<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<meta http-equiv='Content-Type' content='text/html; charset=UTF-8' /><style type='text/css'>
BODY { color: #00008B;
       font-family: Arial, sans-serif;
       font-size: 11px;
     }
P { margin-left: 20px; margin-top: 0.3em; margin-bottom: 0.3em;  }
H1 { margin-left: 0px; }
TABLE { margin-left: 20px; }
TABLE.noborder TD { padding: 0px 4px 0px 4px; }
TABLE.noborder TH { padding: 0px 4px 0px 4px; }
</style>
<title> Timing Report - Final &mdash; project_top</title>
<body>
<H1> Timing Report - Final</H1>

<p>
ACE -- Achronix CAD Environment -- Version 9.0.1 -- Build  405518 -- Date 2023-03-01 00:42<br>
Design: vp_project - impl_1 - project_top
<br>
Device: AC7t1500 C2 0.85V 0C
<br>
Generated on Mon May 15 11:11:47 PDT 2023
<br>
Host: simtool-5

</p>
<p> Timing Analysis at: -40C <br clear=all></p>
<p> Time unit: 1 ns <br clear=all></p>

<br><hr><br>
<ul> 
<li> <A href='#summaryTable'>Current Results Summary</A> </li>
<li> <A href='#details'>Current Results Details</A> </li></ul> 
<br><hr><br>
<A name='summaryTable'></A><h2> Summary </h2>
<ul> 
<li> <A href='#summaryTableSetupSlow'>Critical Timing Paths - Slow Corner - Setup (max)</A> </li>
<li> <A href='#summaryTableHoldSlow'>Critical Timing Paths - Slow Corner - Hold (min)</A> </li>
<li> <A href='#summaryTableSetupFast'>Critical Timing Paths - Fast Corner - Setup (max)</A> </li>
<li> <A href='#summaryTableHoldFast'>Critical Timing Paths - Fast Corner - Hold (min)</A> </li>
<li> <A href='#summaryFrqTable'>Clock Frequencies</A> </li></ul> <A name='summaryTableSetupSlow'></A><table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th colspan='7'> Critical Timing Paths - Slow Corner - Setup (max) </th></tr></thead>
<thead><tr>
<th colspan='4'> Path </th><th colspan='3'> Delay (ns) </th></tr></thead>
<thead><tr>
<th> Path Id </th><th> From </th><th> To </th><th> Clock / Group </th><th> Required </th><th> Arrival </th><th> Slack </th></tr></thead>
<tr>
<td> <A href='#staDetail_0'>sc_s0</A> </td><td> sender_object.counter_0_mod_22_ </td><td> sender_object.counter_0_mod_ns_24_ </td><td> i_clk </td><td> 11.672 </td><td> 4.544 </td><td bgcolor="#77FF77"> +7.112 </td></tr>
<tr>
<td> <A href='#staDetail_10'>sc_s10</A> </td><td> debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr </td><td> debugger.x_snapshot.x_status.genblk1_s_16_ </td><td> tck </td><td> 21.610 </td><td> 4.721 </td><td bgcolor="#77FF77"> +16.875 </td></tr>
</table>

<br>

<br>
<A name='summaryTableHoldSlow'></A><table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th colspan='7'> Critical Timing Paths - Slow Corner - Hold (min) </th></tr></thead>
<thead><tr>
<th colspan='4'> Path </th><th colspan='3'> Delay (ns) </th></tr></thead>
<thead><tr>
<th> Path Id </th><th> From </th><th> To </th><th> Clock / Group </th><th> Required </th><th> Arrival </th><th> Slack </th></tr></thead>
<tr>
<td> <A href='#staDetail_20'>sc_h0</A> </td><td> debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_ </td><td> debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_ </td><td> i_clk </td><td> 1.750 </td><td> 1.792 </td><td bgcolor="#77FF77"> +0.036 </td></tr>
<tr>
<td> <A href='#staDetail_30'>sc_h10</A> </td><td> debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram </td><td> debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram </td><td> tck </td><td> 1.886 </td><td> 1.916 </td><td bgcolor="#77FF77"> +0.025 </td></tr>
</table>

<br>

<br>
<A name='summaryTableSetupFast'></A><table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th colspan='7'> Critical Timing Paths - Fast Corner - Setup (max) </th></tr></thead>
<thead><tr>
<th colspan='4'> Path </th><th colspan='3'> Delay (ns) </th></tr></thead>
<thead><tr>
<th> Path Id </th><th> From </th><th> To </th><th> Clock / Group </th><th> Required </th><th> Arrival </th><th> Slack </th></tr></thead>
<tr>
<td> <A href='#staDetail_40'>fc_s0</A> </td><td> sender_object.counter_0_mod_22_ </td><td> sender_object.counter_0_mod_ns_24_ </td><td> i_clk </td><td> 11.019 </td><td> 2.796 </td><td bgcolor="#77FF77"> +8.213 </td></tr>
<tr>
<td> <A href='#staDetail_50'>fc_s10</A> </td><td> debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr </td><td> debugger.x_snapshot.x_status.genblk1_s_17_ </td><td> tck </td><td> 21.014 </td><td> 2.925 </td><td bgcolor="#77FF77"> +18.080 </td></tr>
</table>

<br>

<br>
<A name='summaryTableHoldFast'></A><table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th colspan='7'> Critical Timing Paths - Fast Corner - Hold (min) </th></tr></thead>
<thead><tr>
<th colspan='4'> Path </th><th colspan='3'> Delay (ns) </th></tr></thead>
<thead><tr>
<th> Path Id </th><th> From </th><th> To </th><th> Clock / Group </th><th> Required </th><th> Arrival </th><th> Slack </th></tr></thead>
<tr>
<td> <A href='#staDetail_60'>fc_h0</A> </td><td> debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_ </td><td> debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_ </td><td> i_clk </td><td> 1.121 </td><td> 1.133 </td><td bgcolor="#77FF77"> +0.009 </td></tr>
<tr>
<td> <A href='#staDetail_70'>fc_h10</A> </td><td> debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram </td><td> debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram </td><td> tck </td><td> 1.202 </td><td> 1.208 </td><td bgcolor="#77FF77"> +0.003 </td></tr>
</table>

<br>

<br>
<A name='summaryFrqTable'></A><table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th colspan='6'> Collective Summary of All Corners </th></tr></thead>
<thead><tr>
<th> &nbsp; </th><th colspan='2'> Slack (ns) </th><th colspan='2'> Frequency (MHz) </th><th> &nbsp; </th></tr></thead>
<thead><tr>
<th> Clock / Group </th><th> setup </th><th> hold </th><th> Target </th><th> Upper Limit </th><th> Comment </th></tr></thead>
<tr>
<td> i_clk </td><td bgcolor="#77FF77"> 7.112 </td><td bgcolor="#77FF77"> 0.009 </td><td> 100.0 </td><td> 346.3 </td><td> --- </td></tr>
<tr>
<td> tck </td><td bgcolor="#77FF77"> 16.875 </td><td bgcolor="#77FF77"> 0.003 </td><td> 25.0 </td><td> 160.0 </td><td> --- </td></tr>
</table>
<p>  <br clear=all></p>
<p> Upper limit of frequency on a clock may be bound by the upper limit of frequency on some other clocks which are generated from a common source clock. These clocks, if present, are labeled as 'limiting clocks' in comments below. <br clear=all></p>
<p> The 'Slack' column corresponds to the worst setup or hold slack values over all corners. <br clear=all></p>

<br>

<br><hr><br>
<A name='details'></A><h2> Details </h2>
<p> Paths are ordered by clock groups and then by slack within each clock group <br clear=all></p>
<h3> Critical Timing Paths - Slow Corner - Setup (max) </h3>
<A name='staDetail_0'></A><h4>  </h4>
<h5> Path Id: sc_s0 </h5>
<p> <pre>Startpoint: sender_object.counter_0_mod_22_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: sender_object.counter_0_mod_ns_24_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.580
Net Delay: 2.171
Clock Skew: -0.013
Logic Levels: 6
Fast-connects: 2

Fanout  Delay   Time   Description                                        Placement
-----------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                           
        1.811  1.811   clock network delay (propagated)                  
        0.000  1.811 ^ sender_object.counter_0_mod_22_/ck (DFFR)          x_core.L[10][13].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.043  1.854 ^ sender_object.counter_0_mod_22_/q                 
     2                 sender_object.counter_0_mod[22] (net)             
        0.447  2.301 ^ sender_object.counter7_3_or_i/din4 (LUT6)          x_core.L[10][14].rlb.lg[2].ls[1].lut[1]:in0
        0.138  2.439 v sender_object.counter7_3_or_i/dout                
     1                 sender_object.counter7_3_or_i_0 (net)             
        0.380  2.819 v sender_object.counter7_0_0/a[3] (ALU8i)            x_core.L[10][12].rlb.lg[0].alu.add:x[3]
        0.120  2.939 ^ sender_object.counter7_0_0/s[5]                   
     3                 sender_object.counter7_0_0403.sum[5] (net)        
        0.297  3.236 ^ sender_object.counter_6_0_axb_0_lofx/din0 (LUT2)   x_core.L[10][11].rlb.lg[2].ls[1].lut[1]:in4
        0.054  3.290 ^ sender_object.counter_6_0_axb_0_lofx/dout         
    27                 sender_object.counter_6_0_axb_0_lofx_Z (net)      
        0.760  4.050 ^ sender_object.counter_6_0_cry_16_0/a[5] (ALU8i)    x_core.L[10][13].rlb.lg[1].alu.add:x[5]
        0.123  4.173 ^ sender_object.counter_6_0_cry_16_0/cout           
     1                 sender_object.counter_6_0_cry_23 (net)            
        0.000  4.173 ^ sender_object.counter_6_0_cry_24_0/cin (ALU8i)     x_core.L[10][14].rlb.lg[1].alu.add:ci
        0.050  4.223 v sender_object.counter_6_0_cry_24_0/s[0]           
     1                 sender_object.counter_6_0_cry_24_0402.sum[0] (net)
        0.256  4.479 v sender_object.counter_0_mod_ns_0_24_/din2 (LUT4)   x_core.L[10][14].rlb.lg[0].ls[0].lut[0]:in5
        0.034  4.513 ^ sender_object.counter_0_mod_ns_0_24_/dout         
     1                 sender_object.counter_6_ns[24] (net)              
        0.031  4.544 ^ sender_object.counter_0_mod_ns_24_/d (DFFR)        x_core.L[10][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:d
               4.544   data arrival time                                 

       10.000 10.000   clock i_clk (rise edge)                           
        1.724 11.724   clock network delay (propagated)                  
       -0.108 11.616   clock uncertainty                                 
        0.074 11.690   clock reconvergence pessimism                     
              11.690 ^ sender_object.counter_0_mod_ns_24_/ck (DFFR)       x_core.L[10][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.018 11.672   library setup time                                
              11.672   data required time                                
-----------------------------------------------------------------------------------------------------------------------------------
              11.672   data required time                                
              -4.544   data arrival time                                 
-----------------------------------------------------------------------------------------------------------------------------------
       -0.016  7.112   statistical adjustment                            
               7.112   slack (MET)                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_1'></A><h4>  </h4>
<h5> Path Id: sc_s1 </h5>
<p> <pre>Startpoint: sender_object.counter_0_mod_22_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: sender_object.counter_0_mod_ns_20_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.557
Net Delay: 2.156
Clock Skew: -0.011
Logic Levels: 5
Fast-connects: 1

Fanout  Delay   Time   Description                                        Placement
-----------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                           
        1.811  1.811   clock network delay (propagated)                  
        0.000  1.811 ^ sender_object.counter_0_mod_22_/ck (DFFR)          x_core.L[10][13].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.043  1.854 ^ sender_object.counter_0_mod_22_/q                 
     2                 sender_object.counter_0_mod[22] (net)             
        0.447  2.301 ^ sender_object.counter7_3_or_i/din4 (LUT6)          x_core.L[10][14].rlb.lg[2].ls[1].lut[1]:in0
        0.138  2.439 v sender_object.counter7_3_or_i/dout                
     1                 sender_object.counter7_3_or_i_0 (net)             
        0.380  2.819 v sender_object.counter7_0_0/a[3] (ALU8i)            x_core.L[10][12].rlb.lg[0].alu.add:x[3]
        0.120  2.939 ^ sender_object.counter7_0_0/s[5]                   
     3                 sender_object.counter7_0_0403.sum[5] (net)        
        0.297  3.236 ^ sender_object.counter_6_0_axb_0_lofx/din0 (LUT2)   x_core.L[10][11].rlb.lg[2].ls[1].lut[1]:in4
        0.054  3.290 ^ sender_object.counter_6_0_axb_0_lofx/dout         
    27                 sender_object.counter_6_0_axb_0_lofx_Z (net)      
        0.721  4.011 ^ sender_object.counter_6_0_cry_16_0/a[4] (ALU8i)    x_core.L[10][13].rlb.lg[1].alu.add:x[4]
        0.057  4.068 ^ sender_object.counter_6_0_cry_16_0/s[4]           
     1                 sender_object.counter_6_0_cry_16_0401.sum[4] (net)
        0.280  4.348 ^ sender_object.counter_0_mod_ns_0_20_/din2 (LUT4)   x_core.L[10][13].rlb.lg[0].ls[0].lut[1]:in1
        0.136  4.484 v sender_object.counter_0_mod_ns_0_20_/dout         
     1                 sender_object.counter_6_ns[20] (net)              
        0.031  4.515 v sender_object.counter_0_mod_ns_20_/d (DFFR)        x_core.L[10][13].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:d
               4.515   data arrival time                                 

       10.000 10.000   clock i_clk (rise edge)                           
        1.726 11.726   clock network delay (propagated)                  
       -0.108 11.618   clock uncertainty                                 
        0.074 11.692   clock reconvergence pessimism                     
              11.692 ^ sender_object.counter_0_mod_ns_20_/ck (DFFR)       x_core.L[10][13].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.009 11.683   library setup time                                
              11.683   data required time                                
-----------------------------------------------------------------------------------------------------------------------------------
              11.683   data required time                                
              -4.515   data arrival time                                 
-----------------------------------------------------------------------------------------------------------------------------------
       -0.016  7.152   statistical adjustment                            
               7.152   slack (MET)                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_2'></A><h4>  </h4>
<h5> Path Id: sc_s2 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_0_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.532
Net Delay: 2.057
Clock Skew: -0.021
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.639  1.639   clock network delay (propagated)                                    
        0.000  1.639 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.391  2.030 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.412  3.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.053  3.495 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.645  4.140 ^ recvr_object.led_bits_0_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[3]:ce
               4.140   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.601 11.601   clock network delay (propagated)                                    
       -0.107 11.494   clock uncertainty                                                   
        0.017 11.511   clock reconvergence pessimism                                       
              11.511 ^ recvr_object.led_bits_0_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[3]:clk
       -0.088 11.423   library setup time                                                  
              11.423   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.423   data required time                                                  
              -4.140   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.014  7.297   statistical adjustment                                              
               7.297   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_3'></A><h4>  </h4>
<h5> Path Id: sc_s3 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_4_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.532
Net Delay: 2.057
Clock Skew: -0.021
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.639  1.639   clock network delay (propagated)                                    
        0.000  1.639 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.391  2.030 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.412  3.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.053  3.495 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.645  4.140 ^ recvr_object.led_bits_4_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:ce
               4.140   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.601 11.601   clock network delay (propagated)                                    
       -0.107 11.494   clock uncertainty                                                   
        0.017 11.511   clock reconvergence pessimism                                       
              11.511 ^ recvr_object.led_bits_4_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
       -0.088 11.423   library setup time                                                  
              11.423   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.423   data required time                                                  
              -4.140   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.015  7.298   statistical adjustment                                              
               7.298   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_4'></A><h4>  </h4>
<h5> Path Id: sc_s4 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_1_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.531
Net Delay: 2.057
Clock Skew: -0.021
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.639  1.639   clock network delay (propagated)                                    
        0.000  1.639 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.391  2.030 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.412  3.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.053  3.495 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.645  4.140 ^ recvr_object.led_bits_1_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:ce
               4.140   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.601 11.601   clock network delay (propagated)                                    
       -0.107 11.494   clock uncertainty                                                   
        0.017 11.511   clock reconvergence pessimism                                       
              11.511 ^ recvr_object.led_bits_1_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:clk
       -0.087 11.424   library setup time                                                  
              11.424   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.424   data required time                                                  
              -4.140   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.014  7.298   statistical adjustment                                              
               7.298   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_5'></A><h4>  </h4>
<h5> Path Id: sc_s5 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_3_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.531
Net Delay: 2.057
Clock Skew: -0.021
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.639  1.639   clock network delay (propagated)                                    
        0.000  1.639 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.391  2.030 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.412  3.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.053  3.495 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.645  4.140 ^ recvr_object.led_bits_3_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               4.140   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.601 11.601   clock network delay (propagated)                                    
       -0.107 11.494   clock uncertainty                                                   
        0.017 11.511   clock reconvergence pessimism                                       
              11.511 ^ recvr_object.led_bits_3_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.087 11.424   library setup time                                                  
              11.424   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.424   data required time                                                  
              -4.140   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.015  7.299   statistical adjustment                                              
               7.299   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_6'></A><h4>  </h4>
<h5> Path Id: sc_s6 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_5_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.531
Net Delay: 2.057
Clock Skew: -0.021
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.639  1.639   clock network delay (propagated)                                    
        0.000  1.639 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.391  2.030 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.412  3.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.053  3.495 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.645  4.140 ^ recvr_object.led_bits_5_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               4.140   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.601 11.601   clock network delay (propagated)                                    
       -0.107 11.494   clock uncertainty                                                   
        0.017 11.511   clock reconvergence pessimism                                       
              11.511 ^ recvr_object.led_bits_5_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.087 11.424   library setup time                                                  
              11.424   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.424   data required time                                                  
              -4.140   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.015  7.299   statistical adjustment                                              
               7.299   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_7'></A><h4>  </h4>
<h5> Path Id: sc_s7 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_7_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.531
Net Delay: 2.057
Clock Skew: -0.021
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.639  1.639   clock network delay (propagated)                                    
        0.000  1.639 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.391  2.030 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.412  3.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.053  3.495 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.645  4.140 ^ recvr_object.led_bits_7_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.140   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.601 11.601   clock network delay (propagated)                                    
       -0.107 11.494   clock uncertainty                                                   
        0.017 11.511   clock reconvergence pessimism                                       
              11.511 ^ recvr_object.led_bits_7_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.087 11.424   library setup time                                                  
              11.424   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.424   data required time                                                  
              -4.140   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.015  7.299   statistical adjustment                                              
               7.299   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_8'></A><h4>  </h4>
<h5> Path Id: sc_s8 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.529
Net Delay: 2.057
Clock Skew: -0.021
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.639  1.639   clock network delay (propagated)                                    
        0.000  1.639 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.391  2.030 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.412  3.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.053  3.495 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.645  4.140 ^ recvr_object.led_bits_2_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[1]:ce
               4.140   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.601 11.601   clock network delay (propagated)                                    
       -0.107 11.494   clock uncertainty                                                   
        0.017 11.511   clock reconvergence pessimism                                       
              11.511 ^ recvr_object.led_bits_2_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[1]:clk
       -0.085 11.426   library setup time                                                  
              11.426   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.426   data required time                                                  
              -4.140   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.014  7.300   statistical adjustment                                              
               7.300   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_9'></A><h4>  </h4>
<h5> Path Id: sc_s9 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_6_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.529
Net Delay: 2.057
Clock Skew: -0.021
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.639  1.639   clock network delay (propagated)                                    
        0.000  1.639 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.391  2.030 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.412  3.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.053  3.495 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.645  4.140 ^ recvr_object.led_bits_6_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[1]:ce
               4.140   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.601 11.601   clock network delay (propagated)                                    
       -0.107 11.494   clock uncertainty                                                   
        0.017 11.511   clock reconvergence pessimism                                       
              11.511 ^ recvr_object.led_bits_6_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[1]:clk
       -0.085 11.426   library setup time                                                  
              11.426   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.426   data required time                                                  
              -4.140   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.014  7.300   statistical adjustment                                              
               7.300   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_10'></A><h4>  </h4>
<h5> Path Id: sc_s10 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_16_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.181
Net Delay: 2.758
Clock Skew: -0.132 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.869  1.869   clock network delay (propagated)                                      
        0.000  1.869 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.042  1.911 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.775  3.686 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.052  3.738 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.983  4.721 ^ debugger.x_snapshot.x_status.genblk1_s_16_/ce (DFFNE)                  x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               4.721   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.677 21.677   clock network delay (propagated)                                      
       -0.040 21.637   clock uncertainty                                                     
        0.060 21.697   clock reconvergence pessimism                                         
              21.697 ^ debugger.x_snapshot.x_status.genblk1_s_16_/ckn (DFFNE)                 x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.087 21.610   library setup time                                                    
              21.610   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.610   data required time                                                    
              -4.721   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.014 16.875   statistical adjustment                                                
              16.875   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_11'></A><h4>  </h4>
<h5> Path Id: sc_s11 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_17_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.180
Net Delay: 2.758
Clock Skew: -0.132 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.869  1.869   clock network delay (propagated)                                      
        0.000  1.869 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.042  1.911 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.775  3.686 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.052  3.738 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.983  4.721 ^ debugger.x_snapshot.x_status.genblk1_s_17_/ce (DFFNE)                  x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.721   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.677 21.677   clock network delay (propagated)                                      
       -0.040 21.637   clock uncertainty                                                     
        0.060 21.697   clock reconvergence pessimism                                         
              21.697 ^ debugger.x_snapshot.x_status.genblk1_s_17_/ckn (DFFNE)                 x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.086 21.611   library setup time                                                    
              21.611   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.611   data required time                                                    
              -4.721   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.015 16.875   statistical adjustment                                                
              16.875   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_12'></A><h4>  </h4>
<h5> Path Id: sc_s12 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_0_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.181
Net Delay: 2.696
Clock Skew: -0.130 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.869  1.869   clock network delay (propagated)                                      
        0.000  1.869 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.042  1.911 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.775  3.686 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.052  3.738 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.921  4.659 ^ debugger.x_snapshot.x_status.genblk1_s_0_/ce (DFFNE)                   x_core.L[20][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.659   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.678 21.678   clock network delay (propagated)                                      
       -0.040 21.638   clock uncertainty                                                     
        0.061 21.699   clock reconvergence pessimism                                         
              21.699 ^ debugger.x_snapshot.x_status.genblk1_s_0_/ckn (DFFNE)                  x_core.L[20][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.087 21.612   library setup time                                                    
              21.612   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.612   data required time                                                    
              -4.659   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.014 16.939   statistical adjustment                                                
              16.939   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_13'></A><h4>  </h4>
<h5> Path Id: sc_s13 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_9_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.181
Net Delay: 2.610
Clock Skew: -0.130 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.869  1.869   clock network delay (propagated)                                      
        0.000  1.869 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.042  1.911 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.775  3.686 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.052  3.738 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.835  4.573 v debugger.x_snapshot.x_status.genblk1_s_9_/ce (DFFNE)                   x_core.L[19][9].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               4.573   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.679 21.679   clock network delay (propagated)                                      
       -0.040 21.639   clock uncertainty                                                     
        0.060 21.699   clock reconvergence pessimism                                         
              21.699 ^ debugger.x_snapshot.x_status.genblk1_s_9_/ckn (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.087 21.612   library setup time                                                    
              21.612   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.612   data required time                                                    
              -4.573   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.014 17.025   statistical adjustment                                                
              17.025   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_14'></A><h4>  </h4>
<h5> Path Id: sc_s14 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_10_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.181
Net Delay: 2.610
Clock Skew: -0.130 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.869  1.869   clock network delay (propagated)                                      
        0.000  1.869 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.042  1.911 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.775  3.686 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.052  3.738 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.835  4.573 v debugger.x_snapshot.x_status.genblk1_s_10_/ce (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               4.573   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.679 21.679   clock network delay (propagated)                                      
       -0.040 21.639   clock uncertainty                                                     
        0.060 21.699   clock reconvergence pessimism                                         
              21.699 ^ debugger.x_snapshot.x_status.genblk1_s_10_/ckn (DFFNE)                 x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.087 21.612   library setup time                                                    
              21.612   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.612   data required time                                                    
              -4.573   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.014 17.025   statistical adjustment                                                
              17.025   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_15'></A><h4>  </h4>
<h5> Path Id: sc_s15 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_15_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.174
Net Delay: 2.610
Clock Skew: -0.130 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.869  1.869   clock network delay (propagated)                                      
        0.000  1.869 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.042  1.911 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.775  3.686 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.052  3.738 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.835  4.573 v debugger.x_snapshot.x_status.genblk1_s_15_/ce (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.573   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.679 21.679   clock network delay (propagated)                                      
       -0.040 21.639   clock uncertainty                                                     
        0.060 21.699   clock reconvergence pessimism                                         
              21.699 ^ debugger.x_snapshot.x_status.genblk1_s_15_/ckn (DFFNE)                 x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.080 21.619   library setup time                                                    
              21.619   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.619   data required time                                                    
              -4.573   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.014 17.032   statistical adjustment                                                
              17.032   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_16'></A><h4>  </h4>
<h5> Path Id: sc_s16 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_5_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.174
Net Delay: 2.548
Clock Skew: -0.128 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.869  1.869   clock network delay (propagated)                                      
        0.000  1.869 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.042  1.911 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.775  3.686 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.052  3.738 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.773  4.511 v debugger.x_snapshot.x_status.genblk1_s_5_/ce (DFFNE)                   x_core.L[20][8].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.511   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.680 21.680   clock network delay (propagated)                                      
       -0.040 21.640   clock uncertainty                                                     
        0.061 21.701   clock reconvergence pessimism                                         
              21.701 ^ debugger.x_snapshot.x_status.genblk1_s_5_/ckn (DFFNE)                  x_core.L[20][8].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.080 21.621   library setup time                                                    
              21.621   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.621   data required time                                                    
              -4.511   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.015 17.095   statistical adjustment                                                
              17.095   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_17'></A><h4>  </h4>
<h5> Path Id: sc_s17 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_34_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.200
Net Delay: 2.481
Clock Skew: -0.140 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.869  1.869   clock network delay (propagated)                                      
        0.000  1.869 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.041  1.910 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.313  3.223 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.072  3.295 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        1.168  4.463 ^ debugger.x_snapshot.x_dout.genblk1_s_34_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:ce
               4.463   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.669 21.669   clock network delay (propagated)                                      
       -0.040 21.629   clock uncertainty                                                     
        0.060 21.689   clock reconvergence pessimism                                         
              21.689 ^ debugger.x_snapshot.x_dout.genblk1_s_34_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:clk
       -0.087 21.602   library setup time                                                    
              21.602   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.602   data required time                                                    
              -4.463   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.014 17.125   statistical adjustment                                                
              17.125   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_18'></A><h4>  </h4>
<h5> Path Id: sc_s18 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_33_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.200
Net Delay: 2.481
Clock Skew: -0.140 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.869  1.869   clock network delay (propagated)                                      
        0.000  1.869 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.041  1.910 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.313  3.223 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.072  3.295 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        1.168  4.463 ^ debugger.x_snapshot.x_dout.genblk1_s_33_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               4.463   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.669 21.669   clock network delay (propagated)                                      
       -0.040 21.629   clock uncertainty                                                     
        0.060 21.689   clock reconvergence pessimism                                         
              21.689 ^ debugger.x_snapshot.x_dout.genblk1_s_33_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.087 21.602   library setup time                                                    
              21.602   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.602   data required time                                                    
              -4.463   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.014 17.125   statistical adjustment                                                
              17.125   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_19'></A><h4>  </h4>
<h5> Path Id: sc_s19 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_32_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.200
Net Delay: 2.480
Clock Skew: -0.140 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.869  1.869   clock network delay (propagated)                                      
        0.000  1.869 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.041  1.910 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.313  3.223 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.072  3.295 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        1.167  4.462 ^ debugger.x_snapshot.x_dout.genblk1_s_32_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               4.462   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.669 21.669   clock network delay (propagated)                                      
       -0.040 21.629   clock uncertainty                                                     
        0.060 21.689   clock reconvergence pessimism                                         
              21.689 ^ debugger.x_snapshot.x_dout.genblk1_s_32_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.087 21.602   library setup time                                                    
              21.602   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.602   data required time                                                    
              -4.462   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.015 17.125   statistical adjustment                                                
              17.125   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<h3> Critical Timing Paths - Slow Corner - Hold (min) </h3>
<A name='staDetail_20'></A><h4>  </h4>
<h5> Path Id: sc_h0 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.027
Net Delay: 0.045
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.702  1.702   clock network delay (propagated)                                          
        0.000  1.702 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:clk
        0.045  1.747 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_13[1] (net)                  
        0.045  1.792 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_/d (DFF)  x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[3]:d
               1.792   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.796  1.796   clock network delay (propagated)                                          
        0.030  1.826   clock uncertainty                                                         
       -0.094  1.732   clock reconvergence pessimism                                             
               1.732 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[3]:clk
        0.018  1.750   library hold time                                                         
               1.750   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.750   data required time                                                        
              -1.792   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.036   statistical adjustment                                                    
               0.036   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_21'></A><h4>  </h4>
<h5> Path Id: sc_h1 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.028
Net Delay: 0.045
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                Placement
-------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                   
        1.718  1.718   clock network delay (propagated)                          
        0.000  1.718 ^ debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.043  1.761 v debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_synch_arm.x.n (net)       
        0.045  1.806 v debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2/d (DFF)  x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:d
               1.806   data arrival time                                         

        0.000  0.000   clock i_clk (rise edge)                                   
        1.813  1.813   clock network delay (propagated)                          
        0.030  1.843   clock uncertainty                                         
       -0.095  1.748   clock reconvergence pessimism                             
               1.748 ^ debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:clk
        0.015  1.763   library hold time                                         
               1.763   data required time                                        
-------------------------------------------------------------------------------------------------------------------------------------------
               1.763   data required time                                        
              -1.806   data arrival time                                         
-------------------------------------------------------------------------------------------------------------------------------------------
       -0.007  0.036   statistical adjustment                                    
               0.036   slack (MET)                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_22'></A><h4>  </h4>
<h5> Path Id: sc_h2 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.028
Net Delay: 0.045
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.713  1.713   clock network delay (propagated)                                          
        0.000  1.713 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.043  1.756 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_17[1] (net)                  
        0.045  1.801 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:d
               1.801   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.808  1.808   clock network delay (propagated)                                          
        0.030  1.838   clock uncertainty                                                         
       -0.095  1.743   clock reconvergence pessimism                                             
               1.743 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:clk
        0.015  1.758   library hold time                                                         
               1.758   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.758   data required time                                                        
              -1.801   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.037   statistical adjustment                                                    
               0.037   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_23'></A><h4>  </h4>
<h5> Path Id: sc_h3 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.029
Net Delay: 0.044
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                 Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                    
        1.727  1.727   clock network delay (propagated)                                           
        0.000  1.727 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1/ck (DFF) x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
        0.041  1.768 v debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.n (net)       
        0.044  1.812 v debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2/d (DFF)  x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:d
               1.812   data arrival time                                                          

        0.000  0.000   clock i_clk (rise edge)                                                    
        1.822  1.822   clock network delay (propagated)                                           
        0.030  1.852   clock uncertainty                                                          
       -0.095  1.757   clock reconvergence pessimism                                              
               1.757 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2/ck (DFF) x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
        0.012  1.769   library hold time                                                          
               1.769   data required time                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.769   data required time                                                         
              -1.812   data arrival time                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.037   statistical adjustment                                                     
               0.037   slack (MET)                                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_24'></A><h4>  </h4>
<h5> Path Id: sc_h4 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.028
Net Delay: 0.045
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.706  1.706   clock network delay (propagated)                                          
        0.000  1.706 ^ debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[0]:clk
        0.046  1.752 v debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_/q       
     2                 debugger.x_snapshot.x_trigger_pipeline.stage_1[0] (net)                   
        0.045  1.797 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/d (DFF)  x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:d
               1.797   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.800  1.800   clock network delay (propagated)                                          
        0.030  1.830   clock uncertainty                                                         
       -0.094  1.736   clock reconvergence pessimism                                             
               1.736 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:clk
        0.018  1.754   library hold time                                                         
               1.754   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.754   data required time                                                        
              -1.797   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.037   statistical adjustment                                                    
               0.037   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_25'></A><h4>  </h4>
<h5> Path Id: sc_h5 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.029
Net Delay: 0.045
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.713  1.713   clock network delay (propagated)                                          
        0.000  1.713 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[0]:clk
        0.044  1.757 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_18[1] (net)                  
        0.045  1.802 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[1]:d
               1.802   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.808  1.808   clock network delay (propagated)                                          
        0.030  1.838   clock uncertainty                                                         
       -0.095  1.743   clock reconvergence pessimism                                             
               1.743 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[1]:clk
        0.015  1.758   library hold time                                                         
               1.758   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.758   data required time                                                        
              -1.802   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.038   statistical adjustment                                                    
               0.038   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_26'></A><h4>  </h4>
<h5> Path Id: sc_h6 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_synch_rstn.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_synch_rstn.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.029
Net Delay: 0.046
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                     Placement
--------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                        
        1.718  1.718   clock network delay (propagated)               
        0.000  1.718 ^ debugger.x_snapshot.x_synch_rstn.x_ff1/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[0]:clk
        0.044  1.762 v debugger.x_snapshot.x_synch_rstn.x_ff1/q       
     1                 debugger.x_snapshot.x_synch_rstn.n (net)       
        0.046  1.808 v debugger.x_snapshot.x_synch_rstn.x_ff2/d (DFF)  x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:d
               1.808   data arrival time                              

        0.000  0.000   clock i_clk (rise edge)                        
        1.813  1.813   clock network delay (propagated)               
        0.030  1.843   clock uncertainty                              
       -0.095  1.748   clock reconvergence pessimism                  
               1.748 ^ debugger.x_snapshot.x_synch_rstn.x_ff2/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:clk
        0.015  1.763   library hold time                              
               1.763   data required time                             
--------------------------------------------------------------------------------------------------------------------------------
               1.763   data required time                             
              -1.808   data arrival time                              
--------------------------------------------------------------------------------------------------------------------------------
       -0.007  0.038   statistical adjustment                         
               0.038   slack (MET)                                    

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_27'></A><h4>  </h4>
<h5> Path Id: sc_h7 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.042
Net Delay: 0.047
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.713  1.713   clock network delay (propagated)                                          
        0.000  1.713 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:clk
        0.054  1.767 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_21[1] (net)                  
        0.047  1.814 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:d
               1.814   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.808  1.808   clock network delay (propagated)                                          
        0.030  1.838   clock uncertainty                                                         
       -0.095  1.743   clock reconvergence pessimism                                             
               1.743 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.012  1.755   library hold time                                                         
               1.755   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.755   data required time                                                        
              -1.814   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.007  0.052   statistical adjustment                                                    
               0.052   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_28'></A><h4>  </h4>
<h5> Path Id: sc_h8 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.043
Net Delay: 0.046
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.702  1.702   clock network delay (propagated)                                          
        0.000  1.702 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[1]:clk
        0.057  1.759 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_16[1] (net)                  
        0.046  1.805 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_/d (DFF)  x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:d
               1.805   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.796  1.796   clock network delay (propagated)                                          
        0.030  1.826   clock uncertainty                                                         
       -0.094  1.732   clock reconvergence pessimism                                             
               1.732 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.014  1.746   library hold time                                                         
               1.746   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.746   data required time                                                        
              -1.805   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.007  0.052   statistical adjustment                                                    
               0.052   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_29'></A><h4>  </h4>
<h5> Path Id: sc_h9 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.043
Net Delay: 0.046
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.706  1.706   clock network delay (propagated)                                          
        0.000  1.706 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:clk
        0.057  1.763 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_2[1] (net)                   
        0.046  1.809 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_/d (DFF)  x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:d
               1.809   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.800  1.800   clock network delay (propagated)                                          
        0.030  1.830   clock uncertainty                                                         
       -0.094  1.736   clock reconvergence pessimism                                             
               1.736 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:clk
        0.014  1.750   library hold time                                                         
               1.750   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.750   data required time                                                        
              -1.809   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.007  0.052   statistical adjustment                                                    
               0.052   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_30'></A><h4>  </h4>
<h5> Path Id: sc_h10 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.060
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.749  1.749   clock network delay (propagated)                                                                      
        0.000  1.749 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.167  1.916 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_27_           
               1.916   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.834  1.834   clock network delay (propagated)                                                                      
        0.030  1.864   clock uncertainty                                                                                     
       -0.085  1.779   clock reconvergence pessimism                                                                         
               1.779 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.107  1.886   library hold time                                                                                     
               1.886   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.886   data required time                                                                                    
              -1.916   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.025   statistical adjustment                                                                                
               0.025   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_31'></A><h4>  </h4>
<h5> Path Id: sc_h11 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.063
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.749  1.749   clock network delay (propagated)                                                                      
        0.000  1.749 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.169  1.918 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_43_           
               1.918   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.834  1.834   clock network delay (propagated)                                                                      
        0.030  1.864   clock uncertainty                                                                                     
       -0.085  1.779   clock reconvergence pessimism                                                                         
               1.779 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.106  1.885   library hold time                                                                                     
               1.885   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.885   data required time                                                                                    
              -1.918   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.027   statistical adjustment                                                                                
               0.027   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_32'></A><h4>  </h4>
<h5> Path Id: sc_h12 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.067
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.749  1.749   clock network delay (propagated)                                                                      
        0.000  1.749 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.179  1.928 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_low_63_            
               1.928   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.834  1.834   clock network delay (propagated)                                                                      
        0.030  1.864   clock uncertainty                                                                                     
       -0.085  1.779   clock reconvergence pessimism                                                                         
               1.779 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.112  1.891   library hold time                                                                                     
               1.891   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.891   data required time                                                                                    
              -1.928   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.032   statistical adjustment                                                                                
               0.032   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_33'></A><h4>  </h4>
<h5> Path Id: sc_h13 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.069
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.749  1.749   clock network delay (propagated)                                                                      
        0.000  1.749 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.166  1.915 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_22_           
               1.915   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.834  1.834   clock network delay (propagated)                                                                      
        0.030  1.864   clock uncertainty                                                                                     
       -0.085  1.779   clock reconvergence pessimism                                                                         
               1.779 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.097  1.876   library hold time                                                                                     
               1.876   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.876   data required time                                                                                    
              -1.915   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.033   statistical adjustment                                                                                
               0.033   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_34'></A><h4>  </h4>
<h5> Path Id: sc_h14 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.068
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.749  1.749   clock network delay (propagated)                                                                      
        0.000  1.749 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.174  1.923 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_low_30_            
               1.923   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.834  1.834   clock network delay (propagated)                                                                      
        0.030  1.864   clock uncertainty                                                                                     
       -0.085  1.779   clock reconvergence pessimism                                                                         
               1.779 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.106  1.885   library hold time                                                                                     
               1.885   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.885   data required time                                                                                    
              -1.923   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.033   statistical adjustment                                                                                
               0.033   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_35'></A><h4>  </h4>
<h5> Path Id: sc_h15 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.070
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.749  1.749   clock network delay (propagated)                                                                      
        0.000  1.749 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.181  1.930 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_low_69_            
               1.930   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.834  1.834   clock network delay (propagated)                                                                      
        0.030  1.864   clock uncertainty                                                                                     
       -0.085  1.779   clock reconvergence pessimism                                                                         
               1.779 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.111  1.890   library hold time                                                                                     
               1.890   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.890   data required time                                                                                    
              -1.930   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.034   statistical adjustment                                                                                
               0.034   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_36'></A><h4>  </h4>
<h5> Path Id: sc_h16 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.070
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.749  1.749   clock network delay (propagated)                                                                      
        0.000  1.749 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.182  1.931 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_low_66_            
               1.931   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.834  1.834   clock network delay (propagated)                                                                      
        0.030  1.864   clock uncertainty                                                                                     
       -0.085  1.779   clock reconvergence pessimism                                                                         
               1.779 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.112  1.891   library hold time                                                                                     
               1.891   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.891   data required time                                                                                    
              -1.931   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.034   statistical adjustment                                                                                
               0.034   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_37'></A><h4>  </h4>
<h5> Path Id: sc_h17 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.070
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.749  1.749   clock network delay (propagated)                                                                      
        0.000  1.749 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.176  1.925 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_low_38_            
               1.925   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.834  1.834   clock network delay (propagated)                                                                      
        0.030  1.864   clock uncertainty                                                                                     
       -0.085  1.779   clock reconvergence pessimism                                                                         
               1.779 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.106  1.885   library hold time                                                                                     
               1.885   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.885   data required time                                                                                    
              -1.925   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.035   statistical adjustment                                                                                
               0.035   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_38'></A><h4>  </h4>
<h5> Path Id: sc_h18 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1 (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2 (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.028
Net Delay: 0.044
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                 Placement
--------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                      
        1.645  1.645   clock network delay (propagated)                           
        0.000  1.645 ^ debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1/ck (DFF) x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.046  1.691 v debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_synch_full.x.n (net)       
        0.044  1.735 v debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2/d (DFF)  x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:d
               1.735   data arrival time                                          

        0.000  0.000   clock tck (rise edge)                                      
        1.738  1.738   clock network delay (propagated)                           
        0.030  1.768   clock uncertainty                                          
       -0.093  1.675   clock reconvergence pessimism                              
               1.675 ^ debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2/ck (DFF) x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:clk
        0.018  1.693   library hold time                                          
               1.693   data required time                                         
--------------------------------------------------------------------------------------------------------------------------------------------
               1.693   data required time                                         
              -1.735   data arrival time                                          
--------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.036   statistical adjustment                                     
               0.036   slack (MET)                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_39'></A><h4>  </h4>
<h5> Path Id: sc_h19 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_select.genblk1_s_3_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_jtap_interface.x_select.genblk1_s_2_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.027
Net Delay: 0.045
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                 Placement
---------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                     
        1.661  21.661   clock network delay (propagated)                           
        0.000  21.661 ^ debugger.x_jtap_interface.x_select.genblk1_s_3_/ckn (DFFNE) x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.045  21.706 v debugger.x_jtap_interface.x_select.genblk1_s_3_/q          
     2                  debugger.s[3] (net)                                        
        0.045  21.751 v debugger.x_jtap_interface.x_select.genblk1_s_2_/d (DFFNE)   x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:d
               21.751   data arrival time                                          

       20.000  20.000   clock tck' (rise edge)                                     
        1.760  21.760   clock network delay (propagated)                           
        0.030  21.790   clock uncertainty                                          
       -0.099  21.691   clock reconvergence pessimism                              
               21.691 ^ debugger.x_jtap_interface.x_select.genblk1_s_2_/ckn (DFFNE) x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:clk
        0.018  21.709   library hold time                                          
               21.709   data required time                                         
---------------------------------------------------------------------------------------------------------------------------------------------
               21.709   data required time                                         
              -21.751   data arrival time                                          
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.006   0.036   statistical adjustment                                     
                0.036   slack (MET)                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<h3> Critical Timing Paths - Fast Corner - Setup (max) </h3>
<A name='staDetail_40'></A><h4>  </h4>
<h5> Path Id: fc_s0 </h5>
<p> <pre>Startpoint: sender_object.counter_0_mod_22_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: sender_object.counter_0_mod_ns_24_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.356
Net Delay: 1.308
Clock Skew: -0.005
Logic Levels: 6
Fast-connects: 2

Fanout  Delay   Time   Description                                        Placement
-----------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                           
        1.141  1.141   clock network delay (propagated)                  
        0.000  1.141 ^ sender_object.counter_0_mod_22_/ck (DFFR)          x_core.L[10][13].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.026  1.167 ^ sender_object.counter_0_mod_22_/q                 
     2                 sender_object.counter_0_mod[22] (net)             
        0.268  1.435 ^ sender_object.counter7_3_or_i/din4 (LUT6)          x_core.L[10][14].rlb.lg[2].ls[1].lut[1]:in0
        0.083  1.518 v sender_object.counter7_3_or_i/dout                
     1                 sender_object.counter7_3_or_i_0 (net)             
        0.229  1.747 v sender_object.counter7_0_0/a[3] (ALU8i)            x_core.L[10][12].rlb.lg[0].alu.add:x[3]
        0.076  1.823 ^ sender_object.counter7_0_0/s[5]                   
     3                 sender_object.counter7_0_0403.sum[5] (net)        
        0.178  2.001 ^ sender_object.counter_6_0_axb_0_lofx/din0 (LUT2)   x_core.L[10][11].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.033 ^ sender_object.counter_6_0_axb_0_lofx/dout         
    27                 sender_object.counter_6_0_axb_0_lofx_Z (net)      
        0.462  2.495 ^ sender_object.counter_6_0_cry_16_0/a[5] (ALU8i)    x_core.L[10][13].rlb.lg[1].alu.add:x[5]
        0.078  2.573 ^ sender_object.counter_6_0_cry_16_0/cout           
     1                 sender_object.counter_6_0_cry_23 (net)            
        0.000  2.573 ^ sender_object.counter_6_0_cry_24_0/cin (ALU8i)     x_core.L[10][14].rlb.lg[1].alu.add:ci
        0.031  2.604 v sender_object.counter_6_0_cry_24_0/s[0]           
     1                 sender_object.counter_6_0_cry_24_0402.sum[0] (net)
        0.153  2.757 v sender_object.counter_0_mod_ns_0_24_/din2 (LUT4)   x_core.L[10][14].rlb.lg[0].ls[0].lut[0]:in5
        0.021  2.778 ^ sender_object.counter_0_mod_ns_0_24_/dout         
     1                 sender_object.counter_6_ns[24] (net)              
        0.018  2.796 ^ sender_object.counter_0_mod_ns_24_/d (DFFR)        x_core.L[10][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:d
               2.796   data arrival time                                 

       10.000 10.000   clock i_clk (rise edge)                           
        1.093 11.093   clock network delay (propagated)                  
       -0.108 10.985   clock uncertainty                                 
        0.043 11.028   clock reconvergence pessimism                     
              11.028 ^ sender_object.counter_0_mod_ns_24_/ck (DFFR)       x_core.L[10][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.009 11.019   library setup time                                
              11.019   data required time                                
-----------------------------------------------------------------------------------------------------------------------------------
              11.019   data required time                                
              -2.796   data arrival time                                 
-----------------------------------------------------------------------------------------------------------------------------------
       -0.010  8.213   statistical adjustment                            
               8.213   slack (MET)                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_41'></A><h4>  </h4>
<h5> Path Id: fc_s1 </h5>
<p> <pre>Startpoint: sender_object.counter_0_mod_22_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: sender_object.counter_0_mod_ns_20_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.340
Net Delay: 1.303
Clock Skew: -0.005
Logic Levels: 5
Fast-connects: 1

Fanout  Delay   Time   Description                                        Placement
-----------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                           
        1.141  1.141   clock network delay (propagated)                  
        0.000  1.141 ^ sender_object.counter_0_mod_22_/ck (DFFR)          x_core.L[10][13].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.026  1.167 ^ sender_object.counter_0_mod_22_/q                 
     2                 sender_object.counter_0_mod[22] (net)             
        0.268  1.435 ^ sender_object.counter7_3_or_i/din4 (LUT6)          x_core.L[10][14].rlb.lg[2].ls[1].lut[1]:in0
        0.083  1.518 v sender_object.counter7_3_or_i/dout                
     1                 sender_object.counter7_3_or_i_0 (net)             
        0.229  1.747 v sender_object.counter7_0_0/a[3] (ALU8i)            x_core.L[10][12].rlb.lg[0].alu.add:x[3]
        0.076  1.823 ^ sender_object.counter7_0_0/s[5]                   
     3                 sender_object.counter7_0_0403.sum[5] (net)        
        0.178  2.001 ^ sender_object.counter_6_0_axb_0_lofx/din0 (LUT2)   x_core.L[10][11].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.033 ^ sender_object.counter_6_0_axb_0_lofx/dout         
    27                 sender_object.counter_6_0_axb_0_lofx_Z (net)      
        0.439  2.472 ^ sender_object.counter_6_0_cry_16_0/a[4] (ALU8i)    x_core.L[10][13].rlb.lg[1].alu.add:x[4]
        0.037  2.509 ^ sender_object.counter_6_0_cry_16_0/s[4]           
     1                 sender_object.counter_6_0_cry_16_0401.sum[4] (net)
        0.170  2.679 ^ sender_object.counter_0_mod_ns_0_20_/din2 (LUT4)   x_core.L[10][13].rlb.lg[0].ls[0].lut[1]:in1
        0.081  2.760 v sender_object.counter_0_mod_ns_0_20_/dout         
     1                 sender_object.counter_6_ns[20] (net)              
        0.019  2.779 v sender_object.counter_0_mod_ns_20_/d (DFFR)        x_core.L[10][13].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:d
               2.779   data arrival time                                 

       10.000 10.000   clock i_clk (rise edge)                           
        1.094 11.094   clock network delay (propagated)                  
       -0.107 10.987   clock uncertainty                                 
        0.042 11.029   clock reconvergence pessimism                     
              11.029 ^ sender_object.counter_0_mod_ns_20_/ck (DFFR)       x_core.L[10][13].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.005 11.024   library setup time                                
              11.024   data required time                                
-----------------------------------------------------------------------------------------------------------------------------------
              11.024   data required time                                
              -2.779   data arrival time                                 
-----------------------------------------------------------------------------------------------------------------------------------
       -0.010  8.235   statistical adjustment                            
               8.235   slack (MET)                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_42'></A><h4>  </h4>
<h5> Path Id: fc_s2 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_0_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.323
Net Delay: 1.244
Clock Skew: -0.017
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.042  1.042   clock network delay (propagated)                                    
        0.000  1.042 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.242  1.284 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.854  2.138 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.170 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.390  2.560 ^ recvr_object.led_bits_0_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[3]:ce
               2.560   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.015 11.015   clock network delay (propagated)                                    
       -0.107 10.908   clock uncertainty                                                   
        0.010 10.918   clock reconvergence pessimism                                       
              10.918 ^ recvr_object.led_bits_0_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[3]:clk
       -0.049 10.869   library setup time                                                  
              10.869   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.869   data required time                                                  
              -2.560   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.008  8.317   statistical adjustment                                              
               8.317   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_43'></A><h4>  </h4>
<h5> Path Id: fc_s3 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_3_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.322
Net Delay: 1.244
Clock Skew: -0.017
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.042  1.042   clock network delay (propagated)                                    
        0.000  1.042 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.242  1.284 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.854  2.138 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.170 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.390  2.560 ^ recvr_object.led_bits_3_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               2.560   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.015 11.015   clock network delay (propagated)                                    
       -0.107 10.908   clock uncertainty                                                   
        0.010 10.918   clock reconvergence pessimism                                       
              10.918 ^ recvr_object.led_bits_3_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.048 10.870   library setup time                                                  
              10.870   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.870   data required time                                                  
              -2.560   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.007  8.317   statistical adjustment                                              
               8.317   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_44'></A><h4>  </h4>
<h5> Path Id: fc_s4 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_1_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.322
Net Delay: 1.244
Clock Skew: -0.017
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.042  1.042   clock network delay (propagated)                                    
        0.000  1.042 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.242  1.284 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.854  2.138 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.170 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.390  2.560 ^ recvr_object.led_bits_1_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:ce
               2.560   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.015 11.015   clock network delay (propagated)                                    
       -0.107 10.908   clock uncertainty                                                   
        0.010 10.918   clock reconvergence pessimism                                       
              10.918 ^ recvr_object.led_bits_1_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:clk
       -0.048 10.870   library setup time                                                  
              10.870   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.870   data required time                                                  
              -2.560   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.007  8.317   statistical adjustment                                              
               8.317   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_45'></A><h4>  </h4>
<h5> Path Id: fc_s5 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_4_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.322
Net Delay: 1.244
Clock Skew: -0.017
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.042  1.042   clock network delay (propagated)                                    
        0.000  1.042 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.242  1.284 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.854  2.138 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.170 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.390  2.560 ^ recvr_object.led_bits_4_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:ce
               2.560   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.015 11.015   clock network delay (propagated)                                    
       -0.107 10.908   clock uncertainty                                                   
        0.010 10.918   clock reconvergence pessimism                                       
              10.918 ^ recvr_object.led_bits_4_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
       -0.048 10.870   library setup time                                                  
              10.870   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.870   data required time                                                  
              -2.560   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.007  8.317   statistical adjustment                                              
               8.317   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_46'></A><h4>  </h4>
<h5> Path Id: fc_s6 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_7_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.322
Net Delay: 1.244
Clock Skew: -0.017
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.042  1.042   clock network delay (propagated)                                    
        0.000  1.042 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.242  1.284 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.854  2.138 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.170 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.390  2.560 ^ recvr_object.led_bits_7_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               2.560   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.015 11.015   clock network delay (propagated)                                    
       -0.107 10.908   clock uncertainty                                                   
        0.010 10.918   clock reconvergence pessimism                                       
              10.918 ^ recvr_object.led_bits_7_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.048 10.870   library setup time                                                  
              10.870   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.870   data required time                                                  
              -2.560   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.007  8.317   statistical adjustment                                              
               8.317   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_47'></A><h4>  </h4>
<h5> Path Id: fc_s7 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_5_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.322
Net Delay: 1.244
Clock Skew: -0.017
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.042  1.042   clock network delay (propagated)                                    
        0.000  1.042 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.242  1.284 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.854  2.138 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.170 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.390  2.560 ^ recvr_object.led_bits_5_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               2.560   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.015 11.015   clock network delay (propagated)                                    
       -0.107 10.908   clock uncertainty                                                   
        0.010 10.918   clock reconvergence pessimism                                       
              10.918 ^ recvr_object.led_bits_5_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.048 10.870   library setup time                                                  
              10.870   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.870   data required time                                                  
              -2.560   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.007  8.317   statistical adjustment                                              
               8.317   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_48'></A><h4>  </h4>
<h5> Path Id: fc_s8 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.321
Net Delay: 1.244
Clock Skew: -0.017
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.042  1.042   clock network delay (propagated)                                    
        0.000  1.042 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.242  1.284 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.854  2.138 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.170 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.390  2.560 ^ recvr_object.led_bits_2_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[1]:ce
               2.560   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.015 11.015   clock network delay (propagated)                                    
       -0.107 10.908   clock uncertainty                                                   
        0.010 10.918   clock reconvergence pessimism                                       
              10.918 ^ recvr_object.led_bits_2_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[1]:clk
       -0.047 10.871   library setup time                                                  
              10.871   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.871   data required time                                                  
              -2.560   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.008  8.319   statistical adjustment                                              
               8.319   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_49'></A><h4>  </h4>
<h5> Path Id: fc_s9 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_6_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.321
Net Delay: 1.244
Clock Skew: -0.017
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.042  1.042   clock network delay (propagated)                                    
        0.000  1.042 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.242  1.284 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.854  2.138 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.170 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.390  2.560 ^ recvr_object.led_bits_6_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[1]:ce
               2.560   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.015 11.015   clock network delay (propagated)                                    
       -0.107 10.908   clock uncertainty                                                   
        0.010 10.918   clock reconvergence pessimism                                       
              10.918 ^ recvr_object.led_bits_6_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[1]:clk
       -0.047 10.871   library setup time                                                  
              10.871   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.871   data required time                                                  
              -2.560   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.008  8.319   statistical adjustment                                              
               8.319   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_50'></A><h4>  </h4>
<h5> Path Id: fc_s10 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_17_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.111
Net Delay: 1.679
Clock Skew: -0.081 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.184  1.184   clock network delay (propagated)                                      
        0.000  1.184 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.031  1.215 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.083  2.298 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.031  2.329 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.596  2.925 ^ debugger.x_snapshot.x_status.genblk1_s_17_/ce (DFFNE)                  x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               2.925   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.072 21.072   clock network delay (propagated)                                      
       -0.040 21.032   clock uncertainty                                                     
        0.031 21.063   clock reconvergence pessimism                                         
              21.063 ^ debugger.x_snapshot.x_status.genblk1_s_17_/ckn (DFFNE)                 x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.049 21.014   library setup time                                                    
              21.014   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.014   data required time                                                    
              -2.925   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.009 18.080   statistical adjustment                                                
              18.080   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_51'></A><h4>  </h4>
<h5> Path Id: fc_s11 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_16_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.111
Net Delay: 1.679
Clock Skew: -0.081 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.184  1.184   clock network delay (propagated)                                      
        0.000  1.184 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.031  1.215 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.083  2.298 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.031  2.329 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.596  2.925 ^ debugger.x_snapshot.x_status.genblk1_s_16_/ce (DFFNE)                  x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               2.925   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.072 21.072   clock network delay (propagated)                                      
       -0.040 21.032   clock uncertainty                                                     
        0.031 21.063   clock reconvergence pessimism                                         
              21.063 ^ debugger.x_snapshot.x_status.genblk1_s_16_/ckn (DFFNE)                 x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.049 21.014   library setup time                                                    
              21.014   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.014   data required time                                                    
              -2.925   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.009 18.080   statistical adjustment                                                
              18.080   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_52'></A><h4>  </h4>
<h5> Path Id: fc_s12 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_0_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.111
Net Delay: 1.641
Clock Skew: -0.080 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.184  1.184   clock network delay (propagated)                                      
        0.000  1.184 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.031  1.215 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.083  2.298 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.031  2.329 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.558  2.887 ^ debugger.x_snapshot.x_status.genblk1_s_0_/ce (DFFNE)                   x_core.L[20][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               2.887   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.073 21.073   clock network delay (propagated)                                      
       -0.040 21.033   clock uncertainty                                                     
        0.031 21.064   clock reconvergence pessimism                                         
              21.064 ^ debugger.x_snapshot.x_status.genblk1_s_0_/ckn (DFFNE)                  x_core.L[20][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.049 21.015   library setup time                                                    
              21.015   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.015   data required time                                                    
              -2.887   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.010 18.118   statistical adjustment                                                
              18.118   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_53'></A><h4>  </h4>
<h5> Path Id: fc_s13 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_9_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.110
Net Delay: 1.589
Clock Skew: -0.080 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.184  1.184   clock network delay (propagated)                                      
        0.000  1.184 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.031  1.215 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.083  2.298 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.030  2.328 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.506  2.834 v debugger.x_snapshot.x_status.genblk1_s_9_/ce (DFFNE)                   x_core.L[19][9].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               2.834   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.073 21.073   clock network delay (propagated)                                      
       -0.040 21.033   clock uncertainty                                                     
        0.031 21.064   clock reconvergence pessimism                                         
              21.064 ^ debugger.x_snapshot.x_status.genblk1_s_9_/ckn (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.049 21.015   library setup time                                                    
              21.015   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.015   data required time                                                    
              -2.834   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.009 18.172   statistical adjustment                                                
              18.172   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_54'></A><h4>  </h4>
<h5> Path Id: fc_s14 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_10_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.109
Net Delay: 1.589
Clock Skew: -0.080 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.184  1.184   clock network delay (propagated)                                      
        0.000  1.184 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.031  1.215 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.083  2.298 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.030  2.328 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.506  2.834 v debugger.x_snapshot.x_status.genblk1_s_10_/ce (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               2.834   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.073 21.073   clock network delay (propagated)                                      
       -0.040 21.033   clock uncertainty                                                     
        0.031 21.064   clock reconvergence pessimism                                         
              21.064 ^ debugger.x_snapshot.x_status.genblk1_s_10_/ckn (DFFNE)                 x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.048 21.016   library setup time                                                    
              21.016   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.016   data required time                                                    
              -2.834   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.010 18.172   statistical adjustment                                                
              18.172   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_55'></A><h4>  </h4>
<h5> Path Id: fc_s15 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_15_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.106
Net Delay: 1.589
Clock Skew: -0.080 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.184  1.184   clock network delay (propagated)                                      
        0.000  1.184 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.031  1.215 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.083  2.298 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.030  2.328 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.506  2.834 v debugger.x_snapshot.x_status.genblk1_s_15_/ce (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               2.834   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.073 21.073   clock network delay (propagated)                                      
       -0.040 21.033   clock uncertainty                                                     
        0.031 21.064   clock reconvergence pessimism                                         
              21.064 ^ debugger.x_snapshot.x_status.genblk1_s_15_/ckn (DFFNE)                 x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.045 21.019   library setup time                                                    
              21.019   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.019   data required time                                                    
              -2.834   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.010 18.175   statistical adjustment                                                
              18.175   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_56'></A><h4>  </h4>
<h5> Path Id: fc_s16 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_5_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.106
Net Delay: 1.552
Clock Skew: -0.079 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.184  1.184   clock network delay (propagated)                                      
        0.000  1.184 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.031  1.215 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.083  2.298 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.030  2.328 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.469  2.797 v debugger.x_snapshot.x_status.genblk1_s_5_/ce (DFFNE)                   x_core.L[20][8].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               2.797   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.074 21.074   clock network delay (propagated)                                      
       -0.040 21.034   clock uncertainty                                                     
        0.031 21.065   clock reconvergence pessimism                                         
              21.065 ^ debugger.x_snapshot.x_status.genblk1_s_5_/ckn (DFFNE)                  x_core.L[20][8].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.045 21.020   library setup time                                                    
              21.020   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.020   data required time                                                    
              -2.797   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.009 18.214   statistical adjustment                                                
              18.214   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_57'></A><h4>  </h4>
<h5> Path Id: fc_s17 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_33_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.124
Net Delay: 1.517
Clock Skew: -0.088 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.184  1.184   clock network delay (propagated)                                      
        0.000  1.184 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.216 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        0.802  2.018 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.043  2.061 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        0.715  2.776 ^ debugger.x_snapshot.x_dout.genblk1_s_33_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               2.776   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.065 21.065   clock network delay (propagated)                                      
       -0.040 21.025   clock uncertainty                                                     
        0.031 21.056   clock reconvergence pessimism                                         
              21.056 ^ debugger.x_snapshot.x_dout.genblk1_s_33_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.049 21.007   library setup time                                                    
              21.007   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.007   data required time                                                    
              -2.776   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.009 18.222   statistical adjustment                                                
              18.222   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_58'></A><h4>  </h4>
<h5> Path Id: fc_s18 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_34_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.124
Net Delay: 1.517
Clock Skew: -0.088 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.184  1.184   clock network delay (propagated)                                      
        0.000  1.184 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.216 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        0.802  2.018 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.043  2.061 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        0.715  2.776 ^ debugger.x_snapshot.x_dout.genblk1_s_34_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:ce
               2.776   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.065 21.065   clock network delay (propagated)                                      
       -0.040 21.025   clock uncertainty                                                     
        0.031 21.056   clock reconvergence pessimism                                         
              21.056 ^ debugger.x_snapshot.x_dout.genblk1_s_34_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:clk
       -0.049 21.007   library setup time                                                    
              21.007   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.007   data required time                                                    
              -2.776   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.009 18.222   statistical adjustment                                                
              18.222   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_59'></A><h4>  </h4>
<h5> Path Id: fc_s19 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_31_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.124
Net Delay: 1.517
Clock Skew: -0.088 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.184  1.184   clock network delay (propagated)                                      
        0.000  1.184 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.216 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        0.802  2.018 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.043  2.061 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        0.715  2.776 ^ debugger.x_snapshot.x_dout.genblk1_s_31_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               2.776   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.065 21.065   clock network delay (propagated)                                      
       -0.040 21.025   clock uncertainty                                                     
        0.031 21.056   clock reconvergence pessimism                                         
              21.056 ^ debugger.x_snapshot.x_dout.genblk1_s_31_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.049 21.007   library setup time                                                    
              21.007   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.007   data required time                                                    
              -2.776   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.009 18.222   statistical adjustment                                                
              18.222   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<h3> Critical Timing Paths - Fast Corner - Hold (min) </h3>
<A name='staDetail_60'></A><h4>  </h4>
<h5> Path Id: fc_h0 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.017
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.080  1.080   clock network delay (propagated)                                          
        0.000  1.080 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:clk
        0.028  1.108 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_13[1] (net)                  
        0.025  1.133 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_/d (DFF)  x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[3]:d
               1.133   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.130  1.130   clock network delay (propagated)                                          
        0.030  1.160   clock uncertainty                                                         
       -0.050  1.110   clock reconvergence pessimism                                             
               1.110 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[3]:clk
        0.011  1.121   library hold time                                                         
               1.121   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.121   data required time                                                        
              -1.133   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.009   statistical adjustment                                                    
               0.009   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_61'></A><h4>  </h4>
<h5> Path Id: fc_h1 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.018
Net Delay: 0.024
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                 Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                    
        1.095  1.095   clock network delay (propagated)                                           
        0.000  1.095 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1/ck (DFF) x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
        0.025  1.120 v debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.n (net)       
        0.024  1.144 v debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2/d (DFF)  x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:d
               1.144   data arrival time                                                          

        0.000  0.000   clock i_clk (rise edge)                                                    
        1.146  1.146   clock network delay (propagated)                                           
        0.030  1.176   clock uncertainty                                                          
       -0.051  1.125   clock reconvergence pessimism                                              
               1.125 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2/ck (DFF) x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
        0.007  1.132   library hold time                                                          
               1.132   data required time                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.132   data required time                                                         
              -1.144   data arrival time                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.009   statistical adjustment                                                     
               0.009   slack (MET)                                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_62'></A><h4>  </h4>
<h5> Path Id: fc_h2 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.017
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.087  1.087   clock network delay (propagated)                                          
        0.000  1.087 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.026  1.113 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_17[1] (net)                  
        0.025  1.138 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:d
               1.138   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.138  1.138   clock network delay (propagated)                                          
        0.030  1.168   clock uncertainty                                                         
       -0.051  1.117   clock reconvergence pessimism                                             
               1.117 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:clk
        0.009  1.126   library hold time                                                         
               1.126   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.126   data required time                                                        
              -1.138   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.009   statistical adjustment                                                    
               0.009   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_63'></A><h4>  </h4>
<h5> Path Id: fc_h3 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.017
Net Delay: 0.024
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                Placement
-------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                   
        1.092  1.092   clock network delay (propagated)                          
        0.000  1.092 ^ debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.026  1.118 v debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_synch_arm.x.n (net)       
        0.024  1.142 v debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2/d (DFF)  x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:d
               1.142   data arrival time                                         

        0.000  0.000   clock i_clk (rise edge)                                   
        1.143  1.143   clock network delay (propagated)                          
        0.030  1.173   clock uncertainty                                         
       -0.051  1.122   clock reconvergence pessimism                             
               1.122 ^ debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:clk
        0.009  1.131   library hold time                                         
               1.131   data required time                                        
-------------------------------------------------------------------------------------------------------------------------------------------
               1.131   data required time                                        
              -1.142   data arrival time                                         
-------------------------------------------------------------------------------------------------------------------------------------------
       -0.002  0.009   statistical adjustment                                    
               0.009   slack (MET)                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_64'></A><h4>  </h4>
<h5> Path Id: fc_h4 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.018
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.083  1.083   clock network delay (propagated)                                          
        0.000  1.083 ^ debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[0]:clk
        0.029  1.112 v debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_/q       
     2                 debugger.x_snapshot.x_trigger_pipeline.stage_1[0] (net)                   
        0.025  1.137 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/d (DFF)  x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:d
               1.137   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.134  1.134   clock network delay (propagated)                                          
        0.030  1.164   clock uncertainty                                                         
       -0.051  1.113   clock reconvergence pessimism                                             
               1.113 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:clk
        0.011  1.124   library hold time                                                         
               1.124   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.124   data required time                                                        
              -1.137   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.010   statistical adjustment                                                    
               0.010   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_65'></A><h4>  </h4>
<h5> Path Id: fc_h5 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.018
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.087  1.087   clock network delay (propagated)                                          
        0.000  1.087 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[0]:clk
        0.027  1.114 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_18[1] (net)                  
        0.025  1.139 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[1]:d
               1.139   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.138  1.138   clock network delay (propagated)                                          
        0.030  1.168   clock uncertainty                                                         
       -0.051  1.117   clock reconvergence pessimism                                             
               1.117 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[1]:clk
        0.009  1.126   library hold time                                                         
               1.126   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.126   data required time                                                        
              -1.139   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.010   statistical adjustment                                                    
               0.010   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_66'></A><h4>  </h4>
<h5> Path Id: fc_h6 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_synch_rstn.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_synch_rstn.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.017
Net Delay: 0.026
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                     Placement
--------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                        
        1.092  1.092   clock network delay (propagated)               
        0.000  1.092 ^ debugger.x_snapshot.x_synch_rstn.x_ff1/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[0]:clk
        0.026  1.118 v debugger.x_snapshot.x_synch_rstn.x_ff1/q       
     1                 debugger.x_snapshot.x_synch_rstn.n (net)       
        0.026  1.144 v debugger.x_snapshot.x_synch_rstn.x_ff2/d (DFF)  x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:d
               1.144   data arrival time                              

        0.000  0.000   clock i_clk (rise edge)                        
        1.143  1.143   clock network delay (propagated)               
        0.030  1.173   clock uncertainty                              
       -0.051  1.122   clock reconvergence pessimism                  
               1.122 ^ debugger.x_snapshot.x_synch_rstn.x_ff2/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:clk
        0.009  1.131   library hold time                              
               1.131   data required time                             
--------------------------------------------------------------------------------------------------------------------------------
               1.131   data required time                             
              -1.144   data arrival time                              
--------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.010   statistical adjustment                         
               0.010   slack (MET)                                    

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_67'></A><h4>  </h4>
<h5> Path Id: fc_h7 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.022
Net Delay: 0.027
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.083  1.083   clock network delay (propagated)                                          
        0.000  1.083 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:clk
        0.033  1.116 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_2[1] (net)                   
        0.027  1.143 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_/d (DFF)  x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:d
               1.143   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.134  1.134   clock network delay (propagated)                                          
        0.030  1.164   clock uncertainty                                                         
       -0.051  1.113   clock reconvergence pessimism                                             
               1.113 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:clk
        0.011  1.124   library hold time                                                         
               1.124   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.124   data required time                                                        
              -1.143   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.016   statistical adjustment                                                    
               0.016   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_68'></A><h4>  </h4>
<h5> Path Id: fc_h8 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.022
Net Delay: 0.026
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.080  1.080   clock network delay (propagated)                                          
        0.000  1.080 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[1]:clk
        0.033  1.113 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_16[1] (net)                  
        0.026  1.139 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_/d (DFF)  x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:d
               1.139   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.130  1.130   clock network delay (propagated)                                          
        0.030  1.160   clock uncertainty                                                         
       -0.050  1.110   clock reconvergence pessimism                                             
               1.110 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.011  1.121   library hold time                                                         
               1.121   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.121   data required time                                                        
              -1.139   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.002  0.016   statistical adjustment                                                    
               0.016   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_69'></A><h4>  </h4>
<h5> Path Id: fc_h9 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.022
Net Delay: 0.027
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.087  1.087   clock network delay (propagated)                                          
        0.000  1.087 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:clk
        0.031  1.118 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_21[1] (net)                  
        0.027  1.145 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:d
               1.145   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.138  1.138   clock network delay (propagated)                                          
        0.030  1.168   clock uncertainty                                                         
       -0.051  1.117   clock reconvergence pessimism                                             
               1.117 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.009  1.126   library hold time                                                         
               1.126   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.126   data required time                                                        
              -1.145   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.016   statistical adjustment                                                    
               0.016   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_70'></A><h4>  </h4>
<h5> Path Id: fc_h10 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.036
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.110  1.110   clock network delay (propagated)                                                                      
        0.000  1.110 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.098  1.208 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_27_           
               1.208   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.159  1.159   clock network delay (propagated)                                                                      
        0.030  1.189   clock uncertainty                                                                                     
       -0.049  1.140   clock reconvergence pessimism                                                                         
               1.140 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.062  1.202   library hold time                                                                                     
               1.202   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.202   data required time                                                                                    
              -1.208   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.003   statistical adjustment                                                                                
               0.003   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_71'></A><h4>  </h4>
<h5> Path Id: fc_h11 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.038
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.110  1.110   clock network delay (propagated)                                                                      
        0.000  1.110 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.100  1.210 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_43_           
               1.210   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.159  1.159   clock network delay (propagated)                                                                      
        0.030  1.189   clock uncertainty                                                                                     
       -0.049  1.140   clock reconvergence pessimism                                                                         
               1.140 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.062  1.202   library hold time                                                                                     
               1.202   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.202   data required time                                                                                    
              -1.210   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.002  0.006   statistical adjustment                                                                                
               0.006   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_72'></A><h4>  </h4>
<h5> Path Id: fc_h12 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1 (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2 (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.017
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                 Placement
--------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                      
        1.051  1.051   clock network delay (propagated)                           
        0.000  1.051 ^ debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1/ck (DFF) x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.027  1.078 v debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_synch_full.x.n (net)       
        0.025  1.103 v debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2/d (DFF)  x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:d
               1.103   data arrival time                                          

        0.000  0.000   clock tck (rise edge)                                      
        1.101  1.101   clock network delay (propagated)                           
        0.030  1.131   clock uncertainty                                          
       -0.050  1.081   clock reconvergence pessimism                              
               1.081 ^ debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2/ck (DFF) x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:clk
        0.010  1.091   library hold time                                          
               1.091   data required time                                         
--------------------------------------------------------------------------------------------------------------------------------------------
               1.091   data required time                                         
              -1.103   data arrival time                                          
--------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.009   statistical adjustment                                     
               0.009   slack (MET)                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_73'></A><h4>  </h4>
<h5> Path Id: fc_h13 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_trigger_edge.genblk1_s_73_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_snapshot.x_trigger_edge.genblk1_s_72_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.017
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                  Placement
---------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                      
        1.062  21.062   clock network delay (propagated)                            
        0.000  21.062 ^ debugger.x_snapshot.x_trigger_edge.genblk1_s_73_/ckn (DFFNE) x_core.L[24][9].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.027  21.089 v debugger.x_snapshot.x_trigger_edge.genblk1_s_73_/q          
     2                  debugger.x_snapshot.trigger_edge[73] (net)                  
        0.025  21.114 v debugger.x_snapshot.x_trigger_edge.genblk1_s_72_/d (DFFNE)   x_core.L[24][9].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:d
               21.114   data arrival time                                           

       20.000  20.000   clock tck' (rise edge)                                      
        1.117  21.117   clock network delay (propagated)                            
        0.030  21.147   clock uncertainty                                           
       -0.055  21.092   clock reconvergence pessimism                               
               21.092 ^ debugger.x_snapshot.x_trigger_edge.genblk1_s_72_/ckn (DFFNE) x_core.L[24][9].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:clk
        0.010  21.102   library hold time                                           
               21.102   data required time                                          
---------------------------------------------------------------------------------------------------------------------------------------------
               21.102   data required time                                          
              -21.114   data arrival time                                           
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.003   0.009   statistical adjustment                                      
                0.009   slack (MET)                                                 

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_74'></A><h4>  </h4>
<h5> Path Id: fc_h14 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_select.genblk1_s_3_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_jtap_interface.x_select.genblk1_s_2_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.017
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                 Placement
---------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                     
        1.063  21.063   clock network delay (propagated)                           
        0.000  21.063 ^ debugger.x_jtap_interface.x_select.genblk1_s_3_/ckn (DFFNE) x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.027  21.090 v debugger.x_jtap_interface.x_select.genblk1_s_3_/q          
     2                  debugger.s[3] (net)                                        
        0.025  21.115 v debugger.x_jtap_interface.x_select.genblk1_s_2_/d (DFFNE)   x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:d
               21.115   data arrival time                                          

       20.000  20.000   clock tck' (rise edge)                                     
        1.118  21.118   clock network delay (propagated)                           
        0.030  21.148   clock uncertainty                                          
       -0.055  21.093   clock reconvergence pessimism                              
               21.093 ^ debugger.x_jtap_interface.x_select.genblk1_s_2_/ckn (DFFNE) x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:clk
        0.010  21.103   library hold time                                          
               21.103   data required time                                         
---------------------------------------------------------------------------------------------------------------------------------------------
               21.103   data required time                                         
              -21.115   data arrival time                                          
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.003   0.009   statistical adjustment                                     
                0.009   slack (MET)                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_75'></A><h4>  </h4>
<h5> Path Id: fc_h15 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.042
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.110  1.110   clock network delay (propagated)                                                                      
        0.000  1.110 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.099  1.209 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_22_           
               1.209   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.159  1.159   clock network delay (propagated)                                                                      
        0.030  1.189   clock uncertainty                                                                                     
       -0.049  1.140   clock reconvergence pessimism                                                                         
               1.140 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.057  1.197   library hold time                                                                                     
               1.197   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.197   data required time                                                                                    
              -1.209   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.009   statistical adjustment                                                                                
               0.009   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_76'></A><h4>  </h4>
<h5> Path Id: fc_h16 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_trigger_value.genblk1_s_73_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_snapshot.x_trigger_value.genblk1_s_72_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.017
Net Delay: 0.024
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                   Placement
----------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                       
        1.070  21.070   clock network delay (propagated)                             
        0.000  21.070 ^ debugger.x_snapshot.x_trigger_value.genblk1_s_73_/ckn (DFFNE) x_core.L[24][9].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
        0.025  21.095 v debugger.x_snapshot.x_trigger_value.genblk1_s_73_/q          
     3                  debugger.x_snapshot.trigger_value[73] (net)                  
        0.024  21.119 v debugger.x_snapshot.x_trigger_value.genblk1_s_72_/d (DFFNE)   x_core.L[24][9].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:d
               21.119   data arrival time                                            

       20.000  20.000   clock tck' (rise edge)                                       
        1.126  21.126   clock network delay (propagated)                             
        0.030  21.156   clock uncertainty                                            
       -0.056  21.100   clock reconvergence pessimism                                
               21.100 ^ debugger.x_snapshot.x_trigger_value.genblk1_s_72_/ckn (DFFNE) x_core.L[24][9].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
        0.008  21.108   library hold time                                            
               21.108   data required time                                           
----------------------------------------------------------------------------------------------------------------------------------------------
               21.108   data required time                                           
              -21.119   data arrival time                                            
----------------------------------------------------------------------------------------------------------------------------------------------
       -0.002   0.009   statistical adjustment                                       
                0.009   slack (MET)                                                  

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_77'></A><h4>  </h4>
<h5> Path Id: fc_h17 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_trigger_value.genblk1_s_78_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_snapshot.x_trigger_value.genblk1_s_77_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.017
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                   Placement
----------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                       
        1.076  21.076   clock network delay (propagated)                             
        0.000  21.076 ^ debugger.x_snapshot.x_trigger_value.genblk1_s_78_/ckn (DFFNE) x_core.L[23][5].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
        0.025  21.101 v debugger.x_snapshot.x_trigger_value.genblk1_s_78_/q          
     3                  debugger.x_snapshot.trigger_value[78] (net)                  
        0.025  21.126 v debugger.x_snapshot.x_trigger_value.genblk1_s_77_/d (DFFNE)   x_core.L[23][5].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:d
               21.126   data arrival time                                            

       20.000  20.000   clock tck' (rise edge)                                       
        1.132  21.132   clock network delay (propagated)                             
        0.030  21.162   clock uncertainty                                            
       -0.056  21.106   clock reconvergence pessimism                                
               21.106 ^ debugger.x_snapshot.x_trigger_value.genblk1_s_77_/ckn (DFFNE) x_core.L[23][5].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
        0.008  21.114   library hold time                                            
               21.114   data required time                                           
----------------------------------------------------------------------------------------------------------------------------------------------
               21.114   data required time                                           
              -21.126   data arrival time                                            
----------------------------------------------------------------------------------------------------------------------------------------------
       -0.003   0.009   statistical adjustment                                       
                0.009   slack (MET)                                                  

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_78'></A><h4>  </h4>
<h5> Path Id: fc_h18 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_trigger_value.genblk1_s_87_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_snapshot.x_trigger_value.genblk1_s_86_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.017
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                   Placement
----------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                       
        1.082  21.082   clock network delay (propagated)                             
        0.000  21.082 ^ debugger.x_snapshot.x_trigger_value.genblk1_s_87_/ckn (DFFNE) x_core.L[22][2].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
        0.025  21.107 v debugger.x_snapshot.x_trigger_value.genblk1_s_87_/q          
     3                  debugger.x_snapshot.trigger_value[87] (net)                  
        0.025  21.132 v debugger.x_snapshot.x_trigger_value.genblk1_s_86_/d (DFFNE)   x_core.L[22][2].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:d
               21.132   data arrival time                                            

       20.000  20.000   clock tck' (rise edge)                                       
        1.138  21.138   clock network delay (propagated)                             
        0.030  21.168   clock uncertainty                                            
       -0.056  21.112   clock reconvergence pessimism                                
               21.112 ^ debugger.x_snapshot.x_trigger_value.genblk1_s_86_/ckn (DFFNE) x_core.L[22][2].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
        0.008  21.120   library hold time                                            
               21.120   data required time                                           
----------------------------------------------------------------------------------------------------------------------------------------------
               21.120   data required time                                           
              -21.132   data arrival time                                            
----------------------------------------------------------------------------------------------------------------------------------------------
       -0.003   0.009   statistical adjustment                                       
                0.009   slack (MET)                                                  

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_79'></A><h4>  </h4>
<h5> Path Id: fc_h19 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_trigger_value.genblk1_s_92_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_snapshot.x_trigger_value.genblk1_s_91_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.017
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                   Placement
----------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                       
        1.082  21.082   clock network delay (propagated)                             
        0.000  21.082 ^ debugger.x_snapshot.x_trigger_value.genblk1_s_92_/ckn (DFFNE) x_core.L[20][3].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
        0.024  21.106 v debugger.x_snapshot.x_trigger_value.genblk1_s_92_/q          
     3                  debugger.x_snapshot.trigger_value[92] (net)                  
        0.025  21.131 v debugger.x_snapshot.x_trigger_value.genblk1_s_91_/d (DFFNE)   x_core.L[20][3].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:d
               21.131   data arrival time                                            

       20.000  20.000   clock tck' (rise edge)                                       
        1.137  21.137   clock network delay (propagated)                             
        0.030  21.167   clock uncertainty                                            
       -0.055  21.112   clock reconvergence pessimism                                
               21.112 ^ debugger.x_snapshot.x_trigger_value.genblk1_s_91_/ckn (DFFNE) x_core.L[20][3].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
        0.007  21.119   library hold time                                            
               21.119   data required time                                           
----------------------------------------------------------------------------------------------------------------------------------------------
               21.119   data required time                                           
              -21.131   data arrival time                                            
----------------------------------------------------------------------------------------------------------------------------------------------
       -0.003   0.009   statistical adjustment                                       
                0.009   slack (MET)                                                  

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>

<br><hr><br>
<p> Unconstrained timing paths are not included in this report. See implementation option 'report_unconstrained_timing_paths'. <br clear=all></p>
<p> The performance and operating frequency of clocks in the design may be limited by hardware capabilities of the device. These limits are not represented in the timing report. Please consult device documentation for more details on these limitations. <br clear=all></p>

<br><hr><br>
</body></html>
