// Seed: 1999968773
module module_0 (
    output tri id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    output wor id_5,
    input tri id_6,
    input supply1 id_7,
    input tri id_8,
    output tri id_9,
    input tri1 id_10,
    input uwire id_11,
    output tri1 id_12,
    output tri1 id_13,
    input wor id_14,
    input wire id_15
    , id_20,
    input supply1 id_16,
    input supply1 id_17,
    output uwire id_18
);
  wire id_21;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    output tri id_2,
    input uwire id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6
);
  always_comb @(posedge 1 or id_5) id_1 <= 1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2,
      id_0,
      id_2,
      id_2,
      id_5,
      id_0,
      id_0,
      id_2,
      id_3,
      id_4,
      id_2,
      id_2,
      id_6,
      id_6,
      id_6,
      id_3,
      id_2
  );
endmodule
