{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730096895307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730096895308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 14:28:15 2024 " "Processing started: Mon Oct 28 14:28:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730096895308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730096895308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP3 -c FPGA_EXP3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP3 -c FPGA_EXP3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730096895308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1730096895824 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_exp3.v 6 6 " "Using design file fpga_exp3.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP3 " "Found entity 1: FPGA_EXP3" {  } { { "fpga_exp3.v" "" { Text "D:/Codes/quartusII/FPGA_EXP3/fpga_exp3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730096896006 ""} { "Info" "ISGN_ENTITY_NAME" "2 seq_generator " "Found entity 2: seq_generator" {  } { { "fpga_exp3.v" "" { Text "D:/Codes/quartusII/FPGA_EXP3/fpga_exp3.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730096896006 ""} { "Info" "ISGN_ENTITY_NAME" "3 seq_generator_2 " "Found entity 3: seq_generator_2" {  } { { "fpga_exp3.v" "" { Text "D:/Codes/quartusII/FPGA_EXP3/fpga_exp3.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730096896006 ""} { "Info" "ISGN_ENTITY_NAME" "4 choose2_1 " "Found entity 4: choose2_1" {  } { { "fpga_exp3.v" "" { Text "D:/Codes/quartusII/FPGA_EXP3/fpga_exp3.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730096896006 ""} { "Info" "ISGN_ENTITY_NAME" "5 seq_detector " "Found entity 5: seq_detector" {  } { { "fpga_exp3.v" "" { Text "D:/Codes/quartusII/FPGA_EXP3/fpga_exp3.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730096896006 ""} { "Info" "ISGN_ENTITY_NAME" "6 div50MHZ " "Found entity 6: div50MHZ" {  } { { "fpga_exp3.v" "" { Text "D:/Codes/quartusII/FPGA_EXP3/fpga_exp3.v" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730096896006 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1730096896006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EXP3 " "Elaborating entity \"FPGA_EXP3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730096896016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div50MHZ div50MHZ:div " "Elaborating entity \"div50MHZ\" for hierarchy \"div50MHZ:div\"" {  } { { "fpga_exp3.v" "div" { Text "D:/Codes/quartusII/FPGA_EXP3/fpga_exp3.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730096896037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_generator seq_generator:gen1 " "Elaborating entity \"seq_generator\" for hierarchy \"seq_generator:gen1\"" {  } { { "fpga_exp3.v" "gen1" { Text "D:/Codes/quartusII/FPGA_EXP3/fpga_exp3.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730096896057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_generator_2 seq_generator_2:gen2 " "Elaborating entity \"seq_generator_2\" for hierarchy \"seq_generator_2:gen2\"" {  } { { "fpga_exp3.v" "gen2" { Text "D:/Codes/quartusII/FPGA_EXP3/fpga_exp3.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730096896067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose2_1 choose2_1:choose " "Elaborating entity \"choose2_1\" for hierarchy \"choose2_1:choose\"" {  } { { "fpga_exp3.v" "choose" { Text "D:/Codes/quartusII/FPGA_EXP3/fpga_exp3.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730096896072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_detector seq_detector:detector " "Elaborating entity \"seq_detector\" for hierarchy \"seq_detector:detector\"" {  } { { "fpga_exp3.v" "detector" { Text "D:/Codes/quartusII/FPGA_EXP3/fpga_exp3.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730096896077 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1730096897000 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1730096897160 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730096897616 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730096897616 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730096897927 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730096897927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730096897927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730096897927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730096897947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 14:28:17 2024 " "Processing ended: Mon Oct 28 14:28:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730096897947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730096897947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730096897947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730096897947 ""}
