Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec  2 23:45:18 2019
| Host         : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/CNN_timing_synth.rpt
| Design       : CNN
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 conv2d_3x3_4chan_rev_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.242ns (30.080%)  route 2.887ns (69.920%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6820, unset)         0.537     0.537    conv2d_3x3_4chan_rev_U0/ap_clk
                         FDRE                                         r  conv2d_3x3_4chan_rev_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  conv2d_3x3_4chan_rev_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=446, unplaced)       0.553     1.313    conv2d_3x3_4chan_rev_U0/ap_CS_fsm_pp0_stage1
                         LUT6 (Prop_lut6_I3_O)        0.123     1.436 r  conv2d_3x3_4chan_rev_U0/p_8_reg_1328[4]_i_5/O
                         net (fo=1, unplaced)         0.359     1.795    conv2d_3x3_4chan_rev_U0/p_8_reg_1328[4]_i_5_n_7
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.299     2.094 r  conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     2.101    conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[4]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.154 r  conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.154    conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[8]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.207 r  conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.207    conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[12]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.260 r  conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.260    conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[16]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.313 r  conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.313    conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[20]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.366 r  conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.366    conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[24]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     2.485 f  conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[28]_i_1/O[2]
                         net (fo=2, unplaced)         0.753     3.238    conv2d_3x3_4chan_rev_U0/y_4_8_fu_787_p2[27]
                         LUT6 (Prop_lut6_I2_O)        0.127     3.365 r  conv2d_3x3_4chan_rev_U0/p_8_reg_1328[31]_i_10/O
                         net (fo=1, unplaced)         0.270     3.635    conv2d_3x3_4chan_rev_U0/p_8_reg_1328[31]_i_10_n_7
                         LUT2 (Prop_lut2_I0_O)        0.043     3.678 r  conv2d_3x3_4chan_rev_U0/p_8_reg_1328[31]_i_3/O
                         net (fo=2, unplaced)         0.281     3.959    conv2d_3x3_4chan_rev_U0/p_8_reg_1328[31]_i_3_n_7
                         LUT6 (Prop_lut6_I0_O)        0.043     4.002 r  conv2d_3x3_4chan_rev_U0/p_8_reg_1328[31]_i_1/O
                         net (fo=32, unplaced)        0.664     4.666    conv2d_3x3_4chan_rev_U0/p_8_reg_1328
                         FDRE                                         r  conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6820, unset)         0.510     5.510    conv2d_3x3_4chan_rev_U0/ap_clk
                         FDRE                                         r  conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[0]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         FDRE (Setup_fdre_C_R)       -0.306     5.169    conv2d_3x3_4chan_rev_U0/p_8_reg_1328_reg[0]
  -------------------------------------------------------------------
                         required time                          5.169    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                  0.503    




