INFO: [VRFC 10-163] Analyzing VHDL file "D:/School/Spring 21/VHDL_ECE4304/Code/BCD_AU/BCD_AU.srcs/sim_1/new/top_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_TB'
