{
  "module_name": "cx25821-medusa-reg.h",
  "hash_id": "65f586c2fe1548fbb49b77b9570211222dcb6b0366eee55b00ed65841d72b9bd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/cx25821/cx25821-medusa-reg.h",
  "human_readable_source": " \n \n\n#ifndef __MEDUSA_REGISTERS__\n#define __MEDUSA_REGISTERS__\n\n \n#define\tHOST_REGISTER1\t\t\t\t0x0000\n#define\tHOST_REGISTER2\t\t\t\t0x0001\n\n \n#define\tCHIP_CTRL\t\t\t\t0x0100\n#define\tAFE_AB_CTRL\t\t\t\t0x0104\n#define\tAFE_CD_CTRL\t\t\t\t0x0108\n#define\tAFE_EF_CTRL\t\t\t\t0x010C\n#define\tAFE_GH_CTRL\t\t\t\t0x0110\n#define\tDENC_AB_CTRL\t\t\t\t0x0114\n#define\tBYP_AB_CTRL\t\t\t\t0x0118\n#define\tMON_A_CTRL\t\t\t\t0x011C\n#define\tDISP_SEQ_A\t\t\t\t0x0120\n#define\tDISP_SEQ_B\t\t\t\t0x0124\n#define\tDISP_AB_CNT\t\t\t\t0x0128\n#define\tDISP_CD_CNT\t\t\t\t0x012C\n#define\tDISP_EF_CNT\t\t\t\t0x0130\n#define\tDISP_GH_CNT\t\t\t\t0x0134\n#define\tDISP_IJ_CNT\t\t\t\t0x0138\n#define\tPIN_OE_CTRL\t\t\t\t0x013C\n#define\tPIN_SPD_CTRL\t\t\t\t0x0140\n#define\tPIN_SPD_CTRL2\t\t\t\t0x0144\n#define\tIRQ_STAT_CTRL\t\t\t\t0x0148\n#define\tPOWER_CTRL_AB\t\t\t\t0x014C\n#define\tPOWER_CTRL_CD\t\t\t\t0x0150\n#define\tPOWER_CTRL_EF\t\t\t\t0x0154\n#define\tPOWER_CTRL_GH\t\t\t\t0x0158\n#define\tTUNE_CTRL\t\t\t\t0x015C\n#define\tBIAS_CTRL\t\t\t\t0x0160\n#define\tAFE_AB_DIAG_CTRL\t\t\t0x0164\n#define\tAFE_CD_DIAG_CTRL\t\t\t0x0168\n#define\tAFE_EF_DIAG_CTRL\t\t\t0x016C\n#define\tAFE_GH_DIAG_CTRL\t\t\t0x0170\n#define\tPLL_AB_DIAG_CTRL\t\t\t0x0174\n#define\tPLL_CD_DIAG_CTRL\t\t\t0x0178\n#define\tPLL_EF_DIAG_CTRL\t\t\t0x017C\n#define\tPLL_GH_DIAG_CTRL\t\t\t0x0180\n#define\tTEST_CTRL\t\t\t\t0x0184\n#define\tBIST_STAT\t\t\t\t0x0188\n#define\tBIST_STAT2\t\t\t\t0x018C\n#define\tBIST_VID_PLL_AB_STAT\t\t\t0x0190\n#define\tBIST_VID_PLL_CD_STAT\t\t\t0x0194\n#define\tBIST_VID_PLL_EF_STAT\t\t\t0x0198\n#define\tBIST_VID_PLL_GH_STAT\t\t\t0x019C\n#define\tDLL_DIAG_CTRL\t\t\t\t0x01A0\n#define\tDEV_CH_ID_CTRL\t\t\t\t0x01A4\n#define\tABIST_CTRL_STATUS\t\t\t0x01A8\n#define\tABIST_FREQ\t\t\t\t0x01AC\n#define\tABIST_GOERT_SHIFT\t\t\t0x01B0\n#define\tABIST_COEF12\t\t\t\t0x01B4\n#define\tABIST_COEF34\t\t\t\t0x01B8\n#define\tABIST_COEF56\t\t\t\t0x01BC\n#define\tABIST_COEF7_SNR\t\t\t\t0x01C0\n#define\tABIST_ADC_CAL\t\t\t\t0x01C4\n#define\tABIST_BIN1_VGA0\t\t\t\t0x01C8\n#define\tABIST_BIN2_VGA1\t\t\t\t0x01CC\n#define\tABIST_BIN3_VGA2\t\t\t\t0x01D0\n#define\tABIST_BIN4_VGA3\t\t\t\t0x01D4\n#define\tABIST_BIN5_VGA4\t\t\t\t0x01D8\n#define\tABIST_BIN6_VGA5\t\t\t\t0x01DC\n#define\tABIST_BIN7_VGA6\t\t\t\t0x01E0\n#define\tABIST_CLAMP_A\t\t\t\t0x01E4\n#define\tABIST_CLAMP_B\t\t\t\t0x01E8\n#define\tABIST_CLAMP_C\t\t\t\t0x01EC\n#define\tABIST_CLAMP_D\t\t\t\t0x01F0\n#define\tABIST_CLAMP_E\t\t\t\t0x01F4\n#define\tABIST_CLAMP_F\t\t\t\t0x01F8\n\n \n#define\tDENC_A_REG_1\t\t\t\t0x0200\n#define\tDENC_A_REG_2\t\t\t\t0x0204\n#define\tDENC_A_REG_3\t\t\t\t0x0208\n#define\tDENC_A_REG_4\t\t\t\t0x020C\n#define\tDENC_A_REG_5\t\t\t\t0x0210\n#define\tDENC_A_REG_6\t\t\t\t0x0214\n#define\tDENC_A_REG_7\t\t\t\t0x0218\n#define\tDENC_A_REG_8\t\t\t\t0x021C\n\n \n#define\tDENC_B_REG_1\t\t\t\t0x0300\n#define\tDENC_B_REG_2\t\t\t\t0x0304\n#define\tDENC_B_REG_3\t\t\t\t0x0308\n#define\tDENC_B_REG_4\t\t\t\t0x030C\n#define\tDENC_B_REG_5\t\t\t\t0x0310\n#define\tDENC_B_REG_6\t\t\t\t0x0314\n#define\tDENC_B_REG_7\t\t\t\t0x0318\n#define\tDENC_B_REG_8\t\t\t\t0x031C\n\n \n#define\tMODE_CTRL\t\t\t\t0x1000\n#define\tOUT_CTRL1\t\t\t\t0x1004\n#define\tOUT_CTRL_NS\t\t\t\t0x1008\n#define\tGEN_STAT\t\t\t\t0x100C\n#define\tINT_STAT_MASK\t\t\t\t0x1010\n#define\tLUMA_CTRL\t\t\t\t0x1014\n#define\tCHROMA_CTRL\t\t\t\t0x1018\n#define\tCRUSH_CTRL\t\t\t\t0x101C\n#define\tHORIZ_TIM_CTRL\t\t\t\t0x1020\n#define\tVERT_TIM_CTRL\t\t\t\t0x1024\n#define\tMISC_TIM_CTRL\t\t\t\t0x1028\n#define\tFIELD_COUNT\t\t\t\t0x102C\n#define\tHSCALE_CTRL\t\t\t\t0x1030\n#define\tVSCALE_CTRL\t\t\t\t0x1034\n#define\tMAN_VGA_CTRL\t\t\t\t0x1038\n#define\tMAN_AGC_CTRL\t\t\t\t0x103C\n#define\tDFE_CTRL1\t\t\t\t0x1040\n#define\tDFE_CTRL2\t\t\t\t0x1044\n#define\tDFE_CTRL3\t\t\t\t0x1048\n#define\tPLL_CTRL\t\t\t\t0x104C\n#define\tPLL_CTRL_FAST\t\t\t\t0x1050\n#define\tHTL_CTRL\t\t\t\t0x1054\n#define\tSRC_CFG\t\t\t\t\t0x1058\n#define\tSC_STEP_SIZE\t\t\t\t0x105C\n#define\tSC_CONVERGE_CTRL\t\t\t0x1060\n#define\tSC_LOOP_CTRL\t\t\t\t0x1064\n#define\tCOMB_2D_HFS_CFG\t\t\t\t0x1068\n#define\tCOMB_2D_HFD_CFG\t\t\t\t0x106C\n#define\tCOMB_2D_LF_CFG\t\t\t\t0x1070\n#define\tCOMB_2D_BLEND\t\t\t\t0x1074\n#define\tCOMB_MISC_CTRL\t\t\t\t0x1078\n#define\tCOMB_FLAT_THRESH_CTRL\t\t\t0x107C\n#define\tCOMB_TEST\t\t\t\t0x1080\n#define\tBP_MISC_CTRL\t\t\t\t0x1084\n#define\tVCR_DET_CTRL\t\t\t\t0x1088\n#define\tNOISE_DET_CTRL\t\t\t\t0x108C\n#define\tCOMB_FLAT_NOISE_CTRL\t\t\t0x1090\n#define\tVERSION\t\t\t\t\t0x11F8\n#define\tSOFT_RST_CTRL\t\t\t\t0x11FC\n\n \n#define\tVDEC_B_MODE_CTRL\t\t\t0x1200\n#define\tVDEC_B_OUT_CTRL1\t\t\t0x1204\n#define\tVDEC_B_OUT_CTRL_NS\t\t\t0x1208\n#define\tVDEC_B_GEN_STAT\t\t\t\t0x120C\n#define\tVDEC_B_INT_STAT_MASK\t\t\t0x1210\n#define\tVDEC_B_LUMA_CTRL\t\t\t0x1214\n#define\tVDEC_B_CHROMA_CTRL\t\t\t0x1218\n#define\tVDEC_B_CRUSH_CTRL\t\t\t0x121C\n#define\tVDEC_B_HORIZ_TIM_CTRL\t\t\t0x1220\n#define\tVDEC_B_VERT_TIM_CTRL\t\t\t0x1224\n#define\tVDEC_B_MISC_TIM_CTRL\t\t\t0x1228\n#define\tVDEC_B_FIELD_COUNT\t\t\t0x122C\n#define\tVDEC_B_HSCALE_CTRL\t\t\t0x1230\n#define\tVDEC_B_VSCALE_CTRL\t\t\t0x1234\n#define\tVDEC_B_MAN_VGA_CTRL\t\t\t0x1238\n#define\tVDEC_B_MAN_AGC_CTRL\t\t\t0x123C\n#define\tVDEC_B_DFE_CTRL1\t\t\t0x1240\n#define\tVDEC_B_DFE_CTRL2\t\t\t0x1244\n#define\tVDEC_B_DFE_CTRL3\t\t\t0x1248\n#define\tVDEC_B_PLL_CTRL\t\t\t\t0x124C\n#define\tVDEC_B_PLL_CTRL_FAST\t\t\t0x1250\n#define\tVDEC_B_HTL_CTRL\t\t\t\t0x1254\n#define\tVDEC_B_SRC_CFG\t\t\t\t0x1258\n#define\tVDEC_B_SC_STEP_SIZE\t\t\t0x125C\n#define\tVDEC_B_SC_CONVERGE_CTRL\t\t\t0x1260\n#define\tVDEC_B_SC_LOOP_CTRL\t\t\t0x1264\n#define\tVDEC_B_COMB_2D_HFS_CFG\t\t\t0x1268\n#define\tVDEC_B_COMB_2D_HFD_CFG\t\t\t0x126C\n#define\tVDEC_B_COMB_2D_LF_CFG\t\t\t0x1270\n#define\tVDEC_B_COMB_2D_BLEND\t\t\t0x1274\n#define\tVDEC_B_COMB_MISC_CTRL\t\t\t0x1278\n#define\tVDEC_B_COMB_FLAT_THRESH_CTRL\t\t0x127C\n#define\tVDEC_B_COMB_TEST\t\t\t0x1280\n#define\tVDEC_B_BP_MISC_CTRL\t\t\t0x1284\n#define\tVDEC_B_VCR_DET_CTRL\t\t\t0x1288\n#define\tVDEC_B_NOISE_DET_CTRL\t\t\t0x128C\n#define\tVDEC_B_COMB_FLAT_NOISE_CTRL\t\t0x1290\n#define\tVDEC_B_VERSION\t\t\t\t0x13F8\n#define\tVDEC_B_SOFT_RST_CTRL\t\t\t0x13FC\n\n \n#define\tVDEC_C_MODE_CTRL\t\t\t0x1400\n#define\tVDEC_C_OUT_CTRL1\t\t\t0x1404\n#define\tVDEC_C_OUT_CTRL_NS\t\t\t0x1408\n#define\tVDEC_C_GEN_STAT\t\t\t\t0x140C\n#define\tVDEC_C_INT_STAT_MASK\t\t\t0x1410\n#define VDEC_C_LUMA_CTRL\t\t\t0x1414\n#define VDEC_C_CHROMA_CTRL\t\t\t0x1418\n#define\tVDEC_C_CRUSH_CTRL\t\t\t0x141C\n#define\tVDEC_C_HORIZ_TIM_CTRL\t\t\t0x1420\n#define\tVDEC_C_VERT_TIM_CTRL\t\t\t0x1424\n#define\tVDEC_C_MISC_TIM_CTRL\t\t\t0x1428\n#define\tVDEC_C_FIELD_COUNT\t\t\t0x142C\n#define\tVDEC_C_HSCALE_CTRL\t\t\t0x1430\n#define\tVDEC_C_VSCALE_CTRL\t\t\t0x1434\n#define\tVDEC_C_MAN_VGA_CTRL\t\t\t0x1438\n#define\tVDEC_C_MAN_AGC_CTRL\t\t\t0x143C\n#define\tVDEC_C_DFE_CTRL1\t\t\t0x1440\n#define\tVDEC_C_DFE_CTRL2\t\t\t0x1444\n#define\tVDEC_C_DFE_CTRL3\t\t\t0x1448\n#define\tVDEC_C_PLL_CTRL\t\t\t\t0x144C\n#define\tVDEC_C_PLL_CTRL_FAST\t\t\t0x1450\n#define\tVDEC_C_HTL_CTRL\t\t\t\t0x1454\n#define\tVDEC_C_SRC_CFG\t\t\t\t0x1458\n#define\tVDEC_C_SC_STEP_SIZE\t\t\t0x145C\n#define\tVDEC_C_SC_CONVERGE_CTRL\t\t\t0x1460\n#define\tVDEC_C_SC_LOOP_CTRL\t\t\t0x1464\n#define\tVDEC_C_COMB_2D_HFS_CFG\t\t\t0x1468\n#define\tVDEC_C_COMB_2D_HFD_CFG\t\t\t0x146C\n#define\tVDEC_C_COMB_2D_LF_CFG\t\t\t0x1470\n#define\tVDEC_C_COMB_2D_BLEND\t\t\t0x1474\n#define\tVDEC_C_COMB_MISC_CTRL\t\t\t0x1478\n#define\tVDEC_C_COMB_FLAT_THRESH_CTRL\t\t0x147C\n#define\tVDEC_C_COMB_TEST\t\t\t0x1480\n#define\tVDEC_C_BP_MISC_CTRL\t\t\t0x1484\n#define\tVDEC_C_VCR_DET_CTRL\t\t\t0x1488\n#define\tVDEC_C_NOISE_DET_CTRL\t\t\t0x148C\n#define\tVDEC_C_COMB_FLAT_NOISE_CTRL\t\t0x1490\n#define\tVDEC_C_VERSION\t\t\t\t0x15F8\n#define\tVDEC_C_SOFT_RST_CTRL\t\t\t0x15FC\n\n \n#define VDEC_D_MODE_CTRL\t\t\t0x1600\n#define VDEC_D_OUT_CTRL1\t\t\t0x1604\n#define VDEC_D_OUT_CTRL_NS\t\t\t0x1608\n#define VDEC_D_GEN_STAT\t\t\t\t0x160C\n#define VDEC_D_INT_STAT_MASK\t\t\t0x1610\n#define VDEC_D_LUMA_CTRL\t\t\t0x1614\n#define VDEC_D_CHROMA_CTRL\t\t\t0x1618\n#define VDEC_D_CRUSH_CTRL\t\t\t0x161C\n#define VDEC_D_HORIZ_TIM_CTRL\t\t\t0x1620\n#define VDEC_D_VERT_TIM_CTRL\t\t\t0x1624\n#define VDEC_D_MISC_TIM_CTRL\t\t\t0x1628\n#define VDEC_D_FIELD_COUNT\t\t\t0x162C\n#define VDEC_D_HSCALE_CTRL\t\t\t0x1630\n#define VDEC_D_VSCALE_CTRL\t\t\t0x1634\n#define VDEC_D_MAN_VGA_CTRL\t\t\t0x1638\n#define VDEC_D_MAN_AGC_CTRL\t\t\t0x163C\n#define VDEC_D_DFE_CTRL1\t\t\t0x1640\n#define VDEC_D_DFE_CTRL2\t\t\t0x1644\n#define VDEC_D_DFE_CTRL3\t\t\t0x1648\n#define VDEC_D_PLL_CTRL\t\t\t\t0x164C\n#define VDEC_D_PLL_CTRL_FAST\t\t\t0x1650\n#define VDEC_D_HTL_CTRL\t\t\t\t0x1654\n#define VDEC_D_SRC_CFG\t\t\t\t0x1658\n#define VDEC_D_SC_STEP_SIZE\t\t\t0x165C\n#define VDEC_D_SC_CONVERGE_CTRL\t\t\t0x1660\n#define VDEC_D_SC_LOOP_CTRL\t\t\t0x1664\n#define VDEC_D_COMB_2D_HFS_CFG\t\t\t0x1668\n#define VDEC_D_COMB_2D_HFD_CFG\t\t\t0x166C\n#define VDEC_D_COMB_2D_LF_CFG\t\t\t0x1670\n#define VDEC_D_COMB_2D_BLEND\t\t\t0x1674\n#define VDEC_D_COMB_MISC_CTRL\t\t\t0x1678\n#define VDEC_D_COMB_FLAT_THRESH_CTRL\t\t0x167C\n#define VDEC_D_COMB_TEST\t\t\t0x1680\n#define VDEC_D_BP_MISC_CTRL\t\t\t0x1684\n#define VDEC_D_VCR_DET_CTRL\t\t\t0x1688\n#define VDEC_D_NOISE_DET_CTRL\t\t\t0x168C\n#define VDEC_D_COMB_FLAT_NOISE_CTRL\t\t0x1690\n#define VDEC_D_VERSION\t\t\t\t0x17F8\n#define VDEC_D_SOFT_RST_CTRL\t\t\t0x17FC\n\n \n#define\tVDEC_E_MODE_CTRL\t\t\t0x1800\n#define\tVDEC_E_OUT_CTRL1\t\t\t0x1804\n#define\tVDEC_E_OUT_CTRL_NS\t\t\t0x1808\n#define\tVDEC_E_GEN_STAT\t\t\t\t0x180C\n#define\tVDEC_E_INT_STAT_MASK\t\t\t0x1810\n#define\tVDEC_E_LUMA_CTRL\t\t\t0x1814\n#define\tVDEC_E_CHROMA_CTRL\t\t\t0x1818\n#define\tVDEC_E_CRUSH_CTRL\t\t\t0x181C\n#define\tVDEC_E_HORIZ_TIM_CTRL\t\t\t0x1820\n#define\tVDEC_E_VERT_TIM_CTRL\t\t\t0x1824\n#define\tVDEC_E_MISC_TIM_CTRL\t\t\t0x1828\n#define\tVDEC_E_FIELD_COUNT\t\t\t0x182C\n#define\tVDEC_E_HSCALE_CTRL\t\t\t0x1830\n#define\tVDEC_E_VSCALE_CTRL\t\t\t0x1834\n#define\tVDEC_E_MAN_VGA_CTRL\t\t\t0x1838\n#define\tVDEC_E_MAN_AGC_CTRL\t\t\t0x183C\n#define\tVDEC_E_DFE_CTRL1\t\t\t0x1840\n#define\tVDEC_E_DFE_CTRL2\t\t\t0x1844\n#define\tVDEC_E_DFE_CTRL3\t\t\t0x1848\n#define\tVDEC_E_PLL_CTRL\t\t\t\t0x184C\n#define\tVDEC_E_PLL_CTRL_FAST\t\t\t0x1850\n#define\tVDEC_E_HTL_CTRL\t\t\t\t0x1854\n#define\tVDEC_E_SRC_CFG\t\t\t\t0x1858\n#define\tVDEC_E_SC_STEP_SIZE\t\t\t0x185C\n#define\tVDEC_E_SC_CONVERGE_CTRL\t\t\t0x1860\n#define\tVDEC_E_SC_LOOP_CTRL\t\t\t0x1864\n#define\tVDEC_E_COMB_2D_HFS_CFG\t\t\t0x1868\n#define\tVDEC_E_COMB_2D_HFD_CFG\t\t\t0x186C\n#define\tVDEC_E_COMB_2D_LF_CFG\t\t\t0x1870\n#define\tVDEC_E_COMB_2D_BLEND\t\t\t0x1874\n#define\tVDEC_E_COMB_MISC_CTRL\t\t\t0x1878\n#define\tVDEC_E_COMB_FLAT_THRESH_CTRL\t\t0x187C\n#define\tVDEC_E_COMB_TEST\t\t\t0x1880\n#define\tVDEC_E_BP_MISC_CTRL\t\t\t0x1884\n#define\tVDEC_E_VCR_DET_CTRL\t\t\t0x1888\n#define\tVDEC_E_NOISE_DET_CTRL\t\t\t0x188C\n#define\tVDEC_E_COMB_FLAT_NOISE_CTRL\t\t0x1890\n#define\tVDEC_E_VERSION\t\t\t\t0x19F8\n#define\tVDEC_E_SOFT_RST_CTRL\t\t\t0x19FC\n\n \n#define\tVDEC_F_MODE_CTRL\t\t\t0x1A00\n#define\tVDEC_F_OUT_CTRL1\t\t\t0x1A04\n#define\tVDEC_F_OUT_CTRL_NS\t\t\t0x1A08\n#define\tVDEC_F_GEN_STAT\t\t\t\t0x1A0C\n#define\tVDEC_F_INT_STAT_MASK\t\t\t0x1A10\n#define\tVDEC_F_LUMA_CTRL\t\t\t0x1A14\n#define\tVDEC_F_CHROMA_CTRL\t\t\t0x1A18\n#define\tVDEC_F_CRUSH_CTRL\t\t\t0x1A1C\n#define\tVDEC_F_HORIZ_TIM_CTRL\t\t\t0x1A20\n#define\tVDEC_F_VERT_TIM_CTRL\t\t\t0x1A24\n#define\tVDEC_F_MISC_TIM_CTRL\t\t\t0x1A28\n#define\tVDEC_F_FIELD_COUNT\t\t\t0x1A2C\n#define\tVDEC_F_HSCALE_CTRL\t\t\t0x1A30\n#define\tVDEC_F_VSCALE_CTRL\t\t\t0x1A34\n#define\tVDEC_F_MAN_VGA_CTRL\t\t\t0x1A38\n#define\tVDEC_F_MAN_AGC_CTRL\t\t\t0x1A3C\n#define\tVDEC_F_DFE_CTRL1\t\t\t0x1A40\n#define\tVDEC_F_DFE_CTRL2\t\t\t0x1A44\n#define\tVDEC_F_DFE_CTRL3\t\t\t0x1A48\n#define\tVDEC_F_PLL_CTRL\t\t\t\t0x1A4C\n#define\tVDEC_F_PLL_CTRL_FAST\t\t\t0x1A50\n#define\tVDEC_F_HTL_CTRL\t\t\t\t0x1A54\n#define\tVDEC_F_SRC_CFG\t\t\t\t0x1A58\n#define\tVDEC_F_SC_STEP_SIZE\t\t\t0x1A5C\n#define\tVDEC_F_SC_CONVERGE_CTRL\t\t\t0x1A60\n#define\tVDEC_F_SC_LOOP_CTRL\t\t\t0x1A64\n#define\tVDEC_F_COMB_2D_HFS_CFG\t\t\t0x1A68\n#define\tVDEC_F_COMB_2D_HFD_CFG\t\t\t0x1A6C\n#define\tVDEC_F_COMB_2D_LF_CFG\t\t\t0x1A70\n#define\tVDEC_F_COMB_2D_BLEND\t\t\t0x1A74\n#define\tVDEC_F_COMB_MISC_CTRL\t\t\t0x1A78\n#define\tVDEC_F_COMB_FLAT_THRESH_CTRL\t\t0x1A7C\n#define\tVDEC_F_COMB_TEST\t\t\t0x1A80\n#define\tVDEC_F_BP_MISC_CTRL\t\t\t0x1A84\n#define\tVDEC_F_VCR_DET_CTRL\t\t\t0x1A88\n#define\tVDEC_F_NOISE_DET_CTRL\t\t\t0x1A8C\n#define\tVDEC_F_COMB_FLAT_NOISE_CTRL\t\t0x1A90\n#define\tVDEC_F_VERSION\t\t\t\t0x1BF8\n#define\tVDEC_F_SOFT_RST_CTRL\t\t\t0x1BFC\n\n \n#define\tVDEC_G_MODE_CTRL\t\t\t0x1C00\n#define\tVDEC_G_OUT_CTRL1\t\t\t0x1C04\n#define\tVDEC_G_OUT_CTRL_NS\t\t\t0x1C08\n#define\tVDEC_G_GEN_STAT\t\t\t\t0x1C0C\n#define\tVDEC_G_INT_STAT_MASK\t\t\t0x1C10\n#define\tVDEC_G_LUMA_CTRL\t\t\t0x1C14\n#define\tVDEC_G_CHROMA_CTRL\t\t\t0x1C18\n#define\tVDEC_G_CRUSH_CTRL\t\t\t0x1C1C\n#define\tVDEC_G_HORIZ_TIM_CTRL\t\t\t0x1C20\n#define\tVDEC_G_VERT_TIM_CTRL\t\t\t0x1C24\n#define\tVDEC_G_MISC_TIM_CTRL\t\t\t0x1C28\n#define\tVDEC_G_FIELD_COUNT\t\t\t0x1C2C\n#define\tVDEC_G_HSCALE_CTRL\t\t\t0x1C30\n#define\tVDEC_G_VSCALE_CTRL\t\t\t0x1C34\n#define\tVDEC_G_MAN_VGA_CTRL\t\t\t0x1C38\n#define\tVDEC_G_MAN_AGC_CTRL\t\t\t0x1C3C\n#define\tVDEC_G_DFE_CTRL1\t\t\t0x1C40\n#define\tVDEC_G_DFE_CTRL2\t\t\t0x1C44\n#define\tVDEC_G_DFE_CTRL3\t\t\t0x1C48\n#define\tVDEC_G_PLL_CTRL\t\t\t\t0x1C4C\n#define\tVDEC_G_PLL_CTRL_FAST\t\t\t0x1C50\n#define\tVDEC_G_HTL_CTRL\t\t\t\t0x1C54\n#define\tVDEC_G_SRC_CFG\t\t\t\t0x1C58\n#define\tVDEC_G_SC_STEP_SIZE\t\t\t0x1C5C\n#define\tVDEC_G_SC_CONVERGE_CTRL\t\t\t0x1C60\n#define\tVDEC_G_SC_LOOP_CTRL\t\t\t0x1C64\n#define\tVDEC_G_COMB_2D_HFS_CFG\t\t\t0x1C68\n#define\tVDEC_G_COMB_2D_HFD_CFG\t\t\t0x1C6C\n#define\tVDEC_G_COMB_2D_LF_CFG\t\t\t0x1C70\n#define\tVDEC_G_COMB_2D_BLEND\t\t\t0x1C74\n#define\tVDEC_G_COMB_MISC_CTRL\t\t\t0x1C78\n#define\tVDEC_G_COMB_FLAT_THRESH_CTRL\t\t0x1C7C\n#define\tVDEC_G_COMB_TEST\t\t\t0x1C80\n#define\tVDEC_G_BP_MISC_CTRL\t\t\t0x1C84\n#define\tVDEC_G_VCR_DET_CTRL\t\t\t0x1C88\n#define\tVDEC_G_NOISE_DET_CTRL\t\t\t0x1C8C\n#define\tVDEC_G_COMB_FLAT_NOISE_CTRL\t\t0x1C90\n#define\tVDEC_G_VERSION\t\t\t\t0x1DF8\n#define\tVDEC_G_SOFT_RST_CTRL\t\t\t0x1DFC\n\n \n#define\tVDEC_H_MODE_CTRL\t\t\t0x1E00\n#define\tVDEC_H_OUT_CTRL1\t\t\t0x1E04\n#define\tVDEC_H_OUT_CTRL_NS\t\t\t0x1E08\n#define\tVDEC_H_GEN_STAT\t\t\t\t0x1E0C\n#define\tVDEC_H_INT_STAT_MASK\t\t\t0x1E1E\n#define\tVDEC_H_LUMA_CTRL\t\t\t0x1E14\n#define\tVDEC_H_CHROMA_CTRL\t\t\t0x1E18\n#define\tVDEC_H_CRUSH_CTRL\t\t\t0x1E1C\n#define\tVDEC_H_HORIZ_TIM_CTRL\t\t\t0x1E20\n#define\tVDEC_H_VERT_TIM_CTRL\t\t\t0x1E24\n#define\tVDEC_H_MISC_TIM_CTRL\t\t\t0x1E28\n#define\tVDEC_H_FIELD_COUNT\t\t\t0x1E2C\n#define\tVDEC_H_HSCALE_CTRL\t\t\t0x1E30\n#define\tVDEC_H_VSCALE_CTRL\t\t\t0x1E34\n#define\tVDEC_H_MAN_VGA_CTRL\t\t\t0x1E38\n#define\tVDEC_H_MAN_AGC_CTRL\t\t\t0x1E3C\n#define\tVDEC_H_DFE_CTRL1\t\t\t0x1E40\n#define\tVDEC_H_DFE_CTRL2\t\t\t0x1E44\n#define\tVDEC_H_DFE_CTRL3\t\t\t0x1E48\n#define\tVDEC_H_PLL_CTRL\t\t\t\t0x1E4C\n#define\tVDEC_H_PLL_CTRL_FAST\t\t\t0x1E50\n#define\tVDEC_H_HTL_CTRL\t\t\t\t0x1E54\n#define\tVDEC_H_SRC_CFG\t\t\t\t0x1E58\n#define\tVDEC_H_SC_STEP_SIZE\t\t\t0x1E5C\n#define\tVDEC_H_SC_CONVERGE_CTRL\t\t\t0x1E60\n#define\tVDEC_H_SC_LOOP_CTRL\t\t\t0x1E64\n#define\tVDEC_H_COMB_2D_HFS_CFG\t\t\t0x1E68\n#define\tVDEC_H_COMB_2D_HFD_CFG\t\t\t0x1E6C\n#define\tVDEC_H_COMB_2D_LF_CFG\t\t\t0x1E70\n#define\tVDEC_H_COMB_2D_BLEND\t\t\t0x1E74\n#define\tVDEC_H_COMB_MISC_CTRL\t\t\t0x1E78\n#define\tVDEC_H_COMB_FLAT_THRESH_CTRL\t\t0x1E7C\n#define\tVDEC_H_COMB_TEST\t\t\t0x1E80\n#define\tVDEC_H_BP_MISC_CTRL\t\t\t0x1E84\n#define\tVDEC_H_VCR_DET_CTRL\t\t\t0x1E88\n#define\tVDEC_H_NOISE_DET_CTRL\t\t\t0x1E8C\n#define\tVDEC_H_COMB_FLAT_NOISE_CTRL\t\t0x1E90\n#define\tVDEC_H_VERSION\t\t\t\t0x1FF8\n#define\tVDEC_H_SOFT_RST_CTRL\t\t\t0x1FFC\n\n \n \n#define VDEC_A_BRITE_CTRL\t\t\t0x1014\n#define VDEC_A_CNTRST_CTRL\t\t\t0x1015\n#define VDEC_A_PEAK_SEL\t\t\t\t0x1016\n\n \n \n#define VDEC_A_USAT_CTRL\t\t\t0x1018\n#define VDEC_A_VSAT_CTRL\t\t\t0x1019\n#define VDEC_A_HUE_CTRL\t\t\t\t0x101A\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}