# Verilog-labs
here are my verilog practice codes
here you find from basic half adder to fifo
and with my first vlsi project router1x3 source files 
![IMG_20240827_102242](https://github.com/user-attachments/assets/fe199b2f-aac7-439a-ad7c-fc6108f66248)
