library (low_swing_rx_bc) {
  /* Models written by Liberate 23.1.5.102.isr5 from Cadence Design Systems, Inc. on Sat Dec  7 20:50:57 2024 */
  comment : "";
  date : "$Date: Sat Dec  7 20:50:47 2024 $";
  revision : "1.0";
  delay_model : table_lookup;
  capacitive_load_unit (1,pf);
  current_unit : "1mA";
  leakage_power_unit : "1nW";
  pulling_resistance_unit : "1kohm";
  time_unit : "1ns";
  voltage_unit : "1V";
  default_cell_leakage_power : 0;
  default_fanout_load : 1;
  default_max_transition : 0.3;
  default_output_pin_cap : 0;
  in_place_swap_mode : match_footprint;
  input_threshold_pct_fall : 50;
  input_threshold_pct_rise : 50;
  nom_process : 1;
  nom_temperature : 0;
  nom_voltage : 1.1;
  output_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  slew_derate_from_library : 1;
  slew_lower_threshold_pct_fall : 20;
  slew_lower_threshold_pct_rise : 20;
  slew_upper_threshold_pct_fall : 80;
  slew_upper_threshold_pct_rise : 80;
  voltage_map (vdd, 1.1);
  voltage_map (vss, 0);
  voltage_map (GND, 0);
  operating_conditions (PVT_1P1V_0C) {
    process : 1;
    temperature : 0;
    voltage : 1.1;
  }
  default_operating_conditions : PVT_1P1V_0C;
  lu_table_template (const_template) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("0.006, 0.3");
    index_2 ("0.006, 0.3");
  }
  lu_table_template (delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.006, 0.3");
    index_2 ("0.0002, 0.07");
  }
  lu_table_template (mpw_const_template) {
    variable_1 : constrained_pin_transition;
    index_1 ("0.006, 0.3");
  }
  power_lut_template (passive_power_template) {
    variable_1 : input_transition_time;
    index_1 ("0.006, 0.3");
  }
  power_lut_template (power_template) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.006, 0.3");
    index_2 ("0.0002, 0.07");
  }
  cell (low_swing_rx) {
    area : 0;
    cell_leakage_power : 11.5384;
    pg_pin (vdd) {
      pg_type : primary_power;
      voltage_name : "vdd";
    }
    pg_pin (vss) {
      pg_type : primary_ground;
      voltage_name : "vss";
    }
    leakage_power () {
      value : 12.4225;
      when : "(i * o)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0;
      when : "(i * o)";
      related_pg_pin : vss;
    }
    leakage_power () {
      value : 10.6544;
      when : "(!i * !o)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0;
      when : "(!i * !o)";
      related_pg_pin : vss;
    }
    leakage_power () {
      value : 11.5384;
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0;
      related_pg_pin : vss;
    }
    pin (o) {
      direction : output;
      function : "i";
      power_down_function : "(!vdd) + (vss)";
      related_ground_pin : vss;
      related_power_pin : vdd;
      max_capacitance : 0.07;
      timing () {
        related_pin : "i";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template) {
          index_1 ("0.006, 0.3");
          index_2 ("0.0002, 0.07");
          values ( \
            "0.011452, 0.104207", \
            "0.0453795, 0.144924" \
          );
        }
        rise_transition (delay_template) {
          index_1 ("0.006, 0.3");
          index_2 ("0.0002, 0.07");
          values ( \
            "0.00341469, 0.133622", \
            "0.010365, 0.134249" \
          );
        }
        cell_fall (delay_template) {
          index_1 ("0.006, 0.3");
          index_2 ("0.0002, 0.07");
          values ( \
            "0.010456, 0.128913", \
            "0.0309346, 0.154748" \
          );
        }
        fall_transition (delay_template) {
          index_1 ("0.006, 0.3");
          index_2 ("0.0002, 0.07");
          values ( \
            "0.00316284, 0.162908", \
            "0.0103753, 0.163402" \
          );
        }
      }
      internal_power () {
        related_pin : "i";
        related_pg_pin : vdd;
        rise_power (power_template) {
          index_1 ("0.006, 0.3");
          index_2 ("0.0002, 0.07");
          values ( \
            "0.000732726, 0.00072463", \
            "0.00187781, 0.00150508" \
          );
        }
        fall_power (power_template) {
          index_1 ("0.006, 0.3");
          index_2 ("0.0002, 0.07");
          values ( \
            "0.00143878, 0.00150646", \
            "0.00258805, 0.00234462" \
          );
        }
      }
      internal_power () {
        related_pin : "i";
        related_pg_pin : vss;
        rise_power (power_template) {
          index_1 ("0.006, 0.3");
          index_2 ("0.0002, 0.07");
          values ( \
            "0.00146027, 0.00151507", \
            "0.00260248, 0.002312" \
          );
        }
        fall_power (power_template) {
          index_1 ("0.006, 0.3");
          index_2 ("0.0002, 0.07");
          values ( \
            "0.000713889, 0.000742973", \
            "0.00186462, 0.00152316" \
          );
        }
      }
    }
    pin (i) {
      direction : input;
      related_ground_pin : vss;
      related_power_pin : vdd;
      max_transition : 0.3;
      capacitance : 0.00119753;
      rise_capacitance : 0.00119753;
      rise_capacitance_range (0.00100568, 0.00119753);
      fall_capacitance : 0.0011963;
      fall_capacitance_range (0.000971699, 0.0011963);
    }
  }
}
