/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire [8:0] _03_;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = in_data[13] ? celloutsig_0_5z : celloutsig_0_1z;
  assign celloutsig_0_6z = ~(celloutsig_0_5z & _00_);
  assign celloutsig_0_8z = ~(celloutsig_0_4z[7] & celloutsig_0_13z);
  assign celloutsig_0_23z = ~(in_data[23] & celloutsig_0_20z[0]);
  assign celloutsig_1_12z = !(celloutsig_1_7z ? celloutsig_1_0z : celloutsig_1_5z);
  assign celloutsig_1_13z = !(celloutsig_1_12z ? celloutsig_1_3z : celloutsig_1_3z);
  assign celloutsig_1_18z = !(celloutsig_1_6z ? celloutsig_1_7z : in_data[157]);
  assign celloutsig_1_7z = ~(celloutsig_1_2z | celloutsig_1_1z[1]);
  assign celloutsig_1_17z = ~(celloutsig_1_7z | celloutsig_1_1z[1]);
  assign celloutsig_0_11z = ~(celloutsig_0_6z | _01_);
  assign celloutsig_0_15z = ~(celloutsig_0_8z | celloutsig_0_2z[2]);
  assign celloutsig_1_0z = ~(in_data[97] | in_data[132]);
  assign celloutsig_0_4z = in_data[89:80] + { in_data[90:84], celloutsig_0_2z };
  assign celloutsig_0_14z = { _02_[8:7], _01_, _02_[5:3], _00_, celloutsig_0_9z, celloutsig_0_6z } + { in_data[84:81], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_5z };
  reg [8:0] _18_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _18_ <= 9'h000;
    else _18_ <= in_data[65:57];
  assign { _02_[8:7], _01_, _02_[5:3], _00_, _03_[1:0] } = _18_;
  assign celloutsig_0_5z = { celloutsig_0_4z[9:8], celloutsig_0_2z } === { in_data[47:44], celloutsig_0_3z };
  assign celloutsig_0_1z = { _02_[8:7], _01_, _02_[5:3], _00_, _03_[1:0], _02_[8:7], _01_, _02_[5:3], _00_, _03_[1:0] } === in_data[51:34];
  assign celloutsig_0_24z = { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_23z } === { in_data[49:48], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_10z = { celloutsig_1_4z[5:3], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z } > in_data[181:175];
  assign celloutsig_1_14z = { celloutsig_1_8z[4], celloutsig_1_8z[4], celloutsig_1_8z[2], celloutsig_1_8z[4], celloutsig_1_8z[0], celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z } > { celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_3z = { in_data[54:43], celloutsig_0_2z, celloutsig_0_2z } > in_data[40:23];
  assign celloutsig_0_19z = { _02_[8:7], _01_, _02_[5], celloutsig_0_6z, celloutsig_0_1z } > celloutsig_0_14z[7:2];
  assign celloutsig_1_3z = { in_data[140:139], celloutsig_1_0z } > celloutsig_1_1z[3:1];
  assign celloutsig_1_5z = { in_data[116:101], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } > { in_data[159:145], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_13z = celloutsig_0_2z[1] & ~(celloutsig_0_5z);
  assign celloutsig_1_4z = { in_data[113], celloutsig_1_1z, celloutsig_1_2z } * { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_16z ? { celloutsig_1_4z[5:1], celloutsig_1_8z[5:4], celloutsig_1_8z[4], celloutsig_1_8z[2], celloutsig_1_8z[4], celloutsig_1_8z[0], celloutsig_1_6z, celloutsig_1_14z } : { celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_2z = in_data[21] ? { _02_[4:3], _00_ } : { _00_, _03_[1:0] };
  assign celloutsig_1_9z = celloutsig_1_4z !== { in_data[172:170], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_8z[4], celloutsig_1_8z[2] } !== { celloutsig_1_15z, celloutsig_1_12z };
  assign celloutsig_0_16z = ~ celloutsig_0_4z[4:0];
  assign celloutsig_1_1z = ~ in_data[123:120];
  assign celloutsig_1_15z = ^ { celloutsig_1_4z[3:0], celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_1_2z = ^ { in_data[184:181], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = ^ { in_data[178:177], celloutsig_1_2z };
  assign celloutsig_0_20z = { celloutsig_0_4z[7:6], celloutsig_0_13z } ^ celloutsig_0_16z[2:0];
  assign celloutsig_0_25z = ~((celloutsig_0_15z & celloutsig_0_1z) | celloutsig_0_16z[2]);
  assign { celloutsig_1_8z[4], celloutsig_1_8z[0], celloutsig_1_8z[5], celloutsig_1_8z[2] } = ~ { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z[4], celloutsig_1_2z };
  assign { _02_[6], _02_[2:0] } = { _01_, _00_, celloutsig_0_9z, celloutsig_0_6z };
  assign _03_[8:2] = { _02_[8:7], _01_, _02_[5:3], _00_ };
  assign { celloutsig_1_8z[3], celloutsig_1_8z[1] } = { celloutsig_1_8z[4], celloutsig_1_8z[4] };
  assign { out_data[128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
