Considering pipe-lined processor with given reservation table.
Identify forbidden latencies, collision vector, state diagram, simple cycle, greedy cycle, 
and minimum average latency associated with shortest greedy cycle.

Multiple edges between two states are used once in determining cycle

Usage:Put application and input file "ReservationTable.txt" in same folder.
 