# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDL_Example_4_22_INVERTER_always.srcs/sources_1/imports/HDL Example 4.22 INVERTER USING always_process/inv.vhd" \
"../../../../HDL_Example_4_22_INVERTER_always.srcs/sources_1/imports/HDL Example 4.22 INVERTER USING always_process/inv_top.vhd" \

# Do not sort compile order
nosort
