$date
  Fri Nov 28 17:30:55 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module sipo_register_tb $end
$var reg 1 ! serial_in $end
$var reg 1 " clear $end
$var reg 1 # clock $end
$var reg 4 $ q[3:0] $end
$scope module uut $end
$var reg 1 % serial_in $end
$var reg 1 & clear $end
$var reg 1 ' clock $end
$var reg 4 ( q[3:0] $end
$var reg 1 ) q0_out $end
$var reg 1 * q1_out $end
$var reg 1 + q2_out $end
$var reg 1 , q3_out $end
$scope module dff1 $end
$var reg 1 - d $end
$var reg 1 . clk $end
$var reg 1 / reset $end
$var reg 1 0 q $end
$upscope $end
$scope module dff2 $end
$var reg 1 1 d $end
$var reg 1 2 clk $end
$var reg 1 3 reset $end
$var reg 1 4 q $end
$upscope $end
$scope module dff3 $end
$var reg 1 5 d $end
$var reg 1 6 clk $end
$var reg 1 7 reset $end
$var reg 1 8 q $end
$upscope $end
$scope module dff4 $end
$var reg 1 9 d $end
$var reg 1 : clk $end
$var reg 1 ; reset $end
$var reg 1 < q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
bUUUU $
0%
0&
0'
bUUUU (
U)
U*
U+
U,
0-
0.
0/
U0
U1
02
03
U4
U5
06
07
U8
U9
0:
0;
U<
#10000000
1#
bUUU0 $
1'
bUUU0 (
0)
1.
00
01
12
16
1:
#20000000
0#
0'
0.
02
06
0:
#30000000
1!
1#
bUU01 $
1%
1'
bUU01 (
1)
0*
1-
1.
10
11
12
04
05
16
1:
#40000000
0#
0'
0.
02
06
0:
#50000000
0!
1#
bU010 $
0%
1'
bU010 (
0)
1*
0+
0-
1.
00
01
12
14
15
16
08
09
1:
#60000000
0#
0'
0.
02
06
0:
#70000000
1!
1#
b0101 $
1%
1'
b0101 (
1)
0*
1+
0,
1-
1.
10
11
12
04
05
16
18
19
1:
0<
#80000000
0#
0'
0.
02
06
0:
#90000000
0!
1#
b1010 $
0%
1'
b1010 (
0)
1*
0+
1,
0-
1.
00
01
12
14
15
16
08
09
1:
1<
#100000000
0#
0'
0.
02
06
0:
#110000000
1"
1#
b0000 $
1&
1'
b0000 (
0*
0,
1.
1/
12
13
04
05
16
17
1:
1;
0<
#120000000
0#
0'
0.
02
06
0:
#130000000
