{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693917392433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693917392436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 20:36:32 2023 " "Processing started: Tue Sep 05 20:36:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693917392436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693917392436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off beep -c beep " "Command: quartus_map --read_settings_files=on --write_settings_files=off beep -c beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693917392436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693917392709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693917392709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpgacode/beep/tb/tb_beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpgacode/beep/tb/tb_beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_beep " "Found entity 1: tb_beep" {  } { { "../tb/tb_beep.v" "" { Text "E:/code/FPGACode/beep/tb/tb_beep.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693917401113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693917401113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpgacode/beep/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpgacode/beep/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693917401115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693917401115 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "beep beep.v(16) " "Verilog HDL Parameter Declaration warning at beep.v(16): Parameter Declaration in module \"beep\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1693917401115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "beep " "Elaborating entity \"beep\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693917401136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(92) " "Verilog HDL assignment warning at beep.v(92): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401147 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(93) " "Verilog HDL assignment warning at beep.v(93): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401147 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(94) " "Verilog HDL assignment warning at beep.v(94): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401147 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(95) " "Verilog HDL assignment warning at beep.v(95): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401147 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(97) " "Verilog HDL assignment warning at beep.v(97): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401147 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(98) " "Verilog HDL assignment warning at beep.v(98): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401147 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(99) " "Verilog HDL assignment warning at beep.v(99): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401147 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(100) " "Verilog HDL assignment warning at beep.v(100): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401147 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(102) " "Verilog HDL assignment warning at beep.v(102): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401147 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(103) " "Verilog HDL assignment warning at beep.v(103): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401147 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(104) " "Verilog HDL assignment warning at beep.v(104): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401147 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(107) " "Verilog HDL assignment warning at beep.v(107): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401147 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(108) " "Verilog HDL assignment warning at beep.v(108): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401147 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(109) " "Verilog HDL assignment warning at beep.v(109): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(110) " "Verilog HDL assignment warning at beep.v(110): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(112) " "Verilog HDL assignment warning at beep.v(112): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(113) " "Verilog HDL assignment warning at beep.v(113): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(114) " "Verilog HDL assignment warning at beep.v(114): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(115) " "Verilog HDL assignment warning at beep.v(115): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(117) " "Verilog HDL assignment warning at beep.v(117): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(119) " "Verilog HDL assignment warning at beep.v(119): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(122) " "Verilog HDL assignment warning at beep.v(122): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(123) " "Verilog HDL assignment warning at beep.v(123): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(124) " "Verilog HDL assignment warning at beep.v(124): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(125) " "Verilog HDL assignment warning at beep.v(125): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(127) " "Verilog HDL assignment warning at beep.v(127): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(129) " "Verilog HDL assignment warning at beep.v(129): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(132) " "Verilog HDL assignment warning at beep.v(132): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(134) " "Verilog HDL assignment warning at beep.v(134): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(137) " "Verilog HDL assignment warning at beep.v(137): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(142) " "Verilog HDL assignment warning at beep.v(142): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(144) " "Verilog HDL assignment warning at beep.v(144): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(147) " "Verilog HDL assignment warning at beep.v(147): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693917401148 "|beep"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/beep.v" "" { Text "E:/code/FPGACode/beep/rtl/beep.v" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1693917401496 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1693917401496 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693917401651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693917402236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693917402236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693917402268 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693917402268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693917402268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693917402268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693917402288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 20:36:42 2023 " "Processing ended: Tue Sep 05 20:36:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693917402288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693917402288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693917402288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693917402288 ""}
