{
  "questions": [
    {
      "question": "What is the primary role of a clock signal in a synchronous digital circuit?",
      "options": [
        "To provide power to the circuit's active components.",
        "To define the instruction set architecture (ISA) of the processor.",
        "To synchronize the operations of sequential elements like flip-flops and registers.",
        "To regulate the overall thermal dissipation of the chip.",
        "To implement combinational logic functions between registers."
      ],
      "correct": 2
    },
    {
      "question": "In digital IC design, what is the primary concern addressed by 'IR drop analysis'?",
      "options": [
        "The degradation of signal quality due to crosstalk between adjacent wires.",
        "The precise timing of clock signals across the entire chip.",
        "The voltage drop across power and ground distribution networks, potentially affecting circuit performance and reliability.",
        "The physical placement of standard cells and macro blocks on the silicon die.",
        "The amount of heat generated by the circuit during operation."
      ],
      "correct": 2
    },
    {
      "question": "In a computer system, what is the primary function of a Memory Management Unit (MMU)?",
      "options": [
        "To cache frequently accessed data blocks from main memory.",
        "To execute arithmetic and logical operations requested by the CPU.",
        "To translate virtual memory addresses generated by the CPU into physical memory addresses.",
        "To manage the flow of data between the CPU and I/O devices via Direct Memory Access (DMA).",
        "To store the CPU's general-purpose registers and program counter."
      ],
      "correct": 2
    },
    {
      "question": "In the physical verification phase of digital IC design, what is the primary objective of 'Layout Versus Schematic (LVS)'?",
      "options": [
        "To check for violations of manufacturing design rules, such as minimum wire width and spacing.",
        "To simulate the electrical behavior of the extracted layout for performance analysis.",
        "To ensure that the physical layout of the circuit precisely matches its original logical netlist or schematic representation.",
        "To identify and fix timing violations caused by long signal paths or clock skew.",
        "To optimize the power delivery network for minimal voltage drop."
      ],
      "correct": 2
    },
    {
      "question": "In the context of multi-core processors, which advanced architectural paradigm aims to simplify concurrent programming by allowing multiple operations on shared data to execute speculatively and commit atomically, often relying on hardware support for conflict detection and rollback?",
      "options": [
        "Vector Processing Units",
        "Cache Coherence Protocols",
        "Hardware Transactional Memory (HTM)",
        "Symmetric Multiprocessing (SMP)",
        "Instruction Level Parallelism (ILP)"
      ],
      "correct": 2
    }
  ]
}