#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Oct 15 16:56:21 2021
# Process ID: 8724
# Current directory: C:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.runs/design_1_hls_xfft2real_0_0_synth_1
# Command line: vivado.exe -log design_1_hls_xfft2real_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_hls_xfft2real_0_0.tcl
# Log file: C:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.runs/design_1_hls_xfft2real_0_0_synth_1/design_1_hls_xfft2real_0_0.vds
# Journal file: C:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.runs/design_1_hls_xfft2real_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_hls_xfft2real_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ethan_kvm/AppData/Roaming/Xilinx/vitis/zynq_lab_2_2020/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ethan_kvm/AppData/Roaming/Xilinx/vitis/zynq_lab_2_2020_be/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_hls_xfft2real_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12188
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1176.266 ; gain = 33.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_hls_xfft2real_0_0' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ip/design_1_hls_xfft2real_0_0/synth/design_1_hls_xfft2real_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real.v:12]
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_descramble_buf_0_M_real_V' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_descramble_buf_0_M_real_V.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_descramble_buf_0_M_real_V_memcore' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_descramble_buf_0_M_real_V_memcore.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_descramble_buf_0_M_real_V_memcore.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram' (1#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_descramble_buf_0_M_real_V_memcore.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_descramble_buf_0_M_real_V_memcore' (2#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_descramble_buf_0_M_real_V_memcore.v:52]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_descramble_buf_0_M_real_V' (3#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_descramble_buf_0_M_real_V.v:8]
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_twid_rom_M_real_V' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_twid_rom_M_real_V.v:8]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_twid_rom_M_real_V_memcore' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_twid_rom_M_real_V_memcore.v:50]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_twid_rom_M_real_V_memcore_ram' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_twid_rom_M_real_V_memcore.v:6]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_twid_rom_M_real_V_memcore_ram' (4#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_twid_rom_M_real_V_memcore.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_twid_rom_M_real_V_memcore' (5#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_twid_rom_M_real_V_memcore.v:50]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_twid_rom_M_real_V' (6#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_twid_rom_M_real_V.v:8]
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_twid_rom_M_imag_V' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_twid_rom_M_imag_V.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_twid_rom_M_imag_V_memcore' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_twid_rom_M_imag_V_memcore.v:50]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_twid_rom_M_imag_V_memcore_ram' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_twid_rom_M_imag_V_memcore.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_twid_rom_M_imag_V_memcore_ram' (7#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_twid_rom_M_imag_V_memcore.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_twid_rom_M_imag_V_memcore' (8#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_twid_rom_M_imag_V_memcore.v:50]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_twid_rom_M_imag_V' (9#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_twid_rom_M_imag_V.v:8]
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 128'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 128'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 128'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 128'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 128'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 128'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 128'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 128'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 128'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 128'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 128'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 128'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 128'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 128'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 128'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 128'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 128'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 128'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 128'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 128'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 128'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 128'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 128'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 128'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 128'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 128'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 128'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 128'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 128'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 128'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 128'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 128'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 128'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 128'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 128'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 128'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 128'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 128'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 128'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 128'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 128'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 128'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 128'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 128'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 128'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 128'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 128'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 128'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 128'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 128'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 128'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 128'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 128'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 128'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 128'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 128'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 128'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 128'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 128'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 128'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc' (10#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_Loop_realfft_be_buffer_proc3' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_Loop_realfft_be_buffer_proc3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_regslice_both' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_regslice_both.v:8]
	Parameter DataWidth bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_regslice_both' (11#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_Loop_realfft_be_buffer_proc3' (12#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_Loop_realfft_be_buffer_proc3.v:10]
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_Loop_realfft_be_descramble_proc4' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_Loop_realfft_be_descramble_proc4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state12 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_mul_mul_16s_15ns_31_4_1' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mul_mul_16s_15ns_31_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mul_mul_16s_15ns_31_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0' (13#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mul_mul_16s_15ns_31_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_mul_mul_16s_15ns_31_4_1' (14#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mul_mul_16s_15ns_31_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_mul_mul_16s_16s_31_4_1' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mul_mul_16s_16s_31_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_mul_mul_16s_16s_31_4_1_DSP48_1' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mul_mul_16s_16s_31_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_mul_mul_16s_16s_31_4_1_DSP48_1' (15#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mul_mul_16s_16s_31_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_mul_mul_16s_16s_31_4_1' (16#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mul_mul_16s_16s_31_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2' (17#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1' (18#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3' (19#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1' (20#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_Loop_realfft_be_descramble_proc4' (21#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_Loop_realfft_be_descramble_proc4.v:10]
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_Loop_realfft_be_rev_real_hi_proc5' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_Loop_realfft_be_rev_real_hi_proc5.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_Loop_realfft_be_rev_real_hi_proc5' (22#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_Loop_realfft_be_rev_real_hi_proc5.v:10]
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_Loop_realfft_be_stream_output_proc6' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_Loop_realfft_be_stream_output_proc6.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_Loop_realfft_be_stream_output_proc6' (23#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_Loop_realfft_be_stream_output_proc6.v:10]
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_fifo_w32_d8_S' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_fifo_w32_d8_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_fifo_w32_d8_S_shiftReg' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_fifo_w32_d8_S.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_fifo_w32_d8_S_shiftReg' (24#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_fifo_w32_d8_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_fifo_w32_d8_S' (25#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_fifo_w32_d8_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc6_U0' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc6_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc6_U0_shiftReg' [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc6_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc6_U0_shiftReg' (26#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc6_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc6_U0' (27#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc6_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'hls_xfft2real' (28#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ipshared/e528/hdl/verilog/hls_xfft2real.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hls_xfft2real_0_0' (29#1) [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ip/design_1_hls_xfft2real_0_0/synth/design_1_hls_xfft2real_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.199 ; gain = 138.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1281.199 ; gain = 138.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1281.199 ; gain = 138.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1281.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ip/design_1_hls_xfft2real_0_0/constraints/hls_xfft2real_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.gen/sources_1/bd/design_1/ip/design_1_hls_xfft2real_0_0/constraints/hls_xfft2real_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.runs/design_1_hls_xfft2real_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.runs/design_1_hls_xfft2real_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1403.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1411.777 ; gain = 8.352
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1411.777 ; gain = 268.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1411.777 ; gain = 268.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.runs/design_1_hls_xfft2real_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1411.777 ; gain = 268.746
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "hls_xfft2real_twid_rom_M_real_V_memcore_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "hls_xfft2real_twid_rom_M_imag_V_memcore_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1411.777 ; gain = 268.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 11    
	   3 Input   16 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 10    
	   2 Input    1 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               48 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 47    
	               15 Bit    Registers := 4     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 97    
+---RAMs : 
	               8K Bit	(512 X 16 bit)          RAMs := 6     
	               4K Bit	(256 X 16 bit)          RAMs := 2     
	               3K Bit	(256 X 15 bit)          RAMs := 2     
+---Muxes : 
	 129 Input  128 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 19    
	 128 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 7     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 10    
	 128 Input    8 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 14    
	   4 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 104   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_15ns_31_4_1_U9/hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_16s_31_4_1_U10/hls_xfft2real_mul_mul_16s_16s_31_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_15ns_31_4_1_U9/hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_15ns_31_4_1_U9/hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_15ns_31_4_1_U9/hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_15ns_31_4_1_U9/hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_15ns_31_4_1_U9/hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_15ns_31_4_1_U9/hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_15ns_31_4_1_U9/hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_15ns_31_4_1_U9/hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_15ns_31_4_1_U9/hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_15ns_31_4_1_U9/hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_15ns_31_4_1_U9/hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP Loop_realfft_be_descramble_proc4_U0/mac_mulsub_16s_16s_31s_31_4_1_U12/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN-(A''*B2)')'.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mac_mulsub_16s_16s_31s_31_4_1_U12/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_mulsub_16s_16s_31s_31_4_1_U12/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mac_mulsub_16s_16s_31s_31_4_1_U12/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_mulsub_16s_16s_31s_31_4_1_U12/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mac_mulsub_16s_16s_31s_31_4_1_U12/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_mulsub_16s_16s_31s_31_4_1_U12/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mac_mulsub_16s_16s_31s_31_4_1_U12/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_mulsub_16s_16s_31s_31_4_1_U12/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mac_mulsub_16s_16s_31s_31_4_1_U12/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_mulsub_16s_16s_31s_31_4_1_U12/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator Loop_realfft_be_descramble_proc4_U0/mac_mulsub_16s_16s_31s_31_4_1_U12/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U/p is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_mulsub_16s_16s_31s_31_4_1_U12/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator Loop_realfft_be_descramble_proc4_U0/mac_mulsub_16s_16s_31s_31_4_1_U12/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U/m is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_mulsub_16s_16s_31s_31_4_1_U12/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/m_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/m_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/m_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/m_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/m_reg_reg.
DSP Report: operator Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/m is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/m_reg_reg.
DSP Report: Generating DSP Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_16s_31_4_1_U10/hls_xfft2real_mul_mul_16s_16s_31_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_15ns_31_4_1_U9/hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_16s_31_4_1_U10/hls_xfft2real_mul_mul_16s_16s_31_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_16s_31_4_1_U10/hls_xfft2real_mul_mul_16s_16s_31_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_16s_31_4_1_U10/hls_xfft2real_mul_mul_16s_16s_31_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/p is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator Loop_realfft_be_descramble_proc4_U0/mul_mul_16s_16s_31_4_1_U10/hls_xfft2real_mul_mul_16s_16s_31_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP Loop_realfft_be_descramble_proc4_U0/mac_muladd_16s_15ns_31s_31_4_1_U11/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U/p_reg_reg.
INFO: [Synth 8-3971] The signal "inst/twid_rom_M_real_V_U/gen_buffer[0].hls_xfft2real_twid_rom_M_real_V_memcore_U/hls_xfft2real_twid_rom_M_real_V_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/twid_rom_M_real_V_U/gen_buffer[1].hls_xfft2real_twid_rom_M_real_V_memcore_U/hls_xfft2real_twid_rom_M_real_V_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/twid_rom_M_imag_V_U/gen_buffer[0].hls_xfft2real_twid_rom_M_imag_V_memcore_U/hls_xfft2real_twid_rom_M_imag_V_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/twid_rom_M_imag_V_U/gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_memcore_U/hls_xfft2real_twid_rom_M_imag_V_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1608.793 ; gain = 465.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                                                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | descramble_buf_0_M_real_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg     | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | descramble_buf_1_M_real_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg     | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | descramble_buf_0_M_imag_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg     | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | descramble_buf_1_M_imag_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg     | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | real_spectrum_hi_buf_M_real_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | real_spectrum_hi_buf_M_imag_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | twid_rom_M_real_V_U/gen_buffer[0].hls_xfft2real_twid_rom_M_real_V_memcore_U/hls_xfft2real_twid_rom_M_real_V_memcore_ram_U/ram_reg               | 256 x 15(NO_CHANGE)    | W |   | 256 x 15(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst        | twid_rom_M_real_V_U/gen_buffer[1].hls_xfft2real_twid_rom_M_real_V_memcore_U/hls_xfft2real_twid_rom_M_real_V_memcore_ram_U/ram_reg               | 256 x 15(NO_CHANGE)    | W |   | 256 x 15(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst        | twid_rom_M_imag_V_U/gen_buffer[0].hls_xfft2real_twid_rom_M_imag_V_memcore_U/hls_xfft2real_twid_rom_M_imag_V_memcore_ram_U/ram_reg               | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst        | twid_rom_M_imag_V_U/gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_memcore_U/hls_xfft2real_twid_rom_M_imag_V_memcore_ram_U/ram_reg               | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+---------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_xfft2real_mul_mul_16s_16s_31_4_1_DSP48_1 | (A''*B'')'         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|hls_xfft2real                                | (PCIN-(A''*B2)')'  | 17     | 17     | -      | -      | 31     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|hls_xfft2real                                | (A''*B2)'          | 18     | 17     | -      | -      | 35     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|hls_xfft2real_mul_mul_16s_16s_31_4_1_DSP48_1 | (PCIN+(A''*B'')')' | 16     | 16     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+---------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1608.793 ; gain = 465.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1608.793 ; gain = 465.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                                                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | descramble_buf_0_M_real_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg     | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | descramble_buf_1_M_real_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg     | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | descramble_buf_0_M_imag_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg     | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | descramble_buf_1_M_imag_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg     | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | real_spectrum_hi_buf_M_real_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | real_spectrum_hi_buf_M_imag_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | twid_rom_M_real_V_U/gen_buffer[0].hls_xfft2real_twid_rom_M_real_V_memcore_U/hls_xfft2real_twid_rom_M_real_V_memcore_ram_U/ram_reg               | 256 x 15(NO_CHANGE)    | W |   | 256 x 15(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst        | twid_rom_M_real_V_U/gen_buffer[1].hls_xfft2real_twid_rom_M_real_V_memcore_U/hls_xfft2real_twid_rom_M_real_V_memcore_ram_U/ram_reg               | 256 x 15(NO_CHANGE)    | W |   | 256 x 15(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst        | twid_rom_M_imag_V_U/gen_buffer[0].hls_xfft2real_twid_rom_M_imag_V_memcore_U/hls_xfft2real_twid_rom_M_imag_V_memcore_ram_U/ram_reg               | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst        | twid_rom_M_imag_V_U/gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_memcore_U/hls_xfft2real_twid_rom_M_imag_V_memcore_ram_U/ram_reg               | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/descramble_buf_0_M_real_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/descramble_buf_1_M_real_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/descramble_buf_1_M_imag_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/real_spectrum_hi_buf_M_real_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/real_spectrum_hi_buf_M_imag_V_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_U/hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/twid_rom_M_real_V_U/gen_buffer[0].hls_xfft2real_twid_rom_M_real_V_memcore_U/hls_xfft2real_twid_rom_M_real_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/twid_rom_M_real_V_U/gen_buffer[1].hls_xfft2real_twid_rom_M_real_V_memcore_U/hls_xfft2real_twid_rom_M_real_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/twid_rom_M_imag_V_U/gen_buffer[0].hls_xfft2real_twid_rom_M_imag_V_memcore_U/hls_xfft2real_twid_rom_M_imag_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/twid_rom_M_imag_V_U/gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_memcore_U/hls_xfft2real_twid_rom_M_imag_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1608.793 ; gain = 465.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 1608.793 ; gain = 465.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 1608.793 ; gain = 465.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 1608.793 ; gain = 465.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 1608.793 ; gain = 465.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 1608.793 ; gain = 465.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 1608.793 ; gain = 465.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hls_xfft2real | Loop_realfft_be_descramble_proc4_U0/zext_ln703_reg_873_pp0_iter7_reg_reg[7]                      | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|hls_xfft2real | Loop_realfft_be_descramble_proc4_U0/icmp_ln89_reg_849_pp0_iter5_reg_reg[0]                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_xfft2real | Loop_realfft_be_descramble_proc4_U0/icmp_ln93_reg_865_pp0_iter5_reg_reg[0]                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_xfft2real | Loop_realfft_be_descramble_proc4_U0/descramble_buf_0_M_real_V_load_reg_917_pp0_iter5_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|hls_xfft2real | Loop_realfft_be_descramble_proc4_U0/descramble_buf_0_M_imag_V_load_reg_890_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|hls_xfft2real | Loop_realfft_be_descramble_proc4_U0/f_M_imag_V_reg_938_pp0_iter5_reg_reg[15]                     | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+--------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[7] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   120|
|2     |DSP48E1  |     4|
|6     |LUT1     |   207|
|7     |LUT2     |   373|
|8     |LUT3     |   475|
|9     |LUT4     |   246|
|10    |LUT5     |   251|
|11    |LUT6     |  1238|
|12    |RAMB18E1 |    10|
|15    |SRL16E   |   122|
|16    |FDRE     |   838|
|17    |FDSE     |    24|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 1608.793 ; gain = 465.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:13 . Memory (MB): peak = 1608.793 ; gain = 335.184
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 1608.793 ; gain = 465.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1608.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 134 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1608.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 1608.793 ; gain = 465.762
INFO: [Common 17-1381] The checkpoint 'C:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.runs/design_1_hls_xfft2real_0_0_synth_1/design_1_hls_xfft2real_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_hls_xfft2real_0_0, cache-ID = 864e630264eadb71
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ethan_kvm/hls_ip_zynq_lab2/hls_ip_zynq_lab2.runs/design_1_hls_xfft2real_0_0_synth_1/design_1_hls_xfft2real_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_hls_xfft2real_0_0_utilization_synth.rpt -pb design_1_hls_xfft2real_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 15 16:57:55 2021...
