// Seed: 3643442662
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  logic [1 : -1 'b0 **  -1] id_5;
  logic id_6;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1
);
  id_3 :
  assert property (@(posedge 1'h0 == 1'b0) 1)
  else $signed(85);
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd20,
    parameter id_4 = 32'd24
) (
    input wire _id_0,
    input tri1 id_1,
    input wire id_2,
    input tri id_3,
    output supply0 _id_4,
    input wand id_5,
    input wand id_6
);
  assign id_4 = id_5;
  logic [(  id_0  ) : 1 'b0 ==  id_4] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
