Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_12 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot devil_tb_behav xil_defaultlib.devil_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'crready_0' [/home/cris/Documents/0_Projects/MancusoCollab/devil-in-the-fpga/hardware/devil-in-fpga_DUT/devil-in-fpga_DUT.srcs/sim_1/new/devil_tb.sv:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'm00_axi_awuser' [/home/cris/Documents/0_Projects/MancusoCollab/devil-in-the-fpga/hardware/devil-in-fpga_DUT/devil-in-fpga_DUT.ip_user_files/bd/design_1/ip/design_1_backstabber_0_0/sim/design_1_backstabber_0_0.v:838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'm00_axi_wuser' [/home/cris/Documents/0_Projects/MancusoCollab/devil-in-the-fpga/hardware/devil-in-fpga_DUT/devil-in-fpga_DUT.ip_user_files/bd/design_1/ip/design_1_backstabber_0_0/sim/design_1_backstabber_0_0.v:844]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'm00_axi_buser' [/home/cris/Documents/0_Projects/MancusoCollab/devil-in-the-fpga/hardware/devil-in-fpga_DUT/devil-in-fpga_DUT.ip_user_files/bd/design_1/ip/design_1_backstabber_0_0/sim/design_1_backstabber_0_0.v:849]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'm00_axi_aruser' [/home/cris/Documents/0_Projects/MancusoCollab/devil-in-the-fpga/hardware/devil-in-fpga_DUT/devil-in-fpga_DUT.ip_user_files/bd/design_1/ip/design_1_backstabber_0_0/sim/design_1_backstabber_0_0.v:861]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'm00_axi_ruser' [/home/cris/Documents/0_Projects/MancusoCollab/devil-in-the-fpga/hardware/devil-in-fpga_DUT/devil-in-fpga_DUT.ip_user_files/bd/design_1/ip/design_1_backstabber_0_0/sim/design_1_backstabber_0_0.v:868]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'addra' [/home/cris/Documents/0_Projects/MancusoCollab/devil-in-the-fpga/hardware/devil-in-fpga_DUT/devil-in-fpga_DUT.ip_user_files/bd/design_1/ipshared/ef5b/hdl/queue.sv:30]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'addrb' [/home/cris/Documents/0_Projects/MancusoCollab/devil-in-the-fpga/hardware/devil-in-fpga_DUT/devil-in-fpga_DUT.ip_user_files/bd/design_1/ipshared/ef5b/hdl/queue.sv:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [/home/cris/Documents/0_Projects/MancusoCollab/devil-in-the-fpga/hardware/devil-in-fpga_DUT/devil-in-fpga_DUT.ip_user_files/bd/design_1/ipshared/ef5b/hdl/queue.sv:35]
WARNING: [VRFC 10-5021] port 'config_axi_0_araddr' is not connected on this instance [/home/cris/Documents/0_Projects/MancusoCollab/devil-in-the-fpga/hardware/devil-in-fpga_DUT/devil-in-fpga_DUT.srcs/sim_1/new/devil_tb.sv:70]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/cris/Documents/0_Projects/MancusoCollab/devil-in-the-fpga/hardware/devil-in-fpga_DUT/devil-in-fpga_DUT.ip_user_files/bd/design_1/sim/design_1.v:768]
WARNING: [VRFC 10-5021] port 'higher_threshold' is not connected on this instance [/home/cris/Documents/0_Projects/MancusoCollab/devil-in-the-fpga/hardware/devil-in-fpga_DUT/devil-in-fpga_DUT.ip_user_files/bd/design_1/ipshared/ef5b/hdl/backstabber_v1_0.v:662]
WARNING: [VRFC 10-3705] select index 16 into 'byte_ram' is out of bounds [/home/cris/Documents/0_Projects/MancusoCollab/devil-in-the-fpga/hardware/devil-in-fpga_DUT/devil-in-fpga_DUT.ip_user_files/bd/design_1/ipshared/ef5b/hdl/ConfigurationPort.sv:489]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.HPSPBRAM(RAM_WIDTH=44,RAM_DEPTH=...
Compiling module xil_defaultlib.Queue(DATA_SIZE=44,QUEUE_LENGTH=...
WARNING: [VRFC 10-3705] select index 16 into 'byte_ram' is out of bounds [/home/cris/Documents/0_Projects/MancusoCollab/devil-in-the-fpga/hardware/devil-in-fpga_DUT/devil-in-fpga_DUT.ip_user_files/bd/design_1/ipshared/ef5b/hdl/ConfigurationPort.sv:489]
Compiling module xil_defaultlib.ConfigurationPort(C_S_AXI_ID_WID...
Compiling module xil_defaultlib.fuzzing_ACE_v1_0_S01_AXI_default
Compiling module xil_defaultlib.devil_in_fpga
Compiling module xil_defaultlib.backstabber_v1_0(C_Config_AXI_AW...
Compiling module xil_defaultlib.design_1_backstabber_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.devil_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot devil_tb_behav
