
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 4.90

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.29 source latency a_reg[2]$_DFFE_PN0P_/CLK ^
  -0.29 target latency product[14]$_DFFE_PN0N_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.01    1.21 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.25    0.00    1.21 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    35    0.56    0.27    0.25    1.46 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.27    0.01    1.47 ^ a_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.47   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00    0.15 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.11    0.07    0.14    0.29 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.07    0.00    0.29 ^ a_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.29   clock reconvergence pessimism
                          0.26    0.55   library removal time
                                  0.55   data required time
-----------------------------------------------------------------------------
                                  0.55   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  0.92   slack (MET)


Startpoint: multiplicand[2] (input port clocked by core_clock)
Endpoint: a_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v multiplicand[2] (in)
                                         multiplicand[2] (net)
                  0.00    0.00    0.20 v input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.20    0.20    0.40 v input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net4 (net)
                  0.20    0.00    0.40 v _518_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.23    0.63 v _518_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _002_ (net)
                  0.07    0.00    0.63 v a_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.63   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00    0.15 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.11    0.07    0.14    0.29 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.07    0.00    0.29 ^ a_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00    0.29   clock reconvergence pessimism
                          0.05    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_reg[6]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.01    1.21 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.25    0.00    1.21 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    35    0.56    0.27    0.25    1.46 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.27    0.01    1.47 ^ a_reg[6]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.47   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00   10.15 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.10    0.06    0.14   10.29 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00   10.29 ^ a_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.29   clock reconvergence pessimism
                          0.08   10.37   library recovery time
                                 10.37   data required time
-----------------------------------------------------------------------------
                                 10.37   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  8.89   slack (MET)


Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00    0.15 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.10    0.06    0.14    0.29 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    0.29 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    10    0.13    0.28    0.65    0.94 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         b_reg[1] (net)
                  0.28    0.00    0.94 ^ _493_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.28    1.22 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _035_ (net)
                  0.07    0.00    1.22 v _494_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.07    0.17    1.38 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _321_ (net)
                  0.07    0.00    1.38 v _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.17    0.36    1.74 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _332_ (net)
                  0.17    0.00    1.74 ^ _509_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     4    0.07    0.17    0.13    1.88 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _212_ (net)
                  0.17    0.00    1.88 v _651_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     4    0.07    0.20    0.85    2.73 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _267_ (net)
                  0.20    0.00    2.73 ^ _653_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.46    3.19 v _653_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _274_ (net)
                  0.18    0.00    3.19 v _654_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.55    3.73 ^ _654_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _277_ (net)
                  0.17    0.00    3.74 ^ _484_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    3.82 v _484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _353_ (net)
                  0.10    0.00    3.82 v _680_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.06    0.24    0.43    4.25 ^ _680_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _356_ (net)
                  0.24    0.00    4.25 ^ _583_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.09    0.18    4.42 ^ _583_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _083_ (net)
                  0.09    0.00    4.42 ^ _584_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.19    0.11    4.53 v _584_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _084_ (net)
                  0.19    0.00    4.53 v _586_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.13    0.12    4.65 ^ _586_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _086_ (net)
                  0.13    0.00    4.65 ^ _587_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.14    0.11    4.76 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _087_ (net)
                  0.14    0.00    4.76 v _588_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.33    5.09 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _088_ (net)
                  0.07    0.00    5.09 ^ _589_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.16    5.25 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _023_ (net)
                  0.07    0.00    5.25 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  5.25   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00   10.15 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.10    0.06    0.14   10.29 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00   10.29 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.29   clock reconvergence pessimism
                         -0.14   10.15   library setup time
                                 10.15   data required time
-----------------------------------------------------------------------------
                                 10.15   data required time
                                 -5.25   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_reg[6]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.01    1.21 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.25    0.00    1.21 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    35    0.56    0.27    0.25    1.46 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.27    0.01    1.47 ^ a_reg[6]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.47   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00   10.15 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.10    0.06    0.14   10.29 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00   10.29 ^ a_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.29   clock reconvergence pessimism
                          0.08   10.37   library recovery time
                                 10.37   data required time
-----------------------------------------------------------------------------
                                 10.37   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  8.89   slack (MET)


Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00    0.15 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.10    0.06    0.14    0.29 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    0.29 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    10    0.13    0.28    0.65    0.94 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         b_reg[1] (net)
                  0.28    0.00    0.94 ^ _493_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.28    1.22 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _035_ (net)
                  0.07    0.00    1.22 v _494_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.07    0.17    1.38 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _321_ (net)
                  0.07    0.00    1.38 v _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.17    0.36    1.74 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _332_ (net)
                  0.17    0.00    1.74 ^ _509_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     4    0.07    0.17    0.13    1.88 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _212_ (net)
                  0.17    0.00    1.88 v _651_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     4    0.07    0.20    0.85    2.73 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _267_ (net)
                  0.20    0.00    2.73 ^ _653_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.46    3.19 v _653_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _274_ (net)
                  0.18    0.00    3.19 v _654_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.55    3.73 ^ _654_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _277_ (net)
                  0.17    0.00    3.74 ^ _484_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    3.82 v _484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _353_ (net)
                  0.10    0.00    3.82 v _680_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.06    0.24    0.43    4.25 ^ _680_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _356_ (net)
                  0.24    0.00    4.25 ^ _583_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.09    0.18    4.42 ^ _583_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _083_ (net)
                  0.09    0.00    4.42 ^ _584_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.19    0.11    4.53 v _584_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _084_ (net)
                  0.19    0.00    4.53 v _586_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.13    0.12    4.65 ^ _586_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _086_ (net)
                  0.13    0.00    4.65 ^ _587_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.14    0.11    4.76 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _087_ (net)
                  0.14    0.00    4.76 v _588_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.33    5.09 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _088_ (net)
                  0.07    0.00    5.09 ^ _589_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.16    5.25 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _023_ (net)
                  0.07    0.00    5.25 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  5.25   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00   10.15 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.10    0.06    0.14   10.29 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00   10.29 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.29   clock reconvergence pessimism
                         -0.14   10.15   library setup time
                                 10.15   data required time
-----------------------------------------------------------------------------
                                 10.15   data required time
                                 -5.25   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.3814449310302734

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8505

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.2145175039768219

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9615

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.29 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.29 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.65    0.94 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.28    1.22 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.17    1.38 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.36    1.74 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.13    1.88 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
   0.85    2.73 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
   0.46    3.19 v _653_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.55    3.73 ^ _654_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.09    3.82 v _484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.43    4.25 ^ _680_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.18    4.42 ^ _583_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.11    4.53 v _584_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.12    4.65 ^ _586_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.11    4.76 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.33    5.09 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.16    5.25 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    5.25 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           5.25   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14   10.29 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.29 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   10.29   clock reconvergence pessimism
  -0.14   10.15   library setup time
          10.15   data required time
---------------------------------------------------------
          10.15   data required time
          -5.25   data arrival time
---------------------------------------------------------
           4.90   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: done$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.29 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.29 ^ state[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.43    0.72 v state[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.12    0.84 ^ _532_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.05    0.89 v _533_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.00    0.89 v done$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           0.89   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.29 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.29 ^ done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00    0.29   clock reconvergence pessimism
   0.05    0.34   library hold time
           0.34   data required time
---------------------------------------------------------
           0.34   data required time
          -0.89   data arrival time
---------------------------------------------------------
           0.55   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2887

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2903

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
5.2536

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
4.8987

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
93.244632

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.56e-03   4.41e-03   2.28e-08   1.30e-02   8.8%
Combinational          7.84e-02   4.95e-02   7.73e-08   1.28e-01  87.3%
Clock                  3.73e-03   1.99e-03   2.09e-07   5.71e-03   3.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.07e-02   5.59e-02   3.09e-07   1.47e-01 100.0%
                          61.9%      38.1%       0.0%
