Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 21 14:58:34 2018
| Host         : CE-2016-2029-0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zycap_icap_ctrl_0_1'

1. Summary
----------

SUCCESS in the conversion of zycap_icap_ctrl_0_1 (shs.ntu:zycap:icap_ctrl:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 21 14:58:34 2018
| Host         : CE-2016-2029-0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zycap_axi_dma_0_0'

1. Summary
----------

SUCCESS in the conversion of zycap_axi_dma_0_0 (xilinx.com:ip:axi_dma:7.1 (Rev. 16)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 21 14:56:54 2018
| Host         : CE-2016-2029-0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zycap_axi_dma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of zycap_axi_dma_0_0 (xilinx.com:ip:axi_dma:7.1) from (Rev. 18) to (Rev. 16)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'c_increase_throughput' is no longer present on the upgraded IP 'zycap_axi_dma_0_0', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_dma:7.1 -user_name zycap_axi_dma_0_0
set_property -dict "\
  CONFIG.AXI_RESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Component_Name {zycap_axi_dma_0_0} \
  CONFIG.MM2S_CNTRL_RESET_OUT_N.POLARITY {ACTIVE_LOW} \
  CONFIG.MM2S_INTROUT.PortWidth {1} \
  CONFIG.MM2S_INTROUT.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.MM2S_PRMRY_RESET_OUT_N.POLARITY {ACTIVE_LOW} \
  CONFIG.M_AXIS_MM2S.CLK_DOMAIN {} \
  CONFIG.M_AXIS_MM2S.FREQ_HZ {100000000} \
  CONFIG.M_AXIS_MM2S.HAS_TKEEP {1} \
  CONFIG.M_AXIS_MM2S.HAS_TLAST {1} \
  CONFIG.M_AXIS_MM2S.HAS_TREADY {1} \
  CONFIG.M_AXIS_MM2S.HAS_TSTRB {0} \
  CONFIG.M_AXIS_MM2S.LAYERED_METADATA {undef} \
  CONFIG.M_AXIS_MM2S.PHASE {0.000} \
  CONFIG.M_AXIS_MM2S.TDATA_NUM_BYTES {4} \
  CONFIG.M_AXIS_MM2S.TDEST_WIDTH {0} \
  CONFIG.M_AXIS_MM2S.TID_WIDTH {0} \
  CONFIG.M_AXIS_MM2S.TUSER_WIDTH {0} \
  CONFIG.M_AXI_MM2S.ADDR_WIDTH {32} \
  CONFIG.M_AXI_MM2S.ARUSER_WIDTH {0} \
  CONFIG.M_AXI_MM2S.AWUSER_WIDTH {0} \
  CONFIG.M_AXI_MM2S.BUSER_WIDTH {0} \
  CONFIG.M_AXI_MM2S.CLK_DOMAIN {} \
  CONFIG.M_AXI_MM2S.DATA_WIDTH {32} \
  CONFIG.M_AXI_MM2S.FREQ_HZ {100000000} \
  CONFIG.M_AXI_MM2S.HAS_BRESP {0} \
  CONFIG.M_AXI_MM2S.HAS_BURST {0} \
  CONFIG.M_AXI_MM2S.HAS_CACHE {0} \
  CONFIG.M_AXI_MM2S.HAS_LOCK {0} \
  CONFIG.M_AXI_MM2S.HAS_PROT {0} \
  CONFIG.M_AXI_MM2S.HAS_QOS {0} \
  CONFIG.M_AXI_MM2S.HAS_REGION {0} \
  CONFIG.M_AXI_MM2S.HAS_RRESP {1} \
  CONFIG.M_AXI_MM2S.HAS_WSTRB {0} \
  CONFIG.M_AXI_MM2S.ID_WIDTH {0} \
  CONFIG.M_AXI_MM2S.MAX_BURST_LENGTH {256} \
  CONFIG.M_AXI_MM2S.NUM_READ_OUTSTANDING {16} \
  CONFIG.M_AXI_MM2S.NUM_READ_THREADS {1} \
  CONFIG.M_AXI_MM2S.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.M_AXI_MM2S.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI_MM2S.PHASE {0.000} \
  CONFIG.M_AXI_MM2S.PROTOCOL {AXI4} \
  CONFIG.M_AXI_MM2S.READ_WRITE_MODE {READ_ONLY} \
  CONFIG.M_AXI_MM2S.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_MM2S.RUSER_WIDTH {0} \
  CONFIG.M_AXI_MM2S.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI_MM2S.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_MM2S.WUSER_WIDTH {0} \
  CONFIG.M_AXI_MM2S_CLK.ASSOCIATED_BUSIF {M_AXI_MM2S:M_AXIS_MM2S:M_AXIS_CNTRL} \
  CONFIG.M_AXI_MM2S_CLK.ASSOCIATED_RESET {mm2s_prmry_reset_out_n:mm2s_cntrl_reset_out_n} \
  CONFIG.M_AXI_MM2S_CLK.CLK_DOMAIN {} \
  CONFIG.M_AXI_MM2S_CLK.FREQ_HZ {100000000} \
  CONFIG.M_AXI_MM2S_CLK.PHASE {0.000} \
  CONFIG.M_AXI_S2MM_CLK.ASSOCIATED_BUSIF {M_AXI_S2MM:S_AXIS_S2MM:S_AXIS_STS} \
  CONFIG.M_AXI_S2MM_CLK.ASSOCIATED_RESET {s2mm_prmry_reset_out_n:s2mm_sts_reset_out_n} \
  CONFIG.M_AXI_S2MM_CLK.CLK_DOMAIN {} \
  CONFIG.M_AXI_S2MM_CLK.FREQ_HZ {100000000} \
  CONFIG.M_AXI_S2MM_CLK.PHASE {0.000} \
  CONFIG.M_AXI_SG_CLK.ASSOCIATED_BUSIF {M_AXI_SG} \
  CONFIG.M_AXI_SG_CLK.ASSOCIATED_RESET {} \
  CONFIG.M_AXI_SG_CLK.CLK_DOMAIN {} \
  CONFIG.M_AXI_SG_CLK.FREQ_HZ {100000000} \
  CONFIG.M_AXI_SG_CLK.PHASE {0.000} \
  CONFIG.S2MM_INTROUT.PortWidth {1} \
  CONFIG.S2MM_INTROUT.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.S2MM_PRMRY_RESET_OUT_N.POLARITY {ACTIVE_LOW} \
  CONFIG.S2MM_STS_RESET_OUT_N.POLARITY {ACTIVE_LOW} \
  CONFIG.S_AXI_LITE.ADDR_WIDTH {10} \
  CONFIG.S_AXI_LITE.ARUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.AWUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.BUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.CLK_DOMAIN {} \
  CONFIG.S_AXI_LITE.DATA_WIDTH {32} \
  CONFIG.S_AXI_LITE.FREQ_HZ {100000000} \
  CONFIG.S_AXI_LITE.HAS_BRESP {1} \
  CONFIG.S_AXI_LITE.HAS_BURST {0} \
  CONFIG.S_AXI_LITE.HAS_CACHE {0} \
  CONFIG.S_AXI_LITE.HAS_LOCK {0} \
  CONFIG.S_AXI_LITE.HAS_PROT {0} \
  CONFIG.S_AXI_LITE.HAS_QOS {0} \
  CONFIG.S_AXI_LITE.HAS_REGION {0} \
  CONFIG.S_AXI_LITE.HAS_RRESP {1} \
  CONFIG.S_AXI_LITE.HAS_WSTRB {0} \
  CONFIG.S_AXI_LITE.ID_WIDTH {0} \
  CONFIG.S_AXI_LITE.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI_LITE.NUM_READ_OUTSTANDING {1} \
  CONFIG.S_AXI_LITE.NUM_READ_THREADS {1} \
  CONFIG.S_AXI_LITE.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S_AXI_LITE.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI_LITE.PHASE {0.000} \
  CONFIG.S_AXI_LITE.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI_LITE.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI_LITE.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_LITE.RUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI_LITE.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_LITE.WUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE_ACLK.ASSOCIATED_BUSIF {S_AXI_LITE:M_AXI} \
  CONFIG.S_AXI_LITE_ACLK.ASSOCIATED_RESET {axi_resetn} \
  CONFIG.S_AXI_LITE_ACLK.CLK_DOMAIN {} \
  CONFIG.S_AXI_LITE_ACLK.FREQ_HZ {100000000} \
  CONFIG.S_AXI_LITE_ACLK.PHASE {0.000} \
  CONFIG.c_addr_width {32} \
  CONFIG.c_dlytmr_resolution {125} \
  CONFIG.c_enable_multi_channel {0} \
  CONFIG.c_include_mm2s {1} \
  CONFIG.c_include_mm2s_dre {0} \
  CONFIG.c_include_mm2s_sf {1} \
  CONFIG.c_include_s2mm {0} \
  CONFIG.c_include_s2mm_dre {0} \
  CONFIG.c_include_s2mm_sf {1} \
  CONFIG.c_include_sg {0} \
  CONFIG.c_m_axi_mm2s_data_width {32} \
  CONFIG.c_m_axi_s2mm_data_width {32} \
  CONFIG.c_m_axis_mm2s_tdata_width {32} \
  CONFIG.c_micro_dma {0} \
  CONFIG.c_mm2s_burst_size {256} \
  CONFIG.c_num_mm2s_channels {1} \
  CONFIG.c_num_s2mm_channels {1} \
  CONFIG.c_prmry_is_aclk_async {0} \
  CONFIG.c_s2mm_burst_size {16} \
  CONFIG.c_s_axis_s2mm_tdata_width {32} \
  CONFIG.c_sg_include_stscntrl_strm {0} \
  CONFIG.c_sg_length_width {23} \
  CONFIG.c_sg_use_stsapp_length {0} \
  CONFIG.c_single_interface {0} " [get_ips zycap_axi_dma_0_0]


