// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/09/2024 02:02:49"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pbl (
	start_stop,
	pg,
	ch,
	cq,
	hh_load,
	clock_50mhz,
	m,
	ve,
	al,
	Nal,
	ev,
	mef_estado,
	Nout_7seg,
	Nac_7segmentos,
	op_c_deboucing,
	op_deboucing,
	test_buffer_secundario,
	test_load_input,
	test_buffer_entrada_aux_secundario_in_aux,
	test_buffer_secundario_aux,
	test_buffer_entrada_aux_secundario_in,
	test_buffer_entrada_aux_secundario_out,
	test_load_reg,
	test_comparator_aux);
input 	start_stop;
input 	pg;
input 	ch;
input 	cq;
input 	hh_load;
input 	clock_50mhz;
output 	m;
output 	ve;
output 	al;
output 	Nal;
output 	ev;
output 	[1:0] mef_estado;
output 	[7:0] Nout_7seg;
output 	[3:0] Nac_7segmentos;
input 	op_c_deboucing;
input 	op_deboucing;
output 	[6:0] test_buffer_secundario;
output 	test_load_input;
output 	[6:0] test_buffer_entrada_aux_secundario_in_aux;
output 	[6:0] test_buffer_secundario_aux;
output 	[6:0] test_buffer_entrada_aux_secundario_in;
output 	[6:0] test_buffer_entrada_aux_secundario_out;
output 	test_load_reg;
output 	test_comparator_aux;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock_50mhz~combout ;
wire \divisor_f|ff_1|q~regout ;
wire \contador_duzias|ff_4|q~regout ;
wire \pg~combout ;
wire \ch~combout ;
wire \start_stop~combout ;
wire \mef_1|jk_1|q~regout ;
wire \mef_1|jk_2|q~0_combout ;
wire \mef_1|jk_2|q~regout ;
wire \mef_1|gate_11|WideAnd0~combout ;
wire \mef_1|gate_9|WideAnd0~combout ;
wire \mef_1|gate_8|S~0_combout ;
wire \mef_1|gate_8|S~1_combout ;
wire \contador_dezenas_duzias|ff_2|q~regout ;
wire \gate_2|S~combout ;
wire \contador_dezenas_duzias|ff_4|q~regout ;
wire \codificador_garrafas_1|gate_4|S~combout ;
wire \op_deboucing~combout ;
wire \registrador_2|ff_1|q~regout ;
wire \registrador_2|ff_2|q~regout ;
wire \registrador_1|ff_7|q~regout ;
wire \registrador_2|ff_7|q~regout ;
wire \registrador_1|ff_6|q~regout ;
wire \registrador_2|ff_6|q~regout ;
wire \comb~2 ;
wire \comb~3 ;
wire \contador_1_buffer_secundario|ff_4|q~0_combout ;
wire \contador_1_buffer_secundario|ff_4|q~regout ;
wire \registrador_1|ff_4|q~regout ;
wire \registrador_2|ff_4|q~regout ;
wire \registrador_2|ff_5|q~regout ;
wire \registrador_1|ff_5|q~regout ;
wire \mux_12|OUT~combout ;
wire \load_aux[1]~0 ;
wire \pulsador_2|ff_1|q~regout ;
wire \pulsador_2|ff_1|nq~regout ;
wire \load_aux[1]~1 ;
wire \pulsador_2|Pulse~combout ;
wire \contador_3_buffer_secundario_operador|ff_1|q~regout ;
wire \contador_3_buffer_secundario_operador|ff_2|q~regout ;
wire \contador_3_buffer_secundario_operador|ff_3|q~regout ;
wire \contador_3_buffer_secundario_operador|ff_7|q~1_combout ;
wire \contador_3_buffer_secundario_operador|ff_4|q~regout ;
wire \contador_3_buffer_secundario_operador|ff_5|q~regout ;
wire \contador_3_buffer_secundario_operador|ff_6|q~regout ;
wire \contador_3_buffer_secundario_operador|ff_7|q~0_combout ;
wire \contador_3_buffer_secundario_operador|ff_7|q~regout ;
wire \ff_2|q~0_combout ;
wire \ff_2|q~regout ;
wire \contador_1_buffer_secundario|ff_2|q~regout ;
wire \contador_1_buffer_secundario|ff_3|q~regout ;
wire \contador_1_buffer_secundario|ff_5|q~0_combout ;
wire \contador_1_buffer_secundario|ff_5|q~regout ;
wire \contador_1_buffer_secundario|ff_6|q~regout ;
wire \registrador_1|ff_2|q~regout ;
wire \contador_1_buffer_secundario|ff_7|q~regout ;
wire \registrador_1|ff_1|q~regout ;
wire \comparador_1|comparador_5|gate_1|WideAnd0~0 ;
wire \comb~0 ;
wire \registrador_1|ff_3|q~regout ;
wire \registrador_2|ff_3|q~regout ;
wire \comparador_1|comparador_3|gate_4|S~0_combout ;
wire \comb~1 ;
wire \comb~4 ;
wire WideAnd0;
wire \pulsador_1|ff_1|q~regout ;
wire \pulsador_1|ff_1|nq~regout ;
wire \pulsador_1|Pulse~combout ;
wire \contador_2_buffer_secundario_controle_min_rolhas|ff_1|q~regout ;
wire \contador_2_buffer_secundario_controle_min_rolhas|ff_2|q~regout ;
wire \contador_2_buffer_secundario_controle_min_rolhas|ff_3|q~regout ;
wire \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1_combout ;
wire \contador_2_buffer_secundario_controle_min_rolhas|ff_4|q~regout ;
wire \contador_2_buffer_secundario_controle_min_rolhas|ff_5|q~regout ;
wire \contador_2_buffer_secundario_controle_min_rolhas|ff_6|q~regout ;
wire \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~0_combout ;
wire \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~regout ;
wire \ff_1|q~0_combout ;
wire \ff_1|q~regout ;
wire \contador_1_buffer_secundario|ff_1|q~regout ;
wire \mux_14|NSEL_and_A ;
wire \mux_13|NSEL_and_A ;
wire \mux_11|NSEL_and_A~0 ;
wire \mux_10|OUT ;
wire \mux_9|NSEL_and_A ;
wire \mux_8|NSEL_and_A ;
wire \load_reg~0_combout ;
wire \comb~5_combout ;


// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clock_50mhz~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clock_50mhz~combout ),
	.padio(clock_50mhz));
// synopsys translate_off
defparam \clock_50mhz~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxii_lcell \divisor_f|ff_1|q (
// Equation(s):
// \divisor_f|ff_1|q~regout  = DFFEAS((((!\divisor_f|ff_1|q~regout ))), !\clock_50mhz~combout , VCC, , , , , , )

	.clk(!\clock_50mhz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\divisor_f|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\divisor_f|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \divisor_f|ff_1|q .lut_mask = "0f0f";
defparam \divisor_f|ff_1|q .operation_mode = "normal";
defparam \divisor_f|ff_1|q .output_mode = "reg_only";
defparam \divisor_f|ff_1|q .register_cascade_mode = "off";
defparam \divisor_f|ff_1|q .sum_lutc_input = "datac";
defparam \divisor_f|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxii_lcell \contador_duzias|ff_4|q (
// Equation(s):
// \contador_duzias|ff_4|q~regout  = DFFEAS(VCC, !GLOBAL(\divisor_f|ff_1|q~regout ), \contador_duzias|ff_4|q~regout , , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\contador_duzias|ff_4|q~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_duzias|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_duzias|ff_4|q .lut_mask = "ffff";
defparam \contador_duzias|ff_4|q .operation_mode = "normal";
defparam \contador_duzias|ff_4|q .output_mode = "reg_only";
defparam \contador_duzias|ff_4|q .register_cascade_mode = "off";
defparam \contador_duzias|ff_4|q .sum_lutc_input = "datac";
defparam \contador_duzias|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \pg~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\pg~combout ),
	.padio(pg));
// synopsys translate_off
defparam \pg~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch~combout ),
	.padio(ch));
// synopsys translate_off
defparam \ch~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \start_stop~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\start_stop~combout ),
	.padio(start_stop));
// synopsys translate_off
defparam \start_stop~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \mef_1|jk_1|q (
// Equation(s):
// \mef_1|jk_1|q~regout  = DFFEAS((\mef_1|jk_1|q~regout  & (((!\start_stop~combout ) # (!\mef_1|jk_2|q~regout )))) # (!\mef_1|jk_1|q~regout  & (\ch~combout  & (\mef_1|jk_2|q~regout  & \start_stop~combout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , 
// , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\ch~combout ),
	.datab(\mef_1|jk_1|q~regout ),
	.datac(\mef_1|jk_2|q~regout ),
	.datad(\start_stop~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mef_1|jk_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_1|q .lut_mask = "2ccc";
defparam \mef_1|jk_1|q .operation_mode = "normal";
defparam \mef_1|jk_1|q .output_mode = "reg_only";
defparam \mef_1|jk_1|q .register_cascade_mode = "off";
defparam \mef_1|jk_1|q .sum_lutc_input = "datac";
defparam \mef_1|jk_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxii_lcell \mef_1|jk_2|q~0 (
// Equation(s):
// \mef_1|jk_2|q~0_combout  = (\start_stop~combout  & ((\mef_1|jk_2|q~regout ) # ((\pg~combout  & \contador_duzias|ff_4|q~regout ))))

	.clk(gnd),
	.dataa(\pg~combout ),
	.datab(\contador_duzias|ff_4|q~regout ),
	.datac(\mef_1|jk_2|q~regout ),
	.datad(\start_stop~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|jk_2|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_2|q~0 .lut_mask = "f800";
defparam \mef_1|jk_2|q~0 .operation_mode = "normal";
defparam \mef_1|jk_2|q~0 .output_mode = "comb_only";
defparam \mef_1|jk_2|q~0 .register_cascade_mode = "off";
defparam \mef_1|jk_2|q~0 .sum_lutc_input = "datac";
defparam \mef_1|jk_2|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxii_lcell \mef_1|jk_2|q (
// Equation(s):
// \mef_1|jk_2|q~regout  = DFFEAS((\mef_1|jk_2|q~0_combout  & (!\mef_1|jk_1|q~regout  & ((!\mef_1|jk_2|q~regout ) # (!\ch~combout )))) # (!\mef_1|jk_2|q~0_combout  & (((\mef_1|jk_2|q~regout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\ch~combout ),
	.datab(\mef_1|jk_1|q~regout ),
	.datac(\mef_1|jk_2|q~regout ),
	.datad(\mef_1|jk_2|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mef_1|jk_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_2|q .lut_mask = "13f0";
defparam \mef_1|jk_2|q .operation_mode = "normal";
defparam \mef_1|jk_2|q .output_mode = "reg_only";
defparam \mef_1|jk_2|q .register_cascade_mode = "off";
defparam \mef_1|jk_2|q .sum_lutc_input = "datac";
defparam \mef_1|jk_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxii_lcell \mef_1|gate_11|WideAnd0 (
// Equation(s):
// \mef_1|gate_11|WideAnd0~combout  = (\contador_duzias|ff_4|q~regout  & (!\pg~combout  & (!\mef_1|jk_2|q~regout  & !\mef_1|jk_1|q~regout )))

	.clk(gnd),
	.dataa(\contador_duzias|ff_4|q~regout ),
	.datab(\pg~combout ),
	.datac(\mef_1|jk_2|q~regout ),
	.datad(\mef_1|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_11|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_11|WideAnd0 .lut_mask = "0002";
defparam \mef_1|gate_11|WideAnd0 .operation_mode = "normal";
defparam \mef_1|gate_11|WideAnd0 .output_mode = "comb_only";
defparam \mef_1|gate_11|WideAnd0 .register_cascade_mode = "off";
defparam \mef_1|gate_11|WideAnd0 .sum_lutc_input = "datac";
defparam \mef_1|gate_11|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \mef_1|gate_9|WideAnd0 (
// Equation(s):
// \mef_1|gate_9|WideAnd0~combout  = (((!\mef_1|jk_2|q~regout  & \mef_1|jk_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\mef_1|jk_2|q~regout ),
	.datad(\mef_1|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_9|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_9|WideAnd0 .lut_mask = "0f00";
defparam \mef_1|gate_9|WideAnd0 .operation_mode = "normal";
defparam \mef_1|gate_9|WideAnd0 .output_mode = "comb_only";
defparam \mef_1|gate_9|WideAnd0 .register_cascade_mode = "off";
defparam \mef_1|gate_9|WideAnd0 .sum_lutc_input = "datac";
defparam \mef_1|gate_9|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxii_lcell \mef_1|gate_8|S~0 (
// Equation(s):
// \mef_1|gate_8|S~0_combout  = (\mef_1|jk_2|q~regout  & (((!\ch~combout )))) # (!\mef_1|jk_2|q~regout  & (\pg~combout  & ((\contador_duzias|ff_4|q~regout ))))

	.clk(gnd),
	.dataa(\mef_1|jk_2|q~regout ),
	.datab(\pg~combout ),
	.datac(\ch~combout ),
	.datad(\contador_duzias|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_8|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_8|S~0 .lut_mask = "4e0a";
defparam \mef_1|gate_8|S~0 .operation_mode = "normal";
defparam \mef_1|gate_8|S~0 .output_mode = "comb_only";
defparam \mef_1|gate_8|S~0 .register_cascade_mode = "off";
defparam \mef_1|gate_8|S~0 .sum_lutc_input = "datac";
defparam \mef_1|gate_8|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \mef_1|gate_8|S~1 (
// Equation(s):
// \mef_1|gate_8|S~1_combout  = (((\mef_1|gate_8|S~0_combout  & !\mef_1|jk_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\mef_1|gate_8|S~0_combout ),
	.datad(\mef_1|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_8|S~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_8|S~1 .lut_mask = "00f0";
defparam \mef_1|gate_8|S~1 .operation_mode = "normal";
defparam \mef_1|gate_8|S~1 .output_mode = "comb_only";
defparam \mef_1|gate_8|S~1 .register_cascade_mode = "off";
defparam \mef_1|gate_8|S~1 .sum_lutc_input = "datac";
defparam \mef_1|gate_8|S~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N6
maxii_lcell \contador_dezenas_duzias|ff_2|q (
// Equation(s):
// \contador_dezenas_duzias|ff_2|q~regout  = DFFEAS(GND, GND, VCC, , , \contador_dezenas_duzias|ff_2|q~regout , GLOBAL(\gate_2|S~combout ), , )

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_dezenas_duzias|ff_2|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(\gate_2|S~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_dezenas_duzias|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_dezenas_duzias|ff_2|q .lut_mask = "0000";
defparam \contador_dezenas_duzias|ff_2|q .operation_mode = "normal";
defparam \contador_dezenas_duzias|ff_2|q .output_mode = "reg_only";
defparam \contador_dezenas_duzias|ff_2|q .register_cascade_mode = "off";
defparam \contador_dezenas_duzias|ff_2|q .sum_lutc_input = "datac";
defparam \contador_dezenas_duzias|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N9
maxii_lcell \gate_2|S (
// Equation(s):
// \gate_2|S~combout  = ((\start_stop~combout ) # ((\contador_dezenas_duzias|ff_4|q~regout  & \contador_dezenas_duzias|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_dezenas_duzias|ff_4|q~regout ),
	.datac(\contador_dezenas_duzias|ff_2|q~regout ),
	.datad(\start_stop~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gate_2|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gate_2|S .lut_mask = "ffc0";
defparam \gate_2|S .operation_mode = "normal";
defparam \gate_2|S .output_mode = "comb_only";
defparam \gate_2|S .register_cascade_mode = "off";
defparam \gate_2|S .sum_lutc_input = "datac";
defparam \gate_2|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \contador_dezenas_duzias|ff_4|q (
// Equation(s):
// \contador_dezenas_duzias|ff_4|q~regout  = DFFEAS((((\contador_dezenas_duzias|ff_4|q~regout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , \contador_dezenas_duzias|ff_4|q~regout , GLOBAL(\gate_2|S~combout ), , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_dezenas_duzias|ff_4|q~regout ),
	.datad(\contador_dezenas_duzias|ff_4|q~regout ),
	.aclr(gnd),
	.aload(\gate_2|S~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_dezenas_duzias|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_dezenas_duzias|ff_4|q .lut_mask = "ff00";
defparam \contador_dezenas_duzias|ff_4|q .operation_mode = "normal";
defparam \contador_dezenas_duzias|ff_4|q .output_mode = "reg_only";
defparam \contador_dezenas_duzias|ff_4|q .register_cascade_mode = "off";
defparam \contador_dezenas_duzias|ff_4|q .sum_lutc_input = "datac";
defparam \contador_dezenas_duzias|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N5
maxii_lcell \codificador_garrafas_1|gate_4|S (
// Equation(s):
// \codificador_garrafas_1|gate_4|S~combout  = (((\contador_dezenas_duzias|ff_4|q~regout  & \contador_dezenas_duzias|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_dezenas_duzias|ff_4|q~regout ),
	.datad(\contador_dezenas_duzias|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\codificador_garrafas_1|gate_4|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \codificador_garrafas_1|gate_4|S .lut_mask = "f000";
defparam \codificador_garrafas_1|gate_4|S .operation_mode = "normal";
defparam \codificador_garrafas_1|gate_4|S .output_mode = "comb_only";
defparam \codificador_garrafas_1|gate_4|S .register_cascade_mode = "off";
defparam \codificador_garrafas_1|gate_4|S .sum_lutc_input = "datac";
defparam \codificador_garrafas_1|gate_4|S .synch_mode = "off";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \op_deboucing~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\op_deboucing~combout ),
	.padio(op_deboucing));
// synopsys translate_off
defparam \op_deboucing~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \registrador_2|ff_1|q (
// Equation(s):
// \mux_8|NSEL_and_A  = ((!\op_deboucing~combout  & (\registrador_1|ff_1|q~regout )))
// \registrador_2|ff_1|q~regout  = DFFEAS(\mux_8|NSEL_and_A , GLOBAL(\pulsador_1|Pulse~combout ), VCC, , , , , , )

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(vcc),
	.datab(\op_deboucing~combout ),
	.datac(\registrador_1|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|NSEL_and_A ),
	.regout(\registrador_2|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_1|q .lut_mask = "3030";
defparam \registrador_2|ff_1|q .operation_mode = "normal";
defparam \registrador_2|ff_1|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_1|q .register_cascade_mode = "off";
defparam \registrador_2|ff_1|q .sum_lutc_input = "datac";
defparam \registrador_2|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \registrador_2|ff_2|q (
// Equation(s):
// \mux_9|NSEL_and_A  = ((!\op_deboucing~combout  & ((\registrador_1|ff_2|q~regout ))))
// \registrador_2|ff_2|q~regout  = DFFEAS(\mux_9|NSEL_and_A , GLOBAL(\pulsador_1|Pulse~combout ), VCC, , , , , , )

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(vcc),
	.datab(\op_deboucing~combout ),
	.datac(vcc),
	.datad(\registrador_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_9|NSEL_and_A ),
	.regout(\registrador_2|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_2|q .lut_mask = "3300";
defparam \registrador_2|ff_2|q .operation_mode = "normal";
defparam \registrador_2|ff_2|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_2|q .register_cascade_mode = "off";
defparam \registrador_2|ff_2|q .sum_lutc_input = "datac";
defparam \registrador_2|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxii_lcell \registrador_1|ff_7|q (
// Equation(s):
// \registrador_1|ff_7|q~regout  = DFFEAS((((\contador_1_buffer_secundario|ff_1|q~regout ))), GLOBAL(\pulsador_1|Pulse~combout ), VCC, , , , , , )

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_1_buffer_secundario|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\registrador_1|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_7|q .lut_mask = "ff00";
defparam \registrador_1|ff_7|q .operation_mode = "normal";
defparam \registrador_1|ff_7|q .output_mode = "reg_only";
defparam \registrador_1|ff_7|q .register_cascade_mode = "off";
defparam \registrador_1|ff_7|q .sum_lutc_input = "datac";
defparam \registrador_1|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxii_lcell \registrador_2|ff_7|q (
// Equation(s):
// \mux_14|NSEL_and_A  = ((\registrador_1|ff_7|q~regout  & (!\op_deboucing~combout )))
// \registrador_2|ff_7|q~regout  = DFFEAS(\mux_14|NSEL_and_A , GLOBAL(\pulsador_1|Pulse~combout ), VCC, , , , , , )

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(vcc),
	.datab(\registrador_1|ff_7|q~regout ),
	.datac(\op_deboucing~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_14|NSEL_and_A ),
	.regout(\registrador_2|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_7|q .lut_mask = "0c0c";
defparam \registrador_2|ff_7|q .operation_mode = "normal";
defparam \registrador_2|ff_7|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_7|q .register_cascade_mode = "off";
defparam \registrador_2|ff_7|q .sum_lutc_input = "datac";
defparam \registrador_2|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxii_lcell \registrador_1|ff_6|q (
// Equation(s):
// \comb~2  = (\registrador_2|ff_6|q~regout  & (Q6_q & ((\registrador_1|ff_7|q~regout ) # (!\registrador_2|ff_7|q~regout )))) # (!\registrador_2|ff_6|q~regout  & ((\registrador_1|ff_7|q~regout ) # ((Q6_q) # (!\registrador_2|ff_7|q~regout ))))
// \registrador_1|ff_6|q~regout  = DFFEAS(\comb~2 , GLOBAL(\pulsador_1|Pulse~combout ), VCC, , , \contador_1_buffer_secundario|ff_2|q~regout , , , VCC)

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(\registrador_2|ff_6|q~regout ),
	.datab(\registrador_1|ff_7|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(\registrador_2|ff_7|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb~2 ),
	.regout(\registrador_1|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_6|q .lut_mask = "d4f5";
defparam \registrador_1|ff_6|q .operation_mode = "normal";
defparam \registrador_1|ff_6|q .output_mode = "reg_and_comb";
defparam \registrador_1|ff_6|q .register_cascade_mode = "off";
defparam \registrador_1|ff_6|q .sum_lutc_input = "qfbk";
defparam \registrador_1|ff_6|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \registrador_2|ff_6|q (
// Equation(s):
// \mux_13|NSEL_and_A  = (\registrador_1|ff_6|q~regout  & (((!\op_deboucing~combout ))))
// \registrador_2|ff_6|q~regout  = DFFEAS(\mux_13|NSEL_and_A , GLOBAL(\pulsador_1|Pulse~combout ), VCC, , , , , , )

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(\registrador_1|ff_6|q~regout ),
	.datab(vcc),
	.datac(\op_deboucing~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_13|NSEL_and_A ),
	.regout(\registrador_2|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_6|q .lut_mask = "0a0a";
defparam \registrador_2|ff_6|q .operation_mode = "normal";
defparam \registrador_2|ff_6|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_6|q .register_cascade_mode = "off";
defparam \registrador_2|ff_6|q .sum_lutc_input = "datac";
defparam \registrador_2|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxii_lcell \registrador_1|ff_5|q (
// Equation(s):
// \comb~3  = ((\registrador_2|ff_5|q~regout  & (Q5_q & \comb~2 )) # (!\registrador_2|ff_5|q~regout  & ((Q5_q) # (\comb~2 ))))
// \registrador_1|ff_5|q~regout  = DFFEAS(\comb~3 , GLOBAL(\pulsador_1|Pulse~combout ), VCC, , , \contador_1_buffer_secundario|ff_3|q~regout , , , VCC)

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(vcc),
	.datab(\registrador_2|ff_5|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datad(\comb~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb~3 ),
	.regout(\registrador_1|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_5|q .lut_mask = "f330";
defparam \registrador_1|ff_5|q .operation_mode = "normal";
defparam \registrador_1|ff_5|q .output_mode = "reg_and_comb";
defparam \registrador_1|ff_5|q .register_cascade_mode = "off";
defparam \registrador_1|ff_5|q .sum_lutc_input = "qfbk";
defparam \registrador_1|ff_5|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxii_lcell \contador_1_buffer_secundario|ff_4|q~0 (
// Equation(s):
// \contador_1_buffer_secundario|ff_4|q~0_combout  = ((\ff_2|q~regout  & (\ff_1|q~regout  & \contador_1_buffer_secundario|ff_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ff_2|q~regout ),
	.datac(\ff_1|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|ff_4|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_4|q~0 .lut_mask = "c000";
defparam \contador_1_buffer_secundario|ff_4|q~0 .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_4|q~0 .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|ff_4|q~0 .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_4|q~0 .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_4|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \contador_1_buffer_secundario|ff_4|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_4|q~regout  = DFFEAS(\contador_1_buffer_secundario|ff_4|q~regout  $ (((\contador_1_buffer_secundario|ff_3|q~regout  & (\contador_1_buffer_secundario|ff_4|q~0_combout  & \contador_1_buffer_secundario|ff_2|q~regout )))), 
// !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_4|q~0_combout ),
	.datad(\contador_1_buffer_secundario|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_4|q .lut_mask = "6ccc";
defparam \contador_1_buffer_secundario|ff_4|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_4|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_4|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_4|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \registrador_1|ff_4|q (
// Equation(s):
// \comb~4  = (\comparador_1|comparador_5|gate_1|WideAnd0~0  & ((\registrador_2|ff_4|q~regout  & (\comb~3  & Q4_q)) # (!\registrador_2|ff_4|q~regout  & ((\comb~3 ) # (Q4_q)))))
// \registrador_1|ff_4|q~regout  = DFFEAS(\comb~4 , GLOBAL(\pulsador_1|Pulse~combout ), VCC, , , \contador_1_buffer_secundario|ff_4|q~regout , , , VCC)

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(\registrador_2|ff_4|q~regout ),
	.datab(\comb~3 ),
	.datac(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datad(\comparador_1|comparador_5|gate_1|WideAnd0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb~4 ),
	.regout(\registrador_1|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_4|q .lut_mask = "d400";
defparam \registrador_1|ff_4|q .operation_mode = "normal";
defparam \registrador_1|ff_4|q .output_mode = "reg_and_comb";
defparam \registrador_1|ff_4|q .register_cascade_mode = "off";
defparam \registrador_1|ff_4|q .sum_lutc_input = "qfbk";
defparam \registrador_1|ff_4|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \registrador_2|ff_4|q (
// Equation(s):
// \mux_11|NSEL_and_A~0  = (\registrador_1|ff_4|q~regout  & (((!\op_deboucing~combout ))))
// \registrador_2|ff_4|q~regout  = DFFEAS(\mux_11|NSEL_and_A~0 , GLOBAL(\pulsador_1|Pulse~combout ), VCC, , , , , , )

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(\registrador_1|ff_4|q~regout ),
	.datab(vcc),
	.datac(\op_deboucing~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_11|NSEL_and_A~0 ),
	.regout(\registrador_2|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_4|q .lut_mask = "0a0a";
defparam \registrador_2|ff_4|q .operation_mode = "normal";
defparam \registrador_2|ff_4|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_4|q .register_cascade_mode = "off";
defparam \registrador_2|ff_4|q .sum_lutc_input = "datac";
defparam \registrador_2|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \registrador_2|ff_5|q (
// Equation(s):
// \load_aux[1]~0  = ((!\registrador_2|ff_3|q~regout  & (!Q12_q & !\registrador_2|ff_4|q~regout )))
// \registrador_2|ff_5|q~regout  = DFFEAS(\load_aux[1]~0 , GLOBAL(\pulsador_1|Pulse~combout ), VCC, , , \mux_12|OUT~combout , , , VCC)

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(vcc),
	.datab(\registrador_2|ff_3|q~regout ),
	.datac(\mux_12|OUT~combout ),
	.datad(\registrador_2|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\load_aux[1]~0 ),
	.regout(\registrador_2|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_5|q .lut_mask = "0003";
defparam \registrador_2|ff_5|q .operation_mode = "normal";
defparam \registrador_2|ff_5|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_5|q .register_cascade_mode = "off";
defparam \registrador_2|ff_5|q .sum_lutc_input = "qfbk";
defparam \registrador_2|ff_5|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \mux_12|OUT (
// Equation(s):
// \mux_12|OUT~combout  = ((\op_deboucing~combout ) # ((\registrador_1|ff_5|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\op_deboucing~combout ),
	.datac(vcc),
	.datad(\registrador_1|ff_5|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_12|OUT~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_12|OUT .lut_mask = "ffcc";
defparam \mux_12|OUT .operation_mode = "normal";
defparam \mux_12|OUT .output_mode = "comb_only";
defparam \mux_12|OUT .register_cascade_mode = "off";
defparam \mux_12|OUT .sum_lutc_input = "datac";
defparam \mux_12|OUT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \pulsador_2|ff_1|q (
// Equation(s):
// \load_aux[1]~1  = (!\op_deboucing~combout  & (((\load_aux[1]~0 ) # (!\registrador_2|ff_2|q~regout )) # (!\registrador_2|ff_1|q~regout )))
// \pulsador_2|ff_1|q~regout  = DFFEAS(\load_aux[1]~1 , GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\registrador_2|ff_1|q~regout ),
	.datab(\registrador_2|ff_2|q~regout ),
	.datac(\op_deboucing~combout ),
	.datad(\load_aux[1]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\load_aux[1]~1 ),
	.regout(\pulsador_2|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pulsador_2|ff_1|q .lut_mask = "0f07";
defparam \pulsador_2|ff_1|q .operation_mode = "normal";
defparam \pulsador_2|ff_1|q .output_mode = "reg_and_comb";
defparam \pulsador_2|ff_1|q .register_cascade_mode = "off";
defparam \pulsador_2|ff_1|q .sum_lutc_input = "datac";
defparam \pulsador_2|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \pulsador_2|ff_1|nq (
// Equation(s):
// \pulsador_2|ff_1|nq~regout  = DFFEAS((((!\pulsador_2|ff_1|q~regout ))), GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pulsador_2|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pulsador_2|ff_1|nq~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pulsador_2|ff_1|nq .lut_mask = "0f0f";
defparam \pulsador_2|ff_1|nq .operation_mode = "normal";
defparam \pulsador_2|ff_1|nq .output_mode = "reg_only";
defparam \pulsador_2|ff_1|nq .register_cascade_mode = "off";
defparam \pulsador_2|ff_1|nq .sum_lutc_input = "datac";
defparam \pulsador_2|ff_1|nq .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \pulsador_2|Pulse (
// Equation(s):
// \pulsador_2|Pulse~combout  = LCELL((((\pulsador_2|ff_1|nq~regout  & \load_aux[1]~1 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pulsador_2|ff_1|nq~regout ),
	.datad(\load_aux[1]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pulsador_2|Pulse~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pulsador_2|Pulse .lut_mask = "f000";
defparam \pulsador_2|Pulse .operation_mode = "normal";
defparam \pulsador_2|Pulse .output_mode = "comb_only";
defparam \pulsador_2|Pulse .register_cascade_mode = "off";
defparam \pulsador_2|Pulse .sum_lutc_input = "datac";
defparam \pulsador_2|Pulse .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \contador_3_buffer_secundario_operador|ff_1|q (
// Equation(s):
// \contador_3_buffer_secundario_operador|ff_1|q~regout  = DFFEAS(((\ff_2|q~regout  $ (\contador_3_buffer_secundario_operador|ff_1|q~regout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ff_2|q~regout ),
	.datad(\contador_3_buffer_secundario_operador|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_3_buffer_secundario_operador|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_operador|ff_1|q .lut_mask = "0ff0";
defparam \contador_3_buffer_secundario_operador|ff_1|q .operation_mode = "normal";
defparam \contador_3_buffer_secundario_operador|ff_1|q .output_mode = "reg_only";
defparam \contador_3_buffer_secundario_operador|ff_1|q .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_operador|ff_1|q .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_operador|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \contador_3_buffer_secundario_operador|ff_2|q (
// Equation(s):
// \contador_3_buffer_secundario_operador|ff_2|q~regout  = DFFEAS((\contador_3_buffer_secundario_operador|ff_2|q~regout  $ (((\ff_2|q~regout  & !\contador_3_buffer_secundario_operador|ff_1|q~regout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\ff_2|q~regout ),
	.datac(\contador_3_buffer_secundario_operador|ff_2|q~regout ),
	.datad(\contador_3_buffer_secundario_operador|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_3_buffer_secundario_operador|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_operador|ff_2|q .lut_mask = "f03c";
defparam \contador_3_buffer_secundario_operador|ff_2|q .operation_mode = "normal";
defparam \contador_3_buffer_secundario_operador|ff_2|q .output_mode = "reg_only";
defparam \contador_3_buffer_secundario_operador|ff_2|q .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_operador|ff_2|q .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_operador|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \contador_3_buffer_secundario_operador|ff_3|q (
// Equation(s):
// \contador_3_buffer_secundario_operador|ff_3|q~regout  = DFFEAS(\contador_3_buffer_secundario_operador|ff_3|q~regout  $ (((\ff_2|q~regout  & (!\contador_3_buffer_secundario_operador|ff_1|q~regout  & !\contador_3_buffer_secundario_operador|ff_2|q~regout 
// )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\ff_2|q~regout ),
	.datab(\contador_3_buffer_secundario_operador|ff_1|q~regout ),
	.datac(\contador_3_buffer_secundario_operador|ff_2|q~regout ),
	.datad(\contador_3_buffer_secundario_operador|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_3_buffer_secundario_operador|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_operador|ff_3|q .lut_mask = "fd02";
defparam \contador_3_buffer_secundario_operador|ff_3|q .operation_mode = "normal";
defparam \contador_3_buffer_secundario_operador|ff_3|q .output_mode = "reg_only";
defparam \contador_3_buffer_secundario_operador|ff_3|q .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_operador|ff_3|q .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_operador|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \contador_3_buffer_secundario_operador|ff_7|q~1 (
// Equation(s):
// \contador_3_buffer_secundario_operador|ff_7|q~1_combout  = (!\contador_3_buffer_secundario_operador|ff_3|q~regout  & (!\contador_3_buffer_secundario_operador|ff_2|q~regout  & (\ff_2|q~regout  & !\contador_3_buffer_secundario_operador|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\contador_3_buffer_secundario_operador|ff_3|q~regout ),
	.datab(\contador_3_buffer_secundario_operador|ff_2|q~regout ),
	.datac(\ff_2|q~regout ),
	.datad(\contador_3_buffer_secundario_operador|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_operador|ff_7|q~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_operador|ff_7|q~1 .lut_mask = "0010";
defparam \contador_3_buffer_secundario_operador|ff_7|q~1 .operation_mode = "normal";
defparam \contador_3_buffer_secundario_operador|ff_7|q~1 .output_mode = "comb_only";
defparam \contador_3_buffer_secundario_operador|ff_7|q~1 .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_operador|ff_7|q~1 .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_operador|ff_7|q~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \contador_3_buffer_secundario_operador|ff_4|q (
// Equation(s):
// \contador_3_buffer_secundario_operador|ff_4|q~regout  = DFFEAS(\contador_3_buffer_secundario_operador|ff_4|q~regout  $ ((((\contador_3_buffer_secundario_operador|ff_7|q~1_combout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_3_buffer_secundario_operador|ff_4|q~regout ),
	.datab(vcc),
	.datac(\contador_3_buffer_secundario_operador|ff_7|q~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_3_buffer_secundario_operador|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_operador|ff_4|q .lut_mask = "5a5a";
defparam \contador_3_buffer_secundario_operador|ff_4|q .operation_mode = "normal";
defparam \contador_3_buffer_secundario_operador|ff_4|q .output_mode = "reg_only";
defparam \contador_3_buffer_secundario_operador|ff_4|q .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_operador|ff_4|q .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_operador|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \contador_3_buffer_secundario_operador|ff_5|q (
// Equation(s):
// \contador_3_buffer_secundario_operador|ff_5|q~regout  = DFFEAS((\contador_3_buffer_secundario_operador|ff_5|q~regout  $ (((!\contador_3_buffer_secundario_operador|ff_4|q~regout  & \contador_3_buffer_secundario_operador|ff_7|q~1_combout )))), 
// !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\contador_3_buffer_secundario_operador|ff_5|q~regout ),
	.datac(\contador_3_buffer_secundario_operador|ff_4|q~regout ),
	.datad(\contador_3_buffer_secundario_operador|ff_7|q~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_3_buffer_secundario_operador|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_operador|ff_5|q .lut_mask = "c3cc";
defparam \contador_3_buffer_secundario_operador|ff_5|q .operation_mode = "normal";
defparam \contador_3_buffer_secundario_operador|ff_5|q .output_mode = "reg_only";
defparam \contador_3_buffer_secundario_operador|ff_5|q .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_operador|ff_5|q .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_operador|ff_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \contador_3_buffer_secundario_operador|ff_6|q (
// Equation(s):
// \contador_3_buffer_secundario_operador|ff_6|q~regout  = DFFEAS(\contador_3_buffer_secundario_operador|ff_6|q~regout  $ (((!\contador_3_buffer_secundario_operador|ff_5|q~regout  & (\contador_3_buffer_secundario_operador|ff_7|q~1_combout  & 
// !\contador_3_buffer_secundario_operador|ff_4|q~regout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_3_buffer_secundario_operador|ff_6|q~regout ),
	.datab(\contador_3_buffer_secundario_operador|ff_5|q~regout ),
	.datac(\contador_3_buffer_secundario_operador|ff_7|q~1_combout ),
	.datad(\contador_3_buffer_secundario_operador|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_3_buffer_secundario_operador|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_operador|ff_6|q .lut_mask = "aa9a";
defparam \contador_3_buffer_secundario_operador|ff_6|q .operation_mode = "normal";
defparam \contador_3_buffer_secundario_operador|ff_6|q .output_mode = "reg_only";
defparam \contador_3_buffer_secundario_operador|ff_6|q .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_operador|ff_6|q .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_operador|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \contador_3_buffer_secundario_operador|ff_7|q~0 (
// Equation(s):
// \contador_3_buffer_secundario_operador|ff_7|q~0_combout  = ((!\contador_3_buffer_secundario_operador|ff_5|q~regout  & (!\contador_3_buffer_secundario_operador|ff_6|q~regout  & !\contador_3_buffer_secundario_operador|ff_4|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_3_buffer_secundario_operador|ff_5|q~regout ),
	.datac(\contador_3_buffer_secundario_operador|ff_6|q~regout ),
	.datad(\contador_3_buffer_secundario_operador|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_operador|ff_7|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_operador|ff_7|q~0 .lut_mask = "0003";
defparam \contador_3_buffer_secundario_operador|ff_7|q~0 .operation_mode = "normal";
defparam \contador_3_buffer_secundario_operador|ff_7|q~0 .output_mode = "comb_only";
defparam \contador_3_buffer_secundario_operador|ff_7|q~0 .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_operador|ff_7|q~0 .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_operador|ff_7|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \contador_3_buffer_secundario_operador|ff_7|q (
// Equation(s):
// \contador_3_buffer_secundario_operador|ff_7|q~regout  = DFFEAS(\contador_3_buffer_secundario_operador|ff_7|q~regout  $ (((\contador_3_buffer_secundario_operador|ff_7|q~0_combout  & (\contador_3_buffer_secundario_operador|ff_7|q~1_combout )))), 
// !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_3_buffer_secundario_operador|ff_7|q~regout ),
	.datab(\contador_3_buffer_secundario_operador|ff_7|q~0_combout ),
	.datac(\contador_3_buffer_secundario_operador|ff_7|q~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_3_buffer_secundario_operador|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_operador|ff_7|q .lut_mask = "6a6a";
defparam \contador_3_buffer_secundario_operador|ff_7|q .operation_mode = "normal";
defparam \contador_3_buffer_secundario_operador|ff_7|q .output_mode = "reg_only";
defparam \contador_3_buffer_secundario_operador|ff_7|q .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_operador|ff_7|q .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_operador|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \ff_2|q~0 (
// Equation(s):
// \ff_2|q~0_combout  = ((\contador_3_buffer_secundario_operador|ff_2|q~regout ) # ((\contador_3_buffer_secundario_operador|ff_7|q~regout ) # (\contador_3_buffer_secundario_operador|ff_3|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_3_buffer_secundario_operador|ff_2|q~regout ),
	.datac(\contador_3_buffer_secundario_operador|ff_7|q~regout ),
	.datad(\contador_3_buffer_secundario_operador|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ff_2|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ff_2|q~0 .lut_mask = "fffc";
defparam \ff_2|q~0 .operation_mode = "normal";
defparam \ff_2|q~0 .output_mode = "comb_only";
defparam \ff_2|q~0 .register_cascade_mode = "off";
defparam \ff_2|q~0 .sum_lutc_input = "datac";
defparam \ff_2|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \ff_2|q (
// Equation(s):
// \ff_2|q~regout  = DFFEAS((\load_aux[1]~1  & ((\contador_3_buffer_secundario_operador|ff_1|q~regout ) # ((\ff_2|q~0_combout ) # (!\contador_3_buffer_secundario_operador|ff_7|q~0_combout )))), \pulsador_2|Pulse~combout , VCC, , , , , , )

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(\load_aux[1]~1 ),
	.datab(\contador_3_buffer_secundario_operador|ff_1|q~regout ),
	.datac(\ff_2|q~0_combout ),
	.datad(\contador_3_buffer_secundario_operador|ff_7|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ff_2|q .lut_mask = "a8aa";
defparam \ff_2|q .operation_mode = "normal";
defparam \ff_2|q .output_mode = "reg_only";
defparam \ff_2|q .register_cascade_mode = "off";
defparam \ff_2|q .sum_lutc_input = "datac";
defparam \ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxii_lcell \contador_1_buffer_secundario|ff_2|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_2|q~regout  = DFFEAS(\contador_1_buffer_secundario|ff_2|q~regout  $ (((\ff_1|q~regout  & (\contador_1_buffer_secundario|ff_1|q~regout  & \ff_2|q~regout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\ff_1|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_1|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(\ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_2|q .lut_mask = "78f0";
defparam \contador_1_buffer_secundario|ff_2|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_2|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_2|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_2|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \contador_1_buffer_secundario|ff_3|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_3|q~regout  = DFFEAS(\contador_1_buffer_secundario|ff_3|q~regout  $ (((\contador_1_buffer_secundario|ff_2|q~regout  & (\contador_1_buffer_secundario|ff_4|q~0_combout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , 
// )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_4|q~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_3|q .lut_mask = "6a6a";
defparam \contador_1_buffer_secundario|ff_3|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_3|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_3|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_3|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxii_lcell \contador_1_buffer_secundario|ff_5|q~0 (
// Equation(s):
// \contador_1_buffer_secundario|ff_5|q~0_combout  = (\contador_1_buffer_secundario|ff_3|q~regout  & (\contador_1_buffer_secundario|ff_4|q~regout  & (\contador_1_buffer_secundario|ff_4|q~0_combout  & \contador_1_buffer_secundario|ff_2|q~regout )))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_4|q~0_combout ),
	.datad(\contador_1_buffer_secundario|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|ff_5|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_5|q~0 .lut_mask = "8000";
defparam \contador_1_buffer_secundario|ff_5|q~0 .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_5|q~0 .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|ff_5|q~0 .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_5|q~0 .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_5|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxii_lcell \contador_1_buffer_secundario|ff_5|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_5|q~regout  = DFFEAS((\contador_1_buffer_secundario|ff_5|q~regout  $ ((\contador_1_buffer_secundario|ff_5|q~0_combout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_5|q~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_5|q .lut_mask = "3c3c";
defparam \contador_1_buffer_secundario|ff_5|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_5|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_5|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_5|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxii_lcell \contador_1_buffer_secundario|ff_6|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_6|q~regout  = DFFEAS((\contador_1_buffer_secundario|ff_6|q~regout  $ (((\contador_1_buffer_secundario|ff_5|q~0_combout  & \contador_1_buffer_secundario|ff_5|q~regout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , 
// )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_5|q~0_combout ),
	.datad(\contador_1_buffer_secundario|ff_5|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_6|q .lut_mask = "3ccc";
defparam \contador_1_buffer_secundario|ff_6|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_6|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_6|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_6|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \registrador_1|ff_2|q (
// Equation(s):
// \comparador_1|comparador_5|gate_1|WideAnd0~0  = (\registrador_1|ff_1|q~regout  & (\registrador_2|ff_1|q~regout  & (Q2_q $ (!\registrador_2|ff_2|q~regout )))) # (!\registrador_1|ff_1|q~regout  & (!\registrador_2|ff_1|q~regout  & (Q2_q $ 
// (!\registrador_2|ff_2|q~regout ))))
// \registrador_1|ff_2|q~regout  = DFFEAS(\comparador_1|comparador_5|gate_1|WideAnd0~0 , GLOBAL(\pulsador_1|Pulse~combout ), VCC, , , \contador_1_buffer_secundario|ff_6|q~regout , , , VCC)

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(\registrador_1|ff_1|q~regout ),
	.datab(\registrador_2|ff_1|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datad(\registrador_2|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comparador_1|comparador_5|gate_1|WideAnd0~0 ),
	.regout(\registrador_1|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_2|q .lut_mask = "9009";
defparam \registrador_1|ff_2|q .operation_mode = "normal";
defparam \registrador_1|ff_2|q .output_mode = "reg_and_comb";
defparam \registrador_1|ff_2|q .register_cascade_mode = "off";
defparam \registrador_1|ff_2|q .sum_lutc_input = "qfbk";
defparam \registrador_1|ff_2|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxii_lcell \contador_1_buffer_secundario|ff_7|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_7|q~regout  = DFFEAS(\contador_1_buffer_secundario|ff_7|q~regout  $ (((\contador_1_buffer_secundario|ff_6|q~regout  & (\contador_1_buffer_secundario|ff_5|q~regout  & \contador_1_buffer_secundario|ff_5|q~0_combout )))), 
// !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_5|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_7|q .lut_mask = "6aaa";
defparam \contador_1_buffer_secundario|ff_7|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_7|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_7|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_7|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \registrador_1|ff_1|q (
// Equation(s):
// \comb~0  = (\registrador_2|ff_1|q~regout  & (\registrador_1|ff_2|q~regout  & (Q1_q & !\registrador_2|ff_2|q~regout ))) # (!\registrador_2|ff_1|q~regout  & ((Q1_q) # ((\registrador_1|ff_2|q~regout  & !\registrador_2|ff_2|q~regout ))))
// \registrador_1|ff_1|q~regout  = DFFEAS(\comb~0 , GLOBAL(\pulsador_1|Pulse~combout ), VCC, , , \contador_1_buffer_secundario|ff_7|q~regout , , , VCC)

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(\registrador_1|ff_2|q~regout ),
	.datab(\registrador_2|ff_1|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datad(\registrador_2|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb~0 ),
	.regout(\registrador_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_1|q .lut_mask = "30b2";
defparam \registrador_1|ff_1|q .operation_mode = "normal";
defparam \registrador_1|ff_1|q .output_mode = "reg_and_comb";
defparam \registrador_1|ff_1|q .register_cascade_mode = "off";
defparam \registrador_1|ff_1|q .sum_lutc_input = "qfbk";
defparam \registrador_1|ff_1|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \registrador_1|ff_3|q (
// Equation(s):
// \comb~1  = (\comb~0 ) # ((!\registrador_2|ff_3|q~regout  & (\comparador_1|comparador_5|gate_1|WideAnd0~0  & Q3_q)))
// \registrador_1|ff_3|q~regout  = DFFEAS(\comb~1 , GLOBAL(\pulsador_1|Pulse~combout ), VCC, , , \contador_1_buffer_secundario|ff_5|q~regout , , , VCC)

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(\registrador_2|ff_3|q~regout ),
	.datab(\comparador_1|comparador_5|gate_1|WideAnd0~0 ),
	.datac(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datad(\comb~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb~1 ),
	.regout(\registrador_1|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_3|q .lut_mask = "ff40";
defparam \registrador_1|ff_3|q .operation_mode = "normal";
defparam \registrador_1|ff_3|q .output_mode = "reg_and_comb";
defparam \registrador_1|ff_3|q .register_cascade_mode = "off";
defparam \registrador_1|ff_3|q .sum_lutc_input = "qfbk";
defparam \registrador_1|ff_3|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \registrador_2|ff_3|q (
// Equation(s):
// \mux_10|OUT  = (\op_deboucing~combout ) # (((\registrador_1|ff_3|q~regout )))
// \registrador_2|ff_3|q~regout  = DFFEAS(\mux_10|OUT , GLOBAL(\pulsador_1|Pulse~combout ), VCC, , , , , , )

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(\op_deboucing~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\registrador_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_10|OUT ),
	.regout(\registrador_2|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_3|q .lut_mask = "ffaa";
defparam \registrador_2|ff_3|q .operation_mode = "normal";
defparam \registrador_2|ff_3|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_3|q .register_cascade_mode = "off";
defparam \registrador_2|ff_3|q .sum_lutc_input = "datac";
defparam \registrador_2|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \comparador_1|comparador_3|gate_4|S~0 (
// Equation(s):
// \comparador_1|comparador_3|gate_4|S~0_combout  = (\registrador_2|ff_3|q~regout  $ (((\registrador_1|ff_3|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\registrador_2|ff_3|q~regout ),
	.datac(vcc),
	.datad(\registrador_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comparador_1|comparador_3|gate_4|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comparador_1|comparador_3|gate_4|S~0 .lut_mask = "33cc";
defparam \comparador_1|comparador_3|gate_4|S~0 .operation_mode = "normal";
defparam \comparador_1|comparador_3|gate_4|S~0 .output_mode = "comb_only";
defparam \comparador_1|comparador_3|gate_4|S~0 .register_cascade_mode = "off";
defparam \comparador_1|comparador_3|gate_4|S~0 .sum_lutc_input = "datac";
defparam \comparador_1|comparador_3|gate_4|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \pulsador_1|ff_1|q (
// Equation(s):
// WideAnd0 = (\op_deboucing~combout  & ((\comb~1 ) # ((!\comparador_1|comparador_3|gate_4|S~0_combout  & \comb~4 ))))
// \pulsador_1|ff_1|q~regout  = DFFEAS(WideAnd0, GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\comparador_1|comparador_3|gate_4|S~0_combout ),
	.datab(\op_deboucing~combout ),
	.datac(\comb~1 ),
	.datad(\comb~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(WideAnd0),
	.regout(\pulsador_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pulsador_1|ff_1|q .lut_mask = "c4c0";
defparam \pulsador_1|ff_1|q .operation_mode = "normal";
defparam \pulsador_1|ff_1|q .output_mode = "reg_and_comb";
defparam \pulsador_1|ff_1|q .register_cascade_mode = "off";
defparam \pulsador_1|ff_1|q .sum_lutc_input = "datac";
defparam \pulsador_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxii_lcell \pulsador_1|ff_1|nq (
// Equation(s):
// \pulsador_1|ff_1|nq~regout  = DFFEAS((((!\pulsador_1|ff_1|q~regout ))), GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pulsador_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pulsador_1|ff_1|nq~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pulsador_1|ff_1|nq .lut_mask = "00ff";
defparam \pulsador_1|ff_1|nq .operation_mode = "normal";
defparam \pulsador_1|ff_1|nq .output_mode = "reg_only";
defparam \pulsador_1|ff_1|nq .register_cascade_mode = "off";
defparam \pulsador_1|ff_1|nq .sum_lutc_input = "datac";
defparam \pulsador_1|ff_1|nq .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N8
maxii_lcell \pulsador_1|Pulse (
// Equation(s):
// \pulsador_1|Pulse~combout  = LCELL((((WideAnd0 & \pulsador_1|ff_1|nq~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(WideAnd0),
	.datad(\pulsador_1|ff_1|nq~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pulsador_1|Pulse~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pulsador_1|Pulse .lut_mask = "f000";
defparam \pulsador_1|Pulse .operation_mode = "normal";
defparam \pulsador_1|Pulse .output_mode = "comb_only";
defparam \pulsador_1|Pulse .register_cascade_mode = "off";
defparam \pulsador_1|Pulse .sum_lutc_input = "datac";
defparam \pulsador_1|Pulse .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \contador_2_buffer_secundario_controle_min_rolhas|ff_1|q (
// Equation(s):
// \contador_2_buffer_secundario_controle_min_rolhas|ff_1|q~regout  = DFFEAS(((\ff_1|q~regout  $ (\contador_2_buffer_secundario_controle_min_rolhas|ff_1|q~regout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ff_1|q~regout ),
	.datad(\contador_2_buffer_secundario_controle_min_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle_min_rolhas|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_1|q .lut_mask = "0ff0";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_1|q .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_1|q .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_1|q .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_1|q .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \contador_2_buffer_secundario_controle_min_rolhas|ff_2|q (
// Equation(s):
// \contador_2_buffer_secundario_controle_min_rolhas|ff_2|q~regout  = DFFEAS(\contador_2_buffer_secundario_controle_min_rolhas|ff_2|q~regout  $ ((((\ff_1|q~regout  & !\contador_2_buffer_secundario_controle_min_rolhas|ff_1|q~regout )))), 
// !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_2_buffer_secundario_controle_min_rolhas|ff_2|q~regout ),
	.datab(vcc),
	.datac(\ff_1|q~regout ),
	.datad(\contador_2_buffer_secundario_controle_min_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle_min_rolhas|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_2|q .lut_mask = "aa5a";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_2|q .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_2|q .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_2|q .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_2|q .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \contador_2_buffer_secundario_controle_min_rolhas|ff_3|q (
// Equation(s):
// \contador_2_buffer_secundario_controle_min_rolhas|ff_3|q~regout  = DFFEAS(\contador_2_buffer_secundario_controle_min_rolhas|ff_3|q~regout  $ (((!\contador_2_buffer_secundario_controle_min_rolhas|ff_2|q~regout  & (\ff_1|q~regout  & 
// !\contador_2_buffer_secundario_controle_min_rolhas|ff_1|q~regout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_2_buffer_secundario_controle_min_rolhas|ff_2|q~regout ),
	.datab(\contador_2_buffer_secundario_controle_min_rolhas|ff_3|q~regout ),
	.datac(\ff_1|q~regout ),
	.datad(\contador_2_buffer_secundario_controle_min_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle_min_rolhas|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_3|q .lut_mask = "cc9c";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_3|q .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_3|q .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_3|q .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_3|q .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1 (
// Equation(s):
// \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1_combout  = (!\contador_2_buffer_secundario_controle_min_rolhas|ff_1|q~regout  & (\ff_1|q~regout  & (!\contador_2_buffer_secundario_controle_min_rolhas|ff_3|q~regout  & 
// !\contador_2_buffer_secundario_controle_min_rolhas|ff_2|q~regout )))

	.clk(gnd),
	.dataa(\contador_2_buffer_secundario_controle_min_rolhas|ff_1|q~regout ),
	.datab(\ff_1|q~regout ),
	.datac(\contador_2_buffer_secundario_controle_min_rolhas|ff_3|q~regout ),
	.datad(\contador_2_buffer_secundario_controle_min_rolhas|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1 .lut_mask = "0004";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1 .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1 .output_mode = "comb_only";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1 .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1 .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \contador_2_buffer_secundario_controle_min_rolhas|ff_4|q (
// Equation(s):
// \contador_2_buffer_secundario_controle_min_rolhas|ff_4|q~regout  = DFFEAS(((\contador_2_buffer_secundario_controle_min_rolhas|ff_4|q~regout  $ (\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1_combout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), 
// VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_2_buffer_secundario_controle_min_rolhas|ff_4|q~regout ),
	.datad(\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle_min_rolhas|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_4|q .lut_mask = "0ff0";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_4|q .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_4|q .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_4|q .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_4|q .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \contador_2_buffer_secundario_controle_min_rolhas|ff_5|q (
// Equation(s):
// \contador_2_buffer_secundario_controle_min_rolhas|ff_5|q~regout  = DFFEAS((\contador_2_buffer_secundario_controle_min_rolhas|ff_5|q~regout  $ (((!\contador_2_buffer_secundario_controle_min_rolhas|ff_4|q~regout  & 
// \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1_combout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\contador_2_buffer_secundario_controle_min_rolhas|ff_5|q~regout ),
	.datac(\contador_2_buffer_secundario_controle_min_rolhas|ff_4|q~regout ),
	.datad(\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle_min_rolhas|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_5|q .lut_mask = "c3cc";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_5|q .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_5|q .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_5|q .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_5|q .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \contador_2_buffer_secundario_controle_min_rolhas|ff_6|q (
// Equation(s):
// \contador_2_buffer_secundario_controle_min_rolhas|ff_6|q~regout  = DFFEAS(\contador_2_buffer_secundario_controle_min_rolhas|ff_6|q~regout  $ (((!\contador_2_buffer_secundario_controle_min_rolhas|ff_4|q~regout  & 
// (!\contador_2_buffer_secundario_controle_min_rolhas|ff_5|q~regout  & \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1_combout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_2_buffer_secundario_controle_min_rolhas|ff_4|q~regout ),
	.datab(\contador_2_buffer_secundario_controle_min_rolhas|ff_5|q~regout ),
	.datac(\contador_2_buffer_secundario_controle_min_rolhas|ff_6|q~regout ),
	.datad(\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle_min_rolhas|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_6|q .lut_mask = "e1f0";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_6|q .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_6|q .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_6|q .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_6|q .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~0 (
// Equation(s):
// \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~0_combout  = ((!\contador_2_buffer_secundario_controle_min_rolhas|ff_6|q~regout  & (!\contador_2_buffer_secundario_controle_min_rolhas|ff_4|q~regout  & 
// !\contador_2_buffer_secundario_controle_min_rolhas|ff_5|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_2_buffer_secundario_controle_min_rolhas|ff_6|q~regout ),
	.datac(\contador_2_buffer_secundario_controle_min_rolhas|ff_4|q~regout ),
	.datad(\contador_2_buffer_secundario_controle_min_rolhas|ff_5|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~0 .lut_mask = "0003";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~0 .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~0 .output_mode = "comb_only";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~0 .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~0 .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q (
// Equation(s):
// \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~regout  = DFFEAS((\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~regout  $ (((\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~0_combout  & 
// \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1_combout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~regout ),
	.datac(\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~0_combout ),
	.datad(\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q .lut_mask = "3ccc";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle_min_rolhas|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \ff_1|q~0 (
// Equation(s):
// \ff_1|q~0_combout  = ((\contador_2_buffer_secundario_controle_min_rolhas|ff_3|q~regout ) # ((\contador_2_buffer_secundario_controle_min_rolhas|ff_2|q~regout ) # (\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_2_buffer_secundario_controle_min_rolhas|ff_3|q~regout ),
	.datac(\contador_2_buffer_secundario_controle_min_rolhas|ff_2|q~regout ),
	.datad(\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ff_1|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ff_1|q~0 .lut_mask = "fffc";
defparam \ff_1|q~0 .operation_mode = "normal";
defparam \ff_1|q~0 .output_mode = "comb_only";
defparam \ff_1|q~0 .register_cascade_mode = "off";
defparam \ff_1|q~0 .sum_lutc_input = "datac";
defparam \ff_1|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \ff_1|q (
// Equation(s):
// \ff_1|q~regout  = DFFEAS((WideAnd0 & ((\contador_2_buffer_secundario_controle_min_rolhas|ff_1|q~regout ) # ((\ff_1|q~0_combout ) # (!\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~0_combout )))), GLOBAL(\pulsador_1|Pulse~combout ), VCC, , , , , 
// , )

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(\contador_2_buffer_secundario_controle_min_rolhas|ff_1|q~regout ),
	.datab(WideAnd0),
	.datac(\contador_2_buffer_secundario_controle_min_rolhas|ff_7|q~0_combout ),
	.datad(\ff_1|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ff_1|q .lut_mask = "cc8c";
defparam \ff_1|q .operation_mode = "normal";
defparam \ff_1|q .output_mode = "reg_only";
defparam \ff_1|q .register_cascade_mode = "off";
defparam \ff_1|q .sum_lutc_input = "datac";
defparam \ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxii_lcell \contador_1_buffer_secundario|ff_1|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_1|q~regout  = DFFEAS((\contador_1_buffer_secundario|ff_1|q~regout  $ (((\ff_1|q~regout  & \ff_2|q~regout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\ff_1|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_1|q~regout ),
	.datad(\ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_1|q .lut_mask = "3cf0";
defparam \contador_1_buffer_secundario|ff_1|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_1|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_1|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_1|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxii_lcell \load_reg~0 (
// Equation(s):
// \load_reg~0_combout  = (((\ff_1|q~regout  & \ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ff_1|q~regout ),
	.datad(\ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\load_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \load_reg~0 .lut_mask = "f000";
defparam \load_reg~0 .operation_mode = "normal";
defparam \load_reg~0 .output_mode = "comb_only";
defparam \load_reg~0 .register_cascade_mode = "off";
defparam \load_reg~0 .sum_lutc_input = "datac";
defparam \load_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \comb~5 (
// Equation(s):
// \comb~5_combout  = (\comb~1 ) # ((\comb~4  & (\registrador_1|ff_3|q~regout  $ (!\registrador_2|ff_3|q~regout ))))

	.clk(gnd),
	.dataa(\registrador_1|ff_3|q~regout ),
	.datab(\registrador_2|ff_3|q~regout ),
	.datac(\comb~4 ),
	.datad(\comb~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb~5 .lut_mask = "ff90";
defparam \comb~5 .operation_mode = "normal";
defparam \comb~5 .output_mode = "comb_only";
defparam \comb~5 .register_cascade_mode = "off";
defparam \comb~5 .sum_lutc_input = "datac";
defparam \comb~5 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \cq~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(cq));
// synopsys translate_off
defparam \cq~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh_load~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(hh_load));
// synopsys translate_off
defparam \hh_load~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m~I (
	.datain(\mef_1|gate_11|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(m));
// synopsys translate_off
defparam \m~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ve~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(ve));
// synopsys translate_off
defparam \ve~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \al~I (
	.datain(\mef_1|gate_9|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(al));
// synopsys translate_off
defparam \al~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nal~I (
	.datain(!\mef_1|gate_9|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nal));
// synopsys translate_off
defparam \Nal~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ev~I (
	.datain(\mef_1|gate_8|S~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(ev));
// synopsys translate_off
defparam \ev~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mef_estado[0]~I (
	.datain(\mef_1|jk_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(mef_estado[0]));
// synopsys translate_off
defparam \mef_estado[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mef_estado[1]~I (
	.datain(\mef_1|jk_1|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(mef_estado[1]));
// synopsys translate_off
defparam \mef_estado[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[0]));
// synopsys translate_off
defparam \Nout_7seg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[1]));
// synopsys translate_off
defparam \Nout_7seg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[2]~I (
	.datain(\codificador_garrafas_1|gate_4|S~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[2]));
// synopsys translate_off
defparam \Nout_7seg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[3]~I (
	.datain(\codificador_garrafas_1|gate_4|S~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[3]));
// synopsys translate_off
defparam \Nout_7seg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[4]~I (
	.datain(\codificador_garrafas_1|gate_4|S~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[4]));
// synopsys translate_off
defparam \Nout_7seg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[5]));
// synopsys translate_off
defparam \Nout_7seg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[6]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[6]));
// synopsys translate_off
defparam \Nout_7seg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[7]~I (
	.datain(\codificador_garrafas_1|gate_4|S~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[7]));
// synopsys translate_off
defparam \Nout_7seg[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[0]));
// synopsys translate_off
defparam \Nac_7segmentos[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[1]));
// synopsys translate_off
defparam \Nac_7segmentos[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[2]));
// synopsys translate_off
defparam \Nac_7segmentos[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[3]));
// synopsys translate_off
defparam \Nac_7segmentos[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \op_c_deboucing~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(op_c_deboucing));
// synopsys translate_off
defparam \op_c_deboucing~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[0]~I (
	.datain(\contador_1_buffer_secundario|ff_1|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[0]));
// synopsys translate_off
defparam \test_buffer_secundario[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[1]~I (
	.datain(\contador_1_buffer_secundario|ff_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[1]));
// synopsys translate_off
defparam \test_buffer_secundario[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[2]~I (
	.datain(\contador_1_buffer_secundario|ff_3|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[2]));
// synopsys translate_off
defparam \test_buffer_secundario[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[3]~I (
	.datain(\contador_1_buffer_secundario|ff_4|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[3]));
// synopsys translate_off
defparam \test_buffer_secundario[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[4]~I (
	.datain(\contador_1_buffer_secundario|ff_5|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[4]));
// synopsys translate_off
defparam \test_buffer_secundario[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[5]~I (
	.datain(\contador_1_buffer_secundario|ff_6|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[5]));
// synopsys translate_off
defparam \test_buffer_secundario[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[6]~I (
	.datain(\contador_1_buffer_secundario|ff_7|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[6]));
// synopsys translate_off
defparam \test_buffer_secundario[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_load_input~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(test_load_input));
// synopsys translate_off
defparam \test_load_input~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in_aux[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in_aux[0]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in_aux[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in_aux[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in_aux[1]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in_aux[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in_aux[2]~I (
	.datain(\op_deboucing~combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in_aux[2]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in_aux[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in_aux[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in_aux[3]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in_aux[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in_aux[4]~I (
	.datain(\op_deboucing~combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in_aux[4]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in_aux[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in_aux[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in_aux[5]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in_aux[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in_aux[6]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in_aux[6]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in_aux[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_aux[0]~I (
	.datain(\registrador_1|ff_7|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_aux[0]));
// synopsys translate_off
defparam \test_buffer_secundario_aux[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_aux[1]~I (
	.datain(\registrador_1|ff_6|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_aux[1]));
// synopsys translate_off
defparam \test_buffer_secundario_aux[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_aux[2]~I (
	.datain(\registrador_1|ff_5|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_aux[2]));
// synopsys translate_off
defparam \test_buffer_secundario_aux[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_aux[3]~I (
	.datain(\registrador_1|ff_4|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_aux[3]));
// synopsys translate_off
defparam \test_buffer_secundario_aux[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_aux[4]~I (
	.datain(\registrador_1|ff_3|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_aux[4]));
// synopsys translate_off
defparam \test_buffer_secundario_aux[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_aux[5]~I (
	.datain(\registrador_1|ff_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_aux[5]));
// synopsys translate_off
defparam \test_buffer_secundario_aux[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_aux[6]~I (
	.datain(\registrador_1|ff_1|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_aux[6]));
// synopsys translate_off
defparam \test_buffer_secundario_aux[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in[0]~I (
	.datain(\mux_14|NSEL_and_A ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in[0]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in[1]~I (
	.datain(\mux_13|NSEL_and_A ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in[1]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in[2]~I (
	.datain(\mux_12|OUT~combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in[2]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in[3]~I (
	.datain(\mux_11|NSEL_and_A~0 ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in[3]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in[4]~I (
	.datain(\mux_10|OUT ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in[4]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in[5]~I (
	.datain(\mux_9|NSEL_and_A ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in[5]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in[6]~I (
	.datain(\mux_8|NSEL_and_A ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in[6]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_out[0]~I (
	.datain(\registrador_2|ff_7|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_out[0]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_out[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_out[1]~I (
	.datain(\registrador_2|ff_6|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_out[1]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_out[2]~I (
	.datain(\registrador_2|ff_5|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_out[2]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_out[3]~I (
	.datain(\registrador_2|ff_4|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_out[3]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_out[4]~I (
	.datain(\registrador_2|ff_3|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_out[4]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_out[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_out[5]~I (
	.datain(\registrador_2|ff_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_out[5]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_out[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_out[6]~I (
	.datain(\registrador_2|ff_1|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_out[6]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_out[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_load_reg~I (
	.datain(\load_reg~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_load_reg));
// synopsys translate_off
defparam \test_load_reg~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_comparator_aux~I (
	.datain(\comb~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_comparator_aux));
// synopsys translate_off
defparam \test_comparator_aux~I .operation_mode = "output";
// synopsys translate_on

endmodule
