#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun 17 08:25:46 2018
# Process ID: 5812
# Current directory: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6964 C:\Users\dr\GitHub\uEVB\Sample-Projects\Project-0\FPGA\source\uEVB.xpr
# Log file: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/vivado.log
# Journal file: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/Top.bd}
open_run impl_1
open_bd_design {C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/Top.bd}
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_nets xdma_0_axi_aclk] [get_bd_nets util_vector_logic_0_Res] [get_bd_intf_nets xdma_0_M_AXI] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk_sync_rst] [get_bd_cells util_vector_logic_0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_0/M_AXI] [get_bd_intf_pins mig_7series_0/S_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_0/S_AXI] [get_bd_intf_pins xdma_0/M_AXI]
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_clock_converter_0/s_axi_aclk] [get_bd_pins xdma_0/axi_aclk]
delete_bd_objs [get_bd_nets xdma_0_axi_aresetn]
connect_bd_net [get_bd_pins axi_clock_converter_0/s_axi_aresetn] [get_bd_pins xdma_0/axi_aresetn]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins axi_clock_converter_0/m_axi_aclk]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins axi_clock_converter_0/m_axi_aresetn]
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins mig_7series_0/sys_rst] [get_bd_pins xlconstant_0/dout]
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk_sync_rst]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins axi_clock_converter_0/m_axi_aresetn]
connect_bd_net [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins mig_7series_0/ui_clk_sync_rst]
regenerate_bd_layout
validate_bd_design
save_bd_design
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_pins mig_7series_0/aresetn] [get_bd_pins xlconstant_0/dout]
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
connect_bd_net [get_bd_pins mig_7series_0/sys_rst] [get_bd_pins xlconstant_2/dout]
regenerate_bd_layout
save_bd_design
validate_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
launch_runs impl_1 -to_step write_bitstream -jobs 2
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
