Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/HeaderRAM.v" into library work
Parsing module <HeaderRam>.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/verilog/wb_async_reg.v" into library work
Parsing module <wb_async_reg>.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" into library work
Parsing module <top>.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2730: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2731: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2732: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2733: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2734: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2735: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2736: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2737: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2738: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2739: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2740: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2741: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2742: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2743: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2744: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3594: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3595: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3596: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3597: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3598: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3599: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3600: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3601: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3602: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3603: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3604: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3605: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3606: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3607: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3608: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4379: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4404: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4429: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4588: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4589: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4590: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4591: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4592: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4593: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4594: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4595: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4596: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4597: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5103: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5128: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5153: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5312: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5313: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5314: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5315: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5316: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5317: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5318: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5319: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5320: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5321: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17880: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17881: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17882: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17883: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17884: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17885: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17886: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17887: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17888: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17889: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17890: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17891: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17892: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17893: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17894: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18900: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18901: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18902: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18903: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18904: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18905: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18906: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18907: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18908: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18909: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18910: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18911: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18912: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18913: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18914: Constant value is truncated to fit in <12> bits.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/MDCT_PKG.vhd" into library work
Parsing package <MDCT_PKG>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DCT2D.vhd" into library work
Parsing entity <DCT2D>.
Parsing architecture <RTL> of entity <dct2d>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/JPEG_PKG.vhd" into library work
Parsing package <JPEG_PKG>.
Parsing package body <JPEG_PKG>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DC_ROM.vhd" into library work
Parsing entity <DC_ROM>.
Parsing architecture <RTL> of entity <dc_rom>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/AC_ROM.vhd" into library work
Parsing entity <AC_ROM>.
Parsing architecture <RTL> of entity <ac_rom>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DC_CR_ROM.vhd" into library work
Parsing entity <DC_CR_ROM>.
Parsing architecture <RTL> of entity <dc_cr_rom>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/AC_CR_ROM.vhd" into library work
Parsing entity <AC_CR_ROM>.
Parsing architecture <RTL> of entity <ac_cr_rom>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FIFO.vhd" into library work
Parsing entity <RAMF>.
Parsing architecture <RTL> of entity <ramf>.
Parsing entity <FIFO>.
Parsing architecture <RTL> of entity <fifo>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DoubleFifo.vhd" into library work
Parsing entity <DoubleFifo>.
Parsing architecture <RTL> of entity <doublefifo>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/Huffman.vhd" into library work
Parsing entity <Huffman>.
Parsing architecture <RTL> of entity <huffman>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ZIGZAG.vhd" into library work
Parsing entity <zigzag>.
Parsing architecture <rtl> of entity <zigzag>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RAMZ.vhd" into library work
Parsing entity <RAMZ>.
Parsing architecture <RTL> of entity <ramz>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ZZ_TOP.vhd" into library work
Parsing entity <ZZ_TOP>.
Parsing architecture <RTL> of entity <zz_top>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ROMR.vhd" into library work
Parsing entity <ROMR>.
Parsing architecture <RTL> of entity <romr>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/r_divider.vhd" into library work
Parsing entity <r_divider>.
Parsing architecture <rtl> of entity <r_divider>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/QUANTIZER.vhd" into library work
Parsing entity <quantizer>.
Parsing architecture <rtl> of entity <quantizer>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/QUANT_TOP.vhd" into library work
Parsing entity <QUANT_TOP>.
Parsing architecture <RTL> of entity <quant_top>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <RTL> of entity <ram>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RLE.vhd" into library work
Parsing entity <rle>.
Parsing architecture <rtl> of entity <rle>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/SingleSM.vhd" into library work
Parsing entity <SingleSM>.
Parsing architecture <SingleSM_rtl> of entity <singlesm>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/SUB_RAMZ.vhd" into library work
Parsing entity <SUB_RAMZ>.
Parsing architecture <RTL> of entity <sub_ramz>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DCT1D.vhd" into library work
Parsing entity <DCT1D>.
Parsing architecture <RTL> of entity <dct1d>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/HostIF.vhd" into library work
Parsing entity <HostIF>.
Parsing architecture <RTL> of entity <hostif>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/CtrlSM.vhd" into library work
Parsing entity <CtrlSM>.
Parsing architecture <RTL> of entity <ctrlsm>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DBUFCTL.vhd" into library work
Parsing entity <DBUFCTL>.
Parsing architecture <RTL> of entity <dbufctl>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ROME.vhd" into library work
Parsing entity <ROME>.
Parsing architecture <RTL> of entity <rome>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ROMO.vhd" into library work
Parsing entity <ROMO>.
Parsing architecture <RTL> of entity <romo>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/MDCT.vhd" into library work
Parsing entity <MDCT>.
Parsing architecture <RTL> of entity <mdct>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FDCT.vhd" into library work
Parsing entity <FDCT>.
Parsing architecture <RTL> of entity <fdct>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RleDoubleFifo.vhd" into library work
Parsing entity <RleDoubleFifo>.
Parsing architecture <RTL> of entity <rledoublefifo>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RLE_TOP.vhd" into library work
Parsing entity <RLE_TOP>.
Parsing architecture <RTL> of entity <rle_top>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ByteStuffer.vhd" into library work
Parsing entity <ByteStuffer>.
Parsing architecture <RTL> of entity <bytestuffer>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/JFIFGen.vhd" into library work
Parsing entity <JFIFGen>.
Parsing architecture <RTL> of entity <jfifgen>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/OutMux.vhd" into library work
Parsing entity <OutMux>.
Parsing architecture <RTL> of entity <outmux>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/JpegEnc.vhd" into library work
Parsing entity <JpegEnc>.
Parsing architecture <RTL> of entity <jpegenc>.
Parsing VHDL file "/home/travis/build/rohitk-singh/litex-buildenv/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" into library work
Parsing entity <fx2_jpeg_streamer>.
Parsing architecture <rtl> of entity <fx2_jpeg_streamer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25305: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25398: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25407: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25463: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25504: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25610: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25641: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25669: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25700: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25728: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25759: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25787: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25818: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25846: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25877: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25905: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25936: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25964: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25995: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26023: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26054: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26082: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26113: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26141: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26172: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26200: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26231: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26259: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26290: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26318: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26349: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26377: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26408: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26436: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26467: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26495: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26526: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26554: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26580: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26897: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26949: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26968: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26987: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27011: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27036: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27055: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27074: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27098: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27123: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27142: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27161: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27185: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27305: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27357: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27376: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27395: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27419: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27444: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27463: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27482: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27506: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27531: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27550: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27569: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27593: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27763: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27783: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27850: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27882: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27919: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27951: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27988: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28020: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28188: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28219: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28251: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28288: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28320: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28357: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28389: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28571: Port wbm_rty_o is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 124: Using initial value of hdmi2usbsoc_hdmi2usbsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 137: Using initial value of hdmi2usbsoc_hdmi2usbsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 156: Using initial value of hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 173: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 174: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 210: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 211: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 225: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 258: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 285: Using initial value of hdmi2usbsoc_hdmi2usbsoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 313: Using initial value of hdmi2usbsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 317: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 324: Using initial value of hdmi2usbsoc_crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 359: Using initial value of hdmi2usbsoc_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 562: Using initial value of hdmi2usbsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 578: Using initial value of hdmi2usbsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 686: Using initial value of hdmi2usbsoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 687: Using initial value of hdmi2usbsoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 715: Using initial value of hdmi2usbsoc_sdram_bankmachine0_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 716: Using initial value of hdmi2usbsoc_sdram_bankmachine0_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 732: Using initial value of hdmi2usbsoc_sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 780: Using initial value of hdmi2usbsoc_sdram_bankmachine1_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 781: Using initial value of hdmi2usbsoc_sdram_bankmachine1_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 797: Using initial value of hdmi2usbsoc_sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 845: Using initial value of hdmi2usbsoc_sdram_bankmachine2_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 846: Using initial value of hdmi2usbsoc_sdram_bankmachine2_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 862: Using initial value of hdmi2usbsoc_sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 910: Using initial value of hdmi2usbsoc_sdram_bankmachine3_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 911: Using initial value of hdmi2usbsoc_sdram_bankmachine3_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 927: Using initial value of hdmi2usbsoc_sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 975: Using initial value of hdmi2usbsoc_sdram_bankmachine4_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 976: Using initial value of hdmi2usbsoc_sdram_bankmachine4_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 992: Using initial value of hdmi2usbsoc_sdram_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1040: Using initial value of hdmi2usbsoc_sdram_bankmachine5_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1041: Using initial value of hdmi2usbsoc_sdram_bankmachine5_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1057: Using initial value of hdmi2usbsoc_sdram_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1105: Using initial value of hdmi2usbsoc_sdram_bankmachine6_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1106: Using initial value of hdmi2usbsoc_sdram_bankmachine6_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1122: Using initial value of hdmi2usbsoc_sdram_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1170: Using initial value of hdmi2usbsoc_sdram_bankmachine7_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1171: Using initial value of hdmi2usbsoc_sdram_bankmachine7_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1187: Using initial value of hdmi2usbsoc_sdram_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1214: Using initial value of hdmi2usbsoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1215: Using initial value of hdmi2usbsoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1216: Using initial value of hdmi2usbsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1233: Using initial value of hdmi2usbsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1248: Using initial value of hdmi2usbsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1249: Using initial value of hdmi2usbsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1250: Using initial value of hdmi2usbsoc_sdram_nop_cas since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1251: Using initial value of hdmi2usbsoc_sdram_nop_ras since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1252: Using initial value of hdmi2usbsoc_sdram_nop_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1266: Using initial value of hdmi2usbsoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1269: Using initial value of hdmi2usbsoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1382: Using initial value of ethphy_liteethphygmiimiitx_converter_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1383: Using initial value of ethphy_liteethphygmiimiitx_converter_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1442: Using initial value of ethphy_liteethphygmiimiirx_gmii_rx_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1445: Using initial value of ethphy_liteethphygmiimiirx_gmii_rx_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1446: Using initial value of ethphy_liteethphygmiimiirx_gmii_rx_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1453: Using initial value of ethphy_liteethphygmiimiirx_source_source_payload_last_be1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1454: Using initial value of ethphy_liteethphygmiimiirx_source_source_payload_error1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1457: Using initial value of ethphy_liteethphygmiimiirx_converter_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1548: Using initial value of ethmac_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1563: Using initial value of ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1581: Using initial value of ethmac_preamble_checker_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1626: Using initial value of ethmac_crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1661: Using initial value of ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1726: Using initial value of ethmac_tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1729: Using initial value of ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1730: Using initial value of ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1934: Using initial value of ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1965: Using initial value of ethmac_writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1966: Using initial value of ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1982: Using initial value of ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2010: Using initial value of ethmac_reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2014: Using initial value of ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2017: Using initial value of ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2041: Using initial value of ethmac_reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2042: Using initial value of ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2058: Using initial value of ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2095: Using initial value of ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2108: Using initial value of ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2121: Using initial value of ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2136: Using initial value of ethmac_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2200: Using initial value of hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2203: Using initial value of hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2224: Using initial value of hdmi_in0_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2229: Using initial value of hdmi_in0_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2315: Using initial value of hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2343: Using initial value of hdmi_in0_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2348: Using initial value of hdmi_in0_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2434: Using initial value of hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2462: Using initial value of hdmi_in0_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2467: Using initial value of hdmi_in0_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2553: Using initial value of hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2688: Using initial value of hdmi_in0_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2689: Using initial value of hdmi_in0_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2847: Using initial value of hdmi_in0_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2848: Using initial value of hdmi_in0_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2976: Using initial value of hdmi_in0_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2977: Using initial value of hdmi_in0_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2991: Using initial value of hdmi_in0_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3064: Using initial value of hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3067: Using initial value of hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3088: Using initial value of hdmi_in1_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3093: Using initial value of hdmi_in1_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3179: Using initial value of hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3207: Using initial value of hdmi_in1_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3212: Using initial value of hdmi_in1_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3298: Using initial value of hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3326: Using initial value of hdmi_in1_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3331: Using initial value of hdmi_in1_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3417: Using initial value of hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3552: Using initial value of hdmi_in1_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3553: Using initial value of hdmi_in1_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3711: Using initial value of hdmi_in1_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3712: Using initial value of hdmi_in1_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3840: Using initial value of hdmi_in1_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3841: Using initial value of hdmi_in1_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3855: Using initial value of hdmi_in1_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3878: Using initial value of litedramport2_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3879: Using initial value of litedramport2_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3882: Using initial value of litedramport2_rdata_first0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3883: Using initial value of litedramport2_rdata_last0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3887: Using initial value of litedramport0_cmd_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3888: Using initial value of litedramport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3889: Using initial value of litedramport0_cmd_payload_we1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3986: Using initial value of litedramport1_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3987: Using initial value of litedramport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3992: Using initial value of litedramportconverter0_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3993: Using initial value of litedramportconverter0_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4007: Using initial value of litedramportconverter0_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4082: Using initial value of hdmi_out0_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4100: Using initial value of hdmi_out0_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4101: Using initial value of hdmi_out0_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4268: Using initial value of hdmi_out0_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4312: Using initial value of hdmi_out0_driver_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4315: Using initial value of hdmi_out0_driver_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4330: Using initial value of hdmi_out0_driver_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4333: Using initial value of hdmi_out0_driver_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4449: Using initial value of hdmi_out0_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4450: Using initial value of hdmi_out0_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4456: Using initial value of hdmi_out0_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4457: Using initial value of hdmi_out0_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4471: Using initial value of hdmi_out0_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4489: Using initial value of hdmi_out0_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4490: Using initial value of hdmi_out0_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4504: Using initial value of hdmi_out0_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4522: Using initial value of hdmi_out0_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4523: Using initial value of hdmi_out0_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4537: Using initial value of hdmi_out0_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4647: Using initial value of litedramport3_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4648: Using initial value of litedramport3_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4651: Using initial value of litedramport3_rdata_first0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4652: Using initial value of litedramport3_rdata_last0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4656: Using initial value of litedramport2_cmd_first1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4657: Using initial value of litedramport2_cmd_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4658: Using initial value of litedramport2_cmd_payload_we1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4755: Using initial value of litedramport3_rdata_first1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4756: Using initial value of litedramport3_rdata_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4761: Using initial value of litedramportconverter1_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4762: Using initial value of litedramportconverter1_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4776: Using initial value of litedramportconverter1_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4851: Using initial value of hdmi_out1_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4869: Using initial value of hdmi_out1_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4870: Using initial value of hdmi_out1_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5037: Using initial value of hdmi_out1_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5173: Using initial value of hdmi_out1_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5174: Using initial value of hdmi_out1_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5180: Using initial value of hdmi_out1_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5181: Using initial value of hdmi_out1_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5195: Using initial value of hdmi_out1_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5213: Using initial value of hdmi_out1_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5214: Using initial value of hdmi_out1_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5228: Using initial value of hdmi_out1_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5246: Using initial value of hdmi_out1_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5247: Using initial value of hdmi_out1_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5261: Using initial value of hdmi_out1_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5369: Using initial value of wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5370: Using initial value of wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5373: Using initial value of rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5374: Using initial value of rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5392: Using initial value of encoder_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5423: Using initial value of encoder_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5497: Using initial value of encoderbuffer_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5553: Using initial value of encoder_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5554: Using initial value of encoder_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5568: Using initial value of encoder_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5586: Using initial value of encoder_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5587: Using initial value of encoder_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5601: Using initial value of encoder_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5619: Using initial value of encoder_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5620: Using initial value of encoder_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5634: Using initial value of encoder_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5652: Using initial value of encoder_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5664: Using initial value of encoder_output_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5665: Using initial value of encoder_output_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5681: Using initial value of encoder_output_fifo_replace since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25346: Signal <mem> in initial block is partially initialized.
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7358: Assignment to encoderbuffer_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7359: Assignment to encoderbuffer_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7398: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7399: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7403: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7471: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7472: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7536: Assignment to hdmi2usbsoc_ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7537: Assignment to hdmi2usbsoc_ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7540: Assignment to hdmi2usbsoc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7541: Assignment to hdmi2usbsoc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7597: Assignment to hdmi2usbsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7612: Assignment to hdmi2usbsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7877: Assignment to hdmi2usbsoc_sdram_bankmachine0_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7878: Assignment to hdmi2usbsoc_sdram_bankmachine0_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8007: Assignment to hdmi2usbsoc_sdram_bankmachine1_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8008: Assignment to hdmi2usbsoc_sdram_bankmachine1_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8137: Assignment to hdmi2usbsoc_sdram_bankmachine2_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8138: Assignment to hdmi2usbsoc_sdram_bankmachine2_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8267: Assignment to hdmi2usbsoc_sdram_bankmachine3_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8268: Assignment to hdmi2usbsoc_sdram_bankmachine3_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8397: Assignment to hdmi2usbsoc_sdram_bankmachine4_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8398: Assignment to hdmi2usbsoc_sdram_bankmachine4_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8527: Assignment to hdmi2usbsoc_sdram_bankmachine5_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8528: Assignment to hdmi2usbsoc_sdram_bankmachine5_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8657: Assignment to hdmi2usbsoc_sdram_bankmachine6_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8658: Assignment to hdmi2usbsoc_sdram_bankmachine6_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8787: Assignment to hdmi2usbsoc_sdram_bankmachine7_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8788: Assignment to hdmi2usbsoc_sdram_bankmachine7_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8924: Assignment to hdmi2usbsoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8961: Assignment to hdmi2usbsoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9194: Assignment to litedramport2_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9195: Assignment to litedramport3_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9196: Assignment to wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9198: Assignment to litedramport0_rdata_valid0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9199: Assignment to litedramport1_rdata_valid0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9238: Assignment to litedramport0_rdata_payload_data0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9239: Assignment to litedramport1_rdata_payload_data0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9292: Assignment to litedramport2_cmd_first0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9293: Assignment to litedramport2_cmd_last0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9336: Assignment to litedramport2_rdata_ready0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9402: Assignment to litedramportconverter0_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9408: Assignment to litedramportconverter0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9409: Assignment to litedramportconverter0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9430: Assignment to litedramportconverter0_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9445: Assignment to litedramportconverter0_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9446: Assignment to litedramportconverter0_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9477: Assignment to litedramportconverter0_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9527: Assignment to litedramport3_cmd_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9528: Assignment to litedramport3_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9571: Assignment to litedramport3_rdata_ready0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9637: Assignment to litedramportconverter1_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9643: Assignment to litedramportconverter1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9644: Assignment to litedramportconverter1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9665: Assignment to litedramportconverter1_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9680: Assignment to litedramportconverter1_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9681: Assignment to litedramportconverter1_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9712: Assignment to litedramportconverter1_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9744: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9745: Assignment to hdmi2usbsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9812: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9816: Assignment to hdmi2usbsoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9909: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9910: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9912: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9913: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9916: Assignment to ethphy_liteethphygmiimiitx_sink_sink_first1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9917: Assignment to ethphy_liteethphygmiimiitx_sink_sink_last1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9919: Assignment to ethphy_liteethphygmiimiitx_sink_sink_payload_last_be1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9920: Assignment to ethphy_liteethphygmiimiitx_sink_sink_payload_error1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9936: Assignment to ethphy_liteethphygmiimiitx_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9937: Assignment to ethphy_liteethphygmiimiitx_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9962: Assignment to ethphy_liteethphygmiimiitx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10000: Assignment to ethphy_liteethphygmiimiirx_gmii_rx_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10030: Assignment to ethphy_liteethphygmiimiirx_converter_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10324: Assignment to ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10457: Assignment to ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10503: Assignment to ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10504: Assignment to ethmac_crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10505: Assignment to ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10675: Assignment to ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10809: Assignment to ethmac_tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10813: Assignment to ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10900: Assignment to ethmac_writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10943: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10946: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10950: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10953: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10978: Assignment to ethmac_writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10979: Assignment to ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11094: Assignment to ethmac_reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11095: Assignment to ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11181: Assignment to ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11182: Assignment to ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11184: Assignment to ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11185: Assignment to ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11186: Assignment to ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11188: Assignment to ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11189: Assignment to ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11191: Assignment to ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11192: Assignment to ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11193: Assignment to ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11199: Assignment to ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11200: Assignment to ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11206: Assignment to ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11207: Assignment to ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11245: Assignment to hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11246: Assignment to hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11248: Assignment to hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11249: Assignment to hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11261: Assignment to hdmi_in0_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11262: Assignment to hdmi_in0_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11266: Assignment to hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11268: Assignment to hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11554: Assignment to hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11581: Assignment to hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11587: Assignment to hdmi_in0_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11589: Assignment to hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11602: Assignment to hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11603: Assignment to hdmi_in0_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11604: Assignment to hdmi_in0_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11658: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11668: Assignment to hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11679: Assignment to hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11727: Assignment to hdmi_in0_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11728: Assignment to hdmi_in0_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11812: Assignment to hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11813: Assignment to hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11815: Assignment to hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11816: Assignment to hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11828: Assignment to hdmi_in1_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11829: Assignment to hdmi_in1_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11833: Assignment to hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11835: Assignment to hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12121: Assignment to hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12148: Assignment to hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12154: Assignment to hdmi_in1_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12156: Assignment to hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12169: Assignment to hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12170: Assignment to hdmi_in1_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12171: Assignment to hdmi_in1_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12225: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12235: Assignment to hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12246: Assignment to hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12294: Assignment to hdmi_in1_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12295: Assignment to hdmi_in1_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12420: Assignment to hdmi_out0_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12421: Assignment to hdmi_out0_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12434: Assignment to hdmi_out0_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12502: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12503: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12507: Assignment to hdmi_out0_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12508: Assignment to hdmi_out0_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12510: Assignment to litedramport1_cmd_payload_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12540: Assignment to hdmi_out0_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12557: Assignment to hdmi_out0_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12590: Assignment to hdmi_out0_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12592: Assignment to hdmi_out0_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12593: Assignment to hdmi_out0_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12658: Assignment to hdmi_out0_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12659: Assignment to hdmi_out0_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12685: Assignment to hdmi_out0_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12686: Assignment to hdmi_out0_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12712: Assignment to hdmi_out0_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12713: Assignment to hdmi_out0_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12734: Assignment to hdmi_out0_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12818: Assignment to hdmi_out1_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12819: Assignment to hdmi_out1_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12832: Assignment to hdmi_out1_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12900: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12901: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12905: Assignment to hdmi_out1_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12906: Assignment to hdmi_out1_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12908: Assignment to litedramport3_cmd_payload_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12938: Assignment to hdmi_out1_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12955: Assignment to hdmi_out1_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12988: Assignment to hdmi_out1_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12990: Assignment to hdmi_out1_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12991: Assignment to hdmi_out1_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13051: Assignment to hdmi_out1_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13052: Assignment to hdmi_out1_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13078: Assignment to hdmi_out1_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13079: Assignment to hdmi_out1_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13105: Assignment to hdmi_out1_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13106: Assignment to hdmi_out1_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13127: Assignment to hdmi_out1_busy ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13147: Result of 29-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13155: Assignment to rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13385: Assignment to encoder_sink_sink_first1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13386: Assignment to encoder_sink_sink_last1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13435: Assignment to encoder_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13436: Assignment to encoder_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13462: Assignment to encoder_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13463: Assignment to encoder_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13489: Assignment to encoder_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13490: Assignment to encoder_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13510: Assignment to encoder_output_fifo_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13551: Assignment to encoder_streamer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13552: Assignment to encoder_streamer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13588: Assignment to hdmi2usbsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13589: Assignment to hdmi2usbsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13593: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13621: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13622: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13624: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13625: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13626: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13632: Assignment to hdmi2usbsoc_hdmi2usbsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13633: Assignment to hdmi2usbsoc_hdmi2usbsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13636: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13639: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13640: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13642: Assignment to hdmi2usbsoc_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13643: Assignment to hdmi2usbsoc_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13645: Assignment to hdmi2usbsoc_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13646: Assignment to hdmi2usbsoc_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13647: Assignment to hdmi2usbsoc_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13667: Assignment to encoder_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13668: Assignment to encoder_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13698: Assignment to hdmi2usbsoc_csrbank0_done_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13699: Assignment to hdmi2usbsoc_csrbank0_done_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13713: Assignment to hdmi2usbsoc_csrbank1_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13714: Assignment to hdmi2usbsoc_csrbank1_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13715: Assignment to hdmi2usbsoc_csrbank1_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13716: Assignment to hdmi2usbsoc_csrbank1_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13717: Assignment to hdmi2usbsoc_csrbank1_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13718: Assignment to hdmi2usbsoc_csrbank1_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13719: Assignment to hdmi2usbsoc_csrbank1_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13720: Assignment to hdmi2usbsoc_csrbank1_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13721: Assignment to hdmi2usbsoc_csrbank1_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13722: Assignment to hdmi2usbsoc_csrbank1_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13723: Assignment to ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13724: Assignment to ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13729: Assignment to ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13731: Assignment to hdmi2usbsoc_csrbank1_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13732: Assignment to hdmi2usbsoc_csrbank1_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13739: Assignment to ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13740: Assignment to ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13745: Assignment to hdmi2usbsoc_csrbank1_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13746: Assignment to hdmi2usbsoc_csrbank1_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13764: Assignment to hdmi2usbsoc_csrbank2_mode_detection_mode_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13765: Assignment to hdmi2usbsoc_csrbank2_mode_detection_mode_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13770: Assignment to hdmi2usbsoc_csrbank2_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13771: Assignment to hdmi2usbsoc_csrbank2_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13789: Assignment to hdmi2usbsoc_csrbank3_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13790: Assignment to hdmi2usbsoc_csrbank3_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13795: Assignment to hdmi2usbsoc_csrbank3_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13796: Assignment to hdmi2usbsoc_csrbank3_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13799: Assignment to hdmi2usbsoc_csrbank3_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13800: Assignment to hdmi2usbsoc_csrbank3_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13801: Assignment to hdmi2usbsoc_csrbank3_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13802: Assignment to hdmi2usbsoc_csrbank3_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13807: Assignment to hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13809: Assignment to hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13811: Assignment to hdmi2usbsoc_csrbank3_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13812: Assignment to hdmi2usbsoc_csrbank3_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13815: Assignment to hdmi2usbsoc_csrbank3_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13816: Assignment to hdmi2usbsoc_csrbank3_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13817: Assignment to hdmi2usbsoc_csrbank3_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13818: Assignment to hdmi2usbsoc_csrbank3_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13819: Assignment to hdmi_in0_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13821: Assignment to hdmi2usbsoc_csrbank3_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13822: Assignment to hdmi2usbsoc_csrbank3_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13823: Assignment to hdmi2usbsoc_csrbank3_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13824: Assignment to hdmi2usbsoc_csrbank3_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13825: Assignment to hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13827: Assignment to hdmi2usbsoc_csrbank3_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13828: Assignment to hdmi2usbsoc_csrbank3_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13829: Assignment to hdmi2usbsoc_csrbank3_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13830: Assignment to hdmi2usbsoc_csrbank3_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13831: Assignment to hdmi2usbsoc_csrbank3_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13832: Assignment to hdmi2usbsoc_csrbank3_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13835: Assignment to hdmi2usbsoc_csrbank3_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13836: Assignment to hdmi2usbsoc_csrbank3_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13837: Assignment to hdmi2usbsoc_csrbank3_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13838: Assignment to hdmi2usbsoc_csrbank3_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13839: Assignment to hdmi_in0_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13841: Assignment to hdmi2usbsoc_csrbank3_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13842: Assignment to hdmi2usbsoc_csrbank3_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13843: Assignment to hdmi2usbsoc_csrbank3_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13844: Assignment to hdmi2usbsoc_csrbank3_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13845: Assignment to hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13847: Assignment to hdmi2usbsoc_csrbank3_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13848: Assignment to hdmi2usbsoc_csrbank3_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13849: Assignment to hdmi2usbsoc_csrbank3_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13850: Assignment to hdmi2usbsoc_csrbank3_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13851: Assignment to hdmi2usbsoc_csrbank3_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13852: Assignment to hdmi2usbsoc_csrbank3_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13855: Assignment to hdmi2usbsoc_csrbank3_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13856: Assignment to hdmi2usbsoc_csrbank3_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13857: Assignment to hdmi2usbsoc_csrbank3_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13858: Assignment to hdmi2usbsoc_csrbank3_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13859: Assignment to hdmi_in0_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13861: Assignment to hdmi2usbsoc_csrbank3_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13862: Assignment to hdmi2usbsoc_csrbank3_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13863: Assignment to hdmi2usbsoc_csrbank3_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13864: Assignment to hdmi2usbsoc_csrbank3_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13865: Assignment to hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13867: Assignment to hdmi2usbsoc_csrbank3_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13868: Assignment to hdmi2usbsoc_csrbank3_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13869: Assignment to hdmi2usbsoc_csrbank3_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13870: Assignment to hdmi2usbsoc_csrbank3_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13871: Assignment to hdmi2usbsoc_csrbank3_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13872: Assignment to hdmi2usbsoc_csrbank3_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13873: Assignment to hdmi2usbsoc_csrbank3_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13874: Assignment to hdmi2usbsoc_csrbank3_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13875: Assignment to hdmi2usbsoc_csrbank3_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13876: Assignment to hdmi2usbsoc_csrbank3_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13877: Assignment to hdmi2usbsoc_csrbank3_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13878: Assignment to hdmi2usbsoc_csrbank3_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13879: Assignment to hdmi2usbsoc_csrbank3_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13880: Assignment to hdmi2usbsoc_csrbank3_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13881: Assignment to hdmi2usbsoc_csrbank3_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13882: Assignment to hdmi2usbsoc_csrbank3_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13883: Assignment to hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13913: Assignment to hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13914: Assignment to hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13920: Assignment to hdmi_in0_edid_storage ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13963: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13970: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13977: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13991: Assignment to hdmi2usbsoc_csrbank4_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13992: Assignment to hdmi2usbsoc_csrbank4_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13997: Assignment to hdmi2usbsoc_csrbank4_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13998: Assignment to hdmi2usbsoc_csrbank4_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14001: Assignment to hdmi2usbsoc_csrbank4_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14002: Assignment to hdmi2usbsoc_csrbank4_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14003: Assignment to hdmi2usbsoc_csrbank4_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14004: Assignment to hdmi2usbsoc_csrbank4_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14009: Assignment to hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14011: Assignment to hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14013: Assignment to hdmi2usbsoc_csrbank4_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14014: Assignment to hdmi2usbsoc_csrbank4_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14017: Assignment to hdmi2usbsoc_csrbank4_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14018: Assignment to hdmi2usbsoc_csrbank4_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14019: Assignment to hdmi2usbsoc_csrbank4_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14020: Assignment to hdmi2usbsoc_csrbank4_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14021: Assignment to hdmi_in1_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14023: Assignment to hdmi2usbsoc_csrbank4_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14024: Assignment to hdmi2usbsoc_csrbank4_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14025: Assignment to hdmi2usbsoc_csrbank4_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14026: Assignment to hdmi2usbsoc_csrbank4_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14027: Assignment to hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14029: Assignment to hdmi2usbsoc_csrbank4_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14030: Assignment to hdmi2usbsoc_csrbank4_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14031: Assignment to hdmi2usbsoc_csrbank4_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14032: Assignment to hdmi2usbsoc_csrbank4_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14033: Assignment to hdmi2usbsoc_csrbank4_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14034: Assignment to hdmi2usbsoc_csrbank4_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14037: Assignment to hdmi2usbsoc_csrbank4_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14038: Assignment to hdmi2usbsoc_csrbank4_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14039: Assignment to hdmi2usbsoc_csrbank4_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14040: Assignment to hdmi2usbsoc_csrbank4_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14041: Assignment to hdmi_in1_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14043: Assignment to hdmi2usbsoc_csrbank4_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14044: Assignment to hdmi2usbsoc_csrbank4_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14045: Assignment to hdmi2usbsoc_csrbank4_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14046: Assignment to hdmi2usbsoc_csrbank4_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14047: Assignment to hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14049: Assignment to hdmi2usbsoc_csrbank4_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14050: Assignment to hdmi2usbsoc_csrbank4_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14051: Assignment to hdmi2usbsoc_csrbank4_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14052: Assignment to hdmi2usbsoc_csrbank4_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14053: Assignment to hdmi2usbsoc_csrbank4_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14054: Assignment to hdmi2usbsoc_csrbank4_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14057: Assignment to hdmi2usbsoc_csrbank4_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14058: Assignment to hdmi2usbsoc_csrbank4_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14059: Assignment to hdmi2usbsoc_csrbank4_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14060: Assignment to hdmi2usbsoc_csrbank4_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14061: Assignment to hdmi_in1_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14063: Assignment to hdmi2usbsoc_csrbank4_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14064: Assignment to hdmi2usbsoc_csrbank4_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14065: Assignment to hdmi2usbsoc_csrbank4_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14066: Assignment to hdmi2usbsoc_csrbank4_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14067: Assignment to hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14069: Assignment to hdmi2usbsoc_csrbank4_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14070: Assignment to hdmi2usbsoc_csrbank4_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14071: Assignment to hdmi2usbsoc_csrbank4_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14072: Assignment to hdmi2usbsoc_csrbank4_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14073: Assignment to hdmi2usbsoc_csrbank4_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14074: Assignment to hdmi2usbsoc_csrbank4_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14075: Assignment to hdmi2usbsoc_csrbank4_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14076: Assignment to hdmi2usbsoc_csrbank4_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14077: Assignment to hdmi2usbsoc_csrbank4_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14078: Assignment to hdmi2usbsoc_csrbank4_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14079: Assignment to hdmi2usbsoc_csrbank4_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14080: Assignment to hdmi2usbsoc_csrbank4_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14081: Assignment to hdmi2usbsoc_csrbank4_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14082: Assignment to hdmi2usbsoc_csrbank4_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14083: Assignment to hdmi2usbsoc_csrbank4_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14084: Assignment to hdmi2usbsoc_csrbank4_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14085: Assignment to hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14115: Assignment to hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14116: Assignment to hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14122: Assignment to hdmi_in1_edid_storage ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14165: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14172: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14179: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14185: Assignment to hdmi_out0_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14187: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14188: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14189: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14190: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14191: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14192: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14193: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14194: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14249: Assignment to hdmi_out0_driver_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14251: Assignment to hdmi_out0_driver_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14253: Assignment to hdmi2usbsoc_csrbank5_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14254: Assignment to hdmi2usbsoc_csrbank5_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14259: Assignment to hdmi2usbsoc_csrbank5_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14260: Assignment to hdmi2usbsoc_csrbank5_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14261: Assignment to hdmi2usbsoc_csrbank5_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14262: Assignment to hdmi2usbsoc_csrbank5_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14267: Assignment to hdmi_out0_driver_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14269: Assignment to hdmi_out0_driver_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14271: Assignment to hdmi2usbsoc_csrbank5_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14272: Assignment to hdmi2usbsoc_csrbank5_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14332: Assignment to hdmi_out1_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14334: Assignment to hdmi2usbsoc_csrbank6_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14335: Assignment to hdmi2usbsoc_csrbank6_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14336: Assignment to hdmi2usbsoc_csrbank6_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14337: Assignment to hdmi2usbsoc_csrbank6_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14338: Assignment to hdmi2usbsoc_csrbank6_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14339: Assignment to hdmi2usbsoc_csrbank6_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14340: Assignment to hdmi2usbsoc_csrbank6_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14341: Assignment to hdmi2usbsoc_csrbank6_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14435: Assignment to hdmi2usbsoc_csrbank7_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14436: Assignment to hdmi2usbsoc_csrbank7_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14437: Assignment to hdmi2usbsoc_csrbank7_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14438: Assignment to hdmi2usbsoc_csrbank7_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14439: Assignment to hdmi2usbsoc_csrbank7_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14440: Assignment to hdmi2usbsoc_csrbank7_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14441: Assignment to hdmi2usbsoc_csrbank7_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14442: Assignment to hdmi2usbsoc_csrbank7_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14443: Assignment to hdmi2usbsoc_csrbank7_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14444: Assignment to hdmi2usbsoc_csrbank7_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14445: Assignment to hdmi2usbsoc_csrbank7_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14446: Assignment to hdmi2usbsoc_csrbank7_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14447: Assignment to hdmi2usbsoc_csrbank7_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14448: Assignment to hdmi2usbsoc_csrbank7_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14449: Assignment to hdmi2usbsoc_csrbank7_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14450: Assignment to hdmi2usbsoc_csrbank7_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14451: Assignment to hdmi2usbsoc_csrbank7_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14452: Assignment to hdmi2usbsoc_csrbank7_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14453: Assignment to hdmi2usbsoc_csrbank7_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14454: Assignment to hdmi2usbsoc_csrbank7_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14455: Assignment to hdmi2usbsoc_csrbank7_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14456: Assignment to hdmi2usbsoc_csrbank7_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14457: Assignment to hdmi2usbsoc_csrbank7_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14458: Assignment to hdmi2usbsoc_csrbank7_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14459: Assignment to hdmi2usbsoc_csrbank7_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14460: Assignment to hdmi2usbsoc_csrbank7_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14461: Assignment to hdmi2usbsoc_csrbank7_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14462: Assignment to hdmi2usbsoc_csrbank7_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14463: Assignment to hdmi2usbsoc_csrbank7_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14464: Assignment to hdmi2usbsoc_csrbank7_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14465: Assignment to hdmi2usbsoc_csrbank7_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14466: Assignment to hdmi2usbsoc_csrbank7_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14467: Assignment to hdmi2usbsoc_csrbank7_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14468: Assignment to hdmi2usbsoc_csrbank7_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14469: Assignment to hdmi2usbsoc_csrbank7_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14470: Assignment to hdmi2usbsoc_csrbank7_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14471: Assignment to hdmi2usbsoc_csrbank7_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14472: Assignment to hdmi2usbsoc_csrbank7_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14473: Assignment to hdmi2usbsoc_csrbank7_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14474: Assignment to hdmi2usbsoc_csrbank7_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14475: Assignment to hdmi2usbsoc_csrbank7_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14476: Assignment to hdmi2usbsoc_csrbank7_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14477: Assignment to hdmi2usbsoc_csrbank7_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14478: Assignment to hdmi2usbsoc_csrbank7_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14479: Assignment to hdmi2usbsoc_csrbank7_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14480: Assignment to hdmi2usbsoc_csrbank7_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14481: Assignment to hdmi2usbsoc_csrbank7_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14482: Assignment to hdmi2usbsoc_csrbank7_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14483: Assignment to hdmi2usbsoc_csrbank7_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14484: Assignment to hdmi2usbsoc_csrbank7_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14485: Assignment to hdmi2usbsoc_csrbank7_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14486: Assignment to hdmi2usbsoc_csrbank7_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14487: Assignment to hdmi2usbsoc_csrbank7_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14488: Assignment to hdmi2usbsoc_csrbank7_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14489: Assignment to hdmi2usbsoc_csrbank7_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14490: Assignment to hdmi2usbsoc_csrbank7_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14491: Assignment to hdmi2usbsoc_csrbank7_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14492: Assignment to hdmi2usbsoc_csrbank7_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14493: Assignment to hdmi2usbsoc_csrbank7_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14494: Assignment to hdmi2usbsoc_csrbank7_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14495: Assignment to hdmi2usbsoc_csrbank7_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14496: Assignment to hdmi2usbsoc_csrbank7_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14497: Assignment to hdmi2usbsoc_csrbank7_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14498: Assignment to hdmi2usbsoc_csrbank7_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14499: Assignment to hdmi2usbsoc_csrbank7_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14500: Assignment to hdmi2usbsoc_csrbank7_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14501: Assignment to hdmi2usbsoc_csrbank7_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14502: Assignment to hdmi2usbsoc_csrbank7_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14503: Assignment to hdmi2usbsoc_csrbank7_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14504: Assignment to hdmi2usbsoc_csrbank7_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14505: Assignment to hdmi2usbsoc_csrbank7_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14506: Assignment to hdmi2usbsoc_csrbank7_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14507: Assignment to hdmi2usbsoc_csrbank7_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14508: Assignment to hdmi2usbsoc_csrbank7_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14509: Assignment to hdmi2usbsoc_csrbank7_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14510: Assignment to hdmi2usbsoc_csrbank7_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14511: Assignment to hdmi2usbsoc_csrbank7_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14512: Assignment to hdmi2usbsoc_csrbank7_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14513: Assignment to hdmi2usbsoc_csrbank7_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14514: Assignment to hdmi2usbsoc_csrbank7_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14515: Assignment to hdmi2usbsoc_csrbank7_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14516: Assignment to hdmi2usbsoc_csrbank7_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14517: Assignment to hdmi2usbsoc_csrbank7_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14518: Assignment to hdmi2usbsoc_csrbank7_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14519: Assignment to hdmi2usbsoc_csrbank7_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14520: Assignment to hdmi2usbsoc_csrbank7_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14521: Assignment to hdmi2usbsoc_csrbank7_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14522: Assignment to hdmi2usbsoc_csrbank7_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14572: Assignment to hdmi2usbsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14588: Assignment to hdmi2usbsoc_csrbank8_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14589: Assignment to hdmi2usbsoc_csrbank8_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14590: Assignment to hdmi2usbsoc_csrbank8_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14591: Assignment to hdmi2usbsoc_csrbank8_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14592: Assignment to hdmi2usbsoc_csrbank8_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14593: Assignment to hdmi2usbsoc_csrbank8_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14594: Assignment to hdmi2usbsoc_csrbank8_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14595: Assignment to hdmi2usbsoc_csrbank8_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14598: Assignment to hdmi2usbsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14614: Assignment to hdmi2usbsoc_csrbank8_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14615: Assignment to hdmi2usbsoc_csrbank8_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14616: Assignment to hdmi2usbsoc_csrbank8_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14617: Assignment to hdmi2usbsoc_csrbank8_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14618: Assignment to hdmi2usbsoc_csrbank8_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14619: Assignment to hdmi2usbsoc_csrbank8_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14620: Assignment to hdmi2usbsoc_csrbank8_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14621: Assignment to hdmi2usbsoc_csrbank8_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14622: Assignment to hdmi2usbsoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14624: Assignment to hdmi2usbsoc_csrbank8_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14625: Assignment to hdmi2usbsoc_csrbank8_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14626: Assignment to hdmi2usbsoc_csrbank8_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14627: Assignment to hdmi2usbsoc_csrbank8_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14628: Assignment to hdmi2usbsoc_csrbank8_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14629: Assignment to hdmi2usbsoc_csrbank8_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14630: Assignment to hdmi2usbsoc_csrbank8_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14631: Assignment to hdmi2usbsoc_csrbank8_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14632: Assignment to hdmi2usbsoc_csrbank8_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14633: Assignment to hdmi2usbsoc_csrbank8_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14634: Assignment to hdmi2usbsoc_csrbank8_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14635: Assignment to hdmi2usbsoc_csrbank8_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14636: Assignment to hdmi2usbsoc_csrbank8_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14637: Assignment to hdmi2usbsoc_csrbank8_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14682: Assignment to hdmi2usbsoc_csrbank9_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14683: Assignment to hdmi2usbsoc_csrbank9_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14710: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14712: Assignment to hdmi2usbsoc_csrbank10_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14713: Assignment to hdmi2usbsoc_csrbank10_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14714: Assignment to hdmi2usbsoc_csrbank10_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14715: Assignment to hdmi2usbsoc_csrbank10_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14716: Assignment to hdmi2usbsoc_csrbank10_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14717: Assignment to hdmi2usbsoc_csrbank10_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14718: Assignment to hdmi2usbsoc_csrbank10_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14719: Assignment to hdmi2usbsoc_csrbank10_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14720: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14721: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14747: Assignment to hdmi2usbsoc_csrbank11_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14748: Assignment to hdmi2usbsoc_csrbank11_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14749: Assignment to hdmi2usbsoc_csrbank11_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14750: Assignment to hdmi2usbsoc_csrbank11_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14751: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 14752: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16716: Assignment to encoder_fdct_data_d5 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16894: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16882: Assignment to ethphy_liteethphygmiimiirx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17070: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_er ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17223: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17322: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17421: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17673: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17689: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17698: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17707: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17167: Assignment to hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18243: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18342: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18441: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18693: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18709: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18718: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18727: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18187: Assignment to hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 19457: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 19458: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 19459: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 19466: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 19475: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 19484: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 19207: Assignment to hdmi_out0_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 19916: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 19917: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 19918: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 19925: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 19934: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 19943: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 19666: Assignment to hdmi_out1_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 20167: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 20134: Assignment to hdmi2usbsoc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 20207: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 20208: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 20352: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 20372: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 22433: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 22683: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 20197: Assignment to encoder_reader_base_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25376: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25390: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=4'b1001,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25441: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25444: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25453: Assignment to hdmi2usbsoc_crg_unbuf_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26617: Assignment to hdmi2usbsoc_sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26631: Assignment to hdmi2usbsoc_sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26645: Assignment to hdmi2usbsoc_sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26659: Assignment to hdmi2usbsoc_sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26673: Assignment to hdmi2usbsoc_sdram_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26687: Assignment to hdmi2usbsoc_sdram_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26701: Assignment to hdmi2usbsoc_sdram_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26715: Assignment to hdmi2usbsoc_sdram_bankmachine7_wrport_dat_r ignored, since the identifier is never used

Elaborating module <BUFGMUX>.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26773: Assignment to ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26789: Assignment to ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26805: Assignment to ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26819: Assignment to ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26835: Assignment to ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26851: Assignment to ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26865: Assignment to ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27215: Assignment to hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27229: Assignment to hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27243: Assignment to hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27259: Assignment to hdmi_in0_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27273: Assignment to hdmi_in0_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27623: Assignment to hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27637: Assignment to hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27651: Assignment to hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27667: Assignment to hdmi_in1_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27681: Assignment to hdmi_in1_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27697: Assignment to litedramportcdc0_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27713: Assignment to litedramportcdc0_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27727: Assignment to litedramportconverter0_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27743: Assignment to hdmi_out0_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27760: Assignment to hdmi_out0_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=2.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28068: Assignment to hdmi_out0_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28082: Assignment to hdmi_out0_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28096: Assignment to hdmi_out0_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28112: Assignment to litedramportcdc1_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28128: Assignment to litedramportcdc1_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28142: Assignment to litedramportconverter1_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28158: Assignment to hdmi_out1_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28175: Assignment to hdmi_out1_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28437: Assignment to hdmi_out1_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28451: Assignment to hdmi_out1_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28465: Assignment to hdmi_out1_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28479: Assignment to encoder_reader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28495: Assignment to encoder_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28509: Assignment to encoderbuffer_write_port_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28523: Assignment to encoder_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28537: Assignment to encoder_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28551: Assignment to encoder_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28568: Assignment to encoder_output_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <wb_async_reg>.
WARNING:HDLCompiler:189 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28572: Size mismatch in connection of port <wbm_adr_i>. Formal port size is 32-bit while actual signal size is 30-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28589: Size mismatch in connection of port <wbs_adr_o>. Formal port size is 32-bit while actual signal size is 30-bit.
Going to vhdl side to elaborate module JpegEnc

Elaborating entity <JpegEnc> (architecture <RTL>) from library <work>.

Elaborating entity <HostIF> (architecture <RTL>) from library <work>.

Elaborating entity <CtrlSM> (architecture <RTL>) from library <work>.

Elaborating entity <SingleSM> (architecture <SingleSM_rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/SingleSM.vhd" Line 139. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/CtrlSM.vhd" Line 339. Case statement is complete. others clause is never selected

Elaborating entity <FDCT> (architecture <RTL>) from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FDCT.vhd" Line 213: Assignment to fram1_q_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FDCT.vhd" Line 232: Assignment to rd_en_d1 ignored, since the identifier is never used

Elaborating entity <MDCT> (architecture <RTL>) from library <work>.

Elaborating entity <DCT1D> (architecture <RTL>) from library <work>.

Elaborating entity <DCT2D> (architecture <RTL>) from library <work>.

Elaborating entity <RAM> (architecture <RTL>) from library <work>.

Elaborating entity <DBUFCTL> (architecture <RTL>) from library <work>.

Elaborating entity <ROME> (architecture <RTL>) from library <work>.

Elaborating entity <ROMO> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FIFO.vhd" Line 171: Assignment to ramenr ignored, since the identifier is never used

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <ZZ_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <zigzag> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.

Elaborating entity <QUANT_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <quantizer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <r_divider> (architecture <rtl>) from library <work>.

Elaborating entity <ROMR> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RLE_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <rle> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RLE.vhd" Line 120: Assignment to wr_cnt_d1 ignored, since the identifier is never used

Elaborating entity <RleDoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RLE_TOP.vhd" Line 239: Assignment to huf_dval_p0 ignored, since the identifier is never used

Elaborating entity <Huffman> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/Huffman.vhd" Line 167: Assignment to vlc_vld ignored, since the identifier is never used

Elaborating entity <DC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DoubleFifo.vhd" Line 180: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/Huffman.vhd" Line 342: Assignment to vli_d ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/Huffman.vhd" Line 537. Case statement is complete. others clause is never selected

Elaborating entity <ByteStuffer> (architecture <RTL>) from library <work>.

Elaborating entity <JFIFGen> (architecture <RTL>) from library <work>.
Going to verilog side to elaborate module HeaderRam

Elaborating module <HeaderRam>.
Reading initialization file \"home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/header.hex\".
WARNING:HDLCompiler:1670 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/HeaderRAM.v" Line 41: Signal <mem> in initial block is partially initialized.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/JFIFGen.vhd" Line 245: Assignment to rd_cnt_d2 ignored, since the identifier is never used

Elaborating entity <OutMux> (architecture <RTL>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28599: Size mismatch in connection of port <OPB_ABus>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28634: Assignment to encoder_streamer_fifo_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module fx2_jpeg_streamer

Elaborating entity <fx2_jpeg_streamer> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 155. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 83: Assignment to packet_sent ignored, since the identifier is never used
Back to verilog to continue elaboration

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 28839: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5708: Net <encoder[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_in0_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in0_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <litedramportcdc0_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <litedramportcdc0_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <litedramportcdc0_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <litedramportcdc0_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <litedramportcdc1_cmd_fifo_graycounter2_q>.
    Set property "register_balancing = no" for signal <litedramportcdc1_cmd_fifo_graycounter3_q>.
    Set property "register_balancing = no" for signal <litedramportcdc1_rdata_fifo_graycounter2_q>.
    Set property "register_balancing = no" for signal <litedramportcdc1_rdata_fifo_graycounter3_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <encoder_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <encoder_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <encoder_streamer_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <encoder_streamer_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl116_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl116_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl116_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl116_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl117_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl117_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl117_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl117_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl118_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl118_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl118_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl118_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl119_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl119_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl119_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl119_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl120_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl120_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl120_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl120_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl121_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl121_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl121_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl121_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl124_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl124_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl124_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl124_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl125_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl125_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl125_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl125_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl126_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl126_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl126_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl126_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl127_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl127_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl127_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl127_regs1>.
    Set property "KEEP = TRUE" for signal <encoder_clk>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "KEEP = TRUE" for signal <usb_clk>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl114_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl114_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl114_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl114_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl115_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl115_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl115_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl115_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl122_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl122_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl122_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl122_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl123_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl123_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl123_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl123_regs1>.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_rx_er> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out0_scl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out0_sda> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fx2_flaga> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" line 25307: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" line 25307: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" line 25307: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" line 25307: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" line 25307: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" line 25307: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" line 28571: Output port <wbm_rty_o> of the instance <wb_async_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" line 28597: Output port <ram_wraddr> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" line 28597: Output port <frame_size> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" line 28597: Output port <OPB_retry> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" line 28597: Output port <OPB_toutSup> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_hdmi2usb_lm32/gateware/top.v" line 28597: Output port <fdct_fifo_dval_o> of the instance <JpegEnc> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'encoder', unconnected in block 'top', is tied to its initial value (00).
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 4096x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x35-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
    Found 512x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 512x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
    Found 2x14-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x11-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x11-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x11-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 512x67-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
    Found 16x66-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
    Found 8x11-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 8x11-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 8x11-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 512x67-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
    Found 16x66-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
    Found 4x27-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 16x66-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 4x6-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Found 2x162-bit dual-port RAM <Mram_storage_28> for signal <storage_28>.
    Found 4096x18-bit dual-port RAM <Mram_storage_29> for signal <storage_29>.
    Found 4x10-bit dual-port RAM <Mram_storage_30> for signal <storage_30>.
    Found 4x10-bit dual-port RAM <Mram_storage_31> for signal <storage_31>.
    Found 4x10-bit dual-port RAM <Mram_storage_32> for signal <storage_32>.
    Found 4x27-bit dual-port RAM <Mram_storage_33> for signal <storage_33>.
    Found 16x66-bit dual-port RAM <Mram_storage_34> for signal <storage_34>.
    Found 4x6-bit dual-port RAM <Mram_storage_35> for signal <storage_35>.
    Found 2x162-bit dual-port RAM <Mram_storage_36> for signal <storage_36>.
    Found 4096x18-bit dual-port RAM <Mram_storage_37> for signal <storage_37>.
    Found 4x10-bit dual-port RAM <Mram_storage_38> for signal <storage_38>.
    Found 4x10-bit dual-port RAM <Mram_storage_39> for signal <storage_39>.
    Found 4x10-bit dual-port RAM <Mram_storage_40> for signal <storage_40>.
    Found 16x66-bit dual-port RAM <Mram_storage_41> for signal <storage_41>.
    Found 4x130-bit dual-port RAM <Mram_storage_42> for signal <storage_42>.
    Found 16x128-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 4x10-bit dual-port RAM <Mram_storage_43> for signal <storage_43>.
    Found 4x10-bit dual-port RAM <Mram_storage_44> for signal <storage_44>.
    Found 4x10-bit dual-port RAM <Mram_storage_45> for signal <storage_45>.
    Found 1024x10-bit dual-port RAM <Mram_storage_46> for signal <storage_46>.
    Found 4x10-bit dual-port RAM <Mram_storage_47> for signal <storage_47>.
    Register <hdmi_out1_next_s12> equivalent to <hdmi_out1_de_r> has been removed
    Register <hdmi2usbsoc_ddrphy_record1_odt> equivalent to <hdmi2usbsoc_ddrphy_record0_odt> has been removed
    Register <memadr_12> equivalent to <memadr_11> has been removed
    Register <hdmi_out0_next_s12> equivalent to <hdmi_out0_de_r> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es2_new_de0> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es1_new_de0> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_in1_frame_next_vsync0> equivalent to <hdmi_in1_resdetection_vsync_r> has been removed
    Register <hdmi_in0_frame_next_vsync0> equivalent to <hdmi_in0_resdetection_vsync_r> has been removed
    Register <hdmi_in1_frame_next_de0> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi_in1_frame_de_r> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi2usbsoc_ddrphy_record1_cke> equivalent to <hdmi2usbsoc_ddrphy_record0_cke> has been removed
    Register <memadr_63> equivalent to <memadr_56> has been removed
    Register <memadr_62> equivalent to <memadr_56> has been removed
    Register <memadr_61> equivalent to <memadr_56> has been removed
    Register <memadr_60> equivalent to <memadr_56> has been removed
    Register <memadr_59> equivalent to <memadr_56> has been removed
    Register <memadr_58> equivalent to <memadr_56> has been removed
    Register <memadr_57> equivalent to <memadr_56> has been removed
    Register <hdmi_in0_frame_next_de0> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi_in0_frame_de_r> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <ethphy_liteethphygmiimiirx_gmii_rx_source_valid> equivalent to <ethphy_liteethphygmiimiirx_gmii_rx_dv_d> has been removed
    Register <memadr_26> equivalent to <memadr_20> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es2_new_de0> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es1_new_de0> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es1_new_de1> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es2_new_de1> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es1_new_de1> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es2_new_de1> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es2_new_de2> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es1_new_de2> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es2_new_de2> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es1_new_de2> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Found 3-bit register for signal <encoder_cdc_graycounter1_q>.
    Found 1-bit register for signal <encoderbuffer_write_sel>.
    Found 1-bit register for signal <encoderbuffer_read_sel>.
    Found 3-bit register for signal <encoderbuffer_v_write>.
    Found 3-bit register for signal <encoderbuffer_h_read>.
    Found 3-bit register for signal <encoderbuffer_v_read>.
    Found 1-bit register for signal <encoderbuffer_sink_ready>.
    Found 1-bit register for signal <encoderbuffer_source_valid>.
    Found 24-bit register for signal <encoder_fdct_data_d1>.
    Found 24-bit register for signal <encoder_fdct_data_d2>.
    Found 24-bit register for signal <encoder_fdct_data_d3>.
    Found 24-bit register for signal <encoder_fdct_data_d4>.
    Found 1-bit register for signal <encoder_parity_in>.
    Found 1-bit register for signal <encoder_parity_out>.
    Found 2-bit register for signal <encoder_y_fifo_produce>.
    Found 2-bit register for signal <encoder_y_fifo_consume>.
    Found 3-bit register for signal <encoder_y_fifo_level>.
    Found 2-bit register for signal <encoder_cb_fifo_produce>.
    Found 2-bit register for signal <encoder_cb_fifo_consume>.
    Found 3-bit register for signal <encoder_cb_fifo_level>.
    Found 2-bit register for signal <encoder_cr_fifo_produce>.
    Found 2-bit register for signal <encoder_cr_fifo_consume>.
    Found 3-bit register for signal <encoder_cr_fifo_level>.
    Found 1-bit register for signal <encoder_output_fifo_readable>.
    Found 10-bit register for signal <encoder_output_fifo_produce>.
    Found 10-bit register for signal <encoder_output_fifo_consume>.
    Found 11-bit register for signal <encoder_output_fifo_level0>.
    Found 3-bit register for signal <encoder_streamer_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <encoder_streamer_fifo_graycounter0_q>.
    Found 3-bit register for signal <xilinxmultiregimpl124_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl124_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl127_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl127_regs1>.
    Found 10-bit register for signal <ethphy_eth_counter>.
    Found 1-bit register for signal <ethphy_toggle_i>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_pads_d_dv>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiirx_pads_d_rx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_gmii_rx_dv_d>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_reset>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_sink_valid>.
    Found 4-bit register for signal <ethphy_liteethphygmiimiirx_converter_sink_payload_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_strobe_all>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_demux>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_source_first>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_source_last>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_source_payload_data>.
    Found 4-bit register for signal <ethmac_rx_gap_checker_counter>.
    Found 1-bit register for signal <ethmac_rx_gap_checker_counter_ce>.
    Found 3-bit register for signal <ethmac_preamble_checker_cnt>.
    Found 1-bit register for signal <ethmac_preamble_checker_discard>.
    Found 2-bit register for signal <clockdomainsrenamer3_state>.
    Found 32-bit register for signal <ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <clockdomainsrenamer5_state>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_first>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <ethmac_rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 1-bit register for signal <eth_tx_en>.
    Found 8-bit register for signal <eth_tx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_gmii_tx_sink_ready>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_en>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_converter_converter_sink_ready>.
    Found 4-bit register for signal <ethmac_tx_gap_inserter_counter>.
    Found 1-bit register for signal <ethmac_tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <ethmac_preamble_inserter_cnt>.
    Found 2-bit register for signal <clockdomainsrenamer2_state>.
    Found 2-bit register for signal <ethmac_crc32_inserter_cnt>.
    Found 32-bit register for signal <ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <clockdomainsrenamer4_state>.
    Found 16-bit register for signal <ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <clockdomainsrenamer6_state>.
    Found 1-bit register for signal <ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture0_d>.
    Found 10-bit register for signal <hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync0_control_counter>.
    Found 1-bit register for signal <hdmi_in0_charsync0_synced>.
    Found 4-bit register for signal <hdmi_in0_charsync0_word_sel>.
    Found 4-bit register for signal <hdmi_in0_charsync0_previous_control_position>.
    Found 10-bit register for signal <hdmi_in0_charsync0_data>.
    Found 9-bit register for signal <hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer0_period_done>.
    Found 1-bit register for signal <hdmi_in0_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding0_output_de>.
    Found 2-bit register for signal <hdmi_in0_decoding0_output_c>.
    Found 8-bit register for signal <hdmi_in0_decoding0_output_d>.
    Found 1-bit register for signal <hdmi_in0_decoding0_valid_o>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture1_d>.
    Found 10-bit register for signal <hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync1_control_counter>.
    Found 1-bit register for signal <hdmi_in0_charsync1_synced>.
    Found 4-bit register for signal <hdmi_in0_charsync1_word_sel>.
    Found 4-bit register for signal <hdmi_in0_charsync1_previous_control_position>.
    Found 10-bit register for signal <hdmi_in0_charsync1_data>.
    Found 9-bit register for signal <hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer1_period_done>.
    Found 1-bit register for signal <hdmi_in0_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding1_output_de>.
    Found 2-bit register for signal <hdmi_in0_decoding1_output_c>.
    Found 8-bit register for signal <hdmi_in0_decoding1_output_d>.
    Found 1-bit register for signal <hdmi_in0_decoding1_valid_o>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture2_d>.
    Found 10-bit register for signal <hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync2_control_counter>.
    Found 1-bit register for signal <hdmi_in0_charsync2_synced>.
    Found 4-bit register for signal <hdmi_in0_charsync2_word_sel>.
    Found 4-bit register for signal <hdmi_in0_charsync2_previous_control_position>.
    Found 10-bit register for signal <hdmi_in0_charsync2_data>.
    Found 9-bit register for signal <hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer2_period_done>.
    Found 1-bit register for signal <hdmi_in0_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding2_output_de>.
    Found 2-bit register for signal <hdmi_in0_decoding2_output_c>.
    Found 8-bit register for signal <hdmi_in0_decoding2_output_d>.
    Found 1-bit register for signal <hdmi_in0_decoding2_valid_o>.
    Found 1-bit register for signal <hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in0_frame_vsync_r>.
    Found 1-bit register for signal <hdmi_in0_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi_in0_frame_pack_counter>.
    Found 64-bit register for signal <hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in0_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl53_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl53_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs1>.
    Found 8-bit register for signal <hdmi_in0_s6datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture0_dsr>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in0_s6datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture1_dsr>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in0_s6datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture2_dsr>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl25_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl38_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl45_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl45_regs1>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture0_d>.
    Found 10-bit register for signal <hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync0_control_counter>.
    Found 1-bit register for signal <hdmi_in1_charsync0_synced>.
    Found 4-bit register for signal <hdmi_in1_charsync0_word_sel>.
    Found 4-bit register for signal <hdmi_in1_charsync0_previous_control_position>.
    Found 10-bit register for signal <hdmi_in1_charsync0_data>.
    Found 9-bit register for signal <hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer0_period_done>.
    Found 1-bit register for signal <hdmi_in1_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding0_output_de>.
    Found 2-bit register for signal <hdmi_in1_decoding0_output_c>.
    Found 8-bit register for signal <hdmi_in1_decoding0_output_d>.
    Found 1-bit register for signal <hdmi_in1_decoding0_valid_o>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture1_d>.
    Found 10-bit register for signal <hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync1_control_counter>.
    Found 1-bit register for signal <hdmi_in1_charsync1_synced>.
    Found 4-bit register for signal <hdmi_in1_charsync1_word_sel>.
    Found 4-bit register for signal <hdmi_in1_charsync1_previous_control_position>.
    Found 10-bit register for signal <hdmi_in1_charsync1_data>.
    Found 9-bit register for signal <hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer1_period_done>.
    Found 1-bit register for signal <hdmi_in1_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding1_output_de>.
    Found 2-bit register for signal <hdmi_in1_decoding1_output_c>.
    Found 8-bit register for signal <hdmi_in1_decoding1_output_d>.
    Found 1-bit register for signal <hdmi_in1_decoding1_valid_o>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture2_d>.
    Found 10-bit register for signal <hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync2_control_counter>.
    Found 1-bit register for signal <hdmi_in1_charsync2_synced>.
    Found 4-bit register for signal <hdmi_in1_charsync2_word_sel>.
    Found 4-bit register for signal <hdmi_in1_charsync2_previous_control_position>.
    Found 10-bit register for signal <hdmi_in1_charsync2_data>.
    Found 9-bit register for signal <hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer2_period_done>.
    Found 1-bit register for signal <hdmi_in1_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding2_output_de>.
    Found 2-bit register for signal <hdmi_in1_decoding2_output_c>.
    Found 8-bit register for signal <hdmi_in1_decoding2_output_d>.
    Found 1-bit register for signal <hdmi_in1_decoding2_valid_o>.
    Found 1-bit register for signal <hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in1_frame_vsync_r>.
    Found 1-bit register for signal <hdmi_in1_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi_in1_frame_pack_counter>.
    Found 64-bit register for signal <hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in1_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl103_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl103_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl105_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl105_regs1>.
    Found 8-bit register for signal <hdmi_in1_s6datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture0_dsr>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in1_s6datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture1_dsr>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in1_s6datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture2_dsr>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl95_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl95_regs1>.
    Found 3-bit register for signal <litedramportcdc0_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <litedramportcdc0_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <litedramportcdc0_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <litedramportcdc0_rdata_fifo_graycounter1_q>.
    Found 2-bit register for signal <litedramportconverter0_counter>.
    Found 4-bit register for signal <litedramportconverter0_rdata_chunk>.
    Found 2-bit register for signal <litedramportconverter0_cmd_buffer_produce>.
    Found 2-bit register for signal <litedramportconverter0_cmd_buffer_consume>.
    Found 3-bit register for signal <litedramportconverter0_cmd_buffer_level>.
    Found 1-bit register for signal <litedramportconverter0_rdata_buffer_valid_n>.
    Found 64-bit register for signal <litedramportconverter0_rdata_buffer_source_payload_data>.
    Found 2-bit register for signal <litedramportconverter0_rdata_converter_converter_mux>.
    Found 1-bit register for signal <hdmi_out0_de_r>.
    Found 1-bit register for signal <hdmi_out0_core_source_valid_d>.
    Found 16-bit register for signal <hdmi_out0_core_source_data_d>.
    Found 32-bit register for signal <hdmi_out0_core_underflow_counter>.
    Found 32-bit register for signal <hdmi_out0_core_underflow_counter_status>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_hactive>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_vactive>.
    Found 12-bit register for signal <hdmi_out0_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <hdmi_out0_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_source_last>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <hdmi_out0_core_dmareader_rsv_level>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <hdmi_out0_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <hdmi_out0_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <hdmi_out0_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_sink_sink_valid>.
    Found 26-bit register for signal <hdmi_out0_core_dmareader_offset>.
    Found 1-bit register for signal <hdmi_out0_core_toggle_o_r>.
    Found 1-bit register for signal <hdmi_out0_resetinserter_parity_in>.
    Found 1-bit register for signal <hdmi_out0_resetinserter_parity_out>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <hdmi_out0_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <hdmi_out0_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <hdmi_out0_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <hdmi_out0_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out0_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out0_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out0_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out0_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out0_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out0_r>.
    Found 12-bit register for signal <hdmi_out0_g>.
    Found 12-bit register for signal <hdmi_out0_b>.
    Found 8-bit register for signal <hdmi_out0_source_r>.
    Found 8-bit register for signal <hdmi_out0_source_g>.
    Found 8-bit register for signal <hdmi_out0_source_b>.
    Found 1-bit register for signal <hdmi_out0_next_s0>.
    Found 1-bit register for signal <hdmi_out0_next_s1>.
    Found 1-bit register for signal <hdmi_out0_next_s2>.
    Found 1-bit register for signal <hdmi_out0_next_s3>.
    Found 1-bit register for signal <hdmi_out0_next_s4>.
    Found 1-bit register for signal <hdmi_out0_next_s5>.
    Found 1-bit register for signal <hdmi_out0_next_s6>.
    Found 1-bit register for signal <hdmi_out0_next_s7>.
    Found 1-bit register for signal <hdmi_out0_next_s8>.
    Found 1-bit register for signal <hdmi_out0_next_s9>.
    Found 1-bit register for signal <hdmi_out0_next_s10>.
    Found 1-bit register for signal <hdmi_out0_next_s11>.
    Found 1-bit register for signal <hdmi_out0_next_s13>.
    Found 1-bit register for signal <hdmi_out0_next_s14>.
    Found 1-bit register for signal <hdmi_out0_next_s15>.
    Found 1-bit register for signal <hdmi_out0_next_s16>.
    Found 1-bit register for signal <hdmi_out0_next_s17>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <xilinxmultiregimpl108_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl108_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl109_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl109_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl111_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl111_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl114_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl114_regs1>.
    Found 5-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 3-bit register for signal <litedramportcdc1_cmd_fifo_graycounter2_q_binary>.
    Found 3-bit register for signal <litedramportcdc1_cmd_fifo_graycounter2_q>.
    Found 5-bit register for signal <litedramportcdc1_rdata_fifo_graycounter3_q_binary>.
    Found 5-bit register for signal <litedramportcdc1_rdata_fifo_graycounter3_q>.
    Found 2-bit register for signal <litedramportconverter1_counter>.
    Found 4-bit register for signal <litedramportconverter1_rdata_chunk>.
    Found 2-bit register for signal <litedramportconverter1_cmd_buffer_produce>.
    Found 2-bit register for signal <litedramportconverter1_cmd_buffer_consume>.
    Found 3-bit register for signal <litedramportconverter1_cmd_buffer_level>.
    Found 1-bit register for signal <litedramportconverter1_rdata_buffer_valid_n>.
    Found 64-bit register for signal <litedramportconverter1_rdata_buffer_source_payload_data>.
    Found 2-bit register for signal <litedramportconverter1_rdata_converter_converter_mux>.
    Found 1-bit register for signal <hdmi_out1_de_r>.
    Found 1-bit register for signal <hdmi_out1_core_source_valid_d>.
    Found 16-bit register for signal <hdmi_out1_core_source_data_d>.
    Found 32-bit register for signal <hdmi_out1_core_underflow_counter>.
    Found 32-bit register for signal <hdmi_out1_core_underflow_counter_status>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_hactive>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_vactive>.
    Found 12-bit register for signal <hdmi_out1_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <hdmi_out1_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_source_last>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <hdmi_out1_core_dmareader_rsv_level>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <hdmi_out1_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <hdmi_out1_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <hdmi_out1_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_sink_sink_valid>.
    Found 26-bit register for signal <hdmi_out1_core_dmareader_offset>.
    Found 1-bit register for signal <hdmi_out1_core_toggle_o_r>.
    Found 1-bit register for signal <hdmi_out1_resetinserter_parity_in>.
    Found 1-bit register for signal <hdmi_out1_resetinserter_parity_out>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <hdmi_out1_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <hdmi_out1_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <hdmi_out1_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <hdmi_out1_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out1_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out1_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out1_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out1_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out1_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out1_r>.
    Found 12-bit register for signal <hdmi_out1_g>.
    Found 12-bit register for signal <hdmi_out1_b>.
    Found 8-bit register for signal <hdmi_out1_source_r>.
    Found 8-bit register for signal <hdmi_out1_source_g>.
    Found 8-bit register for signal <hdmi_out1_source_b>.
    Found 1-bit register for signal <hdmi_out1_next_s0>.
    Found 1-bit register for signal <hdmi_out1_next_s1>.
    Found 1-bit register for signal <hdmi_out1_next_s2>.
    Found 1-bit register for signal <hdmi_out1_next_s3>.
    Found 1-bit register for signal <hdmi_out1_next_s4>.
    Found 1-bit register for signal <hdmi_out1_next_s5>.
    Found 1-bit register for signal <hdmi_out1_next_s6>.
    Found 1-bit register for signal <hdmi_out1_next_s7>.
    Found 1-bit register for signal <hdmi_out1_next_s8>.
    Found 1-bit register for signal <hdmi_out1_next_s9>.
    Found 1-bit register for signal <hdmi_out1_next_s10>.
    Found 1-bit register for signal <hdmi_out1_next_s11>.
    Found 1-bit register for signal <hdmi_out1_next_s13>.
    Found 1-bit register for signal <hdmi_out1_next_s14>.
    Found 1-bit register for signal <hdmi_out1_next_s15>.
    Found 1-bit register for signal <hdmi_out1_next_s16>.
    Found 1-bit register for signal <hdmi_out1_next_s17>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <xilinxmultiregimpl117_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl117_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl118_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl118_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl120_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl120_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl123_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl123_regs1>.
    Found 5-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 11-bit register for signal <hdmi2usbsoc_crg_por>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_phase_sel>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_phase_half>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_odt>.
    Found 13-bit register for signal <hdmi2usbsoc_ddrphy_record0_address>.
    Found 3-bit register for signal <hdmi2usbsoc_ddrphy_record0_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_cke>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <hdmi2usbsoc_ddrphy_record1_address>.
    Found 3-bit register for signal <hdmi2usbsoc_ddrphy_record1_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_postamble>.
    Found 2-bit register for signal <hdmi2usbsoc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_rom_bus_ack>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_sram_bus_ack>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_we>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w>.
    Found 14-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_valid>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_old_trigger>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_zero_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <hdmi2usbsoc_dna_cnt>.
    Found 57-bit register for signal <hdmi2usbsoc_dna_status>.
    Found 1-bit register for signal <hdmi2usbsoc_clk>.
    Found 4-bit register for signal <hdmi2usbsoc_dqi>.
    Found 2-bit register for signal <hdmi2usbsoc_i1>.
    Found 32-bit register for signal <hdmi2usbsoc_sr>.
    Found 1-bit register for signal <hdmi2usbsoc_dq_oe>.
    Found 1-bit register for signal <hdmi2usbsoc_cs_n>.
    Found 1-bit register for signal <hdmi2usbsoc_bus_ack>.
    Found 8-bit register for signal <hdmi2usbsoc_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_phase_sys>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_bitslip_inc>.
    Found 4-bit register for signal <hdmi2usbsoc_ddrphy_bitslip_cnt>.
    Found 32-bit register for signal <hdmi2usbsoc_ddrphy_record2_wrdata>.
    Found 4-bit register for signal <hdmi2usbsoc_ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <hdmi2usbsoc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <hdmi2usbsoc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <hdmi2usbsoc_ddrphy_rddata_sr>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_status>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_seq_done>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_counter>.
    Found 10-bit register for signal <hdmi2usbsoc_sdram_count>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_count>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_count>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_count>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_count>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_count>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_count>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_count>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_count>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 5-bit register for signal <hdmi2usbsoc_sdram_time0>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_time1>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_choose_req_grant>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_address>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_wrdata_en>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_address>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_wrdata_en>.
    Found 4-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <hdmi2usbsoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <hdmi2usbsoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <hdmi2usbsoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <hdmi2usbsoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <hdmi2usbsoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <hdmi2usbsoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <hdmi2usbsoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <new_master_wdata_ready0>.
    Found 1-bit register for signal <new_master_wdata_ready1>.
    Found 1-bit register for signal <new_master_wdata_ready2>.
    Found 1-bit register for signal <new_master_wdata_ready3>.
    Found 1-bit register for signal <new_master_wdata_ready4>.
    Found 1-bit register for signal <new_master_wdata_ready5>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <new_master_rdata_valid5>.
    Found 1-bit register for signal <new_master_rdata_valid18>.
    Found 1-bit register for signal <new_master_rdata_valid19>.
    Found 1-bit register for signal <new_master_rdata_valid20>.
    Found 1-bit register for signal <new_master_rdata_valid21>.
    Found 1-bit register for signal <new_master_rdata_valid22>.
    Found 1-bit register for signal <new_master_rdata_valid23>.
    Found 1-bit register for signal <new_master_rdata_valid24>.
    Found 1-bit register for signal <new_master_rdata_valid25>.
    Found 1-bit register for signal <new_master_rdata_valid26>.
    Found 1-bit register for signal <new_master_rdata_valid27>.
    Found 1-bit register for signal <new_master_rdata_valid28>.
    Found 1-bit register for signal <new_master_rdata_valid29>.
    Found 1-bit register for signal <new_master_rdata_valid30>.
    Found 1-bit register for signal <new_master_rdata_valid31>.
    Found 1-bit register for signal <new_master_rdata_valid32>.
    Found 1-bit register for signal <new_master_rdata_valid33>.
    Found 1-bit register for signal <new_master_rdata_valid34>.
    Found 1-bit register for signal <new_master_rdata_valid35>.
    Found 3-bit register for signal <litedramportcdc0_cmd_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <litedramportcdc0_cmd_fifo_graycounter1_q>.
    Found 5-bit register for signal <litedramportcdc0_rdata_fifo_graycounter0_q_binary>.
    Found 5-bit register for signal <litedramportcdc0_rdata_fifo_graycounter0_q>.
    Found 3-bit register for signal <litedramportcdc1_cmd_fifo_graycounter3_q_binary>.
    Found 3-bit register for signal <litedramportcdc1_cmd_fifo_graycounter3_q>.
    Found 5-bit register for signal <litedramportcdc1_rdata_fifo_graycounter2_q_binary>.
    Found 5-bit register for signal <litedramportcdc1_rdata_fifo_graycounter2_q>.
    Found 3-bit register for signal <roundrobin0_grant>.
    Found 3-bit register for signal <roundrobin1_grant>.
    Found 3-bit register for signal <roundrobin2_grant>.
    Found 3-bit register for signal <roundrobin3_grant>.
    Found 3-bit register for signal <roundrobin4_grant>.
    Found 3-bit register for signal <roundrobin5_grant>.
    Found 3-bit register for signal <roundrobin6_grant>.
    Found 3-bit register for signal <roundrobin7_grant>.
    Found 1-bit register for signal <hdmi2usbsoc_adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbonebridge_state>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_mux_sel>.
    Found 24-bit register for signal <ethphy_sys_counter>.
    Found 1-bit register for signal <ethphy_toggle_o_r>.
    Found 2-bit register for signal <liteethphygmiimii_state>.
    Found 9-bit register for signal <ethphy_counter>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <ethmac_writer_counter>.
    Found 1-bit register for signal <ethmac_writer_slot>.
    Found 1-bit register for signal <ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <ethmac_writer_fifo_consume>.
    Found 2-bit register for signal <ethmac_writer_fifo_level>.
    Found 2-bit register for signal <liteethmacsramwriter_state>.
    Found 11-bit register for signal <ethmac_reader_counter>.
    Found 1-bit register for signal <ethmac_reader_done_pending>.
    Found 1-bit register for signal <ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <ethmac_reader_fifo_consume>.
    Found 2-bit register for signal <ethmac_reader_fifo_level>.
    Found 2-bit register for signal <liteethmacsramreader_state>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <ethmac_slave_sel_r>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_drv_reg>.
    Found 6-bit register for signal <hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_i>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_r>.
    Found 4-bit register for signal <hdmi_in0_edid_counter>.
    Found 8-bit register for signal <hdmi_in0_edid_din>.
    Found 1-bit register for signal <hdmi_in0_edid_is_read>.
    Found 7-bit register for signal <hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in0_edid_data_bit>.
    Found 4-bit register for signal <edid0_state>.
    Found 1-bit register for signal <hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in0_wer0_status>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in0_wer1_status>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in0_wer2_status>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_mask>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <hdmi_in0_dma_mwords_remaining>.
    Found 1-bit register for signal <hdmi_in0_dma_slot_array_current_slot>.
    Found 4-bit register for signal <hdmi_in0_dma_fifo_produce>.
    Found 4-bit register for signal <hdmi_in0_dma_fifo_consume>.
    Found 5-bit register for signal <hdmi_in0_dma_fifo_level>.
    Found 2-bit register for signal <dma0_state>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_drv_reg>.
    Found 6-bit register for signal <hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_i>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_r>.
    Found 4-bit register for signal <hdmi_in1_edid_counter>.
    Found 8-bit register for signal <hdmi_in1_edid_din>.
    Found 1-bit register for signal <hdmi_in1_edid_is_read>.
    Found 7-bit register for signal <hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in1_edid_data_bit>.
    Found 4-bit register for signal <edid1_state>.
    Found 1-bit register for signal <hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in1_wer0_status>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in1_wer1_status>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in1_wer2_status>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_mask>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <hdmi_in1_dma_mwords_remaining>.
    Found 1-bit register for signal <hdmi_in1_dma_slot_array_current_slot>.
    Found 4-bit register for signal <hdmi_in1_dma_fifo_produce>.
    Found 4-bit register for signal <hdmi_in1_dma_fifo_consume>.
    Found 5-bit register for signal <hdmi_in1_dma_fifo_level>.
    Found 2-bit register for signal <dma1_state>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <hdmi_out0_core_toggle_i>.
    Found 4-bit register for signal <hdmi_out0_driver_clocking_remaining_bits>.
    Found 10-bit register for signal <hdmi_out0_driver_clocking_sr>.
    Found 4-bit register for signal <hdmi_out0_driver_clocking_busy_counter>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_drdy_status>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <hdmi_out1_core_toggle_i>.
    Found 32-bit register for signal <encoder_reader_base>.
    Found 16-bit register for signal <encoder_reader_h>.
    Found 16-bit register for signal <encoder_reader_v>.
    Found 5-bit register for signal <encoder_reader_rsv_level>.
    Found 4-bit register for signal <encoder_reader_fifo_produce>.
    Found 4-bit register for signal <encoder_reader_fifo_consume>.
    Found 5-bit register for signal <encoder_reader_fifo_level>.
    Found 1-bit register for signal <encoder_reader_sink_sink_valid>.
    Found 3-bit register for signal <encoder_cdc_graycounter0_q_binary>.
    Found 3-bit register for signal <encoder_cdc_graycounter0_q>.
    Found 1-bit register for signal <hdmi2usbsoc_grant>.
    Found 7-bit register for signal <hdmi2usbsoc_slave_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<31>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<30>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<29>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<28>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<27>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<26>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<25>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<24>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<23>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<22>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<21>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<20>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<19>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<18>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<17>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<16>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<15>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<14>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<13>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<12>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<11>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<10>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<9>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<8>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<7>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<6>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<5>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<4>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<3>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<2>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<1>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<0>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<15>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<14>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<13>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<12>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<11>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<10>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<9>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<8>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<7>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<6>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<5>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<4>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<3>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<2>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<1>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<0>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<15>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<14>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<13>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<12>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<11>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<10>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<9>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<8>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<7>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<6>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<5>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<4>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<3>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<2>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<1>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<0>>.
    Found 8-bit register for signal <hdmi2usbsoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <ethmac_writer_storage_full>.
    Found 1-bit register for signal <ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <ethmac_reader_eventmanager_storage_full>.
    Found 8-bit register for signal <hdmi2usbsoc_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <ethphy_reset_storage_full>.
    Found 3-bit register for signal <ethphy_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sram0_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface3_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_in0_edid_storage_full>.
    Found 1-bit register for signal <hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sram1_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface4_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_in1_edid_storage_full>.
    Found 1-bit register for signal <hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_storage_full>.
    Found 8-bit register for signal <hdmi2usbsoc_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_out0_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_hres_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_vres_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_out0_driver_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<0>>.
    Found 8-bit register for signal <hdmi2usbsoc_interface6_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_out1_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_hres_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_vres_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank6_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full>.
    Found 8-bit register for signal <hdmi2usbsoc_interface7_bank_bus_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface8_bank_bus_dat_r>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_storage_full>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <hdmi2usbsoc_interface9_bank_bus_dat_r>.
    Found 4-bit register for signal <hdmi2usbsoc_bitbang_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_bitbang_en_storage_full>.
    Found 8-bit register for signal <hdmi2usbsoc_interface10_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_en_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <hdmi2usbsoc_interface11_bank_bus_dat_r>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_storage_full>.
    Found 8-bit register for signal <hdmi2usbsoc_interface12_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl18_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl18_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl21_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl31_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl31_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl34_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl44_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl44_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl46_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl46_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl47_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl47_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl48_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl48_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl50_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl50_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl51_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl51_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl52_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl68_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl68_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl71_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl81_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl81_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl84_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl94_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl94_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl96_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl96_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl97_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl97_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl99_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl99_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl100_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl100_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl101_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl101_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl102_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl102_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl104_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl104_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl106_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl106_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl107_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl107_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl110_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl110_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl112_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl112_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl113_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl113_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl115_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl115_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl116_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl116_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl119_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl119_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl121_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl121_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl122_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl122_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl125_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl125_regs1>.
    Found 3-bit register for signal <encoder_streamer_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <encoder_streamer_fifo_graycounter1_q>.
    Found 3-bit register for signal <xilinxmultiregimpl126_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl126_regs1>.
    Found 32-bit register for signal <memdat>.
    Found 12-bit register for signal <memadr>.
    Found 10-bit register for signal <memadr_11>.
    Found 42-bit register for signal <memdat_1>.
    Found 42-bit register for signal <memdat_2>.
    Found 32-bit register for signal <memdat_3>.
    Found 32-bit register for signal <memdat_4>.
    Found 8-bit register for signal <memdat_5>.
    Found 7-bit register for signal <memadr_20>.
    Found 67-bit register for signal <memdat_6>.
    Found 8-bit register for signal <memdat_7>.
    Found 67-bit register for signal <memdat_8>.
    Found 27-bit register for signal <memdat_9>.
    Found 66-bit register for signal <memdat_10>.
    Found 162-bit register for signal <memdat_11>.
    Found 18-bit register for signal <memdat_12>.
    Found 27-bit register for signal <memdat_13>.
    Found 66-bit register for signal <memdat_14>.
    Found 162-bit register for signal <memdat_15>.
    Found 18-bit register for signal <memdat_16>.
    Found 130-bit register for signal <memdat_17>.
    Found 10-bit register for signal <encoder_streamer_fifo_asyncfifo_din>.
    Found 10-bit register for signal <memdat_19>.
    Found 8-bit register for signal <memdat_20>.
    Found 9-bit register for signal <memadr_56>.
    Found 8-bit register for signal <memdat_21>.
    Found 8-bit register for signal <memdat_22>.
    Found 8-bit register for signal <memdat_23>.
    Found 8-bit register for signal <memdat_24>.
    Found 8-bit register for signal <memdat_25>.
    Found 8-bit register for signal <memdat_26>.
    Found 8-bit register for signal <memdat_27>.
    Found 3-bit register for signal <encoder_cdc_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_cmd_payload_a>.
    Found 4-bit register for signal <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data>.
    Found finite state machine <FSM_0> for signal <clockdomainsrenamer3_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <clockdomainsrenamer5_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <clockdomainsrenamer2_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <clockdomainsrenamer4_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <hdmi2usbsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <hdmi2usbsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <litedramwishbonebridge_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_26> for signal <liteethphygmiimii_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_27> for signal <liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_28> for signal <liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_29> for signal <edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 55                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_30> for signal <dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_31> for signal <edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 55                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_32> for signal <dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit subtractor for signal <hdmi_out0_core_dmareader_length[25]_GND_1_o_sub_2267_OUT> created at line 12571.
    Found 26-bit subtractor for signal <hdmi_out1_core_dmareader_length[25]_GND_1_o_sub_2427_OUT> created at line 12969.
    Found 16-bit subtractor for signal <encoder_reader_h_width_storage[15]_GND_1_o_sub_2513_OUT> created at line 13209.
    Found 16-bit subtractor for signal <encoder_reader_v_width_storage[15]_GND_1_o_sub_2515_OUT> created at line 13212.
    Found 3-bit subtractor for signal <encoder_y_fifo_level[2]_GND_1_o_sub_4298_OUT> created at line 16773.
    Found 3-bit subtractor for signal <encoder_cb_fifo_level[2]_GND_1_o_sub_4307_OUT> created at line 16788.
    Found 3-bit subtractor for signal <encoder_cr_fifo_level[2]_GND_1_o_sub_4316_OUT> created at line 16803.
    Found 11-bit subtractor for signal <encoder_output_fifo_level0[10]_GND_1_o_sub_4325_OUT> created at line 16838.
    Found 3-bit subtractor for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_4406_OUT> created at line 16988.
    Found 2-bit subtractor for signal <ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_4460_OUT> created at line 17112.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4818_OUT> created at line 17668.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4819_OUT> created at line 17669.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4824_OUT> created at line 17674.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4825_OUT> created at line 17675.
    Found 8-bit subtractor for signal <hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_sub_5090_OUT> created at line 17984.
    Found 8-bit subtractor for signal <hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_sub_5096_OUT> created at line 18032.
    Found 8-bit subtractor for signal <hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_sub_5102_OUT> created at line 18080.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_5444_OUT> created at line 18688.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_5445_OUT> created at line 18689.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5450_OUT> created at line 18694.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5451_OUT> created at line 18695.
    Found 8-bit subtractor for signal <hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_sub_5716_OUT> created at line 19004.
    Found 8-bit subtractor for signal <hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_sub_5722_OUT> created at line 19052.
    Found 8-bit subtractor for signal <hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_sub_5728_OUT> created at line 19100.
    Found 3-bit subtractor for signal <litedramportconverter0_cmd_buffer_level[2]_GND_1_o_sub_5756_OUT> created at line 19230.
    Found 13-bit subtractor for signal <hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_sub_5788_OUT> created at line 19315.
    Found 13-bit subtractor for signal <hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_sub_5797_OUT> created at line 19337.
    Found 3-bit subtractor for signal <hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_sub_5807_OUT> created at line 19363.
    Found 3-bit subtractor for signal <hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_sub_5816_OUT> created at line 19378.
    Found 3-bit subtractor for signal <hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_sub_5825_OUT> created at line 19393.
    Found 9-bit subtractor for signal <hdmi_out0_cb_minus_coffset[8]_GND_1_o_mux_5871_OUT> created at line 19450.
    Found 9-bit subtractor for signal <hdmi_out0_cr_minus_coffset[8]_GND_1_o_mux_5872_OUT> created at line 19451.
    Found 9-bit subtractor for signal <hdmi_out0_y_minus_yoffset[8]_GND_1_o_mux_5873_OUT> created at line 19452.
    Found 3-bit subtractor for signal <litedramportconverter1_cmd_buffer_level[2]_GND_1_o_sub_6169_OUT> created at line 19689.
    Found 13-bit subtractor for signal <hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_sub_6201_OUT> created at line 19774.
    Found 13-bit subtractor for signal <hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_sub_6210_OUT> created at line 19796.
    Found 3-bit subtractor for signal <hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_sub_6220_OUT> created at line 19822.
    Found 3-bit subtractor for signal <hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_sub_6229_OUT> created at line 19837.
    Found 3-bit subtractor for signal <hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_sub_6238_OUT> created at line 19852.
    Found 9-bit subtractor for signal <hdmi_out1_cb_minus_coffset[8]_GND_1_o_mux_6284_OUT> created at line 19909.
    Found 9-bit subtractor for signal <hdmi_out1_cr_minus_coffset[8]_GND_1_o_mux_6285_OUT> created at line 19910.
    Found 9-bit subtractor for signal <hdmi_out1_y_minus_yoffset[8]_GND_1_o_mux_6286_OUT> created at line 19911.
    Found 11-bit subtractor for signal <hdmi2usbsoc_crg_por[10]_GND_1_o_sub_6574_OUT> created at line 20127.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level[4]_GND_1_o_sub_6631_OUT> created at line 20312.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level[4]_GND_1_o_sub_6640_OUT> created at line 20327.
    Found 32-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value[31]_GND_1_o_sub_6644_OUT> created at line 20334.
    Found 10-bit subtractor for signal <hdmi2usbsoc_sdram_count[9]_GND_1_o_sub_6688_OUT> created at line 20447.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine0_level[3]_GND_1_o_sub_6699_OUT> created at line 20473.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine0_count[2]_GND_1_o_sub_6702_OUT> created at line 20478.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine1_level[3]_GND_1_o_sub_6713_OUT> created at line 20504.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine1_count[2]_GND_1_o_sub_6716_OUT> created at line 20509.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine2_level[3]_GND_1_o_sub_6727_OUT> created at line 20535.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine2_count[2]_GND_1_o_sub_6730_OUT> created at line 20540.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine3_level[3]_GND_1_o_sub_6741_OUT> created at line 20566.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine3_count[2]_GND_1_o_sub_6744_OUT> created at line 20571.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine4_level[3]_GND_1_o_sub_6755_OUT> created at line 20597.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine4_count[2]_GND_1_o_sub_6758_OUT> created at line 20602.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine5_level[3]_GND_1_o_sub_6769_OUT> created at line 20628.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine5_count[2]_GND_1_o_sub_6772_OUT> created at line 20633.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine6_level[3]_GND_1_o_sub_6783_OUT> created at line 20659.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine6_count[2]_GND_1_o_sub_6786_OUT> created at line 20664.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine7_level[3]_GND_1_o_sub_6797_OUT> created at line 20690.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine7_count[2]_GND_1_o_sub_6800_OUT> created at line 20695.
    Found 5-bit subtractor for signal <hdmi2usbsoc_sdram_time0[4]_GND_1_o_sub_6803_OUT> created at line 20705.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_time1[3]_GND_1_o_sub_6806_OUT> created at line 20712.
    Found 2-bit subtractor for signal <ethmac_writer_fifo_level[1]_GND_1_o_sub_7303_OUT> created at line 22360.
    Found 2-bit subtractor for signal <ethmac_reader_fifo_level[1]_GND_1_o_sub_7313_OUT> created at line 22389.
    Found 24-bit subtractor for signal <hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_7343_OUT> created at line 22633.
    Found 5-bit subtractor for signal <hdmi_in0_dma_fifo_level[4]_GND_1_o_sub_7354_OUT> created at line 22656.
    Found 24-bit subtractor for signal <hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_7384_OUT> created at line 22883.
    Found 5-bit subtractor for signal <hdmi_in1_dma_fifo_level[4]_GND_1_o_sub_7395_OUT> created at line 22906.
    Found 4-bit subtractor for signal <hdmi_out0_driver_clocking_remaining_bits[3]_GND_1_o_sub_7398_OUT> created at line 22920.
    Found 4-bit subtractor for signal <hdmi_out0_driver_clocking_busy_counter[3]_GND_1_o_sub_7403_OUT> created at line 22928.
    Found 16-bit subtractor for signal <encoder_reader_v[15]_GND_1_o_sub_7411_OUT> created at line 22965.
    Found 5-bit subtractor for signal <encoder_reader_rsv_level[4]_GND_1_o_sub_7417_OUT> created at line 22975.
    Found 5-bit subtractor for signal <encoder_reader_fifo_level[4]_GND_1_o_sub_7426_OUT> created at line 22990.
    Found 3-bit adder for signal <litedramportcdc0_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1351_OUT> created at line 9269.
    Found 3-bit adder for signal <litedramportcdc0_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1354_OUT> created at line 9278.
    Found 5-bit adder for signal <litedramportcdc0_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1371_OUT> created at line 9320.
    Found 5-bit adder for signal <litedramportcdc0_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1374_OUT> created at line 9329.
    Found 3-bit adder for signal <litedramportcdc1_cmd_fifo_graycounter2_q_binary[2]_GND_1_o_add_1418_OUT> created at line 9504.
    Found 3-bit adder for signal <litedramportcdc1_cmd_fifo_graycounter3_q_binary[2]_GND_1_o_add_1421_OUT> created at line 9513.
    Found 5-bit adder for signal <litedramportcdc1_rdata_fifo_graycounter2_q_binary[4]_GND_1_o_add_1438_OUT> created at line 9555.
    Found 5-bit adder for signal <litedramportcdc1_rdata_fifo_graycounter3_q_binary[4]_GND_1_o_add_1441_OUT> created at line 9564.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1676_OUT> created at line 10742.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1679_OUT> created at line 10751.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1698_OUT> created at line 10785.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1701_OUT> created at line 10794.
    Found 10-bit adder for signal <hdmi_in0_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_1952_OUT> created at line 11639.
    Found 10-bit adder for signal <hdmi_in0_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_1955_OUT> created at line 11648.
    Found 10-bit adder for signal <hdmi_in1_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_2126_OUT> created at line 12206.
    Found 10-bit adder for signal <hdmi_in1_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_2129_OUT> created at line 12215.
    Found 2-bit adder for signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2240_OUT> created at line 12474.
    Found 2-bit adder for signal <hdmi_out0_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2243_OUT> created at line 12483.
    Found 26-bit adder for signal <hdmi_out0_core_dmareader_sink_sink_payload_address> created at line 12504.
    Found 26-bit adder for signal <hdmi_out0_core_dmareader_offset[25]_GND_1_o_add_2265_OUT> created at line 12569.
    Found 2-bit adder for signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2400_OUT> created at line 12872.
    Found 2-bit adder for signal <hdmi_out1_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2403_OUT> created at line 12881.
    Found 26-bit adder for signal <hdmi_out1_core_dmareader_sink_sink_payload_address> created at line 12902.
    Found 26-bit adder for signal <hdmi_out1_core_dmareader_offset[25]_GND_1_o_add_2425_OUT> created at line 12967.
    Found 16-bit adder for signal <encoder_reader_h_next> created at line 13145.
    Found 27-bit adder for signal <encoder_reader_read_address> created at line 13146.
    Found 29-bit adder for signal <n15142> created at line 13147.
    Found 3-bit adder for signal <encoder_cdc_graycounter0_q_binary[2]_GND_1_o_add_2529_OUT> created at line 13263.
    Found 3-bit adder for signal <encoder_cdc_graycounter1_q_binary[2]_GND_1_o_add_2532_OUT> created at line 13272.
    Found 11-bit adder for signal <encoder_output_fifo_level1> created at line 13521.
    Found 3-bit adder for signal <encoder_streamer_fifo_graycounter0_q_binary[2]_GND_1_o_add_2613_OUT> created at line 13567.
    Found 3-bit adder for signal <encoder_streamer_fifo_graycounter1_q_binary[2]_GND_1_o_add_2616_OUT> created at line 13576.
    Found 3-bit adder for signal <encoderbuffer_v_write[2]_GND_1_o_add_4281_OUT> created at line 16729.
    Found 3-bit adder for signal <encoderbuffer_h_read[2]_GND_1_o_add_4284_OUT> created at line 16736.
    Found 3-bit adder for signal <encoderbuffer_v_read[2]_GND_1_o_add_4287_OUT> created at line 16743.
    Found 2-bit adder for signal <encoder_y_fifo_produce[1]_GND_1_o_add_4291_OUT> created at line 16762.
    Found 2-bit adder for signal <encoder_y_fifo_consume[1]_GND_1_o_add_4293_OUT> created at line 16765.
    Found 3-bit adder for signal <encoder_y_fifo_level[2]_GND_1_o_add_4295_OUT> created at line 16769.
    Found 2-bit adder for signal <encoder_cb_fifo_produce[1]_GND_1_o_add_4300_OUT> created at line 16777.
    Found 2-bit adder for signal <encoder_cb_fifo_consume[1]_GND_1_o_add_4302_OUT> created at line 16780.
    Found 3-bit adder for signal <encoder_cb_fifo_level[2]_GND_1_o_add_4304_OUT> created at line 16784.
    Found 2-bit adder for signal <encoder_cr_fifo_produce[1]_GND_1_o_add_4309_OUT> created at line 16792.
    Found 2-bit adder for signal <encoder_cr_fifo_consume[1]_GND_1_o_add_4311_OUT> created at line 16795.
    Found 3-bit adder for signal <encoder_cr_fifo_level[2]_GND_1_o_add_4313_OUT> created at line 16799.
    Found 10-bit adder for signal <encoder_output_fifo_produce[9]_GND_1_o_add_4318_OUT> created at line 16827.
    Found 10-bit adder for signal <encoder_output_fifo_consume[9]_GND_1_o_add_4320_OUT> created at line 16830.
    Found 11-bit adder for signal <encoder_output_fifo_level0[10]_GND_1_o_add_4322_OUT> created at line 16834.
    Found 10-bit adder for signal <ethphy_eth_counter[9]_GND_1_o_add_4380_OUT> created at line 16883.
    Found 1-bit adder for signal <ethphy_liteethphygmiimiirx_converter_converter_demux_PWR_1_o_add_4382_OUT<0>> created at line 16903.
    Found 4-bit adder for signal <ethmac_rx_gap_checker_counter[3]_GND_1_o_add_4387_OUT> created at line 16943.
    Found 3-bit adder for signal <ethmac_preamble_checker_cnt[2]_GND_1_o_add_4390_OUT> created at line 16951.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_4396_OUT> created at line 16972.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_4400_OUT> created at line 16979.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_4403_OUT> created at line 16984.
    Found 2-bit adder for signal <ethmac_rx_converter_converter_demux[1]_GND_1_o_add_4412_OUT> created at line 17005.
    Found 1-bit adder for signal <ethphy_liteethphygmiimiitx_converter_converter_mux_PWR_1_o_add_4452_OUT<0>> created at line 17089.
    Found 4-bit adder for signal <ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_4453_OUT> created at line 17096.
    Found 3-bit adder for signal <ethmac_preamble_inserter_cnt[2]_GND_1_o_add_4456_OUT> created at line 17104.
    Found 16-bit adder for signal <ethmac_padding_inserter_counter[15]_GND_1_o_add_4464_OUT> created at line 17126.
    Found 2-bit adder for signal <ethmac_tx_converter_converter_mux[1]_GND_1_o_add_4467_OUT> created at line 17143.
    Found 3-bit adder for signal <hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_4546_OUT> created at line 17217.
    Found 2-bit adder for signal <n19523[1:0]> created at line 17225.
    Found 3-bit adder for signal <n19526[2:0]> created at line 17225.
    Found 25-bit adder for signal <n19543> created at line 17228.
    Found 24-bit adder for signal <hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_4563_OUT> created at line 17235.
    Found 3-bit adder for signal <hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_4627_OUT> created at line 17316.
    Found 2-bit adder for signal <n19550[1:0]> created at line 17324.
    Found 3-bit adder for signal <n19553[2:0]> created at line 17324.
    Found 25-bit adder for signal <n19570> created at line 17327.
    Found 24-bit adder for signal <hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_4644_OUT> created at line 17334.
    Found 3-bit adder for signal <hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_4708_OUT> created at line 17415.
    Found 2-bit adder for signal <n19577[1:0]> created at line 17423.
    Found 3-bit adder for signal <n19580[2:0]> created at line 17423.
    Found 25-bit adder for signal <n19597> created at line 17426.
    Found 24-bit adder for signal <hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_4725_OUT> created at line 17433.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_4737_OUT> created at line 17476.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_4738_OUT> created at line 17478.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_4740_OUT> created at line 17480.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_4741_OUT> created at line 17482.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_4743_OUT> created at line 17484.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_4744_OUT> created at line 17486.
    Found 11-bit adder for signal <hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_4749_OUT> created at line 17501.
    Found 11-bit adder for signal <hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_4753_OUT> created at line 17517.
    Found 2-bit adder for signal <hdmi_in0_frame_pack_counter[1]_GND_1_o_add_4764_OUT> created at line 17570.
    Found 18-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4773_OUT> created at line 17672.
    Found 17-bit adder for signal <n16314> created at line 17673.
    Found 11-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_4830_OUT> created at line 17680.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4831_OUT> created at line 17681.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4832_OUT> created at line 17682.
    Found 9-bit adder for signal <n18716> created at line 17748.
    Found 9-bit adder for signal <n18717> created at line 17749.
    Found 8-bit adder for signal <hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_add_5091_OUT> created at line 17987.
    Found 8-bit adder for signal <hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_add_5097_OUT> created at line 18035.
    Found 8-bit adder for signal <hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_add_5103_OUT> created at line 18083.
    Found 3-bit adder for signal <hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_5172_OUT> created at line 18237.
    Found 2-bit adder for signal <n19646[1:0]> created at line 18245.
    Found 3-bit adder for signal <n19649[2:0]> created at line 18245.
    Found 25-bit adder for signal <n19666> created at line 18248.
    Found 24-bit adder for signal <hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_5189_OUT> created at line 18255.
    Found 3-bit adder for signal <hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_5253_OUT> created at line 18336.
    Found 2-bit adder for signal <n19673[1:0]> created at line 18344.
    Found 3-bit adder for signal <n19676[2:0]> created at line 18344.
    Found 25-bit adder for signal <n19693> created at line 18347.
    Found 24-bit adder for signal <hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_5270_OUT> created at line 18354.
    Found 3-bit adder for signal <hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_5334_OUT> created at line 18435.
    Found 2-bit adder for signal <n19700[1:0]> created at line 18443.
    Found 3-bit adder for signal <n19703[2:0]> created at line 18443.
    Found 25-bit adder for signal <n19720> created at line 18446.
    Found 24-bit adder for signal <hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_5351_OUT> created at line 18453.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_5363_OUT> created at line 18496.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_5364_OUT> created at line 18498.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_5366_OUT> created at line 18500.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_5367_OUT> created at line 18502.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_5369_OUT> created at line 18504.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_5370_OUT> created at line 18506.
    Found 11-bit adder for signal <hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_5375_OUT> created at line 18521.
    Found 11-bit adder for signal <hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_5379_OUT> created at line 18537.
    Found 2-bit adder for signal <hdmi_in1_frame_pack_counter[1]_GND_1_o_add_5390_OUT> created at line 18590.
    Found 18-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5399_OUT> created at line 18692.
    Found 17-bit adder for signal <n16619> created at line 18693.
    Found 11-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_5456_OUT> created at line 18700.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_5457_OUT> created at line 18701.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_5458_OUT> created at line 18702.
    Found 9-bit adder for signal <n18778> created at line 18768.
    Found 9-bit adder for signal <n18779> created at line 18769.
    Found 8-bit adder for signal <hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_add_5717_OUT> created at line 19007.
    Found 8-bit adder for signal <hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_add_5723_OUT> created at line 19055.
    Found 8-bit adder for signal <hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_add_5729_OUT> created at line 19103.
    Found 2-bit adder for signal <litedramportconverter0_counter[1]_GND_1_o_add_5746_OUT> created at line 19213.
    Found 2-bit adder for signal <litedramportconverter0_cmd_buffer_produce[1]_GND_1_o_add_5749_OUT> created at line 19219.
    Found 2-bit adder for signal <litedramportconverter0_cmd_buffer_consume[1]_GND_1_o_add_5751_OUT> created at line 19222.
    Found 3-bit adder for signal <litedramportconverter0_cmd_buffer_level[2]_GND_1_o_add_5753_OUT> created at line 19226.
    Found 2-bit adder for signal <litedramportconverter0_rdata_converter_converter_mux[1]_GND_1_o_add_5759_OUT> created at line 19247.
    Found 32-bit adder for signal <hdmi_out0_core_underflow_counter[31]_GND_1_o_add_5762_OUT> created at line 19255.
    Found 12-bit adder for signal <hdmi_out0_core_timinggenerator_hcounter[11]_GND_1_o_add_5766_OUT> created at line 19273.
    Found 12-bit adder for signal <hdmi_out0_core_timinggenerator_vcounter[11]_GND_1_o_add_5773_OUT> created at line 19292.
    Found 13-bit adder for signal <hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_add_5785_OUT> created at line 19311.
    Found 12-bit adder for signal <hdmi_out0_core_dmareader_fifo_produce[11]_GND_1_o_add_5790_OUT> created at line 19326.
    Found 12-bit adder for signal <hdmi_out0_core_dmareader_fifo_consume[11]_GND_1_o_add_5792_OUT> created at line 19329.
    Found 13-bit adder for signal <hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_add_5794_OUT> created at line 19333.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_y_fifo_produce[1]_GND_1_o_add_5800_OUT> created at line 19352.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_y_fifo_consume[1]_GND_1_o_add_5802_OUT> created at line 19355.
    Found 3-bit adder for signal <hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_add_5804_OUT> created at line 19359.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cb_fifo_produce[1]_GND_1_o_add_5809_OUT> created at line 19367.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cb_fifo_consume[1]_GND_1_o_add_5811_OUT> created at line 19370.
    Found 3-bit adder for signal <hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_add_5813_OUT> created at line 19374.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cr_fifo_produce[1]_GND_1_o_add_5818_OUT> created at line 19382.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cr_fifo_consume[1]_GND_1_o_add_5820_OUT> created at line 19385.
    Found 3-bit adder for signal <hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_add_5822_OUT> created at line 19389.
    Found 14-bit adder for signal <n16884> created at line 19457.
    Found 14-bit adder for signal <n19813> created at line 19458.
    Found 14-bit adder for signal <n16886> created at line 19458.
    Found 14-bit adder for signal <n16887> created at line 19459.
    Found 2-bit adder for signal <n19821[1:0]> created at line 19506.
    Found 3-bit adder for signal <n19824[2:0]> created at line 19506.
    Found 4-bit adder for signal <n19843> created at line 19517.
    Found 4-bit adder for signal <n19846> created at line 19517.
    Found 4-bit adder for signal <n19849> created at line 19517.
    Found 4-bit adder for signal <n19852> created at line 19517.
    Found 4-bit adder for signal <n19855> created at line 19517.
    Found 4-bit adder for signal <n19858> created at line 19517.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5905_OUT> created at line 19517.
    Found 2-bit adder for signal <n19863[1:0]> created at line 19518.
    Found 3-bit adder for signal <n19866[2:0]> created at line 19518.
    Found 2-bit adder for signal <n19899[1:0]> created at line 19554.
    Found 3-bit adder for signal <n19902[2:0]> created at line 19554.
    Found 4-bit adder for signal <n19921> created at line 19565.
    Found 4-bit adder for signal <n19924> created at line 19565.
    Found 4-bit adder for signal <n19927> created at line 19565.
    Found 4-bit adder for signal <n19930> created at line 19565.
    Found 4-bit adder for signal <n19933> created at line 19565.
    Found 4-bit adder for signal <n19936> created at line 19565.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5962_OUT> created at line 19565.
    Found 2-bit adder for signal <n19941[1:0]> created at line 19566.
    Found 3-bit adder for signal <n19944[2:0]> created at line 19566.
    Found 2-bit adder for signal <n19977[1:0]> created at line 19602.
    Found 3-bit adder for signal <n19980[2:0]> created at line 19602.
    Found 4-bit adder for signal <n19999> created at line 19613.
    Found 4-bit adder for signal <n20002> created at line 19613.
    Found 4-bit adder for signal <n20005> created at line 19613.
    Found 4-bit adder for signal <n20008> created at line 19613.
    Found 4-bit adder for signal <n20011> created at line 19613.
    Found 4-bit adder for signal <n20014> created at line 19613.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6019_OUT> created at line 19613.
    Found 2-bit adder for signal <n20019[1:0]> created at line 19614.
    Found 3-bit adder for signal <n20022[2:0]> created at line 19614.
    Found 2-bit adder for signal <litedramportconverter1_counter[1]_GND_1_o_add_6159_OUT> created at line 19672.
    Found 2-bit adder for signal <litedramportconverter1_cmd_buffer_produce[1]_GND_1_o_add_6162_OUT> created at line 19678.
    Found 2-bit adder for signal <litedramportconverter1_cmd_buffer_consume[1]_GND_1_o_add_6164_OUT> created at line 19681.
    Found 3-bit adder for signal <litedramportconverter1_cmd_buffer_level[2]_GND_1_o_add_6166_OUT> created at line 19685.
    Found 2-bit adder for signal <litedramportconverter1_rdata_converter_converter_mux[1]_GND_1_o_add_6172_OUT> created at line 19706.
    Found 32-bit adder for signal <hdmi_out1_core_underflow_counter[31]_GND_1_o_add_6175_OUT> created at line 19714.
    Found 12-bit adder for signal <hdmi_out1_core_timinggenerator_hcounter[11]_GND_1_o_add_6179_OUT> created at line 19732.
    Found 12-bit adder for signal <hdmi_out1_core_timinggenerator_vcounter[11]_GND_1_o_add_6186_OUT> created at line 19751.
    Found 13-bit adder for signal <hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_add_6198_OUT> created at line 19770.
    Found 12-bit adder for signal <hdmi_out1_core_dmareader_fifo_produce[11]_GND_1_o_add_6203_OUT> created at line 19785.
    Found 12-bit adder for signal <hdmi_out1_core_dmareader_fifo_consume[11]_GND_1_o_add_6205_OUT> created at line 19788.
    Found 13-bit adder for signal <hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_add_6207_OUT> created at line 19792.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_y_fifo_produce[1]_GND_1_o_add_6213_OUT> created at line 19811.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_y_fifo_consume[1]_GND_1_o_add_6215_OUT> created at line 19814.
    Found 3-bit adder for signal <hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_add_6217_OUT> created at line 19818.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cb_fifo_produce[1]_GND_1_o_add_6222_OUT> created at line 19826.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cb_fifo_consume[1]_GND_1_o_add_6224_OUT> created at line 19829.
    Found 3-bit adder for signal <hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_add_6226_OUT> created at line 19833.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cr_fifo_produce[1]_GND_1_o_add_6231_OUT> created at line 19841.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cr_fifo_consume[1]_GND_1_o_add_6233_OUT> created at line 19844.
    Found 3-bit adder for signal <hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_add_6235_OUT> created at line 19848.
    Found 14-bit adder for signal <n17148> created at line 19916.
    Found 14-bit adder for signal <n20101> created at line 19917.
    Found 14-bit adder for signal <n17150> created at line 19917.
    Found 14-bit adder for signal <n17151> created at line 19918.
    Found 2-bit adder for signal <n20109[1:0]> created at line 19965.
    Found 3-bit adder for signal <n20112[2:0]> created at line 19965.
    Found 4-bit adder for signal <n20131> created at line 19976.
    Found 4-bit adder for signal <n20134> created at line 19976.
    Found 4-bit adder for signal <n20137> created at line 19976.
    Found 4-bit adder for signal <n20140> created at line 19976.
    Found 4-bit adder for signal <n20143> created at line 19976.
    Found 4-bit adder for signal <n20146> created at line 19976.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6318_OUT> created at line 19976.
    Found 2-bit adder for signal <n20151[1:0]> created at line 19977.
    Found 3-bit adder for signal <n20154[2:0]> created at line 19977.
    Found 2-bit adder for signal <n20187[1:0]> created at line 20013.
    Found 3-bit adder for signal <n20190[2:0]> created at line 20013.
    Found 4-bit adder for signal <n20209> created at line 20024.
    Found 4-bit adder for signal <n20212> created at line 20024.
    Found 4-bit adder for signal <n20215> created at line 20024.
    Found 4-bit adder for signal <n20218> created at line 20024.
    Found 4-bit adder for signal <n20221> created at line 20024.
    Found 4-bit adder for signal <n20224> created at line 20024.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6375_OUT> created at line 20024.
    Found 2-bit adder for signal <n20229[1:0]> created at line 20025.
    Found 3-bit adder for signal <n20232[2:0]> created at line 20025.
    Found 2-bit adder for signal <n20265[1:0]> created at line 20061.
    Found 3-bit adder for signal <n20268[2:0]> created at line 20061.
    Found 4-bit adder for signal <n20287> created at line 20072.
    Found 4-bit adder for signal <n20290> created at line 20072.
    Found 4-bit adder for signal <n20293> created at line 20072.
    Found 4-bit adder for signal <n20296> created at line 20072.
    Found 4-bit adder for signal <n20299> created at line 20072.
    Found 4-bit adder for signal <n20302> created at line 20072.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6432_OUT> created at line 20072.
    Found 2-bit adder for signal <n20307[1:0]> created at line 20073.
    Found 3-bit adder for signal <n20310[2:0]> created at line 20073.
    Found 1-bit adder for signal <hdmi2usbsoc_ddrphy_phase_sel_PWR_1_o_add_6579_OUT<0>> created at line 20138.
    Found 1-bit adder for signal <hdmi2usbsoc_ddrphy_phase_half_PWR_1_o_add_6580_OUT<0>> created at line 20140.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_counter[1]_GND_1_o_add_6593_OUT> created at line 20220.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount[3]_GND_1_o_add_6596_OUT> created at line 20234.
    Found 33-bit adder for signal <n20351> created at line 20250.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount[3]_GND_1_o_add_6608_OUT> created at line 20263.
    Found 33-bit adder for signal <n20356> created at line 20282.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce[3]_GND_1_o_add_6624_OUT> created at line 20301.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume[3]_GND_1_o_add_6626_OUT> created at line 20304.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level[4]_GND_1_o_add_6628_OUT> created at line 20308.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce[3]_GND_1_o_add_6633_OUT> created at line 20316.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume[3]_GND_1_o_add_6635_OUT> created at line 20319.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level[4]_GND_1_o_add_6637_OUT> created at line 20323.
    Found 7-bit adder for signal <hdmi2usbsoc_dna_cnt[6]_GND_1_o_add_6648_OUT> created at line 20350.
    Found 2-bit adder for signal <hdmi2usbsoc_i1[1]_GND_1_o_add_6655_OUT> created at line 20364.
    Found 8-bit adder for signal <hdmi2usbsoc_counter[7]_GND_1_o_add_6668_OUT> created at line 20390.
    Found 4-bit adder for signal <hdmi2usbsoc_ddrphy_bitslip_cnt[3]_GND_1_o_add_6674_OUT> created at line 20401.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_counter[3]_GND_1_o_add_6683_OUT> created at line 20438.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_produce[2]_GND_1_o_add_6692_OUT> created at line 20462.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_consume[2]_GND_1_o_add_6694_OUT> created at line 20465.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_level[3]_GND_1_o_add_6696_OUT> created at line 20469.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_produce[2]_GND_1_o_add_6706_OUT> created at line 20493.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_consume[2]_GND_1_o_add_6708_OUT> created at line 20496.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_level[3]_GND_1_o_add_6710_OUT> created at line 20500.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_produce[2]_GND_1_o_add_6720_OUT> created at line 20524.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_consume[2]_GND_1_o_add_6722_OUT> created at line 20527.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_level[3]_GND_1_o_add_6724_OUT> created at line 20531.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_produce[2]_GND_1_o_add_6734_OUT> created at line 20555.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_consume[2]_GND_1_o_add_6736_OUT> created at line 20558.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_level[3]_GND_1_o_add_6738_OUT> created at line 20562.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_produce[2]_GND_1_o_add_6748_OUT> created at line 20586.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_consume[2]_GND_1_o_add_6750_OUT> created at line 20589.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_level[3]_GND_1_o_add_6752_OUT> created at line 20593.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_produce[2]_GND_1_o_add_6762_OUT> created at line 20617.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_consume[2]_GND_1_o_add_6764_OUT> created at line 20620.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_level[3]_GND_1_o_add_6766_OUT> created at line 20624.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_produce[2]_GND_1_o_add_6776_OUT> created at line 20648.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_consume[2]_GND_1_o_add_6778_OUT> created at line 20651.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_level[3]_GND_1_o_add_6780_OUT> created at line 20655.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_produce[2]_GND_1_o_add_6790_OUT> created at line 20679.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_consume[2]_GND_1_o_add_6792_OUT> created at line 20682.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_level[3]_GND_1_o_add_6794_OUT> created at line 20686.
    Found 25-bit adder for signal <n20428> created at line 21206.
    Found 24-bit adder for signal <hdmi2usbsoc_sdram_bandwidth_nreads[23]_GND_1_o_add_6925_OUT> created at line 21215.
    Found 24-bit adder for signal <hdmi2usbsoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_6927_OUT> created at line 21218.
    Found 24-bit adder for signal <ethphy_sys_counter[23]_GND_1_o_add_7289_OUT> created at line 22326.
    Found 9-bit adder for signal <ethphy_counter[8]_GND_1_o_add_7292_OUT> created at line 22332.
    Found 32-bit adder for signal <ethmac_writer_counter[31]_GND_1_o_add_7294_OUT> created at line 22342.
    Found 1-bit adder for signal <ethmac_writer_slot_PWR_1_o_add_7297_OUT<0>> created at line 22346.
    Found 1-bit adder for signal <ethmac_writer_fifo_produce_PWR_1_o_add_7298_OUT<0>> created at line 22349.
    Found 1-bit adder for signal <ethmac_writer_fifo_consume_PWR_1_o_add_7299_OUT<0>> created at line 22352.
    Found 2-bit adder for signal <ethmac_writer_fifo_level[1]_GND_1_o_add_7300_OUT> created at line 22356.
    Found 11-bit adder for signal <ethmac_reader_counter[10]_GND_1_o_add_7305_OUT> created at line 22368.
    Found 1-bit adder for signal <ethmac_reader_fifo_produce_PWR_1_o_add_7308_OUT<0>> created at line 22378.
    Found 1-bit adder for signal <ethmac_reader_fifo_consume_PWR_1_o_add_7309_OUT<0>> created at line 22381.
    Found 2-bit adder for signal <ethmac_reader_fifo_level[1]_GND_1_o_add_7310_OUT> created at line 22385.
    Found 7-bit adder for signal <n20457> created at line 22411.
    Found 4-bit adder for signal <hdmi_in0_edid_counter[3]_GND_1_o_add_7318_OUT> created at line 22425.
    Found 7-bit adder for signal <hdmi_in0_edid_offset_counter[6]_GND_1_o_add_7323_OUT> created at line 22436.
    Found 24-bit adder for signal <hdmi_in0_dma_current_address[23]_GND_1_o_add_7341_OUT> created at line 22632.
    Found 4-bit adder for signal <hdmi_in0_dma_fifo_produce[3]_GND_1_o_add_7347_OUT> created at line 22645.
    Found 4-bit adder for signal <hdmi_in0_dma_fifo_consume[3]_GND_1_o_add_7349_OUT> created at line 22648.
    Found 5-bit adder for signal <hdmi_in0_dma_fifo_level[4]_GND_1_o_add_7351_OUT> created at line 22652.
    Found 7-bit adder for signal <n20471> created at line 22661.
    Found 4-bit adder for signal <hdmi_in1_edid_counter[3]_GND_1_o_add_7359_OUT> created at line 22675.
    Found 7-bit adder for signal <hdmi_in1_edid_offset_counter[6]_GND_1_o_add_7364_OUT> created at line 22686.
    Found 24-bit adder for signal <hdmi_in1_dma_current_address[23]_GND_1_o_add_7382_OUT> created at line 22882.
    Found 4-bit adder for signal <hdmi_in1_dma_fifo_produce[3]_GND_1_o_add_7388_OUT> created at line 22895.
    Found 4-bit adder for signal <hdmi_in1_dma_fifo_consume[3]_GND_1_o_add_7390_OUT> created at line 22898.
    Found 5-bit adder for signal <hdmi_in1_dma_fifo_level[4]_GND_1_o_add_7392_OUT> created at line 22902.
    Found 16-bit adder for signal <encoder_reader_v[15]_GND_1_o_add_7409_OUT> created at line 22962.
    Found 5-bit adder for signal <encoder_reader_rsv_level[4]_GND_1_o_add_7414_OUT> created at line 22971.
    Found 4-bit adder for signal <encoder_reader_fifo_produce[3]_GND_1_o_add_7419_OUT> created at line 22979.
    Found 4-bit adder for signal <encoder_reader_fifo_consume[3]_GND_1_o_add_7421_OUT> created at line 22982.
    Found 5-bit adder for signal <encoder_reader_fifo_level[4]_GND_1_o_add_7423_OUT> created at line 22986.
    Found 4-bit adder for signal <_n28341> created at line 20013.
    Found 4-bit adder for signal <_n28342> created at line 20013.
    Found 4-bit adder for signal <_n28343> created at line 20013.
    Found 4-bit adder for signal <_n28344> created at line 20013.
    Found 4-bit adder for signal <BUS_0319_GND_1_o_add_6360_OUT> created at line 20013.
    Found 4-bit adder for signal <_n28347> created at line 20061.
    Found 4-bit adder for signal <_n28348> created at line 20061.
    Found 4-bit adder for signal <_n28349> created at line 20061.
    Found 4-bit adder for signal <_n28350> created at line 20061.
    Found 4-bit adder for signal <BUS_0345_GND_1_o_add_6417_OUT> created at line 20061.
    Found 4-bit adder for signal <_n28352> created at line 19977.
    Found 4-bit adder for signal <_n28353> created at line 19977.
    Found 4-bit adder for signal <_n28354> created at line 19977.
    Found 4-bit adder for signal <_n28355> created at line 19977.
    Found 4-bit adder for signal <BUS_0307_GND_1_o_add_6325_OUT> created at line 19977.
    Found 4-bit adder for signal <_n28357> created at line 19506.
    Found 4-bit adder for signal <_n28358> created at line 19506.
    Found 4-bit adder for signal <_n28359> created at line 19506.
    Found 4-bit adder for signal <_n28360> created at line 19506.
    Found 4-bit adder for signal <BUS_0190_GND_1_o_add_5890_OUT> created at line 19506.
    Found 4-bit adder for signal <_n28362> created at line 19965.
    Found 4-bit adder for signal <_n28363> created at line 19965.
    Found 4-bit adder for signal <_n28364> created at line 19965.
    Found 4-bit adder for signal <_n28365> created at line 19965.
    Found 4-bit adder for signal <BUS_0293_GND_1_o_add_6303_OUT> created at line 19965.
    Found 4-bit adder for signal <_n28368> created at line 17423.
    Found 4-bit adder for signal <_n28369> created at line 17423.
    Found 4-bit adder for signal <_n28370> created at line 17423.
    Found 4-bit adder for signal <_n28371> created at line 17423.
    Found 4-bit adder for signal <BUS_0088_GND_1_o_add_4720_OUT> created at line 17423.
    Found 6-bit subtractor for signal <_n28375> created at line 20039.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6389_OUT> created at line 20039.
    Found 4-bit adder for signal <_n28377> created at line 20025.
    Found 4-bit adder for signal <_n28378> created at line 20025.
    Found 4-bit adder for signal <_n28379> created at line 20025.
    Found 4-bit adder for signal <_n28380> created at line 20025.
    Found 4-bit adder for signal <BUS_0333_GND_1_o_add_6382_OUT> created at line 20025.
    Found 4-bit adder for signal <_n28384> created at line 19602.
    Found 4-bit adder for signal <_n28385> created at line 19602.
    Found 4-bit adder for signal <_n28386> created at line 19602.
    Found 4-bit adder for signal <_n28387> created at line 19602.
    Found 4-bit adder for signal <BUS_0242_GND_1_o_add_6004_OUT> created at line 19602.
    Found 6-bit subtractor for signal <_n28392> created at line 20006.
    Found 6-bit subtractor for signal <_n28393> created at line 20006.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6350_OUT> created at line 20006.
    Found 6-bit subtractor for signal <_n28397> created at line 19595.
    Found 6-bit subtractor for signal <_n28398> created at line 19595.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5994_OUT> created at line 19595.
    Found 4-bit adder for signal <_n28400> created at line 19518.
    Found 4-bit adder for signal <_n28401> created at line 19518.
    Found 4-bit adder for signal <_n28402> created at line 19518.
    Found 4-bit adder for signal <_n28403> created at line 19518.
    Found 4-bit adder for signal <BUS_0204_GND_1_o_add_5912_OUT> created at line 19518.
    Found 4-bit adder for signal <_n28407> created at line 18344.
    Found 4-bit adder for signal <_n28408> created at line 18344.
    Found 4-bit adder for signal <_n28409> created at line 18344.
    Found 4-bit adder for signal <_n28410> created at line 18344.
    Found 4-bit adder for signal <BUS_0127_GND_1_o_add_5265_OUT> created at line 18344.
    Found 4-bit adder for signal <_n28413> created at line 19614.
    Found 4-bit adder for signal <_n28414> created at line 19614.
    Found 4-bit adder for signal <_n28415> created at line 19614.
    Found 4-bit adder for signal <_n28416> created at line 19614.
    Found 4-bit adder for signal <BUS_0256_GND_1_o_add_6026_OUT> created at line 19614.
    Found 4-bit adder for signal <_n28418> created at line 19566.
    Found 4-bit adder for signal <_n28419> created at line 19566.
    Found 4-bit adder for signal <_n28420> created at line 19566.
    Found 4-bit adder for signal <_n28421> created at line 19566.
    Found 4-bit adder for signal <BUS_0230_GND_1_o_add_5969_OUT> created at line 19566.
    Found 4-bit adder for signal <_n28426> created at line 18443.
    Found 4-bit adder for signal <_n28427> created at line 18443.
    Found 4-bit adder for signal <_n28428> created at line 18443.
    Found 4-bit adder for signal <_n28429> created at line 18443.
    Found 4-bit adder for signal <BUS_0137_GND_1_o_add_5346_OUT> created at line 18443.
    Found 4-bit adder for signal <_n28432> created at line 17324.
    Found 4-bit adder for signal <_n28433> created at line 17324.
    Found 4-bit adder for signal <_n28434> created at line 17324.
    Found 4-bit adder for signal <_n28435> created at line 17324.
    Found 4-bit adder for signal <BUS_0078_GND_1_o_add_4639_OUT> created at line 17324.
    Found 4-bit adder for signal <_n28439> created at line 19554.
    Found 4-bit adder for signal <_n28440> created at line 19554.
    Found 4-bit adder for signal <_n28441> created at line 19554.
    Found 4-bit adder for signal <_n28442> created at line 19554.
    Found 4-bit adder for signal <BUS_0216_GND_1_o_add_5947_OUT> created at line 19554.
    Found 6-bit subtractor for signal <_n28444> created at line 19590.
    Found 6-bit adder for signal <_n28445> created at line 19590.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5991_OUT> created at line 19590.
    Found 6-bit subtractor for signal <_n28448> created at line 19643.
    Found 6-bit subtractor for signal <_n28449> created at line 19643.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6051_OUT> created at line 19643.
    Found 6-bit subtractor for signal <_n28451> created at line 19638.
    Found 6-bit adder for signal <_n28452> created at line 19638.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6048_OUT> created at line 19638.
    Found 4-bit adder for signal <_n28455> created at line 20073.
    Found 4-bit adder for signal <_n28456> created at line 20073.
    Found 4-bit adder for signal <_n28457> created at line 20073.
    Found 4-bit adder for signal <_n28458> created at line 20073.
    Found 4-bit adder for signal <BUS_0359_GND_1_o_add_6439_OUT> created at line 20073.
    Found 6-bit subtractor for signal <_n28463> created at line 20001.
    Found 6-bit adder for signal <_n28464> created at line 20001.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6347_OUT> created at line 20001.
    Found 6-bit subtractor for signal <_n28481> created at line 19631.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6036_OUT> created at line 19631.
    Found 6-bit subtractor for signal <_n28483> created at line 19991.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6332_OUT> created at line 19991.
    Found 6-bit subtractor for signal <_n28486> created at line 20102.
    Found 6-bit subtractor for signal <_n28487> created at line 20102.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6464_OUT> created at line 20102.
    Found 6-bit subtractor for signal <_n28492> created at line 19532.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5919_OUT> created at line 19532.
    Found 6-bit subtractor for signal <_n28494> created at line 19535.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5922_OUT> created at line 19535.
    Found 6-bit subtractor for signal <_n28496> created at line 19542.
    Found 6-bit adder for signal <_n28497> created at line 19542.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5934_OUT> created at line 19542.
    Found 6-bit subtractor for signal <_n28499> created at line 19547.
    Found 6-bit subtractor for signal <_n28500> created at line 19547.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5937_OUT> created at line 19547.
    Found 6-bit subtractor for signal <_n28502> created at line 20042.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6392_OUT> created at line 20042.
    Found 6-bit subtractor for signal <_n28515> created at line 19580.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5976_OUT> created at line 19580.
    Found 6-bit subtractor for signal <_n28517> created at line 19583.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5979_OUT> created at line 19583.
    Found 4-bit adder for signal <_n28537> created at line 18245.
    Found 4-bit adder for signal <_n28538> created at line 18245.
    Found 4-bit adder for signal <_n28539> created at line 18245.
    Found 4-bit adder for signal <_n28540> created at line 18245.
    Found 4-bit adder for signal <BUS_0117_GND_1_o_add_5184_OUT> created at line 18245.
    Found 6-bit subtractor for signal <_n28554> created at line 19994.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6335_OUT> created at line 19994.
    Found 6-bit subtractor for signal <_n28557> created at line 20049.
    Found 6-bit adder for signal <_n28558> created at line 20049.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6404_OUT> created at line 20049.
    Found 6-bit subtractor for signal <_n28560> created at line 19628.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6033_OUT> created at line 19628.
    Found 6-bit subtractor for signal <_n28562> created at line 20054.
    Found 6-bit subtractor for signal <_n28563> created at line 20054.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6407_OUT> created at line 20054.
    Found 6-bit subtractor for signal <_n28568> created at line 20097.
    Found 6-bit adder for signal <_n28569> created at line 20097.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6461_OUT> created at line 20097.
    Found 4-bit adder for signal <_n28572> created at line 17225.
    Found 4-bit adder for signal <_n28573> created at line 17225.
    Found 4-bit adder for signal <_n28574> created at line 17225.
    Found 4-bit adder for signal <_n28575> created at line 17225.
    Found 4-bit adder for signal <BUS_0068_GND_1_o_add_4558_OUT> created at line 17225.
    Found 6-bit subtractor for signal <_n28578> created at line 20087.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6446_OUT> created at line 20087.
    Found 6-bit subtractor for signal <_n28580> created at line 20090.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6449_OUT> created at line 20090.
    Found 16x16-bit multiplier for signal <n16019> created at line 13146.
    Found 20-bit shifter logical right for signal <n16202> created at line 17223
    Found 20-bit shifter logical right for signal <n16234> created at line 17322
    Found 20-bit shifter logical right for signal <n16266> created at line 17421
    Found 9x7-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4771_OUT> created at line 17670.
    Found 9x5-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4772_OUT> created at line 17671.
    Found 12x9-bit multiplier for signal <n16317> created at line 17677.
    Found 12x9-bit multiplier for signal <n16318> created at line 17678.
    Found 20-bit shifter logical right for signal <n16507> created at line 18243
    Found 20-bit shifter logical right for signal <n16539> created at line 18342
    Found 20-bit shifter logical right for signal <n16571> created at line 18441
    Found 9x7-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5397_OUT> created at line 18690.
    Found 9x5-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5398_OUT> created at line 18691.
    Found 12x9-bit multiplier for signal <n16622> created at line 18697.
    Found 12x9-bit multiplier for signal <n16623> created at line 18698.
    Found 9x8-bit multiplier for signal <hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5839_OUT> created at line 19453.
    Found 9x5-bit multiplier for signal <hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5840_OUT> created at line 19454.
    Found 9x6-bit multiplier for signal <hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5841_OUT> created at line 19455.
    Found 9x8-bit multiplier for signal <hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5842_OUT> created at line 19456.
    Found 9x8-bit multiplier for signal <hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_6252_OUT> created at line 19912.
    Found 9x5-bit multiplier for signal <hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_6253_OUT> created at line 19913.
    Found 9x6-bit multiplier for signal <hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_6254_OUT> created at line 19914.
    Found 9x8-bit multiplier for signal <hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_6255_OUT> created at line 19915.
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1571_OUT>
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_checker_ref>
    Found 4x10-bit Read Only RAM for signal <sync_f_array_muxed0>
    Found 4x10-bit Read Only RAM for signal <sync_f_array_muxed3>
    Found 128x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 128x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 16-bit 4-to-1 multiplexer for signal <litedramportconverter0_rdata_converter_converter_source_payload_data> created at line 9462.
    Found 16-bit 4-to-1 multiplexer for signal <litedramportconverter1_rdata_converter_converter_source_payload_data> created at line 9697.
    Found 1-bit 3-to-1 multiplexer for signal <hdmi2usbsoc_interface_ack> created at line 9824.
    Found 8-bit 4-to-1 multiplexer for signal <ethmac_crc32_inserter_cnt[1]_ethmac_crc32_inserter_value[7]_wide_mux_1605_OUT> created at line 10393.
    Found 10-bit 4-to-1 multiplexer for signal <ethmac_tx_converter_converter_source_payload_data> created at line 10660.
    Found 1-bit 3-to-1 multiplexer for signal <ethmac_writer_counter_ce> created at line 11006.
    Found 1-bit 3-to-1 multiplexer for signal <ethmac_writer_ongoing> created at line 11006.
    Found 16-bit 8-to-1 multiplexer for signal <encoderbuffer_source_payload_data> created at line 13292.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed0> created at line 14895.
    Found 13-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed1> created at line 14924.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed3> created at line 14982.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed4> created at line 15011.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed0> created at line 15069.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed1> created at line 15098.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed2> created at line 15127.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed6> created at line 15156.
    Found 13-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed7> created at line 15185.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed9> created at line 15243.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed10> created at line 15272.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed3> created at line 15330.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed4> created at line 15359.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed5> created at line 15388.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed12> created at line 15417.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed14> created at line 15463.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed15> created at line 15486.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed17> created at line 15532.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed18> created at line 15555.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed20> created at line 15601.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed21> created at line 15624.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed23> created at line 15670.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed24> created at line 15693.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed26> created at line 15739.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed27> created at line 15762.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed29> created at line 15808.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed30> created at line 15831.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed32> created at line 15877.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed33> created at line 15900.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed35> created at line 15946.
    Found 13-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed7> created at line 16344.
    Found 3-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed8> created at line 16361.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed9> created at line 16378.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed10> created at line 16395.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed11> created at line 16412.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed12> created at line 16429.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed13> created at line 16446.
    Found 13-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed14> created at line 16463.
    Found 3-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed15> created at line 16480.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed16> created at line 16497.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed17> created at line 16514.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed18> created at line 16531.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed19> created at line 16548.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed20> created at line 16565.
    Found 40-bit 4-to-1 multiplexer for signal <ethmac_rx_converter_converter_demux[1]_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_4415_OUT> created at line 17023.
    Found 8-bit 12-to-1 multiplexer for signal <hdmi2usbsoc_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_7428_OUT> created at line 23015.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_interface2_bank_bus_adr[1]_GND_1_o_wide_mux_7432_OUT> created at line 23152.
    Found 8-bit 47-to-1 multiplexer for signal <hdmi2usbsoc_interface5_bank_bus_adr[5]_GND_1_o_wide_mux_7455_OUT> created at line 23743.
    Found 8-bit 32-to-1 multiplexer for signal <hdmi2usbsoc_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_7476_OUT> created at line 23995.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_interface9_bank_bus_adr[1]_GND_1_o_wide_mux_7505_OUT> created at line 24490.
    Found 8-bit 21-to-1 multiplexer for signal <hdmi2usbsoc_interface10_bank_bus_adr[4]_GND_1_o_wide_mux_7508_OUT> created at line 24512.
    Found 8-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_interface11_bank_bus_adr[2]_GND_1_o_wide_mux_7510_OUT> created at line 24602.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_interface12_bank_bus_adr[1]_hdmi2usbsoc_csrbank12_tuning_word0_w[7]_wide_mux_7513_OUT> created at line 24629.
    Found 1-bit 8-to-1 multiplexer for signal <_n28479> created at line 22447.
    Found 1-bit 8-to-1 multiplexer for signal <_n28535> created at line 22697.
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 25533
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 25533
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 25533
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 25533
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 26759
    Found 1-bit tristate buffer for signal <hdmi_in0_sda> created at line 26888
    Found 1-bit tristate buffer for signal <hdmi_in1_sda> created at line 27296
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_hit> created at line 7857
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_hit> created at line 7987
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_hit> created at line 8117
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_hit> created at line 8247
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_hit> created at line 8377
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_hit> created at line 8507
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_hit> created at line 8637
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_hit> created at line 8767
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_428_o> created at line 8946
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_429_o> created at line 8946
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_430_o> created at line 8947
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_431_o> created at line 8947
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_432_o> created at line 8948
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_433_o> created at line 8948
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_434_o> created at line 8949
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_435_o> created at line 8949
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_436_o> created at line 8950
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_437_o> created at line 8950
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_438_o> created at line 8951
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_439_o> created at line 8951
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_440_o> created at line 8952
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_441_o> created at line 8952
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_442_o> created at line 8953
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_443_o> created at line 8953
    Found 1-bit comparator equal for signal <litedramportcdc0_cmd_fifo_graycounter0_q[2]_litedramportcdc0_cmd_fifo_consume_wdomain[2]_equal_1344_o> created at line 9259
    Found 1-bit comparator equal for signal <litedramportcdc0_cmd_fifo_graycounter0_q[1]_litedramportcdc0_cmd_fifo_consume_wdomain[1]_equal_1345_o> created at line 9259
    Found 1-bit comparator not equal for signal <n1454> created at line 9259
    Found 3-bit comparator equal for signal <n1457> created at line 9260
    Found 1-bit comparator equal for signal <litedramportcdc0_rdata_fifo_graycounter0_q[4]_litedramportcdc0_rdata_fifo_consume_wdomain[4]_equal_1364_o> created at line 9310
    Found 1-bit comparator equal for signal <litedramportcdc0_rdata_fifo_graycounter0_q[3]_litedramportcdc0_rdata_fifo_consume_wdomain[3]_equal_1365_o> created at line 9310
    Found 3-bit comparator not equal for signal <n1489> created at line 9310
    Found 5-bit comparator not equal for signal <n1492> created at line 9311
    Found 1-bit comparator equal for signal <litedramportcdc1_cmd_fifo_graycounter2_q[2]_litedramportcdc1_cmd_fifo_consume_wdomain[2]_equal_1411_o> created at line 9494
    Found 1-bit comparator equal for signal <litedramportcdc1_cmd_fifo_graycounter2_q[1]_litedramportcdc1_cmd_fifo_consume_wdomain[1]_equal_1412_o> created at line 9494
    Found 1-bit comparator not equal for signal <n1584> created at line 9494
    Found 3-bit comparator equal for signal <n1587> created at line 9495
    Found 1-bit comparator equal for signal <litedramportcdc1_rdata_fifo_graycounter2_q[4]_litedramportcdc1_rdata_fifo_consume_wdomain[4]_equal_1431_o> created at line 9545
    Found 1-bit comparator equal for signal <litedramportcdc1_rdata_fifo_graycounter2_q[3]_litedramportcdc1_rdata_fifo_consume_wdomain[3]_equal_1432_o> created at line 9545
    Found 3-bit comparator not equal for signal <n1617> created at line 9545
    Found 5-bit comparator not equal for signal <n1620> created at line 9546
    Found 21-bit comparator equal for signal <hdmi2usbsoc_tag_do_tag[20]_GND_1_o_equal_1491_o> created at line 9760
    Found 24-bit comparator greater for signal <GND_1_o_ethphy_sys_counter[23]_LessThan_1530_o> created at line 9878
    Found 8-bit comparator not equal for signal <ethmac_preamble_checker_match> created at line 10265
    Found 16-bit comparator greater for signal <_n30314> created at line 10553
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[6]_ethmac_tx_cdc_consume_wdomain[6]_equal_1669_o> created at line 10732
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[5]_ethmac_tx_cdc_consume_wdomain[5]_equal_1670_o> created at line 10732
    Found 5-bit comparator not equal for signal <n2541> created at line 10732
    Found 7-bit comparator not equal for signal <n2544> created at line 10733
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[6]_ethmac_rx_cdc_consume_wdomain[6]_equal_1691_o> created at line 10775
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[5]_ethmac_rx_cdc_consume_wdomain[5]_equal_1692_o> created at line 10775
    Found 5-bit comparator not equal for signal <n2576> created at line 10775
    Found 7-bit comparator equal for signal <n2579> created at line 10776
    Found 32-bit comparator greater for signal <ethmac_writer_counter[31]_GND_1_o_LessThan_1746_o> created at line 11009
    Found 11-bit comparator greater for signal <n2739> created at line 11061
    Found 1-bit comparator equal for signal <hdmi_in0_frame_fifo_graycounter0_q[9]_hdmi_in0_frame_fifo_consume_wdomain[9]_equal_1945_o> created at line 11629
    Found 1-bit comparator equal for signal <hdmi_in0_frame_fifo_graycounter0_q[8]_hdmi_in0_frame_fifo_consume_wdomain[8]_equal_1946_o> created at line 11629
    Found 8-bit comparator not equal for signal <n3101> created at line 11629
    Found 10-bit comparator equal for signal <n3104> created at line 11630
    Found 1-bit comparator equal for signal <hdmi_in1_frame_fifo_graycounter0_q[9]_hdmi_in1_frame_fifo_consume_wdomain[9]_equal_2119_o> created at line 12196
    Found 1-bit comparator equal for signal <hdmi_in1_frame_fifo_graycounter0_q[8]_hdmi_in1_frame_fifo_consume_wdomain[8]_equal_2120_o> created at line 12196
    Found 8-bit comparator not equal for signal <n3483> created at line 12196
    Found 10-bit comparator equal for signal <n3486> created at line 12197
    Found 1-bit comparator equal for signal <hdmi_out0_core_initiator_cdc_graycounter0_q[1]_hdmi_out0_core_initiator_cdc_consume_wdomain[1]_equal_2236_o> created at line 12464
    Found 1-bit comparator equal for signal <hdmi_out0_core_initiator_cdc_graycounter0_q[0]_hdmi_out0_core_initiator_cdc_consume_wdomain[0]_equal_2237_o> created at line 12464
    Found 2-bit comparator equal for signal <hdmi_out0_core_timinggenerator_sink_valid_INV_720_o> created at line 12465
    Found 26-bit comparator equal for signal <hdmi_out0_core_dmareader_offset[25]_hdmi_out0_core_dmareader_length[25]_equal_2268_o> created at line 12571
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_driver_hdmi_phy_es0_n1d[3]_LessThan_2285_o> created at line 12616
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_driver_hdmi_phy_es1_n1d[3]_LessThan_2288_o> created at line 12618
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_driver_hdmi_phy_es2_n1d[3]_LessThan_2291_o> created at line 12620
    Found 1-bit comparator equal for signal <hdmi_out1_core_initiator_cdc_graycounter0_q[1]_hdmi_out1_core_initiator_cdc_consume_wdomain[1]_equal_2396_o> created at line 12862
    Found 1-bit comparator equal for signal <hdmi_out1_core_initiator_cdc_graycounter0_q[0]_hdmi_out1_core_initiator_cdc_consume_wdomain[0]_equal_2397_o> created at line 12862
    Found 2-bit comparator equal for signal <hdmi_out1_core_timinggenerator_sink_valid_INV_797_o> created at line 12863
    Found 26-bit comparator equal for signal <hdmi_out1_core_dmareader_offset[25]_hdmi_out1_core_dmareader_length[25]_equal_2428_o> created at line 12969
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_driver_hdmi_phy_es0_n1d[3]_LessThan_2442_o> created at line 13009
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_driver_hdmi_phy_es1_n1d[3]_LessThan_2445_o> created at line 13011
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_driver_hdmi_phy_es2_n1d[3]_LessThan_2448_o> created at line 13013
    Found 16-bit comparator greater for signal <encoder_reader_h_width_storage[15]_INV_383_o> created at line 13209
    Found 16-bit comparator greater for signal <n4178> created at line 13212
    Found 1-bit comparator equal for signal <encoder_cdc_graycounter0_q[2]_encoder_cdc_consume_wdomain[2]_equal_2522_o> created at line 13253
    Found 1-bit comparator equal for signal <encoder_cdc_graycounter0_q[1]_encoder_cdc_consume_wdomain[1]_equal_2523_o> created at line 13253
    Found 1-bit comparator not equal for signal <n4226> created at line 13253
    Found 3-bit comparator equal for signal <_n30285> created at line 13254
    Found 1-bit comparator equal for signal <n4253> created at line 13340
    Found 11-bit comparator greater for signal <encoder_output_fifo_almost_full> created at line 13392
    Found 1-bit comparator equal for signal <encoder_streamer_fifo_graycounter0_q[2]_encoder_streamer_fifo_consume_wdomain[2]_equal_2606_o> created at line 13557
    Found 1-bit comparator equal for signal <encoder_streamer_fifo_graycounter0_q[1]_encoder_streamer_fifo_consume_wdomain[1]_equal_2607_o> created at line 13557
    Found 1-bit comparator not equal for signal <n4406> created at line 13557
    Found 3-bit comparator not equal for signal <n4409> created at line 13558
    Found 11-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_crg_por[10]_LessThan_4240_o> created at line 16582
    Found 4-bit comparator equal for signal <hdmi_in0_charsync0_control_position[3]_hdmi_in0_charsync0_previous_control_position[3]_equal_4545_o> created at line 17211
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer0_transition_count[3]_LessThan_4562_o> created at line 17227
    Found 4-bit comparator equal for signal <hdmi_in0_charsync1_control_position[3]_hdmi_in0_charsync1_previous_control_position[3]_equal_4626_o> created at line 17310
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer1_transition_count[3]_LessThan_4643_o> created at line 17326
    Found 4-bit comparator equal for signal <hdmi_in0_charsync2_control_position[3]_hdmi_in0_charsync2_previous_control_position[3]_equal_4707_o> created at line 17409
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer2_transition_count[3]_LessThan_4724_o> created at line 17425
    Found 11-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4783_o> created at line 17683
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_4784_o> created at line 17686
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4787_o> created at line 17692
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_4788_o> created at line 17695
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4791_o> created at line 17701
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_4792_o> created at line 17704
    Found 4-bit comparator equal for signal <hdmi_in1_charsync0_control_position[3]_hdmi_in1_charsync0_previous_control_position[3]_equal_5171_o> created at line 18231
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer0_transition_count[3]_LessThan_5188_o> created at line 18247
    Found 4-bit comparator equal for signal <hdmi_in1_charsync1_control_position[3]_hdmi_in1_charsync1_previous_control_position[3]_equal_5252_o> created at line 18330
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer1_transition_count[3]_LessThan_5269_o> created at line 18346
    Found 4-bit comparator equal for signal <hdmi_in1_charsync2_control_position[3]_hdmi_in1_charsync2_previous_control_position[3]_equal_5333_o> created at line 18429
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer2_transition_count[3]_LessThan_5350_o> created at line 18445
    Found 11-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_5409_o> created at line 18703
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_5410_o> created at line 18706
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_5413_o> created at line 18712
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_5414_o> created at line 18715
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_5417_o> created at line 18721
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_5418_o> created at line 18724
    Found 12-bit comparator not equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hres[11]_equal_5769_o> created at line 19277
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hsync_start[11]_equal_5770_o> created at line 19280
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hsync_end[11]_equal_5771_o> created at line 19283
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hscan[11]_equal_5772_o> created at line 19286
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_5773_o> created at line 19288
    Found 12-bit comparator not equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vres[11]_equal_5779_o> created at line 19298
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vsync_start[11]_equal_5780_o> created at line 19301
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vsync_end[11]_equal_5781_o> created at line 19304
    Found 12-bit comparator greater for signal <hdmi_out0_r[11]_GND_1_o_LessThan_5848_o> created at line 19460
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_r[11]_LessThan_5849_o> created at line 19463
    Found 12-bit comparator greater for signal <hdmi_out0_g[11]_GND_1_o_LessThan_5852_o> created at line 19469
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_g[11]_LessThan_5853_o> created at line 19472
    Found 12-bit comparator greater for signal <hdmi_out0_b[11]_GND_1_o_LessThan_5856_o> created at line 19478
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_b[11]_LessThan_5857_o> created at line 19481
    Found 4-bit comparator equal for signal <hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_equal_5915_o> created at line 19527
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_LessThan_5925_o> created at line 19538
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_LessThan_5927_o> created at line 19538
    Found 4-bit comparator equal for signal <hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_equal_5972_o> created at line 19575
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_LessThan_5982_o> created at line 19586
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_LessThan_5984_o> created at line 19586
    Found 4-bit comparator equal for signal <hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_equal_6029_o> created at line 19623
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_LessThan_6039_o> created at line 19634
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_LessThan_6041_o> created at line 19634
    Found 12-bit comparator not equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hres[11]_equal_6182_o> created at line 19736
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hsync_start[11]_equal_6183_o> created at line 19739
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hsync_end[11]_equal_6184_o> created at line 19742
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hscan[11]_equal_6185_o> created at line 19745
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vscan[11]_equal_6186_o> created at line 19747
    Found 12-bit comparator not equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vres[11]_equal_6192_o> created at line 19757
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vsync_start[11]_equal_6193_o> created at line 19760
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vsync_end[11]_equal_6194_o> created at line 19763
    Found 12-bit comparator greater for signal <hdmi_out1_r[11]_GND_1_o_LessThan_6261_o> created at line 19919
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_r[11]_LessThan_6262_o> created at line 19922
    Found 12-bit comparator greater for signal <hdmi_out1_g[11]_GND_1_o_LessThan_6265_o> created at line 19928
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_g[11]_LessThan_6266_o> created at line 19931
    Found 12-bit comparator greater for signal <hdmi_out1_b[11]_GND_1_o_LessThan_6269_o> created at line 19937
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_b[11]_LessThan_6270_o> created at line 19940
    Found 4-bit comparator equal for signal <hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_equal_6328_o> created at line 19986
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_LessThan_6338_o> created at line 19997
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_LessThan_6340_o> created at line 19997
    Found 4-bit comparator equal for signal <hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_equal_6385_o> created at line 20034
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_LessThan_6395_o> created at line 20045
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_LessThan_6397_o> created at line 20045
    Found 4-bit comparator equal for signal <hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_equal_6442_o> created at line 20082
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_LessThan_6452_o> created at line 20093
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_LessThan_6454_o> created at line 20093
    Found 1-bit comparator equal for signal <hdmi2usbsoc_ddrphy_phase_half_hdmi2usbsoc_ddrphy_phase_sys_equal_6579_o> created at line 20135
    Found 7-bit comparator greater for signal <hdmi2usbsoc_dna_cnt[6]_PWR_1_o_LessThan_6648_o> created at line 20349
    Found 7-bit comparator greater for signal <hdmi2usbsoc_dna_cnt[6]_GND_1_o_LessThan_8147_o> created at line 25528
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_cmd_payload_a<1:2>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_cmd_payload_a<3:12>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data<7:4>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal encoder_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal usb_clk may hinder XST clustering optimizations.
    Summary:
	inferred  79 RAM(s).
	inferred  17 Multiplier(s).
	inferred 469 Adder/Subtractor(s).
	inferred 8922 D-type flip-flop(s).
	inferred 162 Comparator(s).
	inferred 1669 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred   7 Tristate(s).
	inferred  33 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_9_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_10_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_10_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_33> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_11_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_11_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_15_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_34> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_16_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_16_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_18_o_GND_18_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_35> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_23_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <wb_async_reg>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/verilog/wb_async_reg.v".
        DATA_WIDTH = 32
        ADDR_WIDTH = 32
        SELECT_WIDTH = 4
    Found 32-bit register for signal <wbm_dat_i_reg>.
    Found 32-bit register for signal <wbm_dat_o_reg>.
    Found 1-bit register for signal <wbm_we_i_reg>.
    Found 4-bit register for signal <wbm_sel_i_reg>.
    Found 1-bit register for signal <wbm_stb_i_reg>.
    Found 1-bit register for signal <wbm_ack_o_reg>.
    Found 1-bit register for signal <wbm_err_o_reg>.
    Found 1-bit register for signal <wbm_rty_o_reg>.
    Found 1-bit register for signal <wbm_cyc_i_reg>.
    Found 1-bit register for signal <wbm_done_sync1>.
    Found 1-bit register for signal <wbm_done_sync2>.
    Found 1-bit register for signal <wbm_done_sync3>.
    Found 32-bit register for signal <wbs_adr_o_reg>.
    Found 32-bit register for signal <wbs_dat_i_reg>.
    Found 32-bit register for signal <wbs_dat_o_reg>.
    Found 1-bit register for signal <wbs_we_o_reg>.
    Found 4-bit register for signal <wbs_sel_o_reg>.
    Found 1-bit register for signal <wbs_stb_o_reg>.
    Found 1-bit register for signal <wbs_ack_i_reg>.
    Found 1-bit register for signal <wbs_err_i_reg>.
    Found 1-bit register for signal <wbs_rty_i_reg>.
    Found 1-bit register for signal <wbs_cyc_o_reg>.
    Found 1-bit register for signal <wbs_done_reg>.
    Found 1-bit register for signal <wbs_cyc_o_sync1>.
    Found 1-bit register for signal <wbs_cyc_o_sync2>.
    Found 1-bit register for signal <wbs_cyc_o_sync3>.
    Found 1-bit register for signal <wbs_stb_o_sync1>.
    Found 1-bit register for signal <wbs_stb_o_sync2>.
    Found 1-bit register for signal <wbs_stb_o_sync3>.
    Found 32-bit register for signal <wbm_adr_i_reg>.
    Summary:
	inferred 220 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <wb_async_reg> synthesized.

Synthesizing Unit <JpegEnc>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/JpegEnc.vhd".
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/JpegEnc.vhd" line 229: Output port <bs_sm_settings_x_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/JpegEnc.vhd" line 229: Output port <bs_sm_settings_y_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/JpegEnc.vhd" line 229: Output port <bs_sm_settings_cmp_idx> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <JpegEnc> synthesized.

Synthesizing Unit <HostIF>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/HostIF.vhd".
    Found 1-bit register for signal <qwren>.
    Found 1-bit register for signal <write_ack>.
    Found 1-bit register for signal <sof>.
    Found 1-bit register for signal <img_size_wr>.
    Found 1-bit register for signal <read_ack>.
    Found 32-bit register for signal <OPB_DBus_out>.
    Found 32-bit register for signal <enc_start_reg>.
    Found 32-bit register for signal <image_size_reg>.
    Found 32-bit register for signal <image_ram_access_reg>.
    Found 32-bit register for signal <enc_sts_reg>.
    Found 32-bit register for signal <cod_data_addr_reg>.
    Found 8-bit register for signal <qdata>.
    Found 7-bit register for signal <qaddr>.
    Found 32-bit 7-to-1 multiplexer for signal <_n0147> created at line 145.
    Summary:
	inferred 212 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <HostIF> synthesized.

Synthesizing Unit <CtrlSM>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/CtrlSM.vhd".
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[1].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[2].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[3].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[4].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[5].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <start_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <start<1>>.
    Found 1-bit register for signal <start1_d>.
    Found 1-bit register for signal <jpeg_ready>.
    Found 1-bit register for signal <jpeg_busy>.
    Found 1-bit register for signal <out_mux_ctrl_s>.
    Found 1-bit register for signal <out_mux_ctrl_s2>.
    Found 1-bit register for signal <jfif_eoi>.
    Found 1-bit register for signal <out_mux_ctrl>.
    Found 1-bit register for signal <jfif_start>.
    Found 16-bit register for signal <Reg[1]_y_cnt>.
    Found 16-bit register for signal <Reg[2]_x_cnt>.
    Found 16-bit register for signal <Reg[2]_y_cnt>.
    Found 16-bit register for signal <Reg[3]_x_cnt>.
    Found 16-bit register for signal <Reg[3]_y_cnt>.
    Found 16-bit register for signal <Reg[4]_x_cnt>.
    Found 16-bit register for signal <Reg[4]_y_cnt>.
    Found 16-bit register for signal <Reg[5]_x_cnt>.
    Found 16-bit register for signal <Reg[5]_y_cnt>.
    Found 16-bit register for signal <Reg[6]_x_cnt>.
    Found 16-bit register for signal <Reg[6]_y_cnt>.
    Found 16-bit register for signal <RSM_x_cnt>.
    Found 16-bit register for signal <RSM_y_cnt>.
    Found 16-bit register for signal <Reg[1]_x_cnt>.
    Found 3-bit register for signal <Reg[1]_cmp_idx>.
    Found 3-bit register for signal <Reg[2]_cmp_idx>.
    Found 3-bit register for signal <Reg[3]_cmp_idx>.
    Found 3-bit register for signal <Reg[4]_cmp_idx>.
    Found 3-bit register for signal <Reg[5]_cmp_idx>.
    Found 3-bit register for signal <Reg[6]_cmp_idx>.
    Found 3-bit register for signal <main_state>.
    Found 3-bit register for signal <RSM_cmp_idx>.
    Found finite state machine <FSM_36> for signal <main_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idles                                          |
    | Power Up State     | idles                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <RSM_x_cnt[15]_GND_64_o_add_62_OUT> created at line 1241.
    Found 16-bit adder for signal <RSM_y_cnt[15]_GND_64_o_add_71_OUT> created at line 1241.
    Found 3-bit adder for signal <RSM_cmp_idx[2]_GND_64_o_add_87_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_64_o_GND_64_o_sub_70_OUT<15:0>> created at line 1308.
    Found 16-bit comparator greater for signal <RSM_x_cnt[15]_img_size_x[15]_LessThan_59_o> created at line 289
    Found 3-bit comparator greater for signal <RSM_cmp_idx[2]_PWR_71_o_LessThan_62_o> created at line 301
    Found 16-bit comparator greater for signal <RSM_y_cnt[15]_GND_64_o_LessThan_71_o> created at line 314
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 254 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CtrlSM> synthesized.

Synthesizing Unit <SingleSM>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/SingleSM.vhd".
    Found 1-bit register for signal <start_o>.
    Found 1-bit register for signal <pb_start_o>.
    Found 1-bit register for signal <idle_o>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_37> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_58_o_Mux_13_o> created at line 110.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SingleSM> synthesized.

Synthesizing Unit <FDCT>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FDCT.vhd".
WARNING:Xst:647 - Input <fdct_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zz_rden> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FDCT.vhd" line 414: Output port <dcto1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FDCT.vhd" line 414: Output port <odv1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FDCT.vhd" line 465: Output port <fullo> of the instance <U_FIFO1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <eoi_fdct>.
    Found 1-bit register for signal <start_int>.
    Found 1-bit register for signal <bf_fifo_rd_s>.
    Found 1-bit register for signal <bf_dval>.
    Found 1-bit register for signal <bf_dval_m1>.
    Found 1-bit register for signal <bf_dval_m2>.
    Found 1-bit register for signal <fram1_rd>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo_rd_arm>.
    Found 1-bit register for signal <fifo1_q_dval>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <writing_en>.
    Found 16-bit register for signal <x_pixel_cnt>.
    Found 16-bit register for signal <y_line_cnt>.
    Found 7-bit register for signal <input_rd_cnt>.
    Found 7-bit register for signal <fram1_raddr>.
    Found 7-bit register for signal <fram1_waddr>.
    Found 3-bit register for signal <cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx_d1>.
    Found 3-bit register for signal <cur_cmp_idx_d2>.
    Found 3-bit register for signal <cur_cmp_idx_d3>.
    Found 3-bit register for signal <cur_cmp_idx_d4>.
    Found 3-bit register for signal <cur_cmp_idx_d5>.
    Found 3-bit register for signal <cur_cmp_idx_d6>.
    Found 3-bit register for signal <cur_cmp_idx_d7>.
    Found 3-bit register for signal <cur_cmp_idx_d8>.
    Found 3-bit register for signal <fram1_line_cnt>.
    Found 3-bit register for signal <fram1_pix_cnt>.
    Found 3-bit register for signal <xw_cnt>.
    Found 3-bit register for signal <yw_cnt>.
    Found 8-bit register for signal <fram1_rd_d<7:0>>.
    Found 8-bit register for signal <mdct_data_in>.
    Found 5-bit register for signal <start_int_d>.
    Found 6-bit register for signal <fifo1_rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 1-bit register for signal <bf_dval_m3>.
    Found 1-bit register for signal <rd_started>.
    Found 8-bit register for signal <Y_8bit>.
    Found 8-bit register for signal <Cb_8bit>.
    Found 8-bit register for signal <Cr_8bit>.
    Found 7-bit adder for signal <fram1_waddr[6]_GND_66_o_add_2_OUT> created at line 1241.
    Found 16-bit adder for signal <y_line_cnt[15]_GND_66_o_add_10_OUT> created at line 1241.
    Found 16-bit adder for signal <x_pixel_cnt[15]_GND_66_o_add_12_OUT> created at line 1241.
    Found 3-bit adder for signal <cmp_idx[2]_GND_66_o_add_15_OUT> created at line 1241.
    Found 7-bit adder for signal <input_rd_cnt[6]_GND_66_o_add_28_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_pix_cnt[2]_GND_66_o_add_36_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_66_o_add_39_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_line_cnt[2]_GND_66_o_add_43_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_66_o_add_45_OUT> created at line 1241.
    Found 6-bit adder for signal <fifo1_rd_cnt[5]_GND_66_o_add_84_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_66_o_add_93_OUT> created at line 1241.
    Found 3-bit adder for signal <xw_cnt[2]_GND_66_o_add_96_OUT> created at line 1241.
    Found 3-bit adder for signal <yw_cnt[2]_GND_66_o_add_97_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_66_o_GND_66_o_sub_7_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_66_o_GND_66_o_sub_9_OUT<15:0>> created at line 1308.
    Found 16-bit comparator equal for signal <x_pixel_cnt[15]_GND_66_o_equal_8_o> created at line 294
    Found 16-bit comparator equal for signal <y_line_cnt[15]_GND_66_o_equal_10_o> created at line 297
    Found 3-bit comparator greater for signal <GND_66_o_cur_cmp_idx[2]_LessThan_25_o> created at line 318
    Found 10-bit comparator greater for signal <fifo1_count[9]_GND_66_o_LessThan_26_o> created at line 329
    Found 3-bit comparator greater for signal <cur_cmp_idx[2]_GND_66_o_LessThan_27_o> created at line 331
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 167 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <FDCT> synthesized.

Synthesizing Unit <RAMZ_1>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 24
    Found 128x24-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_1> synthesized.

Synthesizing Unit <MDCT>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/MDCT.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MDCT> synthesized.

Synthesizing Unit <DCT1D>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DCT1D.vhd".
WARNING:Xst:653 - Signal <dcto> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <odv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 9-bit register for signal <latchbuf_reg<7>>.
    Found 9-bit register for signal <latchbuf_reg<6>>.
    Found 9-bit register for signal <latchbuf_reg<5>>.
    Found 9-bit register for signal <latchbuf_reg<4>>.
    Found 9-bit register for signal <latchbuf_reg<3>>.
    Found 9-bit register for signal <latchbuf_reg<2>>.
    Found 9-bit register for signal <latchbuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<7>>.
    Found 9-bit register for signal <databuf_reg<6>>.
    Found 9-bit register for signal <databuf_reg<5>>.
    Found 9-bit register for signal <databuf_reg<4>>.
    Found 9-bit register for signal <databuf_reg<3>>.
    Found 9-bit register for signal <databuf_reg<2>>.
    Found 9-bit register for signal <databuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<0>>.
    Found 6-bit register for signal <ramwaddro_s>.
    Found 6-bit register for signal <ramwaddro_d1>.
    Found 6-bit register for signal <ramwaddro_d2>.
    Found 6-bit register for signal <ramwaddro_d3>.
    Found 6-bit register for signal <ramwaddro_d4>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <row_reg>.
    Found 3-bit register for signal <col_2_reg>.
    Found 3-bit register for signal <inpcnt_reg>.
    Found 22-bit register for signal <dcto_1>.
    Found 22-bit register for signal <dcto_2>.
    Found 22-bit register for signal <dcto_3>.
    Found 10-bit register for signal <dcto_4<21:12>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <ramwe_s>.
    Found 1-bit register for signal <wmemsel_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <ramwe_d1>.
    Found 1-bit register for signal <ramwe_d2>.
    Found 1-bit register for signal <ramwe_d3>.
    Found 1-bit register for signal <ramwe_d4>.
    Found 1-bit register for signal <wmemsel_d1>.
    Found 1-bit register for signal <wmemsel_d2>.
    Found 1-bit register for signal <wmemsel_d3>.
    Found 1-bit register for signal <wmemsel_d4>.
    Found 3-bit adder for signal <inpcnt_reg[2]_GND_70_o_add_2_OUT> created at line 1241.
    Found 9-bit adder for signal <latchbuf_reg[1][8]_GND_70_o_add_6_OUT> created at line 181.
    Found 9-bit adder for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_add_7_OUT> created at line 182.
    Found 9-bit adder for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_add_8_OUT> created at line 183.
    Found 9-bit adder for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_add_9_OUT> created at line 184.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_70_o_add_41_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_70_o_add_42_OUT> created at line 1241.
    Found 3-bit adder for signal <col_2_reg[2]_GND_70_o_add_43_OUT> created at line 1241.
    Found 3-bit adder for signal <row_reg[2]_GND_70_o_add_45_OUT> created at line 1241.
    Found 22-bit adder for signal <n0477> created at line 276.
    Found 22-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_81_OUT> created at line 276.
    Found 22-bit adder for signal <n0483> created at line 282.
    Found 22-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_83_OUT> created at line 282.
    Found 22-bit adder for signal <n0489> created at line 290.
    Found 22-bit adder for signal <dcto_1[21]_romedatao_d1[4][13]_add_86_OUT> created at line 290.
    Found 22-bit adder for signal <n0495> created at line 296.
    Found 22-bit adder for signal <dcto_1[21]_romodatao_d1[4][13]_add_88_OUT> created at line 296.
    Found 22-bit adder for signal <n0501> created at line 304.
    Found 22-bit adder for signal <dcto_2[21]_romedatao_d2[6][13]_add_91_OUT> created at line 304.
    Found 22-bit adder for signal <n0507> created at line 310.
    Found 22-bit adder for signal <dcto_2[21]_romodatao_d2[6][13]_add_93_OUT> created at line 310.
    Found 22-bit adder for signal <dcto_3[21]_romedatao_d3[7][13]_add_95_OUT> created at line 318.
    Found 22-bit adder for signal <dcto_3[21]_romodatao_d3[7][13]_add_97_OUT> created at line 324.
    Found 9-bit subtractor for signal <n0455> created at line 0.
    Found 9-bit subtractor for signal <latchbuf_reg[1][8]_GND_70_o_sub_12_OUT<8:0>> created at line 185.
    Found 9-bit subtractor for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_sub_13_OUT<8:0>> created at line 186.
    Found 9-bit subtractor for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_sub_14_OUT<8:0>> created at line 187.
    Found 9-bit subtractor for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_sub_15_OUT<8:0>> created at line 188.
    Found 22-bit subtractor for signal <dcto_3[21]_romedatao_d3[8][13]_sub_97_OUT<21:0>> created at line 318.
    Found 22-bit subtractor for signal <dcto_3[21]_romodatao_d3[8][13]_sub_99_OUT<21:0>> created at line 324.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_70_o_LessThan_41_o> created at line 197
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 718 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <DCT1D> synthesized.

Synthesizing Unit <DCT2D>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DCT2D.vhd".
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 3-bit register for signal <colram_reg>.
    Found 3-bit register for signal <rowram_reg>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <colr_reg>.
    Found 3-bit register for signal <rowr_reg>.
    Found 11-bit register for signal <latchbuf_reg<7>>.
    Found 11-bit register for signal <latchbuf_reg<6>>.
    Found 11-bit register for signal <latchbuf_reg<5>>.
    Found 11-bit register for signal <latchbuf_reg<4>>.
    Found 11-bit register for signal <latchbuf_reg<3>>.
    Found 11-bit register for signal <latchbuf_reg<2>>.
    Found 11-bit register for signal <latchbuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<7>>.
    Found 11-bit register for signal <databuf_reg<6>>.
    Found 11-bit register for signal <databuf_reg<5>>.
    Found 11-bit register for signal <databuf_reg<4>>.
    Found 11-bit register for signal <databuf_reg<3>>.
    Found 11-bit register for signal <databuf_reg<2>>.
    Found 11-bit register for signal <databuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<0>>.
    Found 24-bit register for signal <dcto_1>.
    Found 24-bit register for signal <dcto_2>.
    Found 24-bit register for signal <dcto_3>.
    Found 24-bit register for signal <dcto_4>.
    Found 12-bit register for signal <dcto_5<23:12>>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romeaddro<9>>.
    Found 6-bit register for signal <romeaddro<10>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 6-bit register for signal <romoaddro<9>>.
    Found 6-bit register for signal <romoaddro<10>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d1<9>>.
    Found 14-bit register for signal <romedatao_d1<10>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<9>>.
    Found 14-bit register for signal <romodatao_d1<10>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d2<9>>.
    Found 14-bit register for signal <romedatao_d2<10>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<9>>.
    Found 14-bit register for signal <romodatao_d2<10>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romedatao_d3<9>>.
    Found 14-bit register for signal <romedatao_d3<10>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<9>>.
    Found 14-bit register for signal <romodatao_d3<10>>.
    Found 14-bit register for signal <romedatao_d4<9>>.
    Found 14-bit register for signal <romedatao_d4<10>>.
    Found 14-bit register for signal <romodatao_d4<9>>.
    Found 14-bit register for signal <romodatao_d4<10>>.
    Found 1-bit register for signal <rmemsel_reg>.
    Found 1-bit register for signal <stage1_reg>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <odv_d0>.
    Found 1-bit register for signal <dataready_2_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <even_not_odd_d4>.
    Found 1-bit register for signal <odv_d1>.
    Found 1-bit register for signal <odv_d2>.
    Found 1-bit register for signal <odv_d3>.
    Found 1-bit register for signal <odv_d4>.
    Found 1-bit register for signal <odv_d5>.
    Found 1-bit register for signal <datareadyack>.
    Found 3-bit adder for signal <colram_reg[2]_GND_72_o_add_1_OUT> created at line 1241.
    Found 3-bit adder for signal <colr_reg[2]_GND_72_o_add_2_OUT> created at line 1241.
    Found 3-bit adder for signal <rowr_reg[2]_GND_72_o_add_4_OUT> created at line 1241.
    Found 3-bit adder for signal <rowram_reg[2]_GND_72_o_add_7_OUT> created at line 1241.
    Found 11-bit adder for signal <latchbuf_reg[1][10]_ramdatao[9]_add_10_OUT> created at line 180.
    Found 11-bit adder for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_add_11_OUT> created at line 181.
    Found 11-bit adder for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_add_12_OUT> created at line 182.
    Found 11-bit adder for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_add_13_OUT> created at line 183.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_72_o_add_49_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_72_o_add_50_OUT> created at line 1241.
    Found 24-bit adder for signal <n0578> created at line 268.
    Found 24-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_85_OUT> created at line 268.
    Found 24-bit adder for signal <n0584> created at line 274.
    Found 24-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_87_OUT> created at line 274.
    Found 24-bit adder for signal <n0590> created at line 282.
    Found 24-bit adder for signal <dcto_1[23]_romedatao_d1[4][13]_add_90_OUT> created at line 282.
    Found 24-bit adder for signal <n0596> created at line 288.
    Found 24-bit adder for signal <dcto_1[23]_romodatao_d1[4][13]_add_92_OUT> created at line 288.
    Found 24-bit adder for signal <n0602> created at line 296.
    Found 24-bit adder for signal <dcto_2[23]_romedatao_d2[6][13]_add_95_OUT> created at line 296.
    Found 24-bit adder for signal <n0608> created at line 302.
    Found 24-bit adder for signal <dcto_2[23]_romodatao_d2[6][13]_add_97_OUT> created at line 302.
    Found 24-bit adder for signal <n0614> created at line 310.
    Found 24-bit adder for signal <dcto_3[23]_romedatao_d3[8][13]_add_100_OUT> created at line 310.
    Found 24-bit adder for signal <n0620> created at line 316.
    Found 24-bit adder for signal <dcto_3[23]_romodatao_d3[8][13]_add_102_OUT> created at line 316.
    Found 24-bit adder for signal <dcto_4[23]_romedatao_d4[9][13]_add_104_OUT> created at line 324.
    Found 24-bit adder for signal <dcto_4[23]_romodatao_d4[9][13]_add_106_OUT> created at line 330.
    Found 11-bit subtractor for signal <latchbuf_reg[1][10]_ramdatao[9]_sub_15_OUT<10:0>> created at line 184.
    Found 11-bit subtractor for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_sub_16_OUT<10:0>> created at line 185.
    Found 11-bit subtractor for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_sub_17_OUT<10:0>> created at line 186.
    Found 11-bit subtractor for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_sub_18_OUT<10:0>> created at line 187.
    Found 24-bit subtractor for signal <dcto_4[23]_romedatao_d4[10][13]_sub_106_OUT<23:0>> created at line 324.
    Found 24-bit subtractor for signal <dcto_4[23]_romodatao_d4[10][13]_sub_108_OUT<23:0>> created at line 330.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_72_o_LessThan_49_o> created at line 197
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred 1002 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <DCT2D> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RAM.vhd".
    Found 64x10-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAM> synthesized.

Synthesizing Unit <DBUFCTL>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DBUFCTL.vhd".
    Found 1-bit register for signal <dataready>.
    Found 1-bit register for signal <memswitchwr_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DBUFCTL> synthesized.

Synthesizing Unit <ROME>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ROME.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_GND_76_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROME> synthesized.

Synthesizing Unit <ROMO>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ROMO.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_PWR_85_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROMO> synthesized.

Synthesizing Unit <FIFO_1>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 9
    Found 1-bit register for signal <full_reg>.
    Found 9-bit register for signal <raddr_reg>.
    Found 9-bit register for signal <waddr_reg>.
    Found 10-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 9-bit adder for signal <raddr_reg[8]_GND_78_o_add_9_OUT> created at line 224.
    Found 9-bit adder for signal <waddr_reg[8]_GND_78_o_add_13_OUT> created at line 237.
    Found 10-bit adder for signal <count_reg[9]_GND_78_o_add_18_OUT> created at line 253.
    Found 10-bit subtractor for signal <GND_78_o_GND_78_o_sub_18_OUT<9:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <FIFO_1> synthesized.

Synthesizing Unit <RAMF_1>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 9
    Found 512x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 9-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <RAMF_1> synthesized.

Synthesizing Unit <RAMZ_2>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 12
    Found 128x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_2> synthesized.

Synthesizing Unit <ZZ_TOP>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ZZ_TOP.vhd".
WARNING:Xst:647 - Input <zig_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <fdct_buf_sel_s>.
    Found 1-bit register for signal <fifo_rden>.
    Found 5-bit register for signal <rd_en_d>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_81_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_81_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ZZ_TOP> synthesized.

Synthesizing Unit <zigzag>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ZIGZAG.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <count> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <fullo> of the instance <U_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dovalid>.
    Found 6-bit register for signal <zz_rd_addr>.
    Found 64x6-bit Read Only RAM for signal <rd_addr[5]_PWR_90_o_wide_mux_2_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <zigzag> synthesized.

Synthesizing Unit <FIFO_2>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_83_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_83_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_83_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_83_o_GND_83_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_2> synthesized.

Synthesizing Unit <RAMF_2>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 6
    Found 64x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_2> synthesized.

Synthesizing Unit <QUANT_TOP>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/QUANT_TOP.vhd".
WARNING:Xst:647 - Input <qua_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qua_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <zig_buf_sel_s>.
    Found 1-bit register for signal <rd_en>.
    Found 5-bit register for signal <rd_en_d<4:0>>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_85_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_85_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <QUANT_TOP> synthesized.

Synthesizing Unit <quantizer>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/QUANTIZER.vhd".
        SIZE_C = 12
        RAMQADDR_W = 7
        RAMQDATA_W = 8
    Found 6-bit register for signal <romaddr_s>.
    Found 5-bit register for signal <pipeline_reg>.
    Found 12-bit register for signal <di_d1>.
    Found 1-bit register for signal <table_select>.
    Found 6-bit adder for signal <romaddr_s[5]_GND_86_o_add_5_OUT> created at line 169.
    Found 3-bit comparator lessequal for signal <cmp_idx[2]_GND_86_o_LessThan_5_o> created at line 146
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <quantizer> synthesized.

Synthesizing Unit <RAMZ_3>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 8
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_3> synthesized.

Synthesizing Unit <r_divider>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/r_divider.vhd".
    Found 12-bit register for signal <mult_out_s>.
    Found 12-bit register for signal <dividend_d1>.
    Found 12-bit register for signal <q>.
    Found 28-bit register for signal <mult_out>.
    Found 1-bit register for signal <signbit_d1>.
    Found 1-bit register for signal <signbit_d2>.
    Found 1-bit register for signal <signbit_d3>.
    Found 1-bit register for signal <round>.
    Found 12-bit adder for signal <mult_out_s[11]_GND_88_o_add_8_OUT> created at line 1253.
    Found 12-bit subtractor for signal <mult_out_s[11]_GND_88_o_sub_11_OUT<11:0>> created at line 1320.
    Found 12-bit subtractor for signal <GND_88_o_dividend[11]_sub_4_OUT<11:0>> created at line 1326.
    Found 12-bit subtractor for signal <GND_88_o_mult_out[27]_sub_7_OUT<11:0>> created at line 1326.
    Found 12x16-bit multiplier for signal <dividend_d1[11]_reciprocal[15]_MuLt_5_OUT> created at line 125.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <r_divider> synthesized.

Synthesizing Unit <ROMR>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ROMR.vhd".
        ROMADDR_W = 8
        ROMDATA_W = 16
    Found 8-bit register for signal <addr_reg>.
    Found 256x16-bit Read Only RAM for signal <datao>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROMR> synthesized.

Synthesizing Unit <RLE_TOP>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RLE_TOP.vhd".
    Found 1-bit register for signal <qua_buf_sel_s>.
    Found 1-bit register for signal <ready_pb>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <wr_cnt[5]_GND_91_o_add_8_OUT> created at line 1241.
    Found 6-bit adder for signal <n0060> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_91_o_add_10_OUT> created at line 206.
    Found 6-bit adder for signal <wr_cnt[5]_GND_91_o_add_14_OUT> created at line 213.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <RLE_TOP> synthesized.

Synthesizing Unit <rle>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RLE.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
WARNING:Xst:647 - Input <rle_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rle_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <prev_dc_reg_0>.
    Found 12-bit register for signal <prev_dc_reg_1>.
    Found 12-bit register for signal <prev_dc_reg_2>.
    Found 12-bit register for signal <ampli_vli_reg<11:0>>.
    Found 13-bit register for signal <acc_reg>.
    Found 4-bit register for signal <runlength_reg>.
    Found 4-bit register for signal <runlength>.
    Found 4-bit register for signal <size_reg>.
    Found 6-bit register for signal <zero_cnt>.
    Found 6-bit register for signal <rd_cnt>.
    Found 1-bit register for signal <dovalid_reg>.
    Found 1-bit register for signal <dovalid>.
    Found 1-bit register for signal <zrl_proc>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <divalid_en>.
    Found 1-bit register for signal <divalid>.
    Found 6-bit register for signal <wr_cnt>.
    Found 12-bit register for signal <zrl_di>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_92_o_add_6_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_92_o_add_9_OUT> created at line 1241.
    Found 6-bit adder for signal <zero_cnt[5]_GND_92_o_add_20_OUT> created at line 1241.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_0[11]_sub_12_OUT<12:0>> created at line 175.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_1[11]_sub_13_OUT<12:0>> created at line 178.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_2[11]_sub_14_OUT<12:0>> created at line 181.
    Found 6-bit subtractor for signal <GND_92_o_GND_92_o_sub_25_OUT<5:0>> created at line 1308.
    Found 13-bit subtractor for signal <acc_reg[12]_GND_92_o_sub_86_OUT<12:0>> created at line 282.
    Found 6-bit comparator greater for signal <n0028> created at line 204
    Found 13-bit comparator lessequal for signal <n0108> created at line 279
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_89_o> created at line 288
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_90_o> created at line 288
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_91_o> created at line 290
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_92_o> created at line 290
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_93_o> created at line 292
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_94_o> created at line 292
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_95_o> created at line 294
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_96_o> created at line 294
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_97_o> created at line 296
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_98_o> created at line 296
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_99_o> created at line 298
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_100_o> created at line 298
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_101_o> created at line 300
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_102_o> created at line 300
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_103_o> created at line 302
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_104_o> created at line 302
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_105_o> created at line 304
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_106_o> created at line 304
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_107_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_108_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_92_o_LessThan_121_o> created at line 314
    Found 13-bit comparator greater for signal <GND_92_o_acc_reg[12]_LessThan_122_o> created at line 314
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_92_o_LessThan_123_o> created at line 316
    Found 13-bit comparator greater for signal <GND_92_o_acc_reg[12]_LessThan_124_o> created at line 316
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_92_o_LessThan_125_o> created at line 318
    Found 13-bit comparator greater for signal <GND_92_o_acc_reg[12]_LessThan_126_o> created at line 318
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_92_o_LessThan_127_o> created at line 320
    Found 13-bit comparator greater for signal <GND_92_o_acc_reg[12]_LessThan_128_o> created at line 320
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_92_o_LessThan_129_o> created at line 322
    Found 13-bit comparator greater for signal <GND_92_o_acc_reg[12]_LessThan_130_o> created at line 322
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_92_o_LessThan_131_o> created at line 324
    Found 13-bit comparator greater for signal <GND_92_o_acc_reg[12]_LessThan_132_o> created at line 324
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_92_o_LessThan_133_o> created at line 326
    Found 13-bit comparator greater for signal <GND_92_o_acc_reg[12]_LessThan_134_o> created at line 326
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_92_o_LessThan_135_o> created at line 328
    Found 13-bit comparator greater for signal <GND_92_o_acc_reg[12]_LessThan_136_o> created at line 328
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_92_o_LessThan_137_o> created at line 330
    Found 13-bit comparator greater for signal <GND_92_o_acc_reg[12]_LessThan_138_o> created at line 330
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_92_o_LessThan_139_o> created at line 332
    Found 13-bit comparator greater for signal <GND_92_o_acc_reg[12]_LessThan_140_o> created at line 332
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <rle> synthesized.

Synthesizing Unit <RleDoubleFifo>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RleDoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 20-bit register for signal <fifo_data_in>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <RleDoubleFifo> synthesized.

Synthesizing Unit <FIFO_3>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 20
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_94_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_94_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_94_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_94_o_GND_94_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_3> synthesized.

Synthesizing Unit <RAMF_3>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 20
        RAMA_W = 6
    Found 64x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_3> synthesized.

Synthesizing Unit <Huffman>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/Huffman.vhd".
WARNING:Xst:647 - Input <huf_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <huf_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rle_buf_sel_s>.
    Found 1-bit register for signal <last_block>.
    Found 1-bit register for signal <ready_HFW>.
    Found 1-bit register for signal <fifo_wren>.
    Found 1-bit register for signal <rd_en_s>.
    Found 1-bit register for signal <start_pb_d1>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <first_rle_word>.
    Found 1-bit register for signal <HFW_running>.
    Found 1-bit register for signal <pad_reg>.
    Found 12-bit register for signal <VLI_r>.
    Found 5-bit register for signal <VLC_size>.
    Found 5-bit register for signal <bit_ptr>.
    Found 16-bit register for signal <VLC>.
    Found 32-bit register for signal <image_area_size>.
    Found 2-bit register for signal <fifo_wrt_cnt>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <fifo_wbyte>.
    Found 8-bit register for signal <pad_byte>.
    Found 23-bit register for signal <word_reg>.
    Found 4-bit register for signal <VLI_size_r>.
    Found 28-bit register for signal <block_cnt>.
    Found 12-bit register for signal <VLI_d1>.
    Found 4-bit register for signal <VLI_size_d1>.
    Found 1-bit register for signal <d_val_d1>.
    Found finite state machine <FSM_38> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_96_o_GND_96_o_sub_45_OUT> created at line 452.
    Found 6-bit subtractor for signal <GND_96_o_GND_96_o_sub_241_OUT> created at line 478.
    Found 6-bit subtractor for signal <GND_96_o_GND_96_o_sub_244_OUT> created at line 477.
    Found 28-bit adder for signal <block_cnt[27]_GND_96_o_add_15_OUT> created at line 1241.
    Found 5-bit adder for signal <bit_ptr[4]_VLC_size[4]_add_227_OUT> created at line 455.
    Found 5-bit adder for signal <bit_ptr[4]_VLI_ext_size[4]_add_423_OUT> created at line 482.
    Found 2-bit adder for signal <fifo_wrt_cnt[1]_GND_96_o_add_448_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_182_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_190_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_198_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_206_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_214_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_222_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_102_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_110_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_118_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_126_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_134_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_142_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_150_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_158_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_166_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_378_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_253_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_386_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_261_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_394_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_269_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_402_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_277_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_410_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_285_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_418_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_293_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_298_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_301_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_306_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_309_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_314_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_317_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_322_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_325_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_330_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_333_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_338_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_341_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_346_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_349_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_354_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_357_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_96_o_GND_96_o_sub_362_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_365_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_373_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_381_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_389_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_397_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_405_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_413_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_421_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_96_o_GND_96_o_sub_430_OUT<4:0>> created at line 499.
    Found 16x16-bit multiplier for signal <img_size_x[15]_img_size_y[15]_MuLt_14_OUT> created at line 319.
    Found 23-bit shifter logical left for signal <word_reg[22]_num_fifo_wrs[1]_shift_left_427_OUT> created at line 2955
    Found 8-bit 3-to-1 multiplexer for signal <fifo_wrt_cnt[1]_GND_96_o_wide_mux_37_OUT> created at line 402.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_46_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_54_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_62_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_70_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_78_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_86_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_94_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_102_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_110_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_118_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_126_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_134_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_142_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_150_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_158_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_96_o_VLC[15]_Mux_166_o> created at line 452.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_242_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_250_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_258_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_266_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_274_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_282_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_290_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_298_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_306_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_314_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_322_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_330_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_338_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_346_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_354_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_96_o_VLI_ext[15]_Mux_362_o> created at line 478.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_HFW_running_Mux_460_o> created at line 438.
    Found 3-bit comparator greater for signal <huf_sm_settings_cmp_idx[2]_GND_96_o_LessThan_8_o> created at line 298
    Found 28-bit comparator equal for signal <block_cnt[27]_GND_96_o_equal_19_o> created at line 327
    Found 5-bit comparator greater for signal <GND_96_o_VLC_size[4]_LessThan_52_o> created at line 451
    Found 5-bit comparator greater for signal <GND_96_o_VLC_size[4]_LessThan_60_o> created at line 451
    Found 5-bit comparator greater for signal <GND_96_o_VLC_size[4]_LessThan_68_o> created at line 451
    Found 5-bit comparator greater for signal <GND_96_o_VLC_size[4]_LessThan_76_o> created at line 451
    Found 5-bit comparator greater for signal <GND_96_o_VLC_size[4]_LessThan_84_o> created at line 451
    Found 5-bit comparator greater for signal <GND_96_o_VLC_size[4]_LessThan_92_o> created at line 451
    Found 5-bit comparator greater for signal <GND_96_o_VLC_size[4]_LessThan_100_o> created at line 451
    Found 5-bit comparator greater for signal <GND_96_o_VLC_size[4]_LessThan_108_o> created at line 451
    Found 5-bit comparator greater for signal <GND_96_o_VLC_size[4]_LessThan_116_o> created at line 451
    Found 5-bit comparator greater for signal <GND_96_o_VLC_size[4]_LessThan_124_o> created at line 451
    Found 5-bit comparator greater for signal <GND_96_o_VLC_size[4]_LessThan_132_o> created at line 451
    Found 5-bit comparator greater for signal <GND_96_o_VLC_size[4]_LessThan_140_o> created at line 451
    Found 5-bit comparator greater for signal <GND_96_o_VLC_size[4]_LessThan_148_o> created at line 451
    Found 5-bit comparator greater for signal <GND_96_o_VLC_size[4]_LessThan_156_o> created at line 451
    Found 5-bit comparator greater for signal <GND_96_o_VLC_size[4]_LessThan_164_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_105_o_VLC_size[4]_LessThan_172_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_105_o_VLC_size[4]_LessThan_180_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_105_o_VLC_size[4]_LessThan_188_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_105_o_VLC_size[4]_LessThan_196_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_105_o_VLC_size[4]_LessThan_204_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_105_o_VLC_size[4]_LessThan_212_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_105_o_VLC_size[4]_LessThan_220_o> created at line 451
    Found 5-bit comparator greater for signal <GND_96_o_VLI_ext_size[4]_LessThan_248_o> created at line 476
    Found 5-bit comparator greater for signal <GND_96_o_VLI_ext_size[4]_LessThan_256_o> created at line 476
    Found 5-bit comparator greater for signal <GND_96_o_VLI_ext_size[4]_LessThan_264_o> created at line 476
    Found 5-bit comparator greater for signal <GND_96_o_VLI_ext_size[4]_LessThan_272_o> created at line 476
    Found 5-bit comparator greater for signal <GND_96_o_VLI_ext_size[4]_LessThan_280_o> created at line 476
    Found 5-bit comparator greater for signal <GND_96_o_VLI_ext_size[4]_LessThan_288_o> created at line 476
    Found 5-bit comparator greater for signal <GND_96_o_VLI_ext_size[4]_LessThan_296_o> created at line 476
    Found 5-bit comparator greater for signal <GND_96_o_VLI_ext_size[4]_LessThan_304_o> created at line 476
    Found 5-bit comparator greater for signal <GND_96_o_VLI_ext_size[4]_LessThan_312_o> created at line 476
    Found 5-bit comparator greater for signal <GND_96_o_VLI_ext_size[4]_LessThan_320_o> created at line 476
    Found 5-bit comparator greater for signal <GND_96_o_VLI_ext_size[4]_LessThan_328_o> created at line 476
    Found 5-bit comparator greater for signal <GND_96_o_VLI_ext_size[4]_LessThan_336_o> created at line 476
    Found 5-bit comparator greater for signal <GND_96_o_VLI_ext_size[4]_LessThan_344_o> created at line 476
    Found 5-bit comparator greater for signal <GND_96_o_VLI_ext_size[4]_LessThan_352_o> created at line 476
    Found 5-bit comparator greater for signal <GND_96_o_VLI_ext_size[4]_LessThan_360_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_105_o_VLI_ext_size[4]_LessThan_368_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_105_o_VLI_ext_size[4]_LessThan_376_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_105_o_VLI_ext_size[4]_LessThan_384_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_105_o_VLI_ext_size[4]_LessThan_392_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_105_o_VLI_ext_size[4]_LessThan_400_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_105_o_VLI_ext_size[4]_LessThan_408_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_105_o_VLI_ext_size[4]_LessThan_416_o> created at line 476
    Found 5-bit comparator greater for signal <GND_96_o_bit_ptr[4]_LessThan_441_o> created at line 515
    Found 5-bit comparator greater for signal <GND_96_o_bit_ptr[4]_LessThan_442_o> created at line 515
    Found 5-bit comparator greater for signal <GND_96_o_bit_ptr[4]_LessThan_443_o> created at line 515
    Found 5-bit comparator greater for signal <GND_96_o_bit_ptr[4]_LessThan_444_o> created at line 515
    Found 5-bit comparator greater for signal <GND_96_o_bit_ptr[4]_LessThan_445_o> created at line 515
    Found 5-bit comparator greater for signal <GND_96_o_bit_ptr[4]_LessThan_446_o> created at line 515
    Found 5-bit comparator greater for signal <GND_96_o_bit_ptr[4]_LessThan_447_o> created at line 515
    Found 2-bit comparator equal for signal <fifo_wrt_cnt[1]_num_fifo_wrs[1]_equal_33_o> created at line 528
    Summary:
	inferred   1 Multiplier(s).
	inferred  60 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
	inferred  54 Comparator(s).
	inferred 1175 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <Huffman> synthesized.

Synthesizing Unit <DC_ROM>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x13-bit Read Only RAM for signal <_n0025>
    Summary:
	inferred   1 RAM(s).
	inferred  13 D-type flip-flop(s).
Unit <DC_ROM> synthesized.

Synthesizing Unit <AC_ROM>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/AC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x21-bit Read Only RAM for signal <_n0269>
    Summary:
	inferred   1 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_ROM> synthesized.

Synthesizing Unit <DC_CR_ROM>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x4-bit Read Only RAM for signal <VLI_size[3]_GND_99_o_wide_mux_0_OUT>
    Found 16x11-bit Read Only RAM for signal <VLI_size[3]_GND_99_o_wide_mux_1_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  15 D-type flip-flop(s).
Unit <DC_CR_ROM> synthesized.

Synthesizing Unit <AC_CR_ROM>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/AC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x5-bit Read Only RAM for signal <rom_addr[7]_GND_100_o_wide_mux_1_OUT>
    Found 256x16-bit Read Only RAM for signal <rom_addr[7]_GND_100_o_wide_mux_2_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_CR_ROM> synthesized.

Synthesizing Unit <DoubleFifo>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo2_rd>.
    Found 1-bit register for signal <fifo_empty>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 8-bit register for signal <fifo_data_in>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DoubleFifo> synthesized.

Synthesizing Unit <FIFO_4>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 8
        ADDR_WIDTH = 7
    Found 1-bit register for signal <full_reg>.
    Found 7-bit register for signal <raddr_reg>.
    Found 7-bit register for signal <waddr_reg>.
    Found 8-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 7-bit adder for signal <raddr_reg[6]_GND_102_o_add_9_OUT> created at line 224.
    Found 7-bit adder for signal <waddr_reg[6]_GND_102_o_add_13_OUT> created at line 237.
    Found 8-bit adder for signal <count_reg[7]_GND_102_o_add_18_OUT> created at line 253.
    Found 8-bit subtractor for signal <GND_102_o_GND_102_o_sub_18_OUT<7:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <FIFO_4> synthesized.

Synthesizing Unit <RAMF_4>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 8
        RAMA_W = 7
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMF_4> synthesized.

Synthesizing Unit <ByteStuffer>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ByteStuffer.vhd".
WARNING:Xst:647 - Input <outram_base_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <huf_rd_req_s>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <wait_for_ndata>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <huf_buf_sel_s>.
    Found 3-bit register for signal <huf_data_val>.
    Found 16-bit register for signal <wdata_reg>.
    Found 24-bit register for signal <wraddr>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 24-bit register for signal <num_enc_bytes>.
    Found 8-bit register for signal <ram_byte>.
    Found 8-bit register for signal <latch_byte>.
    Found 2-bit register for signal <wr_n_cnt>.
    Found 24-bit adder for signal <wraddr[23]_GND_104_o_add_8_OUT> created at line 1241.
    Found 24-bit adder for signal <wraddr[23]_GND_104_o_add_23_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_104_o_GND_104_o_sub_8_OUT<1:0>> created at line 1308.
    Found 2-bit comparator greater for signal <GND_104_o_wr_n_cnt[1]_LessThan_7_o> created at line 196
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <ByteStuffer> synthesized.

Synthesizing Unit <JFIFGen>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/JFIFGen.vhd".
    Found 1-bit register for signal <size_wr>.
    Found 1-bit register for signal <hr_we>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <eoi_wr>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <reading_header>.
    Found 8-bit register for signal <hr_data>.
    Found 8-bit register for signal <ram_byte>.
    Found 10-bit register for signal <hr_waddr>.
    Found 10-bit register for signal <rd_cnt>.
    Found 10-bit register for signal <rd_cnt_d1>.
    Found 2-bit register for signal <eoi_cnt>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 3-bit register for signal <size_wr_cnt>.
    Found 3-bit adder for signal <size_wr_cnt[2]_GND_105_o_add_3_OUT> created at line 1241.
    Found 10-bit adder for signal <GND_105_o_GND_105_o_add_9_OUT> created at line 227.
    Found 10-bit adder for signal <GND_105_o_GND_105_o_add_10_OUT> created at line 232.
    Found 10-bit adder for signal <rd_cnt[9]_GND_105_o_add_24_OUT> created at line 1241.
    Found 2-bit adder for signal <eoi_cnt[1]_GND_105_o_add_29_OUT> created at line 1241.
    Found 24-bit adder for signal <num_enc_bytes[23]_GND_105_o_add_32_OUT> created at line 315.
    Found 24-bit 3-to-1 multiplexer for signal <GND_105_o_GND_105_o_mux_39_OUT> created at line 303.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <JFIFGen> synthesized.

Synthesizing Unit <HeaderRam>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/HeaderRAM.v".
    Set property "syn_ramstyle = block_ram" for signal <mem>.
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <HeaderRam> synthesized.

Synthesizing Unit <OutMux>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/OutMux.vhd".
    Found 1-bit register for signal <ram_wren>.
    Found 8-bit register for signal <ram_byte>.
    Found 24-bit register for signal <ram_wraddr>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <OutMux> synthesized.

Synthesizing Unit <fx2_jpeg_streamer>.
    Related source file is "/home/travis/build/rohitk-singh/litex-buildenv/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd".
WARNING:Xst:647 - Input <fx2_empty_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <fx2_pktend_n>.
    Found 1-bit register for signal <fx2_wr_n>.
    Found 12-bit register for signal <packet_counter>.
    Found 8-bit register for signal <sink_data_d>.
    Found 2-bit register for signal <fsm_state>.
    Found 1-bit register for signal <packet_fid>.
    Found 8-bit register for signal <fx2_data>.
    Found finite state machine <FSM_39> for signal <fsm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_reset                                        |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <packet_counter[11]_GND_109_o_add_2_OUT> created at line 1241.
    Found 12-bit comparator greater for signal <n0009> created at line 133
    Found 12-bit comparator greater for signal <packet_counter[11]_GND_109_o_LessThan_47_o> created at line 163
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fx2_jpeg_streamer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 147
 1024x10-bit dual-port RAM                             : 1
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x64-bit dual-port RAM                             : 1
 1024x8-bit dual-port RAM                              : 1
 128x12-bit dual-port RAM                              : 3
 128x24-bit dual-port RAM                              : 1
 128x8-bit dual-port RAM                               : 7
 16x10-bit dual-port RAM                               : 2
 16x11-bit single-port Read Only RAM                   : 1
 16x128-bit dual-port RAM                              : 1
 16x13-bit single-port Read Only RAM                   : 1
 16x4-bit single-port Read Only RAM                    : 1
 16x66-bit dual-port RAM                               : 5
 256x16-bit single-port Read Only RAM                  : 2
 256x21-bit dual-port RAM                              : 2
 256x21-bit single-port Read Only RAM                  : 1
 256x5-bit single-port Read Only RAM                   : 1
 2x14-bit dual-port RAM                                : 1
 2x162-bit dual-port RAM                               : 2
 2x35-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 4096x18-bit dual-port RAM                             : 2
 4096x32-bit dual-port RAM                             : 1
 4x10-bit dual-port RAM                                : 10
 4x10-bit single-port Read Only RAM                    : 2
 4x130-bit dual-port RAM                               : 1
 4x27-bit dual-port RAM                                : 2
 4x6-bit dual-port RAM                                 : 2
 512x12-bit dual-port RAM                              : 1
 512x32-bit dual-port RAM                              : 2
 512x67-bit dual-port RAM                              : 2
 512x8-bit dual-port RAM                               : 16
 5x12-bit dual-port RAM                                : 1
 64x10-bit dual-port RAM                               : 2
 64x12-bit dual-port RAM                               : 1
 64x14-bit single-port Read Only RAM                   : 40
 64x20-bit dual-port RAM                               : 2
 64x42-bit dual-port RAM                               : 2
 64x6-bit single-port Read Only RAM                    : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x11-bit dual-port RAM                                : 6
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 2
# Multipliers                                          : 20
 12x9-bit multiplier                                   : 4
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 2
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 4
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 652
 1-bit adder                                           : 9
 10-bit adder                                          : 9
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 12
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 5
 12-bit adder                                          : 13
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 6
 13-bit addsub                                         : 4
 13-bit subtractor                                     : 2
 14-bit adder                                          : 8
 16-bit adder                                          : 6
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 5
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 60
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 2
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 23
 24-bit subtractor                                     : 3
 25-bit adder                                          : 7
 26-bit adder                                          : 4
 26-bit subtractor                                     : 2
 27-bit adder                                          : 1
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 3-bit adder                                           : 83
 3-bit addsub                                          : 12
 3-bit subtractor                                      : 8
 30-bit adder                                          : 2
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 150
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 33
 5-bit adder                                           : 6
 5-bit addsub                                          : 6
 5-bit subtractor                                      : 24
 6-bit adder                                           : 27
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 17
 7-bit adder                                           : 16
 7-bit addsub                                          : 3
 8-bit adder                                           : 1
 8-bit addsub                                          : 8
 8-bit subtractor                                      : 2
 9-bit adder                                           : 11
 9-bit subtractor                                      : 15
# Registers                                            : 2256
 1-bit register                                        : 971
 10-bit register                                       : 50
 11-bit register                                       : 43
 12-bit register                                       : 52
 13-bit register                                       : 19
 130-bit register                                      : 1
 14-bit register                                       : 105
 16-bit register                                       : 24
 162-bit register                                      : 2
 17-bit register                                       : 4
 18-bit register                                       : 2
 2-bit register                                        : 164
 20-bit register                                       : 19
 21-bit register                                       : 1
 22-bit register                                       : 3
 23-bit register                                       : 2
 24-bit register                                       : 48
 25-bit register                                       : 9
 26-bit register                                       : 2
 27-bit register                                       : 6
 28-bit register                                       : 2
 3-bit register                                        : 137
 30-bit register                                       : 10
 32-bit register                                       : 63
 4-bit register                                        : 120
 40-bit register                                       : 1
 42-bit register                                       : 2
 5-bit register                                        : 43
 57-bit register                                       : 1
 6-bit register                                        : 79
 64-bit register                                       : 4
 66-bit register                                       : 2
 67-bit register                                       : 2
 7-bit register                                        : 41
 8-bit register                                        : 170
 9-bit register                                        : 52
# Comparators                                          : 283
 1-bit comparator equal                                : 43
 1-bit comparator not equal                            : 4
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 7
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 5
 2-bit comparator equal                                : 3
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 3
 24-bit comparator greater                             : 1
 26-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 3-bit comparator equal                                : 3
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 5-bit comparator not equal                            : 4
 6-bit comparator greater                              : 3
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 3
# Multiplexers                                         : 3292
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 2361
 1-bit 3-to-1 multiplexer                              : 10
 1-bit 4-to-1 multiplexer                              : 42
 1-bit 7-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 16
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 9
 12-bit 2-to-1 multiplexer                             : 16
 13-bit 2-to-1 multiplexer                             : 19
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 21
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 33
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 7-to-1 multiplexer                             : 8
 22-bit 2-to-1 multiplexer                             : 9
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 32
 24-bit 3-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 68
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 64
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 91
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 21
 6-bit 2-to-1 multiplexer                              : 71
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 19
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 236
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 32-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 47-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 7
 1-bit tristate buffer                                 : 7
# FSMs                                                 : 45
# Xors                                                 : 336
 1-bit xor2                                            : 188
 1-bit xor3                                            : 115
 1-bit xor4                                            : 7
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 8
 5-bit xor2                                            : 4
 7-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AC_CR_ROM>.
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_100_o_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC_size>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_100_o_wide_mux_2_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <AC_ROM>.
INFO:Xst:3226 - The RAM <Mram__n0269> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size_VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <ByteStuffer>.
The following registers are absorbed into counter <wraddr>: 1 register on signal <wraddr>.
The following registers are absorbed into counter <wr_n_cnt>: 1 register on signal <wr_n_cnt>.
Unit <ByteStuffer> synthesized (advanced).

Synthesizing (advanced) Unit <CtrlSM>.
The following registers are absorbed into counter <RSM_cmp_idx>: 1 register on signal <RSM_cmp_idx>.
Unit <CtrlSM> synthesized (advanced).

Synthesizing (advanced) Unit <DCT1D>.
The following registers are absorbed into counter <row_reg>: 1 register on signal <row_reg>.
The following registers are absorbed into counter <col_2_reg>: 1 register on signal <col_2_reg>.
The following registers are absorbed into counter <inpcnt_reg>: 1 register on signal <inpcnt_reg>.
Unit <DCT1D> synthesized (advanced).

Synthesizing (advanced) Unit <DCT2D>.
The following registers are absorbed into counter <colram_reg>: 1 register on signal <colram_reg>.
The following registers are absorbed into counter <rowram_reg>: 1 register on signal <rowram_reg>.
The following registers are absorbed into counter <col_reg>: 1 register on signal <col_reg>.
The following registers are absorbed into counter <rowr_reg>: 1 register on signal <rowr_reg>.
Unit <DCT2D> synthesized (advanced).

Synthesizing (advanced) Unit <DC_CR_ROM>.
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_99_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_99_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <DC_ROM>.
INFO:Xst:3231 - The small RAM <Mram__n0025> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 13-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <FDCT>.
The following registers are absorbed into counter <cmp_idx>: 1 register on signal <cmp_idx>.
The following registers are absorbed into counter <fram1_waddr>: 1 register on signal <fram1_waddr>.
Unit <FDCT> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_1>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_1> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_2>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_2> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_3>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_3> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_4>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_4> synthesized (advanced).

Synthesizing (advanced) Unit <HeaderRam>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <HeaderRam> synthesized (advanced).

Synthesizing (advanced) Unit <Huffman>.
The following registers are absorbed into counter <block_cnt>: 1 register on signal <block_cnt>.
Unit <Huffman> synthesized (advanced).

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_2>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_3>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_3> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_4> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_3> synthesized (advanced).

Synthesizing (advanced) Unit <ROME>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_GND_76_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROME> synthesized (advanced).

Synthesizing (advanced) Unit <ROMO>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_PWR_85_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROMO> synthesized (advanced).

Synthesizing (advanced) Unit <ROMR>.
INFO:Xst:3226 - The RAM <Mram_datao> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <datao>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROMR> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <quantizer>.
The following registers are absorbed into counter <romaddr_s>: 1 register on signal <romaddr_s>.
Unit <quantizer> synthesized (advanced).

Synthesizing (advanced) Unit <rle>.
The following registers are absorbed into counter <wr_cnt>: 1 register on signal <wr_cnt>.
Unit <rle> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi_out0_driver_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out0_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_driver_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out1_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_driver_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out0_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_driver_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out0_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_driver_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out1_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_driver_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out1_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <ethmac_writer_counter>: 1 register on signal <ethmac_writer_counter>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <litedramportcdc0_rdata_fifo_graycounter1_q_binary>: 1 register on signal <litedramportcdc0_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out0_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <litedramportcdc1_rdata_fifo_graycounter3_q_binary>: 1 register on signal <litedramportcdc1_rdata_fifo_graycounter3_q_binary>.
The following registers are absorbed into counter <hdmi_out1_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <encoder_streamer_fifo_graycounter1_q_binary>: 1 register on signal <encoder_streamer_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <encoder_cdc_graycounter1_q_binary>: 1 register on signal <encoder_cdc_graycounter1_q_binary>.
The following registers are absorbed into accumulator <encoder_reader_v>: 1 register on signal <encoder_reader_v>.
The following registers are absorbed into counter <litedramportcdc0_cmd_fifo_graycounter1_q_binary>: 1 register on signal <litedramportcdc0_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <litedramportcdc1_cmd_fifo_graycounter3_q_binary>: 1 register on signal <litedramportcdc1_cmd_fifo_graycounter3_q_binary>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in0_frame_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_in0_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in1_frame_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_in1_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <ethphy_eth_counter>: 1 register on signal <ethphy_eth_counter>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <ethmac_rx_gap_checker_counter>: 1 register on signal <ethmac_rx_gap_checker_counter>.
The following registers are absorbed into counter <ethmac_preamble_checker_cnt>: 1 register on signal <ethmac_preamble_checker_cnt>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_level>: 1 register on signal <ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <ethmac_rx_converter_converter_demux>: 1 register on signal <ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <ethphy_liteethphygmiimiitx_converter_converter_mux>: 1 register on signal <ethphy_liteethphygmiimiitx_converter_converter_mux>.
The following registers are absorbed into counter <ethmac_tx_gap_inserter_counter>: 1 register on signal <ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <ethmac_preamble_inserter_cnt>: 1 register on signal <ethmac_preamble_inserter_cnt>.
The following registers are absorbed into counter <ethmac_padding_inserter_counter>: 1 register on signal <ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <ethmac_tx_converter_converter_mux>: 1 register on signal <ethmac_tx_converter_converter_mux>.
The following registers are absorbed into accumulator <ethmac_crc32_inserter_cnt>: 1 register on signal <ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_crg_por>: 1 register on signal <hdmi2usbsoc_crg_por>.
The following registers are absorbed into counter <hdmi_in0_s6datacapture0_lateness>: 1 register on signal <hdmi_in0_s6datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in0_s6datacapture1_lateness>: 1 register on signal <hdmi_in0_s6datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in0_s6datacapture2_lateness>: 1 register on signal <hdmi_in0_s6datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in0_resdetection_hcounter>: 1 register on signal <hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in0_frame_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_in0_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in0_wer0_wer_counter>: 1 register on signal <hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer1_wer_counter>: 1 register on signal <hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer2_wer_counter>: 1 register on signal <hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in0_resdetection_vcounter>: 1 register on signal <hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in0_frame_pack_counter>: 1 register on signal <hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <hdmi_in1_s6datacapture0_lateness>: 1 register on signal <hdmi_in1_s6datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in1_s6datacapture1_lateness>: 1 register on signal <hdmi_in1_s6datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in1_s6datacapture2_lateness>: 1 register on signal <hdmi_in1_s6datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in1_resdetection_hcounter>: 1 register on signal <hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in1_frame_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_in1_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in1_wer0_wer_counter>: 1 register on signal <hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer1_wer_counter>: 1 register on signal <hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in1_wer2_wer_counter>: 1 register on signal <hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in1_resdetection_vcounter>: 1 register on signal <hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in1_frame_pack_counter>: 1 register on signal <hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <encoder_streamer_fifo_graycounter0_q_binary>: 1 register on signal <encoder_streamer_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <encoderbuffer_v_write>: 1 register on signal <encoderbuffer_v_write>.
The following registers are absorbed into counter <encoderbuffer_h_read>: 1 register on signal <encoderbuffer_h_read>.
The following registers are absorbed into counter <encoderbuffer_v_read>: 1 register on signal <encoderbuffer_v_read>.
The following registers are absorbed into counter <encoder_y_fifo_produce>: 1 register on signal <encoder_y_fifo_produce>.
The following registers are absorbed into counter <encoder_y_fifo_consume>: 1 register on signal <encoder_y_fifo_consume>.
The following registers are absorbed into counter <encoder_y_fifo_level>: 1 register on signal <encoder_y_fifo_level>.
The following registers are absorbed into counter <encoder_cb_fifo_produce>: 1 register on signal <encoder_cb_fifo_produce>.
The following registers are absorbed into counter <encoder_cb_fifo_consume>: 1 register on signal <encoder_cb_fifo_consume>.
The following registers are absorbed into counter <encoder_cr_fifo_produce>: 1 register on signal <encoder_cr_fifo_produce>.
The following registers are absorbed into counter <encoder_cb_fifo_level>: 1 register on signal <encoder_cb_fifo_level>.
The following registers are absorbed into counter <encoder_cr_fifo_consume>: 1 register on signal <encoder_cr_fifo_consume>.
The following registers are absorbed into counter <encoder_cr_fifo_level>: 1 register on signal <encoder_cr_fifo_level>.
The following registers are absorbed into counter <encoder_output_fifo_produce>: 1 register on signal <encoder_output_fifo_produce>.
The following registers are absorbed into counter <encoder_output_fifo_consume>: 1 register on signal <encoder_output_fifo_consume>.
The following registers are absorbed into counter <encoder_output_fifo_level0>: 1 register on signal <encoder_output_fifo_level0>.
The following registers are absorbed into counter <hdmi2usbsoc_ddrphy_phase_half>: 1 register on signal <hdmi2usbsoc_ddrphy_phase_half>.
The following registers are absorbed into counter <hdmi2usbsoc_ddrphy_phase_sel>: 1 register on signal <hdmi2usbsoc_ddrphy_phase_sel>.
The following registers are absorbed into counter <hdmi2usbsoc_i1>: 1 register on signal <hdmi2usbsoc_i1>.
The following registers are absorbed into counter <litedramportcdc0_rdata_fifo_graycounter0_q_binary>: 1 register on signal <litedramportcdc0_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <litedramportcdc1_rdata_fifo_graycounter2_q_binary>: 1 register on signal <litedramportcdc1_rdata_fifo_graycounter2_q_binary>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out0_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out1_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <encoder_cdc_graycounter0_q_binary>: 1 register on signal <encoder_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_count>: 1 register on signal <hdmi2usbsoc_sdram_count>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_counter>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_dna_cnt>: 1 register on signal <hdmi2usbsoc_dna_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_ddrphy_bitslip_cnt>: 1 register on signal <hdmi2usbsoc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bandwidth_nreads>: 1 register on signal <hdmi2usbsoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <ethphy_sys_counter>: 1 register on signal <ethphy_sys_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bandwidth_nwrites>: 1 register on signal <hdmi2usbsoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <ethphy_counter>: 1 register on signal <ethphy_counter>.
The following registers are absorbed into counter <ethmac_writer_slot>: 1 register on signal <ethmac_writer_slot>.
The following registers are absorbed into counter <ethmac_writer_fifo_produce>: 1 register on signal <ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <ethmac_writer_fifo_consume>: 1 register on signal <ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <ethmac_writer_fifo_level>: 1 register on signal <ethmac_writer_fifo_level>.
The following registers are absorbed into counter <ethmac_reader_fifo_produce>: 1 register on signal <ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <ethmac_reader_fifo_consume>: 1 register on signal <ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_level>: 1 register on signal <ethmac_reader_fifo_level>.
The following registers are absorbed into counter <hdmi_in0_edid_offset_counter>: 1 register on signal <hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in0_dma_current_address>: 1 register on signal <hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <hdmi_in0_dma_mwords_remaining>: 1 register on signal <hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in0_dma_fifo_produce>: 1 register on signal <hdmi_in0_dma_fifo_produce>.
The following registers are absorbed into counter <hdmi_in0_dma_fifo_consume>: 1 register on signal <hdmi_in0_dma_fifo_consume>.
The following registers are absorbed into counter <hdmi_in0_dma_fifo_level>: 1 register on signal <hdmi_in0_dma_fifo_level>.
The following registers are absorbed into counter <hdmi_in1_edid_offset_counter>: 1 register on signal <hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in1_dma_current_address>: 1 register on signal <hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <hdmi_in1_dma_mwords_remaining>: 1 register on signal <hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in1_dma_fifo_produce>: 1 register on signal <hdmi_in1_dma_fifo_produce>.
The following registers are absorbed into counter <hdmi_in1_dma_fifo_consume>: 1 register on signal <hdmi_in1_dma_fifo_consume>.
The following registers are absorbed into counter <hdmi_in1_dma_fifo_level>: 1 register on signal <hdmi_in1_dma_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_driver_clocking_remaining_bits>: 1 register on signal <hdmi_out0_driver_clocking_remaining_bits>.
The following registers are absorbed into counter <hdmi_out0_driver_clocking_busy_counter>: 1 register on signal <hdmi_out0_driver_clocking_busy_counter>.
The following registers are absorbed into counter <encoder_reader_rsv_level>: 1 register on signal <encoder_reader_rsv_level>.
The following registers are absorbed into counter <encoder_reader_fifo_produce>: 1 register on signal <encoder_reader_fifo_produce>.
The following registers are absorbed into counter <encoder_reader_fifo_consume>: 1 register on signal <encoder_reader_fifo_consume>.
The following registers are absorbed into counter <encoder_reader_fifo_level>: 1 register on signal <encoder_reader_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_time0>: 1 register on signal <hdmi2usbsoc_sdram_time0>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_time1>: 1 register on signal <hdmi2usbsoc_sdram_time1>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_count>.
The following registers are absorbed into counter <hdmi_out0_core_underflow_counter>: 1 register on signal <hdmi_out0_core_underflow_counter>.
The following registers are absorbed into counter <hdmi_out1_core_underflow_counter>: 1 register on signal <hdmi_out1_core_underflow_counter>.
The following registers are absorbed into counter <litedramportcdc0_cmd_fifo_graycounter0_q_binary>: 1 register on signal <litedramportcdc0_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <litedramportconverter0_cmd_buffer_produce>: 1 register on signal <litedramportconverter0_cmd_buffer_produce>.
The following registers are absorbed into counter <litedramportconverter0_counter>: 1 register on signal <litedramportconverter0_counter>.
The following registers are absorbed into counter <litedramportconverter0_cmd_buffer_consume>: 1 register on signal <litedramportconverter0_cmd_buffer_consume>.
The following registers are absorbed into counter <litedramportconverter0_cmd_buffer_level>: 1 register on signal <litedramportconverter0_cmd_buffer_level>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_rsv_level>: 1 register on signal <hdmi_out0_core_dmareader_rsv_level>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_fifo_produce>: 1 register on signal <hdmi_out0_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_fifo_consume>: 1 register on signal <hdmi_out0_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_fifo_level0>: 1 register on signal <hdmi_out0_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <hdmi_out0_core_timinggenerator_hcounter>: 1 register on signal <hdmi_out0_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <litedramportconverter0_rdata_converter_converter_mux>: 1 register on signal <litedramportconverter0_rdata_converter_converter_mux>.
The following registers are absorbed into counter <hdmi_out0_core_timinggenerator_vcounter>: 1 register on signal <hdmi_out0_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_offset>: 1 register on signal <hdmi_out0_core_dmareader_offset>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_y_fifo_produce>: 1 register on signal <hdmi_out0_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_y_fifo_consume>: 1 register on signal <hdmi_out0_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_y_fifo_level>: 1 register on signal <hdmi_out0_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cb_fifo_consume>: 1 register on signal <hdmi_out0_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cb_fifo_produce>: 1 register on signal <hdmi_out0_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cb_fifo_level>: 1 register on signal <hdmi_out0_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cr_fifo_produce>: 1 register on signal <hdmi_out0_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cr_fifo_consume>: 1 register on signal <hdmi_out0_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cr_fifo_level>: 1 register on signal <hdmi_out0_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <litedramportcdc1_cmd_fifo_graycounter2_q_binary>: 1 register on signal <litedramportcdc1_cmd_fifo_graycounter2_q_binary>.
The following registers are absorbed into counter <litedramportconverter1_counter>: 1 register on signal <litedramportconverter1_counter>.
The following registers are absorbed into counter <litedramportconverter1_cmd_buffer_produce>: 1 register on signal <litedramportconverter1_cmd_buffer_produce>.
The following registers are absorbed into counter <litedramportconverter1_cmd_buffer_consume>: 1 register on signal <litedramportconverter1_cmd_buffer_consume>.
The following registers are absorbed into counter <litedramportconverter1_cmd_buffer_level>: 1 register on signal <litedramportconverter1_cmd_buffer_level>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_rsv_level>: 1 register on signal <hdmi_out1_core_dmareader_rsv_level>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_fifo_produce>: 1 register on signal <hdmi_out1_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_fifo_level0>: 1 register on signal <hdmi_out1_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_fifo_consume>: 1 register on signal <hdmi_out1_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <litedramportconverter1_rdata_converter_converter_mux>: 1 register on signal <litedramportconverter1_rdata_converter_converter_mux>.
The following registers are absorbed into counter <hdmi_out1_core_timinggenerator_hcounter>: 1 register on signal <hdmi_out1_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <hdmi_out1_core_timinggenerator_vcounter>: 1 register on signal <hdmi_out1_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_offset>: 1 register on signal <hdmi_out1_core_dmareader_offset>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_y_fifo_produce>: 1 register on signal <hdmi_out1_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_y_fifo_consume>: 1 register on signal <hdmi_out1_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_y_fifo_level>: 1 register on signal <hdmi_out1_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cb_fifo_produce>: 1 register on signal <hdmi_out1_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cb_fifo_consume>: 1 register on signal <hdmi_out1_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cb_fifo_level>: 1 register on signal <hdmi_out1_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cr_fifo_produce>: 1 register on signal <hdmi_out1_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cr_fifo_consume>: 1 register on signal <hdmi_out1_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cr_fifo_level>: 1 register on signal <hdmi_out1_resetinserter_cr_fifo_level>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0230_GND_1_o_add_5969_OUT_Madd1> :
 	<Madd__n28418> in block <top>, 	<Madd__n28419> in block <top>, 	<Madd__n28421_Madd> in block <top>, 	<Madd_n19941[1:0]> in block <top>, 	<Madd_BUS_0230_GND_1_o_add_5969_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0333_GND_1_o_add_6382_OUT_Madd1> :
 	<Madd__n28377> in block <top>, 	<Madd__n28378> in block <top>, 	<Madd__n28380_Madd> in block <top>, 	<Madd_n20229[1:0]> in block <top>, 	<Madd_BUS_0333_GND_1_o_add_6382_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0204_GND_1_o_add_5912_OUT_Madd1> :
 	<Madd__n28400> in block <top>, 	<Madd__n28401> in block <top>, 	<Madd__n28403_Madd> in block <top>, 	<Madd_n19863[1:0]> in block <top>, 	<Madd_BUS_0204_GND_1_o_add_5912_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0256_GND_1_o_add_6026_OUT_Madd1> :
 	<Madd__n28413> in block <top>, 	<Madd__n28414> in block <top>, 	<Madd__n28416_Madd> in block <top>, 	<Madd_n20019[1:0]> in block <top>, 	<Madd_BUS_0256_GND_1_o_add_6026_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0307_GND_1_o_add_6325_OUT_Madd1> :
 	<Madd__n28352> in block <top>, 	<Madd__n28353> in block <top>, 	<Madd__n28355_Madd> in block <top>, 	<Madd_n20151[1:0]> in block <top>, 	<Madd_BUS_0307_GND_1_o_add_6325_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0359_GND_1_o_add_6439_OUT_Madd1> :
 	<Madd__n28455> in block <top>, 	<Madd__n28456> in block <top>, 	<Madd__n28458_Madd> in block <top>, 	<Madd_n20307[1:0]> in block <top>, 	<Madd_BUS_0359_GND_1_o_add_6439_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0216_GND_1_o_add_5947_OUT_Madd1> :
 	<Madd__n28439> in block <top>, 	<Madd__n28440> in block <top>, 	<Madd__n28442_Madd> in block <top>, 	<Madd_n19899[1:0]> in block <top>, 	<Madd_BUS_0216_GND_1_o_add_5947_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0319_GND_1_o_add_6360_OUT_Madd1> :
 	<Madd__n28341> in block <top>, 	<Madd__n28342> in block <top>, 	<Madd__n28344_Madd> in block <top>, 	<Madd_n20187[1:0]> in block <top>, 	<Madd_BUS_0319_GND_1_o_add_6360_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0242_GND_1_o_add_6004_OUT_Madd1> :
 	<Madd__n28384> in block <top>, 	<Madd__n28385> in block <top>, 	<Madd__n28387_Madd> in block <top>, 	<Madd_n19977[1:0]> in block <top>, 	<Madd_BUS_0242_GND_1_o_add_6004_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0190_GND_1_o_add_5890_OUT_Madd1> :
 	<Madd__n28357> in block <top>, 	<Madd__n28358> in block <top>, 	<Madd__n28360_Madd> in block <top>, 	<Madd_n19821[1:0]> in block <top>, 	<Madd_BUS_0190_GND_1_o_add_5890_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0293_GND_1_o_add_6303_OUT_Madd1> :
 	<Madd__n28362> in block <top>, 	<Madd__n28363> in block <top>, 	<Madd__n28365_Madd> in block <top>, 	<Madd_n20109[1:0]> in block <top>, 	<Madd_BUS_0293_GND_1_o_add_6303_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0345_GND_1_o_add_6417_OUT_Madd1> :
 	<Madd__n28347> in block <top>, 	<Madd__n28348> in block <top>, 	<Madd__n28350_Madd> in block <top>, 	<Madd_n20265[1:0]> in block <top>, 	<Madd_BUS_0345_GND_1_o_add_6417_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0068_GND_1_o_add_4558_OUT_Madd1> :
 	<Madd__n28572> in block <top>, 	<Madd__n28573> in block <top>, 	<Madd__n28575_Madd> in block <top>, 	<Madd_n19523[1:0]> in block <top>, 	<Madd_BUS_0068_GND_1_o_add_4558_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0078_GND_1_o_add_4639_OUT_Madd1> :
 	<Madd__n28432> in block <top>, 	<Madd__n28433> in block <top>, 	<Madd__n28435_Madd> in block <top>, 	<Madd_n19550[1:0]> in block <top>, 	<Madd_BUS_0078_GND_1_o_add_4639_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0088_GND_1_o_add_4720_OUT_Madd1> :
 	<Madd__n28368> in block <top>, 	<Madd__n28369> in block <top>, 	<Madd__n28371_Madd> in block <top>, 	<Madd_n19577[1:0]> in block <top>, 	<Madd_BUS_0088_GND_1_o_add_4720_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0117_GND_1_o_add_5184_OUT_Madd1> :
 	<Madd__n28537> in block <top>, 	<Madd__n28538> in block <top>, 	<Madd__n28540_Madd> in block <top>, 	<Madd_n19646[1:0]> in block <top>, 	<Madd_BUS_0117_GND_1_o_add_5184_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0127_GND_1_o_add_5265_OUT_Madd1> :
 	<Madd__n28407> in block <top>, 	<Madd__n28408> in block <top>, 	<Madd__n28410_Madd> in block <top>, 	<Madd_n19673[1:0]> in block <top>, 	<Madd_BUS_0127_GND_1_o_add_5265_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0137_GND_1_o_add_5346_OUT_Madd1> :
 	<Madd__n28426> in block <top>, 	<Madd__n28427> in block <top>, 	<Madd__n28429_Madd> in block <top>, 	<Madd_n19700[1:0]> in block <top>, 	<Madd_BUS_0137_GND_1_o_add_5346_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5905_OUT1> :
 	<Madd_n19843> in block <top>, 	<Madd_n19846> in block <top>, 	<Madd_n19849> in block <top>, 	<Madd_n19852> in block <top>, 	<Madd_n19855> in block <top>, 	<Madd_n19858> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5905_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5962_OUT1> :
 	<Madd_n19921> in block <top>, 	<Madd_n19924> in block <top>, 	<Madd_n19927> in block <top>, 	<Madd_n19930> in block <top>, 	<Madd_n19933> in block <top>, 	<Madd_n19936> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5962_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6019_OUT1> :
 	<Madd_n19999> in block <top>, 	<Madd_n20002> in block <top>, 	<Madd_n20005> in block <top>, 	<Madd_n20008> in block <top>, 	<Madd_n20011> in block <top>, 	<Madd_n20014> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6019_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6318_OUT1> :
 	<Madd_n20131> in block <top>, 	<Madd_n20134> in block <top>, 	<Madd_n20137> in block <top>, 	<Madd_n20140> in block <top>, 	<Madd_n20143> in block <top>, 	<Madd_n20146> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6318_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6375_OUT1> :
 	<Madd_n20209> in block <top>, 	<Madd_n20212> in block <top>, 	<Madd_n20215> in block <top>, 	<Madd_n20218> in block <top>, 	<Madd_n20221> in block <top>, 	<Madd_n20224> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6375_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6432_OUT1> :
 	<Madd_n20287> in block <top>, 	<Madd_n20290> in block <top>, 	<Madd_n20293> in block <top>, 	<Madd_n20296> in block <top>, 	<Madd_n20299> in block <top>, 	<Madd_n20302> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6432_OUT> in block <top>.
	Multiplier <Mmult_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4771_OUT> in block <top> and adder/subtractor <Madd_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4773_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4771_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5397_OUT> in block <top> and adder/subtractor <Madd_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5399_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5397_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_n16019> in block <top> and adder/subtractor <Madd_encoder_reader_read_address_Madd> in block <top> are combined into a MAC<Maddsub_n16019>.
	The following registers are also absorbed by the MAC: <encoder_reader_h> in block <top>.
	Found pipelined multiplier on signal <n16317>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n16318>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n16622>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n16623>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5840_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5842_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5839_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5841_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_6253_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_6255_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_6252_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_6254_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4772_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5398_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4824_OUT> in block <top> and  <Mmult_n16317> in block <top> are combined into a MULT with pre-adder <Mmult_n163171>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4825_OUT> in block <top> and  <Mmult_n16318> in block <top> are combined into a MULT with pre-adder <Mmult_n163181>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5450_OUT> in block <top> and  <Mmult_n16622> in block <top> are combined into a MULT with pre-adder <Mmult_n166221>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5451_OUT> in block <top> and  <Mmult_n16623> in block <top> are combined into a MULT with pre-adder <Mmult_n166231>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in0_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in0_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",hdmi_in0_frame_cur_word,hdmi_in0_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_6>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_23> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in1_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in1_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",hdmi_in1_frame_cur_word,hdmi_in1_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_8>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_47> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <encoder_streamer_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <encoder_streamer_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <encoder_streamer_fifo_asyncfifo_din> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <encoder_streamer_fifo_graycounter1_q_next_binary<1:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_46> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_18>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 10-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <encoder_output_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_output_fifo_produce> |          |
    |     diA            | connected to signal <("00",encoder_output_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 10-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <encoder_clk>   | rise     |
    |     enB            | connected to signal <encoder_output_fifo_do_read> | high     |
    |     addrB          | connected to signal <encoder_output_fifo_consume> |          |
    |     doB            | connected to signal <encoder_streamer_fifo_asyncfifo_din> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_sync_f_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out0_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sync_f_array_muxed0> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_sync_f_array_muxed3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out1_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sync_f_array_muxed3> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <memdat_3>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_4>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_sink_sink_valid_ethmac_writer_ongoing_AND_1157_o_0> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <memdat_4>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_30> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out0_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_38> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out1_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_29> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_12>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",litedramport1_rdata_payload_data1)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi_out0_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <hdmi_out0_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_12>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_37> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_16>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",litedramport3_rdata_payload_data1)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi_out1_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <hdmi_out1_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_16>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_44> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <encoder_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",encoder_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <encoder_cb_fifo_consume> |          |
    |     doB            | connected to signal <encoder_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_45> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <encoder_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",encoder_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <encoder_cr_fifo_consume> |          |
    |     doB            | connected to signal <encoder_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_43> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <encoder_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",encoderbuffer_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <encoder_y_fifo_consume> |          |
    |     doB            | connected to signal <encoder_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_rx_converter_converter_source_last,"0",ethmac_rx_converter_converter_source_payload_data<39>,ethmac_rx_converter_converter_source_payload_data<29>,ethmac_rx_converter_converter_source_payload_data<19>,ethmac_rx_converter_converter_source_payload_data<9>,ethmac_rx_converter_converter_source_payload_data<38>,ethmac_rx_converter_converter_source_payload_data<28>,ethmac_rx_converter_converter_source_payload_data<18>,ethmac_rx_converter_converter_source_payload_data<8>,ethmac_rx_converter_converter_source_payload_data<37:30>,ethmac_rx_converter_converter_source_payload_data<27:20>,ethmac_rx_converter_converter_source_payload_data<17:10>,ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <memdat_2>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_25> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <litedramportcdc0_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <litedramportcdc0_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",litedramport0_cmd_payload_adr1,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <litedramportcdc0_cmd_fifo_graycounter1_q_next_binary<1:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_33> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <litedramportcdc1_cmd_fifo_graycounter2_ce> | high     |
    |     addrA          | connected to signal <litedramportcdc1_cmd_fifo_graycounter2_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",litedramport2_cmd_payload_adr1,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <litedramportcdc1_cmd_fifo_graycounter3_q_next_binary<1:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_reader_source_source_last,"00000",ethmac_reader_source_source_payload_last_be,ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_tx_clk>    | rise     |
    |     addrB          | connected to signal <ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <memdat_1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_crc32_checker_syncfifo_produce> prevents it from being combined with the RAM <Mram_storage_10> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(ethmac_preamble_checker_source_last,"000",ethmac_rx_gap_checker_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<10:1>> |          |
    |     diA            | connected to signal <hdmi2usbsoc_data_port_dat_w> |          |
    |     doA            | connected to signal <hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_42> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 130-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoder_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <encoder_cdc_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <(encoder_reader_fifo_syncfifo_dout<65:64>,"0000000000000000000000000000000000000000000000000000000000000000",encoder_reader_fifo_syncfifo_dout<63:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 130-bit                    |          |
    |     addrB          | connected to signal <encoder_cdc_graycounter1_q_next_binary<1:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<10:1>> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_tag_di_dirty,"00",comb_rhs_array_muxed48<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_26> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_10> <litedramportconverter0_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <litedramportcdc0_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <litedramportcdc0_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_sdram_slave_p1_rddata,hdmi2usbsoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     addrB          | connected to signal <litedramportcdc0_rdata_fifo_graycounter1_q_next_binary<3:0>> |          |
    |     doB            | connected to signal <litedramportconverter0_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_34> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_14> <litedramportconverter1_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <litedramportcdc1_rdata_fifo_graycounter2_ce> | high     |
    |     addrA          | connected to signal <litedramportcdc1_rdata_fifo_graycounter2_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_sdram_slave_p1_rddata,hdmi2usbsoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     addrB          | connected to signal <litedramportcdc1_rdata_fifo_graycounter3_q_next_binary<3:0>> |          |
    |     doB            | connected to signal <litedramportconverter1_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_28> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",hdmi_out0_core_initiator_csrstorage9_storage_full,hdmi_out0_core_initiator_csrstorage8_storage_full,hdmi_out0_core_initiator_csrstorage7_storage_full,hdmi_out0_core_initiator_csrstorage6_storage_full,hdmi_out0_core_initiator_csrstorage5_storage_full,hdmi_out0_core_initiator_csrstorage4_storage_full,hdmi_out0_core_initiator_csrstorage3_storage_full,hdmi_out0_core_initiator_csrstorage2_storage_full,hdmi_out0_core_initiator_csrstorage1_storage_full,hdmi_out0_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <hdmi_out0_core_initiator_cdc_graycounter1_q_next_binary<0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_36> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",hdmi_out1_core_initiator_csrstorage9_storage_full,hdmi_out1_core_initiator_csrstorage8_storage_full,hdmi_out1_core_initiator_csrstorage7_storage_full,hdmi_out1_core_initiator_csrstorage6_storage_full,hdmi_out1_core_initiator_csrstorage5_storage_full,hdmi_out1_core_initiator_csrstorage4_storage_full,hdmi_out1_core_initiator_csrstorage3_storage_full,hdmi_out1_core_initiator_csrstorage2_storage_full,hdmi_out1_core_initiator_csrstorage1_storage_full,hdmi_out1_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <hdmi_out1_core_initiator_cdc_graycounter1_q_next_binary<0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram0_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <memdat_5>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_7>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram1_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <memdat_7>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain0> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_20>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<15:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_21>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain2> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<23:16>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_22>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_22>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain3> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<31:24>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_23>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_23>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain0_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_24>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_24>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain1_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<15:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_25>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_25>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain2_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<23:16>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_26>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_26>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain3_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<31:24>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_27>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_27>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram0_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    |     doA            | connected to signal <hdmi2usbsoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram1_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    |     doA            | connected to signal <hdmi2usbsoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<11:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49> |          |
    |     doA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi2usbsoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain01> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_56>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_56>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain21> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_56>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain31> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_56>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_56>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_56>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_56>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_56>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ethmac_preamble_checker_ref> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_checker_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ethmac_preamble_checker_ref> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1571_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding0_output_de,hdmi_in0_decoding0_output_c,hdmi_in0_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding1_output_de,hdmi_in0_decoding1_output_c,hdmi_in0_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding2_output_de,hdmi_in0_decoding2_output_c,hdmi_in0_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_20> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding0_output_de,hdmi_in1_decoding0_output_c,hdmi_in1_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_21> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding1_output_de,hdmi_in1_decoding1_output_c,hdmi_in1_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding2_output_de,hdmi_in1_decoding2_output_c,hdmi_in1_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <encoderbuffer_write_port_we> | high     |
    |     addrA          | connected to signal <(encoderbuffer_write_sel,encoderbuffer_v_write)> |          |
    |     diA            | connected to signal <memdat_17>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     addrB          | connected to signal <(encoderbuffer_read_sel,encoderbuffer_v_read)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed12,comb_rhs_array_muxed13)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine0_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine0_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed15,comb_rhs_array_muxed16)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine1_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine1_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed18,comb_rhs_array_muxed19)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine2_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine2_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed21,comb_rhs_array_muxed22)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine3_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine3_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine4_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed24,comb_rhs_array_muxed25)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine4_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine4_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine5_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed27,comb_rhs_array_muxed28)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine5_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine5_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine6_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed30,comb_rhs_array_muxed31)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine6_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine6_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine7_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed33,comb_rhs_array_muxed34)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine7_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine7_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",ethmac_writer_counter,ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",ethmac_reader_length_storage_full,ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in0_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in0_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",memdat_6<64:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     addrB          | connected to signal <hdmi_in0_dma_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_in0_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_24> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in1_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in1_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",memdat_8<64:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     addrB          | connected to signal <hdmi_in1_dma_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_in1_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_41> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoder_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_sdram_slave_p1_rddata,hdmi2usbsoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     addrB          | connected to signal <encoder_reader_fifo_consume> |          |
    |     doB            | connected to signal <encoder_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_27> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <litedramportconverter0_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <litedramportconverter0_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",litedramportconverter0_cmd_buffer_sink_valid,litedramportconverter0_cmd_buffer_sink_valid,litedramportconverter0_cmd_buffer_sink_valid,litedramportconverter0_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     addrB          | connected to signal <litedramportconverter0_cmd_buffer_consume> |          |
    |     doB            | connected to signal <litedramportconverter0_cmd_buffer_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_31> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out0_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_32> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out0_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_35> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <litedramportconverter1_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <litedramportconverter1_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",litedramportconverter1_cmd_buffer_sink_valid,litedramportconverter1_cmd_buffer_sink_valid,litedramportconverter1_cmd_buffer_sink_valid,litedramportconverter1_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     addrB          | connected to signal <litedramportconverter1_cmd_buffer_consume> |          |
    |     doB            | connected to signal <litedramportconverter1_cmd_buffer_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_39> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out1_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_40> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out1_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n16317 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n16318 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n16622 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n16623 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5840_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5842_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5839_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5841_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_6253_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_6255_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_6252_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_6254_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4772_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5398_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <zigzag>.
INFO:Xst:3231 - The small RAM <Mram_rd_addr[5]_PWR_90_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rd_addr>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <zigzag> synthesized (advanced).
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_1> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <mult_out_0> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_1> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_2> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_3> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_4> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_5> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_6> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_7> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_8> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_9> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_10> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_11> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_12> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_13> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_14> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <image_area_size_0> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_1> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_2> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_3> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_4> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <huf_data_val_2> of sequential type is unconnected in block <ByteStuffer>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi2usbsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi2usbsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_11_96> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_11_123> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_11_124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_11_125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_11_126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_11_127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_11_128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_11_155> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_11_156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_11_157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_11_158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_11_159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_11_160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_11_161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_15_96> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_15_123> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_15_124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_15_125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_15_126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_15_127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_15_128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_15_155> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_15_156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_15_157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_15_158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_15_159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_15_160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_15_161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_17_128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_17_129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_9_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_9_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_13_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_13_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_19_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_19_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 147
 1024x10-bit dual-port block RAM                       : 1
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x64-bit single-port block RAM                     : 1
 1024x8-bit dual-port block RAM                        : 1
 128x12-bit dual-port block RAM                        : 3
 128x24-bit dual-port block RAM                        : 1
 128x8-bit dual-port block RAM                         : 5
 128x8-bit single-port block RAM                       : 2
 16x10-bit dual-port distributed RAM                   : 2
 16x11-bit single-port distributed Read Only RAM       : 1
 16x128-bit dual-port distributed RAM                  : 1
 16x13-bit single-port distributed Read Only RAM       : 1
 16x4-bit single-port distributed Read Only RAM        : 1
 16x66-bit dual-port block RAM                         : 2
 16x66-bit dual-port distributed RAM                   : 3
 256x16-bit single-port block Read Only RAM            : 2
 256x21-bit dual-port block RAM                        : 2
 256x21-bit single-port block Read Only RAM            : 1
 256x5-bit single-port block Read Only RAM             : 1
 2x14-bit dual-port distributed RAM                    : 1
 2x162-bit dual-port distributed RAM                   : 2
 2x35-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port distributed RAM                   : 2
 4096x18-bit dual-port block RAM                       : 2
 4096x32-bit single-port block RAM                     : 1
 4x10-bit dual-port distributed RAM                    : 10
 4x10-bit single-port distributed Read Only RAM        : 2
 4x130-bit dual-port distributed RAM                   : 1
 4x27-bit dual-port distributed RAM                    : 2
 4x6-bit dual-port distributed RAM                     : 2
 512x12-bit dual-port block RAM                        : 1
 512x32-bit dual-port block RAM                        : 2
 512x67-bit dual-port block RAM                        : 2
 512x8-bit dual-port block RAM                         : 8
 512x8-bit single-port block RAM                       : 8
 5x12-bit dual-port distributed RAM                    : 1
 64x10-bit dual-port distributed RAM                   : 2
 64x12-bit dual-port distributed RAM                   : 1
 64x14-bit single-port distributed Read Only RAM       : 40
 64x20-bit dual-port distributed RAM                   : 2
 64x42-bit dual-port block RAM                         : 2
 64x6-bit single-port distributed Read Only RAM        : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x11-bit dual-port distributed RAM                    : 6
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 2
# MACs                                                 : 7
 16x16-to-26-bit MAC                                   : 1
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 13
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 1
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 4
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 251
 1-bit adder                                           : 1
 10-bit adder                                          : 6
 11-bit adder                                          : 10
 11-bit subtractor                                     : 4
 12-bit adder                                          : 13
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 2
 16-bit adder                                          : 5
 16-bit subtractor                                     : 5
 2-bit adder                                           : 10
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 12
 24-bit subtractor                                     : 1
 25-bit adder                                          : 7
 26-bit adder                                          : 2
 26-bit subtractor                                     : 2
 3-bit adder                                           : 23
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 3
 4-bit subtractor                                      : 32
 5-bit adder                                           : 6
 5-bit subtractor                                      : 24
 6-bit adder                                           : 13
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 13
 7-bit adder                                           : 8
 8-bit adder                                           : 1
 9-bit adder                                           : 8
 9-bit subtractor                                      : 15
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 239
 1-bit up counter                                      : 8
 10-bit down counter                                   : 1
 10-bit up counter                                     : 7
 10-bit updown counter                                 : 1
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 11-bit updown counter                                 : 1
 12-bit up counter                                     : 8
 13-bit updown counter                                 : 4
 16-bit up counter                                     : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 36
 2-bit updown counter                                  : 2
 24-bit down counter                                   : 2
 24-bit up counter                                     : 12
 26-bit up counter                                     : 2
 28-bit up counter                                     : 1
 3-bit down counter                                    : 8
 3-bit up counter                                      : 50
 3-bit updown counter                                  : 12
 32-bit up counter                                     : 3
 4-bit down counter                                    : 3
 4-bit up counter                                      : 15
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit up counter                                      : 4
 5-bit updown counter                                  : 6
 6-bit down counter                                    : 1
 6-bit up counter                                      : 8
 7-bit up counter                                      : 12
 7-bit updown counter                                  : 3
 8-bit down counter                                    : 2
 8-bit updown counter                                  : 8
 9-bit up counter                                      : 3
# Accumulators                                         : 9
 16-bit updown loadable accumulator                    : 1
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 1
 6-bit up accumulator                                  : 6
# Registers                                            : 11426
 Flip-Flops                                            : 11426
# Comparators                                          : 283
 1-bit comparator equal                                : 43
 1-bit comparator not equal                            : 4
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 7
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 5
 2-bit comparator equal                                : 3
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 3
 24-bit comparator greater                             : 1
 26-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 3-bit comparator equal                                : 3
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 5-bit comparator not equal                            : 4
 6-bit comparator greater                              : 3
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 3
# Multiplexers                                         : 3862
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 3011
 1-bit 3-to-1 multiplexer                              : 10
 1-bit 32-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 42
 1-bit 7-to-1 multiplexer                              : 40
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 14
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 5
 12-bit 2-to-1 multiplexer                             : 10
 13-bit 2-to-1 multiplexer                             : 17
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 19
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 25
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 7-to-1 multiplexer                             : 8
 22-bit 2-to-1 multiplexer                             : 9
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 17
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 49
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 53
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 87
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 21
 6-bit 2-to-1 multiplexer                              : 70
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 17
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 199
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 47-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 45
# Xors                                                 : 336
 1-bit xor2                                            : 188
 1-bit xor3                                            : 115
 1-bit xor4                                            : 7
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 8
 5-bit xor2                                            : 4
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch hdmi2usbsoc_sdram_cmd_payload_a hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_8_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_4_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_5_4> <romoaddro_6_4> <romoaddro_7_4> <romoaddro_8_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_8_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_4_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_5_5> <romoaddro_6_5> <romoaddro_7_5> <romoaddro_8_5> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_8_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_9_4> <romeaddro_10_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_6_4> <romoaddro_4_4> <romoaddro_5_4> <romoaddro_7_4> <romoaddro_8_4> <romoaddro_9_4> <romoaddro_10_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_8_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_9_5> <romeaddro_10_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_6_5> <romoaddro_4_5> <romoaddro_5_5> <romoaddro_7_5> <romoaddro_8_5> <romoaddro_9_5> <romoaddro_10_5> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_10> 
INFO:Xst:2261 - The FF/Latch <data_valid> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <huf_data_val_0> 
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <hdmi2usbsoc_ddrphy_record2_wrdata_mask_1> <hdmi2usbsoc_ddrphy_record2_wrdata_mask_2> <hdmi2usbsoc_ddrphy_record2_wrdata_mask_3> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_0> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_1> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_2> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi2usbsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_0> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_1> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_2> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_3> 
INFO:Xst:2261 - The FF/Latch <wbm_adr_i_reg_30> in Unit <wb_async_reg> is equivalent to the following FF/Latch, which will be removed : <wbm_adr_i_reg_31> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_0> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_0> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_1> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_1> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_2> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_2> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_3> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_3> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_4> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_4> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_5> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_5> 
WARNING:Xst:1293 - FF/Latch <wbm_adr_i_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <clockdomainsrenamer3_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_29> on signal <edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_31> on signal <edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <multiplexer_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <litedramwishbonebridge_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_26> on signal <liteethphygmiimii_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <clockdomainsrenamer5_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <hdmi_in0_chansync_syncbuffer1_produce> <hdmi_in0_chansync_syncbuffer0_produce> <hdmi_in0_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi_in0_chansync_syncbuffer1_produce>.
INFO:Xst:2146 - In block <top>, Counter <hdmi_in1_chansync_syncbuffer2_produce> <hdmi_in1_chansync_syncbuffer0_produce> <hdmi_in1_chansync_syncbuffer1_produce> are equivalent, XST will keep only <hdmi_in1_chansync_syncbuffer2_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_28> on signal <liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_27> on signal <liteethmacsramwriter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_32> on signal <dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_30> on signal <dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <roundrobin2_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <roundrobin0_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <roundrobin1_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <roundrobin5_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <roundrobin3_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <roundrobin4_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <roundrobin6_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <roundrobin7_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <clockdomainsrenamer4_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <clockdomainsrenamer2_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <hdmi2usbsoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <hdmi2usbsoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fx2_jpeg_streamer/FSM_39> on signal <fsm_state[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 s_reset      | 00
 s_wait       | 01
 s_packet_end | 10
 s_send_data  | 11
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/FSM_36> on signal <main_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 idles | 000
 jfif  | 001
 horiz | 010
 comp  | 011
 vert  | 100
 eoi   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[1].U_S_CTRL_SM/FSM_37> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[2].U_S_CTRL_SM/FSM_37> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[3].U_S_CTRL_SM/FSM_37> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[4].U_S_CTRL_SM/FSM_37> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[5].U_S_CTRL_SM/FSM_37> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/FSM_37> on signal <state[1:2]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 00
 wait_for_blk_rdy  | 01
 wait_for_blk_idle | 10
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_Huffman/FSM_38> on signal <state[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 run_vlc | 01
 run_vli | 11
 pad     | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_33> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_34> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_35> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:1710 - FF/Latch <datao_0> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_1> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1414> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_439> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4310> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_449> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4410> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_459> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1965> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1966> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2465> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2466> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_479> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4165> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4166> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_264> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_265> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_359> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_360> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_469> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_470> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_229> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_42129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_42130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_309> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_276> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_275> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_319> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_329> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_389> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3810> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_355> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_356> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3910> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_399> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_409> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2526> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2527> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3326> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3327> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_295> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_375> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2897> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3697> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36162> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <wbs_adr_o_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbs_adr_o_reg_31> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_line_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_3> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RSM_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hr_waddr_8> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hr_waddr_9> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface2_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface2_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface2_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface2_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface2_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface9_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface9_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface9_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface9_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_209> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc0_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc1_cmd_fifo_graycounter3_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_cmd_fifo_graycounter3_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_8> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_3> in Unit <DC_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_2> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_7> in Unit <DC_CR_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_3> 
INFO:Xst:2261 - The FF/Latch <wdata_reg_8> in Unit <ByteStuffer> is equivalent to the following 7 FFs/Latches, which will be removed : <wdata_reg_9> <wdata_reg_10> <wdata_reg_11> <wdata_reg_12> <wdata_reg_13> <wdata_reg_14> <wdata_reg_15> 
INFO:Xst:2261 - The FF/Latch <ram_wraddr_0> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <num_enc_bytes_0> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_8> 

Optimizing unit <JpegEnc> ...

Optimizing unit <top> ...
WARNING:Xst:1293 - FF/Latch <encoder_reader_h_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <encoder_reader_h_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi_out0_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_core_initiator_cdc_graycounter0_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_core_initiator_cdc_graycounter0_q_binary_1> 

Optimizing unit <fx2_jpeg_streamer> ...

Optimizing unit <wb_async_reg> ...

Optimizing unit <HostIF> ...
WARNING:Xst:1710 - FF/Latch <enc_sts_reg_31> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_30> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_29> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_28> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_27> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_26> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_25> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_24> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_23> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_22> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_21> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_20> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_19> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_18> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_17> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_16> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_15> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_14> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_13> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_12> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_11> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_10> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_9> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_8> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_7> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_6> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_5> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_4> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_3> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_2> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FDCT> ...
WARNING:Xst:1293 - FF/Latch <cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d1_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d2_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d3_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d4_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d5_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d6_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d7_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d8_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <input_rd_cnt_6> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MDCT> ...

Optimizing unit <DCT1D> ...

Optimizing unit <DCT2D> ...

Optimizing unit <ROME> ...

Optimizing unit <ROMO> ...

Optimizing unit <FIFO_1> ...

Optimizing unit <CtrlSM> ...

Optimizing unit <SingleSM> ...

Optimizing unit <ZZ_TOP> ...

Optimizing unit <zigzag> ...

Optimizing unit <FIFO_2> ...

Optimizing unit <QUANT_TOP> ...

Optimizing unit <quantizer> ...

Optimizing unit <r_divider> ...

Optimizing unit <RLE_TOP> ...

Optimizing unit <rle> ...

Optimizing unit <RleDoubleFifo> ...

Optimizing unit <Huffman> ...

Optimizing unit <DC_ROM> ...

Optimizing unit <DC_CR_ROM> ...

Optimizing unit <DoubleFifo> ...

Optimizing unit <FIFO_4> ...

Optimizing unit <ByteStuffer> ...

Optimizing unit <JFIFGen> ...

Optimizing unit <OutMux> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbm_err_o_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbs_err_i_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/start_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/data_bus_error_seen> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/instruction_unit/bus_error_f> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/data_bus_error_exception_m> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/instruction_unit/bus_error_d> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_2> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4266> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4267> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4268> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4269> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4270> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4273> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4271> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4272> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4274> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4275> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4276> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4277> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4278> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4279> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4282> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4280> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4281> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4283> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4284> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4285> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4286> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4287> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4288> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4291> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4289> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4290> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4292> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4293> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4294> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4295> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4296> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4297> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42100> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4298> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_4299> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42101> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42102> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42103> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42104> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42105> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42106> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42109> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42107> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42108> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42110> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42111> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42112> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42113> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42114> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42115> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42118> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42116> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42117> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42119> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42120> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42121> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42122> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42123> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42124> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42127> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42125> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42126> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_4265>, <Mram_storage_42128> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_272> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_273> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_274> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_352> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_353> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_354> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_10> <hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_11> <hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_12> <hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_done> <hdmi_in0_wer2_period_done> <hdmi_in0_chansync_syncbuffer1_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_13> <hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_14> <hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_15> <hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_20> <hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_16> <hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_21> <hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_17> <hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_22> <hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_18> <hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_23> <hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_19> <hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_g_11> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc0_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <encoder_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <encoder_cdc_graycounter0_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_reader_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <encoder_cdc_graycounter0_q_binary_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_reader_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_0> <hdmi_in0_wer2_period_counter_0> <hdmi_in0_chansync_syncbuffer1_produce_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_1> <hdmi_in0_wer2_period_counter_1> <hdmi_in0_chansync_syncbuffer1_produce_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_2> <hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_3> <hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_4> <hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_5> <hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_6> <hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc1_cmd_fifo_graycounter2_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_cmd_fifo_graycounter2_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_i> <hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_7> <hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_8> <hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_9> <hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_1> <hdmi_in1_edid_samp_count_1> <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_2> <hdmi_in1_edid_samp_count_2> <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_3> <hdmi_in1_edid_samp_count_3> <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_4> <hdmi_in1_edid_samp_count_4> <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_wer_counter_r_updated> <hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_g_11> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_21> <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_20> 
INFO:Xst:2261 - The FF/Latch <encoder_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <encoder_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_23> <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_5> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out0_resetinserter_cb_fifo_consume_0> <hdmi_out0_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_0> <hdmi_in1_wer2_period_counter_0> <hdmi_in1_chansync_syncbuffer2_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_1> <hdmi_in1_wer2_period_counter_1> <hdmi_in1_chansync_syncbuffer2_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_2> <hdmi_in1_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_3> <hdmi_in1_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_4> <hdmi_in1_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_5> <hdmi_in1_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_6> <hdmi_in1_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_7> <hdmi_in1_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_8> <hdmi_in1_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_9> <hdmi_in1_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc1_rdata_fifo_graycounter2_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_rdata_fifo_graycounter2_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc0_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <encoder_streamer_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_streamer_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_done> <hdmi_in1_wer2_period_done> <hdmi_in1_chansync_syncbuffer2_produce_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <encoder_cdc_graycounter0_q_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <encoder_cdc_graycounter0_q_binary_2> <encoder_reader_fifo_consume_2> 
INFO:Xst:2261 - The FF/Latch <encoder_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_period> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_carry> <hdmi_in1_edid_samp_carry> <hdmi2usbsoc_i1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_21> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_8> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <encoder_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <encoder_cb_fifo_consume_0> <encoder_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_10> <hdmi_in1_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc1_rdata_fifo_graycounter3_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_rdata_fifo_graycounter3_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_11> <hdmi_in1_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_12> <hdmi_in1_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_13> <hdmi_in1_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_14> <hdmi_in1_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc0_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <memdat_17_64> in Unit <top> is equivalent to the following 63 FFs/Latches, which will be removed : <memdat_17_65> <memdat_17_66> <memdat_17_67> <memdat_17_68> <memdat_17_69> <memdat_17_70> <memdat_17_71> <memdat_17_72> <memdat_17_73> <memdat_17_74> <memdat_17_75> <memdat_17_76> <memdat_17_77> <memdat_17_78> <memdat_17_79> <memdat_17_80> <memdat_17_81> <memdat_17_82> <memdat_17_83> <memdat_17_84> <memdat_17_85> <memdat_17_86> <memdat_17_87> <memdat_17_88> <memdat_17_89> <memdat_17_90> <memdat_17_91> <memdat_17_92> <memdat_17_93> <memdat_17_94> <memdat_17_95> <memdat_17_96> <memdat_17_97> <memdat_17_98> <memdat_17_99> <memdat_17_100> <memdat_17_101> <memdat_17_102> <memdat_17_103> <memdat_17_104> <memdat_17_105> <memdat_17_106> <memdat_17_107> <memdat_17_108> <memdat_17_109> <memdat_17_110> <memdat_17_111> <memdat_17_112> <memdat_17_113> <memdat_17_114> <memdat_17_115> <memdat_17_116> <memdat_17_117> <memdat_17_118> <memdat_17_119> <memdat_17_120> <memdat_17_121> <memdat_17_122>
   <memdat_17_123> <memdat_17_124> <memdat_17_125> <memdat_17_126> <memdat_17_127> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_15> <hdmi_in1_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_20> <hdmi_in1_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_16> <hdmi_in1_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_21> <hdmi_in1_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_17> <hdmi_in1_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_22> <hdmi_in1_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_18> <hdmi_in1_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_23> <hdmi_in1_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_19> <hdmi_in1_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out1_resetinserter_cb_fifo_consume_0> <hdmi_out1_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <encoder_streamer_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_streamer_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_i> <hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_clk> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <hdmi2usbsoc_sdram_bandwidth_counter_0> <hdmi_in0_edid_samp_count_0> <hdmi_in1_edid_samp_count_0> <hdmi2usbsoc_i1_1> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_wer_counter_r_updated> <hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <wb_async_reg/wbs_ack_i_reg> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <wb_async_reg/wbs_done_reg> 
INFO:Xst:2261 - The FF/Latch <encoder_cdc_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_cdc_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:3203 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/col_reg_0> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_0> 
INFO:Xst:3203 - The FF/Latch <hdmi2usbsoc_sdram_bandwidth_period> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <hdmi2usbsoc_sdram_count_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl22_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl35_regs0> <xilinxmultiregimpl48_regs0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl72_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl85_regs0> <xilinxmultiregimpl98_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl72_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl85_regs1> <xilinxmultiregimpl98_regs1> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl22_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl35_regs1> <xilinxmultiregimpl48_regs1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_o_r> <hdmi_in1_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_o_r> <hdmi_in0_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 93.
Forward register balancing over carry chain Madd_n20428_cy<0>
Forward register balancing over carry chain Msub_hdmi_out0_core_dmareader_length[25]_GND_1_o_sub_2267_OUT_cy<0>
Forward register balancing over carry chain Msub_hdmi_out1_core_dmareader_length[25]_GND_1_o_sub_2427_OUT_cy<0>
Forward register balancing over carry chain JpegEnc/U_FDCT/Msub_GND_66_o_GND_66_o_sub_7_OUT<15:0>_cy<4>
Forward register balancing over carry chain JpegEnc/U_FDCT/Msub_GND_66_o_GND_66_o_sub_9_OUT<15:0>_cy<3>
Forward register balancing over carry chain JpegEnc/U_CtrlSM/Msub_GND_64_o_GND_64_o_sub_70_OUT<15:0>_cy<3>
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_m> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_m_BRB0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<22>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<21>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<1>11_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<0>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<2>11_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<1>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<17>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<16>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<21>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<20>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<20>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<19>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<9><4>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<8><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<19>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<18>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<13><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<12><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<18>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<17>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<11><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<10><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<15><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<14><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<16>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<15><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<14><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<13><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<10><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<9><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<5>1_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<8><4>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<7><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<3>1_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<2>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<12><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<11><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<7><4>1_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<6>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<6>1_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<5>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<4>1_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<3>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<22>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<21>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<1>11_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<0>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<2>11_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<1>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<17>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<16>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<21>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<20>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<20>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<19>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<9><4>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<8><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<19>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<18>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<13><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<12><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<18>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<17>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<11><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<10><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<15><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<14><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<16>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<15><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<14><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<13><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<10><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<9><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<5>1_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<8><4>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<7><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<3>1_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<2>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<12><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<11><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<7><4>1_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<6>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<6>1_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<5>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<4>1_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_96_o_Decoder_253_OUT<3>1_FRB> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) JpegEnc/U_Huffman/GND_96_o_Decoder_269_OUT<0><4>11_FRB JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<19>111_FRB.
	Register(s) JpegEnc/U_Huffman/GND_96_o_Decoder_269_OUT<10><4>11_FRB JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<21>111_FRB.
	Register(s) JpegEnc/U_Huffman/GND_96_o_Decoder_269_OUT<11><4>11_FRB JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<22>111_FRB.
	Register(s) JpegEnc/U_Huffman/GND_96_o_Decoder_269_OUT<12><4>11_FRB JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<15><4>211_FRB.
	Register(s) JpegEnc/U_Huffman/GND_96_o_Decoder_269_OUT<13><4>11_FRB JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<0>21_FRB.
	Register(s) JpegEnc/U_Huffman/GND_96_o_Decoder_269_OUT<14><4>11_FRB JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<1>11_FRB.
	Register(s) JpegEnc/U_Huffman/GND_96_o_Decoder_269_OUT<15><4>11_FRB JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<2>11_FRB.
	Register(s) JpegEnc/U_Huffman/GND_96_o_Decoder_269_OUT<17><4>11_FRB JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_96_o_Decoder_245_OUT<20>111_FRB.
	Register(s) JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<2>11_FRB JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_1 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_96_o_Decoder_269_OUT<10><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<2>11_FRB JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_96_o_Decoder_269_OUT<17><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_cy<2>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_253_OUT<4:0>_cy<2>1_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_253_OUT<4:0>_xor<4>11_FRB.
	Register(s) JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_cy<2>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_261_OUT<4:0>_cy<2>1_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_261_OUT<4:0>_xor<4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<2>11_FRB JpegEnc/U_Huffman/bit_ptr_1 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_96_o_Decoder_269_OUT<13><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_2 has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<2>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<2>11_FRB JpegEnc/U_Huffman/bit_ptr_0 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_96_o_Decoder_269_OUT<14><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_96_o_Decoder_269_OUT<15><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_2 has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_cy<2>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<3>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_4 JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_96_o_GND_96_o_sub_244_OUT_Madd_xor<4>11_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 hdmi2usbsoc_hdmi2usbsoc_interface_adr_2 has(ve) been forward balanced into : SF275221_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_5 hdmi2usbsoc_hdmi2usbsoc_interface_adr_6 hdmi2usbsoc_hdmi2usbsoc_interface_adr_4 has(ve) been forward balanced into : _n30564<6>21_FRB.
	Register(s) JpegEnc/U_CtrlSM/jpeg_busy has(ve) been backward balanced into : JpegEnc/U_CtrlSM/jpeg_busy_BRB0 JpegEnc/U_CtrlSM/jpeg_busy_BRB1 JpegEnc/U_CtrlSM/jpeg_busy_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB0 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_0_BRB1 JpegEnc/U_Huffman/VLI_r_0_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_1_BRB1 JpegEnc/U_Huffman/VLI_r_1_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_10 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_10_BRB1 JpegEnc/U_Huffman/VLI_r_10_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_11 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_11_BRB0 JpegEnc/U_Huffman/VLI_r_11_BRB1 JpegEnc/U_Huffman/VLI_r_11_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_2_BRB1 JpegEnc/U_Huffman/VLI_r_2_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_3_BRB1 JpegEnc/U_Huffman/VLI_r_3_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_4_BRB1 JpegEnc/U_Huffman/VLI_r_4_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_5_BRB1 JpegEnc/U_Huffman/VLI_r_5_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_6_BRB1 JpegEnc/U_Huffman/VLI_r_6_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_7_BRB1 JpegEnc/U_Huffman/VLI_r_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_8 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_8_BRB1 JpegEnc/U_Huffman/VLI_r_8_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_9 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_9_BRB1 JpegEnc/U_Huffman/VLI_r_9_BRB2.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_0_BRB3 JpegEnc/U_Huffman/fifo_wbyte_0_BRB4 JpegEnc/U_Huffman/fifo_wbyte_0_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_1_BRB3 JpegEnc/U_Huffman/fifo_wbyte_1_BRB4 JpegEnc/U_Huffman/fifo_wbyte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_2_BRB3 JpegEnc/U_Huffman/fifo_wbyte_2_BRB4 JpegEnc/U_Huffman/fifo_wbyte_2_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_3_BRB3 JpegEnc/U_Huffman/fifo_wbyte_3_BRB4 JpegEnc/U_Huffman/fifo_wbyte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_4_BRB3 JpegEnc/U_Huffman/fifo_wbyte_4_BRB4 JpegEnc/U_Huffman/fifo_wbyte_4_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_5_BRB3 JpegEnc/U_Huffman/fifo_wbyte_5_BRB4 JpegEnc/U_Huffman/fifo_wbyte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_6_BRB3 JpegEnc/U_Huffman/fifo_wbyte_6_BRB4 JpegEnc/U_Huffman/fifo_wbyte_6_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_7_BRB0 JpegEnc/U_Huffman/fifo_wbyte_7_BRB1 JpegEnc/U_Huffman/fifo_wbyte_7_BRB2 JpegEnc/U_Huffman/fifo_wbyte_7_BRB3 JpegEnc/U_Huffman/fifo_wbyte_7_BRB4 JpegEnc/U_Huffman/fifo_wbyte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_0_BRB0 JpegEnc/U_Huffman/pad_byte_0_BRB1 JpegEnc/U_Huffman/pad_byte_0_BRB2.
	Register(s) JpegEnc/U_Huffman/pad_byte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_2_BRB2 JpegEnc/U_Huffman/pad_byte_2_BRB4.
	Register(s) JpegEnc/U_Huffman/pad_byte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_4_BRB0 JpegEnc/U_Huffman/pad_byte_4_BRB1 JpegEnc/U_Huffman/pad_byte_4_BRB2 JpegEnc/U_Huffman/pad_byte_4_BRB3.
	Register(s) JpegEnc/U_Huffman/pad_byte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_6_BRB0 JpegEnc/U_Huffman/pad_byte_6_BRB1 .
	Register(s) JpegEnc/U_Huffman/pad_byte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_7_BRB3 JpegEnc/U_Huffman/pad_byte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_0_BRB0 JpegEnc/U_Huffman/word_reg_0_BRB1 JpegEnc/U_Huffman/word_reg_0_BRB2 JpegEnc/U_Huffman/word_reg_0_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_1_BRB0 JpegEnc/U_Huffman/word_reg_1_BRB1 JpegEnc/U_Huffman/word_reg_1_BRB2 JpegEnc/U_Huffman/word_reg_1_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_10 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_10_BRB0 JpegEnc/U_Huffman/word_reg_10_BRB1 JpegEnc/U_Huffman/word_reg_10_BRB2 JpegEnc/U_Huffman/word_reg_10_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_11 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_11_BRB0 JpegEnc/U_Huffman/word_reg_11_BRB1 JpegEnc/U_Huffman/word_reg_11_BRB2 JpegEnc/U_Huffman/word_reg_11_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_12 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_12_BRB0 JpegEnc/U_Huffman/word_reg_12_BRB1 JpegEnc/U_Huffman/word_reg_12_BRB2 JpegEnc/U_Huffman/word_reg_12_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_13 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_13_BRB0 JpegEnc/U_Huffman/word_reg_13_BRB1 JpegEnc/U_Huffman/word_reg_13_BRB2 JpegEnc/U_Huffman/word_reg_13_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_14 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_14_BRB0 JpegEnc/U_Huffman/word_reg_14_BRB1 JpegEnc/U_Huffman/word_reg_14_BRB2 JpegEnc/U_Huffman/word_reg_14_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_15 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_15_BRB0 JpegEnc/U_Huffman/word_reg_15_BRB1 JpegEnc/U_Huffman/word_reg_15_BRB2 JpegEnc/U_Huffman/word_reg_15_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_16 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_16_BRB0 JpegEnc/U_Huffman/word_reg_16_BRB1 JpegEnc/U_Huffman/word_reg_16_BRB2 JpegEnc/U_Huffman/word_reg_16_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_17 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_17_BRB0 JpegEnc/U_Huffman/word_reg_17_BRB1 JpegEnc/U_Huffman/word_reg_17_BRB2 JpegEnc/U_Huffman/word_reg_17_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_18 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_18_BRB0 JpegEnc/U_Huffman/word_reg_18_BRB1 JpegEnc/U_Huffman/word_reg_18_BRB2 JpegEnc/U_Huffman/word_reg_18_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_19 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_19_BRB0 JpegEnc/U_Huffman/word_reg_19_BRB1 JpegEnc/U_Huffman/word_reg_19_BRB2 JpegEnc/U_Huffman/word_reg_19_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_2_BRB0 JpegEnc/U_Huffman/word_reg_2_BRB1 JpegEnc/U_Huffman/word_reg_2_BRB2 JpegEnc/U_Huffman/word_reg_2_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_20 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_20_BRB0 JpegEnc/U_Huffman/word_reg_20_BRB1 JpegEnc/U_Huffman/word_reg_20_BRB2 JpegEnc/U_Huffman/word_reg_20_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_21 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_21_BRB0 JpegEnc/U_Huffman/word_reg_21_BRB1 JpegEnc/U_Huffman/word_reg_21_BRB2 JpegEnc/U_Huffman/word_reg_21_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_22 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_22_BRB0 JpegEnc/U_Huffman/word_reg_22_BRB1 JpegEnc/U_Huffman/word_reg_22_BRB2 JpegEnc/U_Huffman/word_reg_22_BRB3 JpegEnc/U_Huffman/word_reg_22_BRB4 JpegEnc/U_Huffman/word_reg_22_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_3_BRB0 JpegEnc/U_Huffman/word_reg_3_BRB1 JpegEnc/U_Huffman/word_reg_3_BRB2 JpegEnc/U_Huffman/word_reg_3_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_4_BRB0 JpegEnc/U_Huffman/word_reg_4_BRB1 JpegEnc/U_Huffman/word_reg_4_BRB2 JpegEnc/U_Huffman/word_reg_4_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_5_BRB0 JpegEnc/U_Huffman/word_reg_5_BRB1 JpegEnc/U_Huffman/word_reg_5_BRB2 JpegEnc/U_Huffman/word_reg_5_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_6_BRB0 JpegEnc/U_Huffman/word_reg_6_BRB1 JpegEnc/U_Huffman/word_reg_6_BRB2 JpegEnc/U_Huffman/word_reg_6_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_7_BRB0 JpegEnc/U_Huffman/word_reg_7_BRB1 JpegEnc/U_Huffman/word_reg_7_BRB2 JpegEnc/U_Huffman/word_reg_7_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_8 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_8_BRB0 JpegEnc/U_Huffman/word_reg_8_BRB1 JpegEnc/U_Huffman/word_reg_8_BRB2 JpegEnc/U_Huffman/word_reg_8_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_9 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_9_BRB0 JpegEnc/U_Huffman/word_reg_9_BRB1 JpegEnc/U_Huffman/word_reg_9_BRB2 JpegEnc/U_Huffman/word_reg_9_BRB5.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/dovalid_reg has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB0 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB1 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB2 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB3 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB4.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB1 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB2 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB4 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB5.
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_1_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB1 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB2 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB3 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB4 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB5.
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_2_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB1 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB2 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB3 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB4 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB6 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB7 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB8 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB9 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB10 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB11 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB12 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB13.
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_3_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB1 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB2 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB3 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB4 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB5 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB6 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB7 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB8 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB9 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB10 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB11 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB12 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB14 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB15 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB16 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB17 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB18 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB19 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB20 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB21 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB22 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB23 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB24 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB25
hdmi2usbsoc_ddrphy_rddata_sr_3_BRB26 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB27 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB28 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB29 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB30 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB31 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB32 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB33.
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_4_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB1 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB2 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB3 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB4 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB5 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB6 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB7 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB8 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB9 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB10 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB11 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB12 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB14 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB15 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB16 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB17 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB18 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB19 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB20 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB21 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB22 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB23 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB24 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB25
hdmi2usbsoc_ddrphy_rddata_sr_4_BRB26 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB27 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB28 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB29 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB30 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB31 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB32 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB33.
	Register(s) hdmi2usbsoc_ddrphy_record0_cke has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_record0_cke_BRB0 .
	Register(s) hdmi2usbsoc_ddrphy_record0_odt has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_record0_odt_BRB0 hdmi2usbsoc_ddrphy_record0_odt_BRB1.
	Register(s) hdmi2usbsoc_interface3_bank_bus_dat_r_0 has(ve) been backward balanced into : hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB0 hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB1 hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB2 hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB3 hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB4 hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB5.
	Register(s) hdmi2usbsoc_interface4_bank_bus_dat_r_0 has(ve) been backward balanced into : hdmi2usbsoc_interface4_bank_bus_dat_r_0_BRB0 hdmi2usbsoc_interface4_bank_bus_dat_r_0_BRB2 hdmi2usbsoc_interface4_bank_bus_dat_r_0_BRB4 hdmi2usbsoc_interface4_bank_bus_dat_r_0_BRB5.
	Register(s) hdmi2usbsoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB0 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB1 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB2 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB3 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB5 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB6 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB7 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB8 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB9 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB10 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB11 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB12 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB13 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB14 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB15 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB16 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB17 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB18 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB19 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB20 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB21 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB22 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB23
hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB24 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB25.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 hdmi_in0_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 hdmi_in1_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_out0_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB0 hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB2 hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB3 hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out0_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB0 hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB2 hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB3 hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out0_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB0 hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB2 hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB3 hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi_out1_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB0 hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB2 hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB3 hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out1_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB0 hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB2 hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB3 hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out1_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB0 hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB2 hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB3 hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB1 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB5 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12 new_master_rdata_valid0_BRB13 new_master_rdata_valid0_BRB14 new_master_rdata_valid0_BRB15 new_master_rdata_valid0_BRB16 new_master_rdata_valid0_BRB17 new_master_rdata_valid0_BRB18 new_master_rdata_valid0_BRB19 new_master_rdata_valid0_BRB21 new_master_rdata_valid0_BRB22 new_master_rdata_valid0_BRB23 new_master_rdata_valid0_BRB24 new_master_rdata_valid0_BRB25 new_master_rdata_valid0_BRB26 new_master_rdata_valid0_BRB27 new_master_rdata_valid0_BRB28 new_master_rdata_valid0_BRB29 new_master_rdata_valid0_BRB30 new_master_rdata_valid0_BRB31
new_master_rdata_valid0_BRB32.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB1 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13 new_master_rdata_valid1_BRB14 new_master_rdata_valid1_BRB15 new_master_rdata_valid1_BRB16 new_master_rdata_valid1_BRB17 new_master_rdata_valid1_BRB18 new_master_rdata_valid1_BRB19 new_master_rdata_valid1_BRB21 new_master_rdata_valid1_BRB22 new_master_rdata_valid1_BRB23 new_master_rdata_valid1_BRB24 new_master_rdata_valid1_BRB25 new_master_rdata_valid1_BRB26 new_master_rdata_valid1_BRB27 new_master_rdata_valid1_BRB28 new_master_rdata_valid1_BRB29 new_master_rdata_valid1_BRB30 new_master_rdata_valid1_BRB31
new_master_rdata_valid1_BRB32.
	Register(s) new_master_rdata_valid18 has(ve) been backward balanced into : new_master_rdata_valid18_BRB0 new_master_rdata_valid18_BRB1 new_master_rdata_valid18_BRB2 new_master_rdata_valid18_BRB4 new_master_rdata_valid18_BRB6 new_master_rdata_valid18_BRB8 new_master_rdata_valid18_BRB11 new_master_rdata_valid18_BRB13 .
	Register(s) new_master_rdata_valid19 has(ve) been backward balanced into : new_master_rdata_valid19_BRB0 new_master_rdata_valid19_BRB1 new_master_rdata_valid19_BRB2 new_master_rdata_valid19_BRB4 new_master_rdata_valid19_BRB6 new_master_rdata_valid19_BRB8 new_master_rdata_valid19_BRB11 new_master_rdata_valid19_BRB13 .
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB1 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB3 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB5 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13 new_master_rdata_valid2_BRB14 new_master_rdata_valid2_BRB15 new_master_rdata_valid2_BRB16 new_master_rdata_valid2_BRB17 new_master_rdata_valid2_BRB18 new_master_rdata_valid2_BRB19 new_master_rdata_valid2_BRB21 new_master_rdata_valid2_BRB22 new_master_rdata_valid2_BRB23 new_master_rdata_valid2_BRB24 new_master_rdata_valid2_BRB25 new_master_rdata_valid2_BRB26 new_master_rdata_valid2_BRB27 new_master_rdata_valid2_BRB28 new_master_rdata_valid2_BRB29 new_master_rdata_valid2_BRB30 new_master_rdata_valid2_BRB31
new_master_rdata_valid2_BRB32.
	Register(s) new_master_rdata_valid20 has(ve) been backward balanced into : new_master_rdata_valid20_BRB0 new_master_rdata_valid20_BRB1 new_master_rdata_valid20_BRB2 new_master_rdata_valid20_BRB4 new_master_rdata_valid20_BRB6 new_master_rdata_valid20_BRB8 new_master_rdata_valid20_BRB11 new_master_rdata_valid20_BRB13 .
	Register(s) new_master_rdata_valid21 has(ve) been backward balanced into : new_master_rdata_valid21_BRB0 new_master_rdata_valid21_BRB1 new_master_rdata_valid21_BRB2 new_master_rdata_valid21_BRB4 new_master_rdata_valid21_BRB6 new_master_rdata_valid21_BRB8 new_master_rdata_valid21_BRB11 new_master_rdata_valid21_BRB13 .
	Register(s) new_master_rdata_valid22 has(ve) been backward balanced into : new_master_rdata_valid22_BRB0 new_master_rdata_valid22_BRB2 new_master_rdata_valid22_BRB3 new_master_rdata_valid22_BRB4 .
	Register(s) new_master_rdata_valid24 has(ve) been backward balanced into : new_master_rdata_valid24_BRB0 new_master_rdata_valid24_BRB1 new_master_rdata_valid24_BRB2 new_master_rdata_valid24_BRB4 new_master_rdata_valid24_BRB6 new_master_rdata_valid24_BRB8 new_master_rdata_valid24_BRB11 new_master_rdata_valid24_BRB13 .
	Register(s) new_master_rdata_valid25 has(ve) been backward balanced into : new_master_rdata_valid25_BRB0 new_master_rdata_valid25_BRB1 new_master_rdata_valid25_BRB2 new_master_rdata_valid25_BRB4 new_master_rdata_valid25_BRB6 new_master_rdata_valid25_BRB8 new_master_rdata_valid25_BRB11 new_master_rdata_valid25_BRB13 .
	Register(s) new_master_rdata_valid26 has(ve) been backward balanced into : new_master_rdata_valid26_BRB0 new_master_rdata_valid26_BRB1 new_master_rdata_valid26_BRB2 new_master_rdata_valid26_BRB4 new_master_rdata_valid26_BRB6 new_master_rdata_valid26_BRB8 new_master_rdata_valid26_BRB11 new_master_rdata_valid26_BRB13 .
	Register(s) new_master_rdata_valid27 has(ve) been backward balanced into : new_master_rdata_valid27_BRB0 new_master_rdata_valid27_BRB1 new_master_rdata_valid27_BRB2 new_master_rdata_valid27_BRB4 new_master_rdata_valid27_BRB6 new_master_rdata_valid27_BRB8 new_master_rdata_valid27_BRB11 new_master_rdata_valid27_BRB13 .
	Register(s) new_master_rdata_valid28 has(ve) been backward balanced into : new_master_rdata_valid28_BRB0 new_master_rdata_valid28_BRB2 new_master_rdata_valid28_BRB3 new_master_rdata_valid28_BRB4 .
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB5 new_master_rdata_valid3_BRB6 new_master_rdata_valid3_BRB7 new_master_rdata_valid3_BRB8 new_master_rdata_valid3_BRB9 new_master_rdata_valid3_BRB10 new_master_rdata_valid3_BRB11 new_master_rdata_valid3_BRB12 new_master_rdata_valid3_BRB13 new_master_rdata_valid3_BRB14 new_master_rdata_valid3_BRB15 new_master_rdata_valid3_BRB16 new_master_rdata_valid3_BRB17 new_master_rdata_valid3_BRB18 new_master_rdata_valid3_BRB19 new_master_rdata_valid3_BRB20.
	Register(s) new_master_rdata_valid30 has(ve) been backward balanced into : new_master_rdata_valid30_BRB0 new_master_rdata_valid30_BRB1 new_master_rdata_valid30_BRB2 new_master_rdata_valid30_BRB4 new_master_rdata_valid30_BRB6 new_master_rdata_valid30_BRB8 new_master_rdata_valid30_BRB11 new_master_rdata_valid30_BRB13 .
	Register(s) new_master_rdata_valid31 has(ve) been backward balanced into : new_master_rdata_valid31_BRB0 new_master_rdata_valid31_BRB1 new_master_rdata_valid31_BRB2 new_master_rdata_valid31_BRB4 new_master_rdata_valid31_BRB6 new_master_rdata_valid31_BRB8 new_master_rdata_valid31_BRB11 new_master_rdata_valid31_BRB13 .
	Register(s) new_master_rdata_valid32 has(ve) been backward balanced into : new_master_rdata_valid32_BRB0 new_master_rdata_valid32_BRB1 new_master_rdata_valid32_BRB2 new_master_rdata_valid32_BRB4 new_master_rdata_valid32_BRB6 new_master_rdata_valid32_BRB8 new_master_rdata_valid32_BRB11 new_master_rdata_valid32_BRB13 .
	Register(s) new_master_rdata_valid33 has(ve) been backward balanced into : new_master_rdata_valid33_BRB0 new_master_rdata_valid33_BRB1 new_master_rdata_valid33_BRB2 new_master_rdata_valid33_BRB4 new_master_rdata_valid33_BRB6 new_master_rdata_valid33_BRB8 new_master_rdata_valid33_BRB11 new_master_rdata_valid33_BRB13 .
	Register(s) new_master_rdata_valid34 has(ve) been backward balanced into : new_master_rdata_valid34_BRB0 new_master_rdata_valid34_BRB2 new_master_rdata_valid34_BRB3 new_master_rdata_valid34_BRB4 .
	Register(s) new_master_rdata_valid4 has(ve) been backward balanced into : new_master_rdata_valid4_BRB0 new_master_rdata_valid4_BRB1 new_master_rdata_valid4_BRB2 new_master_rdata_valid4_BRB3 new_master_rdata_valid4_BRB4 new_master_rdata_valid4_BRB5.
Unit <top> processed.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_0>.
	Found 2-bit shift register for signal <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_1>.
	Found 2-bit shift register for signal <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_2>.
	Found 2-bit shift register for signal <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_3>.
	Found 2-bit shift register for signal <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_4>.
	Found 2-bit shift register for signal <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_5>.
	Found 2-bit shift register for signal <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_6>.
	Found 2-bit shift register for signal <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_7>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_r_dfi_wrdata_en_1>.
	Found 8-bit shift register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de2>.
	Found 8-bit shift register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de2>.
	Found 11-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_valid_n2>.
	Found 11-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_valid_n2>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_3>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_3>.
	Found 9-bit shift register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c2_1>.
	Found 9-bit shift register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c2_1>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_vsync10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_vsync10>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_stb_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_cyc_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbm_done_sync2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d8_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_0>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/start_int_d_4>.
	Found 6-bit shift register for signal <JpegEnc/U_FDCT/fram1_rd_d_4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwe_d4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/wmemsel_d4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_2>.
	Found 5-bit shift register for signal <JpegEnc/U_QUANT_TOP/U_quantizer/pipeline_reg_4>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_1_BRB3>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB7>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB8>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB9>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB4>.
	Found 5-bit shift register for signal <new_master_rdata_valid4_BRB0>.
	Found 5-bit shift register for signal <new_master_rdata_valid4_BRB4>.
	Found 5-bit shift register for signal <new_master_rdata_valid22_BRB0>.
	Found 5-bit shift register for signal <new_master_rdata_valid22_BRB4>.
	Found 5-bit shift register for signal <new_master_rdata_valid28_BRB0>.
	Found 5-bit shift register for signal <new_master_rdata_valid28_BRB4>.
	Found 5-bit shift register for signal <new_master_rdata_valid34_BRB0>.
	Found 5-bit shift register for signal <new_master_rdata_valid34_BRB4>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB7>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB8>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB1>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB9>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB10>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB5>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB14>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB17>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB18>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB10>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB19>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB20>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB21>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB22>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB23>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB11>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB24>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB25>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB26>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB27>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB28>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB12>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB29>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB30>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB31>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB32>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB33>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB5>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB12>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB14>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB17>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB19>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB1>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB8>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB11>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB13>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB1>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB8>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB11>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB13>.
	Found 4-bit shift register for signal <new_master_rdata_valid33_BRB1>.
	Found 4-bit shift register for signal <new_master_rdata_valid33_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid33_BRB8>.
	Found 4-bit shift register for signal <new_master_rdata_valid33_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid33_BRB11>.
	Found 4-bit shift register for signal <new_master_rdata_valid33_BRB13>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB3>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB22>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB25>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB26>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB27>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB28>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB29>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB30>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB31>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB32>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11840
 Flip-Flops                                            : 11840
# Shift Registers                                      : 204
 10-bit shift register                                 : 4
 11-bit shift register                                 : 2
 2-bit shift register                                  : 28
 3-bit shift register                                  : 47
 4-bit shift register                                  : 96
 5-bit shift register                                  : 20
 6-bit shift register                                  : 1
 8-bit shift register                                  : 2
 9-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 19587
#      GND                         : 1
#      INV                         : 393
#      LUT1                        : 557
#      LUT2                        : 1797
#      LUT3                        : 2425
#      LUT4                        : 1764
#      LUT5                        : 1844
#      LUT6                        : 6052
#      MULT_AND                    : 42
#      MUXCY                       : 2258
#      MUXF7                       : 269
#      MUXF8                       : 16
#      VCC                         : 1
#      XORCY                       : 2168
# FlipFlops/Latches                : 12200
#      FD                          : 2531
#      FDC                         : 1274
#      FDC_1                       : 3
#      FDCE                        : 959
#      FDCE_1                      : 20
#      FDE                         : 718
#      FDE_1                       : 8
#      FDP                         : 23
#      FDP_1                       : 2
#      FDPE                        : 61
#      FDR                         : 2271
#      FDRE                        : 4138
#      FDS                         : 33
#      FDSE                        : 151
#      ODDR2                       : 8
# RAMS                             : 1342
#      RAM16X1D                    : 1114
#      RAM32X1D                    : 64
#      RAM64X1D                    : 72
#      RAMB16BWER                  : 49
#      RAMB8BWER                   : 43
# Shift Registers                  : 204
#      SRLC16E                     : 204
# Clock Buffers                    : 14
#      BUFG                        : 13
#      BUFGMUX                     : 1
# IO Buffers                       : 115
#      BUFIO2                      : 1
#      IBUF                        : 14
#      IBUFDS                      : 8
#      IBUFG                       : 4
#      IOBUF                       : 23
#      OBUF                        : 54
#      OBUFDS                      : 9
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 22
#      DSP48A1                     : 22
# Others                           : 80
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 12
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:           12200  out of  54576    22%  
 Number of Slice LUTs:                17536  out of  27288    64%  
    Number used as Logic:             14832  out of  27288    54%  
    Number used as Memory:             2704  out of   6408    42%  
       Number used as RAM:             2500
       Number used as SRL:              204

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  22681
   Number with an unused Flip Flop:   10481  out of  22681    46%  
   Number with an unused LUT:          5145  out of  22681    22%  
   Number of fully used LUT-FF pairs:  7055  out of  22681    31%  
   Number of unique control sets:       503

IO Utilization: 
 Number of IOs:                         141
 Number of bonded IOBs:                 133  out of    218    61%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               71  out of    116    61%  
    Number using Block RAM only:         71
 Number of BUFG/BUFGCTRLs:               14  out of     16    87%  
 Number of DSP48A1s:                     22  out of     58    37%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+------------------------+-------+
Clock Signal                                | Clock buffer(FF name)  | Load  |
--------------------------------------------+------------------------+-------+
eth_clocks_rx                               | IBUFG+BUFGMUX          | 303   |
clk100                                      | PLL_ADV:CLKOUT5        | 5834  |
clk100                                      | PLL_ADV:CLKOUT2        | 75    |
clk100                                      | PLL_ADV:CLKOUT1        | 3966  |
fx2_ifclk                                   | IBUFG                  | 54    |
hdmi_in0_clk_p                              | PLL_ADV:CLKOUT1        | 137   |
hdmi_in0_clk_p                              | PLL_ADV:CLKOUT2        | 898   |
hdmi_in1_clk_p                              | PLL_ADV:CLKOUT1        | 137   |
hdmi_in1_clk_p                              | PLL_ADV:CLKOUT2        | 898   |
hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 1450  |
hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                                  | BUFG                   | 2     |
clk100                                      | PLL_ADV:CLKOUT3        | 2     |
--------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 22.695ns (Maximum Frequency: 44.063MHz)
   Minimum input arrival time before clock: 5.978ns
   Maximum output required time after clock: 5.617ns
   Maximum combinational path delay: 3.254ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.656ns (frequency: 130.611MHz)
  Total number of paths / destination ports: 13842 / 708
-------------------------------------------------------------------------
Delay:               7.656ns (Levels of Logic = 6)
  Source:            clockdomainsrenamer1_state (FF)
  Destination:       ethmac_rx_converter_converter_source_payload_data_9 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: clockdomainsrenamer1_state to ethmac_rx_converter_converter_source_payload_data_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             30   0.447   1.511  clockdomainsrenamer1_state (clockdomainsrenamer1_state)
     LUT4:I0->O            7   0.203   1.002  Mmux_ethmac_rx_gap_checker_source_payload_data21 (ethmac_rx_gap_checker_source_payload_data<1>)
     LUT4:I1->O            3   0.205   1.015  Mxor__n31590_xo<0>1 (_n31590)
     LUT6:I0->O            2   0.203   0.864  Mxor_ethmac_crc32_checker_crc_next<12>_xo<0>1 (ethmac_crc32_checker_crc_next<12>)
     LUT6:I2->O            1   0.203   0.808  ethmac_crc32_checker_source_source_payload_error4 (ethmac_crc32_checker_source_source_payload_error4)
     LUT6:I3->O            4   0.205   0.684  ethmac_crc32_checker_source_source_payload_error7 (ethmac_crc32_checker_source_source_payload_error)
     LUT4:I3->O            1   0.205   0.000  Mmux_ethmac_rx_converter_converter_demux[1]_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_4415_OUT401 (ethmac_rx_converter_converter_demux[1]_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_4415_OUT<9>)
     FDE:D                     0.102          ethmac_rx_converter_converter_source_payload_data_9
    ----------------------------------------
    Total                      7.656ns (1.773ns logic, 5.883ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 22.695ns (frequency: 44.063MHz)
  Total number of paths / destination ports: 2704588 / 30067
-------------------------------------------------------------------------
Delay:               3.782ns (Levels of Logic = 0)
  Source:            FDPE_3 (FF)
  Destination:       FDPE_6 (FF)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.7X

  Data Path: FDPE_3 to FDPE_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q           3913   0.447   2.905  FDPE_3 (sys_rst)
     FDP:PRE                   0.430          FDPE_6
    ----------------------------------------
    Total                      3.782ns (0.877ns logic, 2.905ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2_ifclk'
  Clock period: 12.816ns (frequency: 78.027MHz)
  Total number of paths / destination ports: 2023 / 108
-------------------------------------------------------------------------
Delay:               6.408ns (Levels of Logic = 5)
  Source:            fx2_jpeg_streamer/packet_counter_3 (FF)
  Destination:       memdat_19_0 (FF)
  Source Clock:      fx2_ifclk falling
  Destination Clock: fx2_ifclk rising

  Data Path: fx2_jpeg_streamer/packet_counter_3 to memdat_19_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           4   0.447   1.028  fx2_jpeg_streamer/packet_counter_3 (fx2_jpeg_streamer/packet_counter_3)
     LUT5:I0->O            1   0.203   0.580  fx2_jpeg_streamer/n00091_SW0 (N1662)
     LUT6:I5->O           13   0.205   1.037  fx2_jpeg_streamer/n00091 (fx2_jpeg_streamer/n0009)
     LUT4:I2->O            4   0.203   0.788  fx2_jpeg_streamer/Mmux_sink_ack12 (encoder_streamer_fifo_source_ready)
     LUT4:I2->O            9   0.203   0.829  Mmux_encoder_streamer_fifo_graycounter1_q_next_binary21 (Mcount_encoder_streamer_fifo_graycounter1_q_binary1)
     RAM16X1D:DPRA1->DPO    1   0.205   0.579  Mram_storage_471 (_n21036<0>)
     FD:D                      0.102          memdat_19_0
    ----------------------------------------
    Total                      6.408ns (1.568ns logic, 4.840ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Clock period: 8.231ns (frequency: 121.495MHz)
  Total number of paths / destination ports: 76106 / 2886
-------------------------------------------------------------------------
Delay:               8.231ns (Levels of Logic = 8)
  Source:            hdmi_out0_driver_hdmi_phy_es0_n1q_m_0 (FF)
  Destination:       hdmi_out0_driver_hdmi_phy_es0_cnt_5 (FF)
  Source Clock:      hdmi_out0_driver_clocking_clk_pix_unbuffered rising
  Destination Clock: hdmi_out0_driver_clocking_clk_pix_unbuffered rising

  Data Path: hdmi_out0_driver_hdmi_phy_es0_n1q_m_0 to hdmi_out0_driver_hdmi_phy_es0_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.227  hdmi_out0_driver_hdmi_phy_es0_n1q_m_0 (hdmi_out0_driver_hdmi_phy_es0_n1q_m_0)
     LUT6:I1->O            2   0.203   0.864  GND_1_o_GND_1_o_or_5915_OUT<0>2 (GND_1_o_GND_1_o_or_5915_OUT<0>2)
     LUT4:I0->O           21   0.203   1.218  GND_1_o_GND_1_o_or_5915_OUT<0>3 (GND_1_o_GND_1_o_or_5915_OUT<0>)
     LUT4:I2->O            3   0.203   0.995  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5938_OUT_B_rs_lut<0> (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5938_OUT_B_rs_lut<0>)
     LUT6:I1->O            2   0.203   0.617  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5938_OUT_B_rs_cy<2>11 (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5938_OUT_B_rs_cy<2>1)
     LUT3:I2->O            2   0.205   0.617  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5938_OUT_B_rs_cy<2>12 (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5938_OUT_B_rs_cy<2>)
     LUT6:I5->O            1   0.205   0.580  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5938_OUT_B_rs_xor<5>11 (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5938_OUT_rs_B<5>)
     LUT2:I1->O            0   0.205   0.000  Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<5> (Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<5>)
     XORCY:LI->O           1   0.136   0.000  Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_xor<5> (Result<5>14)
     FDR:D                     0.102          hdmi_out0_driver_hdmi_phy_es0_cnt_5
    ----------------------------------------
    Total                      8.231ns (2.112ns logic, 6.119ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in0_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 13635 / 2571
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            hdmi_in0_s6datacapture0_lateness_4 (FF)
  Destination:       hdmi_in0_s6datacapture0_lateness_0 (FF)
  Source Clock:      hdmi_in0_clk_p rising 2.0X
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: hdmi_in0_s6datacapture0_lateness_4 to hdmi_in0_s6datacapture0_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi_in0_s6datacapture0_lateness_4 (hdmi_in0_s6datacapture0_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi_in0_s6datacapture0_too_late<7>_SW0 (N1163)
     LUT6:I5->O            2   0.205   0.721  hdmi_in0_s6datacapture0_too_late<7> (hdmi_in0_s6datacapture0_too_late)
     LUT2:I0->O            1   0.203   0.580  _n30490_inv_SW0 (N1574)
     LUT6:I5->O            8   0.205   0.802  _n30490_inv (_n30490_inv)
     FDRE:CE                   0.322          hdmi_in0_s6datacapture0_lateness_0
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in1_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 13742 / 2571
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            hdmi_in1_s6datacapture2_lateness_4 (FF)
  Destination:       hdmi_in1_s6datacapture2_lateness_0 (FF)
  Source Clock:      hdmi_in1_clk_p rising 2.0X
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: hdmi_in1_s6datacapture2_lateness_4 to hdmi_in1_s6datacapture2_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi_in1_s6datacapture2_lateness_4 (hdmi_in1_s6datacapture2_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi_in1_s6datacapture2_too_late<7>_SW0 (N1173)
     LUT6:I5->O            2   0.205   0.721  hdmi_in1_s6datacapture2_too_late<7> (hdmi_in1_s6datacapture2_too_late)
     LUT2:I0->O            1   0.203   0.580  _n30530_inv_SW0 (N1584)
     LUT6:I5->O            8   0.205   0.802  _n30530_inv (_n30530_inv)
     FDRE:CE                   0.322          hdmi_in1_s6datacapture2_lateness_0
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (xilinxasyncresetsynchronizerimpl2_rst_meta)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            eth_dv (PAD)
  Destination:       ethphy_liteethphygmiimiirx_pads_d_dv (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: eth_dv to ethphy_liteethphygmiimiirx_pads_d_dv
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  eth_dv_IBUF (eth_dv_IBUF)
     FD:D                      0.102          ethphy_liteethphygmiimiirx_pads_d_dv
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 419 / 419
-------------------------------------------------------------------------
Offset:              5.092ns (Levels of Logic = 4)
  Source:            fx2_flagb (PAD)
  Destination:       Mram_storage_471 (RAM)
  Destination Clock: clk100 rising 0.7X

  Data Path: fx2_flagb to Mram_storage_471
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.745  fx2_flagb_IBUF (fx2_flagb_IBUF)
     LUT4:I3->O            3   0.205   0.898  fx2_jpeg_streamer/Mmux_sink_ack111 (fx2_jpeg_streamer/Mmux_sink_ack11)
     LUT4:I0->O            4   0.203   0.788  fx2_jpeg_streamer/Mmux_sink_ack12 (encoder_streamer_fifo_source_ready)
     LUT4:I2->O            9   0.203   0.829  Mmux_encoder_streamer_fifo_graycounter1_q_next_binary21 (Mcount_encoder_streamer_fifo_graycounter1_q_binary1)
     RAM16X1D:DPRA1            0.000          Mram_storage_471
    ----------------------------------------
    Total                      5.092ns (1.833ns logic, 3.259ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2_ifclk'
  Total number of paths / destination ports: 53 / 45
-------------------------------------------------------------------------
Offset:              5.978ns (Levels of Logic = 5)
  Source:            fx2_flagb (PAD)
  Destination:       memdat_19_0 (FF)
  Destination Clock: fx2_ifclk rising

  Data Path: fx2_flagb to memdat_19_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.745  fx2_flagb_IBUF (fx2_flagb_IBUF)
     LUT4:I3->O            3   0.205   0.898  fx2_jpeg_streamer/Mmux_sink_ack111 (fx2_jpeg_streamer/Mmux_sink_ack11)
     LUT4:I0->O            4   0.203   0.788  fx2_jpeg_streamer/Mmux_sink_ack12 (encoder_streamer_fifo_source_ready)
     LUT4:I2->O            9   0.203   0.829  Mmux_encoder_streamer_fifo_graycounter1_q_next_binary21 (Mcount_encoder_streamer_fifo_graycounter1_q_binary1)
     RAM16X1D:DPRA1->DPO    1   0.205   0.579  Mram_storage_471 (_n21036<0>)
     FD:D                      0.102          memdat_19_0
    ----------------------------------------
    Total                      5.978ns (2.140ns logic, 3.838ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 367 / 79
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_16:VALID (PAD)
  Destination:       hdmi_in0_s6datacapture0_lateness_0 (FF)
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: ISERDES2_16:VALID to hdmi_in0_s6datacapture0_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_16 (hdmi_in0_s6datacapture0_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n30490_inv (_n30490_inv)
     FDRE:CE                   0.322          hdmi_in0_s6datacapture0_lateness_0
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 367 / 79
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_26:VALID (PAD)
  Destination:       hdmi_in1_s6datacapture2_lateness_0 (FF)
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: ISERDES2_26:VALID to hdmi_in1_s6datacapture2_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_26 (hdmi_in1_s6datacapture2_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n30530_inv (_n30530_inv)
     FDRE:CE                   0.322          hdmi_in1_s6datacapture2_lateness_0
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (hdmi2usbsoc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  xilinxasyncresetsynchronizerimpl21 (xilinxasyncresetsynchronizerimpl2)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 248 / 193
-------------------------------------------------------------------------
Offset:              5.617ns (Levels of Logic = 3)
  Source:            ethphy_counter_2 (FF)
  Destination:       eth_rst_n (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: ethphy_counter_2 to eth_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  ethphy_counter_2 (ethphy_counter_2)
     LUT5:I0->O            2   0.203   0.617  ethphy_reset0_SW0 (N1618)
     LUT6:I5->O            1   0.205   0.579  eth_rst_n1 (eth_rst_n_OBUF)
     OBUF:I->O                 2.571          eth_rst_n_OBUF (eth_rst_n)
    ----------------------------------------
    Total                      5.617ns (3.426ns logic, 2.191ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            eth_tx_data_7 (FF)
  Destination:       eth_tx_data<7> (PAD)
  Source Clock:      eth_clocks_rx rising

  Data Path: eth_tx_data_7 to eth_tx_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  eth_tx_data_7 (eth_tx_data_7)
     OBUF:I->O                 2.571          eth_tx_data_7_OBUF (eth_tx_data<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2_ifclk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            fx2_jpeg_streamer/fx2_data_7 (FF)
  Destination:       fx2_data<7> (PAD)
  Source Clock:      fx2_ifclk falling

  Data Path: fx2_jpeg_streamer/fx2_data_7 to fx2_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.447   0.579  fx2_jpeg_streamer/fx2_data_7 (fx2_jpeg_streamer/fx2_data_7)
     OBUF:I->O                 2.571          fx2_data_7_OBUF (fx2_data<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl16_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      hdmi_in0_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl16_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  xilinxmultiregimpl16_regs1 (xilinxmultiregimpl16_regs1)
     LUT4:I0->O            4   0.203   0.683  hdmi_in0_s6datacapture0_delay_ce1 (hdmi_in0_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl66_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      hdmi_in1_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl66_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  xilinxmultiregimpl66_regs1 (xilinxmultiregimpl66_regs1)
     LUT4:I0->O            4   0.203   0.683  hdmi_in1_s6datacapture0_delay_ce1 (hdmi_in1_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      hdmi_out0_driver_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 270 / 242
-------------------------------------------------------------------------
Delay:               3.254ns (Levels of Logic = 1)
  Source:            eth_clocks_rx (PAD)
  Destination:       BUFGMUX:I0 (PAD)

  Data Path: eth_clocks_rx to BUFGMUX:I0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O          177   1.222   2.032  eth_clocks_rx_IBUFG (eth_rx_clk)
    BUFGMUX:I0                 0.000          BUFGMUX
    ----------------------------------------
    Total                      3.254ns (1.222ns logic, 2.032ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.605|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk100                                      |   20.202|         |    1.919|         |
eth_clocks_rx                               |    1.263|         |         |         |
fx2_ifclk                                   |    5.808|    5.522|         |         |
hdmi_in0_clk_p                              |    2.418|         |         |         |
hdmi_in1_clk_p                              |    2.418|         |         |         |
hdmi_out0_driver_clocking_clk_pix_unbuffered|    5.642|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    7.943|         |    2.014|         |
eth_clocks_rx  |    7.656|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2_ifclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    3.782|         |         |         |
fx2_ifclk      |    6.694|    6.408|    6.260|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in0_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in0_clk_p |    6.243|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in1_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in1_clk_p |    6.243|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_out0_driver_clocking_clk_pix_unbuffered
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk100                                      |    9.454|         |         |         |
hdmi_out0_driver_clocking_clk_pix_unbuffered|    8.231|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 394.00 secs
Total CPU time to Xst completion: 333.76 secs
 
--> 


Total memory usage is 950736 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1874 (   0 filtered)
Number of infos    :  523 (   0 filtered)

