EESchema Schematic File Version 2
LIBS:TTL-Computer-rescue
LIBS:power
LIBS:device
LIBS:switches
LIBS:relays
LIBS:motors
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:TTL-Computer-cache
EELAYER 25 0
EELAYER END
$Descr A3 11693 16535 portrait
encoding utf-8
Sheet 1 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1650 800  1200 650 
U 5ACF3206
F0 "Clock" 60
F1 "./Clock/Clock.sch" 60
F2 "CLOCK" O R 2850 1350 60 
F3 "CLK_HLT" I R 2850 900 60 
$EndSheet
$Sheet
S 1650 2100 1200 1350
U 5ACF2F0F
F0 "Register X" 60
F1 "./Register-X/Register-X.sch" 60
F2 "CLOCK" I R 2850 2200 60 
F3 "/X_IN" I R 2850 2350 60 
F4 "/X_OUT" I R 2850 2500 60 
F5 "/X_PC-IN" I R 2850 2650 60 
F6 "BUS_DATA[0..7]" B L 1650 3050 60 
F7 "BUS_PC-X_OUT[0..7]" I L 1650 3350 60 
F8 "BUS_X-MAR[0..7]" O R 2850 2900 60 
F9 "BUS_PC-X_IN[0..7]" O L 1650 3200 60 
$EndSheet
Wire Bus Line
	1650 3350 1450 3350
Wire Bus Line
	1450 3350 1450 5500
Wire Bus Line
	1450 5500 1650 5500
Wire Wire Line
	2850 1350 3050 1350
Wire Wire Line
	3050 1350 3050 6400
Wire Wire Line
	3050 2200 2850 2200
Wire Wire Line
	3050 4100 2850 4100
Connection ~ 3050 2200
Wire Bus Line
	1650 3200 1300 3200
Wire Bus Line
	1300 3200 1300 5200
Wire Bus Line
	1300 5200 1650 5200
NoConn ~ 3400 900 
Wire Wire Line
	3400 900  2850 900 
$Sheet
S 1650 6300 1200 1350
U 5AD0848F
F0 "Register Y" 60
F1 "./Register-Y/Register-Y.sch" 60
F2 "BUS_PC-Y_IN[0..7]" I L 1650 7400 60 
F3 "BUS_DATA[0..7]" B L 1650 7250 60 
F4 "CLOCK" I R 2850 6400 60 
F5 "BUS_Y-MAR[0..7]" O R 2850 7100 60 
F6 "/Y_IN" I R 2850 6550 60 
F7 "/Y_OUT" I R 2850 6700 60 
F8 "/Y_PC-IN" I R 2850 6850 60 
F9 "BUS_PC-Y_OUT[0..7]" O L 1650 7550 60 
$EndSheet
Wire Bus Line
	1650 5350 1300 5350
Wire Bus Line
	1300 5350 1300 7400
Wire Bus Line
	1300 7400 1650 7400
Wire Bus Line
	1650 5650 1450 5650
Wire Bus Line
	1450 5650 1450 7550
Wire Bus Line
	1450 7550 1650 7550
$Sheet
S 1650 4000 1200 1750
U 5ACF340E
F0 "Program Counter" 60
F1 "./Program-Counter/Program-Counter.sch" 60
F2 "/PC_X-IN" I R 2850 4250 60 
F3 "/PC_Y-IN" I R 2850 4400 60 
F4 "PC_INC" I R 2850 4550 60 
F5 "PC_DEC" I R 2850 4700 60 
F6 "CLOCK" I R 2850 4100 60 
F7 "BUS_PC-X_OUT[0..7]" O L 1650 5500 60 
F8 "BUS_PC-Y_OUT[0..7]" O L 1650 5650 60 
F9 "BUS_PC-MAR[0..15]" O R 2850 5050 60 
F10 "BUS_PC-X_IN[0..7]" I L 1650 5200 60 
F11 "BUS_PC-Y_IN[0..7]" I L 1650 5350 60 
$EndSheet
Wire Wire Line
	3050 6400 2850 6400
Connection ~ 3050 4100
$Sheet
S 3950 8300 1350 2350
U 5AD5CFF9
F0 "ALU" 60
F1 "./ALU/ALU.sch" 60
F2 "ALU_Cn" I R 5300 8400 60 
F3 "ALU_M" I R 5300 8550 60 
F4 "BUS_A-ALU[0..7]" I L 3950 10400 60 
F5 "BUS_B-ALU[0..7]" I L 3950 10550 60 
F6 "ALU_S0" I R 5300 8700 60 
F7 "ALU_S1" I R 5300 8850 60 
F8 "ALU_S2" I R 5300 9000 60 
F9 "ALU_S3" I R 5300 9150 60 
F10 "ALU_F-EQ" O L 3950 9450 60 
F11 "ALU_F-LT" O L 3950 9600 60 
F12 "ALU_F-GT" O L 3950 9750 60 
F13 "/ALU_OUT" I R 5300 9300 60 
F14 "BUS_DATA[0..7]" O L 3950 10250 60 
F15 "ALU_F-Z" O L 3950 9900 60 
F16 "ALU_F-C" O L 3950 10050 60 
$EndSheet
Wire Bus Line
	700  2100 700  10400
Entry Bus Bus
	700  7150 800  7250
Wire Bus Line
	800  7250 1650 7250
Entry Bus Bus
	700  2950 800  3050
Wire Bus Line
	800  3050 1650 3050
Text Label 700  4750 3    79   ~ 16
DATA-BUS
$EndSCHEMATC
