<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3277" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3277{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3277{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_3277{left:727px;bottom:1076px;letter-spacing:0.25px;word-spacing:0.56px;}
#t4_3277{left:438px;bottom:1051px;letter-spacing:0.26px;word-spacing:0.56px;}
#t5_3277{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#t6_3277{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_3277{left:69px;bottom:953px;}
#t8_3277{left:95px;bottom:956px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t9_3277{left:69px;bottom:930px;}
#ta_3277{left:95px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tb_3277{left:69px;bottom:907px;}
#tc_3277{left:95px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_3277{left:95px;bottom:894px;letter-spacing:-0.17px;word-spacing:-0.7px;}
#te_3277{left:69px;bottom:867px;}
#tf_3277{left:95px;bottom:871px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_3277{left:95px;bottom:854px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#th_3277{left:95px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_3277{left:69px;bottom:811px;}
#tj_3277{left:95px;bottom:814px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_3277{left:95px;bottom:797px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#tl_3277{left:69px;bottom:771px;}
#tm_3277{left:95px;bottom:774px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tn_3277{left:95px;bottom:758px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#to_3277{left:95px;bottom:741px;letter-spacing:-0.22px;word-spacing:-0.37px;}
#tp_3277{left:69px;bottom:716px;letter-spacing:-0.16px;word-spacing:-1.11px;}
#tq_3277{left:69px;bottom:700px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_3277{left:69px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_3277{left:69px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_3277{left:69px;bottom:632px;}
#tu_3277{left:95px;bottom:635px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tv_3277{left:95px;bottom:619px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tw_3277{left:95px;bottom:602px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#tx_3277{left:95px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_3277{left:69px;bottom:559px;}
#tz_3277{left:95px;bottom:562px;letter-spacing:-0.18px;word-spacing:-0.5px;}
#t10_3277{left:95px;bottom:545px;letter-spacing:-0.13px;word-spacing:-0.58px;}
#t11_3277{left:95px;bottom:529px;letter-spacing:-0.15px;}
#t12_3277{left:69px;bottom:502px;}
#t13_3277{left:95px;bottom:506px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#t14_3277{left:95px;bottom:489px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3277{left:69px;bottom:462px;}
#t16_3277{left:95px;bottom:466px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t17_3277{left:95px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t18_3277{left:95px;bottom:432px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t19_3277{left:69px;bottom:406px;}
#t1a_3277{left:95px;bottom:409px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1b_3277{left:95px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1c_3277{left:69px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1d_3277{left:69px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1e_3277{left:69px;bottom:334px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1f_3277{left:69px;bottom:266px;letter-spacing:0.14px;}
#t1g_3277{left:150px;bottom:266px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t1h_3277{left:69px;bottom:241px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1i_3277{left:69px;bottom:224px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#t1j_3277{left:69px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1k_3277{left:69px;bottom:191px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1l_3277{left:69px;bottom:165px;}
#t1m_3277{left:95px;bottom:168px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t1n_3277{left:69px;bottom:142px;}
#t1o_3277{left:95px;bottom:145px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_3277{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3277{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_3277{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3277{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3277{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3277" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3277Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3277" style="-webkit-user-select: none;"><object width="935" height="1210" data="3277/3277.svg" type="image/svg+xml" id="pdf3277" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3277" class="t s1_3277">Vol. 3A </span><span id="t2_3277" class="t s1_3277">9-1 </span>
<span id="t3_3277" class="t s2_3277">CHAPTER 9 </span>
<span id="t4_3277" class="t s2_3277">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t5_3277" class="t s3_3277">The Intel 64 and IA-32 architectures provide mechanisms for managing and improving the performance of multiple </span>
<span id="t6_3277" class="t s3_3277">processors connected to the same system bus. These include: </span>
<span id="t7_3277" class="t s4_3277">• </span><span id="t8_3277" class="t s3_3277">Bus locking and/or cache coherency management for performing atomic operations on system memory. </span>
<span id="t9_3277" class="t s4_3277">• </span><span id="ta_3277" class="t s3_3277">Serializing instructions. </span>
<span id="tb_3277" class="t s4_3277">• </span><span id="tc_3277" class="t s3_3277">An advance programmable interrupt controller (APIC) located on the processor chip (see Chapter 11, </span>
<span id="td_3277" class="t s3_3277">“Advanced Programmable Interrupt Controller (APIC)”). This feature was introduced by the Pentium processor. </span>
<span id="te_3277" class="t s4_3277">• </span><span id="tf_3277" class="t s3_3277">A second-level cache (level 2, L2). For the Pentium 4, Intel Xeon, and P6 family processors, the L2 cache is </span>
<span id="tg_3277" class="t s3_3277">included in the processor package and is tightly coupled to the processor. For the Pentium and Intel486 </span>
<span id="th_3277" class="t s3_3277">processors, pins are provided to support an external L2 cache. </span>
<span id="ti_3277" class="t s4_3277">• </span><span id="tj_3277" class="t s3_3277">A third-level cache (level 3, L3). For Intel Xeon processors, the L3 cache is included in the processor package </span>
<span id="tk_3277" class="t s3_3277">and is tightly coupled to the processor. </span>
<span id="tl_3277" class="t s4_3277">• </span><span id="tm_3277" class="t s3_3277">Intel Hyper-Threading Technology. This extension to the Intel 64 and IA-32 architectures enables a single </span>
<span id="tn_3277" class="t s3_3277">processor core to execute two or more threads concurrently (see Section 9.5, “Intel® Hyper-Threading </span>
<span id="to_3277" class="t s3_3277">Technology and Intel® Multi-Core Technology”). </span>
<span id="tp_3277" class="t s3_3277">These mechanisms are particularly useful in symmetric-multiprocessing (SMP) systems. However, they can also be </span>
<span id="tq_3277" class="t s3_3277">used when an Intel 64 or IA-32 processor and a special-purpose processor (such as a communications, graphics, </span>
<span id="tr_3277" class="t s3_3277">or video processor) share the system bus. </span>
<span id="ts_3277" class="t s3_3277">These multiprocessing mechanisms have the following characteristics: </span>
<span id="tt_3277" class="t s4_3277">• </span><span id="tu_3277" class="t s3_3277">To maintain system memory coherency — When two or more processors are attempting simultaneously to </span>
<span id="tv_3277" class="t s3_3277">access the same address in system memory, some communication mechanism or memory access protocol </span>
<span id="tw_3277" class="t s3_3277">must be available to promote data coherency and, in some instances, to allow one processor to temporarily lock </span>
<span id="tx_3277" class="t s3_3277">a memory location. </span>
<span id="ty_3277" class="t s4_3277">• </span><span id="tz_3277" class="t s3_3277">To maintain cache consistency — When one processor accesses data cached on another processor, it must not </span>
<span id="t10_3277" class="t s3_3277">receive incorrect data. If it modifies data, all other processors that access that data must receive the modified </span>
<span id="t11_3277" class="t s3_3277">data. </span>
<span id="t12_3277" class="t s4_3277">• </span><span id="t13_3277" class="t s3_3277">To allow predictable ordering of writes to memory — In some circumstances, it is important that memory writes </span>
<span id="t14_3277" class="t s3_3277">be observed externally in precisely the same order as programmed. </span>
<span id="t15_3277" class="t s4_3277">• </span><span id="t16_3277" class="t s3_3277">To distribute interrupt handling among a group of processors — When several processors are operating in a </span>
<span id="t17_3277" class="t s3_3277">system in parallel, it is useful to have a centralized mechanism for receiving interrupts and distributing them to </span>
<span id="t18_3277" class="t s3_3277">available processors for servicing. </span>
<span id="t19_3277" class="t s4_3277">• </span><span id="t1a_3277" class="t s3_3277">To increase system performance by exploiting the multi-threaded and multi-process nature of contemporary </span>
<span id="t1b_3277" class="t s3_3277">operating systems and applications. </span>
<span id="t1c_3277" class="t s3_3277">The caching mechanism and cache consistency of Intel 64 and IA-32 processors are discussed in Chapter 12. The </span>
<span id="t1d_3277" class="t s3_3277">APIC architecture is described in Chapter 11. Bus and memory locking, serializing instructions, memory ordering, </span>
<span id="t1e_3277" class="t s3_3277">and Intel Hyper-Threading Technology are discussed in the following sections. </span>
<span id="t1f_3277" class="t s5_3277">9.1 </span><span id="t1g_3277" class="t s5_3277">LOCKED ATOMIC OPERATIONS </span>
<span id="t1h_3277" class="t s3_3277">The 32-bit IA-32 processors support locked atomic operations on locations in system memory. These operations </span>
<span id="t1i_3277" class="t s3_3277">are typically used to manage shared data structures (such as semaphores, segment descriptors, system segments, </span>
<span id="t1j_3277" class="t s3_3277">or page tables) in which two or more processors may try simultaneously to modify the same field or flag. The </span>
<span id="t1k_3277" class="t s3_3277">processor uses three interdependent mechanisms for carrying out locked atomic operations: </span>
<span id="t1l_3277" class="t s4_3277">• </span><span id="t1m_3277" class="t s3_3277">Guaranteed atomic operations. </span>
<span id="t1n_3277" class="t s4_3277">• </span><span id="t1o_3277" class="t s3_3277">Bus locking, using the LOCK# signal and the LOCK instruction prefix. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
