module operator2 (IN1, IN2, OUT, OPER);

	input [7:0] IN1, IN2;
	input [2:0] OPER;
	output [7:0] OUT;
	reg [7:0] OUT;
		
	always @ (IN1, IN2, OPER)	
		case (OPER)
			3'b000 : OUT = IN1;
			3'b001 : OUT = IN1<<4;
			3'b010 : OUT = IN1>>5;
			3'b011 : OUT = IN1 + IN2;
			3'b100 : OUT = IN1 - IN2;
			3'b101 : OUT = IN1 ^ IN2;
			default : OUT = IN1;
		endcase
endmodule