Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Apr 24 19:36:35 2023
| Host         : medamine-MacBookProWin10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bowling_game_wrapper_timing_summary_routed.rpt -pb bowling_game_wrapper_timing_summary_routed.pb -rpx bowling_game_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bowling_game_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.784        0.000                      0                 1137        0.093        0.000                      0                 1137        3.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.784        0.000                      0                 1137        0.093        0.000                      0                 1137        3.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pixel_pusher_0/U0/B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 3.545ns (58.556%)  route 2.509ns (41.444%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.710     5.379    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y10         RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.251 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.316    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_0_n_1
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.741 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_0/DOBDO[0]
                         net (fo=1, routed)           1.877    10.618    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_0_n_67
    SLICE_X30Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.742 r  bowling_game_i/framebuffer_0/U0/dout2[0]_INST_0/O
                         net (fo=1, routed)           0.567    11.309    bowling_game_i/pixel_pusher_0/U0/pixel[0]
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    11.433 r  bowling_game_i/pixel_pusher_0/U0/B[4]_i_1/O
                         net (fo=1, routed)           0.000    11.433    bowling_game_i/pixel_pusher_0/U0/B[4]_i_1_n_0
    SLICE_X30Y47         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.503    12.895    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X30Y47         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/B_reg[4]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.035    13.136    
    SLICE_X30Y47         FDRE (Setup_fdre_C_D)        0.081    13.217    bowling_game_i/pixel_pusher_0/U0/B_reg[4]
  -------------------------------------------------------------------
                         required time                         13.217    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pixel_pusher_0/U0/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 3.571ns (58.801%)  route 2.502ns (41.199%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.715     5.384    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y6          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.256 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.321    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_2_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.746 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.784    10.530    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2_n_67
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.654 r  bowling_game_i/framebuffer_0/U0/dout2[2]_INST_0/O
                         net (fo=1, routed)           0.653    11.307    bowling_game_i/pixel_pusher_0/U0/pixel[2]
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.150    11.457 r  bowling_game_i/pixel_pusher_0/U0/R[4]_i_1/O
                         net (fo=1, routed)           0.000    11.457    bowling_game_i/pixel_pusher_0/U0/R[4]_i_1_n_0
    SLICE_X30Y47         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.503    12.895    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X30Y47         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/R_reg[4]/C
                         clock pessimism              0.291    13.186    
                         clock uncertainty           -0.035    13.150    
    SLICE_X30Y47         FDRE (Setup_fdre_C_D)        0.118    13.268    bowling_game_i/pixel_pusher_0/U0/R_reg[4]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.456ns (9.380%)  route 4.406ns (90.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 12.925 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.678     5.346    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X31Y49         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[3]/Q
                         net (fo=25, routed)          4.406    10.208    bowling_game_i/framebuffer_0/U0/addr2[3]
    RAMB36_X1Y4          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.533    12.925    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y4          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/CLKBWRCLK
                         clock pessimism              0.391    13.316    
                         clock uncertainty           -0.035    13.280    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    12.714    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  2.507    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 0.456ns (9.491%)  route 4.349ns (90.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 12.925 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.661     5.329    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X31Y52         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[15]/Q
                         net (fo=37, routed)          4.349    10.134    bowling_game_i/framebuffer_0/U0/addr2[15]
    RAMB36_X1Y4          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.533    12.925    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y4          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/CLKBWRCLK
                         clock pessimism              0.277    13.201    
                         clock uncertainty           -0.035    13.166    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    12.651    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 0.456ns (9.474%)  route 4.357ns (90.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 12.925 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.678     5.346    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X31Y49         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[2]/Q
                         net (fo=25, routed)          4.357    10.160    bowling_game_i/framebuffer_0/U0/addr2[2]
    RAMB36_X1Y4          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.533    12.925    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y4          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/CLKBWRCLK
                         clock pessimism              0.391    13.316    
                         clock uncertainty           -0.035    13.280    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    12.714    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pixel_pusher_0/U0/G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 3.545ns (67.959%)  route 1.671ns (32.041%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.699     5.368    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X2Y12         RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.240 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.305    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1_n_1
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.730 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1/DOBDO[0]
                         net (fo=1, routed)           1.312    10.042    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1_n_67
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.166 r  bowling_game_i/framebuffer_0/U0/dout2[1]_INST_0/O
                         net (fo=1, routed)           0.294    10.460    bowling_game_i/pixel_pusher_0/U0/pixel[1]
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.584 r  bowling_game_i/pixel_pusher_0/U0/G[5]_i_1/O
                         net (fo=1, routed)           0.000    10.584    bowling_game_i/pixel_pusher_0/U0/G[5]_i_1_n_0
    SLICE_X30Y47         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.503    12.895    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X30Y47         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/G_reg[5]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.035    13.136    
    SLICE_X30Y47         FDRE (Setup_fdre_C_D)        0.079    13.215    bowling_game_i/pixel_pusher_0/U0/G_reg[5]
  -------------------------------------------------------------------
                         required time                         13.215    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 0.456ns (10.121%)  route 4.050ns (89.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 12.927 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.661     5.329    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X31Y51         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[10]/Q
                         net (fo=25, routed)          4.050     9.835    bowling_game_i/framebuffer_0/U0/addr2[10]
    RAMB36_X0Y11         RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.535    12.927    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y11         RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_0/CLKBWRCLK
                         clock pessimism              0.291    13.217    
                         clock uncertainty           -0.035    13.182    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    12.616    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_0
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.456ns (10.080%)  route 4.068ns (89.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.678     5.346    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X31Y49         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[3]/Q
                         net (fo=25, routed)          4.068     9.870    bowling_game_i/framebuffer_0/U0/addr2[3]
    RAMB36_X1Y5          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.530    12.922    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y5          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_0/CLKBWRCLK
                         clock pessimism              0.391    13.313    
                         clock uncertainty           -0.035    13.277    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    12.711    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_0
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.608ns (14.086%)  route 3.708ns (85.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.672     5.340    bowling_game_i/controller_0/U0/clk
    SLICE_X25Y43         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  bowling_game_i/controller_0/U0/fb_addr_reg[15]/Q
                         net (fo=48, routed)          2.831     8.628    bowling_game_i/framebuffer_0/U0/addr1[15]
    SLICE_X26Y62         LUT3 (Prop_lut3_I2_O)        0.152     8.780 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_2_ENARDEN_cooolgate_en_gate_55_LOPT_REMAP/O
                         net (fo=1, routed)           0.877     9.657    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_2_ENARDEN_cooolgate_en_sig_30
    RAMB36_X1Y13         RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.518    12.910    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y13         RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_2/CLKARDCLK
                         clock pessimism              0.277    13.186    
                         clock uncertainty           -0.035    13.151    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    12.506    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_2
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.877ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/controller_0/U0/fb_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 3.443ns (67.188%)  route 1.681ns (32.812%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.672     5.340    bowling_game_i/controller_0/U0/clk
    SLICE_X22Y44         FDRE                                         r  bowling_game_i/controller_0/U0/pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  bowling_game_i/controller_0/U0/pixel_y_reg[1]/Q
                         net (fo=10, routed)          0.613     6.409    bowling_game_i/controller_0/U0/pixel_y_reg[1]
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.533 r  bowling_game_i/controller_0/U0/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.533    bowling_game_i/controller_0/U0/multOp_carry_i_3_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.173 r  bowling_game_i/controller_0/U0/multOp_carry/O[3]
                         net (fo=1, routed)           0.438     7.612    bowling_game_i/controller_0/U0/multOp_carry_n_4
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.306     7.918 r  bowling_game_i/controller_0/U0/multOp__28_carry_i_3/O
                         net (fo=1, routed)           0.000     7.918    bowling_game_i/controller_0/U0/multOp__28_carry_i_3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.451 r  bowling_game_i/controller_0/U0/multOp__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.451    bowling_game_i/controller_0/U0/multOp__28_carry__0_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.774 r  bowling_game_i/controller_0/U0/multOp__28_carry__1/O[1]
                         net (fo=1, routed)           0.630     9.404    bowling_game_i/controller_0/U0/multOp[13]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.242 r  bowling_game_i/controller_0/U0/fb_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    bowling_game_i/controller_0/U0/fb_addr_reg[16]_i_1_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.465 r  bowling_game_i/controller_0/U0/fb_addr_reg[17]_i_2/O[0]
                         net (fo=1, routed)           0.000    10.465    bowling_game_i/controller_0/U0/pixel_loc[17]
    SLICE_X25Y44         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.498    12.890    bowling_game_i/controller_0/U0/clk
    SLICE_X25Y44         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[17]/C
                         clock pessimism              0.425    13.315    
                         clock uncertainty           -0.035    13.280    
    SLICE_X25Y44         FDRE (Setup_fdre_C_D)        0.062    13.342    bowling_game_i/controller_0/U0/fb_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  2.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.772%)  route 0.452ns (76.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.560     1.472    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X31Y50         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[6]/Q
                         net (fo=25, routed)          0.452     2.065    bowling_game_i/framebuffer_0/U0/addr2[6]
    RAMB36_X2Y9          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.876     2.035    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X2Y9          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/CLKBWRCLK
                         clock pessimism             -0.247     1.789    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.972    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.338%)  route 0.463ns (76.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.560     1.472    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X31Y50         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[5]/Q
                         net (fo=25, routed)          0.463     2.076    bowling_game_i/framebuffer_0/U0/addr2[5]
    RAMB36_X2Y9          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.876     2.035    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X2Y9          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/CLKBWRCLK
                         clock pessimism             -0.247     1.789    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.972    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_0/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.689%)  route 0.454ns (76.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.566     1.478    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X31Y49         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[1]/Q
                         net (fo=25, routed)          0.454     2.073    bowling_game_i/framebuffer_0/U0/addr2[1]
    RAMB36_X2Y10         RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.872     2.031    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X2Y10         RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_0/CLKBWRCLK
                         clock pessimism             -0.247     1.785    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.968    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_0
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.258%)  route 0.465ns (76.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.560     1.472    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X31Y52         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[12]/Q
                         net (fo=25, routed)          0.465     2.078    bowling_game_i/framebuffer_0/U0/addr2[12]
    RAMB36_X2Y9          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.876     2.035    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X2Y9          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/CLKBWRCLK
                         clock pessimism             -0.247     1.789    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.972    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.141ns (23.162%)  route 0.468ns (76.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.560     1.472    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X31Y51         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[9]/Q
                         net (fo=25, routed)          0.468     2.081    bowling_game_i/framebuffer_0/U0/addr2[9]
    RAMB36_X2Y9          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.876     2.035    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X2Y9          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/CLKBWRCLK
                         clock pessimism             -0.247     1.789    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.972    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.164ns (27.058%)  route 0.442ns (72.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.562     1.474    bowling_game_i/controller_0/U0/clk
    SLICE_X24Y45         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  bowling_game_i/controller_0/U0/fb_addr_reg[4]/Q
                         net (fo=24, routed)          0.442     2.080    bowling_game_i/framebuffer_0/U0/addr1[4]
    RAMB36_X1Y10         RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.870     2.029    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y10         RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1/CLKARDCLK
                         clock pessimism             -0.247     1.783    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.966    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.926%)  route 0.474ns (77.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.560     1.472    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X31Y50         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[7]/Q
                         net (fo=25, routed)          0.474     2.087    bowling_game_i/framebuffer_0/U0/addr2[7]
    RAMB36_X2Y9          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.876     2.035    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X2Y9          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/CLKBWRCLK
                         clock pessimism             -0.247     1.789    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.972    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.164ns (27.009%)  route 0.443ns (72.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.562     1.474    bowling_game_i/controller_0/U0/clk
    SLICE_X24Y45         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  bowling_game_i/controller_0/U0/fb_addr_reg[1]/Q
                         net (fo=24, routed)          0.443     2.081    bowling_game_i/framebuffer_0/U0/addr1[1]
    RAMB36_X1Y10         RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.870     2.029    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y10         RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1/CLKARDCLK
                         clock pessimism             -0.247     1.783    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.966    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.806%)  route 0.477ns (77.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.560     1.472    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X31Y50         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[4]/Q
                         net (fo=25, routed)          0.477     2.090    bowling_game_i/framebuffer_0/U0/addr2[4]
    RAMB36_X2Y9          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.876     2.035    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X2Y9          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/CLKBWRCLK
                         clock pessimism             -0.247     1.789    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.972    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.722%)  route 0.133ns (27.278%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.566     1.478    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X31Y49         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[3]/Q
                         net (fo=25, routed)          0.132     1.751    bowling_game_i/pixel_pusher_0/U0/addr[3]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.911 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[3]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.966 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[7]_i_1_n_7
    SLICE_X31Y50         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.829     1.988    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X31Y50         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[4]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y4   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y6   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X0Y6   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y5   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y7   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X0Y7   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X0Y10  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y8   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y12  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X0Y11  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y40  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y40  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y42  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y42  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y42  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y42  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y43  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y43  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y43  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y43  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y40  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y40  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y42  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y42  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y42  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y42  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y43  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y43  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y43  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y43  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C



