\chapter{Lab 7: UART} \label{day7}

\section{Direct loop-back}

\lstinputlisting[language=VHDL]{./L7/E1/src/project_7_1.vhd}

\section{UART sender}

\lstinputlisting[language=VHDL]{./L7/E2/src/project_7_2.vhd}

\lstinputlisting[language=VHDL]{./L7/E2/src/project_7_2_1.vhd}

\section{Simple UART receiver}

\lstinputlisting[language=VHDL]{./L7/E3/src/project_7_3.vhd}

\lstinputlisting[language=VHDL]{./L7/E3/src/project_7_3_1.vhd}

\lstinputlisting[language=VHDL]{./L7/E3/src/project_7_3_tb.vhd}

\section{Oversampling UART receiver}

\lstinputlisting[language=VHDL]{./L7/E3/src/project_7_3.vhd}

\lstinputlisting[language=VHDL]{./L7/E3/src/project_7_3_1.vhd}
