{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651073283899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651073283905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 23:28:03 2022 " "Processing started: Wed Apr 27 23:28:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651073283905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073283905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wishbone -c wishbone " "Command: quartus_map --read_settings_files=on --write_settings_files=off wishbone -c wishbone" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073283905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651073285890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651073285890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart_transmitter.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "uart_tfifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "uart_sync_flops.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "uart_rfifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file uart_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_debug_if.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_debug_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug_if " "Found entity 1: uart_debug_if" {  } { { "uart_debug_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_debug_if.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_bus_if " "Found entity 1: wishbone_bus_if" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_top.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_top " "Found entity 1: wb_conmax_top" {  } { { "wb_conmax_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_top.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_slave_if " "Found entity 1: wb_conmax_slave_if" {  } { { "wb_conmax_slave_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_slave_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296511 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(146) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(146)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296519 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(147) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(147)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(148) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(148)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(149) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(149)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 149 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(150) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(150)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(151) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(151)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 151 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(152) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(152)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(153) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(153)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 153 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(154) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(154)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 154 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(155) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(155)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 155 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(156) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(156)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(157) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(157)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 157 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(158) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(158)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 158 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(159) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(159)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 159 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(160) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(160)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 160 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(161) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(161)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 161 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_rf " "Found entity 1: wb_conmax_rf" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_enc " "Found entity 1: wb_conmax_pri_enc" {  } { { "wb_conmax_pri_enc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_pri_enc.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_dec " "Found entity 1: wb_conmax_pri_dec" {  } { { "wb_conmax_pri_dec.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_pri_dec.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_msel.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_msel.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_msel " "Found entity 1: wb_conmax_msel" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_msel.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_master_if " "Found entity 1: wb_conmax_master_if" {  } { { "wb_conmax_master_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_master_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file wb_conmax_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_arb " "Found entity 1: wb_conmax_arb" {  } { { "wb_conmax_arb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_arb.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/pc_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc_tb " "Found entity 1: openmips_min_sopc_tb" {  } { { "openmips_min_sopc_tb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips_min_sopc_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296640 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int openmips_min_sopc.v(42) " "Verilog HDL Declaration warning at openmips_min_sopc.v(42): \"int\" is SystemVerilog-2005 keyword" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips_min_sopc.v" 42 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1651073296651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc " "Found entity 1: openmips_min_sopc" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips_min_sopc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips " "Found entity 1: openmips" {  } { { "openmips.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem_wb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/inst_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/if_id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id_ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file gpio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_top " "Found entity 1: gpio_top" {  } { { "gpio_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/gpio_top.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file gpio_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296824 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(28) " "Verilog HDL information at div.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/div.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651073296836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.v 0 0 " "Found 0 design units, including 0 entities, in source file defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_ram.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/data_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csr.v 1 1 " "Found 1 design units, including 1 entities, in source file csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom_.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom_.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom_ " "Found entity 1: inst_rom_" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/inst_rom_.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296913 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "priority plic.v(35) " "Verilog HDL Declaration warning at plic.v(35): \"priority\" is SystemVerilog-2005 keyword" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 35 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1651073296924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plic.v 1 1 " "Found 1 design units, including 1 entities, in source file plic.v" { { "Info" "ISGN_ENTITY_NAME" "1 plic " "Found entity 1: plic" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651073296930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073296930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_overrun uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_overrun\"" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073296930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_push_pulse uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_push_pulse\"" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073296930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "interrupt_plic openmips_min_sopc.v(156) " "Verilog HDL Implicit Net warning at openmips_min_sopc.v(156): created implicit net for \"interrupt_plic\"" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips_min_sopc.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073296930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "exception_code_plic openmips_min_sopc.v(157) " "Verilog HDL Implicit Net warning at openmips_min_sopc.v(157): created implicit net for \"exception_code_plic\"" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips_min_sopc.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073296930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "openmips_min_sopc " "Elaborating entity \"openmips_min_sopc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651073297531 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sdram_init_done openmips_min_sopc.v(104) " "Verilog HDL warning at openmips_min_sopc.v(104): object sdram_init_done used but never assigned" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips_min_sopc.v" 104 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651073297536 "|openmips_min_sopc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sdram_init_done 0 openmips_min_sopc.v(104) " "Net \"sdram_init_done\" at openmips_min_sopc.v(104) has no driver or initial value, using a default initial value '0'" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips_min_sopc.v" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651073297536 "|openmips_min_sopc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openmips openmips:openmips0 " "Elaborating entity \"openmips\" for hierarchy \"openmips:openmips0\"" {  } { { "openmips_min_sopc.v" "openmips0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips_min_sopc.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073297543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openmips:openmips0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openmips:openmips0\|pc_reg:pc_reg0\"" {  } { { "openmips.v" "pc_reg0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073297601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openmips:openmips0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openmips:openmips0\|if_id:if_id0\"" {  } { { "openmips.v" "if_id0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073297623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openmips:openmips0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openmips:openmips0\|id:id0\"" {  } { { "openmips.v" "id0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073297645 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(578) " "Verilog HDL Case Statement warning at id.v(578): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 578 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651073297649 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(668) " "Verilog HDL Case Statement warning at id.v(668): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 668 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651073297650 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "excepttype_is_ecall id.v(99) " "Verilog HDL Always Construct warning at id.v(99): inferring latch(es) for variable \"excepttype_is_ecall\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073297655 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "excepttype_is_mret id.v(99) " "Verilog HDL Always Construct warning at id.v(99): inferring latch(es) for variable \"excepttype_is_mret\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073297655 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_o id.v(772) " "Verilog HDL Always Construct warning at id.v(772): inferring latch(es) for variable \"reg1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073297656 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_o id.v(798) " "Verilog HDL Always Construct warning at id.v(798): inferring latch(es) for variable \"reg2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073297656 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[0\] id.v(798) " "Inferred latch for \"reg2_o\[0\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297663 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[1\] id.v(798) " "Inferred latch for \"reg2_o\[1\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297663 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[2\] id.v(798) " "Inferred latch for \"reg2_o\[2\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297663 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[3\] id.v(798) " "Inferred latch for \"reg2_o\[3\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297663 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[4\] id.v(798) " "Inferred latch for \"reg2_o\[4\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297663 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[5\] id.v(798) " "Inferred latch for \"reg2_o\[5\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297663 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[6\] id.v(798) " "Inferred latch for \"reg2_o\[6\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297663 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[7\] id.v(798) " "Inferred latch for \"reg2_o\[7\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297664 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[8\] id.v(798) " "Inferred latch for \"reg2_o\[8\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297664 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[9\] id.v(798) " "Inferred latch for \"reg2_o\[9\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297664 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[10\] id.v(798) " "Inferred latch for \"reg2_o\[10\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297664 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[11\] id.v(798) " "Inferred latch for \"reg2_o\[11\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297664 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[12\] id.v(798) " "Inferred latch for \"reg2_o\[12\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297664 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[13\] id.v(798) " "Inferred latch for \"reg2_o\[13\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297664 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[14\] id.v(798) " "Inferred latch for \"reg2_o\[14\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297664 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[15\] id.v(798) " "Inferred latch for \"reg2_o\[15\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297664 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[16\] id.v(798) " "Inferred latch for \"reg2_o\[16\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297664 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[17\] id.v(798) " "Inferred latch for \"reg2_o\[17\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297664 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[18\] id.v(798) " "Inferred latch for \"reg2_o\[18\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297664 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[19\] id.v(798) " "Inferred latch for \"reg2_o\[19\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297664 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[20\] id.v(798) " "Inferred latch for \"reg2_o\[20\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297664 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[21\] id.v(798) " "Inferred latch for \"reg2_o\[21\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297665 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[22\] id.v(798) " "Inferred latch for \"reg2_o\[22\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297665 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[23\] id.v(798) " "Inferred latch for \"reg2_o\[23\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297665 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[24\] id.v(798) " "Inferred latch for \"reg2_o\[24\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297665 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[25\] id.v(798) " "Inferred latch for \"reg2_o\[25\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297665 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[26\] id.v(798) " "Inferred latch for \"reg2_o\[26\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297665 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[27\] id.v(798) " "Inferred latch for \"reg2_o\[27\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297665 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[28\] id.v(798) " "Inferred latch for \"reg2_o\[28\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297665 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[29\] id.v(798) " "Inferred latch for \"reg2_o\[29\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297665 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[30\] id.v(798) " "Inferred latch for \"reg2_o\[30\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297665 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[31\] id.v(798) " "Inferred latch for \"reg2_o\[31\]\" at id.v(798)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 798 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297665 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[0\] id.v(772) " "Inferred latch for \"reg1_o\[0\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297665 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[1\] id.v(772) " "Inferred latch for \"reg1_o\[1\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297665 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[2\] id.v(772) " "Inferred latch for \"reg1_o\[2\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297665 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[3\] id.v(772) " "Inferred latch for \"reg1_o\[3\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297665 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[4\] id.v(772) " "Inferred latch for \"reg1_o\[4\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297666 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[5\] id.v(772) " "Inferred latch for \"reg1_o\[5\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297666 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[6\] id.v(772) " "Inferred latch for \"reg1_o\[6\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297666 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[7\] id.v(772) " "Inferred latch for \"reg1_o\[7\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297666 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[8\] id.v(772) " "Inferred latch for \"reg1_o\[8\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297666 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[9\] id.v(772) " "Inferred latch for \"reg1_o\[9\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297666 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[10\] id.v(772) " "Inferred latch for \"reg1_o\[10\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297666 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[11\] id.v(772) " "Inferred latch for \"reg1_o\[11\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297666 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[12\] id.v(772) " "Inferred latch for \"reg1_o\[12\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297666 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[13\] id.v(772) " "Inferred latch for \"reg1_o\[13\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297666 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[14\] id.v(772) " "Inferred latch for \"reg1_o\[14\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297666 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[15\] id.v(772) " "Inferred latch for \"reg1_o\[15\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297666 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[16\] id.v(772) " "Inferred latch for \"reg1_o\[16\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297666 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[17\] id.v(772) " "Inferred latch for \"reg1_o\[17\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297667 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[18\] id.v(772) " "Inferred latch for \"reg1_o\[18\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297667 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[19\] id.v(772) " "Inferred latch for \"reg1_o\[19\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297667 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[20\] id.v(772) " "Inferred latch for \"reg1_o\[20\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297667 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[21\] id.v(772) " "Inferred latch for \"reg1_o\[21\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297667 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[22\] id.v(772) " "Inferred latch for \"reg1_o\[22\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297667 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[23\] id.v(772) " "Inferred latch for \"reg1_o\[23\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297667 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[24\] id.v(772) " "Inferred latch for \"reg1_o\[24\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297668 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[25\] id.v(772) " "Inferred latch for \"reg1_o\[25\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297668 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[26\] id.v(772) " "Inferred latch for \"reg1_o\[26\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297668 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[27\] id.v(772) " "Inferred latch for \"reg1_o\[27\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297668 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[28\] id.v(772) " "Inferred latch for \"reg1_o\[28\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297668 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[29\] id.v(772) " "Inferred latch for \"reg1_o\[29\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297668 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[30\] id.v(772) " "Inferred latch for \"reg1_o\[30\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297668 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[31\] id.v(772) " "Inferred latch for \"reg1_o\[31\]\" at id.v(772)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297668 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "excepttype_is_mret id.v(99) " "Inferred latch for \"excepttype_is_mret\" at id.v(99)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297669 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "excepttype_is_ecall id.v(99) " "Inferred latch for \"excepttype_is_ecall\" at id.v(99)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297669 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openmips:openmips0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openmips:openmips0\|regfile:regfile1\"" {  } { { "openmips.v" "regfile1" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073297712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openmips:openmips0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openmips:openmips0\|id_ex:id_ex0\"" {  } { { "openmips.v" "id_ex0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073297734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openmips:openmips0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openmips:openmips0\|ex:ex0\"" {  } { { "openmips.v" "ex0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073297770 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1_i_not ex.v(68) " "Verilog HDL or VHDL warning at ex.v(68): object \"reg1_i_not\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651073297771 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ov_sum ex.v(70) " "Verilog HDL or VHDL warning at ex.v(70): object \"ov_sum\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651073297771 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trapassert ex.v(118) " "Verilog HDL Always Construct warning at ex.v(118): inferring latch(es) for variable \"trapassert\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073297773 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "logicout ex.v(127) " "Verilog HDL Always Construct warning at ex.v(127): inferring latch(es) for variable \"logicout\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073297775 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "arithmeticres ex.v(127) " "Verilog HDL Always Construct warning at ex.v(127): inferring latch(es) for variable \"arithmeticres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073297775 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "moveres ex.v(258) " "Verilog HDL Always Construct warning at ex.v(258): inferring latch(es) for variable \"moveres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073297786 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_reg_data_o ex.v(258) " "Verilog HDL Always Construct warning at ex.v(258): inferring latch(es) for variable \"csr_reg_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073297787 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_reg_read_addr_o ex.v(258) " "Verilog HDL Always Construct warning at ex.v(258): inferring latch(es) for variable \"csr_reg_read_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073297787 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(319) " "Verilog HDL Case Statement warning at ex.v(319): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 319 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651073297787 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(335) " "Verilog HDL Case Statement warning at ex.v(335): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 335 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651073297788 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(345) " "Verilog HDL Case Statement warning at ex.v(345): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 345 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651073297790 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wdata_o ex.v(315) " "Verilog HDL Always Construct warning at ex.v(315): inferring latch(es) for variable \"wdata_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073297791 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[0\] ex.v(315) " "Inferred latch for \"wdata_o\[0\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297808 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[1\] ex.v(315) " "Inferred latch for \"wdata_o\[1\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297808 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[2\] ex.v(315) " "Inferred latch for \"wdata_o\[2\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297808 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[3\] ex.v(315) " "Inferred latch for \"wdata_o\[3\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297808 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[4\] ex.v(315) " "Inferred latch for \"wdata_o\[4\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297808 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[5\] ex.v(315) " "Inferred latch for \"wdata_o\[5\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297809 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[6\] ex.v(315) " "Inferred latch for \"wdata_o\[6\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297809 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[7\] ex.v(315) " "Inferred latch for \"wdata_o\[7\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297809 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[8\] ex.v(315) " "Inferred latch for \"wdata_o\[8\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297809 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[9\] ex.v(315) " "Inferred latch for \"wdata_o\[9\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297809 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[10\] ex.v(315) " "Inferred latch for \"wdata_o\[10\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297809 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[11\] ex.v(315) " "Inferred latch for \"wdata_o\[11\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297809 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[12\] ex.v(315) " "Inferred latch for \"wdata_o\[12\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297809 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[13\] ex.v(315) " "Inferred latch for \"wdata_o\[13\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297809 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[14\] ex.v(315) " "Inferred latch for \"wdata_o\[14\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297809 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[15\] ex.v(315) " "Inferred latch for \"wdata_o\[15\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297810 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[16\] ex.v(315) " "Inferred latch for \"wdata_o\[16\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297810 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[17\] ex.v(315) " "Inferred latch for \"wdata_o\[17\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297810 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[18\] ex.v(315) " "Inferred latch for \"wdata_o\[18\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297810 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[19\] ex.v(315) " "Inferred latch for \"wdata_o\[19\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297810 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[20\] ex.v(315) " "Inferred latch for \"wdata_o\[20\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297810 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[21\] ex.v(315) " "Inferred latch for \"wdata_o\[21\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297810 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[22\] ex.v(315) " "Inferred latch for \"wdata_o\[22\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297810 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[23\] ex.v(315) " "Inferred latch for \"wdata_o\[23\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297810 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[24\] ex.v(315) " "Inferred latch for \"wdata_o\[24\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297810 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[25\] ex.v(315) " "Inferred latch for \"wdata_o\[25\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297810 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[26\] ex.v(315) " "Inferred latch for \"wdata_o\[26\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297810 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[27\] ex.v(315) " "Inferred latch for \"wdata_o\[27\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297810 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[28\] ex.v(315) " "Inferred latch for \"wdata_o\[28\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[29\] ex.v(315) " "Inferred latch for \"wdata_o\[29\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[30\] ex.v(315) " "Inferred latch for \"wdata_o\[30\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[31\] ex.v(315) " "Inferred latch for \"wdata_o\[31\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[0\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[0\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[1\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[1\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[2\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[2\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[3\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[3\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[4\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[4\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[5\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[5\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[6\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[6\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[7\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[7\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[8\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[8\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[9\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[9\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[10\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[10\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[11\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[11\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297811 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[0\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[0\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[1\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[1\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[2\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[2\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[3\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[3\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[4\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[4\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[5\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[5\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[6\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[6\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[7\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[7\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[8\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[8\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[9\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[9\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[10\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[10\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[11\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[11\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[12\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[12\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[13\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[13\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[14\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[14\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[15\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[15\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[16\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[16\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297812 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[17\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[17\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297813 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[18\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[18\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297813 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[19\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[19\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297813 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[20\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[20\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297813 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[21\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[21\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297813 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[22\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[22\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297813 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[23\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[23\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297813 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[24\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[24\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297813 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[25\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[25\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297813 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[26\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[26\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297813 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[27\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[27\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297813 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[28\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[28\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297813 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[29\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[29\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297814 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[30\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[30\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297814 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[31\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[31\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297814 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[0\] ex.v(258) " "Inferred latch for \"moveres\[0\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297814 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[1\] ex.v(258) " "Inferred latch for \"moveres\[1\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297814 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[2\] ex.v(258) " "Inferred latch for \"moveres\[2\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297814 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[3\] ex.v(258) " "Inferred latch for \"moveres\[3\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297814 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[4\] ex.v(258) " "Inferred latch for \"moveres\[4\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297814 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[5\] ex.v(258) " "Inferred latch for \"moveres\[5\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297814 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[6\] ex.v(258) " "Inferred latch for \"moveres\[6\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297814 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[7\] ex.v(258) " "Inferred latch for \"moveres\[7\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297814 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[8\] ex.v(258) " "Inferred latch for \"moveres\[8\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297814 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[9\] ex.v(258) " "Inferred latch for \"moveres\[9\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297814 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[10\] ex.v(258) " "Inferred latch for \"moveres\[10\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297815 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[11\] ex.v(258) " "Inferred latch for \"moveres\[11\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297815 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[12\] ex.v(258) " "Inferred latch for \"moveres\[12\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297815 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[13\] ex.v(258) " "Inferred latch for \"moveres\[13\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297815 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[14\] ex.v(258) " "Inferred latch for \"moveres\[14\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297815 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[15\] ex.v(258) " "Inferred latch for \"moveres\[15\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297816 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[16\] ex.v(258) " "Inferred latch for \"moveres\[16\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297816 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[17\] ex.v(258) " "Inferred latch for \"moveres\[17\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297816 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[18\] ex.v(258) " "Inferred latch for \"moveres\[18\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297816 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[19\] ex.v(258) " "Inferred latch for \"moveres\[19\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297816 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[20\] ex.v(258) " "Inferred latch for \"moveres\[20\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297816 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[21\] ex.v(258) " "Inferred latch for \"moveres\[21\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297816 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[22\] ex.v(258) " "Inferred latch for \"moveres\[22\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297816 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[23\] ex.v(258) " "Inferred latch for \"moveres\[23\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297816 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[24\] ex.v(258) " "Inferred latch for \"moveres\[24\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297816 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[25\] ex.v(258) " "Inferred latch for \"moveres\[25\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297816 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[26\] ex.v(258) " "Inferred latch for \"moveres\[26\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297816 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[27\] ex.v(258) " "Inferred latch for \"moveres\[27\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297817 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[28\] ex.v(258) " "Inferred latch for \"moveres\[28\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297817 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[29\] ex.v(258) " "Inferred latch for \"moveres\[29\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297817 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[30\] ex.v(258) " "Inferred latch for \"moveres\[30\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297817 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[31\] ex.v(258) " "Inferred latch for \"moveres\[31\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297817 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[0\] ex.v(127) " "Inferred latch for \"arithmeticres\[0\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297817 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[1\] ex.v(127) " "Inferred latch for \"arithmeticres\[1\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297817 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[2\] ex.v(127) " "Inferred latch for \"arithmeticres\[2\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297817 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[3\] ex.v(127) " "Inferred latch for \"arithmeticres\[3\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297817 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[4\] ex.v(127) " "Inferred latch for \"arithmeticres\[4\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297817 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[5\] ex.v(127) " "Inferred latch for \"arithmeticres\[5\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297817 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[6\] ex.v(127) " "Inferred latch for \"arithmeticres\[6\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297817 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[7\] ex.v(127) " "Inferred latch for \"arithmeticres\[7\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297817 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[8\] ex.v(127) " "Inferred latch for \"arithmeticres\[8\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297817 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[9\] ex.v(127) " "Inferred latch for \"arithmeticres\[9\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[10\] ex.v(127) " "Inferred latch for \"arithmeticres\[10\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[11\] ex.v(127) " "Inferred latch for \"arithmeticres\[11\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[12\] ex.v(127) " "Inferred latch for \"arithmeticres\[12\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[13\] ex.v(127) " "Inferred latch for \"arithmeticres\[13\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[14\] ex.v(127) " "Inferred latch for \"arithmeticres\[14\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[15\] ex.v(127) " "Inferred latch for \"arithmeticres\[15\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[16\] ex.v(127) " "Inferred latch for \"arithmeticres\[16\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[17\] ex.v(127) " "Inferred latch for \"arithmeticres\[17\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[18\] ex.v(127) " "Inferred latch for \"arithmeticres\[18\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[19\] ex.v(127) " "Inferred latch for \"arithmeticres\[19\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[20\] ex.v(127) " "Inferred latch for \"arithmeticres\[20\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[21\] ex.v(127) " "Inferred latch for \"arithmeticres\[21\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[22\] ex.v(127) " "Inferred latch for \"arithmeticres\[22\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[23\] ex.v(127) " "Inferred latch for \"arithmeticres\[23\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[24\] ex.v(127) " "Inferred latch for \"arithmeticres\[24\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297818 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[25\] ex.v(127) " "Inferred latch for \"arithmeticres\[25\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[26\] ex.v(127) " "Inferred latch for \"arithmeticres\[26\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[27\] ex.v(127) " "Inferred latch for \"arithmeticres\[27\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[28\] ex.v(127) " "Inferred latch for \"arithmeticres\[28\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[29\] ex.v(127) " "Inferred latch for \"arithmeticres\[29\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[30\] ex.v(127) " "Inferred latch for \"arithmeticres\[30\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[31\] ex.v(127) " "Inferred latch for \"arithmeticres\[31\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[0\] ex.v(127) " "Inferred latch for \"logicout\[0\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[1\] ex.v(127) " "Inferred latch for \"logicout\[1\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[2\] ex.v(127) " "Inferred latch for \"logicout\[2\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[3\] ex.v(127) " "Inferred latch for \"logicout\[3\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[4\] ex.v(127) " "Inferred latch for \"logicout\[4\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[5\] ex.v(127) " "Inferred latch for \"logicout\[5\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[6\] ex.v(127) " "Inferred latch for \"logicout\[6\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[7\] ex.v(127) " "Inferred latch for \"logicout\[7\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[8\] ex.v(127) " "Inferred latch for \"logicout\[8\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297819 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[9\] ex.v(127) " "Inferred latch for \"logicout\[9\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[10\] ex.v(127) " "Inferred latch for \"logicout\[10\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[11\] ex.v(127) " "Inferred latch for \"logicout\[11\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[12\] ex.v(127) " "Inferred latch for \"logicout\[12\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[13\] ex.v(127) " "Inferred latch for \"logicout\[13\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[14\] ex.v(127) " "Inferred latch for \"logicout\[14\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[15\] ex.v(127) " "Inferred latch for \"logicout\[15\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[16\] ex.v(127) " "Inferred latch for \"logicout\[16\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[17\] ex.v(127) " "Inferred latch for \"logicout\[17\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[18\] ex.v(127) " "Inferred latch for \"logicout\[18\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[19\] ex.v(127) " "Inferred latch for \"logicout\[19\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[20\] ex.v(127) " "Inferred latch for \"logicout\[20\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[21\] ex.v(127) " "Inferred latch for \"logicout\[21\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[22\] ex.v(127) " "Inferred latch for \"logicout\[22\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[23\] ex.v(127) " "Inferred latch for \"logicout\[23\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[24\] ex.v(127) " "Inferred latch for \"logicout\[24\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[25\] ex.v(127) " "Inferred latch for \"logicout\[25\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297820 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[26\] ex.v(127) " "Inferred latch for \"logicout\[26\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297821 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[27\] ex.v(127) " "Inferred latch for \"logicout\[27\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297821 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[28\] ex.v(127) " "Inferred latch for \"logicout\[28\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297821 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[29\] ex.v(127) " "Inferred latch for \"logicout\[29\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297821 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[30\] ex.v(127) " "Inferred latch for \"logicout\[30\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297821 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[31\] ex.v(127) " "Inferred latch for \"logicout\[31\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297821 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trapassert ex.v(118) " "Inferred latch for \"trapassert\" at ex.v(118)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297821 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openmips:openmips0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openmips:openmips0\|ex_mem:ex_mem0\"" {  } { { "openmips.v" "ex_mem0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073297904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openmips:openmips0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openmips:openmips0\|mem:mem0\"" {  } { { "openmips.v" "mem0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073297944 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero32 mem.v(63) " "Verilog HDL or VHDL warning at mem.v(63): object \"zero32\" assigned a value but never read" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651073297945 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_mip mem.v(68) " "Verilog HDL or VHDL warning at mem.v(68): object \"csr_mip\" assigned a value but never read" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651073297945 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mem.v(113) " "Verilog HDL Case Statement warning at mem.v(113): incomplete case statement has no default case item" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 113 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651073297946 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_o mem.v(87) " "Verilog HDL Always Construct warning at mem.v(87): inferring latch(es) for variable \"mem_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073297951 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[0\] mem.v(87) " "Inferred latch for \"mem_data_o\[0\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297958 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[1\] mem.v(87) " "Inferred latch for \"mem_data_o\[1\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297958 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[2\] mem.v(87) " "Inferred latch for \"mem_data_o\[2\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297958 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[3\] mem.v(87) " "Inferred latch for \"mem_data_o\[3\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297958 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[4\] mem.v(87) " "Inferred latch for \"mem_data_o\[4\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[5\] mem.v(87) " "Inferred latch for \"mem_data_o\[5\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[6\] mem.v(87) " "Inferred latch for \"mem_data_o\[6\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[7\] mem.v(87) " "Inferred latch for \"mem_data_o\[7\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[8\] mem.v(87) " "Inferred latch for \"mem_data_o\[8\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[9\] mem.v(87) " "Inferred latch for \"mem_data_o\[9\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[10\] mem.v(87) " "Inferred latch for \"mem_data_o\[10\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[11\] mem.v(87) " "Inferred latch for \"mem_data_o\[11\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[12\] mem.v(87) " "Inferred latch for \"mem_data_o\[12\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[13\] mem.v(87) " "Inferred latch for \"mem_data_o\[13\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[14\] mem.v(87) " "Inferred latch for \"mem_data_o\[14\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[15\] mem.v(87) " "Inferred latch for \"mem_data_o\[15\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[16\] mem.v(87) " "Inferred latch for \"mem_data_o\[16\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[17\] mem.v(87) " "Inferred latch for \"mem_data_o\[17\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[18\] mem.v(87) " "Inferred latch for \"mem_data_o\[18\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[19\] mem.v(87) " "Inferred latch for \"mem_data_o\[19\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[20\] mem.v(87) " "Inferred latch for \"mem_data_o\[20\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297959 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[21\] mem.v(87) " "Inferred latch for \"mem_data_o\[21\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297960 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[22\] mem.v(87) " "Inferred latch for \"mem_data_o\[22\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297960 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[23\] mem.v(87) " "Inferred latch for \"mem_data_o\[23\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297960 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[24\] mem.v(87) " "Inferred latch for \"mem_data_o\[24\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297960 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[25\] mem.v(87) " "Inferred latch for \"mem_data_o\[25\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297960 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[26\] mem.v(87) " "Inferred latch for \"mem_data_o\[26\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297960 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[27\] mem.v(87) " "Inferred latch for \"mem_data_o\[27\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297960 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[28\] mem.v(87) " "Inferred latch for \"mem_data_o\[28\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297960 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[29\] mem.v(87) " "Inferred latch for \"mem_data_o\[29\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297960 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[30\] mem.v(87) " "Inferred latch for \"mem_data_o\[30\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297960 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[31\] mem.v(87) " "Inferred latch for \"mem_data_o\[31\]\" at mem.v(87)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073297960 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openmips:openmips0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openmips:openmips0\|mem_wb:mem_wb0\"" {  } { { "openmips.v" "mem_wb0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073297992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openmips:openmips0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"openmips:openmips0\|ctrl:ctrl0\"" {  } { { "openmips.v" "ctrl0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073298017 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_pc ctrl.v(28) " "Verilog HDL Always Construct warning at ctrl.v(28): inferring latch(es) for variable \"new_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073298018 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[0\] ctrl.v(28) " "Inferred latch for \"new_pc\[0\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298019 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[1\] ctrl.v(28) " "Inferred latch for \"new_pc\[1\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298019 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[2\] ctrl.v(28) " "Inferred latch for \"new_pc\[2\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298019 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[3\] ctrl.v(28) " "Inferred latch for \"new_pc\[3\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298019 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[4\] ctrl.v(28) " "Inferred latch for \"new_pc\[4\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298019 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[5\] ctrl.v(28) " "Inferred latch for \"new_pc\[5\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298019 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[6\] ctrl.v(28) " "Inferred latch for \"new_pc\[6\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298019 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[7\] ctrl.v(28) " "Inferred latch for \"new_pc\[7\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298019 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[8\] ctrl.v(28) " "Inferred latch for \"new_pc\[8\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298020 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[9\] ctrl.v(28) " "Inferred latch for \"new_pc\[9\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298020 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[10\] ctrl.v(28) " "Inferred latch for \"new_pc\[10\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298020 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[11\] ctrl.v(28) " "Inferred latch for \"new_pc\[11\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298020 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[12\] ctrl.v(28) " "Inferred latch for \"new_pc\[12\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298020 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[13\] ctrl.v(28) " "Inferred latch for \"new_pc\[13\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298020 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[14\] ctrl.v(28) " "Inferred latch for \"new_pc\[14\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298020 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[15\] ctrl.v(28) " "Inferred latch for \"new_pc\[15\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298020 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[16\] ctrl.v(28) " "Inferred latch for \"new_pc\[16\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298020 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[17\] ctrl.v(28) " "Inferred latch for \"new_pc\[17\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298020 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[18\] ctrl.v(28) " "Inferred latch for \"new_pc\[18\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298020 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[19\] ctrl.v(28) " "Inferred latch for \"new_pc\[19\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298020 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[20\] ctrl.v(28) " "Inferred latch for \"new_pc\[20\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298020 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[21\] ctrl.v(28) " "Inferred latch for \"new_pc\[21\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298020 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[22\] ctrl.v(28) " "Inferred latch for \"new_pc\[22\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298021 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[23\] ctrl.v(28) " "Inferred latch for \"new_pc\[23\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298021 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[24\] ctrl.v(28) " "Inferred latch for \"new_pc\[24\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298021 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[25\] ctrl.v(28) " "Inferred latch for \"new_pc\[25\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298021 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[26\] ctrl.v(28) " "Inferred latch for \"new_pc\[26\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298021 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[27\] ctrl.v(28) " "Inferred latch for \"new_pc\[27\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298021 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[28\] ctrl.v(28) " "Inferred latch for \"new_pc\[28\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298021 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[29\] ctrl.v(28) " "Inferred latch for \"new_pc\[29\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298021 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[30\] ctrl.v(28) " "Inferred latch for \"new_pc\[30\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298021 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[31\] ctrl.v(28) " "Inferred latch for \"new_pc\[31\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298021 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openmips:openmips0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"openmips:openmips0\|div:div0\"" {  } { { "openmips.v" "div0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073298040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr openmips:openmips0\|csr:csr0 " "Elaborating entity \"csr\" for hierarchy \"openmips:openmips0\|csr:csr0\"" {  } { { "openmips.v" "csr0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073298093 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "csr.v(172) " "Verilog HDL Case Statement warning at csr.v(172): case item expression covers a value already covered by a previous case item" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 172 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1651073298094 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "csr.v(178) " "Verilog HDL Case Statement warning at csr.v(178): case item expression covers a value already covered by a previous case item" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 178 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1651073298095 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "csr.v(295) " "Verilog HDL Case Statement warning at csr.v(295): case item expression covers a value already covered by a previous case item" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 295 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1651073298104 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "csr.v(298) " "Verilog HDL Case Statement warning at csr.v(298): case item expression covers a value already covered by a previous case item" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 298 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1651073298104 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o csr.v(228) " "Verilog HDL Always Construct warning at csr.v(228): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073298105 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] csr.v(228) " "Inferred latch for \"data_o\[0\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298120 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] csr.v(228) " "Inferred latch for \"data_o\[1\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298120 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] csr.v(228) " "Inferred latch for \"data_o\[2\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298121 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] csr.v(228) " "Inferred latch for \"data_o\[3\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298121 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] csr.v(228) " "Inferred latch for \"data_o\[4\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298121 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] csr.v(228) " "Inferred latch for \"data_o\[5\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298121 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] csr.v(228) " "Inferred latch for \"data_o\[6\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298121 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] csr.v(228) " "Inferred latch for \"data_o\[7\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298121 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] csr.v(228) " "Inferred latch for \"data_o\[8\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298121 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] csr.v(228) " "Inferred latch for \"data_o\[9\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298121 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] csr.v(228) " "Inferred latch for \"data_o\[10\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298121 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] csr.v(228) " "Inferred latch for \"data_o\[11\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298121 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] csr.v(228) " "Inferred latch for \"data_o\[12\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298121 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] csr.v(228) " "Inferred latch for \"data_o\[13\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298121 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] csr.v(228) " "Inferred latch for \"data_o\[14\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298121 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] csr.v(228) " "Inferred latch for \"data_o\[15\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298121 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[16\] csr.v(228) " "Inferred latch for \"data_o\[16\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298122 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[17\] csr.v(228) " "Inferred latch for \"data_o\[17\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298122 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[18\] csr.v(228) " "Inferred latch for \"data_o\[18\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298122 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[19\] csr.v(228) " "Inferred latch for \"data_o\[19\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298122 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[20\] csr.v(228) " "Inferred latch for \"data_o\[20\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298122 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[21\] csr.v(228) " "Inferred latch for \"data_o\[21\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298122 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[22\] csr.v(228) " "Inferred latch for \"data_o\[22\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298122 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[23\] csr.v(228) " "Inferred latch for \"data_o\[23\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298122 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[24\] csr.v(228) " "Inferred latch for \"data_o\[24\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298122 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[25\] csr.v(228) " "Inferred latch for \"data_o\[25\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298122 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[26\] csr.v(228) " "Inferred latch for \"data_o\[26\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298122 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[27\] csr.v(228) " "Inferred latch for \"data_o\[27\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298122 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[28\] csr.v(228) " "Inferred latch for \"data_o\[28\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298122 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[29\] csr.v(228) " "Inferred latch for \"data_o\[29\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298122 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[30\] csr.v(228) " "Inferred latch for \"data_o\[30\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298123 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[31\] csr.v(228) " "Inferred latch for \"data_o\[31\]\" at csr.v(228)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298123 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_bus_if openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if " "Elaborating entity \"wishbone_bus_if\" for hierarchy \"openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\"" {  } { { "openmips.v" "dwishbone_bus_if" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073298202 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cpu_data_o wishbone_bus_if.v(111) " "Verilog HDL Always Construct warning at wishbone_bus_if.v(111): inferring latch(es) for variable \"cpu_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073298205 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[0\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[0\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298207 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[1\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[1\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298207 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[2\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[2\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298207 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[3\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[3\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298207 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[4\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[4\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298207 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[5\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[5\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298207 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[6\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[6\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298207 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[7\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[7\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298207 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[8\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[8\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298207 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[9\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[9\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298207 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[10\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[10\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298207 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[11\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[11\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[12\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[12\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[13\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[13\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[14\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[14\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[15\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[15\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[16\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[16\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[17\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[17\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[18\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[18\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[19\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[19\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[20\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[20\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[21\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[21\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[22\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[22\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[23\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[23\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[24\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[24\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[25\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[25\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[26\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[26\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298208 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[27\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[27\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298209 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[28\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[28\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298209 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[29\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[29\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298209 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[30\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[30\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298209 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[31\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[31\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298209 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom_ inst_rom_:inst_rom_0 " "Elaborating entity \"inst_rom_\" for hierarchy \"inst_rom_:inst_rom_0\"" {  } { { "openmips_min_sopc.v" "inst_rom_0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips_min_sopc.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073298253 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_wr inst_rom_.v(31) " "Verilog HDL or VHDL warning at inst_rom_.v(31): object \"wb_wr\" assigned a value but never read" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/inst_rom_.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651073298255 "|openmips_min_sopc|inst_rom_:inst_rom_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_rd inst_rom_.v(32) " "Verilog HDL or VHDL warning at inst_rom_.v(32): object \"wb_rd\" assigned a value but never read" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/inst_rom_.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651073298255 "|openmips_min_sopc|inst_rom_:inst_rom_0"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 1023 inst_rom_.v(38) " "Verilog HDL warning at inst_rom_.v(38): number of words (25) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/inst_rom_.v" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1651073298261 "|openmips_min_sopc|inst_rom_:inst_rom_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.data_a 0 inst_rom_.v(36) " "Net \"inst_mem.data_a\" at inst_rom_.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/inst_rom_.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651073298314 "|openmips_min_sopc|inst_rom_:inst_rom_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.waddr_a 0 inst_rom_.v(36) " "Net \"inst_mem.waddr_a\" at inst_rom_.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/inst_rom_.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651073298314 "|openmips_min_sopc|inst_rom_:inst_rom_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.we_a 0 inst_rom_.v(36) " "Net \"inst_mem.we_a\" at inst_rom_.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/inst_rom_.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651073298315 "|openmips_min_sopc|inst_rom_:inst_rom_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_top gpio_top:gpio_top0 " "Elaborating entity \"gpio_top\" for hierarchy \"gpio_top:gpio_top0\"" {  } { { "openmips_min_sopc.v" "gpio_top0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips_min_sopc.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073298345 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "gpio_top.v(987) " "Verilog HDL Synthesis Attribute warning at gpio_top.v(987): ignoring full_case attribute on case statement with explicit default case item" {  } { { "gpio_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/gpio_top.v" 987 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1651073298375 "|openmips_min_sopc|gpio_top:gpio_top0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plic plic:plic0 " "Elaborating entity \"plic\" for hierarchy \"plic:plic0\"" {  } { { "openmips_min_sopc.v" "plic0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips_min_sopc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073298385 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "irq plic.v(39) " "Verilog HDL warning at plic.v(39): object irq used but never assigned" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651073298385 "|openmips_min_sopc|plic:plic0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable plic.v(77) " "Verilog HDL Always Construct warning at plic.v(77): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651073298390 "|openmips_min_sopc|plic:plic0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "irq 0 plic.v(39) " "Net \"irq\" at plic.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651073298393 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[0\] plic.v(77) " "Inferred latch for \"enable\[0\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[1\] plic.v(77) " "Inferred latch for \"enable\[1\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[2\] plic.v(77) " "Inferred latch for \"enable\[2\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[3\] plic.v(77) " "Inferred latch for \"enable\[3\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[4\] plic.v(77) " "Inferred latch for \"enable\[4\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[5\] plic.v(77) " "Inferred latch for \"enable\[5\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[6\] plic.v(77) " "Inferred latch for \"enable\[6\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[7\] plic.v(77) " "Inferred latch for \"enable\[7\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[8\] plic.v(77) " "Inferred latch for \"enable\[8\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[9\] plic.v(77) " "Inferred latch for \"enable\[9\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[10\] plic.v(77) " "Inferred latch for \"enable\[10\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[11\] plic.v(77) " "Inferred latch for \"enable\[11\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[12\] plic.v(77) " "Inferred latch for \"enable\[12\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[13\] plic.v(77) " "Inferred latch for \"enable\[13\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[14\] plic.v(77) " "Inferred latch for \"enable\[14\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[15\] plic.v(77) " "Inferred latch for \"enable\[15\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[16\] plic.v(77) " "Inferred latch for \"enable\[16\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298398 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[17\] plic.v(77) " "Inferred latch for \"enable\[17\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298399 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[18\] plic.v(77) " "Inferred latch for \"enable\[18\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298399 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[19\] plic.v(77) " "Inferred latch for \"enable\[19\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298399 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[20\] plic.v(77) " "Inferred latch for \"enable\[20\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298399 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[21\] plic.v(77) " "Inferred latch for \"enable\[21\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298399 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[22\] plic.v(77) " "Inferred latch for \"enable\[22\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298399 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[23\] plic.v(77) " "Inferred latch for \"enable\[23\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298399 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[24\] plic.v(77) " "Inferred latch for \"enable\[24\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298399 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[25\] plic.v(77) " "Inferred latch for \"enable\[25\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298399 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[26\] plic.v(77) " "Inferred latch for \"enable\[26\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298399 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[27\] plic.v(77) " "Inferred latch for \"enable\[27\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298399 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[28\] plic.v(77) " "Inferred latch for \"enable\[28\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298399 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[29\] plic.v(77) " "Inferred latch for \"enable\[29\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298399 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[30\] plic.v(77) " "Inferred latch for \"enable\[30\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298399 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[31\] plic.v(77) " "Inferred latch for \"enable\[31\]\" at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298399 "|openmips_min_sopc|plic:plic0"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[31\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[31\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298415 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "plic.v(77) " "Constant driver at plic.v(77)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 77 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298415 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[30\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[30\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298415 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[29\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[29\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298415 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[28\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[28\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298415 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[27\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[27\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298415 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[26\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[26\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298415 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[25\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[25\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298415 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[24\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[24\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298415 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[23\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[23\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298415 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[22\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[22\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298416 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[21\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[21\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298416 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[20\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[20\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298416 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[19\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[19\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298416 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[18\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[18\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298416 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[17\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[17\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298416 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[16\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[16\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298416 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[15\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[15\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298416 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "enable\[14\] plic.v(42) " "Can't resolve multiple constant drivers for net \"enable\[14\]\" at plic.v(42)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298416 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "plic:plic0 " "Can't elaborate user hierarchy \"plic:plic0\"" {  } { { "openmips_min_sopc.v" "plic0" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips_min_sopc.v" 238 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651073298418 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/output_files/wishbone.map.smsg " "Generated suppressed messages file D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/output_files/wishbone.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298533 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 64 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651073298617 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 27 23:28:18 2022 " "Processing ended: Wed Apr 27 23:28:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651073298617 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651073298617 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651073298617 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073298617 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 64 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 64 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651073299238 ""}
