Start time: 16:27:34 on Dec 04,2025
qverilog fun_test.sv 
-- Compiling module fun_test

Top level modules:
	fun_test
# vsim -lib work work.fun_test -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.fun_test(fast)
# run -all
# INPUT a=00000000000000000000000010010000 |Reverse=00000000000000000000000000001001
# Original=101010 | Reversed=1010100 | Time=5
# Original=1101 | Reversed=10110000 | Time=10
# Original=0 | Reversed=0 | Time=15
# Original=100 | Reversed=100000 | Time=20
# Original=110 | Reversed=1100000 | Time=25
# Original=101110 | Reversed=1110100 | Time=30
# ** Note: $stop    : fun_test.sv(23)
#    Time: 80 ns  Iteration: 0  Instance: /fun_test
# Break at fun_test.sv line 23
# Stopped at fun_test.sv line 23
#  quit -f
# End time: 16:27:36 on Dec 04,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
