library IEEE.
use ieee.std_logic_1164.all;

entity regResSync is
	generic
	(
		N : natural := 16
	);
	
	port
	(
		input : in std_logic_vector (N-1 downto 0);
		clk, reset : in std_logic;
		
		output : out std_logic_vector (N-1 downto 0);
		
	);