# Reading D:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
# do PCO_comolex_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/r0.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module r0
# 
# Top level modules:
# 	r0
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/r1.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module r1
# 
# Top level modules:
# 	r1
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/ram.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/z.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module z
# 
# Top level modules:
# 	z
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/tr.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module tr
# 
# Top level modules:
# 	tr
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/top.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module top
# 
# Top level modules:
# 	top
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/ir.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ir
# 
# Top level modules:
# 	ir
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/dr.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dr
# 
# Top level modules:
# 	dr
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/control.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/ar.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ar
# 
# Top level modules:
# 	ar
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/alu.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/light_show.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module light_show
# 
# Top level modules:
# 	light_show
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/clk_div.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clk_div
# 
# Top level modules:
# 	clk_div
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/CPU_Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU_Controller
# 
# Top level modules:
# 	CPU_Controller
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/qtsj.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module qtsj
# 
# Top level modules:
# 	qtsj
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/rtl {D:/webcourse/PCO_complex_stu_2022/rtl/x.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module x
# 
# Top level modules:
# 	x
# 
# vlog -vlog01compat -work work +incdir+D:/webcourse/PCO_complex_stu_2022/simulation/modelsim {D:/webcourse/PCO_complex_stu_2022/simulation/modelsim/top.vt}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module top_vlg_tst
# 
# Top level modules:
# 	top_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps top_vlg_tst 
# Loading work.top_vlg_tst
# Loading work.top
# Loading work.clk_div
# Loading work.CPU_Controller
# Loading work.cpu
# Loading work.qtsj
# Loading work.ar
# Loading work.pc
# Loading work.dr
# Loading work.tr
# Loading work.ir
# Loading work.r0
# Loading work.r1
# Loading work.x
# Loading work.alu
# Loading work.z
# Loading work.control
# Loading work.ram
# Loading work.light_show
# ** Warning: (vsim-3017) D:/webcourse/PCO_complex_stu_2022/rtl/top.v(58): [TFMPC] - Too few port connections. Expected 35, found 34.
# 
#         Region: /top_vlg_tst/i1/mcpu
# ** Warning: (vsim-3722) D:/webcourse/PCO_complex_stu_2022/rtl/top.v(58): [TFMPC] - Missing connection for port 'xload'.
# 
# ** Warning: (vsim-3015) D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v(42): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'din'. The port definition is at: D:/webcourse/PCO_complex_stu_2022/rtl/dr.v(2).
# 
#         Region: /top_vlg_tst/i1/mcpu/mdr
# ** Warning: (vsim-3015) D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v(55): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'din'. The port definition is at: D:/webcourse/PCO_complex_stu_2022/rtl/r1.v(2).
# 
#         Region: /top_vlg_tst/i1/mcpu/mr1
# ** Warning: (vsim-3015) D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v(58): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'din'. The port definition is at: D:/webcourse/PCO_complex_stu_2022/rtl/x.v(2).
# 
#         Region: /top_vlg_tst/i1/mcpu/mx
# ** Warning: (vsim-3015) D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v(61): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'bus'. The port definition is at: D:/webcourse/PCO_complex_stu_2022/rtl/alu.v(2).
# 
#         Region: /top_vlg_tst/i1/mcpu/malu
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/webcourse/PCO_complex_stu_2022/simulation/modelsim/top.vt(447)
#    Time: 4695 ms  Iteration: 0  Instance: /top_vlg_tst
# 1
# Break in Module top_vlg_tst at D:/webcourse/PCO_complex_stu_2022/simulation/modelsim/top.vt line 447
# Simulation Breakpoint: 1
# Break in Module top_vlg_tst at D:/webcourse/PCO_complex_stu_2022/simulation/modelsim/top.vt line 447
# MACRO ./PCO_comolex_run_msim_rtl_verilog.do PAUSED at line 34
