static T_1 F_1 ( T_2 * V_1 , int exp , int V_2 )\r\n{\r\nT_1 V_3 ;\r\nF_2 ( V_1 , exp ) ;\r\nV_3 = F_3 ( V_1 ) ;\r\nF_4 ( V_1 ) ;\r\nif ( V_2 )\r\nF_5 ( V_1 ) ;\r\nreturn V_3 ;\r\n}\r\nint F_6 ( T_2 * V_4 )\r\n{\r\nint exp ;\r\nexp = F_7 ( V_4 ) & 0x7fff ;\r\nif ( exp == 0 ) {\r\nif ( ! ( V_4 -> V_5 | V_4 -> V_6 ) ) {\r\nreturn V_7 ;\r\n}\r\nreturn V_8 ;\r\n}\r\nif ( exp == 0x7fff ) {\r\nreturn V_8 ;\r\n}\r\nif ( ! ( V_4 -> V_5 & 0x80000000 ) ) {\r\nreturn V_8 ;\r\n}\r\nreturn V_9 ;\r\n}\r\nint F_8 ( long double T_3 * V_10 , int V_11 )\r\n{\r\nT_2 * V_12 = & F_9 ( V_11 ) ;\r\nV_13 ;\r\nF_10 ( V_14 , V_10 , 10 ) ;\r\nF_11 ( V_12 , V_10 , 10 ) ;\r\nV_15 ;\r\nreturn F_6 ( V_12 ) ;\r\n}\r\nint F_12 ( double T_3 * V_16 , T_2 * V_17 )\r\n{\r\nint exp , V_3 , V_18 ;\r\nunsigned V_19 , V_20 ;\r\nV_13 ;\r\nF_10 ( V_14 , V_16 , 8 ) ;\r\nF_13 ( V_19 , 1 + ( unsigned long T_3 * ) V_16 ) ;\r\nF_13 ( V_20 , ( unsigned long T_3 * ) V_16 ) ;\r\nV_15 ;\r\nV_18 = ( V_19 & 0x80000000 ) ? V_21 : V_22 ;\r\nexp = ( ( V_19 & 0x7ff00000 ) >> 20 ) - V_23 + V_24 ;\r\nV_19 &= 0xfffff ;\r\nif ( exp > V_25 + V_24 ) {\r\nif ( ( V_19 == 0 ) && ( V_20 == 0 ) ) {\r\nV_17 -> V_5 = 0x80000000 ;\r\nV_17 -> V_6 = 0x00000000 ;\r\nexp = V_26 + V_24 ;\r\nV_3 = V_8 ;\r\n} else {\r\nexp = V_27 + V_24 ;\r\nV_17 -> V_5 = ( V_19 << 11 ) | 0x80000000 ;\r\nV_17 -> V_5 |= V_20 >> 21 ;\r\nV_17 -> V_6 = V_20 << 11 ;\r\nV_3 = V_8 ;\r\n}\r\n} else if ( exp < V_28 + V_24 ) {\r\nif ( ( V_19 == 0 ) && ( V_20 == 0 ) ) {\r\nF_14 ( & V_29 , V_17 ) ;\r\nexp = 0 ;\r\nV_3 = V_7 ;\r\n} else {\r\nV_17 -> V_5 = V_19 << 11 ;\r\nV_17 -> V_5 |= V_20 >> 21 ;\r\nV_17 -> V_6 = V_20 << 11 ;\r\nreturn F_1 ( V_17 , V_28 ,\r\nV_18 )\r\n| ( F_15 () < 0 ? V_30 : 0 ) ;\r\n}\r\n} else {\r\nV_17 -> V_5 = ( V_19 << 11 ) | 0x80000000 ;\r\nV_17 -> V_5 |= V_20 >> 21 ;\r\nV_17 -> V_6 = V_20 << 11 ;\r\nV_3 = V_9 ;\r\n}\r\nF_2 ( V_17 , exp | V_18 ) ;\r\nreturn V_3 ;\r\n}\r\nint F_16 ( float T_3 * V_31 , T_2 * V_17 )\r\n{\r\nunsigned V_32 ;\r\nint exp , V_3 , V_18 ;\r\nV_13 ;\r\nF_10 ( V_14 , V_31 , 4 ) ;\r\nF_13 ( V_32 , ( unsigned long T_3 * ) V_31 ) ;\r\nV_15 ;\r\nV_18 = ( V_32 & 0x80000000 ) ? V_21 : V_22 ;\r\nif ( ! ( V_32 & 0x7fffffff ) ) {\r\nF_14 ( & V_29 , V_17 ) ;\r\nF_17 ( V_17 , V_18 ) ;\r\nreturn V_7 ;\r\n}\r\nexp = ( ( V_32 & 0x7f800000 ) >> 23 ) - V_33 + V_24 ;\r\nV_32 = ( V_32 & 0x7fffff ) << 8 ;\r\nif ( exp < V_34 + V_24 ) {\r\nV_17 -> V_5 = V_32 ;\r\nV_17 -> V_6 = 0 ;\r\nreturn F_1 ( V_17 , V_34 , V_18 )\r\n| ( F_15 () < 0 ? V_30 : 0 ) ;\r\n} else if ( exp > V_35 + V_24 ) {\r\nif ( V_32 == 0 ) {\r\nV_17 -> V_5 = 0x80000000 ;\r\nV_17 -> V_6 = 0x00000000 ;\r\nexp = V_26 + V_24 ;\r\nV_3 = V_8 ;\r\n} else {\r\nexp = V_27 + V_24 ;\r\nV_17 -> V_5 = V_32 | 0x80000000 ;\r\nV_17 -> V_6 = 0 ;\r\nV_3 = V_8 ;\r\n}\r\n} else {\r\nV_17 -> V_5 = V_32 | 0x80000000 ;\r\nV_17 -> V_6 = 0 ;\r\nV_3 = V_9 ;\r\n}\r\nF_2 ( V_17 , exp | V_18 ) ;\r\nreturn V_3 ;\r\n}\r\nint F_18 ( long long T_3 * V_36 )\r\n{\r\nlong long V_10 ;\r\nint V_2 ;\r\nT_2 * V_37 = & F_9 ( 0 ) ;\r\nV_13 ;\r\nF_10 ( V_14 , V_36 , 8 ) ;\r\nif ( F_19 ( & V_10 , V_36 , 8 ) )\r\nV_38 ;\r\nV_15 ;\r\nif ( V_10 == 0 ) {\r\nF_14 ( & V_29 , V_37 ) ;\r\nreturn V_7 ;\r\n}\r\nif ( V_10 > 0 )\r\nV_2 = V_22 ;\r\nelse {\r\nV_10 = - V_10 ;\r\nV_2 = V_21 ;\r\n}\r\nF_20 ( V_37 ) = V_10 ;\r\nreturn F_1 ( V_37 , 63 , V_2 ) ;\r\n}\r\nint F_21 ( long T_3 * V_36 , T_2 * V_17 )\r\n{\r\nlong V_10 ;\r\nint V_18 ;\r\nV_13 ;\r\nF_10 ( V_14 , V_36 , 4 ) ;\r\nF_13 ( V_10 , V_36 ) ;\r\nV_15 ;\r\nif ( V_10 == 0 ) {\r\nF_14 ( & V_29 , V_17 ) ;\r\nreturn V_7 ;\r\n}\r\nif ( V_10 > 0 )\r\nV_18 = V_22 ;\r\nelse {\r\nV_10 = - V_10 ;\r\nV_18 = V_21 ;\r\n}\r\nV_17 -> V_5 = V_10 ;\r\nV_17 -> V_6 = 0 ;\r\nreturn F_1 ( V_17 , 31 , V_18 ) ;\r\n}\r\nint F_22 ( short T_3 * V_36 , T_2 * V_17 )\r\n{\r\nint V_10 , V_18 ;\r\nV_13 ;\r\nF_10 ( V_14 , V_36 , 2 ) ;\r\nF_13 ( V_10 , V_36 ) ;\r\nV_15 ;\r\nif ( V_10 == 0 ) {\r\nF_14 ( & V_29 , V_17 ) ;\r\nreturn V_7 ;\r\n}\r\nif ( V_10 > 0 )\r\nV_18 = V_22 ;\r\nelse {\r\nV_10 = - V_10 ;\r\nV_18 = V_21 ;\r\n}\r\nV_17 -> V_5 = V_10 << 16 ;\r\nV_17 -> V_6 = 0 ;\r\nreturn F_1 ( V_17 , 15 , V_18 ) ;\r\n}\r\nint F_23 ( T_1 T_3 * V_10 )\r\n{\r\nT_2 * V_37 = & F_9 ( 0 ) ;\r\nint V_39 ;\r\nT_1 V_40 ;\r\nlong long V_41 = 0 ;\r\nint V_2 ;\r\nV_13 ;\r\nF_10 ( V_14 , V_10 , 10 ) ;\r\nV_15 ;\r\nfor ( V_39 = 8 ; V_39 >= 0 ; V_39 -- ) {\r\nV_41 *= 10 ;\r\nV_13 ;\r\nF_13 ( V_40 , V_10 + V_39 ) ;\r\nV_15 ;\r\nV_41 += V_40 >> 4 ;\r\nV_41 *= 10 ;\r\nV_41 += V_40 & 0x0f ;\r\n}\r\nV_13 ;\r\nF_13 ( V_2 , V_10 + 9 ) ;\r\nV_2 = V_2 & 0x80 ? V_21 : V_22 ;\r\nV_15 ;\r\nif ( V_41 == 0 ) {\r\nF_14 ( & V_29 , V_37 ) ;\r\nF_17 ( V_37 , V_2 ) ;\r\nreturn V_7 ;\r\n} else {\r\nF_20 ( V_37 ) = V_41 ;\r\nreturn F_1 ( V_37 , 63 , V_2 ) ;\r\n}\r\n}\r\nint F_24 ( T_2 * V_37 , T_1 V_42 ,\r\nlong double T_3 * V_43 )\r\n{\r\nif ( V_42 != V_44 ) {\r\nV_13 ;\r\nF_10 ( V_45 , V_43 , 10 ) ;\r\nF_25 ( V_37 -> V_6 , ( unsigned long T_3 * ) V_43 ) ;\r\nF_25 ( V_37 -> V_5 ,\r\n( unsigned long T_3 * ) ( ( T_1 T_3 * ) V_43 + 4 ) ) ;\r\nF_25 ( F_7 ( V_37 ) ,\r\n( unsigned short T_3 * ) ( ( T_1 T_3 * ) V_43 +\r\n8 ) ) ;\r\nV_15 ;\r\nreturn 1 ;\r\n}\r\nF_26 ( V_46 ) ;\r\nif ( V_47 & V_48 ) {\r\nV_13 ;\r\nF_10 ( V_45 , V_43 , 10 ) ;\r\nF_25 ( 0 , ( unsigned long T_3 * ) V_43 ) ;\r\nF_25 ( 0xc0000000 , 1 + ( unsigned long T_3 * ) V_43 ) ;\r\nF_25 ( 0xffff , 4 + ( short T_3 * ) V_43 ) ;\r\nV_15 ;\r\nreturn 1 ;\r\n} else\r\nreturn 0 ;\r\n}\r\nint F_27 ( T_2 * V_37 , T_1 V_42 , double T_3 * V_16 )\r\n{\r\nunsigned long V_41 [ 2 ] ;\r\nunsigned long V_49 = 0 ;\r\nint V_50 ;\r\nint exp ;\r\nT_2 V_51 ;\r\nV_41 [ 0 ] = 0 ;\r\nV_41 [ 1 ] = 0 ;\r\nif ( V_42 == V_9 ) {\r\nF_14 ( V_37 , & V_51 ) ;\r\nexp = F_28 ( & V_51 ) ;\r\nif ( exp < V_28 ) {\r\nF_17 ( & V_51 , - V_28 + 52 ) ;\r\nV_52:\r\nif ( ( V_50 = F_29 ( & V_51 , V_42 ) ) ) {\r\n#ifdef F_30\r\nif ( !\r\n( ( V_51 . V_5 == 0x00100000 ) && ( V_51 . V_6 == 0 )\r\n&& ( V_37 -> V_6 & 0x000007ff ) ) )\r\n#endif\r\n{\r\nF_26 ( V_53 ) ;\r\nif ( ! ( V_47 & V_54 ) )\r\nreturn 0 ;\r\n}\r\nF_26 ( V_50 ) ;\r\nif ( ! ( V_47 & V_55 ) )\r\nreturn 0 ;\r\n}\r\nV_41 [ 0 ] = V_51 . V_6 ;\r\nV_41 [ 1 ] = V_51 . V_5 ;\r\n} else {\r\nif ( V_51 . V_6 & 0x000007ff ) {\r\nV_50 = 1 ;\r\nswitch ( V_47 & V_56 ) {\r\ncase V_57 :\r\nV_49 = ( ( V_51 . V_6 & 0x7ff ) > 0x400 ) |\r\n( ( V_51 . V_6 & 0xc00 ) == 0xc00 ) ;\r\nbreak;\r\ncase V_58 :\r\nV_49 =\r\nF_31 ( & V_51 ) ? 0 : V_51 .\r\nV_6 & 0x7ff ;\r\nbreak;\r\ncase V_59 :\r\nV_49 =\r\nF_31 ( & V_51 ) ? V_51 .\r\nV_6 & 0x7ff : 0 ;\r\nbreak;\r\ncase V_60 :\r\nV_49 = 0 ;\r\nbreak;\r\n}\r\nV_51 . V_6 &= 0xfffff800 ;\r\nif ( V_49 ) {\r\nif ( V_51 . V_6 >= 0xfffff800 ) {\r\nif ( V_51 . V_5 == 0xffffffff ) {\r\nV_51 . V_5 = 0x80000000 ;\r\nexp ++ ;\r\nif ( exp >= V_61 )\r\ngoto V_62;\r\n} else {\r\nV_51 . V_5 ++ ;\r\n}\r\nV_51 . V_6 = 0x00000000 ;\r\n} else {\r\nV_51 . V_6 += 0x00000800 ;\r\n}\r\n}\r\n} else\r\nV_50 = 0 ;\r\nV_41 [ 0 ] = ( V_51 . V_6 >> 11 ) | ( V_51 . V_5 << 21 ) ;\r\nV_41 [ 1 ] = ( ( V_51 . V_5 >> 11 ) & 0xfffff ) ;\r\nif ( exp > V_25 ) {\r\nV_62:\r\nF_26 ( V_63 ) ;\r\nif ( ! ( V_47 & V_64 ) )\r\nreturn 0 ;\r\nF_32 () ;\r\nif ( ! ( V_47 & V_55 ) )\r\nreturn 0 ;\r\nV_41 [ 1 ] = 0x7ff00000 ;\r\n} else {\r\nif ( V_50 ) {\r\nif ( V_49 )\r\nF_32 () ;\r\nelse\r\nF_33 () ;\r\n}\r\nV_41 [ 1 ] |= ( ( ( exp + V_23 ) & 0x7ff ) << 20 ) ;\r\n}\r\n}\r\n} else if ( V_42 == V_7 ) {\r\n} else if ( V_42 == V_8 ) {\r\nV_42 = F_34 ( V_37 ) ;\r\nif ( V_42 == V_65 ) {\r\n#ifndef F_30\r\nif ( V_47 & V_54 )\r\nF_15 () ;\r\n#endif\r\nF_14 ( V_37 , & V_51 ) ;\r\ngoto V_52;\r\n} else if ( V_42 == V_66 ) {\r\nV_41 [ 1 ] = 0x7ff00000 ;\r\n} else if ( V_42 == V_67 ) {\r\nif ( ( F_28 ( V_37 ) == V_61 )\r\n&& ( V_37 -> V_5 & 0x80000000 ) ) {\r\nV_41 [ 0 ] =\r\n( V_37 -> V_6 >> 11 ) | ( V_37 ->\r\nV_5 << 21 ) ;\r\nV_41 [ 1 ] = ( ( V_37 -> V_5 >> 11 ) & 0xfffff ) ;\r\nif ( ! ( V_37 -> V_5 & 0x40000000 ) ) {\r\nF_26 ( V_68 ) ;\r\nif ( ! ( V_47 & V_48 ) )\r\nreturn 0 ;\r\nV_41 [ 1 ] |= ( 0x40000000 >> 11 ) ;\r\n}\r\nV_41 [ 1 ] |= 0x7ff00000 ;\r\n} else {\r\nF_26 ( V_68 ) ;\r\nif ( ! ( V_47 & V_48 ) )\r\nreturn 0 ;\r\nV_41 [ 1 ] = 0xfff80000 ;\r\n}\r\n}\r\n} else if ( V_42 == V_44 ) {\r\nF_26 ( V_46 ) ;\r\nif ( V_47 & V_48 ) {\r\nV_13 ;\r\nF_10 ( V_45 , V_16 , 8 ) ;\r\nF_25 ( 0 , ( unsigned long T_3 * ) V_16 ) ;\r\nF_25 ( 0xfff80000 ,\r\n1 + ( unsigned long T_3 * ) V_16 ) ;\r\nV_15 ;\r\nreturn 1 ;\r\n} else\r\nreturn 0 ;\r\n}\r\nif ( F_35 ( V_37 ) )\r\nV_41 [ 1 ] |= 0x80000000 ;\r\nV_13 ;\r\nF_10 ( V_45 , V_16 , 8 ) ;\r\nF_25 ( V_41 [ 0 ] , ( unsigned long T_3 * ) V_16 ) ;\r\nF_25 ( V_41 [ 1 ] , 1 + ( unsigned long T_3 * ) V_16 ) ;\r\nV_15 ;\r\nreturn 1 ;\r\n}\r\nint F_36 ( T_2 * V_37 , T_1 V_42 , float T_3 * V_31 )\r\n{\r\nlong V_69 = 0 ;\r\nunsigned long V_49 = 0 ;\r\nint V_50 ;\r\nint exp ;\r\nT_2 V_51 ;\r\nif ( V_42 == V_9 ) {\r\nF_14 ( V_37 , & V_51 ) ;\r\nexp = F_28 ( & V_51 ) ;\r\nif ( exp < V_34 ) {\r\nF_17 ( & V_51 , - V_34 + 23 ) ;\r\nV_52:\r\nif ( ( V_50 = F_29 ( & V_51 , V_42 ) ) ) {\r\n#ifdef F_30\r\nif ( ! ( ( V_51 . V_6 == 0x00800000 ) &&\r\n( ( V_37 -> V_5 & 0x000000ff )\r\n|| V_37 -> V_6 ) ) )\r\n#endif\r\n{\r\nF_26 ( V_53 ) ;\r\nif ( ! ( V_47 & V_54 ) )\r\nreturn 0 ;\r\n}\r\nF_26 ( V_50 ) ;\r\nif ( ! ( V_47 & V_55 ) )\r\nreturn 0 ;\r\n}\r\nV_69 = V_51 . V_6 ;\r\n} else {\r\nif ( V_51 . V_6 | ( V_51 . V_5 & 0x000000ff ) ) {\r\nunsigned long V_5 = V_51 . V_5 ;\r\nunsigned long V_6 = V_51 . V_6 ;\r\nV_50 = 1 ;\r\nswitch ( V_47 & V_56 ) {\r\ncase V_57 :\r\nV_49 = ( ( V_5 & 0xff ) > 0x80 )\r\n|| ( ( ( V_5 & 0xff ) == 0x80 ) && V_6 )\r\n|| ( ( V_5 & 0x180 ) == 0x180 ) ;\r\nbreak;\r\ncase V_58 :\r\nV_49 = F_31 ( & V_51 )\r\n? 0 : ( V_6 | ( V_5 & 0xff ) ) ;\r\nbreak;\r\ncase V_59 :\r\nV_49 = F_31 ( & V_51 )\r\n? ( V_6 | ( V_5 & 0xff ) ) : 0 ;\r\nbreak;\r\ncase V_60 :\r\nV_49 = 0 ;\r\nbreak;\r\n}\r\nV_51 . V_6 = 0 ;\r\nif ( V_49 ) {\r\nif ( V_5 >= 0xffffff00 ) {\r\nV_51 . V_5 = 0x80000000 ;\r\nexp ++ ;\r\nif ( exp >= V_61 )\r\ngoto V_62;\r\n} else {\r\nV_51 . V_5 &= 0xffffff00 ;\r\nV_51 . V_5 += 0x100 ;\r\n}\r\n} else {\r\nV_51 . V_5 &= 0xffffff00 ;\r\n}\r\n} else\r\nV_50 = 0 ;\r\nV_69 = ( V_51 . V_5 >> 8 ) & 0x007fffff ;\r\nif ( exp > V_35 ) {\r\nV_62:\r\nF_26 ( V_63 ) ;\r\nif ( ! ( V_47 & V_64 ) )\r\nreturn 0 ;\r\nF_32 () ;\r\nif ( ! ( V_47 & V_55 ) )\r\nreturn 0 ;\r\nV_69 = 0x7f800000 ;\r\n} else {\r\nif ( V_50 ) {\r\nif ( V_49 )\r\nF_32 () ;\r\nelse\r\nF_33 () ;\r\n}\r\nV_69 |= ( ( exp + V_33 ) & 0xff ) << 23 ;\r\n}\r\n}\r\n} else if ( V_42 == V_7 ) {\r\nV_69 = 0 ;\r\n} else if ( V_42 == V_8 ) {\r\nV_42 = F_34 ( V_37 ) ;\r\nif ( V_42 == V_65 ) {\r\nF_14 ( V_37 , & V_51 ) ;\r\n#ifndef F_30\r\nif ( V_47 & V_54 )\r\nF_15 () ;\r\n#endif\r\ngoto V_52;\r\n} else if ( V_42 == V_66 ) {\r\nV_69 = 0x7f800000 ;\r\n} else if ( V_42 == V_67 ) {\r\nif ( ( F_28 ( V_37 ) == V_61 )\r\n&& ( V_37 -> V_5 & 0x80000000 ) ) {\r\nV_69 = V_37 -> V_5 >> 8 ;\r\nif ( ! ( V_37 -> V_5 & 0x40000000 ) ) {\r\nF_26 ( V_68 ) ;\r\nif ( ! ( V_47 & V_48 ) )\r\nreturn 0 ;\r\nV_69 |= ( 0x40000000 >> 8 ) ;\r\n}\r\nV_69 |= 0x7f800000 ;\r\n} else {\r\nF_26 ( V_68 ) ;\r\nif ( ! ( V_47 & V_48 ) )\r\nreturn 0 ;\r\nV_69 = 0xffc00000 ;\r\n}\r\n}\r\n#ifdef F_37\r\nelse {\r\nF_26 ( V_70 | 0x164 ) ;\r\nreturn 0 ;\r\n}\r\n#endif\r\n} else if ( V_42 == V_44 ) {\r\nF_26 ( V_46 ) ;\r\nif ( V_47 & V_68 ) {\r\nV_13 ;\r\nF_10 ( V_45 , V_31 , 4 ) ;\r\nF_25 ( 0xffc00000 ,\r\n( unsigned long T_3 * ) V_31 ) ;\r\nV_15 ;\r\nreturn 1 ;\r\n} else\r\nreturn 0 ;\r\n}\r\n#ifdef F_37\r\nelse {\r\nF_26 ( V_70 | 0x163 ) ;\r\nreturn 0 ;\r\n}\r\n#endif\r\nif ( F_35 ( V_37 ) )\r\nV_69 |= 0x80000000 ;\r\nV_13 ;\r\nF_10 ( V_45 , V_31 , 4 ) ;\r\nF_25 ( V_69 , ( unsigned long T_3 * ) V_31 ) ;\r\nV_15 ;\r\nreturn 1 ;\r\n}\r\nint F_38 ( T_2 * V_37 , T_1 V_42 , long long T_3 * V_43 )\r\n{\r\nT_2 V_71 ;\r\nlong long V_72 ;\r\nint V_50 ;\r\nif ( V_42 == V_44 ) {\r\nF_26 ( V_46 ) ;\r\ngoto V_73;\r\n} else if ( V_42 == V_8 ) {\r\nV_42 = F_34 ( V_37 ) ;\r\nif ( ( V_42 == V_66 ) || ( V_42 == V_67 ) ) {\r\nF_26 ( V_68 ) ;\r\ngoto V_73;\r\n}\r\n}\r\nF_14 ( V_37 , & V_71 ) ;\r\nV_50 = F_29 ( & V_71 , V_42 ) ;\r\n( ( long * ) & V_72 ) [ 0 ] = V_71 . V_6 ;\r\n( ( long * ) & V_72 ) [ 1 ] = V_71 . V_5 ;\r\nif ( ( V_50 == 1 ) ||\r\n( ( V_71 . V_5 & 0x80000000 ) &&\r\n! ( ( V_71 . V_5 == 0x80000000 ) && ( V_71 . V_6 == 0 ) && F_39 ( & V_71 ) ) ) ) {\r\nF_26 ( V_68 ) ;\r\nV_73:\r\nif ( V_47 & V_68 ) {\r\nV_72 = 0x8000000000000000LL ;\r\n} else\r\nreturn 0 ;\r\n} else {\r\nif ( V_50 )\r\nF_40 ( V_50 ) ;\r\nif ( F_39 ( & V_71 ) )\r\nV_72 = - V_72 ;\r\n}\r\nV_13 ;\r\nF_10 ( V_45 , V_43 , 8 ) ;\r\nif ( F_41 ( V_43 , & V_72 , 8 ) )\r\nV_38 ;\r\nV_15 ;\r\nreturn 1 ;\r\n}\r\nint F_42 ( T_2 * V_37 , T_1 V_42 , long T_3 * V_43 )\r\n{\r\nT_2 V_71 ;\r\nint V_50 ;\r\nif ( V_42 == V_44 ) {\r\nF_26 ( V_46 ) ;\r\ngoto V_73;\r\n} else if ( V_42 == V_8 ) {\r\nV_42 = F_34 ( V_37 ) ;\r\nif ( ( V_42 == V_66 ) || ( V_42 == V_67 ) ) {\r\nF_26 ( V_68 ) ;\r\ngoto V_73;\r\n}\r\n}\r\nF_14 ( V_37 , & V_71 ) ;\r\nV_50 = F_29 ( & V_71 , V_42 ) ;\r\nif ( V_71 . V_5 ||\r\n( ( V_71 . V_6 & 0x80000000 ) &&\r\n! ( ( V_71 . V_6 == 0x80000000 ) && F_39 ( & V_71 ) ) ) ) {\r\nF_26 ( V_68 ) ;\r\nV_73:\r\nif ( V_47 & V_68 ) {\r\nV_71 . V_6 = 0x80000000 ;\r\n} else\r\nreturn 0 ;\r\n} else {\r\nif ( V_50 )\r\nF_40 ( V_50 ) ;\r\nif ( F_39 ( & V_71 ) )\r\nV_71 . V_6 = - ( long ) V_71 . V_6 ;\r\n}\r\nV_13 ;\r\nF_10 ( V_45 , V_43 , 4 ) ;\r\nF_25 ( V_71 . V_6 , ( unsigned long T_3 * ) V_43 ) ;\r\nV_15 ;\r\nreturn 1 ;\r\n}\r\nint F_43 ( T_2 * V_37 , T_1 V_42 , short T_3 * V_43 )\r\n{\r\nT_2 V_71 ;\r\nint V_50 ;\r\nif ( V_42 == V_44 ) {\r\nF_26 ( V_46 ) ;\r\ngoto V_73;\r\n} else if ( V_42 == V_8 ) {\r\nV_42 = F_34 ( V_37 ) ;\r\nif ( ( V_42 == V_66 ) || ( V_42 == V_67 ) ) {\r\nF_26 ( V_68 ) ;\r\ngoto V_73;\r\n}\r\n}\r\nF_14 ( V_37 , & V_71 ) ;\r\nV_50 = F_29 ( & V_71 , V_42 ) ;\r\nif ( V_71 . V_5 ||\r\n( ( V_71 . V_6 & 0xffff8000 ) &&\r\n! ( ( V_71 . V_6 == 0x8000 ) && F_39 ( & V_71 ) ) ) ) {\r\nF_26 ( V_68 ) ;\r\nV_73:\r\nif ( V_47 & V_68 ) {\r\nV_71 . V_6 = 0x8000 ;\r\n} else\r\nreturn 0 ;\r\n} else {\r\nif ( V_50 )\r\nF_40 ( V_50 ) ;\r\nif ( F_39 ( & V_71 ) )\r\nV_71 . V_6 = - V_71 . V_6 ;\r\n}\r\nV_13 ;\r\nF_10 ( V_45 , V_43 , 2 ) ;\r\nF_25 ( ( short ) V_71 . V_6 , V_43 ) ;\r\nV_15 ;\r\nreturn 1 ;\r\n}\r\nint F_44 ( T_2 * V_37 , T_1 V_42 , T_1 T_3 * V_43 )\r\n{\r\nT_2 V_71 ;\r\nunsigned long long V_74 ;\r\nT_1 V_75 ;\r\nint V_76 , V_50 ;\r\nT_1 V_2 = ( F_35 ( V_37 ) == V_77 ) ? 0x80 : 0 ;\r\nif ( V_42 == V_44 ) {\r\nF_26 ( V_46 ) ;\r\ngoto V_73;\r\n} else if ( V_42 == V_8 ) {\r\nV_42 = F_34 ( V_37 ) ;\r\nif ( ( V_42 == V_66 ) || ( V_42 == V_67 ) ) {\r\nF_26 ( V_68 ) ;\r\ngoto V_73;\r\n}\r\n}\r\nF_14 ( V_37 , & V_71 ) ;\r\nV_50 = F_29 ( & V_71 , V_42 ) ;\r\nV_74 = F_20 ( & V_71 ) ;\r\nif ( ( V_71 . V_5 > 0x0de0b6b3 ) ||\r\n( ( V_71 . V_5 == 0x0de0b6b3 ) && ( V_71 . V_6 > 0xa763ffff ) ) ) {\r\nF_26 ( V_68 ) ;\r\nV_73:\r\nif ( V_47 & V_48 ) {\r\nV_13 ;\r\nF_10 ( V_45 , V_43 , 10 ) ;\r\nfor ( V_76 = 0 ; V_76 < 7 ; V_76 ++ )\r\nF_25 ( 0 , V_43 + V_76 ) ;\r\nF_25 ( 0xc0 , V_43 + 7 ) ;\r\nF_25 ( 0xff , V_43 + 8 ) ;\r\nF_25 ( 0xff , V_43 + 9 ) ;\r\nV_15 ;\r\nreturn 1 ;\r\n} else\r\nreturn 0 ;\r\n} else if ( V_50 ) {\r\nF_40 ( V_50 ) ;\r\n}\r\nV_13 ;\r\nF_10 ( V_45 , V_43 , 10 ) ;\r\nV_15 ;\r\nfor ( V_76 = 0 ; V_76 < 9 ; V_76 ++ ) {\r\nV_75 = F_45 ( & V_74 , 10 ) ;\r\nV_75 |= ( F_45 ( & V_74 , 10 ) ) << 4 ;\r\nV_13 ;\r\nF_25 ( V_75 , V_43 + V_76 ) ;\r\nV_15 ;\r\n}\r\nV_13 ;\r\nF_25 ( V_2 , V_43 + 9 ) ;\r\nV_15 ;\r\nreturn 1 ;\r\n}\r\nint F_29 ( T_2 * V_1 , T_1 V_3 )\r\n{\r\nT_1 V_78 ;\r\nunsigned V_79 ;\r\nif ( V_3 == V_7 ) {\r\nF_20 ( V_1 ) = 0 ;\r\nreturn 0 ;\r\n}\r\nif ( F_28 ( V_1 ) > 63 ) {\r\nV_1 -> V_6 = V_1 -> V_5 = ~ 0 ;\r\nreturn 1 ;\r\n}\r\nV_79 = F_46 ( & V_1 -> V_6 , 63 - F_28 ( V_1 ) ) ;\r\nV_78 = ! ( ~ ( V_1 -> V_5 ) | ~ ( V_1 -> V_6 ) ) ;\r\n#define F_47 (eax & 0x80000000)\r\n#define F_48 (eax)\r\n#define F_49 ((eax & 0x80000001) == 0x80000001)\r\nswitch ( V_47 & V_56 ) {\r\ncase V_57 :\r\nif ( F_49\r\n|| ( F_47 && ( V_1 -> V_6 & 1 ) ) ) {\r\nif ( V_78 )\r\nreturn 1 ;\r\nF_20 ( V_1 ) ++ ;\r\nreturn V_80 ;\r\n}\r\nbreak;\r\ncase V_58 :\r\nif ( F_48 && F_35 ( V_1 ) ) {\r\nif ( V_78 )\r\nreturn 1 ;\r\nF_20 ( V_1 ) ++ ;\r\nreturn V_80 ;\r\n}\r\nbreak;\r\ncase V_59 :\r\nif ( F_48 && ! F_35 ( V_1 ) ) {\r\nif ( V_78 )\r\nreturn 1 ;\r\nF_20 ( V_1 ) ++ ;\r\nreturn V_80 ;\r\n}\r\nbreak;\r\ncase V_60 :\r\nbreak;\r\n}\r\nreturn V_79 ? V_81 : 0 ;\r\n}\r\nT_1 T_3 * F_50 ( T_4 V_82 , T_1 T_3 * V_10 )\r\n{\r\nunsigned short V_83 = 0 ;\r\nT_1 V_3 ;\r\nint V_76 ;\r\nif ( ( V_82 . V_84 == V_85 ) ||\r\n( ( V_82 . V_84 == V_86 )\r\n^ ( V_82 . V_87 . V_88 == V_89 ) ) ) {\r\nV_13 ;\r\nF_10 ( V_14 , V_10 , 0x0e ) ;\r\nF_13 ( V_47 , ( unsigned short T_3 * ) V_10 ) ;\r\nF_13 ( V_90 , ( unsigned short T_3 * ) ( V_10 + 2 ) ) ;\r\nF_13 ( V_83 , ( unsigned short T_3 * ) ( V_10 + 4 ) ) ;\r\nF_13 ( V_91 . V_92 ,\r\n( unsigned short T_3 * ) ( V_10 + 6 ) ) ;\r\nF_13 ( V_91 . V_93 ,\r\n( unsigned short T_3 * ) ( V_10 + 8 ) ) ;\r\nF_13 ( V_94 . V_92 ,\r\n( unsigned short T_3 * ) ( V_10 + 0x0a ) ) ;\r\nF_13 ( V_94 . V_93 ,\r\n( unsigned short T_3 * ) ( V_10 + 0x0c ) ) ;\r\nV_15 ;\r\nV_10 += 0x0e ;\r\nif ( V_82 . V_84 == V_85 ) {\r\nV_91 . V_92\r\n+= ( V_91 . V_93 & 0xf000 ) << 4 ;\r\nV_94 . V_92 +=\r\n( V_94 . V_93 & 0xf000 ) << 4 ;\r\n}\r\n} else {\r\nV_13 ;\r\nF_10 ( V_14 , V_10 , 0x1c ) ;\r\nF_13 ( V_47 , ( unsigned short T_3 * ) V_10 ) ;\r\nF_13 ( V_90 , ( unsigned short T_3 * ) ( V_10 + 4 ) ) ;\r\nF_13 ( V_83 , ( unsigned short T_3 * ) ( V_10 + 8 ) ) ;\r\nF_13 ( V_91 . V_92 ,\r\n( unsigned long T_3 * ) ( V_10 + 0x0c ) ) ;\r\nF_13 ( V_91 . V_93 ,\r\n( unsigned short T_3 * ) ( V_10 + 0x10 ) ) ;\r\nF_13 ( V_91 . V_95 ,\r\n( unsigned short T_3 * ) ( V_10 + 0x12 ) ) ;\r\nF_13 ( V_94 . V_92 ,\r\n( unsigned long T_3 * ) ( V_10 + 0x14 ) ) ;\r\nF_13 ( V_94 . V_93 ,\r\n( unsigned long T_3 * ) ( V_10 + 0x18 ) ) ;\r\nV_15 ;\r\nV_10 += 0x1c ;\r\n}\r\n#ifdef F_30\r\nV_47 &= ~ 0xe080 ;\r\n#endif\r\nV_96 = ( V_90 >> V_97 ) & 7 ;\r\nif ( V_90 & ~ V_47 & V_98 )\r\nV_90 |= ( V_99 | V_100 ) ;\r\nelse\r\nV_90 &= ~ ( V_99 | V_100 ) ;\r\nfor ( V_76 = 0 ; V_76 < 8 ; V_76 ++ ) {\r\nV_3 = V_83 & 3 ;\r\nV_83 >>= 2 ;\r\nif ( V_3 == V_44 )\r\nF_51 ( V_76 , V_44 ) ;\r\nelse if ( F_52 ( V_76 ) == V_44 ) {\r\nif ( F_28 ( & F_53 ( V_76 ) ) == - V_24 ) {\r\nif ( !\r\n( F_53 ( V_76 ) . V_6 | F_53 ( V_76 ) .\r\nV_5 ) )\r\nF_51 ( V_76 , V_7 ) ;\r\nelse\r\nF_51 ( V_76 , V_8 ) ;\r\n} else if ( F_28 ( & F_53 ( V_76 ) ) ==\r\n0x7fff - V_24 ) {\r\nF_51 ( V_76 , V_8 ) ;\r\n} else if ( F_53 ( V_76 ) . V_5 & 0x80000000 )\r\nF_51 ( V_76 , V_9 ) ;\r\nelse\r\nF_51 ( V_76 , V_8 ) ;\r\n}\r\n}\r\nreturn V_10 ;\r\n}\r\nvoid F_54 ( T_4 V_82 , T_1 T_3 * V_101 )\r\n{\r\nint V_76 , V_102 ;\r\nT_1 T_3 * V_10 = F_50 ( V_82 , V_101 ) ;\r\nint V_92 = ( V_96 & 7 ) * 10 , V_103 = 80 - V_92 ;\r\nV_13 ;\r\nF_10 ( V_14 , V_10 , 80 ) ;\r\nF_11 ( V_104 + V_92 , V_10 , V_103 ) ;\r\nif ( V_92 )\r\nF_11 ( V_104 , V_10 + V_103 , V_92 ) ;\r\nV_15 ;\r\nfor ( V_76 = 0 ; V_76 < 8 ; V_76 ++ ) {\r\nV_102 = ( V_76 + V_96 ) & 7 ;\r\nif ( F_52 ( V_102 ) != V_44 )\r\nF_51 ( V_102 , F_6 ( & F_9 ( V_76 ) ) ) ;\r\n}\r\n}\r\nT_1 T_3 * F_55 ( T_4 V_82 , T_1 T_3 * V_43 )\r\n{\r\nif ( ( V_82 . V_84 == V_85 ) ||\r\n( ( V_82 . V_84 == V_86 )\r\n^ ( V_82 . V_87 . V_88 == V_89 ) ) ) {\r\nV_13 ;\r\nF_10 ( V_45 , V_43 , 14 ) ;\r\n#ifdef F_30\r\nF_25 ( V_47 & ~ 0xe080 , ( unsigned long T_3 * ) V_43 ) ;\r\n#else\r\nF_25 ( V_47 , ( unsigned short T_3 * ) V_43 ) ;\r\n#endif\r\nF_25 ( F_56 () , ( unsigned short T_3 * ) ( V_43 + 2 ) ) ;\r\nF_25 ( V_105 , ( unsigned short T_3 * ) ( V_43 + 4 ) ) ;\r\nF_25 ( V_91 . V_92 ,\r\n( unsigned short T_3 * ) ( V_43 + 6 ) ) ;\r\nF_25 ( V_94 . V_92 ,\r\n( unsigned short T_3 * ) ( V_43 + 0x0a ) ) ;\r\nif ( V_82 . V_84 == V_85 ) {\r\nF_25 ( ( V_91 .\r\nV_92 & 0xf0000 ) >> 4 ,\r\n( unsigned short T_3 * ) ( V_43 + 8 ) ) ;\r\nF_25 ( ( V_94 . V_92 & 0xf0000 ) >> 4 ,\r\n( unsigned short T_3 * ) ( V_43 + 0x0c ) ) ;\r\n} else {\r\nF_25 ( V_91 . V_93 ,\r\n( unsigned short T_3 * ) ( V_43 + 8 ) ) ;\r\nF_25 ( V_94 . V_93 ,\r\n( unsigned short T_3 * ) ( V_43 + 0x0c ) ) ;\r\n}\r\nV_15 ;\r\nV_43 += 0x0e ;\r\n} else {\r\nV_13 ;\r\nF_10 ( V_45 , V_43 , 7 * 4 ) ;\r\n#ifdef F_30\r\nV_47 &= ~ 0xe080 ;\r\nV_47 |= 0xffff0040 ;\r\nV_90 = F_56 () | 0xffff0000 ;\r\nV_105 |= 0xffff0000 ;\r\nV_106 -> V_107 . V_108 &= ~ 0xf8000000 ;\r\nV_106 -> V_107 . V_109 |= 0xffff0000 ;\r\n#endif\r\nif ( F_57 ( V_43 , & V_47 , 7 * 4 ) )\r\nV_38 ;\r\nV_15 ;\r\nV_43 += 0x1c ;\r\n}\r\nV_47 |= V_98 ;\r\nV_90 &= ~ ( V_99 | V_100 ) ;\r\nreturn V_43 ;\r\n}\r\nvoid F_58 ( T_4 V_82 , T_1 T_3 * V_101 )\r\n{\r\nT_1 T_3 * V_43 ;\r\nint V_92 = ( V_96 & 7 ) * 10 , V_103 = 80 - V_92 ;\r\nV_43 = F_55 ( V_82 , V_101 ) ;\r\nV_13 ;\r\nF_10 ( V_45 , V_43 , 80 ) ;\r\nif ( F_57 ( V_43 , V_104 + V_92 , V_103 ) )\r\nV_38 ;\r\nif ( V_92 )\r\nif ( F_57 ( V_43 + V_103 , V_104 , V_92 ) )\r\nV_38 ;\r\nV_15 ;\r\nF_59 () ;\r\n}
