{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536473228920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536473228921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 09 14:07:08 2018 " "Processing started: Sun Sep 09 14:07:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536473228921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536473228921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ip_fifo -c ip_fifo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ip_fifo -c ip_fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536473228921 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ip_fifo_8_1200mv_85c_slow.vo E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/ simulation " "Generated file ip_fifo_8_1200mv_85c_slow.vo in folder \"E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1536473229702 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ip_fifo_8_1200mv_0c_slow.vo E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/ simulation " "Generated file ip_fifo_8_1200mv_0c_slow.vo in folder \"E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1536473229839 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ip_fifo_min_1200mv_0c_fast.vo E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/ simulation " "Generated file ip_fifo_min_1200mv_0c_fast.vo in folder \"E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1536473229983 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ip_fifo.vo E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/ simulation " "Generated file ip_fifo.vo in folder \"E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1536473230128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ip_fifo_8_1200mv_85c_v_slow.sdo E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/ simulation " "Generated file ip_fifo_8_1200mv_85c_v_slow.sdo in folder \"E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1536473230285 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ip_fifo_8_1200mv_0c_v_slow.sdo E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/ simulation " "Generated file ip_fifo_8_1200mv_0c_v_slow.sdo in folder \"E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1536473230446 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ip_fifo_min_1200mv_0c_v_fast.sdo E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/ simulation " "Generated file ip_fifo_min_1200mv_0c_v_fast.sdo in folder \"E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1536473230602 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ip_fifo_v.sdo E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/ simulation " "Generated file ip_fifo_v.sdo in folder \"E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1536473230750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536473230941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 09 14:07:10 2018 " "Processing ended: Sun Sep 09 14:07:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536473230941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536473230941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536473230941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536473230941 ""}
