Real time: Oct/25/2013 11:01:05

Profiler Stats
--------------
Elapsed_time_in_seconds: 0
Elapsed_time_in_minutes: 0
Elapsed_time_in_hours: 0
Elapsed_time_in_days: 0

Virtual_time_in_seconds: 0.22
Virtual_time_in_minutes: 0.00366667
Virtual_time_in_hours:   6.11111e-05
Virtual_time_in_days:    6.11111e-05

Ruby_current_time: 1079
Ruby_start_time: 1
Ruby_cycles: 1078

mbytes_resident: 40.4258
mbytes_total: 101.23
resident_ratio: 0.399344

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

instruction_executed: 16 [ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 16 [ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 1078 [ 1078 1078 1078 1078 1078 1078 1078 1078 1078 1078 1078 1078 1078 1078 1078 1078 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 96
  L1D_cache_total_misses: 96	(100%)
  L1D_cache_total_demand_misses: 96
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 96
  L1D_cache_misses_per_instruction: 96
  L1D_cache_instructions_per_misses: 0.0104167

  L1D_cache_request_type_LD:   64	(66.6667)%
  L1D_cache_request_type_ST:   32	(33.3333)%

  L1D_cache_request_size: [binsize: log2 max: 128 count: 96 average:   128 | standard deviation: 0 | 0 0 0 0 0 0 0 0 96 ]

  L1D_cache_miss_type_LD:   64	(66.6667)%
  L1D_cache_miss_type_ST:   32	(33.3333)%

  L1D_cache_reuse_stats: (0, 0, NAN) (1, 0, NAN) (2, 0, NAN) (3, 0, NAN) (4, 0, NAN) (5, 0, NAN) (6, 0, NAN) (7, 0, NAN) (8, 0, NAN) (9, 0, NAN) 
L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

  L1I_cache_reuse_stats: (0, 0, NAN) (1, 0, NAN) (2, 0, NAN) (3, 0, NAN) (4, 0, NAN) (5, 0, NAN) (6, 0, NAN) (7, 0, NAN) (8, 0, NAN) (9, 0, NAN) 
L2_cache cache stats: 
  L2_cache_total_requests: 96
  L2_cache_total_misses: 96	(100%)
  L2_cache_total_demand_misses: 96
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 96
  L2_cache_misses_per_instruction: 96
  L2_cache_instructions_per_misses: 0.0104167

  L2_cache_request_type_LD:   64	(66.6667)%
  L2_cache_request_type_ST:   32	(33.3333)%

  L2_cache_request_size: [binsize: log2 max: 128 count: 96 average:    48 | standard deviation: 56.8655 | 0 0 0 0 64 0 0 0 32 ]

  L2_cache_miss_type_LD:   64	(66.6667)%
  L2_cache_miss_type_ST:   32	(33.3333)%

  L2_cache_reuse_stats: (0, 0, NAN) (1, 0, NAN) (2, 0, NAN) (3, 0, NAN) (4, 0, NAN) (5, 0, NAN) (6, 0, NAN) (7, 0, NAN) (8, 0, NAN) (9, 0, NAN) 

TBE Queries: 192
Busy TBE Counts: 0
Busy Controller Counts:
L2Cache-0:24  L2Cache-1:24  L2Cache-2:24  L2Cache-3:24  L2Cache-4:24  L2Cache-5:24  L2Cache-6:24  L2Cache-7:24  

L1Cache-0:0  L1Cache-1:48  L1Cache-2:48  L1Cache-3:48  L1Cache-4:48  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  
L1Cache-8:0  L1Cache-9:0  L1Cache-10:0  L1Cache-11:0  L1Cache-12:0  L1Cache-13:0  L1Cache-14:0  L1Cache-15:0  



Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 15 count: 192 average: 3.77083 | standard deviation: 4.08034 | 34 43 32 15 8 8 8 12 4 4 4 4 4 4 4 4 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 16 count: 96 average:   7.5 | standard deviation: 4.21026 | 0 4 7 8 8 8 9 8 12 4 4 4 4 4 4 4 4 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 2 max: 330 count: 96 average: 199.948 | standard deviation: 44.3971 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 1 1 0 1 1 2 0 1 1 2 2 0 1 1 4 0 2 1 3 4 3 2 1 2 1 3 2 2 1 3 1 2 2 3 1 0 2 1 4 3 0 1 0 3 0 0 0 3 0 0 0 1 3 0 0 0 3 0 0 0 3 0 0 0 0 1 0 0 2 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0 1 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 2 max: 330 count: 64 average: 213.266 | standard deviation: 46.3378 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 2 0 0 0 1 2 0 1 0 3 0 1 0 2 1 1 1 0 2 1 2 0 2 0 2 0 1 2 2 1 0 1 0 3 2 0 1 0 3 0 0 0 3 0 0 0 1 3 0 0 0 3 0 0 0 3 0 0 0 0 1 0 0 2 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0 1 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_ST: [binsize: 2 max: 213 count: 32 average: 173.312 | standard deviation: 24.049 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 1 0 0 1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 1 3 2 1 1 0 0 1 2 0 1 1 1 1 0 1 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 2 max: 330 count: 96 average: 199.948 | standard deviation: 44.3971 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 1 1 0 1 1 2 0 1 1 2 2 0 1 1 4 0 2 1 3 4 3 2 1 2 1 3 2 2 1 3 1 2 2 3 1 0 2 1 4 3 0 1 0 3 0 0 0 3 0 0 0 1 3 0 0 0 3 0 0 0 3 0 0 0 0 1 0 0 2 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0 1 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Total_nonPF_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_3_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 0
system_time: 0
page_reclaims: 11959
page_faults: 8
swaps: 0
block_inputs: 14024
block_outputs: 136

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 256
L2_DATA_GX = 0
L1_DATA_GX = 0
L2_DATA_S = 0
L1_DATA_PC = 0
L1_MSG = 64
L2_COHMSG_FWD = 0
L1_DATA_F = 0
L1_DATA_PX = 0
L2_COHMSG_RCL = 0
L2_MSG = 32
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L1_DATA = 128
L1_COHMSG = 0
L1_COHMSG_INVACK = 0
----------------------
total_flits_messages = 480
----------------------

DATA_GX_OW = 0
DATA_PX_C = 0
DATA_PX_D = 0
DATA_GX_C = 0
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:24 full:0 size:[binsize: 1 max: 3 count: 24 average: 2.125 | standard deviation: 0.625543 | 0 3 15 6 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:24 full:0 size:[binsize: 1 max: 4 count: 24 average: 2.20833 | standard deviation: 0.932505 | 0 6 9 7 2 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:24 full:0 size:[binsize: 1 max: 4 count: 24 average: 2.125 | standard deviation: 0.908893 | 0 6 11 5 2 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:24 full:0 size:[binsize: 1 max: 3 count: 24 average: 2.04167 | standard deviation: 0.751809 | 0 6 11 7 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 8, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 9, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 10, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 11, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 12, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 13, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 14, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 15, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 8, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 9, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 10, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 11, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 12, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 13, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 14, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 15, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L2Cache) : [L2Cache]=0 [L1Cache]=36 [Directory]=0 
NI_1 (L2Cache) : [L2Cache]=0 [L1Cache]=36 [Directory]=0 
NI_2 (L2Cache) : [L2Cache]=0 [L1Cache]=36 [Directory]=0 
NI_3 (L2Cache) : [L2Cache]=0 [L1Cache]=36 [Directory]=0 
NI_4 (L2Cache) : [L2Cache]=0 [L1Cache]=36 [Directory]=0 
NI_5 (L2Cache) : [L2Cache]=0 [L1Cache]=36 [Directory]=0 
NI_6 (L2Cache) : [L2Cache]=0 [L1Cache]=36 [Directory]=0 
NI_7 (L2Cache) : [L2Cache]=0 [L1Cache]=36 [Directory]=0 
NI_8 (L1Cache) : [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_9 (L1Cache) : [L2Cache]=48 [L1Cache]=0 [Directory]=0 
NI_10 (L1Cache) : [L2Cache]=48 [L1Cache]=0 [Directory]=0 
NI_11 (L1Cache) : [L2Cache]=48 [L1Cache]=0 [Directory]=0 
NI_12 (L1Cache) : [L2Cache]=48 [L1Cache]=0 [Directory]=0 
NI_13 (L1Cache) : [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_14 (L1Cache) : [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_15 (L1Cache) : [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_16 (L1Cache) : [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L2Cache]=0 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 480
L1_out_flits = 192
L2_out_flits = 288
-------------
Average Link Utilization :: 0.0172036 flits/cycle
total_flits_on_link = 1632
-------------
Total VC Load [0] = 768 flits
Total VC Load [1] = 864 flits
Total VC Load [2] = 0 flits
Total VC Load [3] = 0 flits
-------------
Average VC Load [0] = 0.71243 flits/cycle 
Average VC Load [1] = 0.801484 flits/cycle 
Average VC Load [2] = 0 flits/cycle 
Average VC Load [3] = 0 flits/cycle 
-------------
Average network latency = 22.6833
-------------
Dynamic_Link_Power = 0.671019
Static_Link_Power = 3.91128
Total_Link_Power = 4.5823
Total Link Area = 2.17382e+07 uM^2 
Router Dynamic Power:
       Input buffer: 0.040057, Crossbar: 0.112533, VC allocator: 0, SW allocator: 0.00568387, Clock: 1.03252, Total: 1.19079
Router Static Power:
       Input buffer: 0.974196, Crossbar: 1.31949, VC allocator: 0, SW allocator: 0.00754322, Clock: 0.197854, Total: 2.49909
Router Total Power: 3.68988
Dynamic_Router_Power = 1.19079
Static_Router_Power = 2.49909
Total_Router_Power = 3.68988
Area:
Input buffer: 4.82282e-06, Crossbar: 8.39443e-05, VC allocator: 0, SW allocator: 2.27284e-08

Total_Dynamic_Power = 1.86181
Total_Static_Power = 6.41037
Total_Power = 8.27218
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L2Cache ---
 - Event Counts -
L1_GETS  64
WB_Data  32
L2_Atomic  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  96

 - Transitions -
NP  L1_GETS  64
NP  WB_Data  32
NP  L2_Atomic  0 <-- 

SS  L1_GETS  0 <-- 
SS  WB_Data  0 <-- 
SS  L2_Atomic  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

ISS  L1_GETS  0 <-- 
ISS  Mem_Data  64

IM  Mem_Data  32

IMA  Mem_Data  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  64
L1_WThru  32
L1_Atomic  0
L1_Replacement  0
L1_IdealInv  0
Data  0
Data_Done  64
WBorAtomic  0
WBorAtomic_Done  32

 - Transitions -
I  Load  64
I  L1_WThru  32
I  L1_Atomic  0 <-- 
I  L1_IdealInv  0 <-- 

S  Load  0 <-- 
S  L1_WThru  0 <-- 
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 
S  L1_IdealInv  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  L1_IdealInv  0 <-- 
I_S  Data_Done  64

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  L1_IdealInv  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  WBorAtomic  0 <-- 
I_I  WBorAtomic_Done  32

 --- Directory ---
 - Event Counts -
Fetch  0
Data  0
Memory_Data  0
Memory_Ack  0

 - Transitions -


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 2 count: 12 average: 1.08333 | standard deviation: 0.301511 | 0 11 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 2 count: 12 average: 1.08333 | standard deviation: 0.301511 | 0 11 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 2 count: 12 average: 1.08333 | standard deviation: 0.301511 | 0 11 1 ]
MessageBuffer: [Chip 0 4, L2Cache, responseFromL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 2 count: 12 average: 1.16667 | standard deviation: 0.426401 | 0 10 2 ]
MessageBuffer: [Chip 0 5, L2Cache, responseFromL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 2 count: 12 average: 1.16667 | standard deviation: 0.426401 | 0 10 2 ]
MessageBuffer: [Chip 0 6, L2Cache, responseFromL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 2 count: 12 average:  1.25 | standard deviation: 0.522233 | 0 9 3 ]
MessageBuffer: [Chip 0 7, L2Cache, responseFromL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 5 count: 12 average: 1.91667 | standard deviation: 1.3817 | 0 7 2 1 1 1 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 4, L2Cache, L1RequestToL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 5, L2Cache, L1RequestToL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 6, L2Cache, L1RequestToL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 7, L2Cache, L1RequestToL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:24 full:0 size:[binsize: 1 max: 16 count: 24 average: 7.16667 | standard deviation: 4.51086 | 0 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:24 full:0 size:[binsize: 1 max: 16 count: 24 average: 7.16667 | standard deviation: 4.51086 | 0 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:24 full:0 size:[binsize: 1 max: 16 count: 24 average: 7.16667 | standard deviation: 4.51086 | 0 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:24 full:0 size:[binsize: 1 max: 16 count: 24 average: 7.125 | standard deviation: 4.50603 | 0 2 2 2 2 2 2 3 1 1 1 1 1 1 1 1 1 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 8, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 9, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 10, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 11, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 12, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 13, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 14, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 15, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:24 full:0 size:[binsize: 1 max: 1 count: 24 average:     1 | standard deviation: 0 | 0 24 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:24 full:0 size:[binsize: 1 max: 1 count: 24 average:     1 | standard deviation: 0 | 0 24 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:24 full:0 size:[binsize: 1 max: 1 count: 24 average:     1 | standard deviation: 0 | 0 24 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:24 full:0 size:[binsize: 1 max: 1 count: 24 average:     1 | standard deviation: 0 | 0 24 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 8, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 9, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 10, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 11, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 12, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 13, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 14, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 15, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
ruby_n_accesses[global_load] = 64
ruby_n_accesses[global_store] = 32
ruby_n_accesses[global_atomic] = 0
ruby_n_accesses[local_load] = 0
ruby_n_accesses[local_store] = 0
ruby_n_mem_accesses[global_load] = 64
ruby_n_mem_accesses[global_store] = 32
ruby_n_mem_accesses[global_atomic] = 0
ruby_n_mem_accesses[local_load] = 0
ruby_n_mem_accesses[local_store] = 0
ruby_stall[ruby_unready] = 0
ruby_stall[mshrs_hit_full] = 0
ruby_stall[mshrs_miss_full] = 0
ruby_stall[mshr_write_to_pending] = 0
ruby_stall[mshr_same_warp_second_W] = 0
ruby_stall[mshr_same_warp_WR] = 0
ruby_stall[mshr_diff_warp_RWR] = 0
