
tdse-tpf_1-03.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f04  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  08005018  08005018  00006018  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053b0  080053b0  000071d4  2**0
                  CONTENTS
  4 .ARM          00000008  080053b0  080053b0  000063b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080053b8  080053b8  000071d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053b8  080053b8  000063b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080053bc  080053bc  000063bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080053c0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e8  200001d4  08005594  000071d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003bc  08005594  000073bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000071d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000082c0  00000000  00000000  000071fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000188c  00000000  00000000  0000f4bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f8  00000000  00000000  00010d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000608  00000000  00000000  00011548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000181bf  00000000  00000000  00011b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009c9f  00000000  00000000  00029d0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088ea9  00000000  00000000  000339ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bc857  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ecc  00000000  00000000  000bc89c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000bf768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08004ffc 	.word	0x08004ffc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08004ffc 	.word	0x08004ffc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a8c:	f000 fb46 	bl	800111c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a90:	f000 f808 	bl	8000aa4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a94:	f000 f8c4 	bl	8000c20 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a98:	f000 f898 	bl	8000bcc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000a9c:	f000 f858 	bl	8000b50 <MX_ADC1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <main+0x18>

08000aa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b094      	sub	sp, #80	@ 0x50
 8000aa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aaa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000aae:	2228      	movs	r2, #40	@ 0x28
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f002 fb77 	bl	80031a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
 8000ac0:	605a      	str	r2, [r3, #4]
 8000ac2:	609a      	str	r2, [r3, #8]
 8000ac4:	60da      	str	r2, [r3, #12]
 8000ac6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]
 8000ad0:	609a      	str	r2, [r3, #8]
 8000ad2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000adc:	2310      	movs	r3, #16
 8000ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000af0:	4618      	mov	r0, r3
 8000af2:	f001 f853 	bl	8001b9c <HAL_RCC_OscConfig>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000afc:	f000 f93a 	bl	8000d74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b00:	230f      	movs	r3, #15
 8000b02:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b04:	2302      	movs	r3, #2
 8000b06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b10:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b12:	2300      	movs	r3, #0
 8000b14:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b16:	f107 0314 	add.w	r3, r7, #20
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f001 fabf 	bl	80020a0 <HAL_RCC_ClockConfig>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000b28:	f000 f924 	bl	8000d74 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000b30:	2300      	movs	r3, #0
 8000b32:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b34:	1d3b      	adds	r3, r7, #4
 8000b36:	4618      	mov	r0, r3
 8000b38:	f001 fc40 	bl	80023bc <HAL_RCCEx_PeriphCLKConfig>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000b42:	f000 f917 	bl	8000d74 <Error_Handler>
  }
}
 8000b46:	bf00      	nop
 8000b48:	3750      	adds	r7, #80	@ 0x50
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
	...

08000b50 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b56:	1d3b      	adds	r3, r7, #4
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b60:	4b18      	ldr	r3, [pc, #96]	@ (8000bc4 <MX_ADC1_Init+0x74>)
 8000b62:	4a19      	ldr	r2, [pc, #100]	@ (8000bc8 <MX_ADC1_Init+0x78>)
 8000b64:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b66:	4b17      	ldr	r3, [pc, #92]	@ (8000bc4 <MX_ADC1_Init+0x74>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b6c:	4b15      	ldr	r3, [pc, #84]	@ (8000bc4 <MX_ADC1_Init+0x74>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b72:	4b14      	ldr	r3, [pc, #80]	@ (8000bc4 <MX_ADC1_Init+0x74>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b78:	4b12      	ldr	r3, [pc, #72]	@ (8000bc4 <MX_ADC1_Init+0x74>)
 8000b7a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000b7e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b80:	4b10      	ldr	r3, [pc, #64]	@ (8000bc4 <MX_ADC1_Init+0x74>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000b86:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc4 <MX_ADC1_Init+0x74>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b8c:	480d      	ldr	r0, [pc, #52]	@ (8000bc4 <MX_ADC1_Init+0x74>)
 8000b8e:	f000 fb27 	bl	80011e0 <HAL_ADC_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000b98:	f000 f8ec 	bl	8000d74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ba8:	1d3b      	adds	r3, r7, #4
 8000baa:	4619      	mov	r1, r3
 8000bac:	4805      	ldr	r0, [pc, #20]	@ (8000bc4 <MX_ADC1_Init+0x74>)
 8000bae:	f000 fbef 	bl	8001390 <HAL_ADC_ConfigChannel>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000bb8:	f000 f8dc 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bbc:	bf00      	nop
 8000bbe:	3710      	adds	r7, #16
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	200001f0 	.word	0x200001f0
 8000bc8:	40012400 	.word	0x40012400

08000bcc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bd0:	4b11      	ldr	r3, [pc, #68]	@ (8000c18 <MX_USART2_UART_Init+0x4c>)
 8000bd2:	4a12      	ldr	r2, [pc, #72]	@ (8000c1c <MX_USART2_UART_Init+0x50>)
 8000bd4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bd6:	4b10      	ldr	r3, [pc, #64]	@ (8000c18 <MX_USART2_UART_Init+0x4c>)
 8000bd8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bdc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bde:	4b0e      	ldr	r3, [pc, #56]	@ (8000c18 <MX_USART2_UART_Init+0x4c>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000be4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c18 <MX_USART2_UART_Init+0x4c>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bea:	4b0b      	ldr	r3, [pc, #44]	@ (8000c18 <MX_USART2_UART_Init+0x4c>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bf0:	4b09      	ldr	r3, [pc, #36]	@ (8000c18 <MX_USART2_UART_Init+0x4c>)
 8000bf2:	220c      	movs	r2, #12
 8000bf4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bf6:	4b08      	ldr	r3, [pc, #32]	@ (8000c18 <MX_USART2_UART_Init+0x4c>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bfc:	4b06      	ldr	r3, [pc, #24]	@ (8000c18 <MX_USART2_UART_Init+0x4c>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c02:	4805      	ldr	r0, [pc, #20]	@ (8000c18 <MX_USART2_UART_Init+0x4c>)
 8000c04:	f001 fc90 	bl	8002528 <HAL_UART_Init>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c0e:	f000 f8b1 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20000220 	.word	0x20000220
 8000c1c:	40004400 	.word	0x40004400

08000c20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b088      	sub	sp, #32
 8000c24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c26:	f107 0310 	add.w	r3, r7, #16
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	601a      	str	r2, [r3, #0]
 8000c2e:	605a      	str	r2, [r3, #4]
 8000c30:	609a      	str	r2, [r3, #8]
 8000c32:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c34:	4b4a      	ldr	r3, [pc, #296]	@ (8000d60 <MX_GPIO_Init+0x140>)
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	4a49      	ldr	r2, [pc, #292]	@ (8000d60 <MX_GPIO_Init+0x140>)
 8000c3a:	f043 0310 	orr.w	r3, r3, #16
 8000c3e:	6193      	str	r3, [r2, #24]
 8000c40:	4b47      	ldr	r3, [pc, #284]	@ (8000d60 <MX_GPIO_Init+0x140>)
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	f003 0310 	and.w	r3, r3, #16
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c4c:	4b44      	ldr	r3, [pc, #272]	@ (8000d60 <MX_GPIO_Init+0x140>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	4a43      	ldr	r2, [pc, #268]	@ (8000d60 <MX_GPIO_Init+0x140>)
 8000c52:	f043 0320 	orr.w	r3, r3, #32
 8000c56:	6193      	str	r3, [r2, #24]
 8000c58:	4b41      	ldr	r3, [pc, #260]	@ (8000d60 <MX_GPIO_Init+0x140>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	f003 0320 	and.w	r3, r3, #32
 8000c60:	60bb      	str	r3, [r7, #8]
 8000c62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c64:	4b3e      	ldr	r3, [pc, #248]	@ (8000d60 <MX_GPIO_Init+0x140>)
 8000c66:	699b      	ldr	r3, [r3, #24]
 8000c68:	4a3d      	ldr	r2, [pc, #244]	@ (8000d60 <MX_GPIO_Init+0x140>)
 8000c6a:	f043 0304 	orr.w	r3, r3, #4
 8000c6e:	6193      	str	r3, [r2, #24]
 8000c70:	4b3b      	ldr	r3, [pc, #236]	@ (8000d60 <MX_GPIO_Init+0x140>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	f003 0304 	and.w	r3, r3, #4
 8000c78:	607b      	str	r3, [r7, #4]
 8000c7a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7c:	4b38      	ldr	r3, [pc, #224]	@ (8000d60 <MX_GPIO_Init+0x140>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	4a37      	ldr	r2, [pc, #220]	@ (8000d60 <MX_GPIO_Init+0x140>)
 8000c82:	f043 0308 	orr.w	r3, r3, #8
 8000c86:	6193      	str	r3, [r2, #24]
 8000c88:	4b35      	ldr	r3, [pc, #212]	@ (8000d60 <MX_GPIO_Init+0x140>)
 8000c8a:	699b      	ldr	r3, [r3, #24]
 8000c8c:	f003 0308 	and.w	r3, r3, #8
 8000c90:	603b      	str	r3, [r7, #0]
 8000c92:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|D12_Pin|D11_Pin|D7_Pin
 8000c94:	2200      	movs	r2, #0
 8000c96:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8000c9a:	4832      	ldr	r0, [pc, #200]	@ (8000d64 <MX_GPIO_Init+0x144>)
 8000c9c:	f000 ff44 	bl	8001b28 <HAL_GPIO_WritePin>
                          |D8_Pin|D2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|LED_CL_Pin|D5_Pin|D4_Pin
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	f241 4170 	movw	r1, #5232	@ 0x1470
 8000ca6:	4830      	ldr	r0, [pc, #192]	@ (8000d68 <MX_GPIO_Init+0x148>)
 8000ca8:	f000 ff3e 	bl	8001b28 <HAL_GPIO_WritePin>
                          |D10_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_YELLOW_Pin|D9_Pin|LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8000cb2:	482e      	ldr	r0, [pc, #184]	@ (8000d6c <MX_GPIO_Init+0x14c>)
 8000cb4:	f000 ff38 	bl	8001b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cb8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cbe:	4b2c      	ldr	r3, [pc, #176]	@ (8000d70 <MX_GPIO_Init+0x150>)
 8000cc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cc6:	f107 0310 	add.w	r3, r7, #16
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4827      	ldr	r0, [pc, #156]	@ (8000d6c <MX_GPIO_Init+0x14c>)
 8000cce:	f000 fda7 	bl	8001820 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin D12_Pin D11_Pin D7_Pin
                           D8_Pin D2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|D12_Pin|D11_Pin|D7_Pin
 8000cd2:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000cd6:	613b      	str	r3, [r7, #16]
                          |D8_Pin|D2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce4:	f107 0310 	add.w	r3, r7, #16
 8000ce8:	4619      	mov	r1, r3
 8000cea:	481e      	ldr	r0, [pc, #120]	@ (8000d64 <MX_GPIO_Init+0x144>)
 8000cec:	f000 fd98 	bl	8001820 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin LED_CL_Pin D5_Pin D4_Pin
                           D10_Pin */
  GPIO_InitStruct.Pin = D6_Pin|LED_CL_Pin|D5_Pin|D4_Pin
 8000cf0:	f241 4370 	movw	r3, #5232	@ 0x1470
 8000cf4:	613b      	str	r3, [r7, #16]
                          |D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d02:	f107 0310 	add.w	r3, r7, #16
 8000d06:	4619      	mov	r1, r3
 8000d08:	4817      	ldr	r0, [pc, #92]	@ (8000d68 <MX_GPIO_Init+0x148>)
 8000d0a:	f000 fd89 	bl	8001820 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_BTN_Pin ENT_BTN_Pin NEXT_BTN_Pin */
  GPIO_InitStruct.Pin = ESC_BTN_Pin|ENT_BTN_Pin|NEXT_BTN_Pin;
 8000d0e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000d12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d14:	2300      	movs	r3, #0
 8000d16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d1c:	f107 0310 	add.w	r3, r7, #16
 8000d20:	4619      	mov	r1, r3
 8000d22:	4811      	ldr	r0, [pc, #68]	@ (8000d68 <MX_GPIO_Init+0x148>)
 8000d24:	f000 fd7c 	bl	8001820 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_YELLOW_Pin D9_Pin LED_GREEN_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_YELLOW_Pin|D9_Pin|LED_GREEN_Pin|LED_RED_Pin;
 8000d28:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8000d2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d32:	2300      	movs	r3, #0
 8000d34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d36:	2302      	movs	r3, #2
 8000d38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d3a:	f107 0310 	add.w	r3, r7, #16
 8000d3e:	4619      	mov	r1, r3
 8000d40:	480a      	ldr	r0, [pc, #40]	@ (8000d6c <MX_GPIO_Init+0x14c>)
 8000d42:	f000 fd6d 	bl	8001820 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d46:	2200      	movs	r2, #0
 8000d48:	2100      	movs	r1, #0
 8000d4a:	2028      	movs	r0, #40	@ 0x28
 8000d4c:	f000 fd31 	bl	80017b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d50:	2028      	movs	r0, #40	@ 0x28
 8000d52:	f000 fd4a 	bl	80017ea <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d56:	bf00      	nop
 8000d58:	3720      	adds	r7, #32
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	40021000 	.word	0x40021000
 8000d64:	40010800 	.word	0x40010800
 8000d68:	40010c00 	.word	0x40010c00
 8000d6c:	40011000 	.word	0x40011000
 8000d70:	10110000 	.word	0x10110000

08000d74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d78:	b672      	cpsid	i
}
 8000d7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d7c:	bf00      	nop
 8000d7e:	e7fd      	b.n	8000d7c <Error_Handler+0x8>

08000d80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d86:	4b15      	ldr	r3, [pc, #84]	@ (8000ddc <HAL_MspInit+0x5c>)
 8000d88:	699b      	ldr	r3, [r3, #24]
 8000d8a:	4a14      	ldr	r2, [pc, #80]	@ (8000ddc <HAL_MspInit+0x5c>)
 8000d8c:	f043 0301 	orr.w	r3, r3, #1
 8000d90:	6193      	str	r3, [r2, #24]
 8000d92:	4b12      	ldr	r3, [pc, #72]	@ (8000ddc <HAL_MspInit+0x5c>)
 8000d94:	699b      	ldr	r3, [r3, #24]
 8000d96:	f003 0301 	and.w	r3, r3, #1
 8000d9a:	60bb      	str	r3, [r7, #8]
 8000d9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ddc <HAL_MspInit+0x5c>)
 8000da0:	69db      	ldr	r3, [r3, #28]
 8000da2:	4a0e      	ldr	r2, [pc, #56]	@ (8000ddc <HAL_MspInit+0x5c>)
 8000da4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000da8:	61d3      	str	r3, [r2, #28]
 8000daa:	4b0c      	ldr	r3, [pc, #48]	@ (8000ddc <HAL_MspInit+0x5c>)
 8000dac:	69db      	ldr	r3, [r3, #28]
 8000dae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000db2:	607b      	str	r3, [r7, #4]
 8000db4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000db6:	4b0a      	ldr	r3, [pc, #40]	@ (8000de0 <HAL_MspInit+0x60>)
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000dc2:	60fb      	str	r3, [r7, #12]
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	4a04      	ldr	r2, [pc, #16]	@ (8000de0 <HAL_MspInit+0x60>)
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	3714      	adds	r7, #20
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bc80      	pop	{r7}
 8000dda:	4770      	bx	lr
 8000ddc:	40021000 	.word	0x40021000
 8000de0:	40010000 	.word	0x40010000

08000de4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b088      	sub	sp, #32
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dec:	f107 0310 	add.w	r3, r7, #16
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4a14      	ldr	r2, [pc, #80]	@ (8000e50 <HAL_ADC_MspInit+0x6c>)
 8000e00:	4293      	cmp	r3, r2
 8000e02:	d121      	bne.n	8000e48 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e04:	4b13      	ldr	r3, [pc, #76]	@ (8000e54 <HAL_ADC_MspInit+0x70>)
 8000e06:	699b      	ldr	r3, [r3, #24]
 8000e08:	4a12      	ldr	r2, [pc, #72]	@ (8000e54 <HAL_ADC_MspInit+0x70>)
 8000e0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e0e:	6193      	str	r3, [r2, #24]
 8000e10:	4b10      	ldr	r3, [pc, #64]	@ (8000e54 <HAL_ADC_MspInit+0x70>)
 8000e12:	699b      	ldr	r3, [r3, #24]
 8000e14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e1c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e54 <HAL_ADC_MspInit+0x70>)
 8000e1e:	699b      	ldr	r3, [r3, #24]
 8000e20:	4a0c      	ldr	r2, [pc, #48]	@ (8000e54 <HAL_ADC_MspInit+0x70>)
 8000e22:	f043 0304 	orr.w	r3, r3, #4
 8000e26:	6193      	str	r3, [r2, #24]
 8000e28:	4b0a      	ldr	r3, [pc, #40]	@ (8000e54 <HAL_ADC_MspInit+0x70>)
 8000e2a:	699b      	ldr	r3, [r3, #24]
 8000e2c:	f003 0304 	and.w	r3, r3, #4
 8000e30:	60bb      	str	r3, [r7, #8]
 8000e32:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e34:	2301      	movs	r3, #1
 8000e36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e38:	2303      	movs	r3, #3
 8000e3a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3c:	f107 0310 	add.w	r3, r7, #16
 8000e40:	4619      	mov	r1, r3
 8000e42:	4805      	ldr	r0, [pc, #20]	@ (8000e58 <HAL_ADC_MspInit+0x74>)
 8000e44:	f000 fcec 	bl	8001820 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000e48:	bf00      	nop
 8000e4a:	3720      	adds	r7, #32
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	40012400 	.word	0x40012400
 8000e54:	40021000 	.word	0x40021000
 8000e58:	40010800 	.word	0x40010800

08000e5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b088      	sub	sp, #32
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e64:	f107 0310 	add.w	r3, r7, #16
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
 8000e70:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4a15      	ldr	r2, [pc, #84]	@ (8000ecc <HAL_UART_MspInit+0x70>)
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	d123      	bne.n	8000ec4 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e7c:	4b14      	ldr	r3, [pc, #80]	@ (8000ed0 <HAL_UART_MspInit+0x74>)
 8000e7e:	69db      	ldr	r3, [r3, #28]
 8000e80:	4a13      	ldr	r2, [pc, #76]	@ (8000ed0 <HAL_UART_MspInit+0x74>)
 8000e82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e86:	61d3      	str	r3, [r2, #28]
 8000e88:	4b11      	ldr	r3, [pc, #68]	@ (8000ed0 <HAL_UART_MspInit+0x74>)
 8000e8a:	69db      	ldr	r3, [r3, #28]
 8000e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e90:	60fb      	str	r3, [r7, #12]
 8000e92:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e94:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed0 <HAL_UART_MspInit+0x74>)
 8000e96:	699b      	ldr	r3, [r3, #24]
 8000e98:	4a0d      	ldr	r2, [pc, #52]	@ (8000ed0 <HAL_UART_MspInit+0x74>)
 8000e9a:	f043 0304 	orr.w	r3, r3, #4
 8000e9e:	6193      	str	r3, [r2, #24]
 8000ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed0 <HAL_UART_MspInit+0x74>)
 8000ea2:	699b      	ldr	r3, [r3, #24]
 8000ea4:	f003 0304 	and.w	r3, r3, #4
 8000ea8:	60bb      	str	r3, [r7, #8]
 8000eaa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000eac:	230c      	movs	r3, #12
 8000eae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb8:	f107 0310 	add.w	r3, r7, #16
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4805      	ldr	r0, [pc, #20]	@ (8000ed4 <HAL_UART_MspInit+0x78>)
 8000ec0:	f000 fcae 	bl	8001820 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000ec4:	bf00      	nop
 8000ec6:	3720      	adds	r7, #32
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	40004400 	.word	0x40004400
 8000ed0:	40021000 	.word	0x40021000
 8000ed4:	40010800 	.word	0x40010800

08000ed8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000edc:	bf00      	nop
 8000ede:	e7fd      	b.n	8000edc <NMI_Handler+0x4>

08000ee0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ee4:	bf00      	nop
 8000ee6:	e7fd      	b.n	8000ee4 <HardFault_Handler+0x4>

08000ee8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eec:	bf00      	nop
 8000eee:	e7fd      	b.n	8000eec <MemManage_Handler+0x4>

08000ef0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ef4:	bf00      	nop
 8000ef6:	e7fd      	b.n	8000ef4 <BusFault_Handler+0x4>

08000ef8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000efc:	bf00      	nop
 8000efe:	e7fd      	b.n	8000efc <UsageFault_Handler+0x4>

08000f00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f04:	bf00      	nop
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bc80      	pop	{r7}
 8000f0a:	4770      	bx	lr

08000f0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f10:	bf00      	nop
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bc80      	pop	{r7}
 8000f16:	4770      	bx	lr

08000f18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bc80      	pop	{r7}
 8000f22:	4770      	bx	lr

08000f24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f28:	f000 f93e 	bl	80011a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000f34:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000f38:	f000 fe0e 	bl	8001b58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f3c:	bf00      	nop
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  return 1;
 8000f44:	2301      	movs	r3, #1
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bc80      	pop	{r7}
 8000f4c:	4770      	bx	lr

08000f4e <_kill>:

int _kill(int pid, int sig)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b082      	sub	sp, #8
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
 8000f56:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f58:	f002 f978 	bl	800324c <__errno>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2216      	movs	r2, #22
 8000f60:	601a      	str	r2, [r3, #0]
  return -1;
 8000f62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <_exit>:

void _exit (int status)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b082      	sub	sp, #8
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f76:	f04f 31ff 	mov.w	r1, #4294967295
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	f7ff ffe7 	bl	8000f4e <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f80:	bf00      	nop
 8000f82:	e7fd      	b.n	8000f80 <_exit+0x12>

08000f84 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f90:	2300      	movs	r3, #0
 8000f92:	617b      	str	r3, [r7, #20]
 8000f94:	e00a      	b.n	8000fac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f96:	f3af 8000 	nop.w
 8000f9a:	4601      	mov	r1, r0
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	1c5a      	adds	r2, r3, #1
 8000fa0:	60ba      	str	r2, [r7, #8]
 8000fa2:	b2ca      	uxtb	r2, r1
 8000fa4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	617b      	str	r3, [r7, #20]
 8000fac:	697a      	ldr	r2, [r7, #20]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	dbf0      	blt.n	8000f96 <_read+0x12>
  }

  return len;
 8000fb4:	687b      	ldr	r3, [r7, #4]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3718      	adds	r7, #24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b086      	sub	sp, #24
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	60f8      	str	r0, [r7, #12]
 8000fc6:	60b9      	str	r1, [r7, #8]
 8000fc8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fca:	2300      	movs	r3, #0
 8000fcc:	617b      	str	r3, [r7, #20]
 8000fce:	e009      	b.n	8000fe4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	1c5a      	adds	r2, r3, #1
 8000fd4:	60ba      	str	r2, [r7, #8]
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	617b      	str	r3, [r7, #20]
 8000fe4:	697a      	ldr	r2, [r7, #20]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	dbf1      	blt.n	8000fd0 <_write+0x12>
  }
  return len;
 8000fec:	687b      	ldr	r3, [r7, #4]
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3718      	adds	r7, #24
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <_close>:

int _close(int file)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ffe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001002:	4618      	mov	r0, r3
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	bc80      	pop	{r7}
 800100a:	4770      	bx	lr

0800100c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800101c:	605a      	str	r2, [r3, #4]
  return 0;
 800101e:	2300      	movs	r3, #0
}
 8001020:	4618      	mov	r0, r3
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	bc80      	pop	{r7}
 8001028:	4770      	bx	lr

0800102a <_isatty>:

int _isatty(int file)
{
 800102a:	b480      	push	{r7}
 800102c:	b083      	sub	sp, #12
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001032:	2301      	movs	r3, #1
}
 8001034:	4618      	mov	r0, r3
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	bc80      	pop	{r7}
 800103c:	4770      	bx	lr

0800103e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800103e:	b480      	push	{r7}
 8001040:	b085      	sub	sp, #20
 8001042:	af00      	add	r7, sp, #0
 8001044:	60f8      	str	r0, [r7, #12]
 8001046:	60b9      	str	r1, [r7, #8]
 8001048:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800104a:	2300      	movs	r3, #0
}
 800104c:	4618      	mov	r0, r3
 800104e:	3714      	adds	r7, #20
 8001050:	46bd      	mov	sp, r7
 8001052:	bc80      	pop	{r7}
 8001054:	4770      	bx	lr
	...

08001058 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b086      	sub	sp, #24
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001060:	4a14      	ldr	r2, [pc, #80]	@ (80010b4 <_sbrk+0x5c>)
 8001062:	4b15      	ldr	r3, [pc, #84]	@ (80010b8 <_sbrk+0x60>)
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800106c:	4b13      	ldr	r3, [pc, #76]	@ (80010bc <_sbrk+0x64>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d102      	bne.n	800107a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001074:	4b11      	ldr	r3, [pc, #68]	@ (80010bc <_sbrk+0x64>)
 8001076:	4a12      	ldr	r2, [pc, #72]	@ (80010c0 <_sbrk+0x68>)
 8001078:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800107a:	4b10      	ldr	r3, [pc, #64]	@ (80010bc <_sbrk+0x64>)
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4413      	add	r3, r2
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	429a      	cmp	r2, r3
 8001086:	d207      	bcs.n	8001098 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001088:	f002 f8e0 	bl	800324c <__errno>
 800108c:	4603      	mov	r3, r0
 800108e:	220c      	movs	r2, #12
 8001090:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001092:	f04f 33ff 	mov.w	r3, #4294967295
 8001096:	e009      	b.n	80010ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001098:	4b08      	ldr	r3, [pc, #32]	@ (80010bc <_sbrk+0x64>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800109e:	4b07      	ldr	r3, [pc, #28]	@ (80010bc <_sbrk+0x64>)
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4413      	add	r3, r2
 80010a6:	4a05      	ldr	r2, [pc, #20]	@ (80010bc <_sbrk+0x64>)
 80010a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010aa:	68fb      	ldr	r3, [r7, #12]
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3718      	adds	r7, #24
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	20005000 	.word	0x20005000
 80010b8:	00000400 	.word	0x00000400
 80010bc:	20000268 	.word	0x20000268
 80010c0:	200003c0 	.word	0x200003c0

080010c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr

080010d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010d0:	f7ff fff8 	bl	80010c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010d4:	480b      	ldr	r0, [pc, #44]	@ (8001104 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80010d6:	490c      	ldr	r1, [pc, #48]	@ (8001108 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80010d8:	4a0c      	ldr	r2, [pc, #48]	@ (800110c <LoopFillZerobss+0x16>)
  movs r3, #0
 80010da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010dc:	e002      	b.n	80010e4 <LoopCopyDataInit>

080010de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010e2:	3304      	adds	r3, #4

080010e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010e8:	d3f9      	bcc.n	80010de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ea:	4a09      	ldr	r2, [pc, #36]	@ (8001110 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80010ec:	4c09      	ldr	r4, [pc, #36]	@ (8001114 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010f0:	e001      	b.n	80010f6 <LoopFillZerobss>

080010f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010f4:	3204      	adds	r2, #4

080010f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010f8:	d3fb      	bcc.n	80010f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010fa:	f002 f8ad 	bl	8003258 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010fe:	f7ff fcc3 	bl	8000a88 <main>
  bx lr
 8001102:	4770      	bx	lr
  ldr r0, =_sdata
 8001104:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001108:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800110c:	080053c0 	.word	0x080053c0
  ldr r2, =_sbss
 8001110:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001114:	200003bc 	.word	0x200003bc

08001118 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001118:	e7fe      	b.n	8001118 <ADC1_2_IRQHandler>
	...

0800111c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001120:	4b08      	ldr	r3, [pc, #32]	@ (8001144 <HAL_Init+0x28>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a07      	ldr	r2, [pc, #28]	@ (8001144 <HAL_Init+0x28>)
 8001126:	f043 0310 	orr.w	r3, r3, #16
 800112a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800112c:	2003      	movs	r0, #3
 800112e:	f000 fb35 	bl	800179c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001132:	2000      	movs	r0, #0
 8001134:	f000 f808 	bl	8001148 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001138:	f7ff fe22 	bl	8000d80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800113c:	2300      	movs	r3, #0
}
 800113e:	4618      	mov	r0, r3
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	40022000 	.word	0x40022000

08001148 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001150:	4b12      	ldr	r3, [pc, #72]	@ (800119c <HAL_InitTick+0x54>)
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	4b12      	ldr	r3, [pc, #72]	@ (80011a0 <HAL_InitTick+0x58>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	4619      	mov	r1, r3
 800115a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800115e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001162:	fbb2 f3f3 	udiv	r3, r2, r3
 8001166:	4618      	mov	r0, r3
 8001168:	f000 fb4d 	bl	8001806 <HAL_SYSTICK_Config>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e00e      	b.n	8001194 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b0f      	cmp	r3, #15
 800117a:	d80a      	bhi.n	8001192 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800117c:	2200      	movs	r2, #0
 800117e:	6879      	ldr	r1, [r7, #4]
 8001180:	f04f 30ff 	mov.w	r0, #4294967295
 8001184:	f000 fb15 	bl	80017b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001188:	4a06      	ldr	r2, [pc, #24]	@ (80011a4 <HAL_InitTick+0x5c>)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800118e:	2300      	movs	r3, #0
 8001190:	e000      	b.n	8001194 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
}
 8001194:	4618      	mov	r0, r3
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20000000 	.word	0x20000000
 80011a0:	20000008 	.word	0x20000008
 80011a4:	20000004 	.word	0x20000004

080011a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011ac:	4b05      	ldr	r3, [pc, #20]	@ (80011c4 <HAL_IncTick+0x1c>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	461a      	mov	r2, r3
 80011b2:	4b05      	ldr	r3, [pc, #20]	@ (80011c8 <HAL_IncTick+0x20>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4413      	add	r3, r2
 80011b8:	4a03      	ldr	r2, [pc, #12]	@ (80011c8 <HAL_IncTick+0x20>)
 80011ba:	6013      	str	r3, [r2, #0]
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	bc80      	pop	{r7}
 80011c2:	4770      	bx	lr
 80011c4:	20000008 	.word	0x20000008
 80011c8:	2000026c 	.word	0x2000026c

080011cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  return uwTick;
 80011d0:	4b02      	ldr	r3, [pc, #8]	@ (80011dc <HAL_GetTick+0x10>)
 80011d2:	681b      	ldr	r3, [r3, #0]
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bc80      	pop	{r7}
 80011da:	4770      	bx	lr
 80011dc:	2000026c 	.word	0x2000026c

080011e0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b086      	sub	sp, #24
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011e8:	2300      	movs	r3, #0
 80011ea:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80011ec:	2300      	movs	r3, #0
 80011ee:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80011f0:	2300      	movs	r3, #0
 80011f2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80011f4:	2300      	movs	r3, #0
 80011f6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d101      	bne.n	8001202 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
 8001200:	e0be      	b.n	8001380 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800120c:	2b00      	cmp	r3, #0
 800120e:	d109      	bne.n	8001224 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2200      	movs	r2, #0
 8001214:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2200      	movs	r2, #0
 800121a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f7ff fde0 	bl	8000de4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001224:	6878      	ldr	r0, [r7, #4]
 8001226:	f000 f9ab 	bl	8001580 <ADC_ConversionStop_Disable>
 800122a:	4603      	mov	r3, r0
 800122c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001232:	f003 0310 	and.w	r3, r3, #16
 8001236:	2b00      	cmp	r3, #0
 8001238:	f040 8099 	bne.w	800136e <HAL_ADC_Init+0x18e>
 800123c:	7dfb      	ldrb	r3, [r7, #23]
 800123e:	2b00      	cmp	r3, #0
 8001240:	f040 8095 	bne.w	800136e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001248:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800124c:	f023 0302 	bic.w	r3, r3, #2
 8001250:	f043 0202 	orr.w	r2, r3, #2
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001260:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	7b1b      	ldrb	r3, [r3, #12]
 8001266:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001268:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800126a:	68ba      	ldr	r2, [r7, #8]
 800126c:	4313      	orrs	r3, r2
 800126e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001278:	d003      	beq.n	8001282 <HAL_ADC_Init+0xa2>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	2b01      	cmp	r3, #1
 8001280:	d102      	bne.n	8001288 <HAL_ADC_Init+0xa8>
 8001282:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001286:	e000      	b.n	800128a <HAL_ADC_Init+0xaa>
 8001288:	2300      	movs	r3, #0
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	4313      	orrs	r3, r2
 800128e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	7d1b      	ldrb	r3, [r3, #20]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d119      	bne.n	80012cc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	7b1b      	ldrb	r3, [r3, #12]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d109      	bne.n	80012b4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	3b01      	subs	r3, #1
 80012a6:	035a      	lsls	r2, r3, #13
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80012b0:	613b      	str	r3, [r7, #16]
 80012b2:	e00b      	b.n	80012cc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012b8:	f043 0220 	orr.w	r2, r3, #32
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012c4:	f043 0201 	orr.w	r2, r3, #1
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	430a      	orrs	r2, r1
 80012de:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	689a      	ldr	r2, [r3, #8]
 80012e6:	4b28      	ldr	r3, [pc, #160]	@ (8001388 <HAL_ADC_Init+0x1a8>)
 80012e8:	4013      	ands	r3, r2
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	6812      	ldr	r2, [r2, #0]
 80012ee:	68b9      	ldr	r1, [r7, #8]
 80012f0:	430b      	orrs	r3, r1
 80012f2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80012fc:	d003      	beq.n	8001306 <HAL_ADC_Init+0x126>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	2b01      	cmp	r3, #1
 8001304:	d104      	bne.n	8001310 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	691b      	ldr	r3, [r3, #16]
 800130a:	3b01      	subs	r3, #1
 800130c:	051b      	lsls	r3, r3, #20
 800130e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001316:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	68fa      	ldr	r2, [r7, #12]
 8001320:	430a      	orrs	r2, r1
 8001322:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	689a      	ldr	r2, [r3, #8]
 800132a:	4b18      	ldr	r3, [pc, #96]	@ (800138c <HAL_ADC_Init+0x1ac>)
 800132c:	4013      	ands	r3, r2
 800132e:	68ba      	ldr	r2, [r7, #8]
 8001330:	429a      	cmp	r2, r3
 8001332:	d10b      	bne.n	800134c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2200      	movs	r2, #0
 8001338:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800133e:	f023 0303 	bic.w	r3, r3, #3
 8001342:	f043 0201 	orr.w	r2, r3, #1
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800134a:	e018      	b.n	800137e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001350:	f023 0312 	bic.w	r3, r3, #18
 8001354:	f043 0210 	orr.w	r2, r3, #16
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001360:	f043 0201 	orr.w	r2, r3, #1
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800136c:	e007      	b.n	800137e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001372:	f043 0210 	orr.w	r2, r3, #16
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800137e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001380:	4618      	mov	r0, r3
 8001382:	3718      	adds	r7, #24
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	ffe1f7fd 	.word	0xffe1f7fd
 800138c:	ff1f0efe 	.word	0xff1f0efe

08001390 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800139a:	2300      	movs	r3, #0
 800139c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800139e:	2300      	movs	r3, #0
 80013a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d101      	bne.n	80013b0 <HAL_ADC_ConfigChannel+0x20>
 80013ac:	2302      	movs	r3, #2
 80013ae:	e0dc      	b.n	800156a <HAL_ADC_ConfigChannel+0x1da>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2201      	movs	r2, #1
 80013b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	2b06      	cmp	r3, #6
 80013be:	d81c      	bhi.n	80013fa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	685a      	ldr	r2, [r3, #4]
 80013ca:	4613      	mov	r3, r2
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	4413      	add	r3, r2
 80013d0:	3b05      	subs	r3, #5
 80013d2:	221f      	movs	r2, #31
 80013d4:	fa02 f303 	lsl.w	r3, r2, r3
 80013d8:	43db      	mvns	r3, r3
 80013da:	4019      	ands	r1, r3
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	6818      	ldr	r0, [r3, #0]
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	685a      	ldr	r2, [r3, #4]
 80013e4:	4613      	mov	r3, r2
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	4413      	add	r3, r2
 80013ea:	3b05      	subs	r3, #5
 80013ec:	fa00 f203 	lsl.w	r2, r0, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	430a      	orrs	r2, r1
 80013f6:	635a      	str	r2, [r3, #52]	@ 0x34
 80013f8:	e03c      	b.n	8001474 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	2b0c      	cmp	r3, #12
 8001400:	d81c      	bhi.n	800143c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	685a      	ldr	r2, [r3, #4]
 800140c:	4613      	mov	r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	4413      	add	r3, r2
 8001412:	3b23      	subs	r3, #35	@ 0x23
 8001414:	221f      	movs	r2, #31
 8001416:	fa02 f303 	lsl.w	r3, r2, r3
 800141a:	43db      	mvns	r3, r3
 800141c:	4019      	ands	r1, r3
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	6818      	ldr	r0, [r3, #0]
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	685a      	ldr	r2, [r3, #4]
 8001426:	4613      	mov	r3, r2
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	4413      	add	r3, r2
 800142c:	3b23      	subs	r3, #35	@ 0x23
 800142e:	fa00 f203 	lsl.w	r2, r0, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	430a      	orrs	r2, r1
 8001438:	631a      	str	r2, [r3, #48]	@ 0x30
 800143a:	e01b      	b.n	8001474 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685a      	ldr	r2, [r3, #4]
 8001446:	4613      	mov	r3, r2
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	4413      	add	r3, r2
 800144c:	3b41      	subs	r3, #65	@ 0x41
 800144e:	221f      	movs	r2, #31
 8001450:	fa02 f303 	lsl.w	r3, r2, r3
 8001454:	43db      	mvns	r3, r3
 8001456:	4019      	ands	r1, r3
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	6818      	ldr	r0, [r3, #0]
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685a      	ldr	r2, [r3, #4]
 8001460:	4613      	mov	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	4413      	add	r3, r2
 8001466:	3b41      	subs	r3, #65	@ 0x41
 8001468:	fa00 f203 	lsl.w	r2, r0, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	430a      	orrs	r2, r1
 8001472:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2b09      	cmp	r3, #9
 800147a:	d91c      	bls.n	80014b6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	68d9      	ldr	r1, [r3, #12]
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	4613      	mov	r3, r2
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	4413      	add	r3, r2
 800148c:	3b1e      	subs	r3, #30
 800148e:	2207      	movs	r2, #7
 8001490:	fa02 f303 	lsl.w	r3, r2, r3
 8001494:	43db      	mvns	r3, r3
 8001496:	4019      	ands	r1, r3
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	6898      	ldr	r0, [r3, #8]
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4613      	mov	r3, r2
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	4413      	add	r3, r2
 80014a6:	3b1e      	subs	r3, #30
 80014a8:	fa00 f203 	lsl.w	r2, r0, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	430a      	orrs	r2, r1
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	e019      	b.n	80014ea <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	6919      	ldr	r1, [r3, #16]
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4613      	mov	r3, r2
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	4413      	add	r3, r2
 80014c6:	2207      	movs	r2, #7
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	43db      	mvns	r3, r3
 80014ce:	4019      	ands	r1, r3
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	6898      	ldr	r0, [r3, #8]
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4613      	mov	r3, r2
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	4413      	add	r3, r2
 80014de:	fa00 f203 	lsl.w	r2, r0, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	430a      	orrs	r2, r1
 80014e8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2b10      	cmp	r3, #16
 80014f0:	d003      	beq.n	80014fa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80014f6:	2b11      	cmp	r3, #17
 80014f8:	d132      	bne.n	8001560 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a1d      	ldr	r2, [pc, #116]	@ (8001574 <HAL_ADC_ConfigChannel+0x1e4>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d125      	bne.n	8001550 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d126      	bne.n	8001560 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	689a      	ldr	r2, [r3, #8]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001520:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2b10      	cmp	r3, #16
 8001528:	d11a      	bne.n	8001560 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800152a:	4b13      	ldr	r3, [pc, #76]	@ (8001578 <HAL_ADC_ConfigChannel+0x1e8>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a13      	ldr	r2, [pc, #76]	@ (800157c <HAL_ADC_ConfigChannel+0x1ec>)
 8001530:	fba2 2303 	umull	r2, r3, r2, r3
 8001534:	0c9a      	lsrs	r2, r3, #18
 8001536:	4613      	mov	r3, r2
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	4413      	add	r3, r2
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001540:	e002      	b.n	8001548 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	3b01      	subs	r3, #1
 8001546:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d1f9      	bne.n	8001542 <HAL_ADC_ConfigChannel+0x1b2>
 800154e:	e007      	b.n	8001560 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001554:	f043 0220 	orr.w	r2, r3, #32
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2200      	movs	r2, #0
 8001564:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001568:	7bfb      	ldrb	r3, [r7, #15]
}
 800156a:	4618      	mov	r0, r3
 800156c:	3714      	adds	r7, #20
 800156e:	46bd      	mov	sp, r7
 8001570:	bc80      	pop	{r7}
 8001572:	4770      	bx	lr
 8001574:	40012400 	.word	0x40012400
 8001578:	20000000 	.word	0x20000000
 800157c:	431bde83 	.word	0x431bde83

08001580 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001588:	2300      	movs	r3, #0
 800158a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	2b01      	cmp	r3, #1
 8001598:	d12e      	bne.n	80015f8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	689a      	ldr	r2, [r3, #8]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f022 0201 	bic.w	r2, r2, #1
 80015a8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80015aa:	f7ff fe0f 	bl	80011cc <HAL_GetTick>
 80015ae:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80015b0:	e01b      	b.n	80015ea <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80015b2:	f7ff fe0b 	bl	80011cc <HAL_GetTick>
 80015b6:	4602      	mov	r2, r0
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d914      	bls.n	80015ea <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d10d      	bne.n	80015ea <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015d2:	f043 0210 	orr.w	r2, r3, #16
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015de:	f043 0201 	orr.w	r2, r3, #1
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e007      	b.n	80015fa <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	f003 0301 	and.w	r3, r3, #1
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d0dc      	beq.n	80015b2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
	...

08001604 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f003 0307 	and.w	r3, r3, #7
 8001612:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001614:	4b0c      	ldr	r3, [pc, #48]	@ (8001648 <__NVIC_SetPriorityGrouping+0x44>)
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800161a:	68ba      	ldr	r2, [r7, #8]
 800161c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001620:	4013      	ands	r3, r2
 8001622:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800162c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001630:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001634:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001636:	4a04      	ldr	r2, [pc, #16]	@ (8001648 <__NVIC_SetPriorityGrouping+0x44>)
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	60d3      	str	r3, [r2, #12]
}
 800163c:	bf00      	nop
 800163e:	3714      	adds	r7, #20
 8001640:	46bd      	mov	sp, r7
 8001642:	bc80      	pop	{r7}
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	e000ed00 	.word	0xe000ed00

0800164c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001650:	4b04      	ldr	r3, [pc, #16]	@ (8001664 <__NVIC_GetPriorityGrouping+0x18>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	0a1b      	lsrs	r3, r3, #8
 8001656:	f003 0307 	and.w	r3, r3, #7
}
 800165a:	4618      	mov	r0, r3
 800165c:	46bd      	mov	sp, r7
 800165e:	bc80      	pop	{r7}
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	4603      	mov	r3, r0
 8001670:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001676:	2b00      	cmp	r3, #0
 8001678:	db0b      	blt.n	8001692 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	f003 021f 	and.w	r2, r3, #31
 8001680:	4906      	ldr	r1, [pc, #24]	@ (800169c <__NVIC_EnableIRQ+0x34>)
 8001682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001686:	095b      	lsrs	r3, r3, #5
 8001688:	2001      	movs	r0, #1
 800168a:	fa00 f202 	lsl.w	r2, r0, r2
 800168e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr
 800169c:	e000e100 	.word	0xe000e100

080016a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	6039      	str	r1, [r7, #0]
 80016aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	db0a      	blt.n	80016ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	b2da      	uxtb	r2, r3
 80016b8:	490c      	ldr	r1, [pc, #48]	@ (80016ec <__NVIC_SetPriority+0x4c>)
 80016ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016be:	0112      	lsls	r2, r2, #4
 80016c0:	b2d2      	uxtb	r2, r2
 80016c2:	440b      	add	r3, r1
 80016c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016c8:	e00a      	b.n	80016e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	b2da      	uxtb	r2, r3
 80016ce:	4908      	ldr	r1, [pc, #32]	@ (80016f0 <__NVIC_SetPriority+0x50>)
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	f003 030f 	and.w	r3, r3, #15
 80016d6:	3b04      	subs	r3, #4
 80016d8:	0112      	lsls	r2, r2, #4
 80016da:	b2d2      	uxtb	r2, r2
 80016dc:	440b      	add	r3, r1
 80016de:	761a      	strb	r2, [r3, #24]
}
 80016e0:	bf00      	nop
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bc80      	pop	{r7}
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	e000e100 	.word	0xe000e100
 80016f0:	e000ed00 	.word	0xe000ed00

080016f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b089      	sub	sp, #36	@ 0x24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	60f8      	str	r0, [r7, #12]
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	f003 0307 	and.w	r3, r3, #7
 8001706:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	f1c3 0307 	rsb	r3, r3, #7
 800170e:	2b04      	cmp	r3, #4
 8001710:	bf28      	it	cs
 8001712:	2304      	movcs	r3, #4
 8001714:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	3304      	adds	r3, #4
 800171a:	2b06      	cmp	r3, #6
 800171c:	d902      	bls.n	8001724 <NVIC_EncodePriority+0x30>
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	3b03      	subs	r3, #3
 8001722:	e000      	b.n	8001726 <NVIC_EncodePriority+0x32>
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001728:	f04f 32ff 	mov.w	r2, #4294967295
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	fa02 f303 	lsl.w	r3, r2, r3
 8001732:	43da      	mvns	r2, r3
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	401a      	ands	r2, r3
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800173c:	f04f 31ff 	mov.w	r1, #4294967295
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	fa01 f303 	lsl.w	r3, r1, r3
 8001746:	43d9      	mvns	r1, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800174c:	4313      	orrs	r3, r2
         );
}
 800174e:	4618      	mov	r0, r3
 8001750:	3724      	adds	r7, #36	@ 0x24
 8001752:	46bd      	mov	sp, r7
 8001754:	bc80      	pop	{r7}
 8001756:	4770      	bx	lr

08001758 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3b01      	subs	r3, #1
 8001764:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001768:	d301      	bcc.n	800176e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800176a:	2301      	movs	r3, #1
 800176c:	e00f      	b.n	800178e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800176e:	4a0a      	ldr	r2, [pc, #40]	@ (8001798 <SysTick_Config+0x40>)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	3b01      	subs	r3, #1
 8001774:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001776:	210f      	movs	r1, #15
 8001778:	f04f 30ff 	mov.w	r0, #4294967295
 800177c:	f7ff ff90 	bl	80016a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001780:	4b05      	ldr	r3, [pc, #20]	@ (8001798 <SysTick_Config+0x40>)
 8001782:	2200      	movs	r2, #0
 8001784:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001786:	4b04      	ldr	r3, [pc, #16]	@ (8001798 <SysTick_Config+0x40>)
 8001788:	2207      	movs	r2, #7
 800178a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	e000e010 	.word	0xe000e010

0800179c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f7ff ff2d 	bl	8001604 <__NVIC_SetPriorityGrouping>
}
 80017aa:	bf00      	nop
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b086      	sub	sp, #24
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	4603      	mov	r3, r0
 80017ba:	60b9      	str	r1, [r7, #8]
 80017bc:	607a      	str	r2, [r7, #4]
 80017be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017c4:	f7ff ff42 	bl	800164c <__NVIC_GetPriorityGrouping>
 80017c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	68b9      	ldr	r1, [r7, #8]
 80017ce:	6978      	ldr	r0, [r7, #20]
 80017d0:	f7ff ff90 	bl	80016f4 <NVIC_EncodePriority>
 80017d4:	4602      	mov	r2, r0
 80017d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017da:	4611      	mov	r1, r2
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff ff5f 	bl	80016a0 <__NVIC_SetPriority>
}
 80017e2:	bf00      	nop
 80017e4:	3718      	adds	r7, #24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b082      	sub	sp, #8
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	4603      	mov	r3, r0
 80017f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff ff35 	bl	8001668 <__NVIC_EnableIRQ>
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	b082      	sub	sp, #8
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f7ff ffa2 	bl	8001758 <SysTick_Config>
 8001814:	4603      	mov	r3, r0
}
 8001816:	4618      	mov	r0, r3
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
	...

08001820 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001820:	b480      	push	{r7}
 8001822:	b08b      	sub	sp, #44	@ 0x2c
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800182a:	2300      	movs	r3, #0
 800182c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800182e:	2300      	movs	r3, #0
 8001830:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001832:	e169      	b.n	8001b08 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001834:	2201      	movs	r2, #1
 8001836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001838:	fa02 f303 	lsl.w	r3, r2, r3
 800183c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	69fa      	ldr	r2, [r7, #28]
 8001844:	4013      	ands	r3, r2
 8001846:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001848:	69ba      	ldr	r2, [r7, #24]
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	429a      	cmp	r2, r3
 800184e:	f040 8158 	bne.w	8001b02 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	4a9a      	ldr	r2, [pc, #616]	@ (8001ac0 <HAL_GPIO_Init+0x2a0>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d05e      	beq.n	800191a <HAL_GPIO_Init+0xfa>
 800185c:	4a98      	ldr	r2, [pc, #608]	@ (8001ac0 <HAL_GPIO_Init+0x2a0>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d875      	bhi.n	800194e <HAL_GPIO_Init+0x12e>
 8001862:	4a98      	ldr	r2, [pc, #608]	@ (8001ac4 <HAL_GPIO_Init+0x2a4>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d058      	beq.n	800191a <HAL_GPIO_Init+0xfa>
 8001868:	4a96      	ldr	r2, [pc, #600]	@ (8001ac4 <HAL_GPIO_Init+0x2a4>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d86f      	bhi.n	800194e <HAL_GPIO_Init+0x12e>
 800186e:	4a96      	ldr	r2, [pc, #600]	@ (8001ac8 <HAL_GPIO_Init+0x2a8>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d052      	beq.n	800191a <HAL_GPIO_Init+0xfa>
 8001874:	4a94      	ldr	r2, [pc, #592]	@ (8001ac8 <HAL_GPIO_Init+0x2a8>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d869      	bhi.n	800194e <HAL_GPIO_Init+0x12e>
 800187a:	4a94      	ldr	r2, [pc, #592]	@ (8001acc <HAL_GPIO_Init+0x2ac>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d04c      	beq.n	800191a <HAL_GPIO_Init+0xfa>
 8001880:	4a92      	ldr	r2, [pc, #584]	@ (8001acc <HAL_GPIO_Init+0x2ac>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d863      	bhi.n	800194e <HAL_GPIO_Init+0x12e>
 8001886:	4a92      	ldr	r2, [pc, #584]	@ (8001ad0 <HAL_GPIO_Init+0x2b0>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d046      	beq.n	800191a <HAL_GPIO_Init+0xfa>
 800188c:	4a90      	ldr	r2, [pc, #576]	@ (8001ad0 <HAL_GPIO_Init+0x2b0>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d85d      	bhi.n	800194e <HAL_GPIO_Init+0x12e>
 8001892:	2b12      	cmp	r3, #18
 8001894:	d82a      	bhi.n	80018ec <HAL_GPIO_Init+0xcc>
 8001896:	2b12      	cmp	r3, #18
 8001898:	d859      	bhi.n	800194e <HAL_GPIO_Init+0x12e>
 800189a:	a201      	add	r2, pc, #4	@ (adr r2, 80018a0 <HAL_GPIO_Init+0x80>)
 800189c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018a0:	0800191b 	.word	0x0800191b
 80018a4:	080018f5 	.word	0x080018f5
 80018a8:	08001907 	.word	0x08001907
 80018ac:	08001949 	.word	0x08001949
 80018b0:	0800194f 	.word	0x0800194f
 80018b4:	0800194f 	.word	0x0800194f
 80018b8:	0800194f 	.word	0x0800194f
 80018bc:	0800194f 	.word	0x0800194f
 80018c0:	0800194f 	.word	0x0800194f
 80018c4:	0800194f 	.word	0x0800194f
 80018c8:	0800194f 	.word	0x0800194f
 80018cc:	0800194f 	.word	0x0800194f
 80018d0:	0800194f 	.word	0x0800194f
 80018d4:	0800194f 	.word	0x0800194f
 80018d8:	0800194f 	.word	0x0800194f
 80018dc:	0800194f 	.word	0x0800194f
 80018e0:	0800194f 	.word	0x0800194f
 80018e4:	080018fd 	.word	0x080018fd
 80018e8:	08001911 	.word	0x08001911
 80018ec:	4a79      	ldr	r2, [pc, #484]	@ (8001ad4 <HAL_GPIO_Init+0x2b4>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d013      	beq.n	800191a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018f2:	e02c      	b.n	800194e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	623b      	str	r3, [r7, #32]
          break;
 80018fa:	e029      	b.n	8001950 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	3304      	adds	r3, #4
 8001902:	623b      	str	r3, [r7, #32]
          break;
 8001904:	e024      	b.n	8001950 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	68db      	ldr	r3, [r3, #12]
 800190a:	3308      	adds	r3, #8
 800190c:	623b      	str	r3, [r7, #32]
          break;
 800190e:	e01f      	b.n	8001950 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	330c      	adds	r3, #12
 8001916:	623b      	str	r3, [r7, #32]
          break;
 8001918:	e01a      	b.n	8001950 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d102      	bne.n	8001928 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001922:	2304      	movs	r3, #4
 8001924:	623b      	str	r3, [r7, #32]
          break;
 8001926:	e013      	b.n	8001950 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d105      	bne.n	800193c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001930:	2308      	movs	r3, #8
 8001932:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	69fa      	ldr	r2, [r7, #28]
 8001938:	611a      	str	r2, [r3, #16]
          break;
 800193a:	e009      	b.n	8001950 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800193c:	2308      	movs	r3, #8
 800193e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	69fa      	ldr	r2, [r7, #28]
 8001944:	615a      	str	r2, [r3, #20]
          break;
 8001946:	e003      	b.n	8001950 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001948:	2300      	movs	r3, #0
 800194a:	623b      	str	r3, [r7, #32]
          break;
 800194c:	e000      	b.n	8001950 <HAL_GPIO_Init+0x130>
          break;
 800194e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	2bff      	cmp	r3, #255	@ 0xff
 8001954:	d801      	bhi.n	800195a <HAL_GPIO_Init+0x13a>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	e001      	b.n	800195e <HAL_GPIO_Init+0x13e>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	3304      	adds	r3, #4
 800195e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001960:	69bb      	ldr	r3, [r7, #24]
 8001962:	2bff      	cmp	r3, #255	@ 0xff
 8001964:	d802      	bhi.n	800196c <HAL_GPIO_Init+0x14c>
 8001966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	e002      	b.n	8001972 <HAL_GPIO_Init+0x152>
 800196c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800196e:	3b08      	subs	r3, #8
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	210f      	movs	r1, #15
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	fa01 f303 	lsl.w	r3, r1, r3
 8001980:	43db      	mvns	r3, r3
 8001982:	401a      	ands	r2, r3
 8001984:	6a39      	ldr	r1, [r7, #32]
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	fa01 f303 	lsl.w	r3, r1, r3
 800198c:	431a      	orrs	r2, r3
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800199a:	2b00      	cmp	r3, #0
 800199c:	f000 80b1 	beq.w	8001b02 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019a0:	4b4d      	ldr	r3, [pc, #308]	@ (8001ad8 <HAL_GPIO_Init+0x2b8>)
 80019a2:	699b      	ldr	r3, [r3, #24]
 80019a4:	4a4c      	ldr	r2, [pc, #304]	@ (8001ad8 <HAL_GPIO_Init+0x2b8>)
 80019a6:	f043 0301 	orr.w	r3, r3, #1
 80019aa:	6193      	str	r3, [r2, #24]
 80019ac:	4b4a      	ldr	r3, [pc, #296]	@ (8001ad8 <HAL_GPIO_Init+0x2b8>)
 80019ae:	699b      	ldr	r3, [r3, #24]
 80019b0:	f003 0301 	and.w	r3, r3, #1
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80019b8:	4a48      	ldr	r2, [pc, #288]	@ (8001adc <HAL_GPIO_Init+0x2bc>)
 80019ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019bc:	089b      	lsrs	r3, r3, #2
 80019be:	3302      	adds	r3, #2
 80019c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80019c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c8:	f003 0303 	and.w	r3, r3, #3
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	220f      	movs	r2, #15
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	43db      	mvns	r3, r3
 80019d6:	68fa      	ldr	r2, [r7, #12]
 80019d8:	4013      	ands	r3, r2
 80019da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	4a40      	ldr	r2, [pc, #256]	@ (8001ae0 <HAL_GPIO_Init+0x2c0>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d013      	beq.n	8001a0c <HAL_GPIO_Init+0x1ec>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	4a3f      	ldr	r2, [pc, #252]	@ (8001ae4 <HAL_GPIO_Init+0x2c4>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d00d      	beq.n	8001a08 <HAL_GPIO_Init+0x1e8>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	4a3e      	ldr	r2, [pc, #248]	@ (8001ae8 <HAL_GPIO_Init+0x2c8>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d007      	beq.n	8001a04 <HAL_GPIO_Init+0x1e4>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	4a3d      	ldr	r2, [pc, #244]	@ (8001aec <HAL_GPIO_Init+0x2cc>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d101      	bne.n	8001a00 <HAL_GPIO_Init+0x1e0>
 80019fc:	2303      	movs	r3, #3
 80019fe:	e006      	b.n	8001a0e <HAL_GPIO_Init+0x1ee>
 8001a00:	2304      	movs	r3, #4
 8001a02:	e004      	b.n	8001a0e <HAL_GPIO_Init+0x1ee>
 8001a04:	2302      	movs	r3, #2
 8001a06:	e002      	b.n	8001a0e <HAL_GPIO_Init+0x1ee>
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e000      	b.n	8001a0e <HAL_GPIO_Init+0x1ee>
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a10:	f002 0203 	and.w	r2, r2, #3
 8001a14:	0092      	lsls	r2, r2, #2
 8001a16:	4093      	lsls	r3, r2
 8001a18:	68fa      	ldr	r2, [r7, #12]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a1e:	492f      	ldr	r1, [pc, #188]	@ (8001adc <HAL_GPIO_Init+0x2bc>)
 8001a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a22:	089b      	lsrs	r3, r3, #2
 8001a24:	3302      	adds	r3, #2
 8001a26:	68fa      	ldr	r2, [r7, #12]
 8001a28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d006      	beq.n	8001a46 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a38:	4b2d      	ldr	r3, [pc, #180]	@ (8001af0 <HAL_GPIO_Init+0x2d0>)
 8001a3a:	689a      	ldr	r2, [r3, #8]
 8001a3c:	492c      	ldr	r1, [pc, #176]	@ (8001af0 <HAL_GPIO_Init+0x2d0>)
 8001a3e:	69bb      	ldr	r3, [r7, #24]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	608b      	str	r3, [r1, #8]
 8001a44:	e006      	b.n	8001a54 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a46:	4b2a      	ldr	r3, [pc, #168]	@ (8001af0 <HAL_GPIO_Init+0x2d0>)
 8001a48:	689a      	ldr	r2, [r3, #8]
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	43db      	mvns	r3, r3
 8001a4e:	4928      	ldr	r1, [pc, #160]	@ (8001af0 <HAL_GPIO_Init+0x2d0>)
 8001a50:	4013      	ands	r3, r2
 8001a52:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d006      	beq.n	8001a6e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a60:	4b23      	ldr	r3, [pc, #140]	@ (8001af0 <HAL_GPIO_Init+0x2d0>)
 8001a62:	68da      	ldr	r2, [r3, #12]
 8001a64:	4922      	ldr	r1, [pc, #136]	@ (8001af0 <HAL_GPIO_Init+0x2d0>)
 8001a66:	69bb      	ldr	r3, [r7, #24]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	60cb      	str	r3, [r1, #12]
 8001a6c:	e006      	b.n	8001a7c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a6e:	4b20      	ldr	r3, [pc, #128]	@ (8001af0 <HAL_GPIO_Init+0x2d0>)
 8001a70:	68da      	ldr	r2, [r3, #12]
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	43db      	mvns	r3, r3
 8001a76:	491e      	ldr	r1, [pc, #120]	@ (8001af0 <HAL_GPIO_Init+0x2d0>)
 8001a78:	4013      	ands	r3, r2
 8001a7a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d006      	beq.n	8001a96 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a88:	4b19      	ldr	r3, [pc, #100]	@ (8001af0 <HAL_GPIO_Init+0x2d0>)
 8001a8a:	685a      	ldr	r2, [r3, #4]
 8001a8c:	4918      	ldr	r1, [pc, #96]	@ (8001af0 <HAL_GPIO_Init+0x2d0>)
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	604b      	str	r3, [r1, #4]
 8001a94:	e006      	b.n	8001aa4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a96:	4b16      	ldr	r3, [pc, #88]	@ (8001af0 <HAL_GPIO_Init+0x2d0>)
 8001a98:	685a      	ldr	r2, [r3, #4]
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	4914      	ldr	r1, [pc, #80]	@ (8001af0 <HAL_GPIO_Init+0x2d0>)
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d021      	beq.n	8001af4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8001af0 <HAL_GPIO_Init+0x2d0>)
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	490e      	ldr	r1, [pc, #56]	@ (8001af0 <HAL_GPIO_Init+0x2d0>)
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	600b      	str	r3, [r1, #0]
 8001abc:	e021      	b.n	8001b02 <HAL_GPIO_Init+0x2e2>
 8001abe:	bf00      	nop
 8001ac0:	10320000 	.word	0x10320000
 8001ac4:	10310000 	.word	0x10310000
 8001ac8:	10220000 	.word	0x10220000
 8001acc:	10210000 	.word	0x10210000
 8001ad0:	10120000 	.word	0x10120000
 8001ad4:	10110000 	.word	0x10110000
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	40010000 	.word	0x40010000
 8001ae0:	40010800 	.word	0x40010800
 8001ae4:	40010c00 	.word	0x40010c00
 8001ae8:	40011000 	.word	0x40011000
 8001aec:	40011400 	.word	0x40011400
 8001af0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001af4:	4b0b      	ldr	r3, [pc, #44]	@ (8001b24 <HAL_GPIO_Init+0x304>)
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	43db      	mvns	r3, r3
 8001afc:	4909      	ldr	r1, [pc, #36]	@ (8001b24 <HAL_GPIO_Init+0x304>)
 8001afe:	4013      	ands	r3, r2
 8001b00:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b04:	3301      	adds	r3, #1
 8001b06:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	f47f ae8e 	bne.w	8001834 <HAL_GPIO_Init+0x14>
  }
}
 8001b18:	bf00      	nop
 8001b1a:	bf00      	nop
 8001b1c:	372c      	adds	r7, #44	@ 0x2c
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr
 8001b24:	40010400 	.word	0x40010400

08001b28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	460b      	mov	r3, r1
 8001b32:	807b      	strh	r3, [r7, #2]
 8001b34:	4613      	mov	r3, r2
 8001b36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b38:	787b      	ldrb	r3, [r7, #1]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d003      	beq.n	8001b46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b3e:	887a      	ldrh	r2, [r7, #2]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b44:	e003      	b.n	8001b4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b46:	887b      	ldrh	r3, [r7, #2]
 8001b48:	041a      	lsls	r2, r3, #16
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	611a      	str	r2, [r3, #16]
}
 8001b4e:	bf00      	nop
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bc80      	pop	{r7}
 8001b56:	4770      	bx	lr

08001b58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001b62:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b64:	695a      	ldr	r2, [r3, #20]
 8001b66:	88fb      	ldrh	r3, [r7, #6]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d006      	beq.n	8001b7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b6e:	4a05      	ldr	r2, [pc, #20]	@ (8001b84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b70:	88fb      	ldrh	r3, [r7, #6]
 8001b72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b74:	88fb      	ldrh	r3, [r7, #6]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f000 f806 	bl	8001b88 <HAL_GPIO_EXTI_Callback>
  }
}
 8001b7c:	bf00      	nop
 8001b7e:	3708      	adds	r7, #8
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40010400 	.word	0x40010400

08001b88 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4603      	mov	r3, r0
 8001b90:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001b92:	bf00      	nop
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr

08001b9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b086      	sub	sp, #24
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d101      	bne.n	8001bae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e272      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	f000 8087 	beq.w	8001cca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bbc:	4b92      	ldr	r3, [pc, #584]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f003 030c 	and.w	r3, r3, #12
 8001bc4:	2b04      	cmp	r3, #4
 8001bc6:	d00c      	beq.n	8001be2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001bc8:	4b8f      	ldr	r3, [pc, #572]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f003 030c 	and.w	r3, r3, #12
 8001bd0:	2b08      	cmp	r3, #8
 8001bd2:	d112      	bne.n	8001bfa <HAL_RCC_OscConfig+0x5e>
 8001bd4:	4b8c      	ldr	r3, [pc, #560]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001be0:	d10b      	bne.n	8001bfa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001be2:	4b89      	ldr	r3, [pc, #548]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d06c      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x12c>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d168      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e24c      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c02:	d106      	bne.n	8001c12 <HAL_RCC_OscConfig+0x76>
 8001c04:	4b80      	ldr	r3, [pc, #512]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a7f      	ldr	r2, [pc, #508]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001c0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c0e:	6013      	str	r3, [r2, #0]
 8001c10:	e02e      	b.n	8001c70 <HAL_RCC_OscConfig+0xd4>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d10c      	bne.n	8001c34 <HAL_RCC_OscConfig+0x98>
 8001c1a:	4b7b      	ldr	r3, [pc, #492]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a7a      	ldr	r2, [pc, #488]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001c20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c24:	6013      	str	r3, [r2, #0]
 8001c26:	4b78      	ldr	r3, [pc, #480]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a77      	ldr	r2, [pc, #476]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001c2c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c30:	6013      	str	r3, [r2, #0]
 8001c32:	e01d      	b.n	8001c70 <HAL_RCC_OscConfig+0xd4>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c3c:	d10c      	bne.n	8001c58 <HAL_RCC_OscConfig+0xbc>
 8001c3e:	4b72      	ldr	r3, [pc, #456]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a71      	ldr	r2, [pc, #452]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001c44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c48:	6013      	str	r3, [r2, #0]
 8001c4a:	4b6f      	ldr	r3, [pc, #444]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a6e      	ldr	r2, [pc, #440]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001c50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c54:	6013      	str	r3, [r2, #0]
 8001c56:	e00b      	b.n	8001c70 <HAL_RCC_OscConfig+0xd4>
 8001c58:	4b6b      	ldr	r3, [pc, #428]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a6a      	ldr	r2, [pc, #424]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001c5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c62:	6013      	str	r3, [r2, #0]
 8001c64:	4b68      	ldr	r3, [pc, #416]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a67      	ldr	r2, [pc, #412]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001c6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c6e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d013      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c78:	f7ff faa8 	bl	80011cc <HAL_GetTick>
 8001c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c7e:	e008      	b.n	8001c92 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c80:	f7ff faa4 	bl	80011cc <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	2b64      	cmp	r3, #100	@ 0x64
 8001c8c:	d901      	bls.n	8001c92 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e200      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c92:	4b5d      	ldr	r3, [pc, #372]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d0f0      	beq.n	8001c80 <HAL_RCC_OscConfig+0xe4>
 8001c9e:	e014      	b.n	8001cca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca0:	f7ff fa94 	bl	80011cc <HAL_GetTick>
 8001ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ca6:	e008      	b.n	8001cba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ca8:	f7ff fa90 	bl	80011cc <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	2b64      	cmp	r3, #100	@ 0x64
 8001cb4:	d901      	bls.n	8001cba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e1ec      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cba:	4b53      	ldr	r3, [pc, #332]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d1f0      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x10c>
 8001cc6:	e000      	b.n	8001cca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0302 	and.w	r3, r3, #2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d063      	beq.n	8001d9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cd6:	4b4c      	ldr	r3, [pc, #304]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f003 030c 	and.w	r3, r3, #12
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d00b      	beq.n	8001cfa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ce2:	4b49      	ldr	r3, [pc, #292]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f003 030c 	and.w	r3, r3, #12
 8001cea:	2b08      	cmp	r3, #8
 8001cec:	d11c      	bne.n	8001d28 <HAL_RCC_OscConfig+0x18c>
 8001cee:	4b46      	ldr	r3, [pc, #280]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d116      	bne.n	8001d28 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cfa:	4b43      	ldr	r3, [pc, #268]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d005      	beq.n	8001d12 <HAL_RCC_OscConfig+0x176>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	691b      	ldr	r3, [r3, #16]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d001      	beq.n	8001d12 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e1c0      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d12:	4b3d      	ldr	r3, [pc, #244]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	695b      	ldr	r3, [r3, #20]
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	4939      	ldr	r1, [pc, #228]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001d22:	4313      	orrs	r3, r2
 8001d24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d26:	e03a      	b.n	8001d9e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d020      	beq.n	8001d72 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d30:	4b36      	ldr	r3, [pc, #216]	@ (8001e0c <HAL_RCC_OscConfig+0x270>)
 8001d32:	2201      	movs	r2, #1
 8001d34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d36:	f7ff fa49 	bl	80011cc <HAL_GetTick>
 8001d3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d3c:	e008      	b.n	8001d50 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d3e:	f7ff fa45 	bl	80011cc <HAL_GetTick>
 8001d42:	4602      	mov	r2, r0
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d901      	bls.n	8001d50 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e1a1      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d50:	4b2d      	ldr	r3, [pc, #180]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0302 	and.w	r3, r3, #2
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d0f0      	beq.n	8001d3e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d5c:	4b2a      	ldr	r3, [pc, #168]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	00db      	lsls	r3, r3, #3
 8001d6a:	4927      	ldr	r1, [pc, #156]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	600b      	str	r3, [r1, #0]
 8001d70:	e015      	b.n	8001d9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d72:	4b26      	ldr	r3, [pc, #152]	@ (8001e0c <HAL_RCC_OscConfig+0x270>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d78:	f7ff fa28 	bl	80011cc <HAL_GetTick>
 8001d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d7e:	e008      	b.n	8001d92 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d80:	f7ff fa24 	bl	80011cc <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e180      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d92:	4b1d      	ldr	r3, [pc, #116]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d1f0      	bne.n	8001d80 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0308 	and.w	r3, r3, #8
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d03a      	beq.n	8001e20 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	699b      	ldr	r3, [r3, #24]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d019      	beq.n	8001de6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001db2:	4b17      	ldr	r3, [pc, #92]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001db4:	2201      	movs	r2, #1
 8001db6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001db8:	f7ff fa08 	bl	80011cc <HAL_GetTick>
 8001dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dbe:	e008      	b.n	8001dd2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dc0:	f7ff fa04 	bl	80011cc <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d901      	bls.n	8001dd2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	e160      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8001e08 <HAL_RCC_OscConfig+0x26c>)
 8001dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd6:	f003 0302 	and.w	r3, r3, #2
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d0f0      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001dde:	2001      	movs	r0, #1
 8001de0:	f000 face 	bl	8002380 <RCC_Delay>
 8001de4:	e01c      	b.n	8001e20 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001de6:	4b0a      	ldr	r3, [pc, #40]	@ (8001e10 <HAL_RCC_OscConfig+0x274>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dec:	f7ff f9ee 	bl	80011cc <HAL_GetTick>
 8001df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001df2:	e00f      	b.n	8001e14 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001df4:	f7ff f9ea 	bl	80011cc <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d908      	bls.n	8001e14 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e146      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
 8001e06:	bf00      	nop
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	42420000 	.word	0x42420000
 8001e10:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e14:	4b92      	ldr	r3, [pc, #584]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e18:	f003 0302 	and.w	r3, r3, #2
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d1e9      	bne.n	8001df4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 0304 	and.w	r3, r3, #4
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	f000 80a6 	beq.w	8001f7a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e32:	4b8b      	ldr	r3, [pc, #556]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d10d      	bne.n	8001e5a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e3e:	4b88      	ldr	r3, [pc, #544]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001e40:	69db      	ldr	r3, [r3, #28]
 8001e42:	4a87      	ldr	r2, [pc, #540]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001e44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e48:	61d3      	str	r3, [r2, #28]
 8001e4a:	4b85      	ldr	r3, [pc, #532]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001e4c:	69db      	ldr	r3, [r3, #28]
 8001e4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e52:	60bb      	str	r3, [r7, #8]
 8001e54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e56:	2301      	movs	r3, #1
 8001e58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e5a:	4b82      	ldr	r3, [pc, #520]	@ (8002064 <HAL_RCC_OscConfig+0x4c8>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d118      	bne.n	8001e98 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e66:	4b7f      	ldr	r3, [pc, #508]	@ (8002064 <HAL_RCC_OscConfig+0x4c8>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a7e      	ldr	r2, [pc, #504]	@ (8002064 <HAL_RCC_OscConfig+0x4c8>)
 8001e6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e72:	f7ff f9ab 	bl	80011cc <HAL_GetTick>
 8001e76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e78:	e008      	b.n	8001e8c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e7a:	f7ff f9a7 	bl	80011cc <HAL_GetTick>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	2b64      	cmp	r3, #100	@ 0x64
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e103      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e8c:	4b75      	ldr	r3, [pc, #468]	@ (8002064 <HAL_RCC_OscConfig+0x4c8>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0f0      	beq.n	8001e7a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d106      	bne.n	8001eae <HAL_RCC_OscConfig+0x312>
 8001ea0:	4b6f      	ldr	r3, [pc, #444]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001ea2:	6a1b      	ldr	r3, [r3, #32]
 8001ea4:	4a6e      	ldr	r2, [pc, #440]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001ea6:	f043 0301 	orr.w	r3, r3, #1
 8001eaa:	6213      	str	r3, [r2, #32]
 8001eac:	e02d      	b.n	8001f0a <HAL_RCC_OscConfig+0x36e>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d10c      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x334>
 8001eb6:	4b6a      	ldr	r3, [pc, #424]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001eb8:	6a1b      	ldr	r3, [r3, #32]
 8001eba:	4a69      	ldr	r2, [pc, #420]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001ebc:	f023 0301 	bic.w	r3, r3, #1
 8001ec0:	6213      	str	r3, [r2, #32]
 8001ec2:	4b67      	ldr	r3, [pc, #412]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001ec4:	6a1b      	ldr	r3, [r3, #32]
 8001ec6:	4a66      	ldr	r2, [pc, #408]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001ec8:	f023 0304 	bic.w	r3, r3, #4
 8001ecc:	6213      	str	r3, [r2, #32]
 8001ece:	e01c      	b.n	8001f0a <HAL_RCC_OscConfig+0x36e>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	2b05      	cmp	r3, #5
 8001ed6:	d10c      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x356>
 8001ed8:	4b61      	ldr	r3, [pc, #388]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001eda:	6a1b      	ldr	r3, [r3, #32]
 8001edc:	4a60      	ldr	r2, [pc, #384]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001ede:	f043 0304 	orr.w	r3, r3, #4
 8001ee2:	6213      	str	r3, [r2, #32]
 8001ee4:	4b5e      	ldr	r3, [pc, #376]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001ee6:	6a1b      	ldr	r3, [r3, #32]
 8001ee8:	4a5d      	ldr	r2, [pc, #372]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001eea:	f043 0301 	orr.w	r3, r3, #1
 8001eee:	6213      	str	r3, [r2, #32]
 8001ef0:	e00b      	b.n	8001f0a <HAL_RCC_OscConfig+0x36e>
 8001ef2:	4b5b      	ldr	r3, [pc, #364]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001ef4:	6a1b      	ldr	r3, [r3, #32]
 8001ef6:	4a5a      	ldr	r2, [pc, #360]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001ef8:	f023 0301 	bic.w	r3, r3, #1
 8001efc:	6213      	str	r3, [r2, #32]
 8001efe:	4b58      	ldr	r3, [pc, #352]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001f00:	6a1b      	ldr	r3, [r3, #32]
 8001f02:	4a57      	ldr	r2, [pc, #348]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001f04:	f023 0304 	bic.w	r3, r3, #4
 8001f08:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d015      	beq.n	8001f3e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f12:	f7ff f95b 	bl	80011cc <HAL_GetTick>
 8001f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f18:	e00a      	b.n	8001f30 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f1a:	f7ff f957 	bl	80011cc <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d901      	bls.n	8001f30 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	e0b1      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f30:	4b4b      	ldr	r3, [pc, #300]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001f32:	6a1b      	ldr	r3, [r3, #32]
 8001f34:	f003 0302 	and.w	r3, r3, #2
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d0ee      	beq.n	8001f1a <HAL_RCC_OscConfig+0x37e>
 8001f3c:	e014      	b.n	8001f68 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f3e:	f7ff f945 	bl	80011cc <HAL_GetTick>
 8001f42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f44:	e00a      	b.n	8001f5c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f46:	f7ff f941 	bl	80011cc <HAL_GetTick>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d901      	bls.n	8001f5c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e09b      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f5c:	4b40      	ldr	r3, [pc, #256]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001f5e:	6a1b      	ldr	r3, [r3, #32]
 8001f60:	f003 0302 	and.w	r3, r3, #2
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d1ee      	bne.n	8001f46 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f68:	7dfb      	ldrb	r3, [r7, #23]
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d105      	bne.n	8001f7a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f6e:	4b3c      	ldr	r3, [pc, #240]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001f70:	69db      	ldr	r3, [r3, #28]
 8001f72:	4a3b      	ldr	r2, [pc, #236]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001f74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f78:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	69db      	ldr	r3, [r3, #28]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	f000 8087 	beq.w	8002092 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f84:	4b36      	ldr	r3, [pc, #216]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f003 030c 	and.w	r3, r3, #12
 8001f8c:	2b08      	cmp	r3, #8
 8001f8e:	d061      	beq.n	8002054 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	69db      	ldr	r3, [r3, #28]
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d146      	bne.n	8002026 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f98:	4b33      	ldr	r3, [pc, #204]	@ (8002068 <HAL_RCC_OscConfig+0x4cc>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f9e:	f7ff f915 	bl	80011cc <HAL_GetTick>
 8001fa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fa4:	e008      	b.n	8001fb8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa6:	f7ff f911 	bl	80011cc <HAL_GetTick>
 8001faa:	4602      	mov	r2, r0
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	2b02      	cmp	r3, #2
 8001fb2:	d901      	bls.n	8001fb8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	e06d      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fb8:	4b29      	ldr	r3, [pc, #164]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d1f0      	bne.n	8001fa6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6a1b      	ldr	r3, [r3, #32]
 8001fc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fcc:	d108      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001fce:	4b24      	ldr	r3, [pc, #144]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	4921      	ldr	r1, [pc, #132]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6a19      	ldr	r1, [r3, #32]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff0:	430b      	orrs	r3, r1
 8001ff2:	491b      	ldr	r1, [pc, #108]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ff8:	4b1b      	ldr	r3, [pc, #108]	@ (8002068 <HAL_RCC_OscConfig+0x4cc>)
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ffe:	f7ff f8e5 	bl	80011cc <HAL_GetTick>
 8002002:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002004:	e008      	b.n	8002018 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002006:	f7ff f8e1 	bl	80011cc <HAL_GetTick>
 800200a:	4602      	mov	r2, r0
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	2b02      	cmp	r3, #2
 8002012:	d901      	bls.n	8002018 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002014:	2303      	movs	r3, #3
 8002016:	e03d      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002018:	4b11      	ldr	r3, [pc, #68]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002020:	2b00      	cmp	r3, #0
 8002022:	d0f0      	beq.n	8002006 <HAL_RCC_OscConfig+0x46a>
 8002024:	e035      	b.n	8002092 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002026:	4b10      	ldr	r3, [pc, #64]	@ (8002068 <HAL_RCC_OscConfig+0x4cc>)
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800202c:	f7ff f8ce 	bl	80011cc <HAL_GetTick>
 8002030:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002032:	e008      	b.n	8002046 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002034:	f7ff f8ca 	bl	80011cc <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	2b02      	cmp	r3, #2
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e026      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002046:	4b06      	ldr	r3, [pc, #24]	@ (8002060 <HAL_RCC_OscConfig+0x4c4>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d1f0      	bne.n	8002034 <HAL_RCC_OscConfig+0x498>
 8002052:	e01e      	b.n	8002092 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	69db      	ldr	r3, [r3, #28]
 8002058:	2b01      	cmp	r3, #1
 800205a:	d107      	bne.n	800206c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e019      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
 8002060:	40021000 	.word	0x40021000
 8002064:	40007000 	.word	0x40007000
 8002068:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800206c:	4b0b      	ldr	r3, [pc, #44]	@ (800209c <HAL_RCC_OscConfig+0x500>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a1b      	ldr	r3, [r3, #32]
 800207c:	429a      	cmp	r2, r3
 800207e:	d106      	bne.n	800208e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800208a:	429a      	cmp	r2, r3
 800208c:	d001      	beq.n	8002092 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e000      	b.n	8002094 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002092:	2300      	movs	r3, #0
}
 8002094:	4618      	mov	r0, r3
 8002096:	3718      	adds	r7, #24
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	40021000 	.word	0x40021000

080020a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d101      	bne.n	80020b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e0d0      	b.n	8002256 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020b4:	4b6a      	ldr	r3, [pc, #424]	@ (8002260 <HAL_RCC_ClockConfig+0x1c0>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0307 	and.w	r3, r3, #7
 80020bc:	683a      	ldr	r2, [r7, #0]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d910      	bls.n	80020e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020c2:	4b67      	ldr	r3, [pc, #412]	@ (8002260 <HAL_RCC_ClockConfig+0x1c0>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f023 0207 	bic.w	r2, r3, #7
 80020ca:	4965      	ldr	r1, [pc, #404]	@ (8002260 <HAL_RCC_ClockConfig+0x1c0>)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020d2:	4b63      	ldr	r3, [pc, #396]	@ (8002260 <HAL_RCC_ClockConfig+0x1c0>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0307 	and.w	r3, r3, #7
 80020da:	683a      	ldr	r2, [r7, #0]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d001      	beq.n	80020e4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e0b8      	b.n	8002256 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0302 	and.w	r3, r3, #2
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d020      	beq.n	8002132 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0304 	and.w	r3, r3, #4
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d005      	beq.n	8002108 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020fc:	4b59      	ldr	r3, [pc, #356]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	4a58      	ldr	r2, [pc, #352]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 8002102:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002106:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 0308 	and.w	r3, r3, #8
 8002110:	2b00      	cmp	r3, #0
 8002112:	d005      	beq.n	8002120 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002114:	4b53      	ldr	r3, [pc, #332]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	4a52      	ldr	r2, [pc, #328]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 800211a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800211e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002120:	4b50      	ldr	r3, [pc, #320]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	494d      	ldr	r1, [pc, #308]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 800212e:	4313      	orrs	r3, r2
 8002130:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0301 	and.w	r3, r3, #1
 800213a:	2b00      	cmp	r3, #0
 800213c:	d040      	beq.n	80021c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	2b01      	cmp	r3, #1
 8002144:	d107      	bne.n	8002156 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002146:	4b47      	ldr	r3, [pc, #284]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d115      	bne.n	800217e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e07f      	b.n	8002256 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	2b02      	cmp	r3, #2
 800215c:	d107      	bne.n	800216e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800215e:	4b41      	ldr	r3, [pc, #260]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d109      	bne.n	800217e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e073      	b.n	8002256 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800216e:	4b3d      	ldr	r3, [pc, #244]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0302 	and.w	r3, r3, #2
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e06b      	b.n	8002256 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800217e:	4b39      	ldr	r3, [pc, #228]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f023 0203 	bic.w	r2, r3, #3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	4936      	ldr	r1, [pc, #216]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 800218c:	4313      	orrs	r3, r2
 800218e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002190:	f7ff f81c 	bl	80011cc <HAL_GetTick>
 8002194:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002196:	e00a      	b.n	80021ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002198:	f7ff f818 	bl	80011cc <HAL_GetTick>
 800219c:	4602      	mov	r2, r0
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e053      	b.n	8002256 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ae:	4b2d      	ldr	r3, [pc, #180]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f003 020c 	and.w	r2, r3, #12
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	429a      	cmp	r2, r3
 80021be:	d1eb      	bne.n	8002198 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021c0:	4b27      	ldr	r3, [pc, #156]	@ (8002260 <HAL_RCC_ClockConfig+0x1c0>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0307 	and.w	r3, r3, #7
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d210      	bcs.n	80021f0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ce:	4b24      	ldr	r3, [pc, #144]	@ (8002260 <HAL_RCC_ClockConfig+0x1c0>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f023 0207 	bic.w	r2, r3, #7
 80021d6:	4922      	ldr	r1, [pc, #136]	@ (8002260 <HAL_RCC_ClockConfig+0x1c0>)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	4313      	orrs	r3, r2
 80021dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021de:	4b20      	ldr	r3, [pc, #128]	@ (8002260 <HAL_RCC_ClockConfig+0x1c0>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0307 	and.w	r3, r3, #7
 80021e6:	683a      	ldr	r2, [r7, #0]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d001      	beq.n	80021f0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e032      	b.n	8002256 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0304 	and.w	r3, r3, #4
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d008      	beq.n	800220e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021fc:	4b19      	ldr	r3, [pc, #100]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	4916      	ldr	r1, [pc, #88]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 800220a:	4313      	orrs	r3, r2
 800220c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0308 	and.w	r3, r3, #8
 8002216:	2b00      	cmp	r3, #0
 8002218:	d009      	beq.n	800222e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800221a:	4b12      	ldr	r3, [pc, #72]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	691b      	ldr	r3, [r3, #16]
 8002226:	00db      	lsls	r3, r3, #3
 8002228:	490e      	ldr	r1, [pc, #56]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 800222a:	4313      	orrs	r3, r2
 800222c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800222e:	f000 f821 	bl	8002274 <HAL_RCC_GetSysClockFreq>
 8002232:	4602      	mov	r2, r0
 8002234:	4b0b      	ldr	r3, [pc, #44]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	091b      	lsrs	r3, r3, #4
 800223a:	f003 030f 	and.w	r3, r3, #15
 800223e:	490a      	ldr	r1, [pc, #40]	@ (8002268 <HAL_RCC_ClockConfig+0x1c8>)
 8002240:	5ccb      	ldrb	r3, [r1, r3]
 8002242:	fa22 f303 	lsr.w	r3, r2, r3
 8002246:	4a09      	ldr	r2, [pc, #36]	@ (800226c <HAL_RCC_ClockConfig+0x1cc>)
 8002248:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800224a:	4b09      	ldr	r3, [pc, #36]	@ (8002270 <HAL_RCC_ClockConfig+0x1d0>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4618      	mov	r0, r3
 8002250:	f7fe ff7a 	bl	8001148 <HAL_InitTick>

  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	40022000 	.word	0x40022000
 8002264:	40021000 	.word	0x40021000
 8002268:	08005018 	.word	0x08005018
 800226c:	20000000 	.word	0x20000000
 8002270:	20000004 	.word	0x20000004

08002274 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002274:	b480      	push	{r7}
 8002276:	b087      	sub	sp, #28
 8002278:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800227a:	2300      	movs	r3, #0
 800227c:	60fb      	str	r3, [r7, #12]
 800227e:	2300      	movs	r3, #0
 8002280:	60bb      	str	r3, [r7, #8]
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
 8002286:	2300      	movs	r3, #0
 8002288:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800228a:	2300      	movs	r3, #0
 800228c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800228e:	4b1e      	ldr	r3, [pc, #120]	@ (8002308 <HAL_RCC_GetSysClockFreq+0x94>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f003 030c 	and.w	r3, r3, #12
 800229a:	2b04      	cmp	r3, #4
 800229c:	d002      	beq.n	80022a4 <HAL_RCC_GetSysClockFreq+0x30>
 800229e:	2b08      	cmp	r3, #8
 80022a0:	d003      	beq.n	80022aa <HAL_RCC_GetSysClockFreq+0x36>
 80022a2:	e027      	b.n	80022f4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80022a4:	4b19      	ldr	r3, [pc, #100]	@ (800230c <HAL_RCC_GetSysClockFreq+0x98>)
 80022a6:	613b      	str	r3, [r7, #16]
      break;
 80022a8:	e027      	b.n	80022fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	0c9b      	lsrs	r3, r3, #18
 80022ae:	f003 030f 	and.w	r3, r3, #15
 80022b2:	4a17      	ldr	r2, [pc, #92]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x9c>)
 80022b4:	5cd3      	ldrb	r3, [r2, r3]
 80022b6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d010      	beq.n	80022e4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022c2:	4b11      	ldr	r3, [pc, #68]	@ (8002308 <HAL_RCC_GetSysClockFreq+0x94>)
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	0c5b      	lsrs	r3, r3, #17
 80022c8:	f003 0301 	and.w	r3, r3, #1
 80022cc:	4a11      	ldr	r2, [pc, #68]	@ (8002314 <HAL_RCC_GetSysClockFreq+0xa0>)
 80022ce:	5cd3      	ldrb	r3, [r2, r3]
 80022d0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a0d      	ldr	r2, [pc, #52]	@ (800230c <HAL_RCC_GetSysClockFreq+0x98>)
 80022d6:	fb03 f202 	mul.w	r2, r3, r2
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80022e0:	617b      	str	r3, [r7, #20]
 80022e2:	e004      	b.n	80022ee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	4a0c      	ldr	r2, [pc, #48]	@ (8002318 <HAL_RCC_GetSysClockFreq+0xa4>)
 80022e8:	fb02 f303 	mul.w	r3, r2, r3
 80022ec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	613b      	str	r3, [r7, #16]
      break;
 80022f2:	e002      	b.n	80022fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022f4:	4b05      	ldr	r3, [pc, #20]	@ (800230c <HAL_RCC_GetSysClockFreq+0x98>)
 80022f6:	613b      	str	r3, [r7, #16]
      break;
 80022f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022fa:	693b      	ldr	r3, [r7, #16]
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	371c      	adds	r7, #28
 8002300:	46bd      	mov	sp, r7
 8002302:	bc80      	pop	{r7}
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	40021000 	.word	0x40021000
 800230c:	007a1200 	.word	0x007a1200
 8002310:	08005030 	.word	0x08005030
 8002314:	08005040 	.word	0x08005040
 8002318:	003d0900 	.word	0x003d0900

0800231c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002320:	4b02      	ldr	r3, [pc, #8]	@ (800232c <HAL_RCC_GetHCLKFreq+0x10>)
 8002322:	681b      	ldr	r3, [r3, #0]
}
 8002324:	4618      	mov	r0, r3
 8002326:	46bd      	mov	sp, r7
 8002328:	bc80      	pop	{r7}
 800232a:	4770      	bx	lr
 800232c:	20000000 	.word	0x20000000

08002330 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002334:	f7ff fff2 	bl	800231c <HAL_RCC_GetHCLKFreq>
 8002338:	4602      	mov	r2, r0
 800233a:	4b05      	ldr	r3, [pc, #20]	@ (8002350 <HAL_RCC_GetPCLK1Freq+0x20>)
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	0a1b      	lsrs	r3, r3, #8
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	4903      	ldr	r1, [pc, #12]	@ (8002354 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002346:	5ccb      	ldrb	r3, [r1, r3]
 8002348:	fa22 f303 	lsr.w	r3, r2, r3
}
 800234c:	4618      	mov	r0, r3
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40021000 	.word	0x40021000
 8002354:	08005028 	.word	0x08005028

08002358 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800235c:	f7ff ffde 	bl	800231c <HAL_RCC_GetHCLKFreq>
 8002360:	4602      	mov	r2, r0
 8002362:	4b05      	ldr	r3, [pc, #20]	@ (8002378 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	0adb      	lsrs	r3, r3, #11
 8002368:	f003 0307 	and.w	r3, r3, #7
 800236c:	4903      	ldr	r1, [pc, #12]	@ (800237c <HAL_RCC_GetPCLK2Freq+0x24>)
 800236e:	5ccb      	ldrb	r3, [r1, r3]
 8002370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002374:	4618      	mov	r0, r3
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40021000 	.word	0x40021000
 800237c:	08005028 	.word	0x08005028

08002380 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002388:	4b0a      	ldr	r3, [pc, #40]	@ (80023b4 <RCC_Delay+0x34>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a0a      	ldr	r2, [pc, #40]	@ (80023b8 <RCC_Delay+0x38>)
 800238e:	fba2 2303 	umull	r2, r3, r2, r3
 8002392:	0a5b      	lsrs	r3, r3, #9
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	fb02 f303 	mul.w	r3, r2, r3
 800239a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800239c:	bf00      	nop
  }
  while (Delay --);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	1e5a      	subs	r2, r3, #1
 80023a2:	60fa      	str	r2, [r7, #12]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d1f9      	bne.n	800239c <RCC_Delay+0x1c>
}
 80023a8:	bf00      	nop
 80023aa:	bf00      	nop
 80023ac:	3714      	adds	r7, #20
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bc80      	pop	{r7}
 80023b2:	4770      	bx	lr
 80023b4:	20000000 	.word	0x20000000
 80023b8:	10624dd3 	.word	0x10624dd3

080023bc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80023c4:	2300      	movs	r3, #0
 80023c6:	613b      	str	r3, [r7, #16]
 80023c8:	2300      	movs	r3, #0
 80023ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d07d      	beq.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80023d8:	2300      	movs	r3, #0
 80023da:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023dc:	4b4f      	ldr	r3, [pc, #316]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023de:	69db      	ldr	r3, [r3, #28]
 80023e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d10d      	bne.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023e8:	4b4c      	ldr	r3, [pc, #304]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023ea:	69db      	ldr	r3, [r3, #28]
 80023ec:	4a4b      	ldr	r2, [pc, #300]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023f2:	61d3      	str	r3, [r2, #28]
 80023f4:	4b49      	ldr	r3, [pc, #292]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023f6:	69db      	ldr	r3, [r3, #28]
 80023f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023fc:	60bb      	str	r3, [r7, #8]
 80023fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002400:	2301      	movs	r3, #1
 8002402:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002404:	4b46      	ldr	r3, [pc, #280]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800240c:	2b00      	cmp	r3, #0
 800240e:	d118      	bne.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002410:	4b43      	ldr	r3, [pc, #268]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a42      	ldr	r2, [pc, #264]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002416:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800241a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800241c:	f7fe fed6 	bl	80011cc <HAL_GetTick>
 8002420:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002422:	e008      	b.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002424:	f7fe fed2 	bl	80011cc <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	2b64      	cmp	r3, #100	@ 0x64
 8002430:	d901      	bls.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e06d      	b.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002436:	4b3a      	ldr	r3, [pc, #232]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800243e:	2b00      	cmp	r3, #0
 8002440:	d0f0      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002442:	4b36      	ldr	r3, [pc, #216]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002444:	6a1b      	ldr	r3, [r3, #32]
 8002446:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800244a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d02e      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800245a:	68fa      	ldr	r2, [r7, #12]
 800245c:	429a      	cmp	r2, r3
 800245e:	d027      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002460:	4b2e      	ldr	r3, [pc, #184]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002462:	6a1b      	ldr	r3, [r3, #32]
 8002464:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002468:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800246a:	4b2e      	ldr	r3, [pc, #184]	@ (8002524 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800246c:	2201      	movs	r2, #1
 800246e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002470:	4b2c      	ldr	r3, [pc, #176]	@ (8002524 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002472:	2200      	movs	r2, #0
 8002474:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002476:	4a29      	ldr	r2, [pc, #164]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f003 0301 	and.w	r3, r3, #1
 8002482:	2b00      	cmp	r3, #0
 8002484:	d014      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002486:	f7fe fea1 	bl	80011cc <HAL_GetTick>
 800248a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800248c:	e00a      	b.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800248e:	f7fe fe9d 	bl	80011cc <HAL_GetTick>
 8002492:	4602      	mov	r2, r0
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	f241 3288 	movw	r2, #5000	@ 0x1388
 800249c:	4293      	cmp	r3, r2
 800249e:	d901      	bls.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e036      	b.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024a4:	4b1d      	ldr	r3, [pc, #116]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024a6:	6a1b      	ldr	r3, [r3, #32]
 80024a8:	f003 0302 	and.w	r3, r3, #2
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d0ee      	beq.n	800248e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024b0:	4b1a      	ldr	r3, [pc, #104]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024b2:	6a1b      	ldr	r3, [r3, #32]
 80024b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	4917      	ldr	r1, [pc, #92]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024be:	4313      	orrs	r3, r2
 80024c0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80024c2:	7dfb      	ldrb	r3, [r7, #23]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d105      	bne.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024c8:	4b14      	ldr	r3, [pc, #80]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024ca:	69db      	ldr	r3, [r3, #28]
 80024cc:	4a13      	ldr	r2, [pc, #76]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024d2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0302 	and.w	r3, r3, #2
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d008      	beq.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80024e0:	4b0e      	ldr	r3, [pc, #56]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	490b      	ldr	r1, [pc, #44]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024ee:	4313      	orrs	r3, r2
 80024f0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 0310 	and.w	r3, r3, #16
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d008      	beq.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024fe:	4b07      	ldr	r3, [pc, #28]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	4904      	ldr	r1, [pc, #16]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800250c:	4313      	orrs	r3, r2
 800250e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3718      	adds	r7, #24
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40021000 	.word	0x40021000
 8002520:	40007000 	.word	0x40007000
 8002524:	42420440 	.word	0x42420440

08002528 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e042      	b.n	80025c0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002540:	b2db      	uxtb	r3, r3
 8002542:	2b00      	cmp	r3, #0
 8002544:	d106      	bne.n	8002554 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f7fe fc84 	bl	8000e5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2224      	movs	r2, #36	@ 0x24
 8002558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	68da      	ldr	r2, [r3, #12]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800256a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f000 f82b 	bl	80025c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	691a      	ldr	r2, [r3, #16]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002580:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	695a      	ldr	r2, [r3, #20]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002590:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	68da      	ldr	r2, [r3, #12]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80025a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2220      	movs	r2, #32
 80025ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2220      	movs	r2, #32
 80025b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80025be:	2300      	movs	r3, #0
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3708      	adds	r7, #8
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	691b      	ldr	r3, [r3, #16]
 80025d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	68da      	ldr	r2, [r3, #12]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	689a      	ldr	r2, [r3, #8]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	691b      	ldr	r3, [r3, #16]
 80025ee:	431a      	orrs	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	695b      	ldr	r3, [r3, #20]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002602:	f023 030c 	bic.w	r3, r3, #12
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	6812      	ldr	r2, [r2, #0]
 800260a:	68b9      	ldr	r1, [r7, #8]
 800260c:	430b      	orrs	r3, r1
 800260e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	695b      	ldr	r3, [r3, #20]
 8002616:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	699a      	ldr	r2, [r3, #24]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	430a      	orrs	r2, r1
 8002624:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a2c      	ldr	r2, [pc, #176]	@ (80026dc <UART_SetConfig+0x114>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d103      	bne.n	8002638 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002630:	f7ff fe92 	bl	8002358 <HAL_RCC_GetPCLK2Freq>
 8002634:	60f8      	str	r0, [r7, #12]
 8002636:	e002      	b.n	800263e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002638:	f7ff fe7a 	bl	8002330 <HAL_RCC_GetPCLK1Freq>
 800263c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800263e:	68fa      	ldr	r2, [r7, #12]
 8002640:	4613      	mov	r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	4413      	add	r3, r2
 8002646:	009a      	lsls	r2, r3, #2
 8002648:	441a      	add	r2, r3
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	fbb2 f3f3 	udiv	r3, r2, r3
 8002654:	4a22      	ldr	r2, [pc, #136]	@ (80026e0 <UART_SetConfig+0x118>)
 8002656:	fba2 2303 	umull	r2, r3, r2, r3
 800265a:	095b      	lsrs	r3, r3, #5
 800265c:	0119      	lsls	r1, r3, #4
 800265e:	68fa      	ldr	r2, [r7, #12]
 8002660:	4613      	mov	r3, r2
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	4413      	add	r3, r2
 8002666:	009a      	lsls	r2, r3, #2
 8002668:	441a      	add	r2, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	fbb2 f2f3 	udiv	r2, r2, r3
 8002674:	4b1a      	ldr	r3, [pc, #104]	@ (80026e0 <UART_SetConfig+0x118>)
 8002676:	fba3 0302 	umull	r0, r3, r3, r2
 800267a:	095b      	lsrs	r3, r3, #5
 800267c:	2064      	movs	r0, #100	@ 0x64
 800267e:	fb00 f303 	mul.w	r3, r0, r3
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	011b      	lsls	r3, r3, #4
 8002686:	3332      	adds	r3, #50	@ 0x32
 8002688:	4a15      	ldr	r2, [pc, #84]	@ (80026e0 <UART_SetConfig+0x118>)
 800268a:	fba2 2303 	umull	r2, r3, r2, r3
 800268e:	095b      	lsrs	r3, r3, #5
 8002690:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002694:	4419      	add	r1, r3
 8002696:	68fa      	ldr	r2, [r7, #12]
 8002698:	4613      	mov	r3, r2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	4413      	add	r3, r2
 800269e:	009a      	lsls	r2, r3, #2
 80026a0:	441a      	add	r2, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80026ac:	4b0c      	ldr	r3, [pc, #48]	@ (80026e0 <UART_SetConfig+0x118>)
 80026ae:	fba3 0302 	umull	r0, r3, r3, r2
 80026b2:	095b      	lsrs	r3, r3, #5
 80026b4:	2064      	movs	r0, #100	@ 0x64
 80026b6:	fb00 f303 	mul.w	r3, r0, r3
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	011b      	lsls	r3, r3, #4
 80026be:	3332      	adds	r3, #50	@ 0x32
 80026c0:	4a07      	ldr	r2, [pc, #28]	@ (80026e0 <UART_SetConfig+0x118>)
 80026c2:	fba2 2303 	umull	r2, r3, r2, r3
 80026c6:	095b      	lsrs	r3, r3, #5
 80026c8:	f003 020f 	and.w	r2, r3, #15
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	440a      	add	r2, r1
 80026d2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80026d4:	bf00      	nop
 80026d6:	3710      	adds	r7, #16
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	40013800 	.word	0x40013800
 80026e0:	51eb851f 	.word	0x51eb851f

080026e4 <__cvt>:
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026ea:	461d      	mov	r5, r3
 80026ec:	bfbb      	ittet	lt
 80026ee:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80026f2:	461d      	movlt	r5, r3
 80026f4:	2300      	movge	r3, #0
 80026f6:	232d      	movlt	r3, #45	@ 0x2d
 80026f8:	b088      	sub	sp, #32
 80026fa:	4614      	mov	r4, r2
 80026fc:	bfb8      	it	lt
 80026fe:	4614      	movlt	r4, r2
 8002700:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8002702:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8002704:	7013      	strb	r3, [r2, #0]
 8002706:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8002708:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800270c:	f023 0820 	bic.w	r8, r3, #32
 8002710:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002714:	d005      	beq.n	8002722 <__cvt+0x3e>
 8002716:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800271a:	d100      	bne.n	800271e <__cvt+0x3a>
 800271c:	3601      	adds	r6, #1
 800271e:	2302      	movs	r3, #2
 8002720:	e000      	b.n	8002724 <__cvt+0x40>
 8002722:	2303      	movs	r3, #3
 8002724:	aa07      	add	r2, sp, #28
 8002726:	9204      	str	r2, [sp, #16]
 8002728:	aa06      	add	r2, sp, #24
 800272a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800272e:	e9cd 3600 	strd	r3, r6, [sp]
 8002732:	4622      	mov	r2, r4
 8002734:	462b      	mov	r3, r5
 8002736:	f000 fe4f 	bl	80033d8 <_dtoa_r>
 800273a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800273e:	4607      	mov	r7, r0
 8002740:	d119      	bne.n	8002776 <__cvt+0x92>
 8002742:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8002744:	07db      	lsls	r3, r3, #31
 8002746:	d50e      	bpl.n	8002766 <__cvt+0x82>
 8002748:	eb00 0906 	add.w	r9, r0, r6
 800274c:	2200      	movs	r2, #0
 800274e:	2300      	movs	r3, #0
 8002750:	4620      	mov	r0, r4
 8002752:	4629      	mov	r1, r5
 8002754:	f7fe f928 	bl	80009a8 <__aeabi_dcmpeq>
 8002758:	b108      	cbz	r0, 800275e <__cvt+0x7a>
 800275a:	f8cd 901c 	str.w	r9, [sp, #28]
 800275e:	2230      	movs	r2, #48	@ 0x30
 8002760:	9b07      	ldr	r3, [sp, #28]
 8002762:	454b      	cmp	r3, r9
 8002764:	d31e      	bcc.n	80027a4 <__cvt+0xc0>
 8002766:	4638      	mov	r0, r7
 8002768:	9b07      	ldr	r3, [sp, #28]
 800276a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800276c:	1bdb      	subs	r3, r3, r7
 800276e:	6013      	str	r3, [r2, #0]
 8002770:	b008      	add	sp, #32
 8002772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002776:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800277a:	eb00 0906 	add.w	r9, r0, r6
 800277e:	d1e5      	bne.n	800274c <__cvt+0x68>
 8002780:	7803      	ldrb	r3, [r0, #0]
 8002782:	2b30      	cmp	r3, #48	@ 0x30
 8002784:	d10a      	bne.n	800279c <__cvt+0xb8>
 8002786:	2200      	movs	r2, #0
 8002788:	2300      	movs	r3, #0
 800278a:	4620      	mov	r0, r4
 800278c:	4629      	mov	r1, r5
 800278e:	f7fe f90b 	bl	80009a8 <__aeabi_dcmpeq>
 8002792:	b918      	cbnz	r0, 800279c <__cvt+0xb8>
 8002794:	f1c6 0601 	rsb	r6, r6, #1
 8002798:	f8ca 6000 	str.w	r6, [sl]
 800279c:	f8da 3000 	ldr.w	r3, [sl]
 80027a0:	4499      	add	r9, r3
 80027a2:	e7d3      	b.n	800274c <__cvt+0x68>
 80027a4:	1c59      	adds	r1, r3, #1
 80027a6:	9107      	str	r1, [sp, #28]
 80027a8:	701a      	strb	r2, [r3, #0]
 80027aa:	e7d9      	b.n	8002760 <__cvt+0x7c>

080027ac <__exponent>:
 80027ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80027ae:	2900      	cmp	r1, #0
 80027b0:	bfb6      	itet	lt
 80027b2:	232d      	movlt	r3, #45	@ 0x2d
 80027b4:	232b      	movge	r3, #43	@ 0x2b
 80027b6:	4249      	neglt	r1, r1
 80027b8:	2909      	cmp	r1, #9
 80027ba:	7002      	strb	r2, [r0, #0]
 80027bc:	7043      	strb	r3, [r0, #1]
 80027be:	dd29      	ble.n	8002814 <__exponent+0x68>
 80027c0:	f10d 0307 	add.w	r3, sp, #7
 80027c4:	461d      	mov	r5, r3
 80027c6:	270a      	movs	r7, #10
 80027c8:	fbb1 f6f7 	udiv	r6, r1, r7
 80027cc:	461a      	mov	r2, r3
 80027ce:	fb07 1416 	mls	r4, r7, r6, r1
 80027d2:	3430      	adds	r4, #48	@ 0x30
 80027d4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80027d8:	460c      	mov	r4, r1
 80027da:	2c63      	cmp	r4, #99	@ 0x63
 80027dc:	4631      	mov	r1, r6
 80027de:	f103 33ff 	add.w	r3, r3, #4294967295
 80027e2:	dcf1      	bgt.n	80027c8 <__exponent+0x1c>
 80027e4:	3130      	adds	r1, #48	@ 0x30
 80027e6:	1e94      	subs	r4, r2, #2
 80027e8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80027ec:	4623      	mov	r3, r4
 80027ee:	1c41      	adds	r1, r0, #1
 80027f0:	42ab      	cmp	r3, r5
 80027f2:	d30a      	bcc.n	800280a <__exponent+0x5e>
 80027f4:	f10d 0309 	add.w	r3, sp, #9
 80027f8:	1a9b      	subs	r3, r3, r2
 80027fa:	42ac      	cmp	r4, r5
 80027fc:	bf88      	it	hi
 80027fe:	2300      	movhi	r3, #0
 8002800:	3302      	adds	r3, #2
 8002802:	4403      	add	r3, r0
 8002804:	1a18      	subs	r0, r3, r0
 8002806:	b003      	add	sp, #12
 8002808:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800280a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800280e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002812:	e7ed      	b.n	80027f0 <__exponent+0x44>
 8002814:	2330      	movs	r3, #48	@ 0x30
 8002816:	3130      	adds	r1, #48	@ 0x30
 8002818:	7083      	strb	r3, [r0, #2]
 800281a:	70c1      	strb	r1, [r0, #3]
 800281c:	1d03      	adds	r3, r0, #4
 800281e:	e7f1      	b.n	8002804 <__exponent+0x58>

08002820 <_printf_float>:
 8002820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002824:	b091      	sub	sp, #68	@ 0x44
 8002826:	460c      	mov	r4, r1
 8002828:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800282c:	4616      	mov	r6, r2
 800282e:	461f      	mov	r7, r3
 8002830:	4605      	mov	r5, r0
 8002832:	f000 fcc1 	bl	80031b8 <_localeconv_r>
 8002836:	6803      	ldr	r3, [r0, #0]
 8002838:	4618      	mov	r0, r3
 800283a:	9308      	str	r3, [sp, #32]
 800283c:	f7fd fc88 	bl	8000150 <strlen>
 8002840:	2300      	movs	r3, #0
 8002842:	930e      	str	r3, [sp, #56]	@ 0x38
 8002844:	f8d8 3000 	ldr.w	r3, [r8]
 8002848:	9009      	str	r0, [sp, #36]	@ 0x24
 800284a:	3307      	adds	r3, #7
 800284c:	f023 0307 	bic.w	r3, r3, #7
 8002850:	f103 0208 	add.w	r2, r3, #8
 8002854:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002858:	f8d4 b000 	ldr.w	fp, [r4]
 800285c:	f8c8 2000 	str.w	r2, [r8]
 8002860:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002864:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002868:	930b      	str	r3, [sp, #44]	@ 0x2c
 800286a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800286e:	f04f 32ff 	mov.w	r2, #4294967295
 8002872:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002876:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800287a:	4b9c      	ldr	r3, [pc, #624]	@ (8002aec <_printf_float+0x2cc>)
 800287c:	f7fe f8c6 	bl	8000a0c <__aeabi_dcmpun>
 8002880:	bb70      	cbnz	r0, 80028e0 <_printf_float+0xc0>
 8002882:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002886:	f04f 32ff 	mov.w	r2, #4294967295
 800288a:	4b98      	ldr	r3, [pc, #608]	@ (8002aec <_printf_float+0x2cc>)
 800288c:	f7fe f8a0 	bl	80009d0 <__aeabi_dcmple>
 8002890:	bb30      	cbnz	r0, 80028e0 <_printf_float+0xc0>
 8002892:	2200      	movs	r2, #0
 8002894:	2300      	movs	r3, #0
 8002896:	4640      	mov	r0, r8
 8002898:	4649      	mov	r1, r9
 800289a:	f7fe f88f 	bl	80009bc <__aeabi_dcmplt>
 800289e:	b110      	cbz	r0, 80028a6 <_printf_float+0x86>
 80028a0:	232d      	movs	r3, #45	@ 0x2d
 80028a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80028a6:	4a92      	ldr	r2, [pc, #584]	@ (8002af0 <_printf_float+0x2d0>)
 80028a8:	4b92      	ldr	r3, [pc, #584]	@ (8002af4 <_printf_float+0x2d4>)
 80028aa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80028ae:	bf94      	ite	ls
 80028b0:	4690      	movls	r8, r2
 80028b2:	4698      	movhi	r8, r3
 80028b4:	2303      	movs	r3, #3
 80028b6:	f04f 0900 	mov.w	r9, #0
 80028ba:	6123      	str	r3, [r4, #16]
 80028bc:	f02b 0304 	bic.w	r3, fp, #4
 80028c0:	6023      	str	r3, [r4, #0]
 80028c2:	4633      	mov	r3, r6
 80028c4:	4621      	mov	r1, r4
 80028c6:	4628      	mov	r0, r5
 80028c8:	9700      	str	r7, [sp, #0]
 80028ca:	aa0f      	add	r2, sp, #60	@ 0x3c
 80028cc:	f000 f9d4 	bl	8002c78 <_printf_common>
 80028d0:	3001      	adds	r0, #1
 80028d2:	f040 8090 	bne.w	80029f6 <_printf_float+0x1d6>
 80028d6:	f04f 30ff 	mov.w	r0, #4294967295
 80028da:	b011      	add	sp, #68	@ 0x44
 80028dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028e0:	4642      	mov	r2, r8
 80028e2:	464b      	mov	r3, r9
 80028e4:	4640      	mov	r0, r8
 80028e6:	4649      	mov	r1, r9
 80028e8:	f7fe f890 	bl	8000a0c <__aeabi_dcmpun>
 80028ec:	b148      	cbz	r0, 8002902 <_printf_float+0xe2>
 80028ee:	464b      	mov	r3, r9
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	bfb8      	it	lt
 80028f4:	232d      	movlt	r3, #45	@ 0x2d
 80028f6:	4a80      	ldr	r2, [pc, #512]	@ (8002af8 <_printf_float+0x2d8>)
 80028f8:	bfb8      	it	lt
 80028fa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80028fe:	4b7f      	ldr	r3, [pc, #508]	@ (8002afc <_printf_float+0x2dc>)
 8002900:	e7d3      	b.n	80028aa <_printf_float+0x8a>
 8002902:	6863      	ldr	r3, [r4, #4]
 8002904:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8002908:	1c5a      	adds	r2, r3, #1
 800290a:	d13f      	bne.n	800298c <_printf_float+0x16c>
 800290c:	2306      	movs	r3, #6
 800290e:	6063      	str	r3, [r4, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8002916:	6023      	str	r3, [r4, #0]
 8002918:	9206      	str	r2, [sp, #24]
 800291a:	aa0e      	add	r2, sp, #56	@ 0x38
 800291c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8002920:	aa0d      	add	r2, sp, #52	@ 0x34
 8002922:	9203      	str	r2, [sp, #12]
 8002924:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8002928:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800292c:	6863      	ldr	r3, [r4, #4]
 800292e:	4642      	mov	r2, r8
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	4628      	mov	r0, r5
 8002934:	464b      	mov	r3, r9
 8002936:	910a      	str	r1, [sp, #40]	@ 0x28
 8002938:	f7ff fed4 	bl	80026e4 <__cvt>
 800293c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800293e:	4680      	mov	r8, r0
 8002940:	2947      	cmp	r1, #71	@ 0x47
 8002942:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8002944:	d128      	bne.n	8002998 <_printf_float+0x178>
 8002946:	1cc8      	adds	r0, r1, #3
 8002948:	db02      	blt.n	8002950 <_printf_float+0x130>
 800294a:	6863      	ldr	r3, [r4, #4]
 800294c:	4299      	cmp	r1, r3
 800294e:	dd40      	ble.n	80029d2 <_printf_float+0x1b2>
 8002950:	f1aa 0a02 	sub.w	sl, sl, #2
 8002954:	fa5f fa8a 	uxtb.w	sl, sl
 8002958:	4652      	mov	r2, sl
 800295a:	3901      	subs	r1, #1
 800295c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002960:	910d      	str	r1, [sp, #52]	@ 0x34
 8002962:	f7ff ff23 	bl	80027ac <__exponent>
 8002966:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002968:	4681      	mov	r9, r0
 800296a:	1813      	adds	r3, r2, r0
 800296c:	2a01      	cmp	r2, #1
 800296e:	6123      	str	r3, [r4, #16]
 8002970:	dc02      	bgt.n	8002978 <_printf_float+0x158>
 8002972:	6822      	ldr	r2, [r4, #0]
 8002974:	07d2      	lsls	r2, r2, #31
 8002976:	d501      	bpl.n	800297c <_printf_float+0x15c>
 8002978:	3301      	adds	r3, #1
 800297a:	6123      	str	r3, [r4, #16]
 800297c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8002980:	2b00      	cmp	r3, #0
 8002982:	d09e      	beq.n	80028c2 <_printf_float+0xa2>
 8002984:	232d      	movs	r3, #45	@ 0x2d
 8002986:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800298a:	e79a      	b.n	80028c2 <_printf_float+0xa2>
 800298c:	2947      	cmp	r1, #71	@ 0x47
 800298e:	d1bf      	bne.n	8002910 <_printf_float+0xf0>
 8002990:	2b00      	cmp	r3, #0
 8002992:	d1bd      	bne.n	8002910 <_printf_float+0xf0>
 8002994:	2301      	movs	r3, #1
 8002996:	e7ba      	b.n	800290e <_printf_float+0xee>
 8002998:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800299c:	d9dc      	bls.n	8002958 <_printf_float+0x138>
 800299e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80029a2:	d118      	bne.n	80029d6 <_printf_float+0x1b6>
 80029a4:	2900      	cmp	r1, #0
 80029a6:	6863      	ldr	r3, [r4, #4]
 80029a8:	dd0b      	ble.n	80029c2 <_printf_float+0x1a2>
 80029aa:	6121      	str	r1, [r4, #16]
 80029ac:	b913      	cbnz	r3, 80029b4 <_printf_float+0x194>
 80029ae:	6822      	ldr	r2, [r4, #0]
 80029b0:	07d0      	lsls	r0, r2, #31
 80029b2:	d502      	bpl.n	80029ba <_printf_float+0x19a>
 80029b4:	3301      	adds	r3, #1
 80029b6:	440b      	add	r3, r1
 80029b8:	6123      	str	r3, [r4, #16]
 80029ba:	f04f 0900 	mov.w	r9, #0
 80029be:	65a1      	str	r1, [r4, #88]	@ 0x58
 80029c0:	e7dc      	b.n	800297c <_printf_float+0x15c>
 80029c2:	b913      	cbnz	r3, 80029ca <_printf_float+0x1aa>
 80029c4:	6822      	ldr	r2, [r4, #0]
 80029c6:	07d2      	lsls	r2, r2, #31
 80029c8:	d501      	bpl.n	80029ce <_printf_float+0x1ae>
 80029ca:	3302      	adds	r3, #2
 80029cc:	e7f4      	b.n	80029b8 <_printf_float+0x198>
 80029ce:	2301      	movs	r3, #1
 80029d0:	e7f2      	b.n	80029b8 <_printf_float+0x198>
 80029d2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80029d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80029d8:	4299      	cmp	r1, r3
 80029da:	db05      	blt.n	80029e8 <_printf_float+0x1c8>
 80029dc:	6823      	ldr	r3, [r4, #0]
 80029de:	6121      	str	r1, [r4, #16]
 80029e0:	07d8      	lsls	r0, r3, #31
 80029e2:	d5ea      	bpl.n	80029ba <_printf_float+0x19a>
 80029e4:	1c4b      	adds	r3, r1, #1
 80029e6:	e7e7      	b.n	80029b8 <_printf_float+0x198>
 80029e8:	2900      	cmp	r1, #0
 80029ea:	bfcc      	ite	gt
 80029ec:	2201      	movgt	r2, #1
 80029ee:	f1c1 0202 	rsble	r2, r1, #2
 80029f2:	4413      	add	r3, r2
 80029f4:	e7e0      	b.n	80029b8 <_printf_float+0x198>
 80029f6:	6823      	ldr	r3, [r4, #0]
 80029f8:	055a      	lsls	r2, r3, #21
 80029fa:	d407      	bmi.n	8002a0c <_printf_float+0x1ec>
 80029fc:	6923      	ldr	r3, [r4, #16]
 80029fe:	4642      	mov	r2, r8
 8002a00:	4631      	mov	r1, r6
 8002a02:	4628      	mov	r0, r5
 8002a04:	47b8      	blx	r7
 8002a06:	3001      	adds	r0, #1
 8002a08:	d12b      	bne.n	8002a62 <_printf_float+0x242>
 8002a0a:	e764      	b.n	80028d6 <_printf_float+0xb6>
 8002a0c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002a10:	f240 80dc 	bls.w	8002bcc <_printf_float+0x3ac>
 8002a14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002a18:	2200      	movs	r2, #0
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	f7fd ffc4 	bl	80009a8 <__aeabi_dcmpeq>
 8002a20:	2800      	cmp	r0, #0
 8002a22:	d033      	beq.n	8002a8c <_printf_float+0x26c>
 8002a24:	2301      	movs	r3, #1
 8002a26:	4631      	mov	r1, r6
 8002a28:	4628      	mov	r0, r5
 8002a2a:	4a35      	ldr	r2, [pc, #212]	@ (8002b00 <_printf_float+0x2e0>)
 8002a2c:	47b8      	blx	r7
 8002a2e:	3001      	adds	r0, #1
 8002a30:	f43f af51 	beq.w	80028d6 <_printf_float+0xb6>
 8002a34:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8002a38:	4543      	cmp	r3, r8
 8002a3a:	db02      	blt.n	8002a42 <_printf_float+0x222>
 8002a3c:	6823      	ldr	r3, [r4, #0]
 8002a3e:	07d8      	lsls	r0, r3, #31
 8002a40:	d50f      	bpl.n	8002a62 <_printf_float+0x242>
 8002a42:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002a46:	4631      	mov	r1, r6
 8002a48:	4628      	mov	r0, r5
 8002a4a:	47b8      	blx	r7
 8002a4c:	3001      	adds	r0, #1
 8002a4e:	f43f af42 	beq.w	80028d6 <_printf_float+0xb6>
 8002a52:	f04f 0900 	mov.w	r9, #0
 8002a56:	f108 38ff 	add.w	r8, r8, #4294967295
 8002a5a:	f104 0a1a 	add.w	sl, r4, #26
 8002a5e:	45c8      	cmp	r8, r9
 8002a60:	dc09      	bgt.n	8002a76 <_printf_float+0x256>
 8002a62:	6823      	ldr	r3, [r4, #0]
 8002a64:	079b      	lsls	r3, r3, #30
 8002a66:	f100 8102 	bmi.w	8002c6e <_printf_float+0x44e>
 8002a6a:	68e0      	ldr	r0, [r4, #12]
 8002a6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8002a6e:	4298      	cmp	r0, r3
 8002a70:	bfb8      	it	lt
 8002a72:	4618      	movlt	r0, r3
 8002a74:	e731      	b.n	80028da <_printf_float+0xba>
 8002a76:	2301      	movs	r3, #1
 8002a78:	4652      	mov	r2, sl
 8002a7a:	4631      	mov	r1, r6
 8002a7c:	4628      	mov	r0, r5
 8002a7e:	47b8      	blx	r7
 8002a80:	3001      	adds	r0, #1
 8002a82:	f43f af28 	beq.w	80028d6 <_printf_float+0xb6>
 8002a86:	f109 0901 	add.w	r9, r9, #1
 8002a8a:	e7e8      	b.n	8002a5e <_printf_float+0x23e>
 8002a8c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	dc38      	bgt.n	8002b04 <_printf_float+0x2e4>
 8002a92:	2301      	movs	r3, #1
 8002a94:	4631      	mov	r1, r6
 8002a96:	4628      	mov	r0, r5
 8002a98:	4a19      	ldr	r2, [pc, #100]	@ (8002b00 <_printf_float+0x2e0>)
 8002a9a:	47b8      	blx	r7
 8002a9c:	3001      	adds	r0, #1
 8002a9e:	f43f af1a 	beq.w	80028d6 <_printf_float+0xb6>
 8002aa2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8002aa6:	ea59 0303 	orrs.w	r3, r9, r3
 8002aaa:	d102      	bne.n	8002ab2 <_printf_float+0x292>
 8002aac:	6823      	ldr	r3, [r4, #0]
 8002aae:	07d9      	lsls	r1, r3, #31
 8002ab0:	d5d7      	bpl.n	8002a62 <_printf_float+0x242>
 8002ab2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002ab6:	4631      	mov	r1, r6
 8002ab8:	4628      	mov	r0, r5
 8002aba:	47b8      	blx	r7
 8002abc:	3001      	adds	r0, #1
 8002abe:	f43f af0a 	beq.w	80028d6 <_printf_float+0xb6>
 8002ac2:	f04f 0a00 	mov.w	sl, #0
 8002ac6:	f104 0b1a 	add.w	fp, r4, #26
 8002aca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002acc:	425b      	negs	r3, r3
 8002ace:	4553      	cmp	r3, sl
 8002ad0:	dc01      	bgt.n	8002ad6 <_printf_float+0x2b6>
 8002ad2:	464b      	mov	r3, r9
 8002ad4:	e793      	b.n	80029fe <_printf_float+0x1de>
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	465a      	mov	r2, fp
 8002ada:	4631      	mov	r1, r6
 8002adc:	4628      	mov	r0, r5
 8002ade:	47b8      	blx	r7
 8002ae0:	3001      	adds	r0, #1
 8002ae2:	f43f aef8 	beq.w	80028d6 <_printf_float+0xb6>
 8002ae6:	f10a 0a01 	add.w	sl, sl, #1
 8002aea:	e7ee      	b.n	8002aca <_printf_float+0x2aa>
 8002aec:	7fefffff 	.word	0x7fefffff
 8002af0:	08005042 	.word	0x08005042
 8002af4:	08005046 	.word	0x08005046
 8002af8:	0800504a 	.word	0x0800504a
 8002afc:	0800504e 	.word	0x0800504e
 8002b00:	08005052 	.word	0x08005052
 8002b04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002b06:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8002b0a:	4553      	cmp	r3, sl
 8002b0c:	bfa8      	it	ge
 8002b0e:	4653      	movge	r3, sl
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	4699      	mov	r9, r3
 8002b14:	dc36      	bgt.n	8002b84 <_printf_float+0x364>
 8002b16:	f04f 0b00 	mov.w	fp, #0
 8002b1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002b1e:	f104 021a 	add.w	r2, r4, #26
 8002b22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002b24:	930a      	str	r3, [sp, #40]	@ 0x28
 8002b26:	eba3 0309 	sub.w	r3, r3, r9
 8002b2a:	455b      	cmp	r3, fp
 8002b2c:	dc31      	bgt.n	8002b92 <_printf_float+0x372>
 8002b2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002b30:	459a      	cmp	sl, r3
 8002b32:	dc3a      	bgt.n	8002baa <_printf_float+0x38a>
 8002b34:	6823      	ldr	r3, [r4, #0]
 8002b36:	07da      	lsls	r2, r3, #31
 8002b38:	d437      	bmi.n	8002baa <_printf_float+0x38a>
 8002b3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002b3c:	ebaa 0903 	sub.w	r9, sl, r3
 8002b40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002b42:	ebaa 0303 	sub.w	r3, sl, r3
 8002b46:	4599      	cmp	r9, r3
 8002b48:	bfa8      	it	ge
 8002b4a:	4699      	movge	r9, r3
 8002b4c:	f1b9 0f00 	cmp.w	r9, #0
 8002b50:	dc33      	bgt.n	8002bba <_printf_float+0x39a>
 8002b52:	f04f 0800 	mov.w	r8, #0
 8002b56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002b5a:	f104 0b1a 	add.w	fp, r4, #26
 8002b5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002b60:	ebaa 0303 	sub.w	r3, sl, r3
 8002b64:	eba3 0309 	sub.w	r3, r3, r9
 8002b68:	4543      	cmp	r3, r8
 8002b6a:	f77f af7a 	ble.w	8002a62 <_printf_float+0x242>
 8002b6e:	2301      	movs	r3, #1
 8002b70:	465a      	mov	r2, fp
 8002b72:	4631      	mov	r1, r6
 8002b74:	4628      	mov	r0, r5
 8002b76:	47b8      	blx	r7
 8002b78:	3001      	adds	r0, #1
 8002b7a:	f43f aeac 	beq.w	80028d6 <_printf_float+0xb6>
 8002b7e:	f108 0801 	add.w	r8, r8, #1
 8002b82:	e7ec      	b.n	8002b5e <_printf_float+0x33e>
 8002b84:	4642      	mov	r2, r8
 8002b86:	4631      	mov	r1, r6
 8002b88:	4628      	mov	r0, r5
 8002b8a:	47b8      	blx	r7
 8002b8c:	3001      	adds	r0, #1
 8002b8e:	d1c2      	bne.n	8002b16 <_printf_float+0x2f6>
 8002b90:	e6a1      	b.n	80028d6 <_printf_float+0xb6>
 8002b92:	2301      	movs	r3, #1
 8002b94:	4631      	mov	r1, r6
 8002b96:	4628      	mov	r0, r5
 8002b98:	920a      	str	r2, [sp, #40]	@ 0x28
 8002b9a:	47b8      	blx	r7
 8002b9c:	3001      	adds	r0, #1
 8002b9e:	f43f ae9a 	beq.w	80028d6 <_printf_float+0xb6>
 8002ba2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002ba4:	f10b 0b01 	add.w	fp, fp, #1
 8002ba8:	e7bb      	b.n	8002b22 <_printf_float+0x302>
 8002baa:	4631      	mov	r1, r6
 8002bac:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002bb0:	4628      	mov	r0, r5
 8002bb2:	47b8      	blx	r7
 8002bb4:	3001      	adds	r0, #1
 8002bb6:	d1c0      	bne.n	8002b3a <_printf_float+0x31a>
 8002bb8:	e68d      	b.n	80028d6 <_printf_float+0xb6>
 8002bba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002bbc:	464b      	mov	r3, r9
 8002bbe:	4631      	mov	r1, r6
 8002bc0:	4628      	mov	r0, r5
 8002bc2:	4442      	add	r2, r8
 8002bc4:	47b8      	blx	r7
 8002bc6:	3001      	adds	r0, #1
 8002bc8:	d1c3      	bne.n	8002b52 <_printf_float+0x332>
 8002bca:	e684      	b.n	80028d6 <_printf_float+0xb6>
 8002bcc:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8002bd0:	f1ba 0f01 	cmp.w	sl, #1
 8002bd4:	dc01      	bgt.n	8002bda <_printf_float+0x3ba>
 8002bd6:	07db      	lsls	r3, r3, #31
 8002bd8:	d536      	bpl.n	8002c48 <_printf_float+0x428>
 8002bda:	2301      	movs	r3, #1
 8002bdc:	4642      	mov	r2, r8
 8002bde:	4631      	mov	r1, r6
 8002be0:	4628      	mov	r0, r5
 8002be2:	47b8      	blx	r7
 8002be4:	3001      	adds	r0, #1
 8002be6:	f43f ae76 	beq.w	80028d6 <_printf_float+0xb6>
 8002bea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002bee:	4631      	mov	r1, r6
 8002bf0:	4628      	mov	r0, r5
 8002bf2:	47b8      	blx	r7
 8002bf4:	3001      	adds	r0, #1
 8002bf6:	f43f ae6e 	beq.w	80028d6 <_printf_float+0xb6>
 8002bfa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002bfe:	2200      	movs	r2, #0
 8002c00:	2300      	movs	r3, #0
 8002c02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002c06:	f7fd fecf 	bl	80009a8 <__aeabi_dcmpeq>
 8002c0a:	b9c0      	cbnz	r0, 8002c3e <_printf_float+0x41e>
 8002c0c:	4653      	mov	r3, sl
 8002c0e:	f108 0201 	add.w	r2, r8, #1
 8002c12:	4631      	mov	r1, r6
 8002c14:	4628      	mov	r0, r5
 8002c16:	47b8      	blx	r7
 8002c18:	3001      	adds	r0, #1
 8002c1a:	d10c      	bne.n	8002c36 <_printf_float+0x416>
 8002c1c:	e65b      	b.n	80028d6 <_printf_float+0xb6>
 8002c1e:	2301      	movs	r3, #1
 8002c20:	465a      	mov	r2, fp
 8002c22:	4631      	mov	r1, r6
 8002c24:	4628      	mov	r0, r5
 8002c26:	47b8      	blx	r7
 8002c28:	3001      	adds	r0, #1
 8002c2a:	f43f ae54 	beq.w	80028d6 <_printf_float+0xb6>
 8002c2e:	f108 0801 	add.w	r8, r8, #1
 8002c32:	45d0      	cmp	r8, sl
 8002c34:	dbf3      	blt.n	8002c1e <_printf_float+0x3fe>
 8002c36:	464b      	mov	r3, r9
 8002c38:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002c3c:	e6e0      	b.n	8002a00 <_printf_float+0x1e0>
 8002c3e:	f04f 0800 	mov.w	r8, #0
 8002c42:	f104 0b1a 	add.w	fp, r4, #26
 8002c46:	e7f4      	b.n	8002c32 <_printf_float+0x412>
 8002c48:	2301      	movs	r3, #1
 8002c4a:	4642      	mov	r2, r8
 8002c4c:	e7e1      	b.n	8002c12 <_printf_float+0x3f2>
 8002c4e:	2301      	movs	r3, #1
 8002c50:	464a      	mov	r2, r9
 8002c52:	4631      	mov	r1, r6
 8002c54:	4628      	mov	r0, r5
 8002c56:	47b8      	blx	r7
 8002c58:	3001      	adds	r0, #1
 8002c5a:	f43f ae3c 	beq.w	80028d6 <_printf_float+0xb6>
 8002c5e:	f108 0801 	add.w	r8, r8, #1
 8002c62:	68e3      	ldr	r3, [r4, #12]
 8002c64:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8002c66:	1a5b      	subs	r3, r3, r1
 8002c68:	4543      	cmp	r3, r8
 8002c6a:	dcf0      	bgt.n	8002c4e <_printf_float+0x42e>
 8002c6c:	e6fd      	b.n	8002a6a <_printf_float+0x24a>
 8002c6e:	f04f 0800 	mov.w	r8, #0
 8002c72:	f104 0919 	add.w	r9, r4, #25
 8002c76:	e7f4      	b.n	8002c62 <_printf_float+0x442>

08002c78 <_printf_common>:
 8002c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c7c:	4616      	mov	r6, r2
 8002c7e:	4698      	mov	r8, r3
 8002c80:	688a      	ldr	r2, [r1, #8]
 8002c82:	690b      	ldr	r3, [r1, #16]
 8002c84:	4607      	mov	r7, r0
 8002c86:	4293      	cmp	r3, r2
 8002c88:	bfb8      	it	lt
 8002c8a:	4613      	movlt	r3, r2
 8002c8c:	6033      	str	r3, [r6, #0]
 8002c8e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002c92:	460c      	mov	r4, r1
 8002c94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002c98:	b10a      	cbz	r2, 8002c9e <_printf_common+0x26>
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	6033      	str	r3, [r6, #0]
 8002c9e:	6823      	ldr	r3, [r4, #0]
 8002ca0:	0699      	lsls	r1, r3, #26
 8002ca2:	bf42      	ittt	mi
 8002ca4:	6833      	ldrmi	r3, [r6, #0]
 8002ca6:	3302      	addmi	r3, #2
 8002ca8:	6033      	strmi	r3, [r6, #0]
 8002caa:	6825      	ldr	r5, [r4, #0]
 8002cac:	f015 0506 	ands.w	r5, r5, #6
 8002cb0:	d106      	bne.n	8002cc0 <_printf_common+0x48>
 8002cb2:	f104 0a19 	add.w	sl, r4, #25
 8002cb6:	68e3      	ldr	r3, [r4, #12]
 8002cb8:	6832      	ldr	r2, [r6, #0]
 8002cba:	1a9b      	subs	r3, r3, r2
 8002cbc:	42ab      	cmp	r3, r5
 8002cbe:	dc2b      	bgt.n	8002d18 <_printf_common+0xa0>
 8002cc0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002cc4:	6822      	ldr	r2, [r4, #0]
 8002cc6:	3b00      	subs	r3, #0
 8002cc8:	bf18      	it	ne
 8002cca:	2301      	movne	r3, #1
 8002ccc:	0692      	lsls	r2, r2, #26
 8002cce:	d430      	bmi.n	8002d32 <_printf_common+0xba>
 8002cd0:	4641      	mov	r1, r8
 8002cd2:	4638      	mov	r0, r7
 8002cd4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002cd8:	47c8      	blx	r9
 8002cda:	3001      	adds	r0, #1
 8002cdc:	d023      	beq.n	8002d26 <_printf_common+0xae>
 8002cde:	6823      	ldr	r3, [r4, #0]
 8002ce0:	6922      	ldr	r2, [r4, #16]
 8002ce2:	f003 0306 	and.w	r3, r3, #6
 8002ce6:	2b04      	cmp	r3, #4
 8002ce8:	bf14      	ite	ne
 8002cea:	2500      	movne	r5, #0
 8002cec:	6833      	ldreq	r3, [r6, #0]
 8002cee:	f04f 0600 	mov.w	r6, #0
 8002cf2:	bf08      	it	eq
 8002cf4:	68e5      	ldreq	r5, [r4, #12]
 8002cf6:	f104 041a 	add.w	r4, r4, #26
 8002cfa:	bf08      	it	eq
 8002cfc:	1aed      	subeq	r5, r5, r3
 8002cfe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002d02:	bf08      	it	eq
 8002d04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	bfc4      	itt	gt
 8002d0c:	1a9b      	subgt	r3, r3, r2
 8002d0e:	18ed      	addgt	r5, r5, r3
 8002d10:	42b5      	cmp	r5, r6
 8002d12:	d11a      	bne.n	8002d4a <_printf_common+0xd2>
 8002d14:	2000      	movs	r0, #0
 8002d16:	e008      	b.n	8002d2a <_printf_common+0xb2>
 8002d18:	2301      	movs	r3, #1
 8002d1a:	4652      	mov	r2, sl
 8002d1c:	4641      	mov	r1, r8
 8002d1e:	4638      	mov	r0, r7
 8002d20:	47c8      	blx	r9
 8002d22:	3001      	adds	r0, #1
 8002d24:	d103      	bne.n	8002d2e <_printf_common+0xb6>
 8002d26:	f04f 30ff 	mov.w	r0, #4294967295
 8002d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d2e:	3501      	adds	r5, #1
 8002d30:	e7c1      	b.n	8002cb6 <_printf_common+0x3e>
 8002d32:	2030      	movs	r0, #48	@ 0x30
 8002d34:	18e1      	adds	r1, r4, r3
 8002d36:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002d3a:	1c5a      	adds	r2, r3, #1
 8002d3c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002d40:	4422      	add	r2, r4
 8002d42:	3302      	adds	r3, #2
 8002d44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002d48:	e7c2      	b.n	8002cd0 <_printf_common+0x58>
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	4622      	mov	r2, r4
 8002d4e:	4641      	mov	r1, r8
 8002d50:	4638      	mov	r0, r7
 8002d52:	47c8      	blx	r9
 8002d54:	3001      	adds	r0, #1
 8002d56:	d0e6      	beq.n	8002d26 <_printf_common+0xae>
 8002d58:	3601      	adds	r6, #1
 8002d5a:	e7d9      	b.n	8002d10 <_printf_common+0x98>

08002d5c <_printf_i>:
 8002d5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d60:	7e0f      	ldrb	r7, [r1, #24]
 8002d62:	4691      	mov	r9, r2
 8002d64:	2f78      	cmp	r7, #120	@ 0x78
 8002d66:	4680      	mov	r8, r0
 8002d68:	460c      	mov	r4, r1
 8002d6a:	469a      	mov	sl, r3
 8002d6c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002d6e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002d72:	d807      	bhi.n	8002d84 <_printf_i+0x28>
 8002d74:	2f62      	cmp	r7, #98	@ 0x62
 8002d76:	d80a      	bhi.n	8002d8e <_printf_i+0x32>
 8002d78:	2f00      	cmp	r7, #0
 8002d7a:	f000 80d3 	beq.w	8002f24 <_printf_i+0x1c8>
 8002d7e:	2f58      	cmp	r7, #88	@ 0x58
 8002d80:	f000 80ba 	beq.w	8002ef8 <_printf_i+0x19c>
 8002d84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002d88:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002d8c:	e03a      	b.n	8002e04 <_printf_i+0xa8>
 8002d8e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002d92:	2b15      	cmp	r3, #21
 8002d94:	d8f6      	bhi.n	8002d84 <_printf_i+0x28>
 8002d96:	a101      	add	r1, pc, #4	@ (adr r1, 8002d9c <_printf_i+0x40>)
 8002d98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002d9c:	08002df5 	.word	0x08002df5
 8002da0:	08002e09 	.word	0x08002e09
 8002da4:	08002d85 	.word	0x08002d85
 8002da8:	08002d85 	.word	0x08002d85
 8002dac:	08002d85 	.word	0x08002d85
 8002db0:	08002d85 	.word	0x08002d85
 8002db4:	08002e09 	.word	0x08002e09
 8002db8:	08002d85 	.word	0x08002d85
 8002dbc:	08002d85 	.word	0x08002d85
 8002dc0:	08002d85 	.word	0x08002d85
 8002dc4:	08002d85 	.word	0x08002d85
 8002dc8:	08002f0b 	.word	0x08002f0b
 8002dcc:	08002e33 	.word	0x08002e33
 8002dd0:	08002ec5 	.word	0x08002ec5
 8002dd4:	08002d85 	.word	0x08002d85
 8002dd8:	08002d85 	.word	0x08002d85
 8002ddc:	08002f2d 	.word	0x08002f2d
 8002de0:	08002d85 	.word	0x08002d85
 8002de4:	08002e33 	.word	0x08002e33
 8002de8:	08002d85 	.word	0x08002d85
 8002dec:	08002d85 	.word	0x08002d85
 8002df0:	08002ecd 	.word	0x08002ecd
 8002df4:	6833      	ldr	r3, [r6, #0]
 8002df6:	1d1a      	adds	r2, r3, #4
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	6032      	str	r2, [r6, #0]
 8002dfc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002e00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002e04:	2301      	movs	r3, #1
 8002e06:	e09e      	b.n	8002f46 <_printf_i+0x1ea>
 8002e08:	6833      	ldr	r3, [r6, #0]
 8002e0a:	6820      	ldr	r0, [r4, #0]
 8002e0c:	1d19      	adds	r1, r3, #4
 8002e0e:	6031      	str	r1, [r6, #0]
 8002e10:	0606      	lsls	r6, r0, #24
 8002e12:	d501      	bpl.n	8002e18 <_printf_i+0xbc>
 8002e14:	681d      	ldr	r5, [r3, #0]
 8002e16:	e003      	b.n	8002e20 <_printf_i+0xc4>
 8002e18:	0645      	lsls	r5, r0, #25
 8002e1a:	d5fb      	bpl.n	8002e14 <_printf_i+0xb8>
 8002e1c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002e20:	2d00      	cmp	r5, #0
 8002e22:	da03      	bge.n	8002e2c <_printf_i+0xd0>
 8002e24:	232d      	movs	r3, #45	@ 0x2d
 8002e26:	426d      	negs	r5, r5
 8002e28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e2c:	230a      	movs	r3, #10
 8002e2e:	4859      	ldr	r0, [pc, #356]	@ (8002f94 <_printf_i+0x238>)
 8002e30:	e011      	b.n	8002e56 <_printf_i+0xfa>
 8002e32:	6821      	ldr	r1, [r4, #0]
 8002e34:	6833      	ldr	r3, [r6, #0]
 8002e36:	0608      	lsls	r0, r1, #24
 8002e38:	f853 5b04 	ldr.w	r5, [r3], #4
 8002e3c:	d402      	bmi.n	8002e44 <_printf_i+0xe8>
 8002e3e:	0649      	lsls	r1, r1, #25
 8002e40:	bf48      	it	mi
 8002e42:	b2ad      	uxthmi	r5, r5
 8002e44:	2f6f      	cmp	r7, #111	@ 0x6f
 8002e46:	6033      	str	r3, [r6, #0]
 8002e48:	bf14      	ite	ne
 8002e4a:	230a      	movne	r3, #10
 8002e4c:	2308      	moveq	r3, #8
 8002e4e:	4851      	ldr	r0, [pc, #324]	@ (8002f94 <_printf_i+0x238>)
 8002e50:	2100      	movs	r1, #0
 8002e52:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002e56:	6866      	ldr	r6, [r4, #4]
 8002e58:	2e00      	cmp	r6, #0
 8002e5a:	bfa8      	it	ge
 8002e5c:	6821      	ldrge	r1, [r4, #0]
 8002e5e:	60a6      	str	r6, [r4, #8]
 8002e60:	bfa4      	itt	ge
 8002e62:	f021 0104 	bicge.w	r1, r1, #4
 8002e66:	6021      	strge	r1, [r4, #0]
 8002e68:	b90d      	cbnz	r5, 8002e6e <_printf_i+0x112>
 8002e6a:	2e00      	cmp	r6, #0
 8002e6c:	d04b      	beq.n	8002f06 <_printf_i+0x1aa>
 8002e6e:	4616      	mov	r6, r2
 8002e70:	fbb5 f1f3 	udiv	r1, r5, r3
 8002e74:	fb03 5711 	mls	r7, r3, r1, r5
 8002e78:	5dc7      	ldrb	r7, [r0, r7]
 8002e7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002e7e:	462f      	mov	r7, r5
 8002e80:	42bb      	cmp	r3, r7
 8002e82:	460d      	mov	r5, r1
 8002e84:	d9f4      	bls.n	8002e70 <_printf_i+0x114>
 8002e86:	2b08      	cmp	r3, #8
 8002e88:	d10b      	bne.n	8002ea2 <_printf_i+0x146>
 8002e8a:	6823      	ldr	r3, [r4, #0]
 8002e8c:	07df      	lsls	r7, r3, #31
 8002e8e:	d508      	bpl.n	8002ea2 <_printf_i+0x146>
 8002e90:	6923      	ldr	r3, [r4, #16]
 8002e92:	6861      	ldr	r1, [r4, #4]
 8002e94:	4299      	cmp	r1, r3
 8002e96:	bfde      	ittt	le
 8002e98:	2330      	movle	r3, #48	@ 0x30
 8002e9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002e9e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002ea2:	1b92      	subs	r2, r2, r6
 8002ea4:	6122      	str	r2, [r4, #16]
 8002ea6:	464b      	mov	r3, r9
 8002ea8:	4621      	mov	r1, r4
 8002eaa:	4640      	mov	r0, r8
 8002eac:	f8cd a000 	str.w	sl, [sp]
 8002eb0:	aa03      	add	r2, sp, #12
 8002eb2:	f7ff fee1 	bl	8002c78 <_printf_common>
 8002eb6:	3001      	adds	r0, #1
 8002eb8:	d14a      	bne.n	8002f50 <_printf_i+0x1f4>
 8002eba:	f04f 30ff 	mov.w	r0, #4294967295
 8002ebe:	b004      	add	sp, #16
 8002ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ec4:	6823      	ldr	r3, [r4, #0]
 8002ec6:	f043 0320 	orr.w	r3, r3, #32
 8002eca:	6023      	str	r3, [r4, #0]
 8002ecc:	2778      	movs	r7, #120	@ 0x78
 8002ece:	4832      	ldr	r0, [pc, #200]	@ (8002f98 <_printf_i+0x23c>)
 8002ed0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002ed4:	6823      	ldr	r3, [r4, #0]
 8002ed6:	6831      	ldr	r1, [r6, #0]
 8002ed8:	061f      	lsls	r7, r3, #24
 8002eda:	f851 5b04 	ldr.w	r5, [r1], #4
 8002ede:	d402      	bmi.n	8002ee6 <_printf_i+0x18a>
 8002ee0:	065f      	lsls	r7, r3, #25
 8002ee2:	bf48      	it	mi
 8002ee4:	b2ad      	uxthmi	r5, r5
 8002ee6:	6031      	str	r1, [r6, #0]
 8002ee8:	07d9      	lsls	r1, r3, #31
 8002eea:	bf44      	itt	mi
 8002eec:	f043 0320 	orrmi.w	r3, r3, #32
 8002ef0:	6023      	strmi	r3, [r4, #0]
 8002ef2:	b11d      	cbz	r5, 8002efc <_printf_i+0x1a0>
 8002ef4:	2310      	movs	r3, #16
 8002ef6:	e7ab      	b.n	8002e50 <_printf_i+0xf4>
 8002ef8:	4826      	ldr	r0, [pc, #152]	@ (8002f94 <_printf_i+0x238>)
 8002efa:	e7e9      	b.n	8002ed0 <_printf_i+0x174>
 8002efc:	6823      	ldr	r3, [r4, #0]
 8002efe:	f023 0320 	bic.w	r3, r3, #32
 8002f02:	6023      	str	r3, [r4, #0]
 8002f04:	e7f6      	b.n	8002ef4 <_printf_i+0x198>
 8002f06:	4616      	mov	r6, r2
 8002f08:	e7bd      	b.n	8002e86 <_printf_i+0x12a>
 8002f0a:	6833      	ldr	r3, [r6, #0]
 8002f0c:	6825      	ldr	r5, [r4, #0]
 8002f0e:	1d18      	adds	r0, r3, #4
 8002f10:	6961      	ldr	r1, [r4, #20]
 8002f12:	6030      	str	r0, [r6, #0]
 8002f14:	062e      	lsls	r6, r5, #24
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	d501      	bpl.n	8002f1e <_printf_i+0x1c2>
 8002f1a:	6019      	str	r1, [r3, #0]
 8002f1c:	e002      	b.n	8002f24 <_printf_i+0x1c8>
 8002f1e:	0668      	lsls	r0, r5, #25
 8002f20:	d5fb      	bpl.n	8002f1a <_printf_i+0x1be>
 8002f22:	8019      	strh	r1, [r3, #0]
 8002f24:	2300      	movs	r3, #0
 8002f26:	4616      	mov	r6, r2
 8002f28:	6123      	str	r3, [r4, #16]
 8002f2a:	e7bc      	b.n	8002ea6 <_printf_i+0x14a>
 8002f2c:	6833      	ldr	r3, [r6, #0]
 8002f2e:	2100      	movs	r1, #0
 8002f30:	1d1a      	adds	r2, r3, #4
 8002f32:	6032      	str	r2, [r6, #0]
 8002f34:	681e      	ldr	r6, [r3, #0]
 8002f36:	6862      	ldr	r2, [r4, #4]
 8002f38:	4630      	mov	r0, r6
 8002f3a:	f000 f9b4 	bl	80032a6 <memchr>
 8002f3e:	b108      	cbz	r0, 8002f44 <_printf_i+0x1e8>
 8002f40:	1b80      	subs	r0, r0, r6
 8002f42:	6060      	str	r0, [r4, #4]
 8002f44:	6863      	ldr	r3, [r4, #4]
 8002f46:	6123      	str	r3, [r4, #16]
 8002f48:	2300      	movs	r3, #0
 8002f4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f4e:	e7aa      	b.n	8002ea6 <_printf_i+0x14a>
 8002f50:	4632      	mov	r2, r6
 8002f52:	4649      	mov	r1, r9
 8002f54:	4640      	mov	r0, r8
 8002f56:	6923      	ldr	r3, [r4, #16]
 8002f58:	47d0      	blx	sl
 8002f5a:	3001      	adds	r0, #1
 8002f5c:	d0ad      	beq.n	8002eba <_printf_i+0x15e>
 8002f5e:	6823      	ldr	r3, [r4, #0]
 8002f60:	079b      	lsls	r3, r3, #30
 8002f62:	d413      	bmi.n	8002f8c <_printf_i+0x230>
 8002f64:	68e0      	ldr	r0, [r4, #12]
 8002f66:	9b03      	ldr	r3, [sp, #12]
 8002f68:	4298      	cmp	r0, r3
 8002f6a:	bfb8      	it	lt
 8002f6c:	4618      	movlt	r0, r3
 8002f6e:	e7a6      	b.n	8002ebe <_printf_i+0x162>
 8002f70:	2301      	movs	r3, #1
 8002f72:	4632      	mov	r2, r6
 8002f74:	4649      	mov	r1, r9
 8002f76:	4640      	mov	r0, r8
 8002f78:	47d0      	blx	sl
 8002f7a:	3001      	adds	r0, #1
 8002f7c:	d09d      	beq.n	8002eba <_printf_i+0x15e>
 8002f7e:	3501      	adds	r5, #1
 8002f80:	68e3      	ldr	r3, [r4, #12]
 8002f82:	9903      	ldr	r1, [sp, #12]
 8002f84:	1a5b      	subs	r3, r3, r1
 8002f86:	42ab      	cmp	r3, r5
 8002f88:	dcf2      	bgt.n	8002f70 <_printf_i+0x214>
 8002f8a:	e7eb      	b.n	8002f64 <_printf_i+0x208>
 8002f8c:	2500      	movs	r5, #0
 8002f8e:	f104 0619 	add.w	r6, r4, #25
 8002f92:	e7f5      	b.n	8002f80 <_printf_i+0x224>
 8002f94:	08005054 	.word	0x08005054
 8002f98:	08005065 	.word	0x08005065

08002f9c <std>:
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	b510      	push	{r4, lr}
 8002fa0:	4604      	mov	r4, r0
 8002fa2:	e9c0 3300 	strd	r3, r3, [r0]
 8002fa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002faa:	6083      	str	r3, [r0, #8]
 8002fac:	8181      	strh	r1, [r0, #12]
 8002fae:	6643      	str	r3, [r0, #100]	@ 0x64
 8002fb0:	81c2      	strh	r2, [r0, #14]
 8002fb2:	6183      	str	r3, [r0, #24]
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	2208      	movs	r2, #8
 8002fb8:	305c      	adds	r0, #92	@ 0x5c
 8002fba:	f000 f8f4 	bl	80031a6 <memset>
 8002fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8002ff4 <std+0x58>)
 8002fc0:	6224      	str	r4, [r4, #32]
 8002fc2:	6263      	str	r3, [r4, #36]	@ 0x24
 8002fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff8 <std+0x5c>)
 8002fc6:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8002ffc <std+0x60>)
 8002fca:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8003000 <std+0x64>)
 8002fce:	6323      	str	r3, [r4, #48]	@ 0x30
 8002fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8003004 <std+0x68>)
 8002fd2:	429c      	cmp	r4, r3
 8002fd4:	d006      	beq.n	8002fe4 <std+0x48>
 8002fd6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002fda:	4294      	cmp	r4, r2
 8002fdc:	d002      	beq.n	8002fe4 <std+0x48>
 8002fde:	33d0      	adds	r3, #208	@ 0xd0
 8002fe0:	429c      	cmp	r4, r3
 8002fe2:	d105      	bne.n	8002ff0 <std+0x54>
 8002fe4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002fe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fec:	f000 b958 	b.w	80032a0 <__retarget_lock_init_recursive>
 8002ff0:	bd10      	pop	{r4, pc}
 8002ff2:	bf00      	nop
 8002ff4:	08003121 	.word	0x08003121
 8002ff8:	08003143 	.word	0x08003143
 8002ffc:	0800317b 	.word	0x0800317b
 8003000:	0800319f 	.word	0x0800319f
 8003004:	20000270 	.word	0x20000270

08003008 <stdio_exit_handler>:
 8003008:	4a02      	ldr	r2, [pc, #8]	@ (8003014 <stdio_exit_handler+0xc>)
 800300a:	4903      	ldr	r1, [pc, #12]	@ (8003018 <stdio_exit_handler+0x10>)
 800300c:	4803      	ldr	r0, [pc, #12]	@ (800301c <stdio_exit_handler+0x14>)
 800300e:	f000 b869 	b.w	80030e4 <_fwalk_sglue>
 8003012:	bf00      	nop
 8003014:	2000000c 	.word	0x2000000c
 8003018:	08004965 	.word	0x08004965
 800301c:	2000001c 	.word	0x2000001c

08003020 <cleanup_stdio>:
 8003020:	6841      	ldr	r1, [r0, #4]
 8003022:	4b0c      	ldr	r3, [pc, #48]	@ (8003054 <cleanup_stdio+0x34>)
 8003024:	b510      	push	{r4, lr}
 8003026:	4299      	cmp	r1, r3
 8003028:	4604      	mov	r4, r0
 800302a:	d001      	beq.n	8003030 <cleanup_stdio+0x10>
 800302c:	f001 fc9a 	bl	8004964 <_fflush_r>
 8003030:	68a1      	ldr	r1, [r4, #8]
 8003032:	4b09      	ldr	r3, [pc, #36]	@ (8003058 <cleanup_stdio+0x38>)
 8003034:	4299      	cmp	r1, r3
 8003036:	d002      	beq.n	800303e <cleanup_stdio+0x1e>
 8003038:	4620      	mov	r0, r4
 800303a:	f001 fc93 	bl	8004964 <_fflush_r>
 800303e:	68e1      	ldr	r1, [r4, #12]
 8003040:	4b06      	ldr	r3, [pc, #24]	@ (800305c <cleanup_stdio+0x3c>)
 8003042:	4299      	cmp	r1, r3
 8003044:	d004      	beq.n	8003050 <cleanup_stdio+0x30>
 8003046:	4620      	mov	r0, r4
 8003048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800304c:	f001 bc8a 	b.w	8004964 <_fflush_r>
 8003050:	bd10      	pop	{r4, pc}
 8003052:	bf00      	nop
 8003054:	20000270 	.word	0x20000270
 8003058:	200002d8 	.word	0x200002d8
 800305c:	20000340 	.word	0x20000340

08003060 <global_stdio_init.part.0>:
 8003060:	b510      	push	{r4, lr}
 8003062:	4b0b      	ldr	r3, [pc, #44]	@ (8003090 <global_stdio_init.part.0+0x30>)
 8003064:	4c0b      	ldr	r4, [pc, #44]	@ (8003094 <global_stdio_init.part.0+0x34>)
 8003066:	4a0c      	ldr	r2, [pc, #48]	@ (8003098 <global_stdio_init.part.0+0x38>)
 8003068:	4620      	mov	r0, r4
 800306a:	601a      	str	r2, [r3, #0]
 800306c:	2104      	movs	r1, #4
 800306e:	2200      	movs	r2, #0
 8003070:	f7ff ff94 	bl	8002f9c <std>
 8003074:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003078:	2201      	movs	r2, #1
 800307a:	2109      	movs	r1, #9
 800307c:	f7ff ff8e 	bl	8002f9c <std>
 8003080:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003084:	2202      	movs	r2, #2
 8003086:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800308a:	2112      	movs	r1, #18
 800308c:	f7ff bf86 	b.w	8002f9c <std>
 8003090:	200003a8 	.word	0x200003a8
 8003094:	20000270 	.word	0x20000270
 8003098:	08003009 	.word	0x08003009

0800309c <__sfp_lock_acquire>:
 800309c:	4801      	ldr	r0, [pc, #4]	@ (80030a4 <__sfp_lock_acquire+0x8>)
 800309e:	f000 b900 	b.w	80032a2 <__retarget_lock_acquire_recursive>
 80030a2:	bf00      	nop
 80030a4:	200003b1 	.word	0x200003b1

080030a8 <__sfp_lock_release>:
 80030a8:	4801      	ldr	r0, [pc, #4]	@ (80030b0 <__sfp_lock_release+0x8>)
 80030aa:	f000 b8fb 	b.w	80032a4 <__retarget_lock_release_recursive>
 80030ae:	bf00      	nop
 80030b0:	200003b1 	.word	0x200003b1

080030b4 <__sinit>:
 80030b4:	b510      	push	{r4, lr}
 80030b6:	4604      	mov	r4, r0
 80030b8:	f7ff fff0 	bl	800309c <__sfp_lock_acquire>
 80030bc:	6a23      	ldr	r3, [r4, #32]
 80030be:	b11b      	cbz	r3, 80030c8 <__sinit+0x14>
 80030c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030c4:	f7ff bff0 	b.w	80030a8 <__sfp_lock_release>
 80030c8:	4b04      	ldr	r3, [pc, #16]	@ (80030dc <__sinit+0x28>)
 80030ca:	6223      	str	r3, [r4, #32]
 80030cc:	4b04      	ldr	r3, [pc, #16]	@ (80030e0 <__sinit+0x2c>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d1f5      	bne.n	80030c0 <__sinit+0xc>
 80030d4:	f7ff ffc4 	bl	8003060 <global_stdio_init.part.0>
 80030d8:	e7f2      	b.n	80030c0 <__sinit+0xc>
 80030da:	bf00      	nop
 80030dc:	08003021 	.word	0x08003021
 80030e0:	200003a8 	.word	0x200003a8

080030e4 <_fwalk_sglue>:
 80030e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030e8:	4607      	mov	r7, r0
 80030ea:	4688      	mov	r8, r1
 80030ec:	4614      	mov	r4, r2
 80030ee:	2600      	movs	r6, #0
 80030f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80030f4:	f1b9 0901 	subs.w	r9, r9, #1
 80030f8:	d505      	bpl.n	8003106 <_fwalk_sglue+0x22>
 80030fa:	6824      	ldr	r4, [r4, #0]
 80030fc:	2c00      	cmp	r4, #0
 80030fe:	d1f7      	bne.n	80030f0 <_fwalk_sglue+0xc>
 8003100:	4630      	mov	r0, r6
 8003102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003106:	89ab      	ldrh	r3, [r5, #12]
 8003108:	2b01      	cmp	r3, #1
 800310a:	d907      	bls.n	800311c <_fwalk_sglue+0x38>
 800310c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003110:	3301      	adds	r3, #1
 8003112:	d003      	beq.n	800311c <_fwalk_sglue+0x38>
 8003114:	4629      	mov	r1, r5
 8003116:	4638      	mov	r0, r7
 8003118:	47c0      	blx	r8
 800311a:	4306      	orrs	r6, r0
 800311c:	3568      	adds	r5, #104	@ 0x68
 800311e:	e7e9      	b.n	80030f4 <_fwalk_sglue+0x10>

08003120 <__sread>:
 8003120:	b510      	push	{r4, lr}
 8003122:	460c      	mov	r4, r1
 8003124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003128:	f000 f86c 	bl	8003204 <_read_r>
 800312c:	2800      	cmp	r0, #0
 800312e:	bfab      	itete	ge
 8003130:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003132:	89a3      	ldrhlt	r3, [r4, #12]
 8003134:	181b      	addge	r3, r3, r0
 8003136:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800313a:	bfac      	ite	ge
 800313c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800313e:	81a3      	strhlt	r3, [r4, #12]
 8003140:	bd10      	pop	{r4, pc}

08003142 <__swrite>:
 8003142:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003146:	461f      	mov	r7, r3
 8003148:	898b      	ldrh	r3, [r1, #12]
 800314a:	4605      	mov	r5, r0
 800314c:	05db      	lsls	r3, r3, #23
 800314e:	460c      	mov	r4, r1
 8003150:	4616      	mov	r6, r2
 8003152:	d505      	bpl.n	8003160 <__swrite+0x1e>
 8003154:	2302      	movs	r3, #2
 8003156:	2200      	movs	r2, #0
 8003158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800315c:	f000 f840 	bl	80031e0 <_lseek_r>
 8003160:	89a3      	ldrh	r3, [r4, #12]
 8003162:	4632      	mov	r2, r6
 8003164:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003168:	81a3      	strh	r3, [r4, #12]
 800316a:	4628      	mov	r0, r5
 800316c:	463b      	mov	r3, r7
 800316e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003172:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003176:	f000 b857 	b.w	8003228 <_write_r>

0800317a <__sseek>:
 800317a:	b510      	push	{r4, lr}
 800317c:	460c      	mov	r4, r1
 800317e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003182:	f000 f82d 	bl	80031e0 <_lseek_r>
 8003186:	1c43      	adds	r3, r0, #1
 8003188:	89a3      	ldrh	r3, [r4, #12]
 800318a:	bf15      	itete	ne
 800318c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800318e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003192:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003196:	81a3      	strheq	r3, [r4, #12]
 8003198:	bf18      	it	ne
 800319a:	81a3      	strhne	r3, [r4, #12]
 800319c:	bd10      	pop	{r4, pc}

0800319e <__sclose>:
 800319e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031a2:	f000 b80d 	b.w	80031c0 <_close_r>

080031a6 <memset>:
 80031a6:	4603      	mov	r3, r0
 80031a8:	4402      	add	r2, r0
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d100      	bne.n	80031b0 <memset+0xa>
 80031ae:	4770      	bx	lr
 80031b0:	f803 1b01 	strb.w	r1, [r3], #1
 80031b4:	e7f9      	b.n	80031aa <memset+0x4>
	...

080031b8 <_localeconv_r>:
 80031b8:	4800      	ldr	r0, [pc, #0]	@ (80031bc <_localeconv_r+0x4>)
 80031ba:	4770      	bx	lr
 80031bc:	20000158 	.word	0x20000158

080031c0 <_close_r>:
 80031c0:	b538      	push	{r3, r4, r5, lr}
 80031c2:	2300      	movs	r3, #0
 80031c4:	4d05      	ldr	r5, [pc, #20]	@ (80031dc <_close_r+0x1c>)
 80031c6:	4604      	mov	r4, r0
 80031c8:	4608      	mov	r0, r1
 80031ca:	602b      	str	r3, [r5, #0]
 80031cc:	f7fd ff13 	bl	8000ff6 <_close>
 80031d0:	1c43      	adds	r3, r0, #1
 80031d2:	d102      	bne.n	80031da <_close_r+0x1a>
 80031d4:	682b      	ldr	r3, [r5, #0]
 80031d6:	b103      	cbz	r3, 80031da <_close_r+0x1a>
 80031d8:	6023      	str	r3, [r4, #0]
 80031da:	bd38      	pop	{r3, r4, r5, pc}
 80031dc:	200003ac 	.word	0x200003ac

080031e0 <_lseek_r>:
 80031e0:	b538      	push	{r3, r4, r5, lr}
 80031e2:	4604      	mov	r4, r0
 80031e4:	4608      	mov	r0, r1
 80031e6:	4611      	mov	r1, r2
 80031e8:	2200      	movs	r2, #0
 80031ea:	4d05      	ldr	r5, [pc, #20]	@ (8003200 <_lseek_r+0x20>)
 80031ec:	602a      	str	r2, [r5, #0]
 80031ee:	461a      	mov	r2, r3
 80031f0:	f7fd ff25 	bl	800103e <_lseek>
 80031f4:	1c43      	adds	r3, r0, #1
 80031f6:	d102      	bne.n	80031fe <_lseek_r+0x1e>
 80031f8:	682b      	ldr	r3, [r5, #0]
 80031fa:	b103      	cbz	r3, 80031fe <_lseek_r+0x1e>
 80031fc:	6023      	str	r3, [r4, #0]
 80031fe:	bd38      	pop	{r3, r4, r5, pc}
 8003200:	200003ac 	.word	0x200003ac

08003204 <_read_r>:
 8003204:	b538      	push	{r3, r4, r5, lr}
 8003206:	4604      	mov	r4, r0
 8003208:	4608      	mov	r0, r1
 800320a:	4611      	mov	r1, r2
 800320c:	2200      	movs	r2, #0
 800320e:	4d05      	ldr	r5, [pc, #20]	@ (8003224 <_read_r+0x20>)
 8003210:	602a      	str	r2, [r5, #0]
 8003212:	461a      	mov	r2, r3
 8003214:	f7fd feb6 	bl	8000f84 <_read>
 8003218:	1c43      	adds	r3, r0, #1
 800321a:	d102      	bne.n	8003222 <_read_r+0x1e>
 800321c:	682b      	ldr	r3, [r5, #0]
 800321e:	b103      	cbz	r3, 8003222 <_read_r+0x1e>
 8003220:	6023      	str	r3, [r4, #0]
 8003222:	bd38      	pop	{r3, r4, r5, pc}
 8003224:	200003ac 	.word	0x200003ac

08003228 <_write_r>:
 8003228:	b538      	push	{r3, r4, r5, lr}
 800322a:	4604      	mov	r4, r0
 800322c:	4608      	mov	r0, r1
 800322e:	4611      	mov	r1, r2
 8003230:	2200      	movs	r2, #0
 8003232:	4d05      	ldr	r5, [pc, #20]	@ (8003248 <_write_r+0x20>)
 8003234:	602a      	str	r2, [r5, #0]
 8003236:	461a      	mov	r2, r3
 8003238:	f7fd fec1 	bl	8000fbe <_write>
 800323c:	1c43      	adds	r3, r0, #1
 800323e:	d102      	bne.n	8003246 <_write_r+0x1e>
 8003240:	682b      	ldr	r3, [r5, #0]
 8003242:	b103      	cbz	r3, 8003246 <_write_r+0x1e>
 8003244:	6023      	str	r3, [r4, #0]
 8003246:	bd38      	pop	{r3, r4, r5, pc}
 8003248:	200003ac 	.word	0x200003ac

0800324c <__errno>:
 800324c:	4b01      	ldr	r3, [pc, #4]	@ (8003254 <__errno+0x8>)
 800324e:	6818      	ldr	r0, [r3, #0]
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	20000018 	.word	0x20000018

08003258 <__libc_init_array>:
 8003258:	b570      	push	{r4, r5, r6, lr}
 800325a:	2600      	movs	r6, #0
 800325c:	4d0c      	ldr	r5, [pc, #48]	@ (8003290 <__libc_init_array+0x38>)
 800325e:	4c0d      	ldr	r4, [pc, #52]	@ (8003294 <__libc_init_array+0x3c>)
 8003260:	1b64      	subs	r4, r4, r5
 8003262:	10a4      	asrs	r4, r4, #2
 8003264:	42a6      	cmp	r6, r4
 8003266:	d109      	bne.n	800327c <__libc_init_array+0x24>
 8003268:	f001 fec8 	bl	8004ffc <_init>
 800326c:	2600      	movs	r6, #0
 800326e:	4d0a      	ldr	r5, [pc, #40]	@ (8003298 <__libc_init_array+0x40>)
 8003270:	4c0a      	ldr	r4, [pc, #40]	@ (800329c <__libc_init_array+0x44>)
 8003272:	1b64      	subs	r4, r4, r5
 8003274:	10a4      	asrs	r4, r4, #2
 8003276:	42a6      	cmp	r6, r4
 8003278:	d105      	bne.n	8003286 <__libc_init_array+0x2e>
 800327a:	bd70      	pop	{r4, r5, r6, pc}
 800327c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003280:	4798      	blx	r3
 8003282:	3601      	adds	r6, #1
 8003284:	e7ee      	b.n	8003264 <__libc_init_array+0xc>
 8003286:	f855 3b04 	ldr.w	r3, [r5], #4
 800328a:	4798      	blx	r3
 800328c:	3601      	adds	r6, #1
 800328e:	e7f2      	b.n	8003276 <__libc_init_array+0x1e>
 8003290:	080053b8 	.word	0x080053b8
 8003294:	080053b8 	.word	0x080053b8
 8003298:	080053b8 	.word	0x080053b8
 800329c:	080053bc 	.word	0x080053bc

080032a0 <__retarget_lock_init_recursive>:
 80032a0:	4770      	bx	lr

080032a2 <__retarget_lock_acquire_recursive>:
 80032a2:	4770      	bx	lr

080032a4 <__retarget_lock_release_recursive>:
 80032a4:	4770      	bx	lr

080032a6 <memchr>:
 80032a6:	4603      	mov	r3, r0
 80032a8:	b510      	push	{r4, lr}
 80032aa:	b2c9      	uxtb	r1, r1
 80032ac:	4402      	add	r2, r0
 80032ae:	4293      	cmp	r3, r2
 80032b0:	4618      	mov	r0, r3
 80032b2:	d101      	bne.n	80032b8 <memchr+0x12>
 80032b4:	2000      	movs	r0, #0
 80032b6:	e003      	b.n	80032c0 <memchr+0x1a>
 80032b8:	7804      	ldrb	r4, [r0, #0]
 80032ba:	3301      	adds	r3, #1
 80032bc:	428c      	cmp	r4, r1
 80032be:	d1f6      	bne.n	80032ae <memchr+0x8>
 80032c0:	bd10      	pop	{r4, pc}

080032c2 <quorem>:
 80032c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032c6:	6903      	ldr	r3, [r0, #16]
 80032c8:	690c      	ldr	r4, [r1, #16]
 80032ca:	4607      	mov	r7, r0
 80032cc:	42a3      	cmp	r3, r4
 80032ce:	db7e      	blt.n	80033ce <quorem+0x10c>
 80032d0:	3c01      	subs	r4, #1
 80032d2:	00a3      	lsls	r3, r4, #2
 80032d4:	f100 0514 	add.w	r5, r0, #20
 80032d8:	f101 0814 	add.w	r8, r1, #20
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80032e2:	9301      	str	r3, [sp, #4]
 80032e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80032e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80032ec:	3301      	adds	r3, #1
 80032ee:	429a      	cmp	r2, r3
 80032f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80032f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80032f8:	d32e      	bcc.n	8003358 <quorem+0x96>
 80032fa:	f04f 0a00 	mov.w	sl, #0
 80032fe:	46c4      	mov	ip, r8
 8003300:	46ae      	mov	lr, r5
 8003302:	46d3      	mov	fp, sl
 8003304:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003308:	b298      	uxth	r0, r3
 800330a:	fb06 a000 	mla	r0, r6, r0, sl
 800330e:	0c1b      	lsrs	r3, r3, #16
 8003310:	0c02      	lsrs	r2, r0, #16
 8003312:	fb06 2303 	mla	r3, r6, r3, r2
 8003316:	f8de 2000 	ldr.w	r2, [lr]
 800331a:	b280      	uxth	r0, r0
 800331c:	b292      	uxth	r2, r2
 800331e:	1a12      	subs	r2, r2, r0
 8003320:	445a      	add	r2, fp
 8003322:	f8de 0000 	ldr.w	r0, [lr]
 8003326:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800332a:	b29b      	uxth	r3, r3
 800332c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003330:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003334:	b292      	uxth	r2, r2
 8003336:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800333a:	45e1      	cmp	r9, ip
 800333c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003340:	f84e 2b04 	str.w	r2, [lr], #4
 8003344:	d2de      	bcs.n	8003304 <quorem+0x42>
 8003346:	9b00      	ldr	r3, [sp, #0]
 8003348:	58eb      	ldr	r3, [r5, r3]
 800334a:	b92b      	cbnz	r3, 8003358 <quorem+0x96>
 800334c:	9b01      	ldr	r3, [sp, #4]
 800334e:	3b04      	subs	r3, #4
 8003350:	429d      	cmp	r5, r3
 8003352:	461a      	mov	r2, r3
 8003354:	d32f      	bcc.n	80033b6 <quorem+0xf4>
 8003356:	613c      	str	r4, [r7, #16]
 8003358:	4638      	mov	r0, r7
 800335a:	f001 f97b 	bl	8004654 <__mcmp>
 800335e:	2800      	cmp	r0, #0
 8003360:	db25      	blt.n	80033ae <quorem+0xec>
 8003362:	4629      	mov	r1, r5
 8003364:	2000      	movs	r0, #0
 8003366:	f858 2b04 	ldr.w	r2, [r8], #4
 800336a:	f8d1 c000 	ldr.w	ip, [r1]
 800336e:	fa1f fe82 	uxth.w	lr, r2
 8003372:	fa1f f38c 	uxth.w	r3, ip
 8003376:	eba3 030e 	sub.w	r3, r3, lr
 800337a:	4403      	add	r3, r0
 800337c:	0c12      	lsrs	r2, r2, #16
 800337e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003382:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003386:	b29b      	uxth	r3, r3
 8003388:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800338c:	45c1      	cmp	r9, r8
 800338e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003392:	f841 3b04 	str.w	r3, [r1], #4
 8003396:	d2e6      	bcs.n	8003366 <quorem+0xa4>
 8003398:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800339c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80033a0:	b922      	cbnz	r2, 80033ac <quorem+0xea>
 80033a2:	3b04      	subs	r3, #4
 80033a4:	429d      	cmp	r5, r3
 80033a6:	461a      	mov	r2, r3
 80033a8:	d30b      	bcc.n	80033c2 <quorem+0x100>
 80033aa:	613c      	str	r4, [r7, #16]
 80033ac:	3601      	adds	r6, #1
 80033ae:	4630      	mov	r0, r6
 80033b0:	b003      	add	sp, #12
 80033b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033b6:	6812      	ldr	r2, [r2, #0]
 80033b8:	3b04      	subs	r3, #4
 80033ba:	2a00      	cmp	r2, #0
 80033bc:	d1cb      	bne.n	8003356 <quorem+0x94>
 80033be:	3c01      	subs	r4, #1
 80033c0:	e7c6      	b.n	8003350 <quorem+0x8e>
 80033c2:	6812      	ldr	r2, [r2, #0]
 80033c4:	3b04      	subs	r3, #4
 80033c6:	2a00      	cmp	r2, #0
 80033c8:	d1ef      	bne.n	80033aa <quorem+0xe8>
 80033ca:	3c01      	subs	r4, #1
 80033cc:	e7ea      	b.n	80033a4 <quorem+0xe2>
 80033ce:	2000      	movs	r0, #0
 80033d0:	e7ee      	b.n	80033b0 <quorem+0xee>
 80033d2:	0000      	movs	r0, r0
 80033d4:	0000      	movs	r0, r0
	...

080033d8 <_dtoa_r>:
 80033d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033dc:	4614      	mov	r4, r2
 80033de:	461d      	mov	r5, r3
 80033e0:	69c7      	ldr	r7, [r0, #28]
 80033e2:	b097      	sub	sp, #92	@ 0x5c
 80033e4:	4683      	mov	fp, r0
 80033e6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80033ea:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80033ec:	b97f      	cbnz	r7, 800340e <_dtoa_r+0x36>
 80033ee:	2010      	movs	r0, #16
 80033f0:	f000 fe02 	bl	8003ff8 <malloc>
 80033f4:	4602      	mov	r2, r0
 80033f6:	f8cb 001c 	str.w	r0, [fp, #28]
 80033fa:	b920      	cbnz	r0, 8003406 <_dtoa_r+0x2e>
 80033fc:	21ef      	movs	r1, #239	@ 0xef
 80033fe:	4ba8      	ldr	r3, [pc, #672]	@ (80036a0 <_dtoa_r+0x2c8>)
 8003400:	48a8      	ldr	r0, [pc, #672]	@ (80036a4 <_dtoa_r+0x2cc>)
 8003402:	f001 faf5 	bl	80049f0 <__assert_func>
 8003406:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800340a:	6007      	str	r7, [r0, #0]
 800340c:	60c7      	str	r7, [r0, #12]
 800340e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003412:	6819      	ldr	r1, [r3, #0]
 8003414:	b159      	cbz	r1, 800342e <_dtoa_r+0x56>
 8003416:	685a      	ldr	r2, [r3, #4]
 8003418:	2301      	movs	r3, #1
 800341a:	4093      	lsls	r3, r2
 800341c:	604a      	str	r2, [r1, #4]
 800341e:	608b      	str	r3, [r1, #8]
 8003420:	4658      	mov	r0, fp
 8003422:	f000 fedf 	bl	80041e4 <_Bfree>
 8003426:	2200      	movs	r2, #0
 8003428:	f8db 301c 	ldr.w	r3, [fp, #28]
 800342c:	601a      	str	r2, [r3, #0]
 800342e:	1e2b      	subs	r3, r5, #0
 8003430:	bfaf      	iteee	ge
 8003432:	2300      	movge	r3, #0
 8003434:	2201      	movlt	r2, #1
 8003436:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800343a:	9303      	strlt	r3, [sp, #12]
 800343c:	bfa8      	it	ge
 800343e:	6033      	strge	r3, [r6, #0]
 8003440:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8003444:	4b98      	ldr	r3, [pc, #608]	@ (80036a8 <_dtoa_r+0x2d0>)
 8003446:	bfb8      	it	lt
 8003448:	6032      	strlt	r2, [r6, #0]
 800344a:	ea33 0308 	bics.w	r3, r3, r8
 800344e:	d112      	bne.n	8003476 <_dtoa_r+0x9e>
 8003450:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003454:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003456:	6013      	str	r3, [r2, #0]
 8003458:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800345c:	4323      	orrs	r3, r4
 800345e:	f000 8550 	beq.w	8003f02 <_dtoa_r+0xb2a>
 8003462:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003464:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80036ac <_dtoa_r+0x2d4>
 8003468:	2b00      	cmp	r3, #0
 800346a:	f000 8552 	beq.w	8003f12 <_dtoa_r+0xb3a>
 800346e:	f10a 0303 	add.w	r3, sl, #3
 8003472:	f000 bd4c 	b.w	8003f0e <_dtoa_r+0xb36>
 8003476:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800347a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800347e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003482:	2200      	movs	r2, #0
 8003484:	2300      	movs	r3, #0
 8003486:	f7fd fa8f 	bl	80009a8 <__aeabi_dcmpeq>
 800348a:	4607      	mov	r7, r0
 800348c:	b158      	cbz	r0, 80034a6 <_dtoa_r+0xce>
 800348e:	2301      	movs	r3, #1
 8003490:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003492:	6013      	str	r3, [r2, #0]
 8003494:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003496:	b113      	cbz	r3, 800349e <_dtoa_r+0xc6>
 8003498:	4b85      	ldr	r3, [pc, #532]	@ (80036b0 <_dtoa_r+0x2d8>)
 800349a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800349c:	6013      	str	r3, [r2, #0]
 800349e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80036b4 <_dtoa_r+0x2dc>
 80034a2:	f000 bd36 	b.w	8003f12 <_dtoa_r+0xb3a>
 80034a6:	ab14      	add	r3, sp, #80	@ 0x50
 80034a8:	9301      	str	r3, [sp, #4]
 80034aa:	ab15      	add	r3, sp, #84	@ 0x54
 80034ac:	9300      	str	r3, [sp, #0]
 80034ae:	4658      	mov	r0, fp
 80034b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80034b4:	f001 f97e 	bl	80047b4 <__d2b>
 80034b8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80034bc:	4681      	mov	r9, r0
 80034be:	2e00      	cmp	r6, #0
 80034c0:	d077      	beq.n	80035b2 <_dtoa_r+0x1da>
 80034c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80034c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80034c8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80034cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80034d0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80034d4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80034d8:	9712      	str	r7, [sp, #72]	@ 0x48
 80034da:	4619      	mov	r1, r3
 80034dc:	2200      	movs	r2, #0
 80034de:	4b76      	ldr	r3, [pc, #472]	@ (80036b8 <_dtoa_r+0x2e0>)
 80034e0:	f7fc fe42 	bl	8000168 <__aeabi_dsub>
 80034e4:	a368      	add	r3, pc, #416	@ (adr r3, 8003688 <_dtoa_r+0x2b0>)
 80034e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ea:	f7fc fff5 	bl	80004d8 <__aeabi_dmul>
 80034ee:	a368      	add	r3, pc, #416	@ (adr r3, 8003690 <_dtoa_r+0x2b8>)
 80034f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f4:	f7fc fe3a 	bl	800016c <__adddf3>
 80034f8:	4604      	mov	r4, r0
 80034fa:	4630      	mov	r0, r6
 80034fc:	460d      	mov	r5, r1
 80034fe:	f7fc ff81 	bl	8000404 <__aeabi_i2d>
 8003502:	a365      	add	r3, pc, #404	@ (adr r3, 8003698 <_dtoa_r+0x2c0>)
 8003504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003508:	f7fc ffe6 	bl	80004d8 <__aeabi_dmul>
 800350c:	4602      	mov	r2, r0
 800350e:	460b      	mov	r3, r1
 8003510:	4620      	mov	r0, r4
 8003512:	4629      	mov	r1, r5
 8003514:	f7fc fe2a 	bl	800016c <__adddf3>
 8003518:	4604      	mov	r4, r0
 800351a:	460d      	mov	r5, r1
 800351c:	f7fd fa8c 	bl	8000a38 <__aeabi_d2iz>
 8003520:	2200      	movs	r2, #0
 8003522:	4607      	mov	r7, r0
 8003524:	2300      	movs	r3, #0
 8003526:	4620      	mov	r0, r4
 8003528:	4629      	mov	r1, r5
 800352a:	f7fd fa47 	bl	80009bc <__aeabi_dcmplt>
 800352e:	b140      	cbz	r0, 8003542 <_dtoa_r+0x16a>
 8003530:	4638      	mov	r0, r7
 8003532:	f7fc ff67 	bl	8000404 <__aeabi_i2d>
 8003536:	4622      	mov	r2, r4
 8003538:	462b      	mov	r3, r5
 800353a:	f7fd fa35 	bl	80009a8 <__aeabi_dcmpeq>
 800353e:	b900      	cbnz	r0, 8003542 <_dtoa_r+0x16a>
 8003540:	3f01      	subs	r7, #1
 8003542:	2f16      	cmp	r7, #22
 8003544:	d853      	bhi.n	80035ee <_dtoa_r+0x216>
 8003546:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800354a:	4b5c      	ldr	r3, [pc, #368]	@ (80036bc <_dtoa_r+0x2e4>)
 800354c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003554:	f7fd fa32 	bl	80009bc <__aeabi_dcmplt>
 8003558:	2800      	cmp	r0, #0
 800355a:	d04a      	beq.n	80035f2 <_dtoa_r+0x21a>
 800355c:	2300      	movs	r3, #0
 800355e:	3f01      	subs	r7, #1
 8003560:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003562:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003564:	1b9b      	subs	r3, r3, r6
 8003566:	1e5a      	subs	r2, r3, #1
 8003568:	bf46      	itte	mi
 800356a:	f1c3 0801 	rsbmi	r8, r3, #1
 800356e:	2300      	movmi	r3, #0
 8003570:	f04f 0800 	movpl.w	r8, #0
 8003574:	9209      	str	r2, [sp, #36]	@ 0x24
 8003576:	bf48      	it	mi
 8003578:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800357a:	2f00      	cmp	r7, #0
 800357c:	db3b      	blt.n	80035f6 <_dtoa_r+0x21e>
 800357e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003580:	970e      	str	r7, [sp, #56]	@ 0x38
 8003582:	443b      	add	r3, r7
 8003584:	9309      	str	r3, [sp, #36]	@ 0x24
 8003586:	2300      	movs	r3, #0
 8003588:	930a      	str	r3, [sp, #40]	@ 0x28
 800358a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800358c:	2b09      	cmp	r3, #9
 800358e:	d866      	bhi.n	800365e <_dtoa_r+0x286>
 8003590:	2b05      	cmp	r3, #5
 8003592:	bfc4      	itt	gt
 8003594:	3b04      	subgt	r3, #4
 8003596:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8003598:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800359a:	bfc8      	it	gt
 800359c:	2400      	movgt	r4, #0
 800359e:	f1a3 0302 	sub.w	r3, r3, #2
 80035a2:	bfd8      	it	le
 80035a4:	2401      	movle	r4, #1
 80035a6:	2b03      	cmp	r3, #3
 80035a8:	d864      	bhi.n	8003674 <_dtoa_r+0x29c>
 80035aa:	e8df f003 	tbb	[pc, r3]
 80035ae:	382b      	.short	0x382b
 80035b0:	5636      	.short	0x5636
 80035b2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80035b6:	441e      	add	r6, r3
 80035b8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80035bc:	2b20      	cmp	r3, #32
 80035be:	bfc1      	itttt	gt
 80035c0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80035c4:	fa08 f803 	lslgt.w	r8, r8, r3
 80035c8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80035cc:	fa24 f303 	lsrgt.w	r3, r4, r3
 80035d0:	bfd6      	itet	le
 80035d2:	f1c3 0320 	rsble	r3, r3, #32
 80035d6:	ea48 0003 	orrgt.w	r0, r8, r3
 80035da:	fa04 f003 	lslle.w	r0, r4, r3
 80035de:	f7fc ff01 	bl	80003e4 <__aeabi_ui2d>
 80035e2:	2201      	movs	r2, #1
 80035e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80035e8:	3e01      	subs	r6, #1
 80035ea:	9212      	str	r2, [sp, #72]	@ 0x48
 80035ec:	e775      	b.n	80034da <_dtoa_r+0x102>
 80035ee:	2301      	movs	r3, #1
 80035f0:	e7b6      	b.n	8003560 <_dtoa_r+0x188>
 80035f2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80035f4:	e7b5      	b.n	8003562 <_dtoa_r+0x18a>
 80035f6:	427b      	negs	r3, r7
 80035f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80035fa:	2300      	movs	r3, #0
 80035fc:	eba8 0807 	sub.w	r8, r8, r7
 8003600:	930e      	str	r3, [sp, #56]	@ 0x38
 8003602:	e7c2      	b.n	800358a <_dtoa_r+0x1b2>
 8003604:	2300      	movs	r3, #0
 8003606:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003608:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800360a:	2b00      	cmp	r3, #0
 800360c:	dc35      	bgt.n	800367a <_dtoa_r+0x2a2>
 800360e:	2301      	movs	r3, #1
 8003610:	461a      	mov	r2, r3
 8003612:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003616:	9221      	str	r2, [sp, #132]	@ 0x84
 8003618:	e00b      	b.n	8003632 <_dtoa_r+0x25a>
 800361a:	2301      	movs	r3, #1
 800361c:	e7f3      	b.n	8003606 <_dtoa_r+0x22e>
 800361e:	2300      	movs	r3, #0
 8003620:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003622:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003624:	18fb      	adds	r3, r7, r3
 8003626:	9308      	str	r3, [sp, #32]
 8003628:	3301      	adds	r3, #1
 800362a:	2b01      	cmp	r3, #1
 800362c:	9307      	str	r3, [sp, #28]
 800362e:	bfb8      	it	lt
 8003630:	2301      	movlt	r3, #1
 8003632:	2100      	movs	r1, #0
 8003634:	2204      	movs	r2, #4
 8003636:	f8db 001c 	ldr.w	r0, [fp, #28]
 800363a:	f102 0514 	add.w	r5, r2, #20
 800363e:	429d      	cmp	r5, r3
 8003640:	d91f      	bls.n	8003682 <_dtoa_r+0x2aa>
 8003642:	6041      	str	r1, [r0, #4]
 8003644:	4658      	mov	r0, fp
 8003646:	f000 fd8d 	bl	8004164 <_Balloc>
 800364a:	4682      	mov	sl, r0
 800364c:	2800      	cmp	r0, #0
 800364e:	d139      	bne.n	80036c4 <_dtoa_r+0x2ec>
 8003650:	4602      	mov	r2, r0
 8003652:	f240 11af 	movw	r1, #431	@ 0x1af
 8003656:	4b1a      	ldr	r3, [pc, #104]	@ (80036c0 <_dtoa_r+0x2e8>)
 8003658:	e6d2      	b.n	8003400 <_dtoa_r+0x28>
 800365a:	2301      	movs	r3, #1
 800365c:	e7e0      	b.n	8003620 <_dtoa_r+0x248>
 800365e:	2401      	movs	r4, #1
 8003660:	2300      	movs	r3, #0
 8003662:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003664:	9320      	str	r3, [sp, #128]	@ 0x80
 8003666:	f04f 33ff 	mov.w	r3, #4294967295
 800366a:	2200      	movs	r2, #0
 800366c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003670:	2312      	movs	r3, #18
 8003672:	e7d0      	b.n	8003616 <_dtoa_r+0x23e>
 8003674:	2301      	movs	r3, #1
 8003676:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003678:	e7f5      	b.n	8003666 <_dtoa_r+0x28e>
 800367a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800367c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003680:	e7d7      	b.n	8003632 <_dtoa_r+0x25a>
 8003682:	3101      	adds	r1, #1
 8003684:	0052      	lsls	r2, r2, #1
 8003686:	e7d8      	b.n	800363a <_dtoa_r+0x262>
 8003688:	636f4361 	.word	0x636f4361
 800368c:	3fd287a7 	.word	0x3fd287a7
 8003690:	8b60c8b3 	.word	0x8b60c8b3
 8003694:	3fc68a28 	.word	0x3fc68a28
 8003698:	509f79fb 	.word	0x509f79fb
 800369c:	3fd34413 	.word	0x3fd34413
 80036a0:	08005083 	.word	0x08005083
 80036a4:	0800509a 	.word	0x0800509a
 80036a8:	7ff00000 	.word	0x7ff00000
 80036ac:	0800507f 	.word	0x0800507f
 80036b0:	08005053 	.word	0x08005053
 80036b4:	08005052 	.word	0x08005052
 80036b8:	3ff80000 	.word	0x3ff80000
 80036bc:	08005190 	.word	0x08005190
 80036c0:	080050f2 	.word	0x080050f2
 80036c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80036c8:	6018      	str	r0, [r3, #0]
 80036ca:	9b07      	ldr	r3, [sp, #28]
 80036cc:	2b0e      	cmp	r3, #14
 80036ce:	f200 80a4 	bhi.w	800381a <_dtoa_r+0x442>
 80036d2:	2c00      	cmp	r4, #0
 80036d4:	f000 80a1 	beq.w	800381a <_dtoa_r+0x442>
 80036d8:	2f00      	cmp	r7, #0
 80036da:	dd33      	ble.n	8003744 <_dtoa_r+0x36c>
 80036dc:	4b86      	ldr	r3, [pc, #536]	@ (80038f8 <_dtoa_r+0x520>)
 80036de:	f007 020f 	and.w	r2, r7, #15
 80036e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80036e6:	05f8      	lsls	r0, r7, #23
 80036e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80036ec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80036f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80036f4:	d516      	bpl.n	8003724 <_dtoa_r+0x34c>
 80036f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80036fa:	4b80      	ldr	r3, [pc, #512]	@ (80038fc <_dtoa_r+0x524>)
 80036fc:	2603      	movs	r6, #3
 80036fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003702:	f7fd f813 	bl	800072c <__aeabi_ddiv>
 8003706:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800370a:	f004 040f 	and.w	r4, r4, #15
 800370e:	4d7b      	ldr	r5, [pc, #492]	@ (80038fc <_dtoa_r+0x524>)
 8003710:	b954      	cbnz	r4, 8003728 <_dtoa_r+0x350>
 8003712:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003716:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800371a:	f7fd f807 	bl	800072c <__aeabi_ddiv>
 800371e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003722:	e028      	b.n	8003776 <_dtoa_r+0x39e>
 8003724:	2602      	movs	r6, #2
 8003726:	e7f2      	b.n	800370e <_dtoa_r+0x336>
 8003728:	07e1      	lsls	r1, r4, #31
 800372a:	d508      	bpl.n	800373e <_dtoa_r+0x366>
 800372c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003730:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003734:	f7fc fed0 	bl	80004d8 <__aeabi_dmul>
 8003738:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800373c:	3601      	adds	r6, #1
 800373e:	1064      	asrs	r4, r4, #1
 8003740:	3508      	adds	r5, #8
 8003742:	e7e5      	b.n	8003710 <_dtoa_r+0x338>
 8003744:	f000 80d2 	beq.w	80038ec <_dtoa_r+0x514>
 8003748:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800374c:	427c      	negs	r4, r7
 800374e:	4b6a      	ldr	r3, [pc, #424]	@ (80038f8 <_dtoa_r+0x520>)
 8003750:	f004 020f 	and.w	r2, r4, #15
 8003754:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375c:	f7fc febc 	bl	80004d8 <__aeabi_dmul>
 8003760:	2602      	movs	r6, #2
 8003762:	2300      	movs	r3, #0
 8003764:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003768:	4d64      	ldr	r5, [pc, #400]	@ (80038fc <_dtoa_r+0x524>)
 800376a:	1124      	asrs	r4, r4, #4
 800376c:	2c00      	cmp	r4, #0
 800376e:	f040 80b2 	bne.w	80038d6 <_dtoa_r+0x4fe>
 8003772:	2b00      	cmp	r3, #0
 8003774:	d1d3      	bne.n	800371e <_dtoa_r+0x346>
 8003776:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800377a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800377c:	2b00      	cmp	r3, #0
 800377e:	f000 80b7 	beq.w	80038f0 <_dtoa_r+0x518>
 8003782:	2200      	movs	r2, #0
 8003784:	4620      	mov	r0, r4
 8003786:	4629      	mov	r1, r5
 8003788:	4b5d      	ldr	r3, [pc, #372]	@ (8003900 <_dtoa_r+0x528>)
 800378a:	f7fd f917 	bl	80009bc <__aeabi_dcmplt>
 800378e:	2800      	cmp	r0, #0
 8003790:	f000 80ae 	beq.w	80038f0 <_dtoa_r+0x518>
 8003794:	9b07      	ldr	r3, [sp, #28]
 8003796:	2b00      	cmp	r3, #0
 8003798:	f000 80aa 	beq.w	80038f0 <_dtoa_r+0x518>
 800379c:	9b08      	ldr	r3, [sp, #32]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	dd37      	ble.n	8003812 <_dtoa_r+0x43a>
 80037a2:	1e7b      	subs	r3, r7, #1
 80037a4:	4620      	mov	r0, r4
 80037a6:	9304      	str	r3, [sp, #16]
 80037a8:	2200      	movs	r2, #0
 80037aa:	4629      	mov	r1, r5
 80037ac:	4b55      	ldr	r3, [pc, #340]	@ (8003904 <_dtoa_r+0x52c>)
 80037ae:	f7fc fe93 	bl	80004d8 <__aeabi_dmul>
 80037b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80037b6:	9c08      	ldr	r4, [sp, #32]
 80037b8:	3601      	adds	r6, #1
 80037ba:	4630      	mov	r0, r6
 80037bc:	f7fc fe22 	bl	8000404 <__aeabi_i2d>
 80037c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80037c4:	f7fc fe88 	bl	80004d8 <__aeabi_dmul>
 80037c8:	2200      	movs	r2, #0
 80037ca:	4b4f      	ldr	r3, [pc, #316]	@ (8003908 <_dtoa_r+0x530>)
 80037cc:	f7fc fcce 	bl	800016c <__adddf3>
 80037d0:	4605      	mov	r5, r0
 80037d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80037d6:	2c00      	cmp	r4, #0
 80037d8:	f040 809a 	bne.w	8003910 <_dtoa_r+0x538>
 80037dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80037e0:	2200      	movs	r2, #0
 80037e2:	4b4a      	ldr	r3, [pc, #296]	@ (800390c <_dtoa_r+0x534>)
 80037e4:	f7fc fcc0 	bl	8000168 <__aeabi_dsub>
 80037e8:	4602      	mov	r2, r0
 80037ea:	460b      	mov	r3, r1
 80037ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80037f0:	462a      	mov	r2, r5
 80037f2:	4633      	mov	r3, r6
 80037f4:	f7fd f900 	bl	80009f8 <__aeabi_dcmpgt>
 80037f8:	2800      	cmp	r0, #0
 80037fa:	f040 828e 	bne.w	8003d1a <_dtoa_r+0x942>
 80037fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003802:	462a      	mov	r2, r5
 8003804:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003808:	f7fd f8d8 	bl	80009bc <__aeabi_dcmplt>
 800380c:	2800      	cmp	r0, #0
 800380e:	f040 8127 	bne.w	8003a60 <_dtoa_r+0x688>
 8003812:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8003816:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800381a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800381c:	2b00      	cmp	r3, #0
 800381e:	f2c0 8163 	blt.w	8003ae8 <_dtoa_r+0x710>
 8003822:	2f0e      	cmp	r7, #14
 8003824:	f300 8160 	bgt.w	8003ae8 <_dtoa_r+0x710>
 8003828:	4b33      	ldr	r3, [pc, #204]	@ (80038f8 <_dtoa_r+0x520>)
 800382a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800382e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003832:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003836:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003838:	2b00      	cmp	r3, #0
 800383a:	da03      	bge.n	8003844 <_dtoa_r+0x46c>
 800383c:	9b07      	ldr	r3, [sp, #28]
 800383e:	2b00      	cmp	r3, #0
 8003840:	f340 8100 	ble.w	8003a44 <_dtoa_r+0x66c>
 8003844:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8003848:	4656      	mov	r6, sl
 800384a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800384e:	4620      	mov	r0, r4
 8003850:	4629      	mov	r1, r5
 8003852:	f7fc ff6b 	bl	800072c <__aeabi_ddiv>
 8003856:	f7fd f8ef 	bl	8000a38 <__aeabi_d2iz>
 800385a:	4680      	mov	r8, r0
 800385c:	f7fc fdd2 	bl	8000404 <__aeabi_i2d>
 8003860:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003864:	f7fc fe38 	bl	80004d8 <__aeabi_dmul>
 8003868:	4602      	mov	r2, r0
 800386a:	460b      	mov	r3, r1
 800386c:	4620      	mov	r0, r4
 800386e:	4629      	mov	r1, r5
 8003870:	f7fc fc7a 	bl	8000168 <__aeabi_dsub>
 8003874:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8003878:	9d07      	ldr	r5, [sp, #28]
 800387a:	f806 4b01 	strb.w	r4, [r6], #1
 800387e:	eba6 040a 	sub.w	r4, r6, sl
 8003882:	42a5      	cmp	r5, r4
 8003884:	4602      	mov	r2, r0
 8003886:	460b      	mov	r3, r1
 8003888:	f040 8116 	bne.w	8003ab8 <_dtoa_r+0x6e0>
 800388c:	f7fc fc6e 	bl	800016c <__adddf3>
 8003890:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003894:	4604      	mov	r4, r0
 8003896:	460d      	mov	r5, r1
 8003898:	f7fd f8ae 	bl	80009f8 <__aeabi_dcmpgt>
 800389c:	2800      	cmp	r0, #0
 800389e:	f040 80f8 	bne.w	8003a92 <_dtoa_r+0x6ba>
 80038a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80038a6:	4620      	mov	r0, r4
 80038a8:	4629      	mov	r1, r5
 80038aa:	f7fd f87d 	bl	80009a8 <__aeabi_dcmpeq>
 80038ae:	b118      	cbz	r0, 80038b8 <_dtoa_r+0x4e0>
 80038b0:	f018 0f01 	tst.w	r8, #1
 80038b4:	f040 80ed 	bne.w	8003a92 <_dtoa_r+0x6ba>
 80038b8:	4649      	mov	r1, r9
 80038ba:	4658      	mov	r0, fp
 80038bc:	f000 fc92 	bl	80041e4 <_Bfree>
 80038c0:	2300      	movs	r3, #0
 80038c2:	7033      	strb	r3, [r6, #0]
 80038c4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80038c6:	3701      	adds	r7, #1
 80038c8:	601f      	str	r7, [r3, #0]
 80038ca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	f000 8320 	beq.w	8003f12 <_dtoa_r+0xb3a>
 80038d2:	601e      	str	r6, [r3, #0]
 80038d4:	e31d      	b.n	8003f12 <_dtoa_r+0xb3a>
 80038d6:	07e2      	lsls	r2, r4, #31
 80038d8:	d505      	bpl.n	80038e6 <_dtoa_r+0x50e>
 80038da:	e9d5 2300 	ldrd	r2, r3, [r5]
 80038de:	f7fc fdfb 	bl	80004d8 <__aeabi_dmul>
 80038e2:	2301      	movs	r3, #1
 80038e4:	3601      	adds	r6, #1
 80038e6:	1064      	asrs	r4, r4, #1
 80038e8:	3508      	adds	r5, #8
 80038ea:	e73f      	b.n	800376c <_dtoa_r+0x394>
 80038ec:	2602      	movs	r6, #2
 80038ee:	e742      	b.n	8003776 <_dtoa_r+0x39e>
 80038f0:	9c07      	ldr	r4, [sp, #28]
 80038f2:	9704      	str	r7, [sp, #16]
 80038f4:	e761      	b.n	80037ba <_dtoa_r+0x3e2>
 80038f6:	bf00      	nop
 80038f8:	08005190 	.word	0x08005190
 80038fc:	08005168 	.word	0x08005168
 8003900:	3ff00000 	.word	0x3ff00000
 8003904:	40240000 	.word	0x40240000
 8003908:	401c0000 	.word	0x401c0000
 800390c:	40140000 	.word	0x40140000
 8003910:	4b70      	ldr	r3, [pc, #448]	@ (8003ad4 <_dtoa_r+0x6fc>)
 8003912:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003914:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003918:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800391c:	4454      	add	r4, sl
 800391e:	2900      	cmp	r1, #0
 8003920:	d045      	beq.n	80039ae <_dtoa_r+0x5d6>
 8003922:	2000      	movs	r0, #0
 8003924:	496c      	ldr	r1, [pc, #432]	@ (8003ad8 <_dtoa_r+0x700>)
 8003926:	f7fc ff01 	bl	800072c <__aeabi_ddiv>
 800392a:	4633      	mov	r3, r6
 800392c:	462a      	mov	r2, r5
 800392e:	f7fc fc1b 	bl	8000168 <__aeabi_dsub>
 8003932:	4656      	mov	r6, sl
 8003934:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003938:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800393c:	f7fd f87c 	bl	8000a38 <__aeabi_d2iz>
 8003940:	4605      	mov	r5, r0
 8003942:	f7fc fd5f 	bl	8000404 <__aeabi_i2d>
 8003946:	4602      	mov	r2, r0
 8003948:	460b      	mov	r3, r1
 800394a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800394e:	f7fc fc0b 	bl	8000168 <__aeabi_dsub>
 8003952:	4602      	mov	r2, r0
 8003954:	460b      	mov	r3, r1
 8003956:	3530      	adds	r5, #48	@ 0x30
 8003958:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800395c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003960:	f806 5b01 	strb.w	r5, [r6], #1
 8003964:	f7fd f82a 	bl	80009bc <__aeabi_dcmplt>
 8003968:	2800      	cmp	r0, #0
 800396a:	d163      	bne.n	8003a34 <_dtoa_r+0x65c>
 800396c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003970:	2000      	movs	r0, #0
 8003972:	495a      	ldr	r1, [pc, #360]	@ (8003adc <_dtoa_r+0x704>)
 8003974:	f7fc fbf8 	bl	8000168 <__aeabi_dsub>
 8003978:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800397c:	f7fd f81e 	bl	80009bc <__aeabi_dcmplt>
 8003980:	2800      	cmp	r0, #0
 8003982:	f040 8087 	bne.w	8003a94 <_dtoa_r+0x6bc>
 8003986:	42a6      	cmp	r6, r4
 8003988:	f43f af43 	beq.w	8003812 <_dtoa_r+0x43a>
 800398c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003990:	2200      	movs	r2, #0
 8003992:	4b53      	ldr	r3, [pc, #332]	@ (8003ae0 <_dtoa_r+0x708>)
 8003994:	f7fc fda0 	bl	80004d8 <__aeabi_dmul>
 8003998:	2200      	movs	r2, #0
 800399a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800399e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80039a2:	4b4f      	ldr	r3, [pc, #316]	@ (8003ae0 <_dtoa_r+0x708>)
 80039a4:	f7fc fd98 	bl	80004d8 <__aeabi_dmul>
 80039a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80039ac:	e7c4      	b.n	8003938 <_dtoa_r+0x560>
 80039ae:	4631      	mov	r1, r6
 80039b0:	4628      	mov	r0, r5
 80039b2:	f7fc fd91 	bl	80004d8 <__aeabi_dmul>
 80039b6:	4656      	mov	r6, sl
 80039b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80039bc:	9413      	str	r4, [sp, #76]	@ 0x4c
 80039be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80039c2:	f7fd f839 	bl	8000a38 <__aeabi_d2iz>
 80039c6:	4605      	mov	r5, r0
 80039c8:	f7fc fd1c 	bl	8000404 <__aeabi_i2d>
 80039cc:	4602      	mov	r2, r0
 80039ce:	460b      	mov	r3, r1
 80039d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80039d4:	f7fc fbc8 	bl	8000168 <__aeabi_dsub>
 80039d8:	4602      	mov	r2, r0
 80039da:	460b      	mov	r3, r1
 80039dc:	3530      	adds	r5, #48	@ 0x30
 80039de:	f806 5b01 	strb.w	r5, [r6], #1
 80039e2:	42a6      	cmp	r6, r4
 80039e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80039e8:	f04f 0200 	mov.w	r2, #0
 80039ec:	d124      	bne.n	8003a38 <_dtoa_r+0x660>
 80039ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80039f2:	4b39      	ldr	r3, [pc, #228]	@ (8003ad8 <_dtoa_r+0x700>)
 80039f4:	f7fc fbba 	bl	800016c <__adddf3>
 80039f8:	4602      	mov	r2, r0
 80039fa:	460b      	mov	r3, r1
 80039fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a00:	f7fc fffa 	bl	80009f8 <__aeabi_dcmpgt>
 8003a04:	2800      	cmp	r0, #0
 8003a06:	d145      	bne.n	8003a94 <_dtoa_r+0x6bc>
 8003a08:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003a0c:	2000      	movs	r0, #0
 8003a0e:	4932      	ldr	r1, [pc, #200]	@ (8003ad8 <_dtoa_r+0x700>)
 8003a10:	f7fc fbaa 	bl	8000168 <__aeabi_dsub>
 8003a14:	4602      	mov	r2, r0
 8003a16:	460b      	mov	r3, r1
 8003a18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a1c:	f7fc ffce 	bl	80009bc <__aeabi_dcmplt>
 8003a20:	2800      	cmp	r0, #0
 8003a22:	f43f aef6 	beq.w	8003812 <_dtoa_r+0x43a>
 8003a26:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8003a28:	1e73      	subs	r3, r6, #1
 8003a2a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003a2c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8003a30:	2b30      	cmp	r3, #48	@ 0x30
 8003a32:	d0f8      	beq.n	8003a26 <_dtoa_r+0x64e>
 8003a34:	9f04      	ldr	r7, [sp, #16]
 8003a36:	e73f      	b.n	80038b8 <_dtoa_r+0x4e0>
 8003a38:	4b29      	ldr	r3, [pc, #164]	@ (8003ae0 <_dtoa_r+0x708>)
 8003a3a:	f7fc fd4d 	bl	80004d8 <__aeabi_dmul>
 8003a3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a42:	e7bc      	b.n	80039be <_dtoa_r+0x5e6>
 8003a44:	d10c      	bne.n	8003a60 <_dtoa_r+0x688>
 8003a46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	4b25      	ldr	r3, [pc, #148]	@ (8003ae4 <_dtoa_r+0x70c>)
 8003a4e:	f7fc fd43 	bl	80004d8 <__aeabi_dmul>
 8003a52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a56:	f7fc ffc5 	bl	80009e4 <__aeabi_dcmpge>
 8003a5a:	2800      	cmp	r0, #0
 8003a5c:	f000 815b 	beq.w	8003d16 <_dtoa_r+0x93e>
 8003a60:	2400      	movs	r4, #0
 8003a62:	4625      	mov	r5, r4
 8003a64:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003a66:	4656      	mov	r6, sl
 8003a68:	43db      	mvns	r3, r3
 8003a6a:	9304      	str	r3, [sp, #16]
 8003a6c:	2700      	movs	r7, #0
 8003a6e:	4621      	mov	r1, r4
 8003a70:	4658      	mov	r0, fp
 8003a72:	f000 fbb7 	bl	80041e4 <_Bfree>
 8003a76:	2d00      	cmp	r5, #0
 8003a78:	d0dc      	beq.n	8003a34 <_dtoa_r+0x65c>
 8003a7a:	b12f      	cbz	r7, 8003a88 <_dtoa_r+0x6b0>
 8003a7c:	42af      	cmp	r7, r5
 8003a7e:	d003      	beq.n	8003a88 <_dtoa_r+0x6b0>
 8003a80:	4639      	mov	r1, r7
 8003a82:	4658      	mov	r0, fp
 8003a84:	f000 fbae 	bl	80041e4 <_Bfree>
 8003a88:	4629      	mov	r1, r5
 8003a8a:	4658      	mov	r0, fp
 8003a8c:	f000 fbaa 	bl	80041e4 <_Bfree>
 8003a90:	e7d0      	b.n	8003a34 <_dtoa_r+0x65c>
 8003a92:	9704      	str	r7, [sp, #16]
 8003a94:	4633      	mov	r3, r6
 8003a96:	461e      	mov	r6, r3
 8003a98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003a9c:	2a39      	cmp	r2, #57	@ 0x39
 8003a9e:	d107      	bne.n	8003ab0 <_dtoa_r+0x6d8>
 8003aa0:	459a      	cmp	sl, r3
 8003aa2:	d1f8      	bne.n	8003a96 <_dtoa_r+0x6be>
 8003aa4:	9a04      	ldr	r2, [sp, #16]
 8003aa6:	3201      	adds	r2, #1
 8003aa8:	9204      	str	r2, [sp, #16]
 8003aaa:	2230      	movs	r2, #48	@ 0x30
 8003aac:	f88a 2000 	strb.w	r2, [sl]
 8003ab0:	781a      	ldrb	r2, [r3, #0]
 8003ab2:	3201      	adds	r2, #1
 8003ab4:	701a      	strb	r2, [r3, #0]
 8003ab6:	e7bd      	b.n	8003a34 <_dtoa_r+0x65c>
 8003ab8:	2200      	movs	r2, #0
 8003aba:	4b09      	ldr	r3, [pc, #36]	@ (8003ae0 <_dtoa_r+0x708>)
 8003abc:	f7fc fd0c 	bl	80004d8 <__aeabi_dmul>
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	4604      	mov	r4, r0
 8003ac6:	460d      	mov	r5, r1
 8003ac8:	f7fc ff6e 	bl	80009a8 <__aeabi_dcmpeq>
 8003acc:	2800      	cmp	r0, #0
 8003ace:	f43f aebc 	beq.w	800384a <_dtoa_r+0x472>
 8003ad2:	e6f1      	b.n	80038b8 <_dtoa_r+0x4e0>
 8003ad4:	08005190 	.word	0x08005190
 8003ad8:	3fe00000 	.word	0x3fe00000
 8003adc:	3ff00000 	.word	0x3ff00000
 8003ae0:	40240000 	.word	0x40240000
 8003ae4:	40140000 	.word	0x40140000
 8003ae8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8003aea:	2a00      	cmp	r2, #0
 8003aec:	f000 80db 	beq.w	8003ca6 <_dtoa_r+0x8ce>
 8003af0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003af2:	2a01      	cmp	r2, #1
 8003af4:	f300 80bf 	bgt.w	8003c76 <_dtoa_r+0x89e>
 8003af8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003afa:	2a00      	cmp	r2, #0
 8003afc:	f000 80b7 	beq.w	8003c6e <_dtoa_r+0x896>
 8003b00:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8003b04:	4646      	mov	r6, r8
 8003b06:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003b08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b0a:	2101      	movs	r1, #1
 8003b0c:	441a      	add	r2, r3
 8003b0e:	4658      	mov	r0, fp
 8003b10:	4498      	add	r8, r3
 8003b12:	9209      	str	r2, [sp, #36]	@ 0x24
 8003b14:	f000 fc1a 	bl	800434c <__i2b>
 8003b18:	4605      	mov	r5, r0
 8003b1a:	b15e      	cbz	r6, 8003b34 <_dtoa_r+0x75c>
 8003b1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	dd08      	ble.n	8003b34 <_dtoa_r+0x75c>
 8003b22:	42b3      	cmp	r3, r6
 8003b24:	bfa8      	it	ge
 8003b26:	4633      	movge	r3, r6
 8003b28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b2a:	eba8 0803 	sub.w	r8, r8, r3
 8003b2e:	1af6      	subs	r6, r6, r3
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003b36:	b1f3      	cbz	r3, 8003b76 <_dtoa_r+0x79e>
 8003b38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	f000 80b7 	beq.w	8003cae <_dtoa_r+0x8d6>
 8003b40:	b18c      	cbz	r4, 8003b66 <_dtoa_r+0x78e>
 8003b42:	4629      	mov	r1, r5
 8003b44:	4622      	mov	r2, r4
 8003b46:	4658      	mov	r0, fp
 8003b48:	f000 fcbe 	bl	80044c8 <__pow5mult>
 8003b4c:	464a      	mov	r2, r9
 8003b4e:	4601      	mov	r1, r0
 8003b50:	4605      	mov	r5, r0
 8003b52:	4658      	mov	r0, fp
 8003b54:	f000 fc10 	bl	8004378 <__multiply>
 8003b58:	4649      	mov	r1, r9
 8003b5a:	9004      	str	r0, [sp, #16]
 8003b5c:	4658      	mov	r0, fp
 8003b5e:	f000 fb41 	bl	80041e4 <_Bfree>
 8003b62:	9b04      	ldr	r3, [sp, #16]
 8003b64:	4699      	mov	r9, r3
 8003b66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003b68:	1b1a      	subs	r2, r3, r4
 8003b6a:	d004      	beq.n	8003b76 <_dtoa_r+0x79e>
 8003b6c:	4649      	mov	r1, r9
 8003b6e:	4658      	mov	r0, fp
 8003b70:	f000 fcaa 	bl	80044c8 <__pow5mult>
 8003b74:	4681      	mov	r9, r0
 8003b76:	2101      	movs	r1, #1
 8003b78:	4658      	mov	r0, fp
 8003b7a:	f000 fbe7 	bl	800434c <__i2b>
 8003b7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003b80:	4604      	mov	r4, r0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	f000 81c9 	beq.w	8003f1a <_dtoa_r+0xb42>
 8003b88:	461a      	mov	r2, r3
 8003b8a:	4601      	mov	r1, r0
 8003b8c:	4658      	mov	r0, fp
 8003b8e:	f000 fc9b 	bl	80044c8 <__pow5mult>
 8003b92:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003b94:	4604      	mov	r4, r0
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	f300 808f 	bgt.w	8003cba <_dtoa_r+0x8e2>
 8003b9c:	9b02      	ldr	r3, [sp, #8]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	f040 8087 	bne.w	8003cb2 <_dtoa_r+0x8da>
 8003ba4:	9b03      	ldr	r3, [sp, #12]
 8003ba6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	f040 8083 	bne.w	8003cb6 <_dtoa_r+0x8de>
 8003bb0:	9b03      	ldr	r3, [sp, #12]
 8003bb2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003bb6:	0d1b      	lsrs	r3, r3, #20
 8003bb8:	051b      	lsls	r3, r3, #20
 8003bba:	b12b      	cbz	r3, 8003bc8 <_dtoa_r+0x7f0>
 8003bbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003bbe:	f108 0801 	add.w	r8, r8, #1
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	930a      	str	r3, [sp, #40]	@ 0x28
 8003bca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f000 81aa 	beq.w	8003f26 <_dtoa_r+0xb4e>
 8003bd2:	6923      	ldr	r3, [r4, #16]
 8003bd4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003bd8:	6918      	ldr	r0, [r3, #16]
 8003bda:	f000 fb6b 	bl	80042b4 <__hi0bits>
 8003bde:	f1c0 0020 	rsb	r0, r0, #32
 8003be2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003be4:	4418      	add	r0, r3
 8003be6:	f010 001f 	ands.w	r0, r0, #31
 8003bea:	d071      	beq.n	8003cd0 <_dtoa_r+0x8f8>
 8003bec:	f1c0 0320 	rsb	r3, r0, #32
 8003bf0:	2b04      	cmp	r3, #4
 8003bf2:	dd65      	ble.n	8003cc0 <_dtoa_r+0x8e8>
 8003bf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003bf6:	f1c0 001c 	rsb	r0, r0, #28
 8003bfa:	4403      	add	r3, r0
 8003bfc:	4480      	add	r8, r0
 8003bfe:	4406      	add	r6, r0
 8003c00:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c02:	f1b8 0f00 	cmp.w	r8, #0
 8003c06:	dd05      	ble.n	8003c14 <_dtoa_r+0x83c>
 8003c08:	4649      	mov	r1, r9
 8003c0a:	4642      	mov	r2, r8
 8003c0c:	4658      	mov	r0, fp
 8003c0e:	f000 fcb5 	bl	800457c <__lshift>
 8003c12:	4681      	mov	r9, r0
 8003c14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	dd05      	ble.n	8003c26 <_dtoa_r+0x84e>
 8003c1a:	4621      	mov	r1, r4
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	4658      	mov	r0, fp
 8003c20:	f000 fcac 	bl	800457c <__lshift>
 8003c24:	4604      	mov	r4, r0
 8003c26:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d053      	beq.n	8003cd4 <_dtoa_r+0x8fc>
 8003c2c:	4621      	mov	r1, r4
 8003c2e:	4648      	mov	r0, r9
 8003c30:	f000 fd10 	bl	8004654 <__mcmp>
 8003c34:	2800      	cmp	r0, #0
 8003c36:	da4d      	bge.n	8003cd4 <_dtoa_r+0x8fc>
 8003c38:	1e7b      	subs	r3, r7, #1
 8003c3a:	4649      	mov	r1, r9
 8003c3c:	9304      	str	r3, [sp, #16]
 8003c3e:	220a      	movs	r2, #10
 8003c40:	2300      	movs	r3, #0
 8003c42:	4658      	mov	r0, fp
 8003c44:	f000 faf0 	bl	8004228 <__multadd>
 8003c48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003c4a:	4681      	mov	r9, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f000 816c 	beq.w	8003f2a <_dtoa_r+0xb52>
 8003c52:	2300      	movs	r3, #0
 8003c54:	4629      	mov	r1, r5
 8003c56:	220a      	movs	r2, #10
 8003c58:	4658      	mov	r0, fp
 8003c5a:	f000 fae5 	bl	8004228 <__multadd>
 8003c5e:	9b08      	ldr	r3, [sp, #32]
 8003c60:	4605      	mov	r5, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	dc61      	bgt.n	8003d2a <_dtoa_r+0x952>
 8003c66:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	dc3b      	bgt.n	8003ce4 <_dtoa_r+0x90c>
 8003c6c:	e05d      	b.n	8003d2a <_dtoa_r+0x952>
 8003c6e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003c70:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8003c74:	e746      	b.n	8003b04 <_dtoa_r+0x72c>
 8003c76:	9b07      	ldr	r3, [sp, #28]
 8003c78:	1e5c      	subs	r4, r3, #1
 8003c7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003c7c:	42a3      	cmp	r3, r4
 8003c7e:	bfbf      	itttt	lt
 8003c80:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8003c82:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8003c84:	1ae3      	sublt	r3, r4, r3
 8003c86:	18d2      	addlt	r2, r2, r3
 8003c88:	bfa8      	it	ge
 8003c8a:	1b1c      	subge	r4, r3, r4
 8003c8c:	9b07      	ldr	r3, [sp, #28]
 8003c8e:	bfbe      	ittt	lt
 8003c90:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8003c92:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8003c94:	2400      	movlt	r4, #0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	bfb5      	itete	lt
 8003c9a:	eba8 0603 	sublt.w	r6, r8, r3
 8003c9e:	4646      	movge	r6, r8
 8003ca0:	2300      	movlt	r3, #0
 8003ca2:	9b07      	ldrge	r3, [sp, #28]
 8003ca4:	e730      	b.n	8003b08 <_dtoa_r+0x730>
 8003ca6:	4646      	mov	r6, r8
 8003ca8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003caa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8003cac:	e735      	b.n	8003b1a <_dtoa_r+0x742>
 8003cae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003cb0:	e75c      	b.n	8003b6c <_dtoa_r+0x794>
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	e788      	b.n	8003bc8 <_dtoa_r+0x7f0>
 8003cb6:	9b02      	ldr	r3, [sp, #8]
 8003cb8:	e786      	b.n	8003bc8 <_dtoa_r+0x7f0>
 8003cba:	2300      	movs	r3, #0
 8003cbc:	930a      	str	r3, [sp, #40]	@ 0x28
 8003cbe:	e788      	b.n	8003bd2 <_dtoa_r+0x7fa>
 8003cc0:	d09f      	beq.n	8003c02 <_dtoa_r+0x82a>
 8003cc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003cc4:	331c      	adds	r3, #28
 8003cc6:	441a      	add	r2, r3
 8003cc8:	4498      	add	r8, r3
 8003cca:	441e      	add	r6, r3
 8003ccc:	9209      	str	r2, [sp, #36]	@ 0x24
 8003cce:	e798      	b.n	8003c02 <_dtoa_r+0x82a>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	e7f6      	b.n	8003cc2 <_dtoa_r+0x8ea>
 8003cd4:	9b07      	ldr	r3, [sp, #28]
 8003cd6:	9704      	str	r7, [sp, #16]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	dc20      	bgt.n	8003d1e <_dtoa_r+0x946>
 8003cdc:	9308      	str	r3, [sp, #32]
 8003cde:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	dd1e      	ble.n	8003d22 <_dtoa_r+0x94a>
 8003ce4:	9b08      	ldr	r3, [sp, #32]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	f47f aebc 	bne.w	8003a64 <_dtoa_r+0x68c>
 8003cec:	4621      	mov	r1, r4
 8003cee:	2205      	movs	r2, #5
 8003cf0:	4658      	mov	r0, fp
 8003cf2:	f000 fa99 	bl	8004228 <__multadd>
 8003cf6:	4601      	mov	r1, r0
 8003cf8:	4604      	mov	r4, r0
 8003cfa:	4648      	mov	r0, r9
 8003cfc:	f000 fcaa 	bl	8004654 <__mcmp>
 8003d00:	2800      	cmp	r0, #0
 8003d02:	f77f aeaf 	ble.w	8003a64 <_dtoa_r+0x68c>
 8003d06:	2331      	movs	r3, #49	@ 0x31
 8003d08:	4656      	mov	r6, sl
 8003d0a:	f806 3b01 	strb.w	r3, [r6], #1
 8003d0e:	9b04      	ldr	r3, [sp, #16]
 8003d10:	3301      	adds	r3, #1
 8003d12:	9304      	str	r3, [sp, #16]
 8003d14:	e6aa      	b.n	8003a6c <_dtoa_r+0x694>
 8003d16:	9c07      	ldr	r4, [sp, #28]
 8003d18:	9704      	str	r7, [sp, #16]
 8003d1a:	4625      	mov	r5, r4
 8003d1c:	e7f3      	b.n	8003d06 <_dtoa_r+0x92e>
 8003d1e:	9b07      	ldr	r3, [sp, #28]
 8003d20:	9308      	str	r3, [sp, #32]
 8003d22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f000 8104 	beq.w	8003f32 <_dtoa_r+0xb5a>
 8003d2a:	2e00      	cmp	r6, #0
 8003d2c:	dd05      	ble.n	8003d3a <_dtoa_r+0x962>
 8003d2e:	4629      	mov	r1, r5
 8003d30:	4632      	mov	r2, r6
 8003d32:	4658      	mov	r0, fp
 8003d34:	f000 fc22 	bl	800457c <__lshift>
 8003d38:	4605      	mov	r5, r0
 8003d3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d05a      	beq.n	8003df6 <_dtoa_r+0xa1e>
 8003d40:	4658      	mov	r0, fp
 8003d42:	6869      	ldr	r1, [r5, #4]
 8003d44:	f000 fa0e 	bl	8004164 <_Balloc>
 8003d48:	4606      	mov	r6, r0
 8003d4a:	b928      	cbnz	r0, 8003d58 <_dtoa_r+0x980>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8003d52:	4b83      	ldr	r3, [pc, #524]	@ (8003f60 <_dtoa_r+0xb88>)
 8003d54:	f7ff bb54 	b.w	8003400 <_dtoa_r+0x28>
 8003d58:	692a      	ldr	r2, [r5, #16]
 8003d5a:	f105 010c 	add.w	r1, r5, #12
 8003d5e:	3202      	adds	r2, #2
 8003d60:	0092      	lsls	r2, r2, #2
 8003d62:	300c      	adds	r0, #12
 8003d64:	f000 fe36 	bl	80049d4 <memcpy>
 8003d68:	2201      	movs	r2, #1
 8003d6a:	4631      	mov	r1, r6
 8003d6c:	4658      	mov	r0, fp
 8003d6e:	f000 fc05 	bl	800457c <__lshift>
 8003d72:	462f      	mov	r7, r5
 8003d74:	4605      	mov	r5, r0
 8003d76:	f10a 0301 	add.w	r3, sl, #1
 8003d7a:	9307      	str	r3, [sp, #28]
 8003d7c:	9b08      	ldr	r3, [sp, #32]
 8003d7e:	4453      	add	r3, sl
 8003d80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003d82:	9b02      	ldr	r3, [sp, #8]
 8003d84:	f003 0301 	and.w	r3, r3, #1
 8003d88:	930a      	str	r3, [sp, #40]	@ 0x28
 8003d8a:	9b07      	ldr	r3, [sp, #28]
 8003d8c:	4621      	mov	r1, r4
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	4648      	mov	r0, r9
 8003d92:	9302      	str	r3, [sp, #8]
 8003d94:	f7ff fa95 	bl	80032c2 <quorem>
 8003d98:	4639      	mov	r1, r7
 8003d9a:	9008      	str	r0, [sp, #32]
 8003d9c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8003da0:	4648      	mov	r0, r9
 8003da2:	f000 fc57 	bl	8004654 <__mcmp>
 8003da6:	462a      	mov	r2, r5
 8003da8:	9009      	str	r0, [sp, #36]	@ 0x24
 8003daa:	4621      	mov	r1, r4
 8003dac:	4658      	mov	r0, fp
 8003dae:	f000 fc6d 	bl	800468c <__mdiff>
 8003db2:	68c2      	ldr	r2, [r0, #12]
 8003db4:	4606      	mov	r6, r0
 8003db6:	bb02      	cbnz	r2, 8003dfa <_dtoa_r+0xa22>
 8003db8:	4601      	mov	r1, r0
 8003dba:	4648      	mov	r0, r9
 8003dbc:	f000 fc4a 	bl	8004654 <__mcmp>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	4631      	mov	r1, r6
 8003dc4:	4658      	mov	r0, fp
 8003dc6:	920c      	str	r2, [sp, #48]	@ 0x30
 8003dc8:	f000 fa0c 	bl	80041e4 <_Bfree>
 8003dcc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003dce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8003dd0:	9e07      	ldr	r6, [sp, #28]
 8003dd2:	ea43 0102 	orr.w	r1, r3, r2
 8003dd6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003dd8:	4319      	orrs	r1, r3
 8003dda:	d110      	bne.n	8003dfe <_dtoa_r+0xa26>
 8003ddc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8003de0:	d029      	beq.n	8003e36 <_dtoa_r+0xa5e>
 8003de2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	dd02      	ble.n	8003dee <_dtoa_r+0xa16>
 8003de8:	9b08      	ldr	r3, [sp, #32]
 8003dea:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8003dee:	9b02      	ldr	r3, [sp, #8]
 8003df0:	f883 8000 	strb.w	r8, [r3]
 8003df4:	e63b      	b.n	8003a6e <_dtoa_r+0x696>
 8003df6:	4628      	mov	r0, r5
 8003df8:	e7bb      	b.n	8003d72 <_dtoa_r+0x99a>
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	e7e1      	b.n	8003dc2 <_dtoa_r+0x9ea>
 8003dfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	db04      	blt.n	8003e0e <_dtoa_r+0xa36>
 8003e04:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8003e06:	430b      	orrs	r3, r1
 8003e08:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003e0a:	430b      	orrs	r3, r1
 8003e0c:	d120      	bne.n	8003e50 <_dtoa_r+0xa78>
 8003e0e:	2a00      	cmp	r2, #0
 8003e10:	dded      	ble.n	8003dee <_dtoa_r+0xa16>
 8003e12:	4649      	mov	r1, r9
 8003e14:	2201      	movs	r2, #1
 8003e16:	4658      	mov	r0, fp
 8003e18:	f000 fbb0 	bl	800457c <__lshift>
 8003e1c:	4621      	mov	r1, r4
 8003e1e:	4681      	mov	r9, r0
 8003e20:	f000 fc18 	bl	8004654 <__mcmp>
 8003e24:	2800      	cmp	r0, #0
 8003e26:	dc03      	bgt.n	8003e30 <_dtoa_r+0xa58>
 8003e28:	d1e1      	bne.n	8003dee <_dtoa_r+0xa16>
 8003e2a:	f018 0f01 	tst.w	r8, #1
 8003e2e:	d0de      	beq.n	8003dee <_dtoa_r+0xa16>
 8003e30:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8003e34:	d1d8      	bne.n	8003de8 <_dtoa_r+0xa10>
 8003e36:	2339      	movs	r3, #57	@ 0x39
 8003e38:	9a02      	ldr	r2, [sp, #8]
 8003e3a:	7013      	strb	r3, [r2, #0]
 8003e3c:	4633      	mov	r3, r6
 8003e3e:	461e      	mov	r6, r3
 8003e40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8003e44:	3b01      	subs	r3, #1
 8003e46:	2a39      	cmp	r2, #57	@ 0x39
 8003e48:	d052      	beq.n	8003ef0 <_dtoa_r+0xb18>
 8003e4a:	3201      	adds	r2, #1
 8003e4c:	701a      	strb	r2, [r3, #0]
 8003e4e:	e60e      	b.n	8003a6e <_dtoa_r+0x696>
 8003e50:	2a00      	cmp	r2, #0
 8003e52:	dd07      	ble.n	8003e64 <_dtoa_r+0xa8c>
 8003e54:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8003e58:	d0ed      	beq.n	8003e36 <_dtoa_r+0xa5e>
 8003e5a:	9a02      	ldr	r2, [sp, #8]
 8003e5c:	f108 0301 	add.w	r3, r8, #1
 8003e60:	7013      	strb	r3, [r2, #0]
 8003e62:	e604      	b.n	8003a6e <_dtoa_r+0x696>
 8003e64:	9b07      	ldr	r3, [sp, #28]
 8003e66:	9a07      	ldr	r2, [sp, #28]
 8003e68:	f803 8c01 	strb.w	r8, [r3, #-1]
 8003e6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d028      	beq.n	8003ec4 <_dtoa_r+0xaec>
 8003e72:	4649      	mov	r1, r9
 8003e74:	2300      	movs	r3, #0
 8003e76:	220a      	movs	r2, #10
 8003e78:	4658      	mov	r0, fp
 8003e7a:	f000 f9d5 	bl	8004228 <__multadd>
 8003e7e:	42af      	cmp	r7, r5
 8003e80:	4681      	mov	r9, r0
 8003e82:	f04f 0300 	mov.w	r3, #0
 8003e86:	f04f 020a 	mov.w	r2, #10
 8003e8a:	4639      	mov	r1, r7
 8003e8c:	4658      	mov	r0, fp
 8003e8e:	d107      	bne.n	8003ea0 <_dtoa_r+0xac8>
 8003e90:	f000 f9ca 	bl	8004228 <__multadd>
 8003e94:	4607      	mov	r7, r0
 8003e96:	4605      	mov	r5, r0
 8003e98:	9b07      	ldr	r3, [sp, #28]
 8003e9a:	3301      	adds	r3, #1
 8003e9c:	9307      	str	r3, [sp, #28]
 8003e9e:	e774      	b.n	8003d8a <_dtoa_r+0x9b2>
 8003ea0:	f000 f9c2 	bl	8004228 <__multadd>
 8003ea4:	4629      	mov	r1, r5
 8003ea6:	4607      	mov	r7, r0
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	220a      	movs	r2, #10
 8003eac:	4658      	mov	r0, fp
 8003eae:	f000 f9bb 	bl	8004228 <__multadd>
 8003eb2:	4605      	mov	r5, r0
 8003eb4:	e7f0      	b.n	8003e98 <_dtoa_r+0xac0>
 8003eb6:	9b08      	ldr	r3, [sp, #32]
 8003eb8:	2700      	movs	r7, #0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	bfcc      	ite	gt
 8003ebe:	461e      	movgt	r6, r3
 8003ec0:	2601      	movle	r6, #1
 8003ec2:	4456      	add	r6, sl
 8003ec4:	4649      	mov	r1, r9
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	4658      	mov	r0, fp
 8003eca:	f000 fb57 	bl	800457c <__lshift>
 8003ece:	4621      	mov	r1, r4
 8003ed0:	4681      	mov	r9, r0
 8003ed2:	f000 fbbf 	bl	8004654 <__mcmp>
 8003ed6:	2800      	cmp	r0, #0
 8003ed8:	dcb0      	bgt.n	8003e3c <_dtoa_r+0xa64>
 8003eda:	d102      	bne.n	8003ee2 <_dtoa_r+0xb0a>
 8003edc:	f018 0f01 	tst.w	r8, #1
 8003ee0:	d1ac      	bne.n	8003e3c <_dtoa_r+0xa64>
 8003ee2:	4633      	mov	r3, r6
 8003ee4:	461e      	mov	r6, r3
 8003ee6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003eea:	2a30      	cmp	r2, #48	@ 0x30
 8003eec:	d0fa      	beq.n	8003ee4 <_dtoa_r+0xb0c>
 8003eee:	e5be      	b.n	8003a6e <_dtoa_r+0x696>
 8003ef0:	459a      	cmp	sl, r3
 8003ef2:	d1a4      	bne.n	8003e3e <_dtoa_r+0xa66>
 8003ef4:	9b04      	ldr	r3, [sp, #16]
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	9304      	str	r3, [sp, #16]
 8003efa:	2331      	movs	r3, #49	@ 0x31
 8003efc:	f88a 3000 	strb.w	r3, [sl]
 8003f00:	e5b5      	b.n	8003a6e <_dtoa_r+0x696>
 8003f02:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003f04:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8003f64 <_dtoa_r+0xb8c>
 8003f08:	b11b      	cbz	r3, 8003f12 <_dtoa_r+0xb3a>
 8003f0a:	f10a 0308 	add.w	r3, sl, #8
 8003f0e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003f10:	6013      	str	r3, [r2, #0]
 8003f12:	4650      	mov	r0, sl
 8003f14:	b017      	add	sp, #92	@ 0x5c
 8003f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f1a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	f77f ae3d 	ble.w	8003b9c <_dtoa_r+0x7c4>
 8003f22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003f24:	930a      	str	r3, [sp, #40]	@ 0x28
 8003f26:	2001      	movs	r0, #1
 8003f28:	e65b      	b.n	8003be2 <_dtoa_r+0x80a>
 8003f2a:	9b08      	ldr	r3, [sp, #32]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f77f aed6 	ble.w	8003cde <_dtoa_r+0x906>
 8003f32:	4656      	mov	r6, sl
 8003f34:	4621      	mov	r1, r4
 8003f36:	4648      	mov	r0, r9
 8003f38:	f7ff f9c3 	bl	80032c2 <quorem>
 8003f3c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8003f40:	9b08      	ldr	r3, [sp, #32]
 8003f42:	f806 8b01 	strb.w	r8, [r6], #1
 8003f46:	eba6 020a 	sub.w	r2, r6, sl
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	ddb3      	ble.n	8003eb6 <_dtoa_r+0xade>
 8003f4e:	4649      	mov	r1, r9
 8003f50:	2300      	movs	r3, #0
 8003f52:	220a      	movs	r2, #10
 8003f54:	4658      	mov	r0, fp
 8003f56:	f000 f967 	bl	8004228 <__multadd>
 8003f5a:	4681      	mov	r9, r0
 8003f5c:	e7ea      	b.n	8003f34 <_dtoa_r+0xb5c>
 8003f5e:	bf00      	nop
 8003f60:	080050f2 	.word	0x080050f2
 8003f64:	08005076 	.word	0x08005076

08003f68 <_free_r>:
 8003f68:	b538      	push	{r3, r4, r5, lr}
 8003f6a:	4605      	mov	r5, r0
 8003f6c:	2900      	cmp	r1, #0
 8003f6e:	d040      	beq.n	8003ff2 <_free_r+0x8a>
 8003f70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f74:	1f0c      	subs	r4, r1, #4
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	bfb8      	it	lt
 8003f7a:	18e4      	addlt	r4, r4, r3
 8003f7c:	f000 f8e6 	bl	800414c <__malloc_lock>
 8003f80:	4a1c      	ldr	r2, [pc, #112]	@ (8003ff4 <_free_r+0x8c>)
 8003f82:	6813      	ldr	r3, [r2, #0]
 8003f84:	b933      	cbnz	r3, 8003f94 <_free_r+0x2c>
 8003f86:	6063      	str	r3, [r4, #4]
 8003f88:	6014      	str	r4, [r2, #0]
 8003f8a:	4628      	mov	r0, r5
 8003f8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f90:	f000 b8e2 	b.w	8004158 <__malloc_unlock>
 8003f94:	42a3      	cmp	r3, r4
 8003f96:	d908      	bls.n	8003faa <_free_r+0x42>
 8003f98:	6820      	ldr	r0, [r4, #0]
 8003f9a:	1821      	adds	r1, r4, r0
 8003f9c:	428b      	cmp	r3, r1
 8003f9e:	bf01      	itttt	eq
 8003fa0:	6819      	ldreq	r1, [r3, #0]
 8003fa2:	685b      	ldreq	r3, [r3, #4]
 8003fa4:	1809      	addeq	r1, r1, r0
 8003fa6:	6021      	streq	r1, [r4, #0]
 8003fa8:	e7ed      	b.n	8003f86 <_free_r+0x1e>
 8003faa:	461a      	mov	r2, r3
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	b10b      	cbz	r3, 8003fb4 <_free_r+0x4c>
 8003fb0:	42a3      	cmp	r3, r4
 8003fb2:	d9fa      	bls.n	8003faa <_free_r+0x42>
 8003fb4:	6811      	ldr	r1, [r2, #0]
 8003fb6:	1850      	adds	r0, r2, r1
 8003fb8:	42a0      	cmp	r0, r4
 8003fba:	d10b      	bne.n	8003fd4 <_free_r+0x6c>
 8003fbc:	6820      	ldr	r0, [r4, #0]
 8003fbe:	4401      	add	r1, r0
 8003fc0:	1850      	adds	r0, r2, r1
 8003fc2:	4283      	cmp	r3, r0
 8003fc4:	6011      	str	r1, [r2, #0]
 8003fc6:	d1e0      	bne.n	8003f8a <_free_r+0x22>
 8003fc8:	6818      	ldr	r0, [r3, #0]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	4408      	add	r0, r1
 8003fce:	6010      	str	r0, [r2, #0]
 8003fd0:	6053      	str	r3, [r2, #4]
 8003fd2:	e7da      	b.n	8003f8a <_free_r+0x22>
 8003fd4:	d902      	bls.n	8003fdc <_free_r+0x74>
 8003fd6:	230c      	movs	r3, #12
 8003fd8:	602b      	str	r3, [r5, #0]
 8003fda:	e7d6      	b.n	8003f8a <_free_r+0x22>
 8003fdc:	6820      	ldr	r0, [r4, #0]
 8003fde:	1821      	adds	r1, r4, r0
 8003fe0:	428b      	cmp	r3, r1
 8003fe2:	bf01      	itttt	eq
 8003fe4:	6819      	ldreq	r1, [r3, #0]
 8003fe6:	685b      	ldreq	r3, [r3, #4]
 8003fe8:	1809      	addeq	r1, r1, r0
 8003fea:	6021      	streq	r1, [r4, #0]
 8003fec:	6063      	str	r3, [r4, #4]
 8003fee:	6054      	str	r4, [r2, #4]
 8003ff0:	e7cb      	b.n	8003f8a <_free_r+0x22>
 8003ff2:	bd38      	pop	{r3, r4, r5, pc}
 8003ff4:	200003b8 	.word	0x200003b8

08003ff8 <malloc>:
 8003ff8:	4b02      	ldr	r3, [pc, #8]	@ (8004004 <malloc+0xc>)
 8003ffa:	4601      	mov	r1, r0
 8003ffc:	6818      	ldr	r0, [r3, #0]
 8003ffe:	f000 b825 	b.w	800404c <_malloc_r>
 8004002:	bf00      	nop
 8004004:	20000018 	.word	0x20000018

08004008 <sbrk_aligned>:
 8004008:	b570      	push	{r4, r5, r6, lr}
 800400a:	4e0f      	ldr	r6, [pc, #60]	@ (8004048 <sbrk_aligned+0x40>)
 800400c:	460c      	mov	r4, r1
 800400e:	6831      	ldr	r1, [r6, #0]
 8004010:	4605      	mov	r5, r0
 8004012:	b911      	cbnz	r1, 800401a <sbrk_aligned+0x12>
 8004014:	f000 fcce 	bl	80049b4 <_sbrk_r>
 8004018:	6030      	str	r0, [r6, #0]
 800401a:	4621      	mov	r1, r4
 800401c:	4628      	mov	r0, r5
 800401e:	f000 fcc9 	bl	80049b4 <_sbrk_r>
 8004022:	1c43      	adds	r3, r0, #1
 8004024:	d103      	bne.n	800402e <sbrk_aligned+0x26>
 8004026:	f04f 34ff 	mov.w	r4, #4294967295
 800402a:	4620      	mov	r0, r4
 800402c:	bd70      	pop	{r4, r5, r6, pc}
 800402e:	1cc4      	adds	r4, r0, #3
 8004030:	f024 0403 	bic.w	r4, r4, #3
 8004034:	42a0      	cmp	r0, r4
 8004036:	d0f8      	beq.n	800402a <sbrk_aligned+0x22>
 8004038:	1a21      	subs	r1, r4, r0
 800403a:	4628      	mov	r0, r5
 800403c:	f000 fcba 	bl	80049b4 <_sbrk_r>
 8004040:	3001      	adds	r0, #1
 8004042:	d1f2      	bne.n	800402a <sbrk_aligned+0x22>
 8004044:	e7ef      	b.n	8004026 <sbrk_aligned+0x1e>
 8004046:	bf00      	nop
 8004048:	200003b4 	.word	0x200003b4

0800404c <_malloc_r>:
 800404c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004050:	1ccd      	adds	r5, r1, #3
 8004052:	f025 0503 	bic.w	r5, r5, #3
 8004056:	3508      	adds	r5, #8
 8004058:	2d0c      	cmp	r5, #12
 800405a:	bf38      	it	cc
 800405c:	250c      	movcc	r5, #12
 800405e:	2d00      	cmp	r5, #0
 8004060:	4606      	mov	r6, r0
 8004062:	db01      	blt.n	8004068 <_malloc_r+0x1c>
 8004064:	42a9      	cmp	r1, r5
 8004066:	d904      	bls.n	8004072 <_malloc_r+0x26>
 8004068:	230c      	movs	r3, #12
 800406a:	6033      	str	r3, [r6, #0]
 800406c:	2000      	movs	r0, #0
 800406e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004072:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004148 <_malloc_r+0xfc>
 8004076:	f000 f869 	bl	800414c <__malloc_lock>
 800407a:	f8d8 3000 	ldr.w	r3, [r8]
 800407e:	461c      	mov	r4, r3
 8004080:	bb44      	cbnz	r4, 80040d4 <_malloc_r+0x88>
 8004082:	4629      	mov	r1, r5
 8004084:	4630      	mov	r0, r6
 8004086:	f7ff ffbf 	bl	8004008 <sbrk_aligned>
 800408a:	1c43      	adds	r3, r0, #1
 800408c:	4604      	mov	r4, r0
 800408e:	d158      	bne.n	8004142 <_malloc_r+0xf6>
 8004090:	f8d8 4000 	ldr.w	r4, [r8]
 8004094:	4627      	mov	r7, r4
 8004096:	2f00      	cmp	r7, #0
 8004098:	d143      	bne.n	8004122 <_malloc_r+0xd6>
 800409a:	2c00      	cmp	r4, #0
 800409c:	d04b      	beq.n	8004136 <_malloc_r+0xea>
 800409e:	6823      	ldr	r3, [r4, #0]
 80040a0:	4639      	mov	r1, r7
 80040a2:	4630      	mov	r0, r6
 80040a4:	eb04 0903 	add.w	r9, r4, r3
 80040a8:	f000 fc84 	bl	80049b4 <_sbrk_r>
 80040ac:	4581      	cmp	r9, r0
 80040ae:	d142      	bne.n	8004136 <_malloc_r+0xea>
 80040b0:	6821      	ldr	r1, [r4, #0]
 80040b2:	4630      	mov	r0, r6
 80040b4:	1a6d      	subs	r5, r5, r1
 80040b6:	4629      	mov	r1, r5
 80040b8:	f7ff ffa6 	bl	8004008 <sbrk_aligned>
 80040bc:	3001      	adds	r0, #1
 80040be:	d03a      	beq.n	8004136 <_malloc_r+0xea>
 80040c0:	6823      	ldr	r3, [r4, #0]
 80040c2:	442b      	add	r3, r5
 80040c4:	6023      	str	r3, [r4, #0]
 80040c6:	f8d8 3000 	ldr.w	r3, [r8]
 80040ca:	685a      	ldr	r2, [r3, #4]
 80040cc:	bb62      	cbnz	r2, 8004128 <_malloc_r+0xdc>
 80040ce:	f8c8 7000 	str.w	r7, [r8]
 80040d2:	e00f      	b.n	80040f4 <_malloc_r+0xa8>
 80040d4:	6822      	ldr	r2, [r4, #0]
 80040d6:	1b52      	subs	r2, r2, r5
 80040d8:	d420      	bmi.n	800411c <_malloc_r+0xd0>
 80040da:	2a0b      	cmp	r2, #11
 80040dc:	d917      	bls.n	800410e <_malloc_r+0xc2>
 80040de:	1961      	adds	r1, r4, r5
 80040e0:	42a3      	cmp	r3, r4
 80040e2:	6025      	str	r5, [r4, #0]
 80040e4:	bf18      	it	ne
 80040e6:	6059      	strne	r1, [r3, #4]
 80040e8:	6863      	ldr	r3, [r4, #4]
 80040ea:	bf08      	it	eq
 80040ec:	f8c8 1000 	streq.w	r1, [r8]
 80040f0:	5162      	str	r2, [r4, r5]
 80040f2:	604b      	str	r3, [r1, #4]
 80040f4:	4630      	mov	r0, r6
 80040f6:	f000 f82f 	bl	8004158 <__malloc_unlock>
 80040fa:	f104 000b 	add.w	r0, r4, #11
 80040fe:	1d23      	adds	r3, r4, #4
 8004100:	f020 0007 	bic.w	r0, r0, #7
 8004104:	1ac2      	subs	r2, r0, r3
 8004106:	bf1c      	itt	ne
 8004108:	1a1b      	subne	r3, r3, r0
 800410a:	50a3      	strne	r3, [r4, r2]
 800410c:	e7af      	b.n	800406e <_malloc_r+0x22>
 800410e:	6862      	ldr	r2, [r4, #4]
 8004110:	42a3      	cmp	r3, r4
 8004112:	bf0c      	ite	eq
 8004114:	f8c8 2000 	streq.w	r2, [r8]
 8004118:	605a      	strne	r2, [r3, #4]
 800411a:	e7eb      	b.n	80040f4 <_malloc_r+0xa8>
 800411c:	4623      	mov	r3, r4
 800411e:	6864      	ldr	r4, [r4, #4]
 8004120:	e7ae      	b.n	8004080 <_malloc_r+0x34>
 8004122:	463c      	mov	r4, r7
 8004124:	687f      	ldr	r7, [r7, #4]
 8004126:	e7b6      	b.n	8004096 <_malloc_r+0x4a>
 8004128:	461a      	mov	r2, r3
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	42a3      	cmp	r3, r4
 800412e:	d1fb      	bne.n	8004128 <_malloc_r+0xdc>
 8004130:	2300      	movs	r3, #0
 8004132:	6053      	str	r3, [r2, #4]
 8004134:	e7de      	b.n	80040f4 <_malloc_r+0xa8>
 8004136:	230c      	movs	r3, #12
 8004138:	4630      	mov	r0, r6
 800413a:	6033      	str	r3, [r6, #0]
 800413c:	f000 f80c 	bl	8004158 <__malloc_unlock>
 8004140:	e794      	b.n	800406c <_malloc_r+0x20>
 8004142:	6005      	str	r5, [r0, #0]
 8004144:	e7d6      	b.n	80040f4 <_malloc_r+0xa8>
 8004146:	bf00      	nop
 8004148:	200003b8 	.word	0x200003b8

0800414c <__malloc_lock>:
 800414c:	4801      	ldr	r0, [pc, #4]	@ (8004154 <__malloc_lock+0x8>)
 800414e:	f7ff b8a8 	b.w	80032a2 <__retarget_lock_acquire_recursive>
 8004152:	bf00      	nop
 8004154:	200003b0 	.word	0x200003b0

08004158 <__malloc_unlock>:
 8004158:	4801      	ldr	r0, [pc, #4]	@ (8004160 <__malloc_unlock+0x8>)
 800415a:	f7ff b8a3 	b.w	80032a4 <__retarget_lock_release_recursive>
 800415e:	bf00      	nop
 8004160:	200003b0 	.word	0x200003b0

08004164 <_Balloc>:
 8004164:	b570      	push	{r4, r5, r6, lr}
 8004166:	69c6      	ldr	r6, [r0, #28]
 8004168:	4604      	mov	r4, r0
 800416a:	460d      	mov	r5, r1
 800416c:	b976      	cbnz	r6, 800418c <_Balloc+0x28>
 800416e:	2010      	movs	r0, #16
 8004170:	f7ff ff42 	bl	8003ff8 <malloc>
 8004174:	4602      	mov	r2, r0
 8004176:	61e0      	str	r0, [r4, #28]
 8004178:	b920      	cbnz	r0, 8004184 <_Balloc+0x20>
 800417a:	216b      	movs	r1, #107	@ 0x6b
 800417c:	4b17      	ldr	r3, [pc, #92]	@ (80041dc <_Balloc+0x78>)
 800417e:	4818      	ldr	r0, [pc, #96]	@ (80041e0 <_Balloc+0x7c>)
 8004180:	f000 fc36 	bl	80049f0 <__assert_func>
 8004184:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004188:	6006      	str	r6, [r0, #0]
 800418a:	60c6      	str	r6, [r0, #12]
 800418c:	69e6      	ldr	r6, [r4, #28]
 800418e:	68f3      	ldr	r3, [r6, #12]
 8004190:	b183      	cbz	r3, 80041b4 <_Balloc+0x50>
 8004192:	69e3      	ldr	r3, [r4, #28]
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800419a:	b9b8      	cbnz	r0, 80041cc <_Balloc+0x68>
 800419c:	2101      	movs	r1, #1
 800419e:	fa01 f605 	lsl.w	r6, r1, r5
 80041a2:	1d72      	adds	r2, r6, #5
 80041a4:	4620      	mov	r0, r4
 80041a6:	0092      	lsls	r2, r2, #2
 80041a8:	f000 fc40 	bl	8004a2c <_calloc_r>
 80041ac:	b160      	cbz	r0, 80041c8 <_Balloc+0x64>
 80041ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80041b2:	e00e      	b.n	80041d2 <_Balloc+0x6e>
 80041b4:	2221      	movs	r2, #33	@ 0x21
 80041b6:	2104      	movs	r1, #4
 80041b8:	4620      	mov	r0, r4
 80041ba:	f000 fc37 	bl	8004a2c <_calloc_r>
 80041be:	69e3      	ldr	r3, [r4, #28]
 80041c0:	60f0      	str	r0, [r6, #12]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d1e4      	bne.n	8004192 <_Balloc+0x2e>
 80041c8:	2000      	movs	r0, #0
 80041ca:	bd70      	pop	{r4, r5, r6, pc}
 80041cc:	6802      	ldr	r2, [r0, #0]
 80041ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80041d2:	2300      	movs	r3, #0
 80041d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80041d8:	e7f7      	b.n	80041ca <_Balloc+0x66>
 80041da:	bf00      	nop
 80041dc:	08005083 	.word	0x08005083
 80041e0:	08005103 	.word	0x08005103

080041e4 <_Bfree>:
 80041e4:	b570      	push	{r4, r5, r6, lr}
 80041e6:	69c6      	ldr	r6, [r0, #28]
 80041e8:	4605      	mov	r5, r0
 80041ea:	460c      	mov	r4, r1
 80041ec:	b976      	cbnz	r6, 800420c <_Bfree+0x28>
 80041ee:	2010      	movs	r0, #16
 80041f0:	f7ff ff02 	bl	8003ff8 <malloc>
 80041f4:	4602      	mov	r2, r0
 80041f6:	61e8      	str	r0, [r5, #28]
 80041f8:	b920      	cbnz	r0, 8004204 <_Bfree+0x20>
 80041fa:	218f      	movs	r1, #143	@ 0x8f
 80041fc:	4b08      	ldr	r3, [pc, #32]	@ (8004220 <_Bfree+0x3c>)
 80041fe:	4809      	ldr	r0, [pc, #36]	@ (8004224 <_Bfree+0x40>)
 8004200:	f000 fbf6 	bl	80049f0 <__assert_func>
 8004204:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004208:	6006      	str	r6, [r0, #0]
 800420a:	60c6      	str	r6, [r0, #12]
 800420c:	b13c      	cbz	r4, 800421e <_Bfree+0x3a>
 800420e:	69eb      	ldr	r3, [r5, #28]
 8004210:	6862      	ldr	r2, [r4, #4]
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004218:	6021      	str	r1, [r4, #0]
 800421a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800421e:	bd70      	pop	{r4, r5, r6, pc}
 8004220:	08005083 	.word	0x08005083
 8004224:	08005103 	.word	0x08005103

08004228 <__multadd>:
 8004228:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800422c:	4607      	mov	r7, r0
 800422e:	460c      	mov	r4, r1
 8004230:	461e      	mov	r6, r3
 8004232:	2000      	movs	r0, #0
 8004234:	690d      	ldr	r5, [r1, #16]
 8004236:	f101 0c14 	add.w	ip, r1, #20
 800423a:	f8dc 3000 	ldr.w	r3, [ip]
 800423e:	3001      	adds	r0, #1
 8004240:	b299      	uxth	r1, r3
 8004242:	fb02 6101 	mla	r1, r2, r1, r6
 8004246:	0c1e      	lsrs	r6, r3, #16
 8004248:	0c0b      	lsrs	r3, r1, #16
 800424a:	fb02 3306 	mla	r3, r2, r6, r3
 800424e:	b289      	uxth	r1, r1
 8004250:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004254:	4285      	cmp	r5, r0
 8004256:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800425a:	f84c 1b04 	str.w	r1, [ip], #4
 800425e:	dcec      	bgt.n	800423a <__multadd+0x12>
 8004260:	b30e      	cbz	r6, 80042a6 <__multadd+0x7e>
 8004262:	68a3      	ldr	r3, [r4, #8]
 8004264:	42ab      	cmp	r3, r5
 8004266:	dc19      	bgt.n	800429c <__multadd+0x74>
 8004268:	6861      	ldr	r1, [r4, #4]
 800426a:	4638      	mov	r0, r7
 800426c:	3101      	adds	r1, #1
 800426e:	f7ff ff79 	bl	8004164 <_Balloc>
 8004272:	4680      	mov	r8, r0
 8004274:	b928      	cbnz	r0, 8004282 <__multadd+0x5a>
 8004276:	4602      	mov	r2, r0
 8004278:	21ba      	movs	r1, #186	@ 0xba
 800427a:	4b0c      	ldr	r3, [pc, #48]	@ (80042ac <__multadd+0x84>)
 800427c:	480c      	ldr	r0, [pc, #48]	@ (80042b0 <__multadd+0x88>)
 800427e:	f000 fbb7 	bl	80049f0 <__assert_func>
 8004282:	6922      	ldr	r2, [r4, #16]
 8004284:	f104 010c 	add.w	r1, r4, #12
 8004288:	3202      	adds	r2, #2
 800428a:	0092      	lsls	r2, r2, #2
 800428c:	300c      	adds	r0, #12
 800428e:	f000 fba1 	bl	80049d4 <memcpy>
 8004292:	4621      	mov	r1, r4
 8004294:	4638      	mov	r0, r7
 8004296:	f7ff ffa5 	bl	80041e4 <_Bfree>
 800429a:	4644      	mov	r4, r8
 800429c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80042a0:	3501      	adds	r5, #1
 80042a2:	615e      	str	r6, [r3, #20]
 80042a4:	6125      	str	r5, [r4, #16]
 80042a6:	4620      	mov	r0, r4
 80042a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042ac:	080050f2 	.word	0x080050f2
 80042b0:	08005103 	.word	0x08005103

080042b4 <__hi0bits>:
 80042b4:	4603      	mov	r3, r0
 80042b6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80042ba:	bf3a      	itte	cc
 80042bc:	0403      	lslcc	r3, r0, #16
 80042be:	2010      	movcc	r0, #16
 80042c0:	2000      	movcs	r0, #0
 80042c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042c6:	bf3c      	itt	cc
 80042c8:	021b      	lslcc	r3, r3, #8
 80042ca:	3008      	addcc	r0, #8
 80042cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042d0:	bf3c      	itt	cc
 80042d2:	011b      	lslcc	r3, r3, #4
 80042d4:	3004      	addcc	r0, #4
 80042d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042da:	bf3c      	itt	cc
 80042dc:	009b      	lslcc	r3, r3, #2
 80042de:	3002      	addcc	r0, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	db05      	blt.n	80042f0 <__hi0bits+0x3c>
 80042e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80042e8:	f100 0001 	add.w	r0, r0, #1
 80042ec:	bf08      	it	eq
 80042ee:	2020      	moveq	r0, #32
 80042f0:	4770      	bx	lr

080042f2 <__lo0bits>:
 80042f2:	6803      	ldr	r3, [r0, #0]
 80042f4:	4602      	mov	r2, r0
 80042f6:	f013 0007 	ands.w	r0, r3, #7
 80042fa:	d00b      	beq.n	8004314 <__lo0bits+0x22>
 80042fc:	07d9      	lsls	r1, r3, #31
 80042fe:	d421      	bmi.n	8004344 <__lo0bits+0x52>
 8004300:	0798      	lsls	r0, r3, #30
 8004302:	bf49      	itett	mi
 8004304:	085b      	lsrmi	r3, r3, #1
 8004306:	089b      	lsrpl	r3, r3, #2
 8004308:	2001      	movmi	r0, #1
 800430a:	6013      	strmi	r3, [r2, #0]
 800430c:	bf5c      	itt	pl
 800430e:	2002      	movpl	r0, #2
 8004310:	6013      	strpl	r3, [r2, #0]
 8004312:	4770      	bx	lr
 8004314:	b299      	uxth	r1, r3
 8004316:	b909      	cbnz	r1, 800431c <__lo0bits+0x2a>
 8004318:	2010      	movs	r0, #16
 800431a:	0c1b      	lsrs	r3, r3, #16
 800431c:	b2d9      	uxtb	r1, r3
 800431e:	b909      	cbnz	r1, 8004324 <__lo0bits+0x32>
 8004320:	3008      	adds	r0, #8
 8004322:	0a1b      	lsrs	r3, r3, #8
 8004324:	0719      	lsls	r1, r3, #28
 8004326:	bf04      	itt	eq
 8004328:	091b      	lsreq	r3, r3, #4
 800432a:	3004      	addeq	r0, #4
 800432c:	0799      	lsls	r1, r3, #30
 800432e:	bf04      	itt	eq
 8004330:	089b      	lsreq	r3, r3, #2
 8004332:	3002      	addeq	r0, #2
 8004334:	07d9      	lsls	r1, r3, #31
 8004336:	d403      	bmi.n	8004340 <__lo0bits+0x4e>
 8004338:	085b      	lsrs	r3, r3, #1
 800433a:	f100 0001 	add.w	r0, r0, #1
 800433e:	d003      	beq.n	8004348 <__lo0bits+0x56>
 8004340:	6013      	str	r3, [r2, #0]
 8004342:	4770      	bx	lr
 8004344:	2000      	movs	r0, #0
 8004346:	4770      	bx	lr
 8004348:	2020      	movs	r0, #32
 800434a:	4770      	bx	lr

0800434c <__i2b>:
 800434c:	b510      	push	{r4, lr}
 800434e:	460c      	mov	r4, r1
 8004350:	2101      	movs	r1, #1
 8004352:	f7ff ff07 	bl	8004164 <_Balloc>
 8004356:	4602      	mov	r2, r0
 8004358:	b928      	cbnz	r0, 8004366 <__i2b+0x1a>
 800435a:	f240 1145 	movw	r1, #325	@ 0x145
 800435e:	4b04      	ldr	r3, [pc, #16]	@ (8004370 <__i2b+0x24>)
 8004360:	4804      	ldr	r0, [pc, #16]	@ (8004374 <__i2b+0x28>)
 8004362:	f000 fb45 	bl	80049f0 <__assert_func>
 8004366:	2301      	movs	r3, #1
 8004368:	6144      	str	r4, [r0, #20]
 800436a:	6103      	str	r3, [r0, #16]
 800436c:	bd10      	pop	{r4, pc}
 800436e:	bf00      	nop
 8004370:	080050f2 	.word	0x080050f2
 8004374:	08005103 	.word	0x08005103

08004378 <__multiply>:
 8004378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800437c:	4614      	mov	r4, r2
 800437e:	690a      	ldr	r2, [r1, #16]
 8004380:	6923      	ldr	r3, [r4, #16]
 8004382:	460f      	mov	r7, r1
 8004384:	429a      	cmp	r2, r3
 8004386:	bfa2      	ittt	ge
 8004388:	4623      	movge	r3, r4
 800438a:	460c      	movge	r4, r1
 800438c:	461f      	movge	r7, r3
 800438e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004392:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8004396:	68a3      	ldr	r3, [r4, #8]
 8004398:	6861      	ldr	r1, [r4, #4]
 800439a:	eb0a 0609 	add.w	r6, sl, r9
 800439e:	42b3      	cmp	r3, r6
 80043a0:	b085      	sub	sp, #20
 80043a2:	bfb8      	it	lt
 80043a4:	3101      	addlt	r1, #1
 80043a6:	f7ff fedd 	bl	8004164 <_Balloc>
 80043aa:	b930      	cbnz	r0, 80043ba <__multiply+0x42>
 80043ac:	4602      	mov	r2, r0
 80043ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80043b2:	4b43      	ldr	r3, [pc, #268]	@ (80044c0 <__multiply+0x148>)
 80043b4:	4843      	ldr	r0, [pc, #268]	@ (80044c4 <__multiply+0x14c>)
 80043b6:	f000 fb1b 	bl	80049f0 <__assert_func>
 80043ba:	f100 0514 	add.w	r5, r0, #20
 80043be:	462b      	mov	r3, r5
 80043c0:	2200      	movs	r2, #0
 80043c2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80043c6:	4543      	cmp	r3, r8
 80043c8:	d321      	bcc.n	800440e <__multiply+0x96>
 80043ca:	f107 0114 	add.w	r1, r7, #20
 80043ce:	f104 0214 	add.w	r2, r4, #20
 80043d2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80043d6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80043da:	9302      	str	r3, [sp, #8]
 80043dc:	1b13      	subs	r3, r2, r4
 80043de:	3b15      	subs	r3, #21
 80043e0:	f023 0303 	bic.w	r3, r3, #3
 80043e4:	3304      	adds	r3, #4
 80043e6:	f104 0715 	add.w	r7, r4, #21
 80043ea:	42ba      	cmp	r2, r7
 80043ec:	bf38      	it	cc
 80043ee:	2304      	movcc	r3, #4
 80043f0:	9301      	str	r3, [sp, #4]
 80043f2:	9b02      	ldr	r3, [sp, #8]
 80043f4:	9103      	str	r1, [sp, #12]
 80043f6:	428b      	cmp	r3, r1
 80043f8:	d80c      	bhi.n	8004414 <__multiply+0x9c>
 80043fa:	2e00      	cmp	r6, #0
 80043fc:	dd03      	ble.n	8004406 <__multiply+0x8e>
 80043fe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004402:	2b00      	cmp	r3, #0
 8004404:	d05a      	beq.n	80044bc <__multiply+0x144>
 8004406:	6106      	str	r6, [r0, #16]
 8004408:	b005      	add	sp, #20
 800440a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800440e:	f843 2b04 	str.w	r2, [r3], #4
 8004412:	e7d8      	b.n	80043c6 <__multiply+0x4e>
 8004414:	f8b1 a000 	ldrh.w	sl, [r1]
 8004418:	f1ba 0f00 	cmp.w	sl, #0
 800441c:	d023      	beq.n	8004466 <__multiply+0xee>
 800441e:	46a9      	mov	r9, r5
 8004420:	f04f 0c00 	mov.w	ip, #0
 8004424:	f104 0e14 	add.w	lr, r4, #20
 8004428:	f85e 7b04 	ldr.w	r7, [lr], #4
 800442c:	f8d9 3000 	ldr.w	r3, [r9]
 8004430:	fa1f fb87 	uxth.w	fp, r7
 8004434:	b29b      	uxth	r3, r3
 8004436:	fb0a 330b 	mla	r3, sl, fp, r3
 800443a:	4463      	add	r3, ip
 800443c:	f8d9 c000 	ldr.w	ip, [r9]
 8004440:	0c3f      	lsrs	r7, r7, #16
 8004442:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8004446:	fb0a c707 	mla	r7, sl, r7, ip
 800444a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800444e:	b29b      	uxth	r3, r3
 8004450:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004454:	4572      	cmp	r2, lr
 8004456:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800445a:	f849 3b04 	str.w	r3, [r9], #4
 800445e:	d8e3      	bhi.n	8004428 <__multiply+0xb0>
 8004460:	9b01      	ldr	r3, [sp, #4]
 8004462:	f845 c003 	str.w	ip, [r5, r3]
 8004466:	9b03      	ldr	r3, [sp, #12]
 8004468:	3104      	adds	r1, #4
 800446a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800446e:	f1b9 0f00 	cmp.w	r9, #0
 8004472:	d021      	beq.n	80044b8 <__multiply+0x140>
 8004474:	46ae      	mov	lr, r5
 8004476:	f04f 0a00 	mov.w	sl, #0
 800447a:	682b      	ldr	r3, [r5, #0]
 800447c:	f104 0c14 	add.w	ip, r4, #20
 8004480:	f8bc b000 	ldrh.w	fp, [ip]
 8004484:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8004488:	b29b      	uxth	r3, r3
 800448a:	fb09 770b 	mla	r7, r9, fp, r7
 800448e:	4457      	add	r7, sl
 8004490:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004494:	f84e 3b04 	str.w	r3, [lr], #4
 8004498:	f85c 3b04 	ldr.w	r3, [ip], #4
 800449c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80044a0:	f8be 3000 	ldrh.w	r3, [lr]
 80044a4:	4562      	cmp	r2, ip
 80044a6:	fb09 330a 	mla	r3, r9, sl, r3
 80044aa:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80044ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80044b2:	d8e5      	bhi.n	8004480 <__multiply+0x108>
 80044b4:	9f01      	ldr	r7, [sp, #4]
 80044b6:	51eb      	str	r3, [r5, r7]
 80044b8:	3504      	adds	r5, #4
 80044ba:	e79a      	b.n	80043f2 <__multiply+0x7a>
 80044bc:	3e01      	subs	r6, #1
 80044be:	e79c      	b.n	80043fa <__multiply+0x82>
 80044c0:	080050f2 	.word	0x080050f2
 80044c4:	08005103 	.word	0x08005103

080044c8 <__pow5mult>:
 80044c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044cc:	4615      	mov	r5, r2
 80044ce:	f012 0203 	ands.w	r2, r2, #3
 80044d2:	4607      	mov	r7, r0
 80044d4:	460e      	mov	r6, r1
 80044d6:	d007      	beq.n	80044e8 <__pow5mult+0x20>
 80044d8:	4c25      	ldr	r4, [pc, #148]	@ (8004570 <__pow5mult+0xa8>)
 80044da:	3a01      	subs	r2, #1
 80044dc:	2300      	movs	r3, #0
 80044de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80044e2:	f7ff fea1 	bl	8004228 <__multadd>
 80044e6:	4606      	mov	r6, r0
 80044e8:	10ad      	asrs	r5, r5, #2
 80044ea:	d03d      	beq.n	8004568 <__pow5mult+0xa0>
 80044ec:	69fc      	ldr	r4, [r7, #28]
 80044ee:	b97c      	cbnz	r4, 8004510 <__pow5mult+0x48>
 80044f0:	2010      	movs	r0, #16
 80044f2:	f7ff fd81 	bl	8003ff8 <malloc>
 80044f6:	4602      	mov	r2, r0
 80044f8:	61f8      	str	r0, [r7, #28]
 80044fa:	b928      	cbnz	r0, 8004508 <__pow5mult+0x40>
 80044fc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004500:	4b1c      	ldr	r3, [pc, #112]	@ (8004574 <__pow5mult+0xac>)
 8004502:	481d      	ldr	r0, [pc, #116]	@ (8004578 <__pow5mult+0xb0>)
 8004504:	f000 fa74 	bl	80049f0 <__assert_func>
 8004508:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800450c:	6004      	str	r4, [r0, #0]
 800450e:	60c4      	str	r4, [r0, #12]
 8004510:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004514:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004518:	b94c      	cbnz	r4, 800452e <__pow5mult+0x66>
 800451a:	f240 2171 	movw	r1, #625	@ 0x271
 800451e:	4638      	mov	r0, r7
 8004520:	f7ff ff14 	bl	800434c <__i2b>
 8004524:	2300      	movs	r3, #0
 8004526:	4604      	mov	r4, r0
 8004528:	f8c8 0008 	str.w	r0, [r8, #8]
 800452c:	6003      	str	r3, [r0, #0]
 800452e:	f04f 0900 	mov.w	r9, #0
 8004532:	07eb      	lsls	r3, r5, #31
 8004534:	d50a      	bpl.n	800454c <__pow5mult+0x84>
 8004536:	4631      	mov	r1, r6
 8004538:	4622      	mov	r2, r4
 800453a:	4638      	mov	r0, r7
 800453c:	f7ff ff1c 	bl	8004378 <__multiply>
 8004540:	4680      	mov	r8, r0
 8004542:	4631      	mov	r1, r6
 8004544:	4638      	mov	r0, r7
 8004546:	f7ff fe4d 	bl	80041e4 <_Bfree>
 800454a:	4646      	mov	r6, r8
 800454c:	106d      	asrs	r5, r5, #1
 800454e:	d00b      	beq.n	8004568 <__pow5mult+0xa0>
 8004550:	6820      	ldr	r0, [r4, #0]
 8004552:	b938      	cbnz	r0, 8004564 <__pow5mult+0x9c>
 8004554:	4622      	mov	r2, r4
 8004556:	4621      	mov	r1, r4
 8004558:	4638      	mov	r0, r7
 800455a:	f7ff ff0d 	bl	8004378 <__multiply>
 800455e:	6020      	str	r0, [r4, #0]
 8004560:	f8c0 9000 	str.w	r9, [r0]
 8004564:	4604      	mov	r4, r0
 8004566:	e7e4      	b.n	8004532 <__pow5mult+0x6a>
 8004568:	4630      	mov	r0, r6
 800456a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800456e:	bf00      	nop
 8004570:	0800515c 	.word	0x0800515c
 8004574:	08005083 	.word	0x08005083
 8004578:	08005103 	.word	0x08005103

0800457c <__lshift>:
 800457c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004580:	460c      	mov	r4, r1
 8004582:	4607      	mov	r7, r0
 8004584:	4691      	mov	r9, r2
 8004586:	6923      	ldr	r3, [r4, #16]
 8004588:	6849      	ldr	r1, [r1, #4]
 800458a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800458e:	68a3      	ldr	r3, [r4, #8]
 8004590:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004594:	f108 0601 	add.w	r6, r8, #1
 8004598:	42b3      	cmp	r3, r6
 800459a:	db0b      	blt.n	80045b4 <__lshift+0x38>
 800459c:	4638      	mov	r0, r7
 800459e:	f7ff fde1 	bl	8004164 <_Balloc>
 80045a2:	4605      	mov	r5, r0
 80045a4:	b948      	cbnz	r0, 80045ba <__lshift+0x3e>
 80045a6:	4602      	mov	r2, r0
 80045a8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80045ac:	4b27      	ldr	r3, [pc, #156]	@ (800464c <__lshift+0xd0>)
 80045ae:	4828      	ldr	r0, [pc, #160]	@ (8004650 <__lshift+0xd4>)
 80045b0:	f000 fa1e 	bl	80049f0 <__assert_func>
 80045b4:	3101      	adds	r1, #1
 80045b6:	005b      	lsls	r3, r3, #1
 80045b8:	e7ee      	b.n	8004598 <__lshift+0x1c>
 80045ba:	2300      	movs	r3, #0
 80045bc:	f100 0114 	add.w	r1, r0, #20
 80045c0:	f100 0210 	add.w	r2, r0, #16
 80045c4:	4618      	mov	r0, r3
 80045c6:	4553      	cmp	r3, sl
 80045c8:	db33      	blt.n	8004632 <__lshift+0xb6>
 80045ca:	6920      	ldr	r0, [r4, #16]
 80045cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80045d0:	f104 0314 	add.w	r3, r4, #20
 80045d4:	f019 091f 	ands.w	r9, r9, #31
 80045d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80045dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80045e0:	d02b      	beq.n	800463a <__lshift+0xbe>
 80045e2:	468a      	mov	sl, r1
 80045e4:	2200      	movs	r2, #0
 80045e6:	f1c9 0e20 	rsb	lr, r9, #32
 80045ea:	6818      	ldr	r0, [r3, #0]
 80045ec:	fa00 f009 	lsl.w	r0, r0, r9
 80045f0:	4310      	orrs	r0, r2
 80045f2:	f84a 0b04 	str.w	r0, [sl], #4
 80045f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80045fa:	459c      	cmp	ip, r3
 80045fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8004600:	d8f3      	bhi.n	80045ea <__lshift+0x6e>
 8004602:	ebac 0304 	sub.w	r3, ip, r4
 8004606:	3b15      	subs	r3, #21
 8004608:	f023 0303 	bic.w	r3, r3, #3
 800460c:	3304      	adds	r3, #4
 800460e:	f104 0015 	add.w	r0, r4, #21
 8004612:	4584      	cmp	ip, r0
 8004614:	bf38      	it	cc
 8004616:	2304      	movcc	r3, #4
 8004618:	50ca      	str	r2, [r1, r3]
 800461a:	b10a      	cbz	r2, 8004620 <__lshift+0xa4>
 800461c:	f108 0602 	add.w	r6, r8, #2
 8004620:	3e01      	subs	r6, #1
 8004622:	4638      	mov	r0, r7
 8004624:	4621      	mov	r1, r4
 8004626:	612e      	str	r6, [r5, #16]
 8004628:	f7ff fddc 	bl	80041e4 <_Bfree>
 800462c:	4628      	mov	r0, r5
 800462e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004632:	f842 0f04 	str.w	r0, [r2, #4]!
 8004636:	3301      	adds	r3, #1
 8004638:	e7c5      	b.n	80045c6 <__lshift+0x4a>
 800463a:	3904      	subs	r1, #4
 800463c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004640:	459c      	cmp	ip, r3
 8004642:	f841 2f04 	str.w	r2, [r1, #4]!
 8004646:	d8f9      	bhi.n	800463c <__lshift+0xc0>
 8004648:	e7ea      	b.n	8004620 <__lshift+0xa4>
 800464a:	bf00      	nop
 800464c:	080050f2 	.word	0x080050f2
 8004650:	08005103 	.word	0x08005103

08004654 <__mcmp>:
 8004654:	4603      	mov	r3, r0
 8004656:	690a      	ldr	r2, [r1, #16]
 8004658:	6900      	ldr	r0, [r0, #16]
 800465a:	b530      	push	{r4, r5, lr}
 800465c:	1a80      	subs	r0, r0, r2
 800465e:	d10e      	bne.n	800467e <__mcmp+0x2a>
 8004660:	3314      	adds	r3, #20
 8004662:	3114      	adds	r1, #20
 8004664:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004668:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800466c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004670:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004674:	4295      	cmp	r5, r2
 8004676:	d003      	beq.n	8004680 <__mcmp+0x2c>
 8004678:	d205      	bcs.n	8004686 <__mcmp+0x32>
 800467a:	f04f 30ff 	mov.w	r0, #4294967295
 800467e:	bd30      	pop	{r4, r5, pc}
 8004680:	42a3      	cmp	r3, r4
 8004682:	d3f3      	bcc.n	800466c <__mcmp+0x18>
 8004684:	e7fb      	b.n	800467e <__mcmp+0x2a>
 8004686:	2001      	movs	r0, #1
 8004688:	e7f9      	b.n	800467e <__mcmp+0x2a>
	...

0800468c <__mdiff>:
 800468c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004690:	4689      	mov	r9, r1
 8004692:	4606      	mov	r6, r0
 8004694:	4611      	mov	r1, r2
 8004696:	4648      	mov	r0, r9
 8004698:	4614      	mov	r4, r2
 800469a:	f7ff ffdb 	bl	8004654 <__mcmp>
 800469e:	1e05      	subs	r5, r0, #0
 80046a0:	d112      	bne.n	80046c8 <__mdiff+0x3c>
 80046a2:	4629      	mov	r1, r5
 80046a4:	4630      	mov	r0, r6
 80046a6:	f7ff fd5d 	bl	8004164 <_Balloc>
 80046aa:	4602      	mov	r2, r0
 80046ac:	b928      	cbnz	r0, 80046ba <__mdiff+0x2e>
 80046ae:	f240 2137 	movw	r1, #567	@ 0x237
 80046b2:	4b3e      	ldr	r3, [pc, #248]	@ (80047ac <__mdiff+0x120>)
 80046b4:	483e      	ldr	r0, [pc, #248]	@ (80047b0 <__mdiff+0x124>)
 80046b6:	f000 f99b 	bl	80049f0 <__assert_func>
 80046ba:	2301      	movs	r3, #1
 80046bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80046c0:	4610      	mov	r0, r2
 80046c2:	b003      	add	sp, #12
 80046c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046c8:	bfbc      	itt	lt
 80046ca:	464b      	movlt	r3, r9
 80046cc:	46a1      	movlt	r9, r4
 80046ce:	4630      	mov	r0, r6
 80046d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80046d4:	bfba      	itte	lt
 80046d6:	461c      	movlt	r4, r3
 80046d8:	2501      	movlt	r5, #1
 80046da:	2500      	movge	r5, #0
 80046dc:	f7ff fd42 	bl	8004164 <_Balloc>
 80046e0:	4602      	mov	r2, r0
 80046e2:	b918      	cbnz	r0, 80046ec <__mdiff+0x60>
 80046e4:	f240 2145 	movw	r1, #581	@ 0x245
 80046e8:	4b30      	ldr	r3, [pc, #192]	@ (80047ac <__mdiff+0x120>)
 80046ea:	e7e3      	b.n	80046b4 <__mdiff+0x28>
 80046ec:	f100 0b14 	add.w	fp, r0, #20
 80046f0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80046f4:	f109 0310 	add.w	r3, r9, #16
 80046f8:	60c5      	str	r5, [r0, #12]
 80046fa:	f04f 0c00 	mov.w	ip, #0
 80046fe:	f109 0514 	add.w	r5, r9, #20
 8004702:	46d9      	mov	r9, fp
 8004704:	6926      	ldr	r6, [r4, #16]
 8004706:	f104 0e14 	add.w	lr, r4, #20
 800470a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800470e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004712:	9301      	str	r3, [sp, #4]
 8004714:	9b01      	ldr	r3, [sp, #4]
 8004716:	f85e 0b04 	ldr.w	r0, [lr], #4
 800471a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800471e:	b281      	uxth	r1, r0
 8004720:	9301      	str	r3, [sp, #4]
 8004722:	fa1f f38a 	uxth.w	r3, sl
 8004726:	1a5b      	subs	r3, r3, r1
 8004728:	0c00      	lsrs	r0, r0, #16
 800472a:	4463      	add	r3, ip
 800472c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004730:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004734:	b29b      	uxth	r3, r3
 8004736:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800473a:	4576      	cmp	r6, lr
 800473c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004740:	f849 3b04 	str.w	r3, [r9], #4
 8004744:	d8e6      	bhi.n	8004714 <__mdiff+0x88>
 8004746:	1b33      	subs	r3, r6, r4
 8004748:	3b15      	subs	r3, #21
 800474a:	f023 0303 	bic.w	r3, r3, #3
 800474e:	3415      	adds	r4, #21
 8004750:	3304      	adds	r3, #4
 8004752:	42a6      	cmp	r6, r4
 8004754:	bf38      	it	cc
 8004756:	2304      	movcc	r3, #4
 8004758:	441d      	add	r5, r3
 800475a:	445b      	add	r3, fp
 800475c:	461e      	mov	r6, r3
 800475e:	462c      	mov	r4, r5
 8004760:	4544      	cmp	r4, r8
 8004762:	d30e      	bcc.n	8004782 <__mdiff+0xf6>
 8004764:	f108 0103 	add.w	r1, r8, #3
 8004768:	1b49      	subs	r1, r1, r5
 800476a:	f021 0103 	bic.w	r1, r1, #3
 800476e:	3d03      	subs	r5, #3
 8004770:	45a8      	cmp	r8, r5
 8004772:	bf38      	it	cc
 8004774:	2100      	movcc	r1, #0
 8004776:	440b      	add	r3, r1
 8004778:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800477c:	b199      	cbz	r1, 80047a6 <__mdiff+0x11a>
 800477e:	6117      	str	r7, [r2, #16]
 8004780:	e79e      	b.n	80046c0 <__mdiff+0x34>
 8004782:	46e6      	mov	lr, ip
 8004784:	f854 1b04 	ldr.w	r1, [r4], #4
 8004788:	fa1f fc81 	uxth.w	ip, r1
 800478c:	44f4      	add	ip, lr
 800478e:	0c08      	lsrs	r0, r1, #16
 8004790:	4471      	add	r1, lr
 8004792:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004796:	b289      	uxth	r1, r1
 8004798:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800479c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80047a0:	f846 1b04 	str.w	r1, [r6], #4
 80047a4:	e7dc      	b.n	8004760 <__mdiff+0xd4>
 80047a6:	3f01      	subs	r7, #1
 80047a8:	e7e6      	b.n	8004778 <__mdiff+0xec>
 80047aa:	bf00      	nop
 80047ac:	080050f2 	.word	0x080050f2
 80047b0:	08005103 	.word	0x08005103

080047b4 <__d2b>:
 80047b4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80047b8:	2101      	movs	r1, #1
 80047ba:	4690      	mov	r8, r2
 80047bc:	4699      	mov	r9, r3
 80047be:	9e08      	ldr	r6, [sp, #32]
 80047c0:	f7ff fcd0 	bl	8004164 <_Balloc>
 80047c4:	4604      	mov	r4, r0
 80047c6:	b930      	cbnz	r0, 80047d6 <__d2b+0x22>
 80047c8:	4602      	mov	r2, r0
 80047ca:	f240 310f 	movw	r1, #783	@ 0x30f
 80047ce:	4b23      	ldr	r3, [pc, #140]	@ (800485c <__d2b+0xa8>)
 80047d0:	4823      	ldr	r0, [pc, #140]	@ (8004860 <__d2b+0xac>)
 80047d2:	f000 f90d 	bl	80049f0 <__assert_func>
 80047d6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80047da:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80047de:	b10d      	cbz	r5, 80047e4 <__d2b+0x30>
 80047e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047e4:	9301      	str	r3, [sp, #4]
 80047e6:	f1b8 0300 	subs.w	r3, r8, #0
 80047ea:	d024      	beq.n	8004836 <__d2b+0x82>
 80047ec:	4668      	mov	r0, sp
 80047ee:	9300      	str	r3, [sp, #0]
 80047f0:	f7ff fd7f 	bl	80042f2 <__lo0bits>
 80047f4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80047f8:	b1d8      	cbz	r0, 8004832 <__d2b+0x7e>
 80047fa:	f1c0 0320 	rsb	r3, r0, #32
 80047fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004802:	430b      	orrs	r3, r1
 8004804:	40c2      	lsrs	r2, r0
 8004806:	6163      	str	r3, [r4, #20]
 8004808:	9201      	str	r2, [sp, #4]
 800480a:	9b01      	ldr	r3, [sp, #4]
 800480c:	2b00      	cmp	r3, #0
 800480e:	bf0c      	ite	eq
 8004810:	2201      	moveq	r2, #1
 8004812:	2202      	movne	r2, #2
 8004814:	61a3      	str	r3, [r4, #24]
 8004816:	6122      	str	r2, [r4, #16]
 8004818:	b1ad      	cbz	r5, 8004846 <__d2b+0x92>
 800481a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800481e:	4405      	add	r5, r0
 8004820:	6035      	str	r5, [r6, #0]
 8004822:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004828:	6018      	str	r0, [r3, #0]
 800482a:	4620      	mov	r0, r4
 800482c:	b002      	add	sp, #8
 800482e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8004832:	6161      	str	r1, [r4, #20]
 8004834:	e7e9      	b.n	800480a <__d2b+0x56>
 8004836:	a801      	add	r0, sp, #4
 8004838:	f7ff fd5b 	bl	80042f2 <__lo0bits>
 800483c:	9b01      	ldr	r3, [sp, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	6163      	str	r3, [r4, #20]
 8004842:	3020      	adds	r0, #32
 8004844:	e7e7      	b.n	8004816 <__d2b+0x62>
 8004846:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800484a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800484e:	6030      	str	r0, [r6, #0]
 8004850:	6918      	ldr	r0, [r3, #16]
 8004852:	f7ff fd2f 	bl	80042b4 <__hi0bits>
 8004856:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800485a:	e7e4      	b.n	8004826 <__d2b+0x72>
 800485c:	080050f2 	.word	0x080050f2
 8004860:	08005103 	.word	0x08005103

08004864 <__sflush_r>:
 8004864:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800486a:	0716      	lsls	r6, r2, #28
 800486c:	4605      	mov	r5, r0
 800486e:	460c      	mov	r4, r1
 8004870:	d454      	bmi.n	800491c <__sflush_r+0xb8>
 8004872:	684b      	ldr	r3, [r1, #4]
 8004874:	2b00      	cmp	r3, #0
 8004876:	dc02      	bgt.n	800487e <__sflush_r+0x1a>
 8004878:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800487a:	2b00      	cmp	r3, #0
 800487c:	dd48      	ble.n	8004910 <__sflush_r+0xac>
 800487e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004880:	2e00      	cmp	r6, #0
 8004882:	d045      	beq.n	8004910 <__sflush_r+0xac>
 8004884:	2300      	movs	r3, #0
 8004886:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800488a:	682f      	ldr	r7, [r5, #0]
 800488c:	6a21      	ldr	r1, [r4, #32]
 800488e:	602b      	str	r3, [r5, #0]
 8004890:	d030      	beq.n	80048f4 <__sflush_r+0x90>
 8004892:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004894:	89a3      	ldrh	r3, [r4, #12]
 8004896:	0759      	lsls	r1, r3, #29
 8004898:	d505      	bpl.n	80048a6 <__sflush_r+0x42>
 800489a:	6863      	ldr	r3, [r4, #4]
 800489c:	1ad2      	subs	r2, r2, r3
 800489e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80048a0:	b10b      	cbz	r3, 80048a6 <__sflush_r+0x42>
 80048a2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80048a4:	1ad2      	subs	r2, r2, r3
 80048a6:	2300      	movs	r3, #0
 80048a8:	4628      	mov	r0, r5
 80048aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80048ac:	6a21      	ldr	r1, [r4, #32]
 80048ae:	47b0      	blx	r6
 80048b0:	1c43      	adds	r3, r0, #1
 80048b2:	89a3      	ldrh	r3, [r4, #12]
 80048b4:	d106      	bne.n	80048c4 <__sflush_r+0x60>
 80048b6:	6829      	ldr	r1, [r5, #0]
 80048b8:	291d      	cmp	r1, #29
 80048ba:	d82b      	bhi.n	8004914 <__sflush_r+0xb0>
 80048bc:	4a28      	ldr	r2, [pc, #160]	@ (8004960 <__sflush_r+0xfc>)
 80048be:	410a      	asrs	r2, r1
 80048c0:	07d6      	lsls	r6, r2, #31
 80048c2:	d427      	bmi.n	8004914 <__sflush_r+0xb0>
 80048c4:	2200      	movs	r2, #0
 80048c6:	6062      	str	r2, [r4, #4]
 80048c8:	6922      	ldr	r2, [r4, #16]
 80048ca:	04d9      	lsls	r1, r3, #19
 80048cc:	6022      	str	r2, [r4, #0]
 80048ce:	d504      	bpl.n	80048da <__sflush_r+0x76>
 80048d0:	1c42      	adds	r2, r0, #1
 80048d2:	d101      	bne.n	80048d8 <__sflush_r+0x74>
 80048d4:	682b      	ldr	r3, [r5, #0]
 80048d6:	b903      	cbnz	r3, 80048da <__sflush_r+0x76>
 80048d8:	6560      	str	r0, [r4, #84]	@ 0x54
 80048da:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80048dc:	602f      	str	r7, [r5, #0]
 80048de:	b1b9      	cbz	r1, 8004910 <__sflush_r+0xac>
 80048e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80048e4:	4299      	cmp	r1, r3
 80048e6:	d002      	beq.n	80048ee <__sflush_r+0x8a>
 80048e8:	4628      	mov	r0, r5
 80048ea:	f7ff fb3d 	bl	8003f68 <_free_r>
 80048ee:	2300      	movs	r3, #0
 80048f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80048f2:	e00d      	b.n	8004910 <__sflush_r+0xac>
 80048f4:	2301      	movs	r3, #1
 80048f6:	4628      	mov	r0, r5
 80048f8:	47b0      	blx	r6
 80048fa:	4602      	mov	r2, r0
 80048fc:	1c50      	adds	r0, r2, #1
 80048fe:	d1c9      	bne.n	8004894 <__sflush_r+0x30>
 8004900:	682b      	ldr	r3, [r5, #0]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d0c6      	beq.n	8004894 <__sflush_r+0x30>
 8004906:	2b1d      	cmp	r3, #29
 8004908:	d001      	beq.n	800490e <__sflush_r+0xaa>
 800490a:	2b16      	cmp	r3, #22
 800490c:	d11d      	bne.n	800494a <__sflush_r+0xe6>
 800490e:	602f      	str	r7, [r5, #0]
 8004910:	2000      	movs	r0, #0
 8004912:	e021      	b.n	8004958 <__sflush_r+0xf4>
 8004914:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004918:	b21b      	sxth	r3, r3
 800491a:	e01a      	b.n	8004952 <__sflush_r+0xee>
 800491c:	690f      	ldr	r7, [r1, #16]
 800491e:	2f00      	cmp	r7, #0
 8004920:	d0f6      	beq.n	8004910 <__sflush_r+0xac>
 8004922:	0793      	lsls	r3, r2, #30
 8004924:	bf18      	it	ne
 8004926:	2300      	movne	r3, #0
 8004928:	680e      	ldr	r6, [r1, #0]
 800492a:	bf08      	it	eq
 800492c:	694b      	ldreq	r3, [r1, #20]
 800492e:	1bf6      	subs	r6, r6, r7
 8004930:	600f      	str	r7, [r1, #0]
 8004932:	608b      	str	r3, [r1, #8]
 8004934:	2e00      	cmp	r6, #0
 8004936:	ddeb      	ble.n	8004910 <__sflush_r+0xac>
 8004938:	4633      	mov	r3, r6
 800493a:	463a      	mov	r2, r7
 800493c:	4628      	mov	r0, r5
 800493e:	6a21      	ldr	r1, [r4, #32]
 8004940:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004944:	47e0      	blx	ip
 8004946:	2800      	cmp	r0, #0
 8004948:	dc07      	bgt.n	800495a <__sflush_r+0xf6>
 800494a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800494e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004952:	f04f 30ff 	mov.w	r0, #4294967295
 8004956:	81a3      	strh	r3, [r4, #12]
 8004958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800495a:	4407      	add	r7, r0
 800495c:	1a36      	subs	r6, r6, r0
 800495e:	e7e9      	b.n	8004934 <__sflush_r+0xd0>
 8004960:	dfbffffe 	.word	0xdfbffffe

08004964 <_fflush_r>:
 8004964:	b538      	push	{r3, r4, r5, lr}
 8004966:	690b      	ldr	r3, [r1, #16]
 8004968:	4605      	mov	r5, r0
 800496a:	460c      	mov	r4, r1
 800496c:	b913      	cbnz	r3, 8004974 <_fflush_r+0x10>
 800496e:	2500      	movs	r5, #0
 8004970:	4628      	mov	r0, r5
 8004972:	bd38      	pop	{r3, r4, r5, pc}
 8004974:	b118      	cbz	r0, 800497e <_fflush_r+0x1a>
 8004976:	6a03      	ldr	r3, [r0, #32]
 8004978:	b90b      	cbnz	r3, 800497e <_fflush_r+0x1a>
 800497a:	f7fe fb9b 	bl	80030b4 <__sinit>
 800497e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d0f3      	beq.n	800496e <_fflush_r+0xa>
 8004986:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004988:	07d0      	lsls	r0, r2, #31
 800498a:	d404      	bmi.n	8004996 <_fflush_r+0x32>
 800498c:	0599      	lsls	r1, r3, #22
 800498e:	d402      	bmi.n	8004996 <_fflush_r+0x32>
 8004990:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004992:	f7fe fc86 	bl	80032a2 <__retarget_lock_acquire_recursive>
 8004996:	4628      	mov	r0, r5
 8004998:	4621      	mov	r1, r4
 800499a:	f7ff ff63 	bl	8004864 <__sflush_r>
 800499e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80049a0:	4605      	mov	r5, r0
 80049a2:	07da      	lsls	r2, r3, #31
 80049a4:	d4e4      	bmi.n	8004970 <_fflush_r+0xc>
 80049a6:	89a3      	ldrh	r3, [r4, #12]
 80049a8:	059b      	lsls	r3, r3, #22
 80049aa:	d4e1      	bmi.n	8004970 <_fflush_r+0xc>
 80049ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80049ae:	f7fe fc79 	bl	80032a4 <__retarget_lock_release_recursive>
 80049b2:	e7dd      	b.n	8004970 <_fflush_r+0xc>

080049b4 <_sbrk_r>:
 80049b4:	b538      	push	{r3, r4, r5, lr}
 80049b6:	2300      	movs	r3, #0
 80049b8:	4d05      	ldr	r5, [pc, #20]	@ (80049d0 <_sbrk_r+0x1c>)
 80049ba:	4604      	mov	r4, r0
 80049bc:	4608      	mov	r0, r1
 80049be:	602b      	str	r3, [r5, #0]
 80049c0:	f7fc fb4a 	bl	8001058 <_sbrk>
 80049c4:	1c43      	adds	r3, r0, #1
 80049c6:	d102      	bne.n	80049ce <_sbrk_r+0x1a>
 80049c8:	682b      	ldr	r3, [r5, #0]
 80049ca:	b103      	cbz	r3, 80049ce <_sbrk_r+0x1a>
 80049cc:	6023      	str	r3, [r4, #0]
 80049ce:	bd38      	pop	{r3, r4, r5, pc}
 80049d0:	200003ac 	.word	0x200003ac

080049d4 <memcpy>:
 80049d4:	440a      	add	r2, r1
 80049d6:	4291      	cmp	r1, r2
 80049d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80049dc:	d100      	bne.n	80049e0 <memcpy+0xc>
 80049de:	4770      	bx	lr
 80049e0:	b510      	push	{r4, lr}
 80049e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049e6:	4291      	cmp	r1, r2
 80049e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80049ec:	d1f9      	bne.n	80049e2 <memcpy+0xe>
 80049ee:	bd10      	pop	{r4, pc}

080049f0 <__assert_func>:
 80049f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80049f2:	4614      	mov	r4, r2
 80049f4:	461a      	mov	r2, r3
 80049f6:	4b09      	ldr	r3, [pc, #36]	@ (8004a1c <__assert_func+0x2c>)
 80049f8:	4605      	mov	r5, r0
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68d8      	ldr	r0, [r3, #12]
 80049fe:	b954      	cbnz	r4, 8004a16 <__assert_func+0x26>
 8004a00:	4b07      	ldr	r3, [pc, #28]	@ (8004a20 <__assert_func+0x30>)
 8004a02:	461c      	mov	r4, r3
 8004a04:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004a08:	9100      	str	r1, [sp, #0]
 8004a0a:	462b      	mov	r3, r5
 8004a0c:	4905      	ldr	r1, [pc, #20]	@ (8004a24 <__assert_func+0x34>)
 8004a0e:	f000 f841 	bl	8004a94 <fiprintf>
 8004a12:	f000 f851 	bl	8004ab8 <abort>
 8004a16:	4b04      	ldr	r3, [pc, #16]	@ (8004a28 <__assert_func+0x38>)
 8004a18:	e7f4      	b.n	8004a04 <__assert_func+0x14>
 8004a1a:	bf00      	nop
 8004a1c:	20000018 	.word	0x20000018
 8004a20:	0800529d 	.word	0x0800529d
 8004a24:	0800526f 	.word	0x0800526f
 8004a28:	08005262 	.word	0x08005262

08004a2c <_calloc_r>:
 8004a2c:	b570      	push	{r4, r5, r6, lr}
 8004a2e:	fba1 5402 	umull	r5, r4, r1, r2
 8004a32:	b93c      	cbnz	r4, 8004a44 <_calloc_r+0x18>
 8004a34:	4629      	mov	r1, r5
 8004a36:	f7ff fb09 	bl	800404c <_malloc_r>
 8004a3a:	4606      	mov	r6, r0
 8004a3c:	b928      	cbnz	r0, 8004a4a <_calloc_r+0x1e>
 8004a3e:	2600      	movs	r6, #0
 8004a40:	4630      	mov	r0, r6
 8004a42:	bd70      	pop	{r4, r5, r6, pc}
 8004a44:	220c      	movs	r2, #12
 8004a46:	6002      	str	r2, [r0, #0]
 8004a48:	e7f9      	b.n	8004a3e <_calloc_r+0x12>
 8004a4a:	462a      	mov	r2, r5
 8004a4c:	4621      	mov	r1, r4
 8004a4e:	f7fe fbaa 	bl	80031a6 <memset>
 8004a52:	e7f5      	b.n	8004a40 <_calloc_r+0x14>

08004a54 <__ascii_mbtowc>:
 8004a54:	b082      	sub	sp, #8
 8004a56:	b901      	cbnz	r1, 8004a5a <__ascii_mbtowc+0x6>
 8004a58:	a901      	add	r1, sp, #4
 8004a5a:	b142      	cbz	r2, 8004a6e <__ascii_mbtowc+0x1a>
 8004a5c:	b14b      	cbz	r3, 8004a72 <__ascii_mbtowc+0x1e>
 8004a5e:	7813      	ldrb	r3, [r2, #0]
 8004a60:	600b      	str	r3, [r1, #0]
 8004a62:	7812      	ldrb	r2, [r2, #0]
 8004a64:	1e10      	subs	r0, r2, #0
 8004a66:	bf18      	it	ne
 8004a68:	2001      	movne	r0, #1
 8004a6a:	b002      	add	sp, #8
 8004a6c:	4770      	bx	lr
 8004a6e:	4610      	mov	r0, r2
 8004a70:	e7fb      	b.n	8004a6a <__ascii_mbtowc+0x16>
 8004a72:	f06f 0001 	mvn.w	r0, #1
 8004a76:	e7f8      	b.n	8004a6a <__ascii_mbtowc+0x16>

08004a78 <__ascii_wctomb>:
 8004a78:	4603      	mov	r3, r0
 8004a7a:	4608      	mov	r0, r1
 8004a7c:	b141      	cbz	r1, 8004a90 <__ascii_wctomb+0x18>
 8004a7e:	2aff      	cmp	r2, #255	@ 0xff
 8004a80:	d904      	bls.n	8004a8c <__ascii_wctomb+0x14>
 8004a82:	228a      	movs	r2, #138	@ 0x8a
 8004a84:	f04f 30ff 	mov.w	r0, #4294967295
 8004a88:	601a      	str	r2, [r3, #0]
 8004a8a:	4770      	bx	lr
 8004a8c:	2001      	movs	r0, #1
 8004a8e:	700a      	strb	r2, [r1, #0]
 8004a90:	4770      	bx	lr
	...

08004a94 <fiprintf>:
 8004a94:	b40e      	push	{r1, r2, r3}
 8004a96:	b503      	push	{r0, r1, lr}
 8004a98:	4601      	mov	r1, r0
 8004a9a:	ab03      	add	r3, sp, #12
 8004a9c:	4805      	ldr	r0, [pc, #20]	@ (8004ab4 <fiprintf+0x20>)
 8004a9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004aa2:	6800      	ldr	r0, [r0, #0]
 8004aa4:	9301      	str	r3, [sp, #4]
 8004aa6:	f000 f835 	bl	8004b14 <_vfiprintf_r>
 8004aaa:	b002      	add	sp, #8
 8004aac:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ab0:	b003      	add	sp, #12
 8004ab2:	4770      	bx	lr
 8004ab4:	20000018 	.word	0x20000018

08004ab8 <abort>:
 8004ab8:	2006      	movs	r0, #6
 8004aba:	b508      	push	{r3, lr}
 8004abc:	f000 f9fe 	bl	8004ebc <raise>
 8004ac0:	2001      	movs	r0, #1
 8004ac2:	f7fc fa54 	bl	8000f6e <_exit>

08004ac6 <__sfputc_r>:
 8004ac6:	6893      	ldr	r3, [r2, #8]
 8004ac8:	b410      	push	{r4}
 8004aca:	3b01      	subs	r3, #1
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	6093      	str	r3, [r2, #8]
 8004ad0:	da07      	bge.n	8004ae2 <__sfputc_r+0x1c>
 8004ad2:	6994      	ldr	r4, [r2, #24]
 8004ad4:	42a3      	cmp	r3, r4
 8004ad6:	db01      	blt.n	8004adc <__sfputc_r+0x16>
 8004ad8:	290a      	cmp	r1, #10
 8004ada:	d102      	bne.n	8004ae2 <__sfputc_r+0x1c>
 8004adc:	bc10      	pop	{r4}
 8004ade:	f000 b931 	b.w	8004d44 <__swbuf_r>
 8004ae2:	6813      	ldr	r3, [r2, #0]
 8004ae4:	1c58      	adds	r0, r3, #1
 8004ae6:	6010      	str	r0, [r2, #0]
 8004ae8:	7019      	strb	r1, [r3, #0]
 8004aea:	4608      	mov	r0, r1
 8004aec:	bc10      	pop	{r4}
 8004aee:	4770      	bx	lr

08004af0 <__sfputs_r>:
 8004af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004af2:	4606      	mov	r6, r0
 8004af4:	460f      	mov	r7, r1
 8004af6:	4614      	mov	r4, r2
 8004af8:	18d5      	adds	r5, r2, r3
 8004afa:	42ac      	cmp	r4, r5
 8004afc:	d101      	bne.n	8004b02 <__sfputs_r+0x12>
 8004afe:	2000      	movs	r0, #0
 8004b00:	e007      	b.n	8004b12 <__sfputs_r+0x22>
 8004b02:	463a      	mov	r2, r7
 8004b04:	4630      	mov	r0, r6
 8004b06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b0a:	f7ff ffdc 	bl	8004ac6 <__sfputc_r>
 8004b0e:	1c43      	adds	r3, r0, #1
 8004b10:	d1f3      	bne.n	8004afa <__sfputs_r+0xa>
 8004b12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004b14 <_vfiprintf_r>:
 8004b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b18:	460d      	mov	r5, r1
 8004b1a:	4614      	mov	r4, r2
 8004b1c:	4698      	mov	r8, r3
 8004b1e:	4606      	mov	r6, r0
 8004b20:	b09d      	sub	sp, #116	@ 0x74
 8004b22:	b118      	cbz	r0, 8004b2c <_vfiprintf_r+0x18>
 8004b24:	6a03      	ldr	r3, [r0, #32]
 8004b26:	b90b      	cbnz	r3, 8004b2c <_vfiprintf_r+0x18>
 8004b28:	f7fe fac4 	bl	80030b4 <__sinit>
 8004b2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004b2e:	07d9      	lsls	r1, r3, #31
 8004b30:	d405      	bmi.n	8004b3e <_vfiprintf_r+0x2a>
 8004b32:	89ab      	ldrh	r3, [r5, #12]
 8004b34:	059a      	lsls	r2, r3, #22
 8004b36:	d402      	bmi.n	8004b3e <_vfiprintf_r+0x2a>
 8004b38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004b3a:	f7fe fbb2 	bl	80032a2 <__retarget_lock_acquire_recursive>
 8004b3e:	89ab      	ldrh	r3, [r5, #12]
 8004b40:	071b      	lsls	r3, r3, #28
 8004b42:	d501      	bpl.n	8004b48 <_vfiprintf_r+0x34>
 8004b44:	692b      	ldr	r3, [r5, #16]
 8004b46:	b99b      	cbnz	r3, 8004b70 <_vfiprintf_r+0x5c>
 8004b48:	4629      	mov	r1, r5
 8004b4a:	4630      	mov	r0, r6
 8004b4c:	f000 f938 	bl	8004dc0 <__swsetup_r>
 8004b50:	b170      	cbz	r0, 8004b70 <_vfiprintf_r+0x5c>
 8004b52:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004b54:	07dc      	lsls	r4, r3, #31
 8004b56:	d504      	bpl.n	8004b62 <_vfiprintf_r+0x4e>
 8004b58:	f04f 30ff 	mov.w	r0, #4294967295
 8004b5c:	b01d      	add	sp, #116	@ 0x74
 8004b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b62:	89ab      	ldrh	r3, [r5, #12]
 8004b64:	0598      	lsls	r0, r3, #22
 8004b66:	d4f7      	bmi.n	8004b58 <_vfiprintf_r+0x44>
 8004b68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004b6a:	f7fe fb9b 	bl	80032a4 <__retarget_lock_release_recursive>
 8004b6e:	e7f3      	b.n	8004b58 <_vfiprintf_r+0x44>
 8004b70:	2300      	movs	r3, #0
 8004b72:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b74:	2320      	movs	r3, #32
 8004b76:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004b7a:	2330      	movs	r3, #48	@ 0x30
 8004b7c:	f04f 0901 	mov.w	r9, #1
 8004b80:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b84:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004d30 <_vfiprintf_r+0x21c>
 8004b88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004b8c:	4623      	mov	r3, r4
 8004b8e:	469a      	mov	sl, r3
 8004b90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b94:	b10a      	cbz	r2, 8004b9a <_vfiprintf_r+0x86>
 8004b96:	2a25      	cmp	r2, #37	@ 0x25
 8004b98:	d1f9      	bne.n	8004b8e <_vfiprintf_r+0x7a>
 8004b9a:	ebba 0b04 	subs.w	fp, sl, r4
 8004b9e:	d00b      	beq.n	8004bb8 <_vfiprintf_r+0xa4>
 8004ba0:	465b      	mov	r3, fp
 8004ba2:	4622      	mov	r2, r4
 8004ba4:	4629      	mov	r1, r5
 8004ba6:	4630      	mov	r0, r6
 8004ba8:	f7ff ffa2 	bl	8004af0 <__sfputs_r>
 8004bac:	3001      	adds	r0, #1
 8004bae:	f000 80a7 	beq.w	8004d00 <_vfiprintf_r+0x1ec>
 8004bb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004bb4:	445a      	add	r2, fp
 8004bb6:	9209      	str	r2, [sp, #36]	@ 0x24
 8004bb8:	f89a 3000 	ldrb.w	r3, [sl]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	f000 809f 	beq.w	8004d00 <_vfiprintf_r+0x1ec>
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8004bc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004bcc:	f10a 0a01 	add.w	sl, sl, #1
 8004bd0:	9304      	str	r3, [sp, #16]
 8004bd2:	9307      	str	r3, [sp, #28]
 8004bd4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004bd8:	931a      	str	r3, [sp, #104]	@ 0x68
 8004bda:	4654      	mov	r4, sl
 8004bdc:	2205      	movs	r2, #5
 8004bde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004be2:	4853      	ldr	r0, [pc, #332]	@ (8004d30 <_vfiprintf_r+0x21c>)
 8004be4:	f7fe fb5f 	bl	80032a6 <memchr>
 8004be8:	9a04      	ldr	r2, [sp, #16]
 8004bea:	b9d8      	cbnz	r0, 8004c24 <_vfiprintf_r+0x110>
 8004bec:	06d1      	lsls	r1, r2, #27
 8004bee:	bf44      	itt	mi
 8004bf0:	2320      	movmi	r3, #32
 8004bf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004bf6:	0713      	lsls	r3, r2, #28
 8004bf8:	bf44      	itt	mi
 8004bfa:	232b      	movmi	r3, #43	@ 0x2b
 8004bfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c00:	f89a 3000 	ldrb.w	r3, [sl]
 8004c04:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c06:	d015      	beq.n	8004c34 <_vfiprintf_r+0x120>
 8004c08:	4654      	mov	r4, sl
 8004c0a:	2000      	movs	r0, #0
 8004c0c:	f04f 0c0a 	mov.w	ip, #10
 8004c10:	9a07      	ldr	r2, [sp, #28]
 8004c12:	4621      	mov	r1, r4
 8004c14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c18:	3b30      	subs	r3, #48	@ 0x30
 8004c1a:	2b09      	cmp	r3, #9
 8004c1c:	d94b      	bls.n	8004cb6 <_vfiprintf_r+0x1a2>
 8004c1e:	b1b0      	cbz	r0, 8004c4e <_vfiprintf_r+0x13a>
 8004c20:	9207      	str	r2, [sp, #28]
 8004c22:	e014      	b.n	8004c4e <_vfiprintf_r+0x13a>
 8004c24:	eba0 0308 	sub.w	r3, r0, r8
 8004c28:	fa09 f303 	lsl.w	r3, r9, r3
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	46a2      	mov	sl, r4
 8004c30:	9304      	str	r3, [sp, #16]
 8004c32:	e7d2      	b.n	8004bda <_vfiprintf_r+0xc6>
 8004c34:	9b03      	ldr	r3, [sp, #12]
 8004c36:	1d19      	adds	r1, r3, #4
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	9103      	str	r1, [sp, #12]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	bfbb      	ittet	lt
 8004c40:	425b      	neglt	r3, r3
 8004c42:	f042 0202 	orrlt.w	r2, r2, #2
 8004c46:	9307      	strge	r3, [sp, #28]
 8004c48:	9307      	strlt	r3, [sp, #28]
 8004c4a:	bfb8      	it	lt
 8004c4c:	9204      	strlt	r2, [sp, #16]
 8004c4e:	7823      	ldrb	r3, [r4, #0]
 8004c50:	2b2e      	cmp	r3, #46	@ 0x2e
 8004c52:	d10a      	bne.n	8004c6a <_vfiprintf_r+0x156>
 8004c54:	7863      	ldrb	r3, [r4, #1]
 8004c56:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c58:	d132      	bne.n	8004cc0 <_vfiprintf_r+0x1ac>
 8004c5a:	9b03      	ldr	r3, [sp, #12]
 8004c5c:	3402      	adds	r4, #2
 8004c5e:	1d1a      	adds	r2, r3, #4
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	9203      	str	r2, [sp, #12]
 8004c64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004c68:	9305      	str	r3, [sp, #20]
 8004c6a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004d34 <_vfiprintf_r+0x220>
 8004c6e:	2203      	movs	r2, #3
 8004c70:	4650      	mov	r0, sl
 8004c72:	7821      	ldrb	r1, [r4, #0]
 8004c74:	f7fe fb17 	bl	80032a6 <memchr>
 8004c78:	b138      	cbz	r0, 8004c8a <_vfiprintf_r+0x176>
 8004c7a:	2240      	movs	r2, #64	@ 0x40
 8004c7c:	9b04      	ldr	r3, [sp, #16]
 8004c7e:	eba0 000a 	sub.w	r0, r0, sl
 8004c82:	4082      	lsls	r2, r0
 8004c84:	4313      	orrs	r3, r2
 8004c86:	3401      	adds	r4, #1
 8004c88:	9304      	str	r3, [sp, #16]
 8004c8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c8e:	2206      	movs	r2, #6
 8004c90:	4829      	ldr	r0, [pc, #164]	@ (8004d38 <_vfiprintf_r+0x224>)
 8004c92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004c96:	f7fe fb06 	bl	80032a6 <memchr>
 8004c9a:	2800      	cmp	r0, #0
 8004c9c:	d03f      	beq.n	8004d1e <_vfiprintf_r+0x20a>
 8004c9e:	4b27      	ldr	r3, [pc, #156]	@ (8004d3c <_vfiprintf_r+0x228>)
 8004ca0:	bb1b      	cbnz	r3, 8004cea <_vfiprintf_r+0x1d6>
 8004ca2:	9b03      	ldr	r3, [sp, #12]
 8004ca4:	3307      	adds	r3, #7
 8004ca6:	f023 0307 	bic.w	r3, r3, #7
 8004caa:	3308      	adds	r3, #8
 8004cac:	9303      	str	r3, [sp, #12]
 8004cae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cb0:	443b      	add	r3, r7
 8004cb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cb4:	e76a      	b.n	8004b8c <_vfiprintf_r+0x78>
 8004cb6:	460c      	mov	r4, r1
 8004cb8:	2001      	movs	r0, #1
 8004cba:	fb0c 3202 	mla	r2, ip, r2, r3
 8004cbe:	e7a8      	b.n	8004c12 <_vfiprintf_r+0xfe>
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	f04f 0c0a 	mov.w	ip, #10
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	3401      	adds	r4, #1
 8004cca:	9305      	str	r3, [sp, #20]
 8004ccc:	4620      	mov	r0, r4
 8004cce:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cd2:	3a30      	subs	r2, #48	@ 0x30
 8004cd4:	2a09      	cmp	r2, #9
 8004cd6:	d903      	bls.n	8004ce0 <_vfiprintf_r+0x1cc>
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d0c6      	beq.n	8004c6a <_vfiprintf_r+0x156>
 8004cdc:	9105      	str	r1, [sp, #20]
 8004cde:	e7c4      	b.n	8004c6a <_vfiprintf_r+0x156>
 8004ce0:	4604      	mov	r4, r0
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ce8:	e7f0      	b.n	8004ccc <_vfiprintf_r+0x1b8>
 8004cea:	ab03      	add	r3, sp, #12
 8004cec:	9300      	str	r3, [sp, #0]
 8004cee:	462a      	mov	r2, r5
 8004cf0:	4630      	mov	r0, r6
 8004cf2:	4b13      	ldr	r3, [pc, #76]	@ (8004d40 <_vfiprintf_r+0x22c>)
 8004cf4:	a904      	add	r1, sp, #16
 8004cf6:	f7fd fd93 	bl	8002820 <_printf_float>
 8004cfa:	4607      	mov	r7, r0
 8004cfc:	1c78      	adds	r0, r7, #1
 8004cfe:	d1d6      	bne.n	8004cae <_vfiprintf_r+0x19a>
 8004d00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d02:	07d9      	lsls	r1, r3, #31
 8004d04:	d405      	bmi.n	8004d12 <_vfiprintf_r+0x1fe>
 8004d06:	89ab      	ldrh	r3, [r5, #12]
 8004d08:	059a      	lsls	r2, r3, #22
 8004d0a:	d402      	bmi.n	8004d12 <_vfiprintf_r+0x1fe>
 8004d0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004d0e:	f7fe fac9 	bl	80032a4 <__retarget_lock_release_recursive>
 8004d12:	89ab      	ldrh	r3, [r5, #12]
 8004d14:	065b      	lsls	r3, r3, #25
 8004d16:	f53f af1f 	bmi.w	8004b58 <_vfiprintf_r+0x44>
 8004d1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d1c:	e71e      	b.n	8004b5c <_vfiprintf_r+0x48>
 8004d1e:	ab03      	add	r3, sp, #12
 8004d20:	9300      	str	r3, [sp, #0]
 8004d22:	462a      	mov	r2, r5
 8004d24:	4630      	mov	r0, r6
 8004d26:	4b06      	ldr	r3, [pc, #24]	@ (8004d40 <_vfiprintf_r+0x22c>)
 8004d28:	a904      	add	r1, sp, #16
 8004d2a:	f7fe f817 	bl	8002d5c <_printf_i>
 8004d2e:	e7e4      	b.n	8004cfa <_vfiprintf_r+0x1e6>
 8004d30:	0800539f 	.word	0x0800539f
 8004d34:	080053a5 	.word	0x080053a5
 8004d38:	080053a9 	.word	0x080053a9
 8004d3c:	08002821 	.word	0x08002821
 8004d40:	08004af1 	.word	0x08004af1

08004d44 <__swbuf_r>:
 8004d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d46:	460e      	mov	r6, r1
 8004d48:	4614      	mov	r4, r2
 8004d4a:	4605      	mov	r5, r0
 8004d4c:	b118      	cbz	r0, 8004d56 <__swbuf_r+0x12>
 8004d4e:	6a03      	ldr	r3, [r0, #32]
 8004d50:	b90b      	cbnz	r3, 8004d56 <__swbuf_r+0x12>
 8004d52:	f7fe f9af 	bl	80030b4 <__sinit>
 8004d56:	69a3      	ldr	r3, [r4, #24]
 8004d58:	60a3      	str	r3, [r4, #8]
 8004d5a:	89a3      	ldrh	r3, [r4, #12]
 8004d5c:	071a      	lsls	r2, r3, #28
 8004d5e:	d501      	bpl.n	8004d64 <__swbuf_r+0x20>
 8004d60:	6923      	ldr	r3, [r4, #16]
 8004d62:	b943      	cbnz	r3, 8004d76 <__swbuf_r+0x32>
 8004d64:	4621      	mov	r1, r4
 8004d66:	4628      	mov	r0, r5
 8004d68:	f000 f82a 	bl	8004dc0 <__swsetup_r>
 8004d6c:	b118      	cbz	r0, 8004d76 <__swbuf_r+0x32>
 8004d6e:	f04f 37ff 	mov.w	r7, #4294967295
 8004d72:	4638      	mov	r0, r7
 8004d74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d76:	6823      	ldr	r3, [r4, #0]
 8004d78:	6922      	ldr	r2, [r4, #16]
 8004d7a:	b2f6      	uxtb	r6, r6
 8004d7c:	1a98      	subs	r0, r3, r2
 8004d7e:	6963      	ldr	r3, [r4, #20]
 8004d80:	4637      	mov	r7, r6
 8004d82:	4283      	cmp	r3, r0
 8004d84:	dc05      	bgt.n	8004d92 <__swbuf_r+0x4e>
 8004d86:	4621      	mov	r1, r4
 8004d88:	4628      	mov	r0, r5
 8004d8a:	f7ff fdeb 	bl	8004964 <_fflush_r>
 8004d8e:	2800      	cmp	r0, #0
 8004d90:	d1ed      	bne.n	8004d6e <__swbuf_r+0x2a>
 8004d92:	68a3      	ldr	r3, [r4, #8]
 8004d94:	3b01      	subs	r3, #1
 8004d96:	60a3      	str	r3, [r4, #8]
 8004d98:	6823      	ldr	r3, [r4, #0]
 8004d9a:	1c5a      	adds	r2, r3, #1
 8004d9c:	6022      	str	r2, [r4, #0]
 8004d9e:	701e      	strb	r6, [r3, #0]
 8004da0:	6962      	ldr	r2, [r4, #20]
 8004da2:	1c43      	adds	r3, r0, #1
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d004      	beq.n	8004db2 <__swbuf_r+0x6e>
 8004da8:	89a3      	ldrh	r3, [r4, #12]
 8004daa:	07db      	lsls	r3, r3, #31
 8004dac:	d5e1      	bpl.n	8004d72 <__swbuf_r+0x2e>
 8004dae:	2e0a      	cmp	r6, #10
 8004db0:	d1df      	bne.n	8004d72 <__swbuf_r+0x2e>
 8004db2:	4621      	mov	r1, r4
 8004db4:	4628      	mov	r0, r5
 8004db6:	f7ff fdd5 	bl	8004964 <_fflush_r>
 8004dba:	2800      	cmp	r0, #0
 8004dbc:	d0d9      	beq.n	8004d72 <__swbuf_r+0x2e>
 8004dbe:	e7d6      	b.n	8004d6e <__swbuf_r+0x2a>

08004dc0 <__swsetup_r>:
 8004dc0:	b538      	push	{r3, r4, r5, lr}
 8004dc2:	4b29      	ldr	r3, [pc, #164]	@ (8004e68 <__swsetup_r+0xa8>)
 8004dc4:	4605      	mov	r5, r0
 8004dc6:	6818      	ldr	r0, [r3, #0]
 8004dc8:	460c      	mov	r4, r1
 8004dca:	b118      	cbz	r0, 8004dd4 <__swsetup_r+0x14>
 8004dcc:	6a03      	ldr	r3, [r0, #32]
 8004dce:	b90b      	cbnz	r3, 8004dd4 <__swsetup_r+0x14>
 8004dd0:	f7fe f970 	bl	80030b4 <__sinit>
 8004dd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dd8:	0719      	lsls	r1, r3, #28
 8004dda:	d422      	bmi.n	8004e22 <__swsetup_r+0x62>
 8004ddc:	06da      	lsls	r2, r3, #27
 8004dde:	d407      	bmi.n	8004df0 <__swsetup_r+0x30>
 8004de0:	2209      	movs	r2, #9
 8004de2:	602a      	str	r2, [r5, #0]
 8004de4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004de8:	f04f 30ff 	mov.w	r0, #4294967295
 8004dec:	81a3      	strh	r3, [r4, #12]
 8004dee:	e033      	b.n	8004e58 <__swsetup_r+0x98>
 8004df0:	0758      	lsls	r0, r3, #29
 8004df2:	d512      	bpl.n	8004e1a <__swsetup_r+0x5a>
 8004df4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004df6:	b141      	cbz	r1, 8004e0a <__swsetup_r+0x4a>
 8004df8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004dfc:	4299      	cmp	r1, r3
 8004dfe:	d002      	beq.n	8004e06 <__swsetup_r+0x46>
 8004e00:	4628      	mov	r0, r5
 8004e02:	f7ff f8b1 	bl	8003f68 <_free_r>
 8004e06:	2300      	movs	r3, #0
 8004e08:	6363      	str	r3, [r4, #52]	@ 0x34
 8004e0a:	89a3      	ldrh	r3, [r4, #12]
 8004e0c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004e10:	81a3      	strh	r3, [r4, #12]
 8004e12:	2300      	movs	r3, #0
 8004e14:	6063      	str	r3, [r4, #4]
 8004e16:	6923      	ldr	r3, [r4, #16]
 8004e18:	6023      	str	r3, [r4, #0]
 8004e1a:	89a3      	ldrh	r3, [r4, #12]
 8004e1c:	f043 0308 	orr.w	r3, r3, #8
 8004e20:	81a3      	strh	r3, [r4, #12]
 8004e22:	6923      	ldr	r3, [r4, #16]
 8004e24:	b94b      	cbnz	r3, 8004e3a <__swsetup_r+0x7a>
 8004e26:	89a3      	ldrh	r3, [r4, #12]
 8004e28:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004e2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e30:	d003      	beq.n	8004e3a <__swsetup_r+0x7a>
 8004e32:	4621      	mov	r1, r4
 8004e34:	4628      	mov	r0, r5
 8004e36:	f000 f882 	bl	8004f3e <__smakebuf_r>
 8004e3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e3e:	f013 0201 	ands.w	r2, r3, #1
 8004e42:	d00a      	beq.n	8004e5a <__swsetup_r+0x9a>
 8004e44:	2200      	movs	r2, #0
 8004e46:	60a2      	str	r2, [r4, #8]
 8004e48:	6962      	ldr	r2, [r4, #20]
 8004e4a:	4252      	negs	r2, r2
 8004e4c:	61a2      	str	r2, [r4, #24]
 8004e4e:	6922      	ldr	r2, [r4, #16]
 8004e50:	b942      	cbnz	r2, 8004e64 <__swsetup_r+0xa4>
 8004e52:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004e56:	d1c5      	bne.n	8004de4 <__swsetup_r+0x24>
 8004e58:	bd38      	pop	{r3, r4, r5, pc}
 8004e5a:	0799      	lsls	r1, r3, #30
 8004e5c:	bf58      	it	pl
 8004e5e:	6962      	ldrpl	r2, [r4, #20]
 8004e60:	60a2      	str	r2, [r4, #8]
 8004e62:	e7f4      	b.n	8004e4e <__swsetup_r+0x8e>
 8004e64:	2000      	movs	r0, #0
 8004e66:	e7f7      	b.n	8004e58 <__swsetup_r+0x98>
 8004e68:	20000018 	.word	0x20000018

08004e6c <_raise_r>:
 8004e6c:	291f      	cmp	r1, #31
 8004e6e:	b538      	push	{r3, r4, r5, lr}
 8004e70:	4605      	mov	r5, r0
 8004e72:	460c      	mov	r4, r1
 8004e74:	d904      	bls.n	8004e80 <_raise_r+0x14>
 8004e76:	2316      	movs	r3, #22
 8004e78:	6003      	str	r3, [r0, #0]
 8004e7a:	f04f 30ff 	mov.w	r0, #4294967295
 8004e7e:	bd38      	pop	{r3, r4, r5, pc}
 8004e80:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004e82:	b112      	cbz	r2, 8004e8a <_raise_r+0x1e>
 8004e84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004e88:	b94b      	cbnz	r3, 8004e9e <_raise_r+0x32>
 8004e8a:	4628      	mov	r0, r5
 8004e8c:	f000 f830 	bl	8004ef0 <_getpid_r>
 8004e90:	4622      	mov	r2, r4
 8004e92:	4601      	mov	r1, r0
 8004e94:	4628      	mov	r0, r5
 8004e96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e9a:	f000 b817 	b.w	8004ecc <_kill_r>
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d00a      	beq.n	8004eb8 <_raise_r+0x4c>
 8004ea2:	1c59      	adds	r1, r3, #1
 8004ea4:	d103      	bne.n	8004eae <_raise_r+0x42>
 8004ea6:	2316      	movs	r3, #22
 8004ea8:	6003      	str	r3, [r0, #0]
 8004eaa:	2001      	movs	r0, #1
 8004eac:	e7e7      	b.n	8004e7e <_raise_r+0x12>
 8004eae:	2100      	movs	r1, #0
 8004eb0:	4620      	mov	r0, r4
 8004eb2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004eb6:	4798      	blx	r3
 8004eb8:	2000      	movs	r0, #0
 8004eba:	e7e0      	b.n	8004e7e <_raise_r+0x12>

08004ebc <raise>:
 8004ebc:	4b02      	ldr	r3, [pc, #8]	@ (8004ec8 <raise+0xc>)
 8004ebe:	4601      	mov	r1, r0
 8004ec0:	6818      	ldr	r0, [r3, #0]
 8004ec2:	f7ff bfd3 	b.w	8004e6c <_raise_r>
 8004ec6:	bf00      	nop
 8004ec8:	20000018 	.word	0x20000018

08004ecc <_kill_r>:
 8004ecc:	b538      	push	{r3, r4, r5, lr}
 8004ece:	2300      	movs	r3, #0
 8004ed0:	4d06      	ldr	r5, [pc, #24]	@ (8004eec <_kill_r+0x20>)
 8004ed2:	4604      	mov	r4, r0
 8004ed4:	4608      	mov	r0, r1
 8004ed6:	4611      	mov	r1, r2
 8004ed8:	602b      	str	r3, [r5, #0]
 8004eda:	f7fc f838 	bl	8000f4e <_kill>
 8004ede:	1c43      	adds	r3, r0, #1
 8004ee0:	d102      	bne.n	8004ee8 <_kill_r+0x1c>
 8004ee2:	682b      	ldr	r3, [r5, #0]
 8004ee4:	b103      	cbz	r3, 8004ee8 <_kill_r+0x1c>
 8004ee6:	6023      	str	r3, [r4, #0]
 8004ee8:	bd38      	pop	{r3, r4, r5, pc}
 8004eea:	bf00      	nop
 8004eec:	200003ac 	.word	0x200003ac

08004ef0 <_getpid_r>:
 8004ef0:	f7fc b826 	b.w	8000f40 <_getpid>

08004ef4 <__swhatbuf_r>:
 8004ef4:	b570      	push	{r4, r5, r6, lr}
 8004ef6:	460c      	mov	r4, r1
 8004ef8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004efc:	4615      	mov	r5, r2
 8004efe:	2900      	cmp	r1, #0
 8004f00:	461e      	mov	r6, r3
 8004f02:	b096      	sub	sp, #88	@ 0x58
 8004f04:	da0c      	bge.n	8004f20 <__swhatbuf_r+0x2c>
 8004f06:	89a3      	ldrh	r3, [r4, #12]
 8004f08:	2100      	movs	r1, #0
 8004f0a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004f0e:	bf14      	ite	ne
 8004f10:	2340      	movne	r3, #64	@ 0x40
 8004f12:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004f16:	2000      	movs	r0, #0
 8004f18:	6031      	str	r1, [r6, #0]
 8004f1a:	602b      	str	r3, [r5, #0]
 8004f1c:	b016      	add	sp, #88	@ 0x58
 8004f1e:	bd70      	pop	{r4, r5, r6, pc}
 8004f20:	466a      	mov	r2, sp
 8004f22:	f000 f849 	bl	8004fb8 <_fstat_r>
 8004f26:	2800      	cmp	r0, #0
 8004f28:	dbed      	blt.n	8004f06 <__swhatbuf_r+0x12>
 8004f2a:	9901      	ldr	r1, [sp, #4]
 8004f2c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004f30:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004f34:	4259      	negs	r1, r3
 8004f36:	4159      	adcs	r1, r3
 8004f38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f3c:	e7eb      	b.n	8004f16 <__swhatbuf_r+0x22>

08004f3e <__smakebuf_r>:
 8004f3e:	898b      	ldrh	r3, [r1, #12]
 8004f40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f42:	079d      	lsls	r5, r3, #30
 8004f44:	4606      	mov	r6, r0
 8004f46:	460c      	mov	r4, r1
 8004f48:	d507      	bpl.n	8004f5a <__smakebuf_r+0x1c>
 8004f4a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004f4e:	6023      	str	r3, [r4, #0]
 8004f50:	6123      	str	r3, [r4, #16]
 8004f52:	2301      	movs	r3, #1
 8004f54:	6163      	str	r3, [r4, #20]
 8004f56:	b003      	add	sp, #12
 8004f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f5a:	466a      	mov	r2, sp
 8004f5c:	ab01      	add	r3, sp, #4
 8004f5e:	f7ff ffc9 	bl	8004ef4 <__swhatbuf_r>
 8004f62:	9f00      	ldr	r7, [sp, #0]
 8004f64:	4605      	mov	r5, r0
 8004f66:	4639      	mov	r1, r7
 8004f68:	4630      	mov	r0, r6
 8004f6a:	f7ff f86f 	bl	800404c <_malloc_r>
 8004f6e:	b948      	cbnz	r0, 8004f84 <__smakebuf_r+0x46>
 8004f70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f74:	059a      	lsls	r2, r3, #22
 8004f76:	d4ee      	bmi.n	8004f56 <__smakebuf_r+0x18>
 8004f78:	f023 0303 	bic.w	r3, r3, #3
 8004f7c:	f043 0302 	orr.w	r3, r3, #2
 8004f80:	81a3      	strh	r3, [r4, #12]
 8004f82:	e7e2      	b.n	8004f4a <__smakebuf_r+0xc>
 8004f84:	89a3      	ldrh	r3, [r4, #12]
 8004f86:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004f8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f8e:	81a3      	strh	r3, [r4, #12]
 8004f90:	9b01      	ldr	r3, [sp, #4]
 8004f92:	6020      	str	r0, [r4, #0]
 8004f94:	b15b      	cbz	r3, 8004fae <__smakebuf_r+0x70>
 8004f96:	4630      	mov	r0, r6
 8004f98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f9c:	f000 f81e 	bl	8004fdc <_isatty_r>
 8004fa0:	b128      	cbz	r0, 8004fae <__smakebuf_r+0x70>
 8004fa2:	89a3      	ldrh	r3, [r4, #12]
 8004fa4:	f023 0303 	bic.w	r3, r3, #3
 8004fa8:	f043 0301 	orr.w	r3, r3, #1
 8004fac:	81a3      	strh	r3, [r4, #12]
 8004fae:	89a3      	ldrh	r3, [r4, #12]
 8004fb0:	431d      	orrs	r5, r3
 8004fb2:	81a5      	strh	r5, [r4, #12]
 8004fb4:	e7cf      	b.n	8004f56 <__smakebuf_r+0x18>
	...

08004fb8 <_fstat_r>:
 8004fb8:	b538      	push	{r3, r4, r5, lr}
 8004fba:	2300      	movs	r3, #0
 8004fbc:	4d06      	ldr	r5, [pc, #24]	@ (8004fd8 <_fstat_r+0x20>)
 8004fbe:	4604      	mov	r4, r0
 8004fc0:	4608      	mov	r0, r1
 8004fc2:	4611      	mov	r1, r2
 8004fc4:	602b      	str	r3, [r5, #0]
 8004fc6:	f7fc f821 	bl	800100c <_fstat>
 8004fca:	1c43      	adds	r3, r0, #1
 8004fcc:	d102      	bne.n	8004fd4 <_fstat_r+0x1c>
 8004fce:	682b      	ldr	r3, [r5, #0]
 8004fd0:	b103      	cbz	r3, 8004fd4 <_fstat_r+0x1c>
 8004fd2:	6023      	str	r3, [r4, #0]
 8004fd4:	bd38      	pop	{r3, r4, r5, pc}
 8004fd6:	bf00      	nop
 8004fd8:	200003ac 	.word	0x200003ac

08004fdc <_isatty_r>:
 8004fdc:	b538      	push	{r3, r4, r5, lr}
 8004fde:	2300      	movs	r3, #0
 8004fe0:	4d05      	ldr	r5, [pc, #20]	@ (8004ff8 <_isatty_r+0x1c>)
 8004fe2:	4604      	mov	r4, r0
 8004fe4:	4608      	mov	r0, r1
 8004fe6:	602b      	str	r3, [r5, #0]
 8004fe8:	f7fc f81f 	bl	800102a <_isatty>
 8004fec:	1c43      	adds	r3, r0, #1
 8004fee:	d102      	bne.n	8004ff6 <_isatty_r+0x1a>
 8004ff0:	682b      	ldr	r3, [r5, #0]
 8004ff2:	b103      	cbz	r3, 8004ff6 <_isatty_r+0x1a>
 8004ff4:	6023      	str	r3, [r4, #0]
 8004ff6:	bd38      	pop	{r3, r4, r5, pc}
 8004ff8:	200003ac 	.word	0x200003ac

08004ffc <_init>:
 8004ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ffe:	bf00      	nop
 8005000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005002:	bc08      	pop	{r3}
 8005004:	469e      	mov	lr, r3
 8005006:	4770      	bx	lr

08005008 <_fini>:
 8005008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800500a:	bf00      	nop
 800500c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800500e:	bc08      	pop	{r3}
 8005010:	469e      	mov	lr, r3
 8005012:	4770      	bx	lr
