
COMPONENT sequenceModule
PORT(
  clk: IN STD_LOGIC;
  CE : IN STD_LOGIC;
  Rst : IN STD_LOGIC;
  DBXMirr1In : IN  SIGNED (15 DOWNTO 0);
  TSep3In : IN Array1To10OfInteger;
  MOut : OUT Array0To10OfInteger
);
END COMPONENT;

