{
  "module_name": "auxadc.h",
  "hash_id": "284b2b4a473b0f9b8044f98a1b40bd1ef62c8a481d124fd3e89b3f52ba25d8a3",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/wm831x/auxadc.h",
  "human_readable_source": " \n \n\n#ifndef __MFD_WM831X_AUXADC_H__\n#define __MFD_WM831X_AUXADC_H__\n\nstruct wm831x;\n\n \n#define WM831X_AUX_DATA_SRC_MASK                0xF000   \n#define WM831X_AUX_DATA_SRC_SHIFT                   12   \n#define WM831X_AUX_DATA_SRC_WIDTH                    4   \n#define WM831X_AUX_DATA_MASK                    0x0FFF   \n#define WM831X_AUX_DATA_SHIFT                        0   \n#define WM831X_AUX_DATA_WIDTH                       12   \n\n \n#define WM831X_AUX_ENA                          0x8000   \n#define WM831X_AUX_ENA_MASK                     0x8000   \n#define WM831X_AUX_ENA_SHIFT                        15   \n#define WM831X_AUX_ENA_WIDTH                         1   \n#define WM831X_AUX_CVT_ENA                      0x4000   \n#define WM831X_AUX_CVT_ENA_MASK                 0x4000   \n#define WM831X_AUX_CVT_ENA_SHIFT                    14   \n#define WM831X_AUX_CVT_ENA_WIDTH                     1   \n#define WM831X_AUX_SLPENA                       0x1000   \n#define WM831X_AUX_SLPENA_MASK                  0x1000   \n#define WM831X_AUX_SLPENA_SHIFT                     12   \n#define WM831X_AUX_SLPENA_WIDTH                      1   \n#define WM831X_AUX_FRC_ENA                      0x0800   \n#define WM831X_AUX_FRC_ENA_MASK                 0x0800   \n#define WM831X_AUX_FRC_ENA_SHIFT                    11   \n#define WM831X_AUX_FRC_ENA_WIDTH                     1   \n#define WM831X_AUX_RATE_MASK                    0x003F   \n#define WM831X_AUX_RATE_SHIFT                        0   \n#define WM831X_AUX_RATE_WIDTH                        6   \n\n \n#define WM831X_AUX_CAL_SEL                      0x8000   \n#define WM831X_AUX_CAL_SEL_MASK                 0x8000   \n#define WM831X_AUX_CAL_SEL_SHIFT                    15   \n#define WM831X_AUX_CAL_SEL_WIDTH                     1   \n#define WM831X_AUX_BKUP_BATT_SEL                0x0400   \n#define WM831X_AUX_BKUP_BATT_SEL_MASK           0x0400   \n#define WM831X_AUX_BKUP_BATT_SEL_SHIFT              10   \n#define WM831X_AUX_BKUP_BATT_SEL_WIDTH               1   \n#define WM831X_AUX_WALL_SEL                     0x0200   \n#define WM831X_AUX_WALL_SEL_MASK                0x0200   \n#define WM831X_AUX_WALL_SEL_SHIFT                    9   \n#define WM831X_AUX_WALL_SEL_WIDTH                    1   \n#define WM831X_AUX_BATT_SEL                     0x0100   \n#define WM831X_AUX_BATT_SEL_MASK                0x0100   \n#define WM831X_AUX_BATT_SEL_SHIFT                    8   \n#define WM831X_AUX_BATT_SEL_WIDTH                    1   \n#define WM831X_AUX_USB_SEL                      0x0080   \n#define WM831X_AUX_USB_SEL_MASK                 0x0080   \n#define WM831X_AUX_USB_SEL_SHIFT                     7   \n#define WM831X_AUX_USB_SEL_WIDTH                     1   \n#define WM831X_AUX_SYSVDD_SEL                   0x0040   \n#define WM831X_AUX_SYSVDD_SEL_MASK              0x0040   \n#define WM831X_AUX_SYSVDD_SEL_SHIFT                  6   \n#define WM831X_AUX_SYSVDD_SEL_WIDTH                  1   \n#define WM831X_AUX_BATT_TEMP_SEL                0x0020   \n#define WM831X_AUX_BATT_TEMP_SEL_MASK           0x0020   \n#define WM831X_AUX_BATT_TEMP_SEL_SHIFT               5   \n#define WM831X_AUX_BATT_TEMP_SEL_WIDTH               1   \n#define WM831X_AUX_CHIP_TEMP_SEL                0x0010   \n#define WM831X_AUX_CHIP_TEMP_SEL_MASK           0x0010   \n#define WM831X_AUX_CHIP_TEMP_SEL_SHIFT               4   \n#define WM831X_AUX_CHIP_TEMP_SEL_WIDTH               1   \n#define WM831X_AUX_AUX4_SEL                     0x0008   \n#define WM831X_AUX_AUX4_SEL_MASK                0x0008   \n#define WM831X_AUX_AUX4_SEL_SHIFT                    3   \n#define WM831X_AUX_AUX4_SEL_WIDTH                    1   \n#define WM831X_AUX_AUX3_SEL                     0x0004   \n#define WM831X_AUX_AUX3_SEL_MASK                0x0004   \n#define WM831X_AUX_AUX3_SEL_SHIFT                    2   \n#define WM831X_AUX_AUX3_SEL_WIDTH                    1   \n#define WM831X_AUX_AUX2_SEL                     0x0002   \n#define WM831X_AUX_AUX2_SEL_MASK                0x0002   \n#define WM831X_AUX_AUX2_SEL_SHIFT                    1   \n#define WM831X_AUX_AUX2_SEL_WIDTH                    1   \n#define WM831X_AUX_AUX1_SEL                     0x0001   \n#define WM831X_AUX_AUX1_SEL_MASK                0x0001   \n#define WM831X_AUX_AUX1_SEL_SHIFT                    0   \n#define WM831X_AUX_AUX1_SEL_WIDTH                    1   \n\n \n#define WM831X_DCOMP4_STS                       0x0800   \n#define WM831X_DCOMP4_STS_MASK                  0x0800   \n#define WM831X_DCOMP4_STS_SHIFT                     11   \n#define WM831X_DCOMP4_STS_WIDTH                      1   \n#define WM831X_DCOMP3_STS                       0x0400   \n#define WM831X_DCOMP3_STS_MASK                  0x0400   \n#define WM831X_DCOMP3_STS_SHIFT                     10   \n#define WM831X_DCOMP3_STS_WIDTH                      1   \n#define WM831X_DCOMP2_STS                       0x0200   \n#define WM831X_DCOMP2_STS_MASK                  0x0200   \n#define WM831X_DCOMP2_STS_SHIFT                      9   \n#define WM831X_DCOMP2_STS_WIDTH                      1   \n#define WM831X_DCOMP1_STS                       0x0100   \n#define WM831X_DCOMP1_STS_MASK                  0x0100   \n#define WM831X_DCOMP1_STS_SHIFT                      8   \n#define WM831X_DCOMP1_STS_WIDTH                      1   \n#define WM831X_DCMP4_ENA                        0x0008   \n#define WM831X_DCMP4_ENA_MASK                   0x0008   \n#define WM831X_DCMP4_ENA_SHIFT                       3   \n#define WM831X_DCMP4_ENA_WIDTH                       1   \n#define WM831X_DCMP3_ENA                        0x0004   \n#define WM831X_DCMP3_ENA_MASK                   0x0004   \n#define WM831X_DCMP3_ENA_SHIFT                       2   \n#define WM831X_DCMP3_ENA_WIDTH                       1   \n#define WM831X_DCMP2_ENA                        0x0002   \n#define WM831X_DCMP2_ENA_MASK                   0x0002   \n#define WM831X_DCMP2_ENA_SHIFT                       1   \n#define WM831X_DCMP2_ENA_WIDTH                       1   \n#define WM831X_DCMP1_ENA                        0x0001   \n#define WM831X_DCMP1_ENA_MASK                   0x0001   \n#define WM831X_DCMP1_ENA_SHIFT                       0   \n#define WM831X_DCMP1_ENA_WIDTH                       1   \n\n \n#define WM831X_DCMP1_SRC_MASK                   0xE000   \n#define WM831X_DCMP1_SRC_SHIFT                      13   \n#define WM831X_DCMP1_SRC_WIDTH                       3   \n#define WM831X_DCMP1_GT                         0x1000   \n#define WM831X_DCMP1_GT_MASK                    0x1000   \n#define WM831X_DCMP1_GT_SHIFT                       12   \n#define WM831X_DCMP1_GT_WIDTH                        1   \n#define WM831X_DCMP1_THR_MASK                   0x0FFF   \n#define WM831X_DCMP1_THR_SHIFT                       0   \n#define WM831X_DCMP1_THR_WIDTH                      12   \n\n \n#define WM831X_DCMP2_SRC_MASK                   0xE000   \n#define WM831X_DCMP2_SRC_SHIFT                      13   \n#define WM831X_DCMP2_SRC_WIDTH                       3   \n#define WM831X_DCMP2_GT                         0x1000   \n#define WM831X_DCMP2_GT_MASK                    0x1000   \n#define WM831X_DCMP2_GT_SHIFT                       12   \n#define WM831X_DCMP2_GT_WIDTH                        1   \n#define WM831X_DCMP2_THR_MASK                   0x0FFF   \n#define WM831X_DCMP2_THR_SHIFT                       0   \n#define WM831X_DCMP2_THR_WIDTH                      12   \n\n \n#define WM831X_DCMP3_SRC_MASK                   0xE000   \n#define WM831X_DCMP3_SRC_SHIFT                      13   \n#define WM831X_DCMP3_SRC_WIDTH                       3   \n#define WM831X_DCMP3_GT                         0x1000   \n#define WM831X_DCMP3_GT_MASK                    0x1000   \n#define WM831X_DCMP3_GT_SHIFT                       12   \n#define WM831X_DCMP3_GT_WIDTH                        1   \n#define WM831X_DCMP3_THR_MASK                   0x0FFF   \n#define WM831X_DCMP3_THR_SHIFT                       0   \n#define WM831X_DCMP3_THR_WIDTH                      12   \n\n \n#define WM831X_DCMP4_SRC_MASK                   0xE000   \n#define WM831X_DCMP4_SRC_SHIFT                      13   \n#define WM831X_DCMP4_SRC_WIDTH                       3   \n#define WM831X_DCMP4_GT                         0x1000   \n#define WM831X_DCMP4_GT_MASK                    0x1000   \n#define WM831X_DCMP4_GT_SHIFT                       12   \n#define WM831X_DCMP4_GT_WIDTH                        1   \n#define WM831X_DCMP4_THR_MASK                   0x0FFF   \n#define WM831X_DCMP4_THR_SHIFT                       0   \n#define WM831X_DCMP4_THR_WIDTH                      12   \n\n#define WM831X_AUX_CAL_FACTOR  0xfff\n#define WM831X_AUX_CAL_NOMINAL 0x222\n\nenum wm831x_auxadc {\n\tWM831X_AUX_CAL = 15,\n\tWM831X_AUX_BKUP_BATT = 10,\n\tWM831X_AUX_WALL = 9,\n\tWM831X_AUX_BATT = 8,\n\tWM831X_AUX_USB = 7,\n\tWM831X_AUX_SYSVDD = 6,\n\tWM831X_AUX_BATT_TEMP = 5,\n\tWM831X_AUX_CHIP_TEMP = 4,\n\tWM831X_AUX_AUX4 = 3,\n\tWM831X_AUX_AUX3 = 2,\n\tWM831X_AUX_AUX2 = 1,\n\tWM831X_AUX_AUX1 = 0,\n};\n\nint wm831x_auxadc_read(struct wm831x *wm831x, enum wm831x_auxadc input);\nint wm831x_auxadc_read_uv(struct wm831x *wm831x, enum wm831x_auxadc input);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}