5 12 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd real3.vcd -o real3.cdd -v real3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" real3.v 8 32 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 111000b 1 0 63 0 64 53 0 123.456000
1 b 2 10 111000e 1 0 63 0 64 53 0 123.456000
1 c 3 11 107000b 1 0 63 0 64 17 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
1 d 4 12 107000b 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" real3.v 0 21 1
2 2 15 5000b 1 0 1004 0 0 64 20 1 123.456
2 3 15 10001 0 1 1410 0 0 64 37 a
2 4 15 1000b 1 37 16 2 3
2 5 16 50008 1 0 21004 0 0 1 16 0 0
2 6 16 10001 0 1 1410 0 0 1 1 d
2 7 16 10008 1 37 16 5 6
2 8 17 20002 1 0 1008 0 0 32 48 5 0
2 9 17 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 18 120012 1 1 1004 0 0 64 37 a
2 11 18 120012 1 6c 1000 10 0 64 22 0 123.456000
2 12 18 50014 1 70 1000 0 11 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 13 18 10001 0 1 1410 0 0 64 1 c
2 14 18 10014 1 37 10003a 12 13
2 15 19 120012 1 1 1008 0 0 64 1 c
2 16 19 120012 1 6c 1000 15 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 17 19 50014 1 71 1000 0 16 64 22 0 123.456000
2 18 19 10001 0 1 1410 0 0 64 37 b
2 19 19 10014 1 37 100036 17 18
2 20 20 b000b 1 1 1004 0 0 64 37 b
2 21 20 60006 1 1 1004 0 0 64 37 a
2 22 20 6000b 1 11 1048 20 21 1 50 0 1 0 1 0 0
2 23 20 10001 0 1 1410 0 0 1 1 d
2 24 20 1000c 1 37 1a 22 23
4 24 0 0 0
4 19 0 24 24
4 14 0 19 19
4 9 0 14 0
4 7 0 9 9
4 4 11 7 7
3 1 main.$u1 "main.$u1" real3.v 0 30 1
