OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 20 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   halut_matmul
Die area:                 ( 0 0 ) ( 142640 142640 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     759611
Number of terminals:      477
Number of snets:          2
Number of nets:           63169

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
  Complete 600000 instances.
  Complete 700000 instances.
[INFO DRT-0164] Number of unique instances = 298.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0019]   Complete 500000 insts.
[INFO DRT-0019]   Complete 600000 insts.
[INFO DRT-0019]   Complete 700000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 2615785.
[INFO DRT-0033] V1 shape region query size = 2120895.
[INFO DRT-0033] M2 shape region query size = 74498.
[INFO DRT-0033] V2 shape region query size = 18468.
[INFO DRT-0033] M3 shape region query size = 36936.
[INFO DRT-0033] V3 shape region query size = 12312.
[INFO DRT-0033] M4 shape region query size = 31020.
[INFO DRT-0033] V4 shape region query size = 12312.
[INFO DRT-0033] M5 shape region query size = 12861.
[INFO DRT-0033] V5 shape region query size = 576.
[INFO DRT-0033] M6 shape region query size = 312.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0078]   Complete 956 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 288 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0083]   Complete 40000 groups.
[INFO DRT-0083]   Complete 50000 groups.
[INFO DRT-0083]   Complete 60000 groups.
[INFO DRT-0084]   Complete 62760 groups.
#scanned instances     = 759611
#unique  instances     = 294
#stdCellGenAp          = 11113
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 9045
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 189258
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:12:18, elapsed time = 00:00:43, memory = 1510.55 (MB), peak = 1510.55 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.
[INFO DRT-0156] guideIn read 500000 guides.
[INFO DRT-0156] guideIn read 600000 guides.

Number of guides:     696643

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 264 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 264 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0027]   Complete 400000 origin guides.
[INFO DRT-0027]   Complete 500000 origin guides.
[INFO DRT-0027]   Complete 600000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
  complete 50000 nets.
  complete 60000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0029]   Complete 60000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 171371.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 146769.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 127731.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 83756.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 36797.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 16093.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 1638.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 337537 vertical wires in 6 frboxes and 246618 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 28471 vertical wires in 6 frboxes and 16819 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:15, memory = 3337.98 (MB), peak = 3408.38 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3337.98 (MB), peak = 3408.38 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:18, memory = 6470.89 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:41, memory = 10353.11 (MB).
    Completing 30% with 3263 violations.
    elapsed time = 00:01:06, memory = 12269.16 (MB).
    Completing 40% with 3263 violations.
    elapsed time = 00:01:31, memory = 12246.66 (MB).
    Completing 50% with 3263 violations.
    elapsed time = 00:01:56, memory = 12466.85 (MB).
    Completing 60% with 6246 violations.
    elapsed time = 00:02:31, memory = 13385.02 (MB).
    Completing 70% with 6246 violations.
    elapsed time = 00:03:03, memory = 13554.76 (MB).
    Completing 80% with 7977 violations.
    elapsed time = 00:03:37, memory = 14486.79 (MB).
    Completing 90% with 7977 violations.
    elapsed time = 00:04:12, memory = 14481.79 (MB).
    Completing 100% with 9843 violations.
    elapsed time = 00:04:52, memory = 14751.94 (MB).
[INFO DRT-0199]   Number of violations = 41115.
[INFO DRT-0267] cpu time = 01:24:04, elapsed time = 00:04:56, memory = 14751.94 (MB), peak = 15253.73 (MB)
Total wire length = 303153 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 17982 um.
Total wire length on LAYER M3 = 80072 um.
Total wire length on LAYER M4 = 71981 um.
Total wire length on LAYER M5 = 75628 um.
Total wire length on LAYER M6 = 43768 um.
Total wire length on LAYER M7 = 13721 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 574314.
Up-via summary (total 574314):.

-----------------
 Active         0
     M1    188353
     M2    199044
     M3    108470
     M4     48622
     M5     25420
     M6      4405
     M7         0
     M8         0
     M9         0
-----------------
           574314


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 41115 violations.
    elapsed time = 00:00:30, memory = 15701.82 (MB).
    Completing 20% with 41115 violations.
    elapsed time = 00:01:05, memory = 15798.96 (MB).
    Completing 30% with 28129 violations.
    elapsed time = 00:01:41, memory = 16370.84 (MB).
    Completing 40% with 28129 violations.
    elapsed time = 00:02:14, memory = 16391.20 (MB).
    Completing 50% with 28129 violations.
    elapsed time = 00:02:47, memory = 15907.20 (MB).
    Completing 60% with 17791 violations.
    elapsed time = 00:03:27, memory = 16804.44 (MB).
    Completing 70% with 17791 violations.
    elapsed time = 00:04:02, memory = 16909.26 (MB).
    Completing 80% with 8572 violations.
    elapsed time = 00:04:40, memory = 17632.33 (MB).
    Completing 90% with 8572 violations.
    elapsed time = 00:05:12, memory = 17679.18 (MB).
    Completing 100% with 916 violations.
    elapsed time = 00:05:52, memory = 17465.70 (MB).
[INFO DRT-0199]   Number of violations = 20606.
[INFO DRT-0267] cpu time = 01:41:48, elapsed time = 00:05:56, memory = 17478.07 (MB), peak = 17940.59 (MB)
Total wire length = 301249 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19022 um.
Total wire length on LAYER M3 = 79754 um.
Total wire length on LAYER M4 = 70752 um.
Total wire length on LAYER M5 = 74668 um.
Total wire length on LAYER M6 = 43431 um.
Total wire length on LAYER M7 = 13621 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 566428.
Up-via summary (total 566428):.

-----------------
 Active         0
     M1    188357
     M2    199821
     M3    102658
     M4     47399
     M5     24129
     M6      4064
     M7         0
     M8         0
     M9         0
-----------------
           566428


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 20606 violations.
    elapsed time = 00:00:28, memory = 18364.42 (MB).
    Completing 20% with 20606 violations.
    elapsed time = 00:01:01, memory = 18439.40 (MB).
    Completing 30% with 15229 violations.
    elapsed time = 00:01:34, memory = 18597.23 (MB).
    Completing 40% with 15229 violations.
    elapsed time = 00:02:08, memory = 18618.37 (MB).
    Completing 50% with 15229 violations.
    elapsed time = 00:02:40, memory = 18979.18 (MB).
    Completing 60% with 9354 violations.
    elapsed time = 00:03:19, memory = 19213.42 (MB).
    Completing 70% with 9354 violations.
    elapsed time = 00:03:52, memory = 19333.82 (MB).
    Completing 80% with 6665 violations.
    elapsed time = 00:04:30, memory = 19842.65 (MB).
    Completing 90% with 6665 violations.
    elapsed time = 00:05:04, memory = 19871.04 (MB).
    Completing 100% with 3237 violations.
    elapsed time = 00:05:47, memory = 19544.55 (MB).
[INFO DRT-0199]   Number of violations = 20723.
[INFO DRT-0267] cpu time = 01:39:07, elapsed time = 00:05:51, memory = 19663.14 (MB), peak = 20235.83 (MB)
Total wire length = 300230 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19161 um.
Total wire length on LAYER M3 = 79368 um.
Total wire length on LAYER M4 = 70605 um.
Total wire length on LAYER M5 = 74200 um.
Total wire length on LAYER M6 = 43306 um.
Total wire length on LAYER M7 = 13589 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 564349.
Up-via summary (total 564349):.

-----------------
 Active         0
     M1    188356
     M2    199337
     M3    101681
     M4     47130
     M5     23822
     M6      4023
     M7         0
     M8         0
     M9         0
-----------------
           564349


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 20723 violations.
    elapsed time = 00:00:19, memory = 20576.76 (MB).
    Completing 20% with 20723 violations.
    elapsed time = 00:00:39, memory = 20682.09 (MB).
    Completing 30% with 14112 violations.
    elapsed time = 00:01:23, memory = 21565.29 (MB).
    Completing 40% with 14112 violations.
    elapsed time = 00:01:42, memory = 21625.25 (MB).
    Completing 50% with 14112 violations.
    elapsed time = 00:02:05, memory = 21279.05 (MB).
    Completing 60% with 10260 violations.
    elapsed time = 00:02:33, memory = 22149.15 (MB).
    Completing 70% with 10260 violations.
    elapsed time = 00:02:51, memory = 22292.61 (MB).
    Completing 80% with 3683 violations.
    elapsed time = 00:03:23, memory = 22371.49 (MB).
    Completing 90% with 3683 violations.
    elapsed time = 00:03:41, memory = 22319.54 (MB).
    Completing 100% with 84 violations.
    elapsed time = 00:04:04, memory = 21662.66 (MB).
[INFO DRT-0199]   Number of violations = 86.
[INFO DRT-0267] cpu time = 00:58:49, elapsed time = 00:04:05, memory = 21709.32 (MB), peak = 22493.77 (MB)
Total wire length = 300211 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19251 um.
Total wire length on LAYER M3 = 79437 um.
Total wire length on LAYER M4 = 70555 um.
Total wire length on LAYER M5 = 74130 um.
Total wire length on LAYER M6 = 43253 um.
Total wire length on LAYER M7 = 13583 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 563996.
Up-via summary (total 563996):.

-----------------
 Active         0
     M1    188356
     M2    199470
     M3    101418
     M4     46986
     M5     23757
     M6      4009
     M7         0
     M8         0
     M9         0
-----------------
           563996


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 86 violations.
    elapsed time = 00:00:00, memory = 21709.32 (MB).
    Completing 20% with 86 violations.
    elapsed time = 00:00:00, memory = 21709.32 (MB).
    Completing 30% with 63 violations.
    elapsed time = 00:00:20, memory = 21709.35 (MB).
    Completing 40% with 63 violations.
    elapsed time = 00:00:20, memory = 21709.35 (MB).
    Completing 50% with 63 violations.
    elapsed time = 00:00:23, memory = 21709.48 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:24, memory = 21709.48 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:24, memory = 21709.48 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:32, memory = 21709.73 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:32, memory = 21709.73 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:35, memory = 21714.36 (MB).
[INFO DRT-0199]   Number of violations = 13.
[INFO DRT-0267] cpu time = 00:01:07, elapsed time = 00:00:35, memory = 21714.36 (MB), peak = 22493.77 (MB)
Total wire length = 300204 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19251 um.
Total wire length on LAYER M3 = 79435 um.
Total wire length on LAYER M4 = 70549 um.
Total wire length on LAYER M5 = 74127 um.
Total wire length on LAYER M6 = 43256 um.
Total wire length on LAYER M7 = 13584 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 563997.
Up-via summary (total 563997):.

-----------------
 Active         0
     M1    188356
     M2    199480
     M3    101412
     M4     46979
     M5     23759
     M6      4011
     M7         0
     M8         0
     M9         0
-----------------
           563997


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 21714.36 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 21714.36 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:22, memory = 21714.36 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:22, memory = 21714.36 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:22, memory = 21714.36 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:22, memory = 21714.36 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:22, memory = 21714.36 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:24, memory = 21714.36 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:24, memory = 21714.36 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:30, memory = 21714.36 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:30, memory = 21714.36 (MB), peak = 22493.77 (MB)
Total wire length = 300204 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19251 um.
Total wire length on LAYER M3 = 79435 um.
Total wire length on LAYER M4 = 70549 um.
Total wire length on LAYER M5 = 74127 um.
Total wire length on LAYER M6 = 43256 um.
Total wire length on LAYER M7 = 13584 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 563997.
Up-via summary (total 563997):.

-----------------
 Active         0
     M1    188356
     M2    199480
     M3    101412
     M4     46979
     M5     23759
     M6      4011
     M7         0
     M8         0
     M9         0
-----------------
           563997


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 21714.36 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 21714.36 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:15, memory = 21714.36 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:15, memory = 21714.36 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:15, memory = 21714.36 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:15, memory = 21714.36 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:15, memory = 21714.36 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:15, memory = 21714.36 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:16, memory = 21714.36 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:18, memory = 21714.36 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:19, memory = 21716.94 (MB), peak = 22493.77 (MB)
Total wire length = 300206 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19253 um.
Total wire length on LAYER M3 = 79436 um.
Total wire length on LAYER M4 = 70554 um.
Total wire length on LAYER M5 = 74127 um.
Total wire length on LAYER M6 = 43250 um.
Total wire length on LAYER M7 = 13584 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 563986.
Up-via summary (total 563986):.

-----------------
 Active         0
     M1    188356
     M2    199479
     M3    101414
     M4     46976
     M5     23750
     M6      4011
     M7         0
     M8         0
     M9         0
-----------------
           563986


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 21716.94 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 21716.94 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:19, memory = 21716.94 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:19, memory = 21716.94 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:19, memory = 21716.94 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:19, memory = 21716.94 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:19, memory = 21716.94 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:19, memory = 21716.94 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:19, memory = 21716.94 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:19, memory = 21716.94 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:19, memory = 21716.94 (MB), peak = 22493.77 (MB)
Total wire length = 300206 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19253 um.
Total wire length on LAYER M3 = 79436 um.
Total wire length on LAYER M4 = 70554 um.
Total wire length on LAYER M5 = 74127 um.
Total wire length on LAYER M6 = 43250 um.
Total wire length on LAYER M7 = 13584 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 563986.
Up-via summary (total 563986):.

-----------------
 Active         0
     M1    188356
     M2    199479
     M3    101414
     M4     46976
     M5     23750
     M6      4011
     M7         0
     M8         0
     M9         0
-----------------
           563986


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 21716.94 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 21716.94 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:04, memory = 21716.94 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:04, memory = 21716.94 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:04, memory = 21716.94 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:04, memory = 21716.94 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:04, memory = 21716.94 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:04, memory = 21716.94 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:04, memory = 21716.94 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 21716.94 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 21716.94 (MB), peak = 22493.77 (MB)
Total wire length = 300206 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19250 um.
Total wire length on LAYER M3 = 79438 um.
Total wire length on LAYER M4 = 70557 um.
Total wire length on LAYER M5 = 74127 um.
Total wire length on LAYER M6 = 43248 um.
Total wire length on LAYER M7 = 13583 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 563999.
Up-via summary (total 563999):.

-----------------
 Active         0
     M1    188356
     M2    199478
     M3    101434
     M4     46975
     M5     23747
     M6      4009
     M7         0
     M8         0
     M9         0
-----------------
           563999


[INFO DRT-0198] Complete detail routing.
Total wire length = 300206 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19250 um.
Total wire length on LAYER M3 = 79438 um.
Total wire length on LAYER M4 = 70557 um.
Total wire length on LAYER M5 = 74127 um.
Total wire length on LAYER M6 = 43248 um.
Total wire length on LAYER M7 = 13583 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 563999.
Up-via summary (total 563999):.

-----------------
 Active         0
     M1    188356
     M2    199478
     M3    101434
     M4     46975
     M5     23747
     M6      4009
     M7         0
     M8         0
     M9         0
-----------------
           563999


[INFO DRT-0267] cpu time = 05:46:23, elapsed time = 00:22:43, memory = 21716.94 (MB), peak = 22493.77 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 24:02.16[h:]min:sec. CPU time: user 21467.08 sys 142.21 (1498%). Peak memory: 23033620KB.
