// Seed: 248325647
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri1 id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd73,
    parameter id_4 = 32'd64
) (
    output wire id_0,
    output supply0 id_1,
    output wire id_2,
    input uwire _id_3,
    input supply1 _id_4
);
  assign id_1 = id_4;
  integer id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_1 = id_4;
  wire [id_4 : id_3  &&  -1] id_7;
endmodule
