// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.565062,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=21,HLS_SYN_FF=698,HLS_SYN_LUT=878,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [175:0] x_V;
output  [10:0] y_0_V;
output   y_0_V_ap_vld;
output  [10:0] y_1_V;
output   y_1_V_ap_vld;
output  [10:0] y_2_V;
output   y_2_V_ap_vld;
output  [10:0] y_3_V;
output   y_3_V_ap_vld;
output  [10:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [175:0] x_V_preg;
reg   [175:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [10:0] tmp_1_fu_173_p4;
reg  signed [10:0] tmp_1_reg_975;
reg  signed [10:0] tmp_1_reg_975_pp0_iter1_reg;
wire  signed [18:0] sext_ln1192_fu_183_p1;
reg  signed [18:0] sext_ln1192_reg_984;
reg  signed [10:0] tmp_2_reg_990;
reg  signed [10:0] tmp_2_reg_990_pp0_iter1_reg;
wire  signed [18:0] mul_ln1192_fu_832_p2;
reg  signed [18:0] mul_ln1192_reg_998;
wire  signed [10:0] p_Val2_5_fu_205_p4;
reg  signed [10:0] p_Val2_5_reg_1003;
reg  signed [10:0] p_Val2_5_reg_1003_pp0_iter1_reg;
wire  signed [21:0] r_V_13_fu_838_p2;
reg  signed [21:0] r_V_13_reg_1014;
wire   [18:0] trunc_ln1192_fu_215_p1;
reg   [18:0] trunc_ln1192_reg_1019;
reg  signed [10:0] tmp_4_reg_1024;
wire  signed [11:0] r_V_14_fu_236_p3;
reg  signed [11:0] r_V_14_reg_1030;
reg  signed [11:0] r_V_14_reg_1030_pp0_iter1_reg;
wire  signed [22:0] r_V_15_fu_845_p2;
reg  signed [22:0] r_V_15_reg_1035;
wire  signed [21:0] r_V_4_fu_852_p2;
reg  signed [21:0] r_V_4_reg_1040;
wire   [18:0] trunc_ln1192_1_fu_248_p1;
reg   [18:0] trunc_ln1192_1_reg_1045;
wire  signed [10:0] tmp_5_fu_251_p4;
reg  signed [10:0] tmp_5_reg_1050;
reg  signed [10:0] tmp_5_reg_1050_pp0_iter1_reg;
wire  signed [21:0] r_V_8_fu_858_p2;
reg  signed [21:0] r_V_8_reg_1059;
wire   [22:0] sub_ln1192_1_fu_331_p2;
reg   [22:0] sub_ln1192_1_reg_1064;
wire  signed [18:0] mul_ln1192_3_fu_882_p2;
reg  signed [18:0] mul_ln1192_3_reg_1069;
wire   [26:0] add_ln1192_5_fu_387_p2;
reg   [26:0] add_ln1192_5_reg_1074;
wire  signed [18:0] mul_ln1192_6_fu_901_p2;
reg  signed [18:0] mul_ln1192_6_reg_1079;
wire  signed [18:0] mul_ln1192_7_fu_906_p2;
reg  signed [18:0] mul_ln1192_7_reg_1084;
(* use_dsp48 = "no" *) wire   [22:0] sub_ln1192_7_fu_441_p2;
reg   [22:0] sub_ln1192_7_reg_1089;
wire  signed [18:0] mul_ln1192_10_fu_927_p2;
reg  signed [18:0] mul_ln1192_10_reg_1094;
wire  signed [18:0] grp_fu_933_p3;
reg  signed [18:0] mul_ln1192_11_reg_1099;
wire  signed [18:0] mul_ln1192_13_fu_941_p2;
reg  signed [18:0] mul_ln1192_13_reg_1104;
wire  signed [18:0] mul_ln1192_14_fu_947_p2;
reg  signed [18:0] mul_ln1192_14_reg_1109;
wire  signed [18:0] mul_ln1192_15_fu_953_p2;
reg  signed [18:0] mul_ln1192_15_reg_1114;
reg   [10:0] trunc_ln708_4_reg_1119;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire  signed [10:0] trunc_ln1117_fu_169_p1;
wire   [18:0] rhs_V_fu_275_p3;
wire  signed [22:0] sext_ln1192_2_fu_282_p1;
wire   [22:0] shl_ln_fu_265_p3;
wire  signed [22:0] grp_fu_864_p3;
wire   [22:0] shl_ln1192_1_fu_301_p3;
wire   [12:0] r_V_18_fu_313_p3;
wire  signed [18:0] grp_fu_873_p3;
(* use_dsp48 = "no" *) wire   [22:0] add_ln1192_1_fu_308_p2;
wire   [22:0] shl_ln1192_2_fu_324_p3;
wire  signed [11:0] r_V_2_fu_337_p3;
wire  signed [22:0] mul_ln1192_4_fu_888_p2;
wire  signed [22:0] mul_ln1192_5_fu_894_p2;
wire   [26:0] shl_ln1192_5_fu_367_p3;
wire   [26:0] shl_ln1192_4_fu_354_p3;
wire   [26:0] sub_ln1192_3_fu_374_p2;
wire   [26:0] shl_ln1192_6_fu_380_p3;
wire  signed [12:0] r_V_5_fu_393_p3;
wire  signed [13:0] sext_ln1118_6_fu_400_p1;
wire  signed [13:0] sext_ln1118_2_fu_348_p1;
wire  signed [13:0] r_V_16_fu_408_p2;
wire  signed [18:0] mul_ln1192_9_fu_921_p2;
wire  signed [22:0] grp_fu_912_p3;
wire   [22:0] shl_ln1192_9_fu_434_p3;
wire   [12:0] r_V_19_fu_449_p3;
wire  signed [13:0] sext_ln1118_1_fu_320_p1;
wire  signed [13:0] sext_ln700_fu_292_p1;
wire   [25:0] lhs_V_fu_463_p3;
wire   [13:0] r_V_20_fu_471_p2;
wire   [25:0] rhs_V_8_fu_481_p3;
wire  signed [26:0] sext_ln703_fu_477_p1;
wire  signed [26:0] sext_ln728_fu_489_p1;
wire  signed [18:0] grp_fu_959_p3;
wire   [26:0] ret_V_4_fu_493_p2;
wire   [26:0] shl_ln1192_15_fu_499_p3;
wire   [26:0] sub_ln1192_13_fu_506_p2;
wire   [26:0] ret_V_5_fu_512_p2;
wire   [21:0] rhs_V_1_fu_528_p3;
wire  signed [22:0] sext_ln1192_6_fu_535_p1;
wire   [22:0] add_ln1192_2_fu_539_p2;
wire   [22:0] shl_ln1192_3_fu_544_p3;
wire   [21:0] rhs_V_2_fu_557_p3;
wire   [22:0] add_ln1192_3_fu_551_p2;
wire  signed [22:0] sext_ln1192_8_fu_564_p1;
wire   [22:0] sub_ln1192_2_fu_568_p2;
wire   [22:0] ret_V_fu_574_p2;
wire   [26:0] shl_ln1192_7_fu_594_p3;
wire   [26:0] add_ln1192_6_fu_601_p2;
wire   [26:0] shl_ln1192_8_fu_606_p3;
wire   [13:0] shl_ln1118_6_fu_619_p3;
wire  signed [14:0] sext_ln1118_7_fu_626_p1;
wire  signed [14:0] sext_ln1118_5_fu_591_p1;
wire   [14:0] r_V_17_fu_630_p2;
wire   [26:0] sub_ln1192_4_fu_613_p2;
wire   [26:0] rhs_V_3_fu_636_p3;
wire   [26:0] sub_ln1192_5_fu_644_p2;
wire   [26:0] ret_V_1_fu_650_p2;
wire   [22:0] shl_ln1192_s_fu_667_p3;
wire   [22:0] add_ln1192_8_fu_674_p2;
wire   [22:0] shl_ln1192_10_fu_682_p3;
wire  signed [14:0] mul_ln1192_12_fu_968_p2;
wire   [22:0] sub_ln1192_8_fu_689_p2;
wire   [22:0] shl_ln1192_11_fu_695_p3;
wire   [22:0] add_ln1192_9_fu_702_p2;
wire   [22:0] ret_V_2_fu_708_p2;
wire   [22:0] shl_ln1192_12_fu_725_p3;
wire   [22:0] sub_ln1192_9_fu_732_p2;
wire   [22:0] shl_ln1192_13_fu_738_p3;
wire   [22:0] sub_ln1192_10_fu_745_p2;
wire   [22:0] shl_ln1192_14_fu_751_p3;
wire   [19:0] rhs_V_5_fu_764_p3;
wire   [22:0] add_ln1192_11_fu_758_p2;
wire  signed [22:0] sext_ln1192_20_fu_771_p1;
wire   [20:0] rhs_V_6_fu_781_p3;
wire   [22:0] add_ln1192_12_fu_775_p2;
wire  signed [22:0] sext_ln1192_21_fu_788_p1;
wire   [20:0] rhs_V_7_fu_798_p3;
wire   [22:0] sub_ln1192_11_fu_792_p2;
wire  signed [22:0] sext_ln1192_22_fu_805_p1;
wire   [22:0] sub_ln1192_12_fu_809_p2;
wire   [22:0] ret_V_3_fu_815_p2;
wire  signed [10:0] r_V_13_fu_838_p0;
wire  signed [21:0] sext_ln1117_fu_187_p1;
wire  signed [10:0] r_V_13_fu_838_p1;
wire  signed [10:0] r_V_4_fu_852_p0;
wire  signed [21:0] sext_ln1118_3_fu_218_p1;
wire  signed [10:0] r_V_4_fu_852_p1;
wire  signed [10:0] r_V_8_fu_858_p1;
wire   [22:0] grp_fu_864_p2;
wire  signed [10:0] grp_fu_873_p0;
wire  signed [12:0] grp_fu_873_p1;
wire  signed [10:0] grp_fu_873_p2;
wire  signed [18:0] sext_ln1192_1_fu_272_p1;
wire  signed [10:0] mul_ln1192_3_fu_882_p0;
wire  signed [10:0] mul_ln1192_5_fu_894_p0;
wire  signed [22:0] sext_ln1192_11_fu_364_p1;
wire  signed [10:0] mul_ln1192_6_fu_901_p0;
wire  signed [12:0] mul_ln1192_6_fu_901_p1;
wire  signed [18:0] sext_ln1192_12_fu_404_p1;
wire  signed [10:0] mul_ln1192_7_fu_906_p0;
wire  signed [18:0] sext_ln1192_14_fu_418_p1;
wire  signed [10:0] grp_fu_912_p0;
wire   [22:0] grp_fu_912_p2;
wire  signed [10:0] mul_ln1192_9_fu_921_p0;
wire  signed [10:0] mul_ln1192_9_fu_921_p1;
wire  signed [18:0] sext_ln1192_15_fu_421_p1;
wire  signed [10:0] mul_ln1192_10_fu_927_p0;
wire  signed [10:0] mul_ln1192_10_fu_927_p1;
wire  signed [10:0] grp_fu_933_p0;
wire  signed [13:0] sext_ln1118_9_fu_446_p1;
wire  signed [12:0] grp_fu_933_p1;
wire  signed [13:0] sext_ln1118_10_fu_456_p1;
wire  signed [10:0] grp_fu_933_p2;
wire  signed [10:0] mul_ln1192_13_fu_941_p0;
wire  signed [18:0] sext_ln1192_19_fu_460_p1;
wire  signed [12:0] mul_ln1192_13_fu_941_p1;
wire  signed [10:0] mul_ln1192_14_fu_947_p0;
wire  signed [10:0] mul_ln1192_14_fu_947_p1;
wire  signed [10:0] mul_ln1192_15_fu_953_p0;
wire  signed [10:0] mul_ln1192_15_fu_953_p1;
wire  signed [12:0] grp_fu_959_p0;
wire  signed [10:0] grp_fu_959_p1;
wire  signed [10:0] grp_fu_959_p2;
wire   [5:0] mul_ln1192_12_fu_968_p0;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 x_V_preg = 176'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mul_mul_11s_11s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_11s_11s_19_1_1_U1(
    .din0(tmp_1_fu_173_p4),
    .din1(trunc_ln1117_fu_169_p1),
    .dout(mul_ln1192_fu_832_p2)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U2(
    .din0(r_V_13_fu_838_p0),
    .din1(r_V_13_fu_838_p1),
    .dout(r_V_13_fu_838_p2)
);

myproject_mul_mul_11s_12s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_11s_12s_23_1_1_U3(
    .din0(p_Val2_5_fu_205_p4),
    .din1(r_V_14_fu_236_p3),
    .dout(r_V_15_fu_845_p2)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U4(
    .din0(r_V_4_fu_852_p0),
    .din1(r_V_4_fu_852_p1),
    .dout(r_V_4_fu_852_p2)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U5(
    .din0(tmp_5_fu_251_p4),
    .din1(r_V_8_fu_858_p1),
    .dout(r_V_8_fu_858_p2)
);

myproject_mac_muladd_11s_22s_23ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 22 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
myproject_mac_muladd_11s_22s_23ns_23_1_1_U6(
    .din0(tmp_2_reg_990),
    .din1(r_V_13_reg_1014),
    .din2(grp_fu_864_p2),
    .dout(grp_fu_864_p3)
);

myproject_am_addmul_11s_13s_11s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
myproject_am_addmul_11s_13s_11s_19_1_1_U7(
    .din0(grp_fu_873_p0),
    .din1(grp_fu_873_p1),
    .din2(grp_fu_873_p2),
    .dout(grp_fu_873_p3)
);

myproject_mul_mul_11s_12s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_11s_12s_19_1_1_U8(
    .din0(mul_ln1192_3_fu_882_p0),
    .din1(r_V_2_fu_337_p3),
    .dout(mul_ln1192_3_fu_882_p2)
);

myproject_mul_mul_11s_23s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_11s_23s_23_1_1_U9(
    .din0(tmp_1_reg_975),
    .din1(r_V_15_reg_1035),
    .dout(mul_ln1192_4_fu_888_p2)
);

myproject_mul_mul_11s_22s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_11s_22s_23_1_1_U10(
    .din0(mul_ln1192_5_fu_894_p0),
    .din1(r_V_4_reg_1040),
    .dout(mul_ln1192_5_fu_894_p2)
);

myproject_mul_mul_11s_13s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_11s_13s_19_1_1_U11(
    .din0(mul_ln1192_6_fu_901_p0),
    .din1(mul_ln1192_6_fu_901_p1),
    .dout(mul_ln1192_6_fu_901_p2)
);

myproject_mul_mul_11s_14s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_11s_14s_19_1_1_U12(
    .din0(mul_ln1192_7_fu_906_p0),
    .din1(r_V_16_fu_408_p2),
    .dout(mul_ln1192_7_fu_906_p2)
);

myproject_mac_mul_sub_11s_22s_23ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 22 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
myproject_mac_mul_sub_11s_22s_23ns_23_1_1_U13(
    .din0(grp_fu_912_p0),
    .din1(r_V_8_reg_1059),
    .din2(grp_fu_912_p2),
    .dout(grp_fu_912_p3)
);

myproject_mul_mul_11s_11s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_11s_11s_19_1_1_U14(
    .din0(mul_ln1192_9_fu_921_p0),
    .din1(mul_ln1192_9_fu_921_p1),
    .dout(mul_ln1192_9_fu_921_p2)
);

myproject_mul_mul_11s_11s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_11s_11s_19_1_1_U15(
    .din0(mul_ln1192_10_fu_927_p0),
    .din1(mul_ln1192_10_fu_927_p1),
    .dout(mul_ln1192_10_fu_927_p2)
);

myproject_am_addmul_11s_13s_11s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
myproject_am_addmul_11s_13s_11s_19_1_1_U16(
    .din0(grp_fu_933_p0),
    .din1(grp_fu_933_p1),
    .din2(grp_fu_933_p2),
    .dout(grp_fu_933_p3)
);

myproject_mul_mul_11s_13s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_11s_13s_19_1_1_U17(
    .din0(mul_ln1192_13_fu_941_p0),
    .din1(mul_ln1192_13_fu_941_p1),
    .dout(mul_ln1192_13_fu_941_p2)
);

myproject_mul_mul_11s_11s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_11s_11s_19_1_1_U18(
    .din0(mul_ln1192_14_fu_947_p0),
    .din1(mul_ln1192_14_fu_947_p1),
    .dout(mul_ln1192_14_fu_947_p2)
);

myproject_mul_mul_11s_11s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_11s_11s_19_1_1_U19(
    .din0(mul_ln1192_15_fu_953_p0),
    .din1(mul_ln1192_15_fu_953_p1),
    .dout(mul_ln1192_15_fu_953_p2)
);

myproject_am_submul_13s_11s_11s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
myproject_am_submul_13s_11s_11s_19_1_1_U20(
    .din0(grp_fu_959_p0),
    .din1(grp_fu_959_p1),
    .din2(grp_fu_959_p2),
    .dout(grp_fu_959_p3)
);

myproject_mul_mul_6ns_11s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 15 ))
myproject_mul_mul_6ns_11s_15_1_1_U21(
    .din0(mul_ln1192_12_fu_968_p0),
    .din1(tmp_5_reg_1050_pp0_iter1_reg),
    .dout(mul_ln1192_12_fu_968_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 176'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1192_5_reg_1074[26 : 4] <= add_ln1192_5_fu_387_p2[26 : 4];
        mul_ln1192_10_reg_1094 <= mul_ln1192_10_fu_927_p2;
        mul_ln1192_13_reg_1104 <= mul_ln1192_13_fu_941_p2;
        mul_ln1192_14_reg_1109 <= mul_ln1192_14_fu_947_p2;
        mul_ln1192_15_reg_1114 <= mul_ln1192_15_fu_953_p2;
        mul_ln1192_3_reg_1069 <= mul_ln1192_3_fu_882_p2;
        mul_ln1192_6_reg_1079 <= mul_ln1192_6_fu_901_p2;
        mul_ln1192_7_reg_1084 <= mul_ln1192_7_fu_906_p2;
        mul_ln1192_reg_998 <= mul_ln1192_fu_832_p2;
        p_Val2_5_reg_1003 <= {{x_V_in_sig[164:154]}};
        p_Val2_5_reg_1003_pp0_iter1_reg <= p_Val2_5_reg_1003;
        r_V_13_reg_1014 <= r_V_13_fu_838_p2;
        r_V_14_reg_1030[11 : 1] <= r_V_14_fu_236_p3[11 : 1];
        r_V_14_reg_1030_pp0_iter1_reg[11 : 1] <= r_V_14_reg_1030[11 : 1];
        r_V_15_reg_1035 <= r_V_15_fu_845_p2;
        r_V_4_reg_1040 <= r_V_4_fu_852_p2;
        r_V_8_reg_1059 <= r_V_8_fu_858_p2;
        sext_ln1192_reg_984 <= sext_ln1192_fu_183_p1;
        sub_ln1192_1_reg_1064 <= sub_ln1192_1_fu_331_p2;
        sub_ln1192_7_reg_1089 <= sub_ln1192_7_fu_441_p2;
        tmp_1_reg_975 <= {{x_V_in_sig[175:165]}};
        tmp_1_reg_975_pp0_iter1_reg <= tmp_1_reg_975;
        tmp_2_reg_990 <= {{x_V_in_sig[32:22]}};
        tmp_2_reg_990_pp0_iter1_reg <= tmp_2_reg_990;
        tmp_4_reg_1024 <= {{x_V_in_sig[54:44]}};
        tmp_5_reg_1050 <= {{x_V_in_sig[43:33]}};
        tmp_5_reg_1050_pp0_iter1_reg <= tmp_5_reg_1050;
        trunc_ln1192_1_reg_1045 <= trunc_ln1192_1_fu_248_p1;
        trunc_ln1192_reg_1019 <= trunc_ln1192_fu_215_p1;
        trunc_ln708_4_reg_1119 <= {{ret_V_5_fu_512_p2[26:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1192_11_reg_1099 <= grp_fu_933_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_11_fu_758_p2 = (sub_ln1192_10_fu_745_p2 + shl_ln1192_14_fu_751_p3);

assign add_ln1192_12_fu_775_p2 = ($signed(add_ln1192_11_fu_758_p2) + $signed(sext_ln1192_20_fu_771_p1));

assign add_ln1192_1_fu_308_p2 = ($signed(grp_fu_864_p3) + $signed(shl_ln1192_1_fu_301_p3));

assign add_ln1192_2_fu_539_p2 = ($signed(sub_ln1192_1_reg_1064) + $signed(sext_ln1192_6_fu_535_p1));

assign add_ln1192_3_fu_551_p2 = (add_ln1192_2_fu_539_p2 + shl_ln1192_3_fu_544_p3);

assign add_ln1192_5_fu_387_p2 = (sub_ln1192_3_fu_374_p2 + shl_ln1192_6_fu_380_p3);

assign add_ln1192_6_fu_601_p2 = (add_ln1192_5_reg_1074 + shl_ln1192_7_fu_594_p3);

assign add_ln1192_8_fu_674_p2 = (sub_ln1192_7_reg_1089 + shl_ln1192_s_fu_667_p3);

assign add_ln1192_9_fu_702_p2 = (sub_ln1192_8_fu_689_p2 + shl_ln1192_11_fu_695_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_864_p2 = ($signed(sext_ln1192_2_fu_282_p1) - $signed(shl_ln_fu_265_p3));

assign grp_fu_873_p0 = sext_ln700_fu_292_p1;

assign grp_fu_873_p1 = sext_ln1118_1_fu_320_p1;

assign grp_fu_873_p2 = sext_ln1192_1_fu_272_p1;

assign grp_fu_912_p0 = sext_ln1192_11_fu_364_p1;

assign grp_fu_912_p2 = {{p_Val2_5_reg_1003}, {12'd0}};

assign grp_fu_933_p0 = sext_ln1118_9_fu_446_p1;

assign grp_fu_933_p1 = sext_ln1118_10_fu_456_p1;

assign grp_fu_933_p2 = sext_ln1192_15_fu_421_p1;

assign grp_fu_959_p0 = sext_ln1118_10_fu_456_p1;

assign grp_fu_959_p1 = sext_ln1118_9_fu_446_p1;

assign grp_fu_959_p2 = sext_ln1192_15_fu_421_p1;

assign lhs_V_fu_463_p3 = {{r_V_16_fu_408_p2}, {12'd0}};

assign mul_ln1192_10_fu_927_p0 = sext_ln1192_1_fu_272_p1;

assign mul_ln1192_10_fu_927_p1 = sext_ln1192_15_fu_421_p1;

assign mul_ln1192_12_fu_968_p0 = 15'd29;

assign mul_ln1192_13_fu_941_p0 = sext_ln1192_19_fu_460_p1;

assign mul_ln1192_13_fu_941_p1 = sext_ln1192_12_fu_404_p1;

assign mul_ln1192_14_fu_947_p0 = sext_ln1192_1_fu_272_p1;

assign mul_ln1192_14_fu_947_p1 = sext_ln1192_19_fu_460_p1;

assign mul_ln1192_15_fu_953_p0 = sext_ln1192_14_fu_418_p1;

assign mul_ln1192_15_fu_953_p1 = sext_ln1192_19_fu_460_p1;

assign mul_ln1192_3_fu_882_p0 = sext_ln1192_1_fu_272_p1;

assign mul_ln1192_5_fu_894_p0 = sext_ln1192_11_fu_364_p1;

assign mul_ln1192_6_fu_901_p0 = sext_ln1192_reg_984;

assign mul_ln1192_6_fu_901_p1 = sext_ln1192_12_fu_404_p1;

assign mul_ln1192_7_fu_906_p0 = sext_ln1192_14_fu_418_p1;

assign mul_ln1192_9_fu_921_p0 = sext_ln1192_reg_984;

assign mul_ln1192_9_fu_921_p1 = sext_ln1192_15_fu_421_p1;

assign p_Val2_5_fu_205_p4 = {{x_V_in_sig[164:154]}};

assign r_V_13_fu_838_p0 = sext_ln1117_fu_187_p1;

assign r_V_13_fu_838_p1 = sext_ln1117_fu_187_p1;

assign r_V_14_fu_236_p3 = {{p_Val2_5_fu_205_p4}, {1'd0}};

assign r_V_16_fu_408_p2 = ($signed(sext_ln1118_6_fu_400_p1) - $signed(sext_ln1118_2_fu_348_p1));

assign r_V_17_fu_630_p2 = ($signed(sext_ln1118_7_fu_626_p1) - $signed(sext_ln1118_5_fu_591_p1));

assign r_V_18_fu_313_p3 = {{tmp_1_reg_975}, {2'd0}};

assign r_V_19_fu_449_p3 = {{tmp_5_reg_1050}, {2'd0}};

assign r_V_20_fu_471_p2 = ($signed(sext_ln1118_1_fu_320_p1) - $signed(sext_ln700_fu_292_p1));

assign r_V_2_fu_337_p3 = {{tmp_2_reg_990}, {1'd0}};

assign r_V_4_fu_852_p0 = sext_ln1118_3_fu_218_p1;

assign r_V_4_fu_852_p1 = sext_ln1118_3_fu_218_p1;

assign r_V_5_fu_393_p3 = {{p_Val2_5_reg_1003}, {2'd0}};

assign r_V_8_fu_858_p1 = sext_ln1118_3_fu_218_p1;

assign ret_V_1_fu_650_p2 = ($signed(27'd133365760) + $signed(sub_ln1192_5_fu_644_p2));

assign ret_V_2_fu_708_p2 = ($signed(23'd8368128) + $signed(add_ln1192_9_fu_702_p2));

assign ret_V_3_fu_815_p2 = ($signed(23'd8355840) + $signed(sub_ln1192_12_fu_809_p2));

assign ret_V_4_fu_493_p2 = ($signed(sext_ln703_fu_477_p1) - $signed(sext_ln728_fu_489_p1));

assign ret_V_5_fu_512_p2 = ($signed(27'd133758976) + $signed(sub_ln1192_13_fu_506_p2));

assign ret_V_fu_574_p2 = ($signed(23'd8343552) + $signed(sub_ln1192_2_fu_568_p2));

assign rhs_V_1_fu_528_p3 = {{tmp_1_reg_975_pp0_iter1_reg}, {11'd0}};

assign rhs_V_2_fu_557_p3 = {{tmp_2_reg_990_pp0_iter1_reg}, {11'd0}};

assign rhs_V_3_fu_636_p3 = {{r_V_17_fu_630_p2}, {12'd0}};

assign rhs_V_5_fu_764_p3 = {{p_Val2_5_reg_1003_pp0_iter1_reg}, {9'd0}};

assign rhs_V_6_fu_781_p3 = {{tmp_1_reg_975_pp0_iter1_reg}, {10'd0}};

assign rhs_V_7_fu_798_p3 = {{tmp_5_reg_1050_pp0_iter1_reg}, {10'd0}};

assign rhs_V_8_fu_481_p3 = {{r_V_20_fu_471_p2}, {12'd0}};

assign rhs_V_fu_275_p3 = {{p_Val2_5_reg_1003}, {8'd0}};

assign sext_ln1117_fu_187_p1 = tmp_1_fu_173_p4;

assign sext_ln1118_10_fu_456_p1 = $signed(r_V_19_fu_449_p3);

assign sext_ln1118_1_fu_320_p1 = $signed(r_V_18_fu_313_p3);

assign sext_ln1118_2_fu_348_p1 = p_Val2_5_reg_1003;

assign sext_ln1118_3_fu_218_p1 = p_Val2_5_fu_205_p4;

assign sext_ln1118_5_fu_591_p1 = r_V_14_reg_1030_pp0_iter1_reg;

assign sext_ln1118_6_fu_400_p1 = r_V_5_fu_393_p3;

assign sext_ln1118_7_fu_626_p1 = $signed(shl_ln1118_6_fu_619_p3);

assign sext_ln1118_9_fu_446_p1 = tmp_5_reg_1050;

assign sext_ln1192_11_fu_364_p1 = tmp_4_reg_1024;

assign sext_ln1192_12_fu_404_p1 = r_V_5_fu_393_p3;

assign sext_ln1192_14_fu_418_p1 = tmp_4_reg_1024;

assign sext_ln1192_15_fu_421_p1 = tmp_5_reg_1050;

assign sext_ln1192_19_fu_460_p1 = p_Val2_5_reg_1003;

assign sext_ln1192_1_fu_272_p1 = tmp_2_reg_990;

assign sext_ln1192_20_fu_771_p1 = $signed(rhs_V_5_fu_764_p3);

assign sext_ln1192_21_fu_788_p1 = $signed(rhs_V_6_fu_781_p3);

assign sext_ln1192_22_fu_805_p1 = $signed(rhs_V_7_fu_798_p3);

assign sext_ln1192_2_fu_282_p1 = $signed(rhs_V_fu_275_p3);

assign sext_ln1192_6_fu_535_p1 = $signed(rhs_V_1_fu_528_p3);

assign sext_ln1192_8_fu_564_p1 = $signed(rhs_V_2_fu_557_p3);

assign sext_ln1192_fu_183_p1 = tmp_1_fu_173_p4;

assign sext_ln700_fu_292_p1 = tmp_1_reg_975;

assign sext_ln703_fu_477_p1 = $signed(lhs_V_fu_463_p3);

assign sext_ln728_fu_489_p1 = $signed(rhs_V_8_fu_481_p3);

assign shl_ln1118_6_fu_619_p3 = {{p_Val2_5_reg_1003_pp0_iter1_reg}, {3'd0}};

assign shl_ln1192_10_fu_682_p3 = {{mul_ln1192_11_reg_1099}, {4'd0}};

assign shl_ln1192_11_fu_695_p3 = {{mul_ln1192_12_fu_968_p2}, {8'd0}};

assign shl_ln1192_12_fu_725_p3 = {{mul_ln1192_13_reg_1104}, {4'd0}};

assign shl_ln1192_13_fu_738_p3 = {{mul_ln1192_14_reg_1109}, {4'd0}};

assign shl_ln1192_14_fu_751_p3 = {{mul_ln1192_15_reg_1114}, {4'd0}};

assign shl_ln1192_15_fu_499_p3 = {{grp_fu_959_p3}, {8'd0}};

assign shl_ln1192_1_fu_301_p3 = {{trunc_ln1192_reg_1019}, {4'd0}};

assign shl_ln1192_2_fu_324_p3 = {{grp_fu_873_p3}, {4'd0}};

assign shl_ln1192_3_fu_544_p3 = {{mul_ln1192_3_reg_1069}, {4'd0}};

assign shl_ln1192_4_fu_354_p3 = {{mul_ln1192_4_fu_888_p2}, {4'd0}};

assign shl_ln1192_5_fu_367_p3 = {{mul_ln1192_5_fu_894_p2}, {4'd0}};

assign shl_ln1192_6_fu_380_p3 = {{trunc_ln1192_1_reg_1045}, {8'd0}};

assign shl_ln1192_7_fu_594_p3 = {{mul_ln1192_6_reg_1079}, {8'd0}};

assign shl_ln1192_8_fu_606_p3 = {{mul_ln1192_7_reg_1084}, {8'd0}};

assign shl_ln1192_9_fu_434_p3 = {{mul_ln1192_9_fu_921_p2}, {4'd0}};

assign shl_ln1192_s_fu_667_p3 = {{mul_ln1192_10_reg_1094}, {4'd0}};

assign shl_ln_fu_265_p3 = {{mul_ln1192_reg_998}, {4'd0}};

assign sub_ln1192_10_fu_745_p2 = (sub_ln1192_9_fu_732_p2 - shl_ln1192_13_fu_738_p3);

assign sub_ln1192_11_fu_792_p2 = ($signed(add_ln1192_12_fu_775_p2) - $signed(sext_ln1192_21_fu_788_p1));

assign sub_ln1192_12_fu_809_p2 = ($signed(sub_ln1192_11_fu_792_p2) - $signed(sext_ln1192_22_fu_805_p1));

assign sub_ln1192_13_fu_506_p2 = (ret_V_4_fu_493_p2 - shl_ln1192_15_fu_499_p3);

assign sub_ln1192_1_fu_331_p2 = (add_ln1192_1_fu_308_p2 - shl_ln1192_2_fu_324_p3);

assign sub_ln1192_2_fu_568_p2 = ($signed(add_ln1192_3_fu_551_p2) - $signed(sext_ln1192_8_fu_564_p1));

assign sub_ln1192_3_fu_374_p2 = (shl_ln1192_5_fu_367_p3 - shl_ln1192_4_fu_354_p3);

assign sub_ln1192_4_fu_613_p2 = (add_ln1192_6_fu_601_p2 - shl_ln1192_8_fu_606_p3);

assign sub_ln1192_5_fu_644_p2 = (sub_ln1192_4_fu_613_p2 - rhs_V_3_fu_636_p3);

assign sub_ln1192_7_fu_441_p2 = ($signed(grp_fu_912_p3) - $signed(shl_ln1192_9_fu_434_p3));

assign sub_ln1192_8_fu_689_p2 = (add_ln1192_8_fu_674_p2 - shl_ln1192_10_fu_682_p3);

assign sub_ln1192_9_fu_732_p2 = (23'd0 - shl_ln1192_12_fu_725_p3);

assign tmp_1_fu_173_p4 = {{x_V_in_sig[175:165]}};

assign tmp_5_fu_251_p4 = {{x_V_in_sig[43:33]}};

assign trunc_ln1117_fu_169_p1 = x_V_in_sig[10:0];

assign trunc_ln1192_1_fu_248_p1 = r_V_15_fu_845_p2[18:0];

assign trunc_ln1192_fu_215_p1 = r_V_13_fu_838_p2[18:0];

assign y_0_V = {{ret_V_fu_574_p2[22:12]}};

assign y_1_V = {{ret_V_1_fu_650_p2[26:16]}};

assign y_2_V = {{ret_V_2_fu_708_p2[22:12]}};

assign y_3_V = {{ret_V_3_fu_815_p2[22:12]}};

assign y_4_V = trunc_ln708_4_reg_1119;

always @ (posedge ap_clk) begin
    r_V_14_reg_1030[0] <= 1'b0;
    r_V_14_reg_1030_pp0_iter1_reg[0] <= 1'b0;
    add_ln1192_5_reg_1074[3:0] <= 4'b0000;
end

endmodule //myproject
