Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Jan 11 17:05:44 2021
| Host         : daphne.linktest.lme running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file gtwizard_0_exdes_timing_summary_routed.rpt -pb gtwizard_0_exdes_timing_summary_routed.pb -rpx gtwizard_0_exdes_timing_summary_routed.rpx -warn_on_violation
| Design       : gtwizard_0_exdes
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (221)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (221)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: SW6 (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: counter1_reg[0]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: counter1_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter1_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter1_reg[10]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter1_reg[12]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter1_reg[12]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter1_reg[16]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter1_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter1_reg[20]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter1_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter1_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter1_reg[24]_P/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: counter1_reg[28]_LDC/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: counter1_reg[28]_P/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: counter1_reg[29]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: counter1_reg[4]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: counter1_reg[4]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter1_reg[8]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter1_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter1_reg[9]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter1_reg[9]_P/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/FSM_sequential_fsm_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/FSM_sequential_fsm_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/FSM_sequential_fsm_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/done_packs_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/idle_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_logic_n_packs/pack_index_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.972        0.000                      0                 1068        0.121        0.000                      0                 1068        0.683        0.000                       0                   494  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                             ------------         ----------      --------------
Q0_CLK1_GTREFCLK_PAD_P_IN                                                                         {0.000 2.083}        4.167           239.981         
USER_CLK_P                                                                                        {0.000 3.200}        6.400           156.250         
  clk40                                                                                           {0.000 12.502}       25.005          39.993          
  clk_240_clk_wiz_1                                                                               {0.000 2.084}        4.167           239.955         
  clkfbout_clk_wiz_1                                                                              {0.000 22.400}       44.800          22.321          
gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 2.083}        4.167           239.981         
gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK        {0.000 2.083}        4.167           239.981         
  clkfbout                                                                                        {0.000 2.083}        4.167           239.981         
  clkout0                                                                                         {0.000 4.167}        8.334           119.990         
  clkout1                                                                                         {0.000 2.083}        4.167           239.981         
gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 2.083}        4.167           239.981         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q0_CLK1_GTREFCLK_PAD_P_IN                                                                         2.859        0.000                      0                    7        0.215        0.000                      0                    7        1.229        0.000                       0                    12  
USER_CLK_P                                                                                                                                                                                                                                    1.700        0.000                       0                     1  
  clk40                                                                                          19.801        0.000                      0                  388        0.121        0.000                      0                  388       12.002        0.000                       0                   205  
  clk_240_clk_wiz_1                                                                                                                                                                                                                           2.575        0.000                       0                     2  
  clkfbout_clk_wiz_1                                                                                                                                                                                                                         43.208        0.000                       0                     3  
gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK                                                                                                                                                    0.683        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                    2.918        0.000                       0                     2  
  clkout0                                                                                         3.628        0.000                      0                  575        0.200        0.000                      0                  575        2.274        0.000                       0                   231  
  clkout1                                                                                         1.133        0.000                      0                   64        0.121        0.000                      0                   64        1.137        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk40              clkout0                  2.382        0.000                      0                   34        0.152        0.000                      0                   34  
**async_default**  clkout0            clkout0                  0.972        0.000                      0                   34        1.692        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN
  To Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN

Setup :            0  Failing Endpoints,  Worst Slack        2.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@4.167ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 6.875 - 4.167 ) 
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.106     3.105 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.726     3.831    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.176 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.176    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X46Y33         FDRE                                         r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      4.167     4.167 r  
    AA13                                              0.000     4.167 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.167    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     4.167 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.069     6.190 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.685     6.875    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         FDRE                                         r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.123     7.998    
                         clock uncertainty           -0.035     7.963    
    SLICE_X46Y33         FDRE (Setup_fdre_C_D)        0.072     8.035    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@4.167ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.106     3.105 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.719     3.824    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y22         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.169 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.169    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y22         FDRE                                         r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      4.167     4.167 r  
    AA13                                              0.000     4.167 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.167    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     4.167 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.069     6.190 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y22         FDRE                                         r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.122     7.991    
                         clock uncertainty           -0.035     7.956    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)        0.072     8.028    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@4.167ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 6.875 - 4.167 ) 
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.106     3.105 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.726     3.831    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.788 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.788    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      4.167     4.167 r  
    AA13                                              0.000     4.167 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.167    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     4.167 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.069     6.190 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.685     6.875    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.123     7.998    
                         clock uncertainty           -0.035     7.963    
    SLICE_X46Y33         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037     7.926    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@4.167ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.106     3.105 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.719     3.824    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y22         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.781 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.781    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      4.167     4.167 r  
    AA13                                              0.000     4.167 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.167    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     4.167 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.069     6.190 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y22         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.122     7.991    
                         clock uncertainty           -0.035     7.956    
    SLICE_X48Y22         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037     7.919    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@4.167ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.955ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 6.875 - 4.167 ) 
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.106     3.105 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.726     3.831    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.955     4.786 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.786    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      4.167     4.167 r  
    AA13                                              0.000     4.167 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.167    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     4.167 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.069     6.190 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.685     6.875    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.123     7.998    
                         clock uncertainty           -0.035     7.963    
    SLICE_X46Y33         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036     7.927    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@4.167ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 6.875 - 4.167 ) 
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.106     3.105 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.726     3.831    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.782 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.782    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      4.167     4.167 r  
    AA13                                              0.000     4.167 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.167    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     4.167 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.069     6.190 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.685     6.875    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.123     7.998    
                         clock uncertainty           -0.035     7.963    
    SLICE_X46Y33         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025     7.938    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@4.167ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.106     3.105 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.719     3.824    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y22         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.775 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.775    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      4.167     4.167 r  
    AA13                                              0.000     4.167 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.167    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     4.167 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.069     6.190 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y22         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.122     7.991    
                         clock uncertainty           -0.035     7.956    
    SLICE_X48Y22         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025     7.931    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          7.931    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                  3.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.666 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.296     0.962    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.294 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.294    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.005 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.521     1.526    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.564     0.962    
    SLICE_X46Y33         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.079    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.666 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y22         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.005 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y22         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.074    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.666 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.296     0.962    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.293 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.293    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.005 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.521     1.526    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.564     0.962    
    SLICE_X46Y33         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.077    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.666 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y22         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.288 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.288    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.005 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y22         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.072    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.666 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.296     0.962    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.294 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.294    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.005 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.521     1.526    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.564     0.962    
    SLICE_X46Y33         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.071    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.666 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.296     0.962    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.452 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.452    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X46Y33         FDRE                                         r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.005 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.521     1.526    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X46Y33         FDRE                                         r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.564     0.962    
    SLICE_X46Y33         FDRE (Hold_fdre_C_D)         0.120     1.082    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.666 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y22         SRLC32E                                      r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.447 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.447    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y22         FDRE                                         r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.005 r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y22         FDRE                                         r  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y22         FDRE (Hold_fdre_C_D)         0.120     1.077    gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_CLK1_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { Q0_CLK1_GTREFCLK_PAD_P_IN }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFH/I                  n/a            1.592         4.167       2.575      BUFHCE_X0Y0        gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         4.167       2.629      GTPE2_COMMON_X0Y0  gtwizard_0_support_i/inst/common0_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         4.167       2.759      IBUFDS_GTE2_X0Y0   gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/I
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X48Y22       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X46Y33       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y22       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y22       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y22       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X46Y33       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X46Y33       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X46Y33       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X46Y33       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y22       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y22       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y22       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X46Y33       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X46Y33       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X46Y33       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X46Y33       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y22       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y22       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y22       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y22       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y22       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y22       gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  USER_CLK_P
  To Clock:  USER_CLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLK_P
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { USER_CLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y2  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y2  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk40
  To Clock:  clk40

Setup :            0  Failing Endpoints,  Worst Slack       19.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.801ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk40 rise@25.005ns - clk40 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.799ns (18.062%)  route 3.625ns (81.938%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 23.336 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -4.383 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.630    -1.113    si5324_init/clk_40
    SLICE_X38Y98         FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.379    -0.734 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.561    -0.173    si5324_init/startup_delay_reg[11]
    SLICE_X39Y98         LUT4 (Prop_lut4_I0_O)        0.105    -0.068 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_7/O
                         net (fo=1, routed)           0.506     0.438    si5324_init/FSM_sequential_i2c_wr_state[0]_i_7_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.105     0.543 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_6/O
                         net (fo=1, routed)           0.772     1.315    si5324_init/FSM_sequential_i2c_wr_state[0]_i_6_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.420 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_2/O
                         net (fo=35, routed)          1.125     2.545    si5324_init/FSM_sequential_i2c_wr_state[0]_i_2_n_0
    SLICE_X38Y101        LUT5 (Prop_lut5_I1_O)        0.105     2.650 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.661     3.311    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  si5324_init/wrfifo_dout_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)     25.005    25.005 r  
    M21                                               0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837    25.842 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.845    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    20.394 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    21.881    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.958 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.378    23.336    si5324_init/clk_40
    SLICE_X36Y102        FDRE                                         r  si5324_init/wrfifo_dout_reg[16]/C
                         clock pessimism              0.309    23.646    
                         clock uncertainty           -0.111    23.535    
    SLICE_X36Y102        FDRE (Setup_fdre_C_R)       -0.423    23.112    si5324_init/wrfifo_dout_reg[16]
  -------------------------------------------------------------------
                         required time                         23.112    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 19.801    

Slack (MET) :             19.815ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk40 rise@25.005ns - clk40 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.799ns (18.131%)  route 3.608ns (81.869%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 23.333 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -4.383 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.630    -1.113    si5324_init/clk_40
    SLICE_X38Y98         FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.379    -0.734 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.561    -0.173    si5324_init/startup_delay_reg[11]
    SLICE_X39Y98         LUT4 (Prop_lut4_I0_O)        0.105    -0.068 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_7/O
                         net (fo=1, routed)           0.506     0.438    si5324_init/FSM_sequential_i2c_wr_state[0]_i_7_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.105     0.543 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_6/O
                         net (fo=1, routed)           0.772     1.315    si5324_init/FSM_sequential_i2c_wr_state[0]_i_6_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.420 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_2/O
                         net (fo=35, routed)          1.125     2.545    si5324_init/FSM_sequential_i2c_wr_state[0]_i_2_n_0
    SLICE_X38Y101        LUT5 (Prop_lut5_I1_O)        0.105     2.650 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.644     3.294    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  si5324_init/wrfifo_dout_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)     25.005    25.005 r  
    M21                                               0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837    25.842 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.845    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    20.394 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    21.881    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.958 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.375    23.333    si5324_init/clk_40
    SLICE_X40Y100        FDRE                                         r  si5324_init/wrfifo_dout_reg[10]/C
                         clock pessimism              0.309    23.643    
                         clock uncertainty           -0.111    23.532    
    SLICE_X40Y100        FDRE (Setup_fdre_C_R)       -0.423    23.109    si5324_init/wrfifo_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         23.109    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                 19.815    

Slack (MET) :             19.815ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk40 rise@25.005ns - clk40 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.799ns (18.131%)  route 3.608ns (81.869%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 23.333 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -4.383 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.630    -1.113    si5324_init/clk_40
    SLICE_X38Y98         FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.379    -0.734 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.561    -0.173    si5324_init/startup_delay_reg[11]
    SLICE_X39Y98         LUT4 (Prop_lut4_I0_O)        0.105    -0.068 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_7/O
                         net (fo=1, routed)           0.506     0.438    si5324_init/FSM_sequential_i2c_wr_state[0]_i_7_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.105     0.543 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_6/O
                         net (fo=1, routed)           0.772     1.315    si5324_init/FSM_sequential_i2c_wr_state[0]_i_6_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.420 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_2/O
                         net (fo=35, routed)          1.125     2.545    si5324_init/FSM_sequential_i2c_wr_state[0]_i_2_n_0
    SLICE_X38Y101        LUT5 (Prop_lut5_I1_O)        0.105     2.650 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.644     3.294    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  si5324_init/wrfifo_dout_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)     25.005    25.005 r  
    M21                                               0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837    25.842 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.845    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    20.394 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    21.881    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.958 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.375    23.333    si5324_init/clk_40
    SLICE_X40Y100        FDRE                                         r  si5324_init/wrfifo_dout_reg[11]/C
                         clock pessimism              0.309    23.643    
                         clock uncertainty           -0.111    23.532    
    SLICE_X40Y100        FDRE (Setup_fdre_C_R)       -0.423    23.109    si5324_init/wrfifo_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         23.109    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                 19.815    

Slack (MET) :             19.815ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk40 rise@25.005ns - clk40 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.799ns (18.131%)  route 3.608ns (81.869%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 23.333 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -4.383 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.630    -1.113    si5324_init/clk_40
    SLICE_X38Y98         FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.379    -0.734 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.561    -0.173    si5324_init/startup_delay_reg[11]
    SLICE_X39Y98         LUT4 (Prop_lut4_I0_O)        0.105    -0.068 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_7/O
                         net (fo=1, routed)           0.506     0.438    si5324_init/FSM_sequential_i2c_wr_state[0]_i_7_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.105     0.543 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_6/O
                         net (fo=1, routed)           0.772     1.315    si5324_init/FSM_sequential_i2c_wr_state[0]_i_6_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.420 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_2/O
                         net (fo=35, routed)          1.125     2.545    si5324_init/FSM_sequential_i2c_wr_state[0]_i_2_n_0
    SLICE_X38Y101        LUT5 (Prop_lut5_I1_O)        0.105     2.650 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.644     3.294    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  si5324_init/wrfifo_dout_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)     25.005    25.005 r  
    M21                                               0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837    25.842 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.845    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    20.394 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    21.881    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.958 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.375    23.333    si5324_init/clk_40
    SLICE_X40Y100        FDRE                                         r  si5324_init/wrfifo_dout_reg[13]/C
                         clock pessimism              0.309    23.643    
                         clock uncertainty           -0.111    23.532    
    SLICE_X40Y100        FDRE (Setup_fdre_C_R)       -0.423    23.109    si5324_init/wrfifo_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         23.109    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                 19.815    

Slack (MET) :             19.888ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk40 rise@25.005ns - clk40 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.799ns (18.139%)  route 3.606ns (81.861%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 23.333 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -4.383 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.630    -1.113    si5324_init/clk_40
    SLICE_X38Y98         FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.379    -0.734 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.561    -0.173    si5324_init/startup_delay_reg[11]
    SLICE_X39Y98         LUT4 (Prop_lut4_I0_O)        0.105    -0.068 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_7/O
                         net (fo=1, routed)           0.506     0.438    si5324_init/FSM_sequential_i2c_wr_state[0]_i_7_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.105     0.543 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_6/O
                         net (fo=1, routed)           0.772     1.315    si5324_init/FSM_sequential_i2c_wr_state[0]_i_6_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.420 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_2/O
                         net (fo=35, routed)          1.125     2.545    si5324_init/FSM_sequential_i2c_wr_state[0]_i_2_n_0
    SLICE_X38Y101        LUT5 (Prop_lut5_I1_O)        0.105     2.650 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.642     3.292    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  si5324_init/wrfifo_dout_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)     25.005    25.005 r  
    M21                                               0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837    25.842 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.845    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    20.394 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    21.881    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.958 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.375    23.333    si5324_init/clk_40
    SLICE_X41Y102        FDRE                                         r  si5324_init/wrfifo_dout_reg[12]/C
                         clock pessimism              0.309    23.643    
                         clock uncertainty           -0.111    23.532    
    SLICE_X41Y102        FDRE (Setup_fdre_C_R)       -0.352    23.180    si5324_init/wrfifo_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         23.180    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                 19.888    

Slack (MET) :             19.888ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk40 rise@25.005ns - clk40 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.799ns (18.139%)  route 3.606ns (81.861%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 23.333 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -4.383 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.630    -1.113    si5324_init/clk_40
    SLICE_X38Y98         FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.379    -0.734 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.561    -0.173    si5324_init/startup_delay_reg[11]
    SLICE_X39Y98         LUT4 (Prop_lut4_I0_O)        0.105    -0.068 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_7/O
                         net (fo=1, routed)           0.506     0.438    si5324_init/FSM_sequential_i2c_wr_state[0]_i_7_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.105     0.543 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_6/O
                         net (fo=1, routed)           0.772     1.315    si5324_init/FSM_sequential_i2c_wr_state[0]_i_6_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.420 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_2/O
                         net (fo=35, routed)          1.125     2.545    si5324_init/FSM_sequential_i2c_wr_state[0]_i_2_n_0
    SLICE_X38Y101        LUT5 (Prop_lut5_I1_O)        0.105     2.650 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.642     3.292    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  si5324_init/wrfifo_dout_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)     25.005    25.005 r  
    M21                                               0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837    25.842 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.845    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    20.394 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    21.881    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.958 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.375    23.333    si5324_init/clk_40
    SLICE_X41Y102        FDRE                                         r  si5324_init/wrfifo_dout_reg[19]/C
                         clock pessimism              0.309    23.643    
                         clock uncertainty           -0.111    23.532    
    SLICE_X41Y102        FDRE (Setup_fdre_C_R)       -0.352    23.180    si5324_init/wrfifo_dout_reg[19]
  -------------------------------------------------------------------
                         required time                         23.180    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                 19.888    

Slack (MET) :             19.888ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk40 rise@25.005ns - clk40 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.799ns (18.139%)  route 3.606ns (81.861%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 23.333 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -4.383 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.630    -1.113    si5324_init/clk_40
    SLICE_X38Y98         FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.379    -0.734 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.561    -0.173    si5324_init/startup_delay_reg[11]
    SLICE_X39Y98         LUT4 (Prop_lut4_I0_O)        0.105    -0.068 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_7/O
                         net (fo=1, routed)           0.506     0.438    si5324_init/FSM_sequential_i2c_wr_state[0]_i_7_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.105     0.543 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_6/O
                         net (fo=1, routed)           0.772     1.315    si5324_init/FSM_sequential_i2c_wr_state[0]_i_6_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.420 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_2/O
                         net (fo=35, routed)          1.125     2.545    si5324_init/FSM_sequential_i2c_wr_state[0]_i_2_n_0
    SLICE_X38Y101        LUT5 (Prop_lut5_I1_O)        0.105     2.650 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.642     3.292    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  si5324_init/wrfifo_dout_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)     25.005    25.005 r  
    M21                                               0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837    25.842 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.845    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    20.394 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    21.881    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.958 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.375    23.333    si5324_init/clk_40
    SLICE_X41Y102        FDRE                                         r  si5324_init/wrfifo_dout_reg[20]/C
                         clock pessimism              0.309    23.643    
                         clock uncertainty           -0.111    23.532    
    SLICE_X41Y102        FDRE (Setup_fdre_C_R)       -0.352    23.180    si5324_init/wrfifo_dout_reg[20]
  -------------------------------------------------------------------
                         required time                         23.180    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                 19.888    

Slack (MET) :             19.888ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk40 rise@25.005ns - clk40 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.799ns (18.139%)  route 3.606ns (81.861%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 23.333 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -4.383 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.630    -1.113    si5324_init/clk_40
    SLICE_X38Y98         FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.379    -0.734 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.561    -0.173    si5324_init/startup_delay_reg[11]
    SLICE_X39Y98         LUT4 (Prop_lut4_I0_O)        0.105    -0.068 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_7/O
                         net (fo=1, routed)           0.506     0.438    si5324_init/FSM_sequential_i2c_wr_state[0]_i_7_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.105     0.543 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_6/O
                         net (fo=1, routed)           0.772     1.315    si5324_init/FSM_sequential_i2c_wr_state[0]_i_6_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.420 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_2/O
                         net (fo=35, routed)          1.125     2.545    si5324_init/FSM_sequential_i2c_wr_state[0]_i_2_n_0
    SLICE_X38Y101        LUT5 (Prop_lut5_I1_O)        0.105     2.650 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.642     3.292    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  si5324_init/wrfifo_dout_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)     25.005    25.005 r  
    M21                                               0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837    25.842 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.845    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    20.394 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    21.881    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.958 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.375    23.333    si5324_init/clk_40
    SLICE_X41Y102        FDRE                                         r  si5324_init/wrfifo_dout_reg[22]/C
                         clock pessimism              0.309    23.643    
                         clock uncertainty           -0.111    23.532    
    SLICE_X41Y102        FDRE (Setup_fdre_C_R)       -0.352    23.180    si5324_init/wrfifo_dout_reg[22]
  -------------------------------------------------------------------
                         required time                         23.180    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                 19.888    

Slack (MET) :             20.029ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk40 rise@25.005ns - clk40 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.799ns (18.743%)  route 3.464ns (81.257%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 23.333 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -4.383 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.630    -1.113    si5324_init/clk_40
    SLICE_X38Y98         FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.379    -0.734 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.561    -0.173    si5324_init/startup_delay_reg[11]
    SLICE_X39Y98         LUT4 (Prop_lut4_I0_O)        0.105    -0.068 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_7/O
                         net (fo=1, routed)           0.506     0.438    si5324_init/FSM_sequential_i2c_wr_state[0]_i_7_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.105     0.543 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_6/O
                         net (fo=1, routed)           0.772     1.315    si5324_init/FSM_sequential_i2c_wr_state[0]_i_6_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.420 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_2/O
                         net (fo=35, routed)          1.125     2.545    si5324_init/FSM_sequential_i2c_wr_state[0]_i_2_n_0
    SLICE_X38Y101        LUT5 (Prop_lut5_I1_O)        0.105     2.650 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.500     3.150    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X38Y100        FDRE                                         r  si5324_init/wrfifo_dout_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)     25.005    25.005 r  
    M21                                               0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837    25.842 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.845    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    20.394 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    21.881    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.958 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.375    23.333    si5324_init/clk_40
    SLICE_X38Y100        FDRE                                         r  si5324_init/wrfifo_dout_reg[17]/C
                         clock pessimism              0.309    23.643    
                         clock uncertainty           -0.111    23.532    
    SLICE_X38Y100        FDRE (Setup_fdre_C_R)       -0.352    23.180    si5324_init/wrfifo_dout_reg[17]
  -------------------------------------------------------------------
                         required time                         23.180    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 20.029    

Slack (MET) :             20.038ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk40 rise@25.005ns - clk40 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.799ns (18.781%)  route 3.455ns (81.219%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 23.333 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -4.383 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.630    -1.113    si5324_init/clk_40
    SLICE_X38Y98         FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.379    -0.734 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.561    -0.173    si5324_init/startup_delay_reg[11]
    SLICE_X39Y98         LUT4 (Prop_lut4_I0_O)        0.105    -0.068 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_7/O
                         net (fo=1, routed)           0.506     0.438    si5324_init/FSM_sequential_i2c_wr_state[0]_i_7_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.105     0.543 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_6/O
                         net (fo=1, routed)           0.772     1.315    si5324_init/FSM_sequential_i2c_wr_state[0]_i_6_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.420 r  si5324_init/FSM_sequential_i2c_wr_state[0]_i_2/O
                         net (fo=35, routed)          1.125     2.545    si5324_init/FSM_sequential_i2c_wr_state[0]_i_2_n_0
    SLICE_X38Y101        LUT5 (Prop_lut5_I1_O)        0.105     2.650 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.491     3.141    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X41Y101        FDRE                                         r  si5324_init/wrfifo_dout_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)     25.005    25.005 r  
    M21                                               0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837    25.842 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.845    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    20.394 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    21.881    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.958 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.375    23.333    si5324_init/clk_40
    SLICE_X41Y101        FDRE                                         r  si5324_init/wrfifo_dout_reg[18]/C
                         clock pessimism              0.309    23.643    
                         clock uncertainty           -0.111    23.532    
    SLICE_X41Y101        FDRE (Setup_fdre_C_R)       -0.352    23.180    si5324_init/wrfifo_dout_reg[18]
  -------------------------------------------------------------------
                         required time                         23.180    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                 20.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.748 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.715    -0.462    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X51Y29         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.266    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X51Y29         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.468 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.991    -0.853    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X51Y29         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism              0.391    -0.462    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.075    -0.387    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.748 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.716    -0.461    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X45Y29         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.265    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X45Y29         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.468 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.992    -0.852    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X45Y29         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism              0.391    -0.461    
    SLICE_X45Y29         FDRE (Hold_fdre_C_D)         0.075    -0.386    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.748 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.712    -0.465    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_pll0lock/sysclk_in
    SLICE_X51Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.269    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync1
    SLICE_X51Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.468 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.987    -0.857    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_pll0lock/sysclk_in
    SLICE_X51Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2/C
                         clock pessimism              0.392    -0.465    
    SLICE_X51Y26         FDRE (Hold_fdre_C_D)         0.075    -0.390    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 si5324_init/wrfifo_dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/Din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.955ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.748 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.617    -0.560    si5324_init/clk_40
    SLICE_X41Y101        FDRE                                         r  si5324_init/wrfifo_dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  si5324_init/wrfifo_dout_reg[18]/Q
                         net (fo=1, routed)           0.086    -0.333    si5324_init/in11[2]
    SLICE_X40Y101        LUT5 (Prop_lut5_I0_O)        0.045    -0.288 r  si5324_init/Din[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    si5324_init/Din[2]_i_1_n_0
    SLICE_X40Y101        FDRE                                         r  si5324_init/Din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.468 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.889    -0.955    si5324_init/clk_40
    SLICE_X40Y101        FDRE                                         r  si5324_init/Din_reg[2]/C
                         clock pessimism              0.408    -0.547    
    SLICE_X40Y101        FDRE (Hold_fdre_C_D)         0.120    -0.427    si5324_init/Din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 si5324_init/wrfifo_dout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/Din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.955ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.748 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.617    -0.560    si5324_init/clk_40
    SLICE_X41Y102        FDRE                                         r  si5324_init/wrfifo_dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  si5324_init/wrfifo_dout_reg[19]/Q
                         net (fo=1, routed)           0.086    -0.333    si5324_init/in11[3]
    SLICE_X40Y102        LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  si5324_init/Din[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    si5324_init/Din[3]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  si5324_init/Din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.468 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.889    -0.955    si5324_init/clk_40
    SLICE_X40Y102        FDRE                                         r  si5324_init/Din_reg[3]/C
                         clock pessimism              0.408    -0.547    
    SLICE_X40Y102        FDRE (Hold_fdre_C_D)         0.120    -0.427    si5324_init/Din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 si5324_init/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.521%)  route 0.107ns (36.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.955ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.748 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.617    -0.560    si5324_init/clk_40
    SLICE_X37Y101        FDCE                                         r  si5324_init/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  si5324_init/cnt_reg[2]/Q
                         net (fo=25, routed)          0.107    -0.312    si5324_init/cnt_reg[2]
    SLICE_X36Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.267 r  si5324_init/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    si5324_init/p_0_in[0]
    SLICE_X36Y101        FDCE                                         r  si5324_init/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.468 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.889    -0.955    si5324_init/clk_40
    SLICE_X36Y101        FDCE                                         r  si5324_init/cnt_reg[0]/C
                         clock pessimism              0.408    -0.547    
    SLICE_X36Y101        FDCE (Hold_fdce_C_D)         0.121    -0.426    si5324_init/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.748 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.713    -0.464    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X44Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.300 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.245    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X44Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.468 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.988    -0.856    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X44Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism              0.392    -0.464    
    SLICE_X44Y26         FDRE (Hold_fdre_C_D)         0.060    -0.404    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 si5324_init/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.894%)  route 0.119ns (39.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.955ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.748 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.617    -0.560    si5324_init/clk_40
    SLICE_X37Y101        FDCE                                         r  si5324_init/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  si5324_init/cnt_reg[5]/Q
                         net (fo=25, routed)          0.119    -0.300    si5324_init/cnt_reg[5]
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045    -0.255 r  si5324_init/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    si5324_init/p_0_in[4]
    SLICE_X36Y101        FDCE                                         r  si5324_init/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.468 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.889    -0.955    si5324_init/clk_40
    SLICE_X36Y101        FDCE                                         r  si5324_init/cnt_reg[4]/C
                         clock pessimism              0.408    -0.547    
    SLICE_X36Y101        FDCE (Hold_fdce_C_D)         0.121    -0.426    si5324_init/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 si5324_init/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.955ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.748 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.617    -0.560    si5324_init/clk_40
    SLICE_X37Y101        FDCE                                         r  si5324_init/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  si5324_init/cnt_reg[5]/Q
                         net (fo=25, routed)          0.121    -0.298    si5324_init/cnt_reg[5]
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.045    -0.253 r  si5324_init/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    si5324_init/p_0_in[3]
    SLICE_X36Y101        FDCE                                         r  si5324_init/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.468 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.889    -0.955    si5324_init/clk_40
    SLICE_X36Y101        FDCE                                         r  si5324_init/cnt_reg[3]/C
                         clock pessimism              0.408    -0.547    
    SLICE_X36Y101        FDCE (Hold_fdce_C_D)         0.120    -0.427    si5324_init/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 simple_i2c/u1/Dout_reg/C
                            (rising edge-triggered cell FDCE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            simple_i2c/sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.336%)  route 0.156ns (45.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.748 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.616    -0.561    simple_i2c/u1/CLK
    SLICE_X37Y103        FDCE                                         r  simple_i2c/u1/Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  simple_i2c/u1/Dout_reg/Q
                         net (fo=2, routed)           0.156    -0.264    simple_i2c/ack_out_w
    SLICE_X40Y103        LUT3 (Prop_lut3_I1_O)        0.045    -0.219 r  simple_i2c/sr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    simple_i2c/p_1_in[0]
    SLICE_X40Y103        FDRE                                         r  simple_i2c/sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.468 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         0.888    -0.956    simple_i2c/CLK
    SLICE_X40Y103        FDRE                                         r  simple_i2c/sr_reg[0]/C
                         clock pessimism              0.433    -0.523    
    SLICE_X40Y103        FDRE (Hold_fdre_C_D)         0.120    -0.403    simple_i2c/sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40
Waveform(ns):       { 0.000 12.502 }
Period(ns):         25.005
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         25.005      19.291     GTPE2_CHANNEL_X0Y0  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                       n/a            1.592         25.005      23.412     BUFGCTRL_X0Y1       clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.538         25.005      23.467     GTPE2_COMMON_X0Y0   gtwizard_0_support_i/inst/common0_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT1           n/a            1.249         25.005      23.756     MMCME2_ADV_X0Y2     clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                       n/a            1.000         25.005      24.005     SLICE_X49Y28        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
Min Period        n/a     FDRE/C                       n/a            1.000         25.005      24.005     SLICE_X49Y28        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
Min Period        n/a     FDRE/C                       n/a            1.000         25.005      24.005     SLICE_X48Y27        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
Min Period        n/a     FDRE/C                       n/a            1.000         25.005      24.005     SLICE_X48Y27        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
Min Period        n/a     FDRE/C                       n/a            1.000         25.005      24.005     SLICE_X48Y28        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_2ms_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         25.005      24.005     SLICE_X48Y28        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_500us_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1           n/a            213.360       25.005      188.355    MMCME2_ADV_X0Y2     clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDPE/C                       n/a            0.500         12.502      12.002     SLICE_X38Y97        si5324_init/startup_delay_reg[4]/C
Low Pulse Width   Fast    FDPE/C                       n/a            0.500         12.502      12.002     SLICE_X38Y97        si5324_init/startup_delay_reg[5]/C
Low Pulse Width   Fast    FDPE/C                       n/a            0.500         12.502      12.002     SLICE_X38Y97        si5324_init/startup_delay_reg[6]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         12.502      12.002     SLICE_X38Y97        si5324_init/startup_delay_reg[7]/C
Low Pulse Width   Fast    FDPE/C                       n/a            0.500         12.502      12.002     SLICE_X38Y98        si5324_init/startup_delay_reg[8]/C
Low Pulse Width   Fast    FDPE/C                       n/a            0.500         12.502      12.002     SLICE_X38Y98        si5324_init/startup_delay_reg[9]/C
Low Pulse Width   Slow    FDCE/C                       n/a            0.500         12.502      12.002     SLICE_X36Y103       simple_i2c/u1/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C                       n/a            0.500         12.502      12.002     SLICE_X37Y104       simple_i2c/u1/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C                       n/a            0.500         12.502      12.002     SLICE_X36Y103       simple_i2c/u1/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDPE/C                       n/a            0.500         12.502      12.002     SLICE_X37Y103       simple_i2c/u1/SCLo_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         12.502      12.002     SLICE_X46Y26        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         12.502      12.002     SLICE_X38Y102       si5324_init/Din_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         12.502      12.002     SLICE_X38Y102       si5324_init/Din_reg[1]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         12.502      12.002     SLICE_X40Y101       si5324_init/Din_reg[2]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         12.502      12.002     SLICE_X40Y102       si5324_init/Din_reg[3]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         12.502      12.002     SLICE_X40Y102       si5324_init/stop_s_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         12.502      12.002     SLICE_X39Y103       si5324_init/twobytes_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         12.502      12.002     SLICE_X49Y29        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/MMCM_RESET_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         12.502      12.002     SLICE_X46Y29        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         12.502      12.002     SLICE_X46Y29        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_240_clk_wiz_1
  To Clock:  clk_240_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_240_clk_wiz_1
Waveform(ns):       { 0.000 2.084 }
Period(ns):         4.167
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         4.167       2.575      BUFGCTRL_X0Y3    clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y2  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 22.400 }
Period(ns):         44.800
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         44.800      43.208     BUFGCTRL_X0Y4    clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         44.800      43.551     MMCME2_ADV_X0Y2  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         44.800      43.551     MMCME2_ADV_X0Y2  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       44.800      55.200     MMCME2_ADV_X0Y2  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       44.800      168.560    MMCME2_ADV_X0Y2  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
  To Clock:  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.167       1.743      GTPE2_CHANNEL_X0Y0  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y5       gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         4.167       2.918      MMCME2_ADV_X1Y2     gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.167       95.833     MMCME2_ADV_X1Y2     gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X1Y2     gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X1Y2     gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X1Y2     gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.084       0.684      MMCME2_ADV_X1Y2     gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.167       2.918      MMCME2_ADV_X1Y2  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.167       2.918      MMCME2_ADV_X1Y2  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.167       95.833     MMCME2_ADV_X1Y2  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.167       209.193    MMCME2_ADV_X1Y2  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 top_logic_n_packs/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 2.064ns (43.745%)  route 2.654ns (56.255%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 14.473 - 8.334 ) 
    Source Clock Delay      (SCD):    6.519ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.710     6.519    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X42Y0          FDRE                                         r  top_logic_n_packs/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDRE (Prop_fdre_C_Q)         0.398     6.917 r  top_logic_n_packs/index_reg[4]/Q
                         net (fo=3, routed)           0.819     7.737    top_logic_n_packs/index[4]
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.235     7.972 r  top_logic_n_packs/fsm_next_state1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.972    top_logic_n_packs/fsm_next_state1_carry_i_7_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.395 r  top_logic_n_packs/fsm_next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.395    top_logic_n_packs/fsm_next_state1_carry_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.495 r  top_logic_n_packs/fsm_next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.495    top_logic_n_packs/fsm_next_state1_carry__0_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.595 r  top_logic_n_packs/fsm_next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.595    top_logic_n_packs/fsm_next_state1_carry__1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.695 r  top_logic_n_packs/fsm_next_state1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.695    top_logic_n_packs/fsm_next_state1_carry__2_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.795 r  top_logic_n_packs/fsm_next_state1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.795    top_logic_n_packs/fsm_next_state1_carry__3_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.895 r  top_logic_n_packs/fsm_next_state1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.895    top_logic_n_packs/fsm_next_state1_carry__4_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.995 r  top_logic_n_packs/fsm_next_state1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.995    top_logic_n_packs/fsm_next_state1_carry__5_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     9.126 r  top_logic_n_packs/fsm_next_state1_carry__6/CO[1]
                         net (fo=66, routed)          1.835    10.961    top_logic_n_packs/fsm_next_state1_carry__6_n_2
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.277    11.238 r  top_logic_n_packs/index[0]_i_1/O
                         net (fo=1, routed)           0.000    11.238    top_logic_n_packs/index_clockdomainsrenamer1_next_value[0]
    SLICE_X42Y0          FDRE                                         r  top_logic_n_packs/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.586    14.473    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X42Y0          FDRE                                         r  top_logic_n_packs/index_reg[0]/C
                         clock pessimism              0.380    14.853    
                         clock uncertainty           -0.062    14.792    
    SLICE_X42Y0          FDRE (Setup_fdre_C_D)        0.074    14.866    top_logic_n_packs/index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 top_logic_n_packs/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/index_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 2.064ns (48.355%)  route 2.204ns (51.645%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 14.472 - 8.334 ) 
    Source Clock Delay      (SCD):    6.519ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.710     6.519    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X42Y0          FDRE                                         r  top_logic_n_packs/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDRE (Prop_fdre_C_Q)         0.398     6.917 r  top_logic_n_packs/index_reg[4]/Q
                         net (fo=3, routed)           0.819     7.737    top_logic_n_packs/index[4]
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.235     7.972 r  top_logic_n_packs/fsm_next_state1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.972    top_logic_n_packs/fsm_next_state1_carry_i_7_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.395 r  top_logic_n_packs/fsm_next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.395    top_logic_n_packs/fsm_next_state1_carry_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.495 r  top_logic_n_packs/fsm_next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.495    top_logic_n_packs/fsm_next_state1_carry__0_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.595 r  top_logic_n_packs/fsm_next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.595    top_logic_n_packs/fsm_next_state1_carry__1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.695 r  top_logic_n_packs/fsm_next_state1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.695    top_logic_n_packs/fsm_next_state1_carry__2_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.795 r  top_logic_n_packs/fsm_next_state1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.795    top_logic_n_packs/fsm_next_state1_carry__3_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.895 r  top_logic_n_packs/fsm_next_state1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.895    top_logic_n_packs/fsm_next_state1_carry__4_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.995 r  top_logic_n_packs/fsm_next_state1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.995    top_logic_n_packs/fsm_next_state1_carry__5_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     9.126 r  top_logic_n_packs/fsm_next_state1_carry__6/CO[1]
                         net (fo=66, routed)          0.705     9.831    top_logic_n_packs/fsm_next_state1_carry__6_n_2
    SLICE_X44Y8          LUT4 (Prop_lut4_I1_O)        0.277    10.108 r  top_logic_n_packs/index[40]_i_1/O
                         net (fo=1, routed)           0.680    10.788    top_logic_n_packs/index_clockdomainsrenamer1_next_value[40]
    SLICE_X43Y8          FDRE                                         r  top_logic_n_packs/index_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.585    14.472    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X43Y8          FDRE                                         r  top_logic_n_packs/index_reg[40]/C
                         clock pessimism              0.352    14.824    
                         clock uncertainty           -0.062    14.763    
    SLICE_X43Y8          FDRE (Setup_fdre_C_D)       -0.233    14.530    top_logic_n_packs/index_reg[40]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/index_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.494ns (13.011%)  route 3.303ns (86.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.469 - 8.334 ) 
    Source Clock Delay      (SCD):    6.508ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.699     6.508    gt0_txusrclk2_i
    SLICE_X45Y19         FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.379     6.887 f  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=4, routed)           1.148     8.035    top_logic_n_packs/out
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.115     8.150 r  top_logic_n_packs/FSM_sequential_state[1]_i_1/O
                         net (fo=170, routed)         2.155    10.305    top_logic_n_packs/SR[0]
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.582    14.469    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[54]/C
                         clock pessimism              0.336    14.805    
                         clock uncertainty           -0.062    14.744    
    SLICE_X42Y13         FDRE (Setup_fdre_C_R)       -0.593    14.151    top_logic_n_packs/index_reg[54]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/index_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.494ns (13.011%)  route 3.303ns (86.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.469 - 8.334 ) 
    Source Clock Delay      (SCD):    6.508ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.699     6.508    gt0_txusrclk2_i
    SLICE_X45Y19         FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.379     6.887 f  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=4, routed)           1.148     8.035    top_logic_n_packs/out
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.115     8.150 r  top_logic_n_packs/FSM_sequential_state[1]_i_1/O
                         net (fo=170, routed)         2.155    10.305    top_logic_n_packs/SR[0]
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.582    14.469    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[55]/C
                         clock pessimism              0.336    14.805    
                         clock uncertainty           -0.062    14.744    
    SLICE_X42Y13         FDRE (Setup_fdre_C_R)       -0.593    14.151    top_logic_n_packs/index_reg[55]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/index_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.494ns (13.011%)  route 3.303ns (86.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.469 - 8.334 ) 
    Source Clock Delay      (SCD):    6.508ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.699     6.508    gt0_txusrclk2_i
    SLICE_X45Y19         FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.379     6.887 f  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=4, routed)           1.148     8.035    top_logic_n_packs/out
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.115     8.150 r  top_logic_n_packs/FSM_sequential_state[1]_i_1/O
                         net (fo=170, routed)         2.155    10.305    top_logic_n_packs/SR[0]
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.582    14.469    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[56]/C
                         clock pessimism              0.336    14.805    
                         clock uncertainty           -0.062    14.744    
    SLICE_X42Y13         FDRE (Setup_fdre_C_R)       -0.593    14.151    top_logic_n_packs/index_reg[56]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/index_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.494ns (13.011%)  route 3.303ns (86.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.469 - 8.334 ) 
    Source Clock Delay      (SCD):    6.508ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.699     6.508    gt0_txusrclk2_i
    SLICE_X45Y19         FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.379     6.887 f  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=4, routed)           1.148     8.035    top_logic_n_packs/out
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.115     8.150 r  top_logic_n_packs/FSM_sequential_state[1]_i_1/O
                         net (fo=170, routed)         2.155    10.305    top_logic_n_packs/SR[0]
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.582    14.469    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[57]/C
                         clock pessimism              0.336    14.805    
                         clock uncertainty           -0.062    14.744    
    SLICE_X42Y13         FDRE (Setup_fdre_C_R)       -0.593    14.151    top_logic_n_packs/index_reg[57]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/index_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.494ns (13.011%)  route 3.303ns (86.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.469 - 8.334 ) 
    Source Clock Delay      (SCD):    6.508ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.699     6.508    gt0_txusrclk2_i
    SLICE_X45Y19         FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.379     6.887 f  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=4, routed)           1.148     8.035    top_logic_n_packs/out
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.115     8.150 r  top_logic_n_packs/FSM_sequential_state[1]_i_1/O
                         net (fo=170, routed)         2.155    10.305    top_logic_n_packs/SR[0]
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.582    14.469    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[58]/C
                         clock pessimism              0.336    14.805    
                         clock uncertainty           -0.062    14.744    
    SLICE_X42Y13         FDRE (Setup_fdre_C_R)       -0.593    14.151    top_logic_n_packs/index_reg[58]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/index_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.494ns (13.011%)  route 3.303ns (86.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.469 - 8.334 ) 
    Source Clock Delay      (SCD):    6.508ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.699     6.508    gt0_txusrclk2_i
    SLICE_X45Y19         FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.379     6.887 f  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=4, routed)           1.148     8.035    top_logic_n_packs/out
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.115     8.150 r  top_logic_n_packs/FSM_sequential_state[1]_i_1/O
                         net (fo=170, routed)         2.155    10.305    top_logic_n_packs/SR[0]
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.582    14.469    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[59]/C
                         clock pessimism              0.336    14.805    
                         clock uncertainty           -0.062    14.744    
    SLICE_X42Y13         FDRE (Setup_fdre_C_R)       -0.593    14.151    top_logic_n_packs/index_reg[59]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/index_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.494ns (13.011%)  route 3.303ns (86.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.469 - 8.334 ) 
    Source Clock Delay      (SCD):    6.508ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.699     6.508    gt0_txusrclk2_i
    SLICE_X45Y19         FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.379     6.887 f  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=4, routed)           1.148     8.035    top_logic_n_packs/out
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.115     8.150 r  top_logic_n_packs/FSM_sequential_state[1]_i_1/O
                         net (fo=170, routed)         2.155    10.305    top_logic_n_packs/SR[0]
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.582    14.469    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[60]/C
                         clock pessimism              0.336    14.805    
                         clock uncertainty           -0.062    14.744    
    SLICE_X42Y13         FDRE (Setup_fdre_C_R)       -0.593    14.151    top_logic_n_packs/index_reg[60]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/index_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.494ns (13.011%)  route 3.303ns (86.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.469 - 8.334 ) 
    Source Clock Delay      (SCD):    6.508ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.699     6.508    gt0_txusrclk2_i
    SLICE_X45Y19         FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.379     6.887 f  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=4, routed)           1.148     8.035    top_logic_n_packs/out
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.115     8.150 r  top_logic_n_packs/FSM_sequential_state[1]_i_1/O
                         net (fo=170, routed)         2.155    10.305    top_logic_n_packs/SR[0]
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.582    14.469    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X42Y13         FDRE                                         r  top_logic_n_packs/index_reg[61]/C
                         clock pessimism              0.336    14.805    
                         clock uncertainty           -0.062    14.744    
    SLICE_X42Y13         FDRE (Setup_fdre_C_R)       -0.593    14.151    top_logic_n_packs/index_reg[61]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  3.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 top_logic_n_packs/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.215ns (67.251%)  route 0.105ns (32.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.725     2.591    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X44Y3          FDSE                                         r  top_logic_n_packs/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDSE (Prop_fdse_C_Q)         0.164     2.755 r  top_logic_n_packs/state_reg[0]/Q
                         net (fo=12, routed)          0.105     2.860    top_logic_n_packs/state_reg_n_0_[0]
    SLICE_X45Y3          LUT2 (Prop_lut2_I1_O)        0.051     2.911 r  top_logic_n_packs/o[8]_i_1/O
                         net (fo=1, routed)           0.000     2.911    top_logic_n_packs/p_13_in
    SLICE_X45Y3          FDRE                                         r  top_logic_n_packs/o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.003     3.238    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X45Y3          FDRE                                         r  top_logic_n_packs/o_reg[8]/C
                         clock pessimism             -0.634     2.604    
    SLICE_X45Y3          FDRE (Hold_fdre_C_D)         0.107     2.711    top_logic_n_packs/o_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 top_logic_n_packs/multiregimpl0_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/FSM_onehot_tx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.622%)  route 0.155ns (45.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.723     2.589    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X47Y7          FDRE                                         r  top_logic_n_packs/multiregimpl0_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.141     2.730 r  top_logic_n_packs/multiregimpl0_regs1_reg/Q
                         net (fo=4, routed)           0.155     2.885    top_logic_n_packs/multiregimpl0_regs1
    SLICE_X48Y7          LUT6 (Prop_lut6_I2_O)        0.045     2.930 r  top_logic_n_packs/FSM_onehot_tx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.930    top_logic_n_packs/FSM_onehot_tx_state[2]_i_1_n_0
    SLICE_X48Y7          FDRE                                         r  top_logic_n_packs/FSM_onehot_tx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.001     3.236    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X48Y7          FDRE                                         r  top_logic_n_packs/FSM_onehot_tx_state_reg[2]/C
                         clock pessimism             -0.631     2.605    
    SLICE_X48Y7          FDRE (Hold_fdre_C_D)         0.120     2.725    top_logic_n_packs/FSM_onehot_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 top_logic_n_packs/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.625%)  route 0.105ns (33.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.725     2.591    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X44Y3          FDSE                                         r  top_logic_n_packs/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDSE (Prop_fdse_C_Q)         0.164     2.755 r  top_logic_n_packs/state_reg[0]/Q
                         net (fo=12, routed)          0.105     2.860    top_logic_n_packs/state_reg_n_0_[0]
    SLICE_X45Y3          LUT2 (Prop_lut2_I0_O)        0.045     2.905 r  top_logic_n_packs/o[26]_i_1/O
                         net (fo=1, routed)           0.000     2.905    top_logic_n_packs/p_63_in
    SLICE_X45Y3          FDRE                                         r  top_logic_n_packs/o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.003     3.238    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X45Y3          FDRE                                         r  top_logic_n_packs/o_reg[26]/C
                         clock pessimism             -0.634     2.604    
    SLICE_X45Y3          FDRE (Hold_fdre_C_D)         0.092     2.696    top_logic_n_packs/o_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 uart_delay_test/tx_latch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            uart_delay_test/tx_latch_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.226ns (72.852%)  route 0.084ns (27.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.719     2.585    uart_delay_test/gt0_txusrclk2_out
    SLICE_X51Y16         FDRE                                         r  uart_delay_test/tx_latch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.128     2.713 r  uart_delay_test/tx_latch_reg[5]/Q
                         net (fo=1, routed)           0.084     2.797    uart_delay_test/tx_latch[5]
    SLICE_X51Y16         LUT5 (Prop_lut5_I4_O)        0.098     2.895 r  uart_delay_test/tx_latch[4]_i_1/O
                         net (fo=1, routed)           0.000     2.895    uart_delay_test/tx_latch_t_next_value0[4]
    SLICE_X51Y16         FDRE                                         r  uart_delay_test/tx_latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.995     3.230    uart_delay_test/gt0_txusrclk2_out
    SLICE_X51Y16         FDRE                                         r  uart_delay_test/tx_latch_reg[4]/C
                         clock pessimism             -0.645     2.585    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.092     2.677    uart_delay_test/tx_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 top_logic_n_packs/data_type_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/FSM_onehot_tx_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.782%)  route 0.155ns (42.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.723     2.589    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X46Y8          FDRE                                         r  top_logic_n_packs/data_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164     2.753 f  top_logic_n_packs/data_type_reg[0]/Q
                         net (fo=12, routed)          0.155     2.908    top_logic_n_packs/data_type[0]
    SLICE_X48Y7          LUT4 (Prop_lut4_I3_O)        0.048     2.956 r  top_logic_n_packs/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=1, routed)           0.000     2.956    top_logic_n_packs/stream_controller_eop_clockdomainsrenamer0_cases_next_value1
    SLICE_X48Y7          FDRE                                         r  top_logic_n_packs/FSM_onehot_tx_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.001     3.236    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X48Y7          FDRE                                         r  top_logic_n_packs/FSM_onehot_tx_state_reg[4]/C
                         clock pessimism             -0.631     2.605    
    SLICE_X48Y7          FDRE (Hold_fdre_C_D)         0.131     2.736    top_logic_n_packs/FSM_onehot_tx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uart_delay_test/tx_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            uart_delay_test/tx_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.238%)  route 0.128ns (40.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.720     2.586    uart_delay_test/gt0_txusrclk2_out
    SLICE_X47Y15         FDRE                                         r  uart_delay_test/tx_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     2.727 r  uart_delay_test/tx_counter_reg[1]/Q
                         net (fo=5, routed)           0.128     2.855    uart_delay_test/tx_counter_reg_n_0_[1]
    SLICE_X47Y15         LUT6 (Prop_lut6_I1_O)        0.045     2.900 r  uart_delay_test/tx_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.900    uart_delay_test/tx_counter[4]_i_1_n_0
    SLICE_X47Y15         FDRE                                         r  uart_delay_test/tx_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.996     3.231    uart_delay_test/gt0_txusrclk2_out
    SLICE_X47Y15         FDRE                                         r  uart_delay_test/tx_counter_reg[4]/C
                         clock pessimism             -0.645     2.586    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092     2.678    uart_delay_test/tx_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 top_logic_n_packs/crc_encoder_crc_cur_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/crc_encoder_crc_cur_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.822%)  route 0.147ns (44.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.725     2.591    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X47Y1          FDSE                                         r  top_logic_n_packs/crc_encoder_crc_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDSE (Prop_fdse_C_Q)         0.141     2.732 r  top_logic_n_packs/crc_encoder_crc_cur_reg[1]/Q
                         net (fo=10, routed)          0.147     2.879    top_logic_n_packs/p_16_in105_in
    SLICE_X49Y2          LUT6 (Prop_lut6_I4_O)        0.045     2.924 r  top_logic_n_packs/crc_encoder_crc_cur[5]_i_1/O
                         net (fo=1, routed)           0.000     2.924    top_logic_n_packs/crc_encoder_crc_cur0141_out
    SLICE_X49Y2          FDSE                                         r  top_logic_n_packs/crc_encoder_crc_cur_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.003     3.238    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X49Y2          FDSE                                         r  top_logic_n_packs/crc_encoder_crc_cur_reg[5]/C
                         clock pessimism             -0.631     2.607    
    SLICE_X49Y2          FDSE (Hold_fdse_C_D)         0.091     2.698    top_logic_n_packs/crc_encoder_crc_cur_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 top_logic_n_packs/data_type_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/FSM_onehot_tx_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.434%)  route 0.155ns (42.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.723     2.589    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X46Y8          FDRE                                         r  top_logic_n_packs/data_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164     2.753 r  top_logic_n_packs/data_type_reg[0]/Q
                         net (fo=12, routed)          0.155     2.908    top_logic_n_packs/data_type[0]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.045     2.953 r  top_logic_n_packs/FSM_onehot_tx_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.953    top_logic_n_packs/FSM_onehot_tx_state[3]_i_1_n_0
    SLICE_X48Y7          FDRE                                         r  top_logic_n_packs/FSM_onehot_tx_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.001     3.236    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X48Y7          FDRE                                         r  top_logic_n_packs/FSM_onehot_tx_state_reg[3]/C
                         clock pessimism             -0.631     2.605    
    SLICE_X48Y7          FDRE (Hold_fdre_C_D)         0.121     2.726    top_logic_n_packs/FSM_onehot_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 top_logic_n_packs/FSM_sequential_fsm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            top_logic_n_packs/FSM_sequential_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.122%)  route 0.092ns (28.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.723     2.589    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X47Y9          FDRE                                         r  top_logic_n_packs/FSM_sequential_fsm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.128     2.717 r  top_logic_n_packs/FSM_sequential_fsm_state_reg[1]/Q
                         net (fo=79, routed)          0.092     2.809    top_logic_n_packs/fsm_state[1]
    SLICE_X47Y9          LUT6 (Prop_lut6_I3_O)        0.099     2.908 r  top_logic_n_packs/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.908    top_logic_n_packs/FSM_sequential_fsm_state[2]_i_1_n_0
    SLICE_X47Y9          FDRE                                         r  top_logic_n_packs/FSM_sequential_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.001     3.236    top_logic_n_packs/gt0_txusrclk2_out
    SLICE_X47Y9          FDRE                                         r  top_logic_n_packs/FSM_sequential_fsm_state_reg[2]/C
                         clock pessimism             -0.647     2.589    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.091     2.680    top_logic_n_packs/FSM_sequential_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uart_delay_test/tx_latch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            uart_delay_test/tx_latch_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.022%)  route 0.135ns (41.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.719     2.585    uart_delay_test/gt0_txusrclk2_out
    SLICE_X51Y16         FDRE                                         r  uart_delay_test/tx_latch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     2.726 r  uart_delay_test/tx_latch_reg[2]/Q
                         net (fo=1, routed)           0.135     2.861    uart_delay_test/tx_latch[2]
    SLICE_X51Y16         LUT2 (Prop_lut2_I0_O)        0.045     2.906 r  uart_delay_test/tx_latch[1]_i_1/O
                         net (fo=1, routed)           0.000     2.906    uart_delay_test/tx_latch_t_next_value0[1]
    SLICE_X51Y16         FDRE                                         r  uart_delay_test/tx_latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.995     3.230    uart_delay_test/gt0_txusrclk2_out
    SLICE_X51Y16         FDRE                                         r  uart_delay_test/tx_latch_reg[1]/C
                         clock pessimism             -0.645     2.585    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.092     2.677    uart_delay_test/tx_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.334       2.274      GTPE2_CHANNEL_X0Y0  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.592         8.334       6.742      BUFGCTRL_X0Y0       gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         8.334       7.085      MMCME2_ADV_X1Y2     gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C                   n/a            1.000         8.334       7.334      SLICE_X48Y24        counter1_reg[20]_P/C
Min Period        n/a     FDPE/C                   n/a            1.000         8.334       7.334      SLICE_X51Y22        counter1_reg[21]_P/C
Min Period        n/a     FDPE/C                   n/a            1.000         8.334       7.334      SLICE_X47Y24        counter1_reg[22]_P/C
Min Period        n/a     FDPE/C                   n/a            1.000         8.334       7.334      SLICE_X49Y25        counter1_reg[23]_P/C
Min Period        n/a     FDPE/C                   n/a            1.000         8.334       7.334      SLICE_X49Y17        counter1_reg[7]_P/C
Min Period        n/a     FDPE/C                   n/a            1.000         8.334       7.334      SLICE_X46Y16        counter1_reg[8]_P/C
Min Period        n/a     FDPE/C                   n/a            1.000         8.334       7.334      SLICE_X49Y19        counter1_reg[9]_P/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.334       205.026    MMCME2_ADV_X1Y2     gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X48Y24        counter1_reg[20]_P/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X51Y22        counter1_reg[21]_P/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X47Y24        counter1_reg[22]_P/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X49Y25        counter1_reg[23]_P/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X46Y23        counter1_reg[24]_P/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X47Y23        counter1_reg[25]_P/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X49Y22        counter1_reg[26]_P/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X51Y23        counter1_reg[27]_P/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X47Y25        counter1_reg[28]_P/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X50Y25        counter1_reg[29]_P/C
High Pulse Width  Fast    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X48Y24        counter1_reg[20]_P/C
High Pulse Width  Fast    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X51Y22        counter1_reg[21]_P/C
High Pulse Width  Fast    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X47Y24        counter1_reg[22]_P/C
High Pulse Width  Fast    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X49Y25        counter1_reg[23]_P/C
High Pulse Width  Fast    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X49Y17        counter1_reg[7]_P/C
High Pulse Width  Fast    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X46Y16        counter1_reg[8]_P/C
High Pulse Width  Fast    FDPE/C                   n/a            0.500         4.167       3.667      SLICE_X49Y19        counter1_reg[9]_P/C
High Pulse Width  Fast    FDCE/C                   n/a            0.500         4.167       3.667      SLICE_X45Y19        gt0_txfsmresetdone_r2_reg/C
High Pulse Width  Fast    FDCE/C                   n/a            0.500         4.167       3.667      SLICE_X45Y19        gt0_txfsmresetdone_r_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X42Y0         top_logic_n_packs/index_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.694ns (25.055%)  route 2.076ns (74.945%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 10.293 - 4.167 ) 
    Source Clock Delay      (SCD):    6.502ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.693     6.502    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.379     6.881 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.768     7.650    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.105     7.755 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.565     8.319    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.105     8.424 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.269     8.694    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.473     9.272    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X45Y23         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     4.167 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     5.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398     7.118    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.191 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.573    10.293    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y23         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.336    10.629    
                         clock uncertainty           -0.056    10.573    
    SLICE_X45Y23         FDRE (Setup_fdre_C_CE)      -0.168    10.405    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.405    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.694ns (25.055%)  route 2.076ns (74.945%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 10.293 - 4.167 ) 
    Source Clock Delay      (SCD):    6.502ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.693     6.502    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.379     6.881 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.768     7.650    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.105     7.755 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.565     8.319    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.105     8.424 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.269     8.694    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.473     9.272    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X45Y23         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     4.167 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     5.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398     7.118    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.191 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.573    10.293    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y23         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.336    10.629    
                         clock uncertainty           -0.056    10.573    
    SLICE_X45Y23         FDRE (Setup_fdre_C_CE)      -0.168    10.405    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.405    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.694ns (25.055%)  route 2.076ns (74.945%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 10.293 - 4.167 ) 
    Source Clock Delay      (SCD):    6.502ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.693     6.502    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.379     6.881 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.768     7.650    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.105     7.755 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.565     8.319    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.105     8.424 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.269     8.694    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.473     9.272    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X45Y23         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     4.167 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     5.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398     7.118    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.191 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.573    10.293    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y23         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.336    10.629    
                         clock uncertainty           -0.056    10.573    
    SLICE_X45Y23         FDRE (Setup_fdre_C_CE)      -0.168    10.405    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.405    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.694ns (25.055%)  route 2.076ns (74.945%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 10.293 - 4.167 ) 
    Source Clock Delay      (SCD):    6.502ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.693     6.502    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.379     6.881 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.768     7.650    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.105     7.755 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.565     8.319    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.105     8.424 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.269     8.694    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.473     9.272    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X45Y23         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     4.167 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     5.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398     7.118    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.191 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.573    10.293    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y23         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.336    10.629    
                         clock uncertainty           -0.056    10.573    
    SLICE_X45Y23         FDRE (Setup_fdre_C_CE)      -0.168    10.405    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.405    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.694ns (25.335%)  route 2.045ns (74.665%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.125ns = ( 10.292 - 4.167 ) 
    Source Clock Delay      (SCD):    6.502ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.693     6.502    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.379     6.881 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.768     7.650    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.105     7.755 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.565     8.319    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.105     8.424 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.269     8.694    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.443     9.242    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X45Y24         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     4.167 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     5.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398     7.118    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.191 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.572    10.292    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y24         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.336    10.628    
                         clock uncertainty           -0.056    10.572    
    SLICE_X45Y24         FDRE (Setup_fdre_C_CE)      -0.168    10.404    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.404    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.694ns (25.335%)  route 2.045ns (74.665%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.125ns = ( 10.292 - 4.167 ) 
    Source Clock Delay      (SCD):    6.502ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.693     6.502    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.379     6.881 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.768     7.650    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.105     7.755 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.565     8.319    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.105     8.424 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.269     8.694    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.443     9.242    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X45Y24         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     4.167 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     5.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398     7.118    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.191 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.572    10.292    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y24         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.336    10.628    
                         clock uncertainty           -0.056    10.572    
    SLICE_X45Y24         FDRE (Setup_fdre_C_CE)      -0.168    10.404    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.404    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.694ns (25.335%)  route 2.045ns (74.665%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.125ns = ( 10.292 - 4.167 ) 
    Source Clock Delay      (SCD):    6.502ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.693     6.502    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.379     6.881 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.768     7.650    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.105     7.755 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.565     8.319    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.105     8.424 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.269     8.694    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.443     9.242    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X45Y24         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     4.167 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     5.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398     7.118    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.191 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.572    10.292    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y24         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.336    10.628    
                         clock uncertainty           -0.056    10.572    
    SLICE_X45Y24         FDRE (Setup_fdre_C_CE)      -0.168    10.404    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.404    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.694ns (25.335%)  route 2.045ns (74.665%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.125ns = ( 10.292 - 4.167 ) 
    Source Clock Delay      (SCD):    6.502ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.693     6.502    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.379     6.881 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.768     7.650    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.105     7.755 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.565     8.319    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.105     8.424 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.269     8.694    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.443     9.242    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X45Y24         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     4.167 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     5.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398     7.118    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.191 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.572    10.292    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y24         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.336    10.628    
                         clock uncertainty           -0.056    10.572    
    SLICE_X45Y24         FDRE (Setup_fdre_C_CE)      -0.168    10.404    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.404    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.694ns (25.222%)  route 2.058ns (74.778%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 10.293 - 4.167 ) 
    Source Clock Delay      (SCD):    6.502ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.693     6.502    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.379     6.881 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.768     7.650    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.105     7.755 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.565     8.319    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.105     8.424 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.269     8.694    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.455     9.254    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     4.167 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     5.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398     7.118    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.191 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.573    10.293    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.376    10.669    
                         clock uncertainty           -0.056    10.613    
    SLICE_X45Y26         FDRE (Setup_fdre_C_CE)      -0.168    10.445    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         10.445    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.694ns (25.222%)  route 2.058ns (74.778%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 10.293 - 4.167 ) 
    Source Clock Delay      (SCD):    6.502ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.693     6.502    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.379     6.881 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.768     7.650    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.105     7.755 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.565     8.319    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.105     8.424 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.269     8.694    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.455     9.254    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     4.167 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     5.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398     7.118    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.191 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.643    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.720 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.573    10.293    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.376    10.669    
                         clock uncertainty           -0.056    10.613    
    SLICE_X45Y26         FDRE (Setup_fdre_C_CE)      -0.168    10.445    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         10.445    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  1.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.712     2.578    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_TXUSRCLK_OUT
    SLICE_X43Y25         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.774    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X43Y25         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.987     3.222    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_TXUSRCLK_OUT
    SLICE_X43Y25         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.644     2.578    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.075     2.653    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.713     2.579    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_TXUSRCLK_OUT
    SLICE_X43Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     2.720 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.775    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X43Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.988     3.223    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_TXUSRCLK_OUT
    SLICE_X43Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.644     2.579    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.075     2.654    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.091%)  route 0.115ns (44.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.712     2.578    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_TXUSRCLK_OUT
    SLICE_X43Y25         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.115     2.834    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X44Y25         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.987     3.222    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X44Y25         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.610     2.612    
    SLICE_X44Y25         FDRE (Hold_fdre_C_D)         0.060     2.672    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.246ns (78.041%)  route 0.069ns (21.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.712     2.578    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X44Y25         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.148     2.726 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.069     2.795    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3
    SLICE_X44Y25         LUT4 (Prop_lut4_I2_O)        0.098     2.893 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     2.893    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X44Y25         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.987     3.222    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X44Y25         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.644     2.578    
    SLICE_X44Y25         FDRE (Hold_fdre_C_D)         0.120     2.698    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.712     2.578    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_TXUSRCLK_OUT
    SLICE_X43Y25         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.128     2.706 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.822    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync2
    SLICE_X43Y25         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.987     3.222    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_TXUSRCLK_OUT
    SLICE_X43Y25         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.644     2.578    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.017     2.595    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.713     2.579    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_TXUSRCLK_OUT
    SLICE_X43Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.128     2.707 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.823    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X43Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.988     3.223    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_TXUSRCLK_OUT
    SLICE_X43Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.644     2.579    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.017     2.596    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.712     2.578    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y25         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.118     2.837    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.945 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.945    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_4
    SLICE_X45Y25         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.987     3.222    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y25         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.644     2.578    
    SLICE_X45Y25         FDRE (Hold_fdre_C_D)         0.105     2.683    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.712     2.578    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y24         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.118     2.837    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.945 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.945    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_4
    SLICE_X45Y24         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.987     3.222    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y24         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism             -0.644     2.578    
    SLICE_X45Y24         FDRE (Hold_fdre_C_D)         0.105     2.683    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.713     2.579    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y23         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.141     2.720 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.118     2.838    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.946 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     2.946    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_4
    SLICE_X45Y23         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.988     3.223    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y23         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism             -0.644     2.579    
    SLICE_X45Y23         FDRE (Hold_fdre_C_D)         0.105     2.684    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.713     2.579    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     2.720 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.118     2.838    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.946 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.946    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_4
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.988     3.223    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_TXUSRCLK_OUT
    SLICE_X45Y26         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism             -0.644     2.579    
    SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.105     2.684    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.167       1.137      GTPE2_CHANNEL_X0Y0  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y2       gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         4.167       2.918      MMCME2_ADV_X1Y2     gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X43Y25        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X43Y25        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X43Y25        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X43Y25        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X45Y26        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X45Y26        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X45Y26        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.167       209.193    MMCME2_ADV_X1Y2     gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y27        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.084       1.584      SLICE_X43Y25        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.084       1.584      SLICE_X43Y25        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.084       1.584      SLICE_X43Y25        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.084       1.584      SLICE_X43Y25        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.084       1.584      SLICE_X43Y25        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.084       1.584      SLICE_X43Y25        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.084       1.584      SLICE_X43Y25        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.084       1.584      SLICE_X43Y25        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.084       1.584      SLICE_X45Y26        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y26        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y26        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y26        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y23        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y23        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y23        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X43Y26        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y23        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y26        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X43Y26        gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk40
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[11]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.453ns  (clkout0 rise@8308.997ns - clk40 rise@8301.544ns)
  Data Path Delay:        11.529ns  (logic 0.484ns (4.198%)  route 11.045ns (95.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.130ns = ( 8315.128 - 8308.997 ) 
    Source Clock Delay      (SCD):    -1.049ns = ( 8300.495 - 8301.544 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)   8301.544  8301.544 r  
    M21                                               0.000  8301.544 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000  8301.544    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877  8302.421 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  8303.486    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325  8297.162 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559  8298.721    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081  8298.802 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.694  8300.496    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.379  8300.875 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          7.344  8308.220    gt0_txfsmresetdone_i
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.105  8308.325 f  counter1_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           3.701  8312.026    counter1_reg[11]_LDC_i_1_n_0
    SLICE_X51Y19         FDPE                                         f  counter1_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 8308.997  8308.997 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000  8308.997 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476  8310.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  8310.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398  8311.947    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  8312.021 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  8313.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  8313.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.577  8315.127    gt0_txusrclk2_i
    SLICE_X51Y19         FDPE                                         r  counter1_reg[11]_P/C
                         clock pessimism              0.000  8315.127    
                         clock uncertainty           -0.429  8314.697    
    SLICE_X51Y19         FDPE (Recov_fdpe_C_PRE)     -0.292  8314.405    counter1_reg[11]_P
  -------------------------------------------------------------------
                         required time                       8314.406    
                         arrival time                       -8312.024    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[23]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.453ns  (clkout0 rise@8308.997ns - clk40 rise@8301.544ns)
  Data Path Delay:        11.132ns  (logic 0.484ns (4.348%)  route 10.648ns (95.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.124ns = ( 8315.121 - 8308.997 ) 
    Source Clock Delay      (SCD):    -1.049ns = ( 8300.495 - 8301.544 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)   8301.544  8301.544 r  
    M21                                               0.000  8301.544 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000  8301.544    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877  8302.421 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  8303.486    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325  8297.162 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559  8298.721    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081  8298.802 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.694  8300.496    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.379  8300.875 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          6.429  8307.304    gt0_txfsmresetdone_i
    SLICE_X48Y25         LUT3 (Prop_lut3_I2_O)        0.105  8307.409 f  counter1_reg[23]_LDC_i_1/O
                         net (fo=2, routed)           4.219  8311.628    counter1_reg[23]_LDC_i_1_n_0
    SLICE_X49Y25         FDPE                                         f  counter1_reg[23]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 8308.997  8308.997 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000  8308.997 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476  8310.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  8310.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398  8311.947    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  8312.021 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  8313.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  8313.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.571  8315.121    gt0_txusrclk2_i
    SLICE_X49Y25         FDPE                                         r  counter1_reg[23]_P/C
                         clock pessimism              0.000  8315.121    
                         clock uncertainty           -0.429  8314.691    
    SLICE_X49Y25         FDPE (Recov_fdpe_C_PRE)     -0.292  8314.399    counter1_reg[23]_P
  -------------------------------------------------------------------
                         required time                       8314.400    
                         arrival time                       -8311.627    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[29]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.453ns  (clkout0 rise@8308.997ns - clk40 rise@8301.544ns)
  Data Path Delay:        11.058ns  (logic 0.484ns (4.377%)  route 10.574ns (95.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.124ns = ( 8315.121 - 8308.997 ) 
    Source Clock Delay      (SCD):    -1.049ns = ( 8300.495 - 8301.544 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)   8301.544  8301.544 r  
    M21                                               0.000  8301.544 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000  8301.544    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877  8302.421 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  8303.486    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325  8297.162 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559  8298.721    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081  8298.802 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.694  8300.496    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.379  8300.875 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          6.483  8307.357    gt0_txfsmresetdone_i
    SLICE_X50Y24         LUT3 (Prop_lut3_I2_O)        0.105  8307.463 f  counter1_reg[29]_LDC_i_1/O
                         net (fo=2, routed)           4.091  8311.555    counter1_reg[29]_LDC_i_1_n_0
    SLICE_X50Y25         FDPE                                         f  counter1_reg[29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 8308.997  8308.997 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000  8308.997 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476  8310.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  8310.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398  8311.947    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  8312.021 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  8313.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  8313.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.571  8315.121    gt0_txusrclk2_i
    SLICE_X50Y25         FDPE                                         r  counter1_reg[29]_P/C
                         clock pessimism              0.000  8315.121    
                         clock uncertainty           -0.429  8314.691    
    SLICE_X50Y25         FDPE (Recov_fdpe_C_PRE)     -0.292  8314.399    counter1_reg[29]_P
  -------------------------------------------------------------------
                         required time                       8314.400    
                         arrival time                       -8311.553    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[10]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.453ns  (clkout0 rise@8308.997ns - clk40 rise@8301.544ns)
  Data Path Delay:        11.003ns  (logic 0.484ns (4.399%)  route 10.519ns (95.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.130ns = ( 8315.128 - 8308.997 ) 
    Source Clock Delay      (SCD):    -1.049ns = ( 8300.495 - 8301.544 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)   8301.544  8301.544 r  
    M21                                               0.000  8301.544 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000  8301.544    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877  8302.421 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  8303.486    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325  8297.162 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559  8298.721    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081  8298.802 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.694  8300.496    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.379  8300.875 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          6.898  8307.772    gt0_txfsmresetdone_i
    SLICE_X46Y19         LUT3 (Prop_lut3_I2_O)        0.105  8307.878 f  counter1_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           3.621  8311.499    counter1_reg[10]_LDC_i_1_n_0
    SLICE_X47Y19         FDPE                                         f  counter1_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 8308.997  8308.997 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000  8308.997 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476  8310.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  8310.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398  8311.947    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  8312.021 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  8313.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  8313.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.577  8315.127    gt0_txusrclk2_i
    SLICE_X47Y19         FDPE                                         r  counter1_reg[10]_P/C
                         clock pessimism              0.000  8315.127    
                         clock uncertainty           -0.429  8314.697    
    SLICE_X47Y19         FDPE (Recov_fdpe_C_PRE)     -0.292  8314.405    counter1_reg[10]_P
  -------------------------------------------------------------------
                         required time                       8314.406    
                         arrival time                       -8311.498    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[32]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.453ns  (clkout0 rise@8308.997ns - clk40 rise@8301.544ns)
  Data Path Delay:        10.941ns  (logic 0.484ns (4.424%)  route 10.457ns (95.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.125ns = ( 8315.122 - 8308.997 ) 
    Source Clock Delay      (SCD):    -1.049ns = ( 8300.495 - 8301.544 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)   8301.544  8301.544 r  
    M21                                               0.000  8301.544 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000  8301.544    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877  8302.421 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  8303.486    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325  8297.162 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559  8298.721    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081  8298.802 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.694  8300.496    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.379  8300.875 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          6.483  8307.357    gt0_txfsmresetdone_i
    SLICE_X48Y24         LUT3 (Prop_lut3_I2_O)        0.105  8307.463 f  counter1_reg[32]_LDC_i_1/O
                         net (fo=2, routed)           3.975  8311.438    counter1_reg[32]_LDC_i_1_n_0
    SLICE_X44Y24         FDPE                                         f  counter1_reg[32]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 8308.997  8308.997 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000  8308.997 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476  8310.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  8310.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398  8311.947    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  8312.021 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  8313.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  8313.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.572  8315.122    gt0_txusrclk2_i
    SLICE_X44Y24         FDPE                                         r  counter1_reg[32]_P/C
                         clock pessimism              0.000  8315.122    
                         clock uncertainty           -0.429  8314.692    
    SLICE_X44Y24         FDPE (Recov_fdpe_C_PRE)     -0.292  8314.400    counter1_reg[32]_P
  -------------------------------------------------------------------
                         required time                       8314.401    
                         arrival time                       -8311.437    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[26]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.453ns  (clkout0 rise@8308.997ns - clk40 rise@8301.544ns)
  Data Path Delay:        10.914ns  (logic 0.484ns (4.435%)  route 10.430ns (95.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.127ns = ( 8315.124 - 8308.997 ) 
    Source Clock Delay      (SCD):    -1.049ns = ( 8300.495 - 8301.544 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)   8301.544  8301.544 r  
    M21                                               0.000  8301.544 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000  8301.544    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877  8302.421 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  8303.486    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325  8297.162 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559  8298.721    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081  8298.802 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.694  8300.496    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.379  8300.875 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          6.386  8307.261    gt0_txfsmresetdone_i
    SLICE_X49Y23         LUT3 (Prop_lut3_I2_O)        0.105  8307.366 f  counter1_reg[26]_LDC_i_1/O
                         net (fo=2, routed)           4.044  8311.410    counter1_reg[26]_LDC_i_1_n_0
    SLICE_X49Y22         FDPE                                         f  counter1_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 8308.997  8308.997 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000  8308.997 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476  8310.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  8310.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398  8311.947    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  8312.021 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  8313.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  8313.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.574  8315.124    gt0_txusrclk2_i
    SLICE_X49Y22         FDPE                                         r  counter1_reg[26]_P/C
                         clock pessimism              0.000  8315.124    
                         clock uncertainty           -0.429  8314.694    
    SLICE_X49Y22         FDPE (Recov_fdpe_C_PRE)     -0.292  8314.402    counter1_reg[26]_P
  -------------------------------------------------------------------
                         required time                       8314.403    
                         arrival time                       -8311.409    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            we_r_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.453ns  (clkout0 rise@8308.997ns - clk40 rise@8301.544ns)
  Data Path Delay:        10.700ns  (logic 0.484ns (4.523%)  route 10.216ns (95.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns = ( 8315.131 - 8308.997 ) 
    Source Clock Delay      (SCD):    -1.049ns = ( 8300.495 - 8301.544 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)   8301.544  8301.544 r  
    M21                                               0.000  8301.544 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000  8301.544    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877  8302.421 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  8303.486    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325  8297.162 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559  8298.721    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081  8298.802 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.694  8300.496    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.379  8300.875 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          7.344  8308.220    gt0_txfsmresetdone_i
    SLICE_X48Y17         LUT2 (Prop_lut2_I0_O)        0.105  8308.325 f  we_r_i_1/O
                         net (fo=1, routed)           2.872  8311.197    we_r_i_1_n_0
    SLICE_X49Y16         FDPE                                         f  we_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 8308.997  8308.997 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000  8308.997 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476  8310.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  8310.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398  8311.947    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  8312.021 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  8313.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  8313.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.580  8315.130    gt0_txusrclk2_i
    SLICE_X49Y16         FDPE                                         r  we_r_reg/C
                         clock pessimism              0.000  8315.130    
                         clock uncertainty           -0.429  8314.700    
    SLICE_X49Y16         FDPE (Recov_fdpe_C_PRE)     -0.451  8314.249    we_r_reg
  -------------------------------------------------------------------
                         required time                       8314.250    
                         arrival time                       -8311.195    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[28]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.453ns  (clkout0 rise@8308.997ns - clk40 rise@8301.544ns)
  Data Path Delay:        10.843ns  (logic 0.484ns (4.464%)  route 10.359ns (95.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.124ns = ( 8315.121 - 8308.997 ) 
    Source Clock Delay      (SCD):    -1.049ns = ( 8300.495 - 8301.544 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)   8301.544  8301.544 r  
    M21                                               0.000  8301.544 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000  8301.544    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877  8302.421 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  8303.486    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325  8297.162 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559  8298.721    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081  8298.802 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.694  8300.496    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.379  8300.875 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          6.602  8307.478    gt0_txfsmresetdone_i
    SLICE_X46Y23         LUT3 (Prop_lut3_I2_O)        0.105  8307.583 f  counter1_reg[28]_LDC_i_1/O
                         net (fo=2, routed)           3.757  8311.340    counter1_reg[28]_LDC_i_1_n_0
    SLICE_X47Y25         FDPE                                         f  counter1_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 8308.997  8308.997 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000  8308.997 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476  8310.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  8310.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398  8311.947    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  8312.021 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  8313.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  8313.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.571  8315.121    gt0_txusrclk2_i
    SLICE_X47Y25         FDPE                                         r  counter1_reg[28]_P/C
                         clock pessimism              0.000  8315.121    
                         clock uncertainty           -0.429  8314.691    
    SLICE_X47Y25         FDPE (Recov_fdpe_C_PRE)     -0.292  8314.399    counter1_reg[28]_P
  -------------------------------------------------------------------
                         required time                       8314.400    
                         arrival time                       -8311.338    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[21]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.453ns  (clkout0 rise@8308.997ns - clk40 rise@8301.544ns)
  Data Path Delay:        10.796ns  (logic 0.484ns (4.483%)  route 10.312ns (95.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.127ns = ( 8315.124 - 8308.997 ) 
    Source Clock Delay      (SCD):    -1.049ns = ( 8300.495 - 8301.544 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)   8301.544  8301.544 r  
    M21                                               0.000  8301.544 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000  8301.544    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877  8302.421 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  8303.486    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325  8297.162 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559  8298.721    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081  8298.802 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.694  8300.496    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.379  8300.875 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          6.567  8307.441    gt0_txfsmresetdone_i
    SLICE_X50Y22         LUT3 (Prop_lut3_I2_O)        0.105  8307.547 f  counter1_reg[21]_LDC_i_1/O
                         net (fo=2, routed)           3.746  8311.293    counter1_reg[21]_LDC_i_1_n_0
    SLICE_X51Y22         FDPE                                         f  counter1_reg[21]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 8308.997  8308.997 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000  8308.997 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476  8310.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  8310.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398  8311.947    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  8312.021 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  8313.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  8313.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.574  8315.124    gt0_txusrclk2_i
    SLICE_X51Y22         FDPE                                         r  counter1_reg[21]_P/C
                         clock pessimism              0.000  8315.124    
                         clock uncertainty           -0.429  8314.694    
    SLICE_X51Y22         FDPE (Recov_fdpe_C_PRE)     -0.292  8314.402    counter1_reg[21]_P
  -------------------------------------------------------------------
                         required time                       8314.403    
                         arrival time                       -8311.292    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[18]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.453ns  (clkout0 rise@8308.997ns - clk40 rise@8301.544ns)
  Data Path Delay:        10.781ns  (logic 0.484ns (4.489%)  route 10.297ns (95.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.124ns = ( 8315.121 - 8308.997 ) 
    Source Clock Delay      (SCD):    -1.049ns = ( 8300.495 - 8301.544 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)   8301.544  8301.544 r  
    M21                                               0.000  8301.544 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000  8301.544    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877  8302.421 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  8303.486    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325  8297.162 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559  8298.721    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081  8298.802 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.694  8300.496    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.379  8300.875 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          6.577  8307.451    gt0_txfsmresetdone_i
    SLICE_X48Y21         LUT3 (Prop_lut3_I2_O)        0.105  8307.557 f  counter1_reg[18]_LDC_i_1/O
                         net (fo=2, routed)           3.721  8311.277    counter1_reg[18]_LDC_i_1_n_0
    SLICE_X51Y25         FDPE                                         f  counter1_reg[18]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 8308.997  8308.997 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000  8308.997 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476  8310.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  8310.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398  8311.947    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  8312.021 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  8313.473    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  8313.550 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.571  8315.121    gt0_txusrclk2_i
    SLICE_X51Y25         FDPE                                         r  counter1_reg[18]_P/C
                         clock pessimism              0.000  8315.121    
                         clock uncertainty           -0.429  8314.691    
    SLICE_X51Y25         FDPE (Recov_fdpe_C_PRE)     -0.292  8314.399    counter1_reg[18]_P
  -------------------------------------------------------------------
                         required time                       8314.400    
                         arrival time                       -8311.276    
  -------------------------------------------------------------------
                         slack                                  3.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[3]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.388ns (4.610%)  route 8.029ns (95.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.611 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -3.123    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.046 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.574    -1.472    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.304    -1.168 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          4.702     3.534    gt0_txfsmresetdone_i
    SLICE_X47Y15         LUT3 (Prop_lut3_I2_O)        0.084     3.618 f  counter1_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           3.327     6.945    counter1_reg[3]_LDC_i_1_n_0
    SLICE_X48Y14         FDPE                                         f  counter1_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.703     6.512    gt0_txusrclk2_i
    SLICE_X48Y14         FDPE                                         r  counter1_reg[3]_P/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.429     6.942    
    SLICE_X48Y14         FDPE (Remov_fdpe_C_PRE)     -0.148     6.794    counter1_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -6.794    
                         arrival time                           6.945    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[0]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 0.388ns (4.569%)  route 8.104ns (95.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        7.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.509ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.611 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -3.123    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.046 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.574    -1.472    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.304    -1.168 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          5.855     4.687    gt0_txfsmresetdone_i
    SLICE_X50Y17         LUT4 (Prop_lut4_I3_O)        0.084     4.771 f  counter1_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           2.249     7.020    counter1_reg[0]_LDC_i_1_n_0
    SLICE_X51Y17         FDPE                                         f  counter1_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.700     6.509    gt0_txusrclk2_i
    SLICE_X51Y17         FDPE                                         r  counter1_reg[0]_P/C
                         clock pessimism              0.000     6.509    
                         clock uncertainty            0.429     6.939    
    SLICE_X51Y17         FDPE (Remov_fdpe_C_PRE)     -0.192     6.747    counter1_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -6.747    
                         arrival time                           7.020    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[1]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 0.388ns (4.548%)  route 8.143ns (95.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.514ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.611 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -3.123    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.046 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.574    -1.472    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.304    -1.168 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          5.162     3.994    gt0_txfsmresetdone_i
    SLICE_X47Y16         LUT3 (Prop_lut3_I2_O)        0.084     4.078 f  counter1_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           2.981     7.059    counter1_reg[1]_LDC_i_1_n_0
    SLICE_X47Y13         FDPE                                         f  counter1_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.705     6.514    gt0_txusrclk2_i
    SLICE_X47Y13         FDPE                                         r  counter1_reg[1]_P/C
                         clock pessimism              0.000     6.514    
                         clock uncertainty            0.429     6.944    
    SLICE_X47Y13         FDPE (Remov_fdpe_C_PRE)     -0.192     6.752    counter1_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -6.752    
                         arrival time                           7.059    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[17]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 0.388ns (4.506%)  route 8.222ns (95.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.504ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.611 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -3.123    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.046 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.574    -1.472    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.304    -1.168 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          5.257     4.089    gt0_txfsmresetdone_i
    SLICE_X50Y21         LUT3 (Prop_lut3_I2_O)        0.084     4.173 f  counter1_reg[17]_LDC_i_1/O
                         net (fo=2, routed)           2.965     7.138    counter1_reg[17]_LDC_i_1_n_0
    SLICE_X51Y21         FDPE                                         f  counter1_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.695     6.504    gt0_txusrclk2_i
    SLICE_X51Y21         FDPE                                         r  counter1_reg[17]_P/C
                         clock pessimism              0.000     6.504    
                         clock uncertainty            0.429     6.934    
    SLICE_X51Y21         FDPE (Remov_fdpe_C_PRE)     -0.192     6.742    counter1_reg[17]_P
  -------------------------------------------------------------------
                         required time                         -6.742    
                         arrival time                           7.138    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[2]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 0.388ns (4.445%)  route 8.341ns (95.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.514ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.611 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -3.123    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.046 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.574    -1.472    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.304    -1.168 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          5.329     4.161    gt0_txfsmresetdone_i
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.084     4.245 f  counter1_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           3.012     7.257    counter1_reg[2]_LDC_i_1_n_0
    SLICE_X46Y13         FDPE                                         f  counter1_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.705     6.514    gt0_txusrclk2_i
    SLICE_X46Y13         FDPE                                         r  counter1_reg[2]_P/C
                         clock pessimism              0.000     6.514    
                         clock uncertainty            0.429     6.944    
    SLICE_X46Y13         FDPE (Remov_fdpe_C_PRE)     -0.148     6.796    counter1_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -6.796    
                         arrival time                           7.257    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[25]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        8.846ns  (logic 0.388ns (4.386%)  route 8.458ns (95.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.611 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -3.123    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.046 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.574    -1.472    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.304    -1.168 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          4.857     3.689    gt0_txfsmresetdone_i
    SLICE_X48Y23         LUT3 (Prop_lut3_I2_O)        0.084     3.773 f  counter1_reg[25]_LDC_i_1/O
                         net (fo=2, routed)           3.601     7.374    counter1_reg[25]_LDC_i_1_n_0
    SLICE_X47Y23         FDPE                                         f  counter1_reg[25]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.692     6.501    gt0_txusrclk2_i
    SLICE_X47Y23         FDPE                                         r  counter1_reg[25]_P/C
                         clock pessimism              0.000     6.501    
                         clock uncertainty            0.429     6.931    
    SLICE_X47Y23         FDPE (Remov_fdpe_C_PRE)     -0.192     6.739    counter1_reg[25]_P
  -------------------------------------------------------------------
                         required time                         -6.739    
                         arrival time                           7.374    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[27]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 0.388ns (4.365%)  route 8.500ns (95.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.611 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -3.123    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.046 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.574    -1.472    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.304    -1.168 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          5.422     4.254    gt0_txfsmresetdone_i
    SLICE_X50Y23         LUT3 (Prop_lut3_I2_O)        0.084     4.338 f  counter1_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           3.078     7.416    counter1_reg[27]_LDC_i_1_n_0
    SLICE_X51Y23         FDPE                                         f  counter1_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.692     6.501    gt0_txusrclk2_i
    SLICE_X51Y23         FDPE                                         r  counter1_reg[27]_P/C
                         clock pessimism              0.000     6.501    
                         clock uncertainty            0.429     6.931    
    SLICE_X51Y23         FDPE (Remov_fdpe_C_PRE)     -0.192     6.739    counter1_reg[27]_P
  -------------------------------------------------------------------
                         required time                         -6.739    
                         arrival time                           7.416    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[6]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 0.388ns (4.340%)  route 8.553ns (95.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.508ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.611 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -3.123    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.046 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.574    -1.472    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.304    -1.168 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          5.400     4.232    gt0_txfsmresetdone_i
    SLICE_X46Y18         LUT3 (Prop_lut3_I2_O)        0.084     4.316 f  counter1_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           3.153     7.469    counter1_reg[6]_LDC_i_1_n_0
    SLICE_X48Y18         FDPE                                         f  counter1_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.699     6.508    gt0_txusrclk2_i
    SLICE_X48Y18         FDPE                                         r  counter1_reg[6]_P/C
                         clock pessimism              0.000     6.508    
                         clock uncertainty            0.429     6.938    
    SLICE_X48Y18         FDPE (Remov_fdpe_C_PRE)     -0.148     6.790    counter1_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -6.790    
                         arrival time                           7.469    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[16]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 0.388ns (4.360%)  route 8.512ns (95.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.506ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.611 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -3.123    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.046 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.574    -1.472    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.304    -1.168 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          5.364     4.196    gt0_txfsmresetdone_i
    SLICE_X46Y20         LUT3 (Prop_lut3_I2_O)        0.084     4.280 f  counter1_reg[16]_LDC_i_1/O
                         net (fo=2, routed)           3.148     7.428    counter1_reg[16]_LDC_i_1_n_0
    SLICE_X47Y20         FDPE                                         f  counter1_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.697     6.506    gt0_txusrclk2_i
    SLICE_X47Y20         FDPE                                         r  counter1_reg[16]_P/C
                         clock pessimism              0.000     6.506    
                         clock uncertainty            0.429     6.936    
    SLICE_X47Y20         FDPE (Remov_fdpe_C_PRE)     -0.192     6.744    counter1_reg[16]_P
  -------------------------------------------------------------------
                         required time                         -6.744    
                         arrival time                           7.428    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            counter1_reg[15]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk40 rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 0.388ns (4.357%)  route 8.517ns (95.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.506ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.270ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40 rise edge)      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.611 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -3.123    clk_wiz_1/inst/clk_40_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.046 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=203, routed)         1.574    -1.472    gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y27         FDRE                                         r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.304    -1.168 f  gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=70, routed)          5.384     4.216    gt0_txfsmresetdone_i
    SLICE_X49Y20         LUT3 (Prop_lut3_I2_O)        0.084     4.300 f  counter1_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           3.133     7.433    counter1_reg[15]_LDC_i_1_n_0
    SLICE_X50Y20         FDPE                                         f  counter1_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.697     6.506    gt0_txusrclk2_i
    SLICE_X50Y20         FDPE                                         r  counter1_reg[15]_P/C
                         clock pessimism              0.000     6.506    
                         clock uncertainty            0.429     6.936    
    SLICE_X50Y20         FDPE (Remov_fdpe_C_PRE)     -0.192     6.744    counter1_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -6.744    
                         arrival time                           7.433    
  -------------------------------------------------------------------
                         slack                                  0.689    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.692ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 counter1_reg[29]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[25]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 0.589ns (8.452%)  route 6.380ns (91.548%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.125ns = ( 14.459 - 8.334 ) 
    Source Clock Delay      (SCD):    6.500ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.691     6.500    gt0_txusrclk2_i
    SLICE_X50Y25         FDPE                                         r  counter1_reg[29]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDPE (Prop_fdpe_C_Q)         0.379     6.879 r  counter1_reg[29]_P/Q
                         net (fo=2, routed)           0.642     7.522    counter1_reg[29]_P_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.105     7.627 f  we_r_i_2/O
                         net (fo=67, routed)          1.476     9.102    we_r_i_2_n_0
    SLICE_X48Y23         LUT3 (Prop_lut3_I1_O)        0.105     9.207 f  counter1_reg[25]_LDC_i_1/O
                         net (fo=2, routed)           4.262    13.469    counter1_reg[25]_LDC_i_1_n_0
    SLICE_X47Y23         FDPE                                         f  counter1_reg[25]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.572    14.459    gt0_txusrclk2_i
    SLICE_X47Y23         FDPE                                         r  counter1_reg[25]_P/C
                         clock pessimism              0.336    14.795    
                         clock uncertainty           -0.062    14.734    
    SLICE_X47Y23         FDPE (Recov_fdpe_C_PRE)     -0.292    14.442    counter1_reg[25]_P
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -13.469    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 counter1_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[28]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 1.971ns (29.406%)  route 4.732ns (70.594%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.124ns = ( 14.458 - 8.334 ) 
    Source Clock Delay      (SCD):    6.509ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.700     6.509    gt0_txusrclk2_i
    SLICE_X51Y17         FDPE                                         r  counter1_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDPE (Prop_fdpe_C_Q)         0.379     6.888 r  counter1_reg[0]_P/Q
                         net (fo=3, routed)           0.231     7.120    counter1_reg[0]_P_n_0
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.105     7.225 r  counter1_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.384     7.608    counter1_reg[4]_LDC_i_4_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.088 r  counter1_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.088    counter1_reg[4]_LDC_i_3_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.186 r  counter1_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.186    counter1_reg[8]_LDC_i_3_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.284 r  counter1_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.284    counter1_reg[12]_LDC_i_3_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.382 r  counter1_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.382    counter1_reg[16]_LDC_i_3_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.480 r  counter1_reg[20]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.480    counter1_reg[20]_LDC_i_3_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.578 r  counter1_reg[24]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.578    counter1_reg[24]_LDC_i_3_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.838 f  counter1_reg[28]_LDC_i_3/O[3]
                         net (fo=2, routed)           0.360     9.198    counter10[28]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.257     9.455 f  counter1_reg[28]_LDC_i_1/O
                         net (fo=2, routed)           3.757    13.212    counter1_reg[28]_LDC_i_1_n_0
    SLICE_X47Y25         FDPE                                         f  counter1_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.571    14.458    gt0_txusrclk2_i
    SLICE_X47Y25         FDPE                                         r  counter1_reg[28]_P/C
                         clock pessimism              0.336    14.794    
                         clock uncertainty           -0.062    14.733    
    SLICE_X47Y25         FDPE (Recov_fdpe_C_PRE)     -0.292    14.441    counter1_reg[28]_P
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 counter1_reg[29]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[26]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 0.589ns (8.819%)  route 6.090ns (91.181%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.127ns = ( 14.461 - 8.334 ) 
    Source Clock Delay      (SCD):    6.500ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.691     6.500    gt0_txusrclk2_i
    SLICE_X50Y25         FDPE                                         r  counter1_reg[29]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDPE (Prop_fdpe_C_Q)         0.379     6.879 r  counter1_reg[29]_P/Q
                         net (fo=2, routed)           0.642     7.522    counter1_reg[29]_P_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.105     7.627 f  we_r_i_2/O
                         net (fo=67, routed)          1.404     9.030    we_r_i_2_n_0
    SLICE_X49Y23         LUT3 (Prop_lut3_I1_O)        0.105     9.135 f  counter1_reg[26]_LDC_i_1/O
                         net (fo=2, routed)           4.044    13.180    counter1_reg[26]_LDC_i_1_n_0
    SLICE_X49Y22         FDPE                                         f  counter1_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.574    14.461    gt0_txusrclk2_i
    SLICE_X49Y22         FDPE                                         r  counter1_reg[26]_P/C
                         clock pessimism              0.336    14.797    
                         clock uncertainty           -0.062    14.736    
    SLICE_X49Y22         FDPE (Recov_fdpe_C_PRE)     -0.292    14.444    counter1_reg[26]_P
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 counter1_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[24]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 1.873ns (28.780%)  route 4.635ns (71.220%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.125ns = ( 14.459 - 8.334 ) 
    Source Clock Delay      (SCD):    6.509ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.700     6.509    gt0_txusrclk2_i
    SLICE_X51Y17         FDPE                                         r  counter1_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDPE (Prop_fdpe_C_Q)         0.379     6.888 r  counter1_reg[0]_P/Q
                         net (fo=3, routed)           0.231     7.120    counter1_reg[0]_P_n_0
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.105     7.225 r  counter1_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.384     7.608    counter1_reg[4]_LDC_i_4_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.088 r  counter1_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.088    counter1_reg[4]_LDC_i_3_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.186 r  counter1_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.186    counter1_reg[8]_LDC_i_3_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.284 r  counter1_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.284    counter1_reg[12]_LDC_i_3_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.382 r  counter1_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.382    counter1_reg[16]_LDC_i_3_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.480 r  counter1_reg[20]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.480    counter1_reg[20]_LDC_i_3_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.740 f  counter1_reg[24]_LDC_i_3/O[3]
                         net (fo=2, routed)           0.548     9.289    counter10[24]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.257     9.546 f  counter1_reg[24]_LDC_i_1/O
                         net (fo=2, routed)           3.472    13.017    counter1_reg[24]_LDC_i_1_n_0
    SLICE_X46Y23         FDPE                                         f  counter1_reg[24]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.572    14.459    gt0_txusrclk2_i
    SLICE_X46Y23         FDPE                                         r  counter1_reg[24]_P/C
                         clock pessimism              0.336    14.795    
                         clock uncertainty           -0.062    14.734    
    SLICE_X46Y23         FDPE (Recov_fdpe_C_PRE)     -0.292    14.442    counter1_reg[24]_P
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -13.017    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 counter1_reg[29]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[23]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 0.589ns (9.065%)  route 5.909ns (90.935%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.124ns = ( 14.458 - 8.334 ) 
    Source Clock Delay      (SCD):    6.500ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.691     6.500    gt0_txusrclk2_i
    SLICE_X50Y25         FDPE                                         r  counter1_reg[29]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDPE (Prop_fdpe_C_Q)         0.379     6.879 r  counter1_reg[29]_P/Q
                         net (fo=2, routed)           0.642     7.522    counter1_reg[29]_P_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.105     7.627 f  we_r_i_2/O
                         net (fo=67, routed)          1.047     8.674    we_r_i_2_n_0
    SLICE_X48Y25         LUT3 (Prop_lut3_I1_O)        0.105     8.779 f  counter1_reg[23]_LDC_i_1/O
                         net (fo=2, routed)           4.219    12.998    counter1_reg[23]_LDC_i_1_n_0
    SLICE_X49Y25         FDPE                                         f  counter1_reg[23]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.571    14.458    gt0_txusrclk2_i
    SLICE_X49Y25         FDPE                                         r  counter1_reg[23]_P/C
                         clock pessimism              0.336    14.794    
                         clock uncertainty           -0.062    14.733    
    SLICE_X49Y25         FDPE (Recov_fdpe_C_PRE)     -0.292    14.441    counter1_reg[23]_P
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 counter1_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[11]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 1.515ns (23.541%)  route 4.921ns (76.459%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.130ns = ( 14.464 - 8.334 ) 
    Source Clock Delay      (SCD):    6.509ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.700     6.509    gt0_txusrclk2_i
    SLICE_X51Y17         FDPE                                         r  counter1_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDPE (Prop_fdpe_C_Q)         0.379     6.888 r  counter1_reg[0]_P/Q
                         net (fo=3, routed)           0.231     7.120    counter1_reg[0]_P_n_0
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.105     7.225 r  counter1_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.384     7.608    counter1_reg[4]_LDC_i_4_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.088 r  counter1_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.088    counter1_reg[4]_LDC_i_3_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.186 r  counter1_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.186    counter1_reg[8]_LDC_i_3_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.386 f  counter1_reg[12]_LDC_i_3/O[2]
                         net (fo=2, routed)           0.605     8.991    counter10[11]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.253     9.244 f  counter1_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           3.701    12.945    counter1_reg[11]_LDC_i_1_n_0
    SLICE_X51Y19         FDPE                                         f  counter1_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.577    14.464    gt0_txusrclk2_i
    SLICE_X51Y19         FDPE                                         r  counter1_reg[11]_P/C
                         clock pessimism              0.352    14.816    
                         clock uncertainty           -0.062    14.755    
    SLICE_X51Y19         FDPE (Recov_fdpe_C_PRE)     -0.292    14.463    counter1_reg[11]_P
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -12.945    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 counter1_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[16]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 1.677ns (26.412%)  route 4.672ns (73.588%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 14.463 - 8.334 ) 
    Source Clock Delay      (SCD):    6.509ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.700     6.509    gt0_txusrclk2_i
    SLICE_X51Y17         FDPE                                         r  counter1_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDPE (Prop_fdpe_C_Q)         0.379     6.888 r  counter1_reg[0]_P/Q
                         net (fo=3, routed)           0.231     7.120    counter1_reg[0]_P_n_0
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.105     7.225 r  counter1_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.384     7.608    counter1_reg[4]_LDC_i_4_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.088 r  counter1_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.088    counter1_reg[4]_LDC_i_3_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.186 r  counter1_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.186    counter1_reg[8]_LDC_i_3_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.284 r  counter1_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.284    counter1_reg[12]_LDC_i_3_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.544 f  counter1_reg[16]_LDC_i_3/O[3]
                         net (fo=2, routed)           0.360     8.904    counter10[16]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.257     9.161 f  counter1_reg[16]_LDC_i_1/O
                         net (fo=2, routed)           3.698    12.859    counter1_reg[16]_LDC_i_1_n_0
    SLICE_X47Y20         FDPE                                         f  counter1_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.576    14.463    gt0_txusrclk2_i
    SLICE_X47Y20         FDPE                                         r  counter1_reg[16]_P/C
                         clock pessimism              0.336    14.799    
                         clock uncertainty           -0.062    14.738    
    SLICE_X47Y20         FDPE (Recov_fdpe_C_PRE)     -0.292    14.446    counter1_reg[16]_P
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -12.859    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 counter1_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[20]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 1.775ns (28.196%)  route 4.520ns (71.804%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.124ns = ( 14.458 - 8.334 ) 
    Source Clock Delay      (SCD):    6.509ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.700     6.509    gt0_txusrclk2_i
    SLICE_X51Y17         FDPE                                         r  counter1_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDPE (Prop_fdpe_C_Q)         0.379     6.888 r  counter1_reg[0]_P/Q
                         net (fo=3, routed)           0.231     7.120    counter1_reg[0]_P_n_0
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.105     7.225 r  counter1_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.384     7.608    counter1_reg[4]_LDC_i_4_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.088 r  counter1_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.088    counter1_reg[4]_LDC_i_3_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.186 r  counter1_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.186    counter1_reg[8]_LDC_i_3_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.284 r  counter1_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.284    counter1_reg[12]_LDC_i_3_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.382 r  counter1_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.382    counter1_reg[16]_LDC_i_3_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.642 f  counter1_reg[20]_LDC_i_3/O[3]
                         net (fo=2, routed)           0.367     9.009    counter10[20]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.257     9.266 f  counter1_reg[20]_LDC_i_1/O
                         net (fo=2, routed)           3.538    12.805    counter1_reg[20]_LDC_i_1_n_0
    SLICE_X48Y24         FDPE                                         f  counter1_reg[20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.571    14.458    gt0_txusrclk2_i
    SLICE_X48Y24         FDPE                                         r  counter1_reg[20]_P/C
                         clock pessimism              0.336    14.794    
                         clock uncertainty           -0.062    14.733    
    SLICE_X48Y24         FDPE (Recov_fdpe_C_PRE)     -0.292    14.441    counter1_reg[20]_P
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -12.805    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 counter1_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[10]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 1.577ns (25.257%)  route 4.667ns (74.743%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.130ns = ( 14.464 - 8.334 ) 
    Source Clock Delay      (SCD):    6.509ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.700     6.509    gt0_txusrclk2_i
    SLICE_X51Y17         FDPE                                         r  counter1_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDPE (Prop_fdpe_C_Q)         0.379     6.888 r  counter1_reg[0]_P/Q
                         net (fo=3, routed)           0.231     7.120    counter1_reg[0]_P_n_0
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.105     7.225 r  counter1_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.384     7.608    counter1_reg[4]_LDC_i_4_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.088 r  counter1_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.088    counter1_reg[4]_LDC_i_3_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.186 r  counter1_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.186    counter1_reg[8]_LDC_i_3_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.451 f  counter1_reg[12]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.430     8.882    counter10[10]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.250     9.132 f  counter1_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           3.621    12.753    counter1_reg[10]_LDC_i_1_n_0
    SLICE_X47Y19         FDPE                                         f  counter1_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.577    14.464    gt0_txusrclk2_i
    SLICE_X47Y19         FDPE                                         r  counter1_reg[10]_P/C
                         clock pessimism              0.336    14.800    
                         clock uncertainty           -0.062    14.739    
    SLICE_X47Y19         FDPE (Recov_fdpe_C_PRE)     -0.292    14.447    counter1_reg[10]_P
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 counter1_reg[29]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[21]_P/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 0.589ns (9.434%)  route 5.655ns (90.566%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.127ns = ( 14.461 - 8.334 ) 
    Source Clock Delay      (SCD):    6.500ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     3.128    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.809 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.691     6.500    gt0_txusrclk2_i
    SLICE_X50Y25         FDPE                                         r  counter1_reg[29]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDPE (Prop_fdpe_C_Q)         0.379     6.879 r  counter1_reg[29]_P/Q
                         net (fo=2, routed)           0.642     7.522    counter1_reg[29]_P_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.105     7.627 f  we_r_i_2/O
                         net (fo=67, routed)          1.266     8.893    we_r_i_2_n_0
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.105     8.998 f  counter1_reg[21]_LDC_i_1/O
                         net (fo=2, routed)           3.746    12.744    counter1_reg[21]_LDC_i_1_n_0
    SLICE_X51Y22         FDPE                                         f  counter1_reg[21]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.334 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.398    11.285    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.358 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.810    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.887 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         1.574    14.461    gt0_txusrclk2_i
    SLICE_X51Y22         FDPE                                         r  counter1_reg[21]_P/C
                         clock pessimism              0.336    14.797    
                         clock uncertainty           -0.062    14.736    
    SLICE_X51Y22         FDPE (Recov_fdpe_C_PRE)     -0.292    14.444    counter1_reg[21]_P
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                  1.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.692ns  (arrival time - required time)
  Source:                 counter1_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[0]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.186ns (11.644%)  route 1.411ns (88.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.718     2.584    gt0_txusrclk2_i
    SLICE_X51Y17         FDPE                                         r  counter1_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDPE (Prop_fdpe_C_Q)         0.141     2.725 r  counter1_reg[0]_P/Q
                         net (fo=3, routed)           0.103     2.828    counter1_reg[0]_P_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.045     2.873 f  counter1_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.308     4.181    counter1_reg[0]_LDC_i_1_n_0
    SLICE_X51Y17         FDPE                                         f  counter1_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.994     3.229    gt0_txusrclk2_i
    SLICE_X51Y17         FDPE                                         r  counter1_reg[0]_P/C
                         clock pessimism             -0.645     2.584    
    SLICE_X51Y17         FDPE (Remov_fdpe_C_PRE)     -0.095     2.489    counter1_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           4.181    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             2.545ns  (arrival time - required time)
  Source:                 counter1_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[4]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.486ns (19.534%)  route 2.002ns (80.466%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.718     2.584    gt0_txusrclk2_i
    SLICE_X51Y17         FDPE                                         r  counter1_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDPE (Prop_fdpe_C_Q)         0.141     2.725 r  counter1_reg[0]_P/Q
                         net (fo=3, routed)           0.107     2.832    counter1_reg[0]_P_n_0
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.877 r  counter1_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.161     3.038    counter1_reg[4]_LDC_i_4_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.190     3.228 f  counter1_reg[4]_LDC_i_3/O[3]
                         net (fo=2, routed)           0.189     3.418    counter10[4]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.110     3.528 f  counter1_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           1.544     5.072    counter1_reg[4]_LDC_i_1_n_0
    SLICE_X47Y14         FDPE                                         f  counter1_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.997     3.232    gt0_txusrclk2_i
    SLICE_X47Y14         FDPE                                         r  counter1_reg[4]_P/C
                         clock pessimism             -0.610     2.622    
    SLICE_X47Y14         FDPE (Remov_fdpe_C_PRE)     -0.095     2.527    counter1_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           5.072    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.581ns  (arrival time - required time)
  Source:                 counter1_reg[28]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[5]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.231ns (9.142%)  route 2.296ns (90.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.711     2.577    gt0_txusrclk2_i
    SLICE_X47Y25         FDPE                                         r  counter1_reg[28]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDPE (Prop_fdpe_C_Q)         0.141     2.718 r  counter1_reg[28]_P/Q
                         net (fo=2, routed)           0.228     2.946    counter1_reg[28]_P_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.045     2.991 f  we_r_i_2/O
                         net (fo=67, routed)          0.411     3.403    we_r_i_2_n_0
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.045     3.448 f  counter1_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           1.656     5.104    counter1_reg[5]_LDC_i_1_n_0
    SLICE_X51Y18         FDPE                                         f  counter1_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.993     3.228    gt0_txusrclk2_i
    SLICE_X51Y18         FDPE                                         r  counter1_reg[5]_P/C
                         clock pessimism             -0.610     2.618    
    SLICE_X51Y18         FDPE (Remov_fdpe_C_PRE)     -0.095     2.523    counter1_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.584ns  (arrival time - required time)
  Source:                 counter1_reg[28]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[17]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.231ns (9.141%)  route 2.296ns (90.859%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.711     2.577    gt0_txusrclk2_i
    SLICE_X47Y25         FDPE                                         r  counter1_reg[28]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDPE (Prop_fdpe_C_Q)         0.141     2.718 r  counter1_reg[28]_P/Q
                         net (fo=2, routed)           0.228     2.946    counter1_reg[28]_P_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.045     2.991 f  we_r_i_2/O
                         net (fo=67, routed)          0.578     3.569    we_r_i_2_n_0
    SLICE_X50Y21         LUT3 (Prop_lut3_I1_O)        0.045     3.614 f  counter1_reg[17]_LDC_i_1/O
                         net (fo=2, routed)           1.490     5.104    counter1_reg[17]_LDC_i_1_n_0
    SLICE_X51Y21         FDPE                                         f  counter1_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.990     3.225    gt0_txusrclk2_i
    SLICE_X51Y21         FDPE                                         r  counter1_reg[17]_P/C
                         clock pessimism             -0.610     2.615    
    SLICE_X51Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     2.520    counter1_reg[17]_P
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.625ns  (arrival time - required time)
  Source:                 counter1_reg[28]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[22]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.231ns (9.010%)  route 2.333ns (90.990%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.711     2.577    gt0_txusrclk2_i
    SLICE_X47Y25         FDPE                                         r  counter1_reg[28]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDPE (Prop_fdpe_C_Q)         0.141     2.718 r  counter1_reg[28]_P/Q
                         net (fo=2, routed)           0.228     2.946    counter1_reg[28]_P_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.045     2.991 f  we_r_i_2/O
                         net (fo=67, routed)          0.171     3.162    we_r_i_2_n_0
    SLICE_X46Y24         LUT3 (Prop_lut3_I1_O)        0.045     3.207 f  counter1_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           1.933     5.141    counter1_reg[22]_LDC_i_1_n_0
    SLICE_X47Y24         FDPE                                         f  counter1_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.986     3.221    gt0_txusrclk2_i
    SLICE_X47Y24         FDPE                                         r  counter1_reg[22]_P/C
                         clock pessimism             -0.610     2.611    
    SLICE_X47Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     2.516    counter1_reg[22]_P
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           5.141    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.672ns  (arrival time - required time)
  Source:                 counter1_reg[28]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[7]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.231ns (8.820%)  route 2.388ns (91.180%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.711     2.577    gt0_txusrclk2_i
    SLICE_X47Y25         FDPE                                         r  counter1_reg[28]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDPE (Prop_fdpe_C_Q)         0.141     2.718 r  counter1_reg[28]_P/Q
                         net (fo=2, routed)           0.228     2.946    counter1_reg[28]_P_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.045     2.991 f  we_r_i_2/O
                         net (fo=67, routed)          0.359     3.351    we_r_i_2_n_0
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.045     3.396 f  counter1_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           1.801     5.196    counter1_reg[7]_LDC_i_1_n_0
    SLICE_X49Y17         FDPE                                         f  counter1_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.994     3.229    gt0_txusrclk2_i
    SLICE_X49Y17         FDPE                                         r  counter1_reg[7]_P/C
                         clock pessimism             -0.610     2.619    
    SLICE_X49Y17         FDPE (Remov_fdpe_C_PRE)     -0.095     2.524    counter1_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           5.196    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.680ns  (arrival time - required time)
  Source:                 counter1_reg[28]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            we_r_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.229ns (8.939%)  route 2.333ns (91.061%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.711     2.577    gt0_txusrclk2_i
    SLICE_X47Y25         FDPE                                         r  counter1_reg[28]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDPE (Prop_fdpe_C_Q)         0.141     2.718 f  counter1_reg[28]_P/Q
                         net (fo=2, routed)           0.228     2.946    counter1_reg[28]_P_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.045     2.991 r  we_r_i_2/O
                         net (fo=67, routed)          0.491     3.483    we_r_i_2_n_0
    SLICE_X48Y17         LUT2 (Prop_lut2_I1_O)        0.043     3.526 f  we_r_i_1/O
                         net (fo=1, routed)           1.613     5.139    we_r_i_1_n_0
    SLICE_X49Y16         FDPE                                         f  we_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.995     3.230    gt0_txusrclk2_i
    SLICE_X49Y16         FDPE                                         r  we_r_reg/C
                         clock pessimism             -0.610     2.620    
    SLICE_X49Y16         FDPE (Remov_fdpe_C_PRE)     -0.161     2.459    we_r_reg
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           5.139    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.688ns  (arrival time - required time)
  Source:                 counter1_reg[28]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[9]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.231ns (8.773%)  route 2.402ns (91.227%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.711     2.577    gt0_txusrclk2_i
    SLICE_X47Y25         FDPE                                         r  counter1_reg[28]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDPE (Prop_fdpe_C_Q)         0.141     2.718 r  counter1_reg[28]_P/Q
                         net (fo=2, routed)           0.228     2.946    counter1_reg[28]_P_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.045     2.991 f  we_r_i_2/O
                         net (fo=67, routed)          0.494     3.485    we_r_i_2_n_0
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.045     3.530 f  counter1_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           1.680     5.210    counter1_reg[9]_LDC_i_1_n_0
    SLICE_X49Y19         FDPE                                         f  counter1_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.992     3.227    gt0_txusrclk2_i
    SLICE_X49Y19         FDPE                                         r  counter1_reg[9]_P/C
                         clock pessimism             -0.610     2.617    
    SLICE_X49Y19         FDPE (Remov_fdpe_C_PRE)     -0.095     2.522    counter1_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           5.210    
  -------------------------------------------------------------------
                         slack                                  2.688    

Slack (MET) :             2.771ns  (arrival time - required time)
  Source:                 counter1_reg[28]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[14]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.231ns (8.432%)  route 2.509ns (91.568%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.711     2.577    gt0_txusrclk2_i
    SLICE_X47Y25         FDPE                                         r  counter1_reg[28]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDPE (Prop_fdpe_C_Q)         0.141     2.718 r  counter1_reg[28]_P/Q
                         net (fo=2, routed)           0.228     2.946    counter1_reg[28]_P_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.045     2.991 f  we_r_i_2/O
                         net (fo=67, routed)          0.581     3.572    we_r_i_2_n_0
    SLICE_X48Y20         LUT3 (Prop_lut3_I1_O)        0.045     3.617 f  counter1_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           1.699     5.317    counter1_reg[14]_LDC_i_1_n_0
    SLICE_X48Y19         FDPE                                         f  counter1_reg[14]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.992     3.227    gt0_txusrclk2_i
    SLICE_X48Y19         FDPE                                         r  counter1_reg[14]_P/C
                         clock pessimism             -0.610     2.617    
    SLICE_X48Y19         FDPE (Remov_fdpe_C_PRE)     -0.071     2.546    counter1_reg[14]_P
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           5.317    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.796ns  (arrival time - required time)
  Source:                 counter1_reg[28]_P/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            counter1_reg[30]_P/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.231ns (8.435%)  route 2.508ns (91.565%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.657 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.603     1.259    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.866 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.711     2.577    gt0_txusrclk2_i
    SLICE_X47Y25         FDPE                                         r  counter1_reg[28]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDPE (Prop_fdpe_C_Q)         0.141     2.718 r  counter1_reg[28]_P/Q
                         net (fo=2, routed)           0.228     2.946    counter1_reg[28]_P_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.045     2.991 f  we_r_i_2/O
                         net (fo=67, routed)          0.299     3.290    we_r_i_2_n_0
    SLICE_X47Y25         LUT3 (Prop_lut3_I1_O)        0.045     3.335 f  counter1_reg[30]_LDC_i_1/O
                         net (fo=2, routed)           1.981     5.316    counter1_reg[30]_LDC_i_1_n_0
    SLICE_X48Y26         FDPE                                         f  counter1_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.703 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.872     1.575    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.235 r  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=229, routed)         0.987     3.222    gt0_txusrclk2_i
    SLICE_X48Y26         FDPE                                         r  counter1_reg[30]_P/C
                         clock pessimism             -0.631     2.591    
    SLICE_X48Y26         FDPE (Remov_fdpe_C_PRE)     -0.071     2.520    counter1_reg[30]_P
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           5.316    
  -------------------------------------------------------------------
                         slack                                  2.796    





