$date
	Sun Jun  7 14:47:54 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module and2_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module gate $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#100
1!
1#
1"
#150
0!
0#
#200
1#
0"
#250
0#
#300
1!
1#
1"
#350
0!
0#
#400
1#
0"
#450
0#
#500
1!
1#
1"
#550
0!
0#
#600
1#
0"
#650
0#
#700
1!
1#
1"
#750
0!
0#
#800
1#
0"
#850
0#
#900
1!
1#
1"
#950
0!
0#
#1000
1#
0"
#1050
0#
#1100
1!
1#
1"
