xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc shiyan4.ucf -p xc6slx16-csg324-3 shiyan4.ngc shiyan4.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o shiyan4_map.ncd shiyan4.ngd shiyan4.pcf 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc shiyan4.ucf -p xc6slx16-csg324-3 shiyan4.ngc shiyan4.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o shiyan4_map.ncd shiyan4.ngd shiyan4.pcf 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc shiyan4.ucf -p xc6slx16-csg324-3 shiyan4.ngc shiyan4.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o shiyan4_map.ncd shiyan4.ngd shiyan4.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc shiyan4.ucf -p xc6slx16-csg324-3 shiyan4.ngc shiyan4.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o shiyan4_map.ncd shiyan4.ngd shiyan4.pcf 
par -w -intstyle ise -ol high -mt off shiyan4_map.ncd shiyan4.ncd shiyan4.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml shiyan4.twx shiyan4.ncd -o shiyan4.twr shiyan4.pcf -ucf shiyan4.ucf 
bitgen -intstyle ise -f shiyan4.ut shiyan4.ncd 
xst -intstyle ise -ifn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.xst" -ofn "F:/Xilinx_ISE/FPGA/shiyan4/shiyan4.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc shiyan4.ucf -p xc6slx16-csg324-3 shiyan4.ngc shiyan4.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o shiyan4_map.ncd shiyan4.ngd shiyan4.pcf 
par -w -intstyle ise -ol high -mt off shiyan4_map.ncd shiyan4.ncd shiyan4.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml shiyan4.twx shiyan4.ncd -o shiyan4.twr shiyan4.pcf -ucf shiyan4.ucf 
xst -intstyle ise -ifn "C:/Users/11655/Desktop/FPGA/shiyan4/shiyan4.xst" -ofn "C:/Users/11655/Desktop/FPGA/shiyan4/shiyan4.syr" 
xst -intstyle ise -ifn "C:/Users/11655/Desktop/FPGA/shiyan4/shiyan4.xst" -ofn "C:/Users/11655/Desktop/FPGA/shiyan4/shiyan4.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc shiyan4.ucf -p xc6slx16-csg324-3 shiyan4.ngc shiyan4.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o shiyan4_map.ncd shiyan4.ngd shiyan4.pcf 
par -w -intstyle ise -ol high -mt off shiyan4_map.ncd shiyan4.ncd shiyan4.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml shiyan4.twx shiyan4.ncd -o shiyan4.twr shiyan4.pcf -ucf shiyan4.ucf 
bitgen -intstyle ise -f shiyan4.ut shiyan4.ncd 
xst -intstyle ise -ifn "C:/Users/11655/Desktop/FPGA/shiyan4/shiyan4.xst" -ofn "C:/Users/11655/Desktop/FPGA/shiyan4/shiyan4.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc shiyan4.ucf -p xc6slx16-csg324-3 shiyan4.ngc shiyan4.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o shiyan4_map.ncd shiyan4.ngd shiyan4.pcf 
par -w -intstyle ise -ol high -mt off shiyan4_map.ncd shiyan4.ncd shiyan4.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml shiyan4.twx shiyan4.ncd -o shiyan4.twr shiyan4.pcf -ucf shiyan4.ucf 
bitgen -intstyle ise -f shiyan4.ut shiyan4.ncd 
xst -intstyle ise -ifn "D:/programing/FPGA/test_4/shiyan4.xst" -ofn "D:/programing/FPGA/test_4/shiyan4.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc shiyan4.ucf -p xc6slx16-csg324-3 shiyan4.ngc shiyan4.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o shiyan4_map.ncd shiyan4.ngd shiyan4.pcf 
par -w -intstyle ise -ol high -mt off shiyan4_map.ncd shiyan4.ncd shiyan4.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml shiyan4.twx shiyan4.ncd -o shiyan4.twr shiyan4.pcf -ucf shiyan4.ucf 
bitgen -intstyle ise -f shiyan4.ut shiyan4.ncd 
