{
  "organization" : "chipsalliance",
  "repository" : "chisel3",
  "creationDate" : 1509400390000,
  "githubStatus" : {
    "Ok" : {
      "updateDate" : 1644290399877
    }
  },
  "githubInfo" : {
    "homepage" : "https://www.chisel-lang.org/",
    "description" : "Chisel 3: A Modern Hardware Design Language",
    "logo" : "https://avatars.githubusercontent.com/u/46612642?v=4",
    "stars" : 2389,
    "forks" : 419,
    "watchers" : 154,
    "issues" : 295,
    "creationDate" : 1430175356000,
    "readme" : "<div id=\"readme\" class=\"md\" data-path=\"README.md\"><article class=\"markdown-body entry-content container-lg\" itemprop=\"text\"><p dir=\"auto\"><a target=\"_blank\" rel=\"noopener noreferrer\" href=\"https://raw.githubusercontent.com/chipsalliance/chisel3/master/docs/src/images/chisel_logo.svg?sanitize=true\"><img src=\"https://raw.githubusercontent.com/chipsalliance/chisel3/master/docs/src/images/chisel_logo.svg?sanitize=true\" alt=\"Chisel 3\" style=\"max-width: 100%;\"></a></p>\n<hr>\n<h2 dir=\"auto\"><a id=\"user-content-upcoming-events\" class=\"anchor\" aria-hidden=\"true\" href=\"#upcoming-events\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Upcoming Events</h2>\n<h3 dir=\"auto\"><a id=\"user-content-chisel-dev-meeting\" class=\"anchor\" aria-hidden=\"true\" href=\"#chisel-dev-meeting\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Chisel Dev Meeting</h3>\n<p dir=\"auto\">Chisel/FIRRTL development meetings happen every Monday and Tuesday from 1100--1200 PT.</p>\n<p dir=\"auto\">Call-in info and meeting notes are available <a href=\"https://docs.google.com/document/d/1BLP2DYt59DqI-FgFCcjw8Ddl4K-WU0nHmQu0sZ_wAGo/\" rel=\"nofollow\">here</a>.</p>\n<h3 dir=\"auto\"><a id=\"user-content-chisel-community-conference-2021-shanghai-china\" class=\"anchor\" aria-hidden=\"true\" href=\"#chisel-community-conference-2021-shanghai-china\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Chisel Community Conference 2021, Shanghai, China.</h3>\n<p dir=\"auto\">CCC is an annual gathering of Chisel community enthusiasts and technical exchange workshop.\nThis year with the support of the Chisel development community and RISC-V World Conference China 2021 Committee, we have brought together designers and developers with hands-on experience in Chisel from home and abroad to share cutting-edge results and experiences from both the open source community as well as industry.<br>\nEnglish translated recordings version will be updated soon.<br>\nLooking forward to CCC 2022! See you then!</p>\n<hr>\n<p dir=\"auto\"><a href=\"https://gitter.im/freechipsproject/chisel3?utm_source=badge&amp;utm_medium=badge&amp;utm_campaign=pr-badge&amp;utm_content=badge\" rel=\"nofollow\"><img src=\"https://camo.githubusercontent.com/0622c542373e95b6bd5384fd101e6daae10d129ecaa407489dc03d2c9ef279d2/68747470733a2f2f6261646765732e6769747465722e696d2f6368697073616c6c69616e63652f63686973656c332e737667\" alt=\"Join the chat at https://gitter.im/freechipsproject/chisel3\" data-canonical-src=\"https://badges.gitter.im/chipsalliance/chisel3.svg\" style=\"max-width: 100%;\"></a>\n<a target=\"_blank\" rel=\"noopener noreferrer\" href=\"https://github.com/chipsalliance/chisel3/actions/workflows/test.yml/badge.svg\"><img src=\"https://github.com/chipsalliance/chisel3/actions/workflows/test.yml/badge.svg\" alt=\"CI\" style=\"max-width: 100%;\"></a>\n<a href=\"https://github.com/chipsalliance/chisel3/releases/latest\"><img src=\"https://camo.githubusercontent.com/31f283c26a7796754ebdfb0a185275deea35750135c40af56668b17c37c43155/68747470733a2f2f696d672e736869656c64732e696f2f6769746875622f762f7461672f6368697073616c6c69616e63652f63686973656c332e7376673f696e636c7564655f70726572656c656173657326736f72743d73656d766572\" alt=\"GitHub tag (latest SemVer)\" data-canonical-src=\"https://img.shields.io/github/v/tag/chipsalliance/chisel3.svg?include_prereleases&amp;sort=semver\" style=\"max-width: 100%;\"></a></p>\n<p dir=\"auto\"><a href=\"https://www.chisel-lang.org\" rel=\"nofollow\"><strong>Chisel</strong></a> is a hardware design language that facilitates <strong>advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs</strong>.\nChisel adds hardware construction primitives to the <a href=\"https://www.scala-lang.org\" rel=\"nofollow\">Scala</a> programming language, providing designers with the power of a modern programming language to write complex, parameterizable circuit generators that produce synthesizable Verilog.\nThis generator methodology enables the creation of re-usable components and libraries, such as the FIFO queue and arbiters in the <a href=\"https://www.chisel-lang.org/api/latest/#chisel3.util.package\" rel=\"nofollow\">Chisel Standard Library</a>, raising the level of abstraction in design while retaining fine-grained control.</p>\n<p dir=\"auto\">For more information on the benefits of Chisel see: <a href=\"https://stackoverflow.com/questions/53007782/what-benefits-does-chisel-offer-over-classic-hardware-description-languages\" rel=\"nofollow\">\"What benefits does Chisel offer over classic Hardware Description Languages?\"</a></p>\n<p dir=\"auto\">Chisel is powered by <a href=\"https://github.com/chipsalliance/firrtl\">FIRRTL (Flexible Intermediate Representation for RTL)</a>, a hardware compiler framework that performs optimizations of Chisel-generated circuits and supports custom user-defined circuit transformations.</p>\n<h2 dir=\"auto\"><a id=\"user-content-what-does-chisel-code-look-like\" class=\"anchor\" aria-hidden=\"true\" href=\"#what-does-chisel-code-look-like\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>What does Chisel code look like?</h2>\n<p dir=\"auto\">Consider an FIR filter that implements a convolution operation, as depicted in this block diagram:</p>\n<p><a target=\"_blank\" rel=\"noopener noreferrer\" href=\"https://raw.githubusercontent.com/chipsalliance/chisel3/master/docs/src/images/fir_filter.svg?sanitize=true\"><img src=\"https://raw.githubusercontent.com/chipsalliance/chisel3/master/docs/src/images/fir_filter.svg?sanitize=true\" width=\"512\" style=\"max-width: 100%;\"></a></p>\n<p dir=\"auto\">While Chisel provides similar base primitives as synthesizable Verilog, and <em>could</em> be used as such:</p>\n<div class=\"highlight highlight-source-scala position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"// 3-point moving sum implemented in the style of a FIR filter\nclass MovingSum3(bitWidth: Int) extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(bitWidth.W))\n    val out = Output(UInt(bitWidth.W))\n  })\n\n  val z1 = RegNext(io.in)\n  val z2 = RegNext(z1)\n\n  io.out := (io.in * 1.U) + (z1 * 1.U) + (z2 * 1.U)\n}\"><pre><span class=\"pl-c\"><span class=\"pl-c\">//</span> 3-point moving sum implemented in the style of a FIR filter</span>\n<span class=\"pl-k\">class</span> <span class=\"pl-en\">MovingSum3</span>(<span class=\"pl-v\">bitWidth</span>: <span class=\"pl-en\">Int</span>) <span class=\"pl-k\">extends</span> <span class=\"pl-e\">Module</span> {\n  <span class=\"pl-k\">val</span> <span class=\"pl-smi\">io</span> <span class=\"pl-k\">=</span> <span class=\"pl-en\">IO</span>(<span class=\"pl-k\">new</span> <span class=\"pl-en\">Bundle</span> {\n    <span class=\"pl-k\">val</span> <span class=\"pl-smi\">in</span> <span class=\"pl-k\">=</span> <span class=\"pl-en\">Input</span>(<span class=\"pl-en\">UInt</span>(bitWidth.<span class=\"pl-en\">W</span>))\n    <span class=\"pl-k\">val</span> <span class=\"pl-smi\">out</span> <span class=\"pl-k\">=</span> <span class=\"pl-en\">Output</span>(<span class=\"pl-en\">UInt</span>(bitWidth.<span class=\"pl-en\">W</span>))\n  })\n\n  <span class=\"pl-k\">val</span> <span class=\"pl-smi\">z1</span> <span class=\"pl-k\">=</span> <span class=\"pl-en\">RegNext</span>(io.in)\n  <span class=\"pl-k\">val</span> <span class=\"pl-smi\">z2</span> <span class=\"pl-k\">=</span> <span class=\"pl-en\">RegNext</span>(z1)\n\n  io.out <span class=\"pl-k\">:</span><span class=\"pl-k\">=</span> (io.in <span class=\"pl-k\">*</span> <span class=\"pl-c1\">1</span>.<span class=\"pl-en\">U</span>) <span class=\"pl-k\">+</span> (z1 <span class=\"pl-k\">*</span> <span class=\"pl-c1\">1</span>.<span class=\"pl-en\">U</span>) <span class=\"pl-k\">+</span> (z2 <span class=\"pl-k\">*</span> <span class=\"pl-c1\">1</span>.<span class=\"pl-en\">U</span>)\n}</pre></div>\n<p dir=\"auto\">the power of Chisel comes from the ability to create generators, such as an FIR filter that is defined by the list of coefficients:</p>\n<div class=\"highlight highlight-source-scala position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"// Generalized FIR filter parameterized by the convolution coefficients\nclass FirFilter(bitWidth: Int, coeffs: Seq[UInt]) extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(bitWidth.W))\n    val out = Output(UInt(bitWidth.W))\n  })\n  // Create the serial-in, parallel-out shift register\n  val zs = Reg(Vec(coeffs.length, UInt(bitWidth.W)))\n  zs(0) := io.in\n  for (i &lt;- 1 until coeffs.length) {\n    zs(i) := zs(i-1)\n  }\n\n  // Do the multiplies\n  val products = VecInit.tabulate(coeffs.length)(i =&gt; zs(i) * coeffs(i))\n\n  // Sum up the products\n  io.out := products.reduce(_ + _)\n}\"><pre><span class=\"pl-c\"><span class=\"pl-c\">//</span> Generalized FIR filter parameterized by the convolution coefficients</span>\n<span class=\"pl-k\">class</span> <span class=\"pl-en\">FirFilter</span>(<span class=\"pl-v\">bitWidth</span>: <span class=\"pl-en\">Int</span>, <span class=\"pl-v\">coeffs</span>: <span class=\"pl-en\">Seq</span>[<span class=\"pl-en\">UInt</span>]) <span class=\"pl-k\">extends</span> <span class=\"pl-e\">Module</span> {\n  <span class=\"pl-k\">val</span> <span class=\"pl-smi\">io</span> <span class=\"pl-k\">=</span> <span class=\"pl-en\">IO</span>(<span class=\"pl-k\">new</span> <span class=\"pl-en\">Bundle</span> {\n    <span class=\"pl-k\">val</span> <span class=\"pl-smi\">in</span> <span class=\"pl-k\">=</span> <span class=\"pl-en\">Input</span>(<span class=\"pl-en\">UInt</span>(bitWidth.<span class=\"pl-en\">W</span>))\n    <span class=\"pl-k\">val</span> <span class=\"pl-smi\">out</span> <span class=\"pl-k\">=</span> <span class=\"pl-en\">Output</span>(<span class=\"pl-en\">UInt</span>(bitWidth.<span class=\"pl-en\">W</span>))\n  })\n  <span class=\"pl-c\"><span class=\"pl-c\">//</span> Create the serial-in, parallel-out shift register</span>\n  <span class=\"pl-k\">val</span> <span class=\"pl-smi\">zs</span> <span class=\"pl-k\">=</span> <span class=\"pl-en\">Reg</span>(<span class=\"pl-en\">Vec</span>(coeffs.length, <span class=\"pl-en\">UInt</span>(bitWidth.<span class=\"pl-en\">W</span>)))\n  zs(<span class=\"pl-c1\">0</span>) <span class=\"pl-k\">:</span><span class=\"pl-k\">=</span> io.in\n  <span class=\"pl-k\">for</span> (i <span class=\"pl-k\">&lt;</span><span class=\"pl-k\">-</span> <span class=\"pl-c1\">1</span> until coeffs.length) {\n    zs(i) <span class=\"pl-k\">:</span><span class=\"pl-k\">=</span> zs(i<span class=\"pl-k\">-</span><span class=\"pl-c1\">1</span>)\n  }\n\n  <span class=\"pl-c\"><span class=\"pl-c\">//</span> Do the multiplies</span>\n  <span class=\"pl-k\">val</span> <span class=\"pl-smi\">products</span> <span class=\"pl-k\">=</span> <span class=\"pl-en\">VecInit</span>.tabulate(coeffs.length)(i <span class=\"pl-k\">=&gt;</span> zs(i) <span class=\"pl-k\">*</span> coeffs(i))\n\n  <span class=\"pl-c\"><span class=\"pl-c\">//</span> Sum up the products</span>\n  io.out <span class=\"pl-k\">:</span><span class=\"pl-k\">=</span> products.reduce(_ <span class=\"pl-k\">+</span> _)\n}</pre></div>\n<p dir=\"auto\">and use and re-use them across designs:</p>\n<div class=\"highlight highlight-source-scala position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"val movingSum3Filter = Module(new FirFilter(8, Seq(1.U, 1.U, 1.U)))  // same 3-point moving sum filter as before\nval delayFilter = Module(new FirFilter(8, Seq(0.U, 1.U)))  // 1-cycle delay as a FIR filter\nval triangleFilter = Module(new FirFilter(8, Seq(1.U, 2.U, 3.U, 2.U, 1.U)))  // 5-point FIR filter with a triangle impulse response\"><pre><span class=\"pl-k\">val</span> <span class=\"pl-smi\">movingSum3Filter</span> <span class=\"pl-k\">=</span> <span class=\"pl-en\">Module</span>(<span class=\"pl-k\">new</span> <span class=\"pl-en\">FirFilter</span>(<span class=\"pl-c1\">8</span>, <span class=\"pl-en\">Seq</span>(<span class=\"pl-c1\">1</span>.<span class=\"pl-en\">U</span>, <span class=\"pl-c1\">1</span>.<span class=\"pl-en\">U</span>, <span class=\"pl-c1\">1</span>.<span class=\"pl-en\">U</span>)))  <span class=\"pl-c\"><span class=\"pl-c\">//</span> same 3-point moving sum filter as before</span>\n<span class=\"pl-k\">val</span> <span class=\"pl-smi\">delayFilter</span> <span class=\"pl-k\">=</span> <span class=\"pl-en\">Module</span>(<span class=\"pl-k\">new</span> <span class=\"pl-en\">FirFilter</span>(<span class=\"pl-c1\">8</span>, <span class=\"pl-en\">Seq</span>(<span class=\"pl-c1\">0</span>.<span class=\"pl-en\">U</span>, <span class=\"pl-c1\">1</span>.<span class=\"pl-en\">U</span>)))  <span class=\"pl-c\"><span class=\"pl-c\">//</span> 1-cycle delay as a FIR filter</span>\n<span class=\"pl-k\">val</span> <span class=\"pl-smi\">triangleFilter</span> <span class=\"pl-k\">=</span> <span class=\"pl-en\">Module</span>(<span class=\"pl-k\">new</span> <span class=\"pl-en\">FirFilter</span>(<span class=\"pl-c1\">8</span>, <span class=\"pl-en\">Seq</span>(<span class=\"pl-c1\">1</span>.<span class=\"pl-en\">U</span>, <span class=\"pl-c1\">2</span>.<span class=\"pl-en\">U</span>, <span class=\"pl-c1\">3</span>.<span class=\"pl-en\">U</span>, <span class=\"pl-c1\">2</span>.<span class=\"pl-en\">U</span>, <span class=\"pl-c1\">1</span>.<span class=\"pl-en\">U</span>)))  <span class=\"pl-c\"><span class=\"pl-c\">//</span> 5-point FIR filter with a triangle impulse response</span></pre></div>\n<p dir=\"auto\">The above can be converted to Verilog using <code>ChiselStage</code>:</p>\n<div class=\"highlight highlight-source-scala position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"import chisel3.stage.{ChiselStage, ChiselGeneratorAnnotation}\n\n(new chisel3.stage.ChiselStage).execute(\n  Array(&quot;-X&quot;, &quot;verilog&quot;),\n  Seq(ChiselGeneratorAnnotation(() =&gt; new FirFilter(8, Seq(1.U, 1.U, 1.U)))))\"><pre><span class=\"pl-k\">import</span> <span class=\"pl-en\">chisel3</span>.<span class=\"pl-en\">stage</span>.{<span class=\"pl-en\">ChiselStage</span>, <span class=\"pl-en\">ChiselGeneratorAnnotation</span>}\n\n(<span class=\"pl-k\">new</span> chisel3.stage.<span class=\"pl-en\">ChiselStage</span>).execute(\n  <span class=\"pl-en\">Array</span>(<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>-X<span class=\"pl-pds\">\"</span></span>, <span class=\"pl-s\"><span class=\"pl-pds\">\"</span>verilog<span class=\"pl-pds\">\"</span></span>),\n  <span class=\"pl-en\">Seq</span>(<span class=\"pl-en\">ChiselGeneratorAnnotation</span>(() <span class=\"pl-k\">=&gt;</span> <span class=\"pl-k\">new</span> <span class=\"pl-en\">FirFilter</span>(<span class=\"pl-c1\">8</span>, <span class=\"pl-en\">Seq</span>(<span class=\"pl-c1\">1</span>.<span class=\"pl-en\">U</span>, <span class=\"pl-c1\">1</span>.<span class=\"pl-en\">U</span>, <span class=\"pl-c1\">1</span>.<span class=\"pl-en\">U</span>)))))</pre></div>\n<p dir=\"auto\">Alternatively, you may generate some Verilog directly for inspection:</p>\n<div class=\"highlight highlight-source-scala position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"val verilogString = chisel3.emitVerilog(new FirFilter(8, Seq(0.U, 1.U)))\nprintln(verilogString)\"><pre><span class=\"pl-k\">val</span> <span class=\"pl-smi\">verilogString</span> <span class=\"pl-k\">=</span> chisel3.emitVerilog(<span class=\"pl-k\">new</span> <span class=\"pl-en\">FirFilter</span>(<span class=\"pl-c1\">8</span>, <span class=\"pl-en\">Seq</span>(<span class=\"pl-c1\">0</span>.<span class=\"pl-en\">U</span>, <span class=\"pl-c1\">1</span>.<span class=\"pl-en\">U</span>)))\nprintln(verilogString)</pre></div>\n<h2 dir=\"auto\"><a id=\"user-content-getting-started\" class=\"anchor\" aria-hidden=\"true\" href=\"#getting-started\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Getting Started</h2>\n<h3 dir=\"auto\"><a id=\"user-content-bootcamp-interactive-tutorial\" class=\"anchor\" aria-hidden=\"true\" href=\"#bootcamp-interactive-tutorial\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Bootcamp Interactive Tutorial</h3>\n<p dir=\"auto\">The <a href=\"https://mybinder.org/v2/gh/freechipsproject/chisel-bootcamp/master\" rel=\"nofollow\"><strong>online Chisel Bootcamp</strong></a> is the recommended way to get started with and learn Chisel.\n<strong>No setup is required</strong> (it runs in the browser), nor does it assume any prior knowledge of Scala.</p>\n<p dir=\"auto\">The <a href=\"https://github.com/ucb-bar/chisel-tutorial\"><strong>classic Chisel tutorial</strong></a> contains small exercises and runs on your computer.</p>\n<h3 dir=\"auto\"><a id=\"user-content-a-textbook-on-chisel\" class=\"anchor\" aria-hidden=\"true\" href=\"#a-textbook-on-chisel\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>A Textbook on Chisel</h3>\n<p dir=\"auto\">If you like a textbook to learn Chisel and also a bit of digital design in general, you may be interested in reading <a href=\"http://www.imm.dtu.dk/~masca/chisel-book.html\" rel=\"nofollow\"><strong>Digital Design with Chisel</strong></a>. It is available in English, Chinese, Japanese, and Vietnamese.</p>\n<h3 dir=\"auto\"><a id=\"user-content-build-your-own-chisel-projects\" class=\"anchor\" aria-hidden=\"true\" href=\"#build-your-own-chisel-projects\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Build Your Own Chisel Projects</h3>\n<p dir=\"auto\">See <a href=\"SETUP.md\">the setup instructions</a> for how to set up your environment to build Chisel locally.</p>\n<p dir=\"auto\">When you're ready to build your own circuits in Chisel, <strong>we recommend starting from the <a href=\"https://github.com/freechipsproject/chisel-template\">Chisel Template</a> repository</strong>, which provides a pre-configured project, example design, and testbench.\nFollow the <a href=\"https://github.com/freechipsproject/chisel-template\">chisel-template README</a> to get started.</p>\n<p dir=\"auto\">If you insist on setting up your own project from scratch, your project needs to depend on both the chisel3-plugin (Scalac plugin) and the chisel3 library.\nFor example, in SBT this could be expressed as:</p>\n<div class=\"highlight highlight-source-scala position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"// build.sbt\nscalaVersion := &quot;2.13.7&quot;\naddCompilerPlugin(&quot;edu.berkeley.cs&quot; % &quot;chisel3-plugin&quot; % &quot;3.5.0&quot; cross CrossVersion.full)\nlibraryDependencies += &quot;edu.berkeley.cs&quot; %% &quot;chisel3&quot; % &quot;3.5.0&quot;\n// We also recommend using chiseltest for writing unit tests \nlibraryDependencies += &quot;edu.berkeley.cs&quot; %% &quot;chiseltest&quot; % &quot;0.5.0&quot; % &quot;test&quot;\"><pre><span class=\"pl-c\"><span class=\"pl-c\">//</span> build.sbt</span>\nscalaVersion <span class=\"pl-k\">:</span><span class=\"pl-k\">=</span> <span class=\"pl-s\"><span class=\"pl-pds\">\"</span>2.13.7<span class=\"pl-pds\">\"</span></span>\naddCompilerPlugin(<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>edu.berkeley.cs<span class=\"pl-pds\">\"</span></span> <span class=\"pl-k\">%</span> <span class=\"pl-s\"><span class=\"pl-pds\">\"</span>chisel3-plugin<span class=\"pl-pds\">\"</span></span> <span class=\"pl-k\">%</span> <span class=\"pl-s\"><span class=\"pl-pds\">\"</span>3.5.0<span class=\"pl-pds\">\"</span></span> cross <span class=\"pl-en\">CrossVersion</span>.full)\nlibraryDependencies <span class=\"pl-k\">+</span><span class=\"pl-k\">=</span> <span class=\"pl-s\"><span class=\"pl-pds\">\"</span>edu.berkeley.cs<span class=\"pl-pds\">\"</span></span> <span class=\"pl-k\">%%</span> <span class=\"pl-s\"><span class=\"pl-pds\">\"</span>chisel3<span class=\"pl-pds\">\"</span></span> <span class=\"pl-k\">%</span> <span class=\"pl-s\"><span class=\"pl-pds\">\"</span>3.5.0<span class=\"pl-pds\">\"</span></span>\n<span class=\"pl-c\"><span class=\"pl-c\">//</span> We also recommend using chiseltest for writing unit tests </span>\nlibraryDependencies <span class=\"pl-k\">+</span><span class=\"pl-k\">=</span> <span class=\"pl-s\"><span class=\"pl-pds\">\"</span>edu.berkeley.cs<span class=\"pl-pds\">\"</span></span> <span class=\"pl-k\">%%</span> <span class=\"pl-s\"><span class=\"pl-pds\">\"</span>chiseltest<span class=\"pl-pds\">\"</span></span> <span class=\"pl-k\">%</span> <span class=\"pl-s\"><span class=\"pl-pds\">\"</span>0.5.0<span class=\"pl-pds\">\"</span></span> <span class=\"pl-k\">%</span> <span class=\"pl-s\"><span class=\"pl-pds\">\"</span>test<span class=\"pl-pds\">\"</span></span></pre></div>\n<h3 dir=\"auto\"><a id=\"user-content-guide-for-new-contributors\" class=\"anchor\" aria-hidden=\"true\" href=\"#guide-for-new-contributors\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Guide For New Contributors</h3>\n<p dir=\"auto\">If you are trying to make a contribution to this project, please read <a href=\"https://github.com/Burnleydev1/chisel3/blob/recent_PR/CONTRIBUTING.md\">CONTRIBUTING.md</a></p>\n<h3 dir=\"auto\"><a id=\"user-content-design-verification\" class=\"anchor\" aria-hidden=\"true\" href=\"#design-verification\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Design Verification</h3>\n<p dir=\"auto\">These simulation-based verification tools are available for Chisel:</p>\n<ul dir=\"auto\">\n<li><a href=\"https://github.com/freechipsproject/chisel-testers\"><strong>iotesters</strong></a>, specifically <a href=\"https://github.com/freechipsproject/chisel-testers/wiki/Using%20the%20PeekPokeTester\">PeekPokeTester</a>, provides constructs (<code>peek</code>, <code>poke</code>, <code>expect</code>) similar to a non-synthesizable Verilog testbench.</li>\n<li><a href=\"https://github.com/ucb-bar/chisel-testers2\"><strong>testers2</strong></a> is an in-development replacement for PeekPokeTester, providing the same base constructs but with a streamlined interface and concurrency support with <code>fork</code> and <code>join</code>.</li>\n</ul>\n<h2 dir=\"auto\"><a id=\"user-content-documentation\" class=\"anchor\" aria-hidden=\"true\" href=\"#documentation\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Documentation</h2>\n<h3 dir=\"auto\"><a id=\"user-content-useful-resources\" class=\"anchor\" aria-hidden=\"true\" href=\"#useful-resources\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Useful Resources</h3>\n<ul dir=\"auto\">\n<li><a href=\"https://github.com/freechipsproject/chisel-cheatsheet/releases/latest/download/chisel_cheatsheet.pdf\"><strong>Cheat Sheet</strong></a>, a 2-page reference of the base Chisel syntax and libraries</li>\n<li><a href=\"https://www.chisel-lang.org/api/latest/chisel3/index.html\" rel=\"nofollow\"><strong>ScalaDoc</strong></a>, a listing, description, and examples of the functionality exposed by Chisel</li>\n<li><a href=\"https://gitter.im/freechipsproject/chisel3\" rel=\"nofollow\"><strong>Gitter</strong></a>, where you can ask questions or discuss anything Chisel</li>\n<li><a href=\"https://www.chisel-lang.org\" rel=\"nofollow\"><strong>Website</strong></a> (<a href=\"https://github.com/freechipsproject/www.chisel-lang.org/\">source</a>)</li>\n<li><a href=\"https://scastie.scala-lang.org/9ga9i2DvQymKlA5JjS1ieA\" rel=\"nofollow\"><strong>Scastie (3.5.0)</strong></a></li>\n<li><a href=\"http://www.asic-world.com/verilog/veritut.html\" rel=\"nofollow\"><strong>asic-world</strong></a> If you aren't familiar with verilog, this is a good tutorial.</li>\n</ul>\n<p dir=\"auto\">If you are migrating from Chisel2, see <a href=\"https://www.chisel-lang.org/chisel3/chisel3-vs-chisel2.html\" rel=\"nofollow\">the migration guide</a>.</p>\n<h3 dir=\"auto\"><a id=\"user-content-data-types-overview\" class=\"anchor\" aria-hidden=\"true\" href=\"#data-types-overview\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Data Types Overview</h3>\n<p dir=\"auto\">These are the base data types for defining circuit components:</p>\n<p dir=\"auto\"><a target=\"_blank\" rel=\"noopener noreferrer\" href=\"https://raw.githubusercontent.com/chipsalliance/chisel3/master/docs/src/images/type_hierarchy.svg?sanitize=true\"><img src=\"https://raw.githubusercontent.com/chipsalliance/chisel3/master/docs/src/images/type_hierarchy.svg?sanitize=true\" alt=\"Image\" style=\"max-width: 100%;\"></a></p>\n<h2 dir=\"auto\"><a id=\"user-content-contributor-documentation\" class=\"anchor\" aria-hidden=\"true\" href=\"#contributor-documentation\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Contributor Documentation</h2>\n<p dir=\"auto\">This section describes how to get started contributing to Chisel itself, including how to test your version locally against other projects that pull in Chisel using <a href=\"https://www.scala-sbt.org/1.x/docs/Library-Dependencies.html\" rel=\"nofollow\">sbt's managed dependencies</a>.</p>\n<h3 dir=\"auto\"><a id=\"user-content-useful-resources-for-contributors\" class=\"anchor\" aria-hidden=\"true\" href=\"#useful-resources-for-contributors\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Useful Resources for Contributors</h3>\n<p dir=\"auto\">The <a href=\"#useful-resources\">Useful Resources</a> for users are also helpful for contributors.</p>\n<ul dir=\"auto\">\n<li><a href=\"https://docs.google.com/presentation/d/114YihixFBPCfUnv1inqAL8UjsiWfcNWdPHX7SeqlRQc\" rel=\"nofollow\"><strong>Chisel Breakdown Slides</strong></a>, an introductory talk about Chisel's internals</li>\n</ul>\n<h3 dir=\"auto\"><a id=\"user-content-compiling-and-testing-chisel\" class=\"anchor\" aria-hidden=\"true\" href=\"#compiling-and-testing-chisel\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Compiling and Testing Chisel</h3>\n<p dir=\"auto\">You must first install required dependencies to build Chisel locally, please see <a href=\"SETUP.md\">the setup instructions</a>.</p>\n<p dir=\"auto\">Clone and build the Chisel library:</p>\n<div class=\"highlight highlight-source-shell position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"git clone https://github.com/chipsalliance/chisel3.git\ncd chisel3\nsbt compile\"><pre>git clone https://github.com/chipsalliance/chisel3.git\n<span class=\"pl-c1\">cd</span> chisel3\nsbt compile</pre></div>\n<p dir=\"auto\">In order to run the following unit tests, you will need several tools on your <code>PATH</code>, namely\n<a href=\"https://www.veripool.org/verilator/\" rel=\"nofollow\">verilator</a>,\n<a href=\"http://www.clifford.at/yosys/\" rel=\"nofollow\">yosys</a>,\n<a href=\"https://github.com/chipsalliance/espresso\">espresso</a>,\nand <a href=\"https://github.com/Z3Prover/z3\">z3</a>.\nCheck that each is installed on your <code>PATH</code> by running <code>which verilator</code> and so on.</p>\n<p dir=\"auto\">If the compilation succeeded and the dependencies noted above are installed, you can then run the included unit tests by invoking:</p>\n<div class=\"snippet-clipboard-content position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"sbt test\"><pre><code>sbt test\n</code></pre></div>\n<h3 dir=\"auto\"><a id=\"user-content-running-projects-against-local-chisel\" class=\"anchor\" aria-hidden=\"true\" href=\"#running-projects-against-local-chisel\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Running Projects Against Local Chisel</h3>\n<p dir=\"auto\">To use the development version of Chisel (<code>master</code> branch), you will need to build from source and <code>publishLocal</code>.\nThe repository version can be found in the <a href=\"build.sbt\">build.sbt</a> file.\nAs of the time of writing it was:</p>\n<div class=\"snippet-clipboard-content position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"version := &quot;3.6-SNAPSHOT&quot;\"><pre><code>version := \"3.6-SNAPSHOT\"\n</code></pre></div>\n<p dir=\"auto\">To publish your version of Chisel to the local Ivy (sbt's dependency manager) repository, run:</p>\n<div class=\"snippet-clipboard-content position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"sbt publishLocal\"><pre><code>sbt publishLocal\n</code></pre></div>\n<p dir=\"auto\">The compiled version gets placed in <code>~/.ivy2/local/edu.berkeley.cs/</code>.\nIf you need to un-publish your local copy of Chisel, remove the directory generated in <code>~/.ivy2/local/edu.berkeley.cs/</code>.</p>\n<p dir=\"auto\">In order to have your projects use this version of Chisel, you should update the <code>libraryDependencies</code> setting in your project's build.sbt file to:</p>\n<div class=\"snippet-clipboard-content position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"libraryDependencies += &quot;edu.berkeley.cs&quot; %% &quot;chisel3&quot; % &quot;3.6-SNAPSHOT&quot;\"><pre><code>libraryDependencies += \"edu.berkeley.cs\" %% \"chisel3\" % \"3.6-SNAPSHOT\"\n</code></pre></div>\n<h3 dir=\"auto\"><a id=\"user-content-building-chisel-with-firrtl-in-the-same-sbt-project\" class=\"anchor\" aria-hidden=\"true\" href=\"#building-chisel-with-firrtl-in-the-same-sbt-project\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Building Chisel with FIRRTL in the same SBT Project</h3>\n<p dir=\"auto\">While we recommend using the library dependency approach as described above, it is possible to build Chisel and FIRRTL in a single SBT project.</p>\n<p dir=\"auto\"><strong>Caveats</strong></p>\n<ul dir=\"auto\">\n<li>This only works for the \"main\" configuration; you cannot build the Chisel tests this way because <code>treadle</code> is only supported as a library dependency.</li>\n<li>Do not <code>publishLocal</code> when building this way. The published artifact will be missing the FIRRTL dependency.</li>\n</ul>\n<p dir=\"auto\">This works by using <a href=\"http://eed3si9n.com/hot-source-dependencies-using-sbt-sriracha\" rel=\"nofollow\">sbt-sriracha</a>, an SBT plugin for toggling between source and library dependencies.\nIt provides two JVM system properties that, when set, will tell SBT to include FIRRTL as a source project:</p>\n<ul dir=\"auto\">\n<li><code>sbt.sourcemode</code> - when set to true, SBT will look for FIRRTL in the workspace</li>\n<li><code>sbt.workspace</code> - sets the root directory of the workspace</li>\n</ul>\n<p dir=\"auto\">Example use:</p>\n<div class=\"highlight highlight-source-shell position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"# From root of this repo\ngit clone git@github.com:chipsalliance/firrtl.git\nsbt -Dsbt.sourcemode=true -Dsbt.workspace=$PWD\"><pre><span class=\"pl-c\"><span class=\"pl-c\">#</span> From root of this repo</span>\ngit clone git@github.com:chipsalliance/firrtl.git\nsbt -Dsbt.sourcemode=true -Dsbt.workspace=<span class=\"pl-smi\">$PWD</span></pre></div>\n<p dir=\"auto\">This is primarily useful for building projects that themselves want to include Chisel as a source dependency.\nAs an example, see <a href=\"https://github.com/chipsalliance/rocket-chip\">Rocket Chip</a></p>\n<h3 dir=\"auto\"><a id=\"user-content-chisel3-architecture-overview\" class=\"anchor\" aria-hidden=\"true\" href=\"#chisel3-architecture-overview\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Chisel3 Architecture Overview</h3>\n<p dir=\"auto\">The Chisel3 compiler consists of these main parts:</p>\n<ul dir=\"auto\">\n<li><strong>The frontend</strong>, <code>chisel3.*</code>, which is the publicly visible \"API\" of Chisel\nand what is used in Chisel RTL. These just add data to the...</li>\n<li><strong>The Builder</strong>, <code>chisel3.internal.Builder</code>, which maintains global state\n(like the currently open Module) and contains commands, generating...</li>\n<li><strong>The intermediate data structures</strong>, <code>chisel3.firrtl.*</code>, which are\nsyntactically very similar to Firrtl. Once the entire circuit has been\nelaborated, the top-level object (a <code>Circuit</code>) is then passed to...</li>\n<li><strong>The Firrtl emitter</strong>, <code>chisel3.firrtl.Emitter</code>, which turns the\nintermediate data structures into a string that can be written out into a\nFirrtl file for further processing.</li>\n</ul>\n<p dir=\"auto\">Also included is:</p>\n<ul dir=\"auto\">\n<li><strong>The standard library</strong> of circuit generators, <code>chisel3.util.*</code>. These\ncontain commonly used interfaces and constructors (like <code>Decoupled</code>, which\nwraps a signal with a ready-valid pair) as well as fully parameterizable\ncircuit generators (like arbiters and multiplexors).</li>\n<li><strong>Chisel Stage</strong>, <code>chisel3.stage.*</code>, which contains compilation and test\nfunctions that are invoked in the standard Verilog generation and simulation\ntesting infrastructure. These can also be used as part of custom flows.</li>\n</ul>\n<h3 dir=\"auto\"><a id=\"user-content-chisel-sub-projects\" class=\"anchor\" aria-hidden=\"true\" href=\"#chisel-sub-projects\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Chisel Sub-Projects</h3>\n<p dir=\"auto\">Chisel consists of 4 Scala projects; each is its own separate compilation unit:</p>\n<ul dir=\"auto\">\n<li><a href=\"core\"><code>core</code></a> is the bulk of the source code of Chisel, depends on <code>macros</code></li>\n<li><a href=\"src/main\"><code>src/main</code></a> is the \"main\" that brings it all together and includes a <a href=\"src/main/scala/chisel3/util\"><code>util</code></a> library, which depends on <code>core</code></li>\n<li><a href=\"plugin\"><code>plugin</code></a> is the compiler plugin, no internal dependencies</li>\n<li><a href=\"macros\"><code>macros</code></a> is most of the macros used in Chisel, no internal dependencies</li>\n</ul>\n<p dir=\"auto\">Code that touches lots of APIs that are private to the <code>chisel3</code> package should belong in <code>core</code>, while code that is pure Chisel should belong in <code>src/main</code>.</p>\n<h3 dir=\"auto\"><a id=\"user-content-which-version-should-i-use\" class=\"anchor\" aria-hidden=\"true\" href=\"#which-version-should-i-use\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path fill-rule=\"evenodd\" d=\"M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z\"></path></svg></a>Which version should I use?</h3>\n<p dir=\"auto\">We encourage Chisel users (as opposed to Chisel developers), to use the latest release version of Chisel.\nThis <a href=\"https://github.com/freechipsproject/chisel-template\">chisel-template</a> repository is kept up-to-date, depending on the most recent version of Chisel.\nThe recommended version is also captured near the top of this README, and in the <a href=\"https://github.com/chipsalliance/chisel3/releases\">Github releases</a> section of this repo.\nIf you encounter an issue with a released version of Chisel, please file an issue on GitHub mentioning the Chisel version and provide a simple test case (if possible).\nTry to reproduce the issue with the associated latest minor release (to verify that the issue hasn't been addressed).</p>\n<p dir=\"auto\">For more information on our versioning policy and what versions of the various Chisel ecosystem projects work together, see <a href=\"https://www.chisel-lang.org/chisel3/docs/appendix/versioning.html\" rel=\"nofollow\">Chisel Project Versioning</a>.</p>\n<p dir=\"auto\">If you're developing a Chisel library (or <code>chisel3</code> itself), you'll probably want to work closer to the tip of the development trunk.\nBy default, the master branches of the chisel repositories are configured to build and publish their version of the code as <code>Z.Y-SNAPSHOT</code>.\nUpdated SNAPSHOTs are publised on every push to master.\nYou are encouraged to do your development against the latest SNAPSHOT, but note that neither API nor ABI compatibility is guaranteed so your code may break at any time.</p>\n</article></div>",
    "contributors" : [
      {
        "login" : "ucbjrl",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/6845888?v=4",
        "url" : "https://api.github.com/users/ucbjrl",
        "contributions" : 319
      },
      {
        "login" : "jackkoenig",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/8584418?v=4",
        "url" : "https://api.github.com/users/jackkoenig",
        "contributions" : 268
      },
      {
        "login" : "seldridge",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1018530?v=4",
        "url" : "https://api.github.com/users/seldridge",
        "contributions" : 203
      },
      {
        "login" : "ducky64",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1069863?v=4",
        "url" : "https://api.github.com/users/ducky64",
        "contributions" : 199
      },
      {
        "login" : "sequencer",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/5791019?v=4",
        "url" : "https://api.github.com/users/sequencer",
        "contributions" : 87
      },
      {
        "login" : "chick",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/923223?v=4",
        "url" : "https://api.github.com/users/chick",
        "contributions" : 87
      },
      {
        "login" : "aswaterman",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1031106?v=4",
        "url" : "https://api.github.com/users/aswaterman",
        "contributions" : 67
      },
      {
        "login" : "scala-steward",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/43047562?v=4",
        "url" : "https://api.github.com/users/scala-steward",
        "contributions" : 57
      },
      {
        "login" : "hcook",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/461938?v=4",
        "url" : "https://api.github.com/users/hcook",
        "contributions" : 51
      },
      {
        "login" : "azidar",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/5377148?v=4",
        "url" : "https://api.github.com/users/azidar",
        "contributions" : 51
      },
      {
        "login" : "palmer-dabbelt",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1383006?v=4",
        "url" : "https://api.github.com/users/palmer-dabbelt",
        "contributions" : 36
      },
      {
        "login" : "jackbackrack",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/699718?v=4",
        "url" : "https://api.github.com/users/jackbackrack",
        "contributions" : 30
      },
      {
        "login" : "edwardcwang",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/10752510?v=4",
        "url" : "https://api.github.com/users/edwardcwang",
        "contributions" : 26
      },
      {
        "login" : "grebe",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1581988?v=4",
        "url" : "https://api.github.com/users/grebe",
        "contributions" : 23
      },
      {
        "login" : "albert-magyar",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1076244?v=4",
        "url" : "https://api.github.com/users/albert-magyar",
        "contributions" : 19
      },
      {
        "login" : "mwachs5",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/17858596?v=4",
        "url" : "https://api.github.com/users/mwachs5",
        "contributions" : 14
      },
      {
        "login" : "schoeberl",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/650648?v=4",
        "url" : "https://api.github.com/users/schoeberl",
        "contributions" : 13
      },
      {
        "login" : "yqszxx",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/9675629?v=4",
        "url" : "https://api.github.com/users/yqszxx",
        "contributions" : 12
      },
      {
        "login" : "donggyukim",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/5387248?v=4",
        "url" : "https://api.github.com/users/donggyukim",
        "contributions" : 11
      },
      {
        "login" : "ekiwi",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/2456545?v=4",
        "url" : "https://api.github.com/users/ekiwi",
        "contributions" : 10
      },
      {
        "login" : "Burnleydev1",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/81782853?v=4",
        "url" : "https://api.github.com/users/Burnleydev1",
        "contributions" : 8
      },
      {
        "login" : "colin4124",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1255176?v=4",
        "url" : "https://api.github.com/users/colin4124",
        "contributions" : 7
      },
      {
        "login" : "adkian-sifive",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/91489422?v=4",
        "url" : "https://api.github.com/users/adkian-sifive",
        "contributions" : 6
      },
      {
        "login" : "debs-sifive",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/39495778?v=4",
        "url" : "https://api.github.com/users/debs-sifive",
        "contributions" : 5
      },
      {
        "login" : "albertchen-sifive",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/40366337?v=4",
        "url" : "https://api.github.com/users/albertchen-sifive",
        "contributions" : 4
      },
      {
        "login" : "Martoni",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/789580?v=4",
        "url" : "https://api.github.com/users/Martoni",
        "contributions" : 4
      },
      {
        "login" : "kammoh",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1421056?v=4",
        "url" : "https://api.github.com/users/kammoh",
        "contributions" : 4
      },
      {
        "login" : "sdtwigg",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1015800?v=4",
        "url" : "https://api.github.com/users/sdtwigg",
        "contributions" : 4
      },
      {
        "login" : "terpstra",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1101706?v=4",
        "url" : "https://api.github.com/users/terpstra",
        "contributions" : 4
      },
      {
        "login" : "anniej-sifive",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/85902009?v=4",
        "url" : "https://api.github.com/users/anniej-sifive",
        "contributions" : 4
      },
      {
        "login" : "colinschmidt",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/5083958?v=4",
        "url" : "https://api.github.com/users/colinschmidt",
        "contributions" : 4
      },
      {
        "login" : "hngenc",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/13737642?v=4",
        "url" : "https://api.github.com/users/hngenc",
        "contributions" : 4
      },
      {
        "login" : "shunshou",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/6607638?v=4",
        "url" : "https://api.github.com/users/shunshou",
        "contributions" : 3
      },
      {
        "login" : "nullobject",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/3614?v=4",
        "url" : "https://api.github.com/users/nullobject",
        "contributions" : 3
      },
      {
        "login" : "carlosedp",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/20382?v=4",
        "url" : "https://api.github.com/users/carlosedp",
        "contributions" : 3
      },
      {
        "login" : "ingallsj",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/43973001?v=4",
        "url" : "https://api.github.com/users/ingallsj",
        "contributions" : 3
      },
      {
        "login" : "Shorla",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/77856859?v=4",
        "url" : "https://api.github.com/users/Shorla",
        "contributions" : 3
      },
      {
        "login" : "mehnadnerd",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/7015047?v=4",
        "url" : "https://api.github.com/users/mehnadnerd",
        "contributions" : 2
      },
      {
        "login" : "zhemao",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/433799?v=4",
        "url" : "https://api.github.com/users/zhemao",
        "contributions" : 2
      },
      {
        "login" : "jared-barocsi",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/82000041?v=4",
        "url" : "https://api.github.com/users/jared-barocsi",
        "contributions" : 2
      },
      {
        "login" : "jerryz123",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/14086183?v=4",
        "url" : "https://api.github.com/users/jerryz123",
        "contributions" : 2
      },
      {
        "login" : "johnsbrew",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/46595442?v=4",
        "url" : "https://api.github.com/users/johnsbrew",
        "contributions" : 2
      },
      {
        "login" : "stevobailey",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/2245626?v=4",
        "url" : "https://api.github.com/users/stevobailey",
        "contributions" : 2
      },
      {
        "login" : "tdb-alcorn",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1851861?v=4",
        "url" : "https://api.github.com/users/tdb-alcorn",
        "contributions" : 2
      },
      {
        "login" : "mergify[bot]",
        "avatarUrl" : "https://avatars.githubusercontent.com/in/10562?v=4",
        "url" : "https://api.github.com/users/mergify%5Bbot%5D",
        "contributions" : 2
      },
      {
        "login" : "oharboe",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/2798822?v=4",
        "url" : "https://api.github.com/users/oharboe",
        "contributions" : 2
      },
      {
        "login" : "anderspitman",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/7820200?v=4",
        "url" : "https://api.github.com/users/anderspitman",
        "contributions" : 1
      },
      {
        "login" : "tampler",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/2816743?v=4",
        "url" : "https://api.github.com/users/tampler",
        "contributions" : 1
      },
      {
        "login" : "ccelio",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/788854?v=4",
        "url" : "https://api.github.com/users/ccelio",
        "contributions" : 1
      },
      {
        "login" : "danielkasza",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/11418469?v=4",
        "url" : "https://api.github.com/users/danielkasza",
        "contributions" : 1
      },
      {
        "login" : "dt27182",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1068776?v=4",
        "url" : "https://api.github.com/users/dt27182",
        "contributions" : 1
      },
      {
        "login" : "davidbiancolin",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/6775168?v=4",
        "url" : "https://api.github.com/users/davidbiancolin",
        "contributions" : 1
      },
      {
        "login" : "desirekaleba",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/46345872?v=4",
        "url" : "https://api.github.com/users/desirekaleba",
        "contributions" : 1
      },
      {
        "login" : "felixonmars",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1006477?v=4",
        "url" : "https://api.github.com/users/felixonmars",
        "contributions" : 1
      },
      {
        "login" : "Quarky93",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/54497326?v=4",
        "url" : "https://api.github.com/users/Quarky93",
        "contributions" : 1
      },
      {
        "login" : "jdeters",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/11521880?v=4",
        "url" : "https://api.github.com/users/jdeters",
        "contributions" : 1
      },
      {
        "login" : "klmrdn",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/20038870?v=4",
        "url" : "https://api.github.com/users/klmrdn",
        "contributions" : 1
      },
      {
        "login" : "kevintownsend",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/4492524?v=4",
        "url" : "https://api.github.com/users/kevintownsend",
        "contributions" : 1
      },
      {
        "login" : "leikou01",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/56602048?v=4",
        "url" : "https://api.github.com/users/leikou01",
        "contributions" : 1
      },
      {
        "login" : "mgielda",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/140166?v=4",
        "url" : "https://api.github.com/users/mgielda",
        "contributions" : 1
      },
      {
        "login" : "nicmcd",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/4087781?v=4",
        "url" : "https://api.github.com/users/nicmcd",
        "contributions" : 1
      },
      {
        "login" : "Fleker",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/3291635?v=4",
        "url" : "https://api.github.com/users/Fleker",
        "contributions" : 1
      },
      {
        "login" : "PENGUINLIONG",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1487605?v=4",
        "url" : "https://api.github.com/users/PENGUINLIONG",
        "contributions" : 1
      },
      {
        "login" : "richardxia",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1002748?v=4",
        "url" : "https://api.github.com/users/richardxia",
        "contributions" : 1
      },
      {
        "login" : "whutddk",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/20044360?v=4",
        "url" : "https://api.github.com/users/whutddk",
        "contributions" : 1
      },
      {
        "login" : "sbeamer",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/112733?v=4",
        "url" : "https://api.github.com/users/sbeamer",
        "contributions" : 1
      },
      {
        "login" : "SebastianBoe",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/609230?v=4",
        "url" : "https://api.github.com/users/SebastianBoe",
        "contributions" : 1
      },
      {
        "login" : "stevenmburns",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1512574?v=4",
        "url" : "https://api.github.com/users/stevenmburns",
        "contributions" : 1
      },
      {
        "login" : "gitter-badger",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/8518239?v=4",
        "url" : "https://api.github.com/users/gitter-badger",
        "contributions" : 1
      },
      {
        "login" : "tymcauley",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/16469394?v=4",
        "url" : "https://api.github.com/users/tymcauley",
        "contributions" : 1
      },
      {
        "login" : "chiplet",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/11316555?v=4",
        "url" : "https://api.github.com/users/chiplet",
        "contributions" : 1
      },
      {
        "login" : "milovanovic",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/12662556?v=4",
        "url" : "https://api.github.com/users/milovanovic",
        "contributions" : 1
      },
      {
        "login" : "itviewer",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1397840?v=4",
        "url" : "https://api.github.com/users/itviewer",
        "contributions" : 1
      },
      {
        "login" : "zhuanhao-wu",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/13599157?v=4",
        "url" : "https://api.github.com/users/zhuanhao-wu",
        "contributions" : 1
      },
      {
        "login" : "apaj",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/30234809?v=4",
        "url" : "https://api.github.com/users/apaj",
        "contributions" : 1
      },
      {
        "login" : "chrisbaldwin2",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/75344803?v=4",
        "url" : "https://api.github.com/users/chrisbaldwin2",
        "contributions" : 1
      },
      {
        "login" : "yep",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/545113?v=4",
        "url" : "https://api.github.com/users/yep",
        "contributions" : 1
      }
    ],
    "commits" : 1705,
    "topics" : [
      "verilog",
      "rtl",
      "chisel3",
      "scala",
      "chisel",
      "chip-generator",
      "firrtl"
    ],
    "contributingGuide" : null,
    "codeOfConduct" : null,
    "chatroom" : null,
    "openIssues" : [
      {
        "number" : 2388,
        "title" : "Hierarchy API does not support @public on `val`s in constructors",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2388"
      },
      {
        "number" : 2378,
        "title" : "Objects extending Bundle give incorrect error messages",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2378"
      },
      {
        "number" : 2366,
        "title" : "Hierarchy API doesn't allow custom instance names",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2366"
      },
      {
        "number" : 2362,
        "title" : "Propose a regression CI infra for bumping Chisel versions.",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2362"
      },
      {
        "number" : 2359,
        "title" : "hierarchy API not working for inner classes",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2359"
      },
      {
        "number" : 2350,
        "title" : "Verification Statements do not support Printable",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2350"
      },
      {
        "number" : 2324,
        "title" : "We have no documentation/training on `Mem`",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2324"
      },
      {
        "number" : 2319,
        "title" : "Non-idempotent names in BoringUtils() break chisel-testers2 caching",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2319"
      },
      {
        "number" : 2316,
        "title" : "Support for two-cycle read latency on SRAMs",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2316"
      },
      {
        "number" : 2309,
        "title" : "Not-Great Error Message for things both @instantiable and IsLookupable (maybe?)",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2309"
      },
      {
        "number" : 2305,
        "title" : "\"Enumerations\" link is broken on \"Explanations\" ToC",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2305"
      },
      {
        "number" : 2289,
        "title" : "CCC program, abstracts, slides, and talks are missing",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2289"
      },
      {
        "number" : 2286,
        "title" : "feature: scala3 support",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2286"
      },
      {
        "number" : 2280,
        "title" : "FIRRTL BlackBox and user-defined cache procedure.",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2280"
      },
      {
        "number" : 2253,
        "title" : "Refactor Queue with dataview+Definition/instance API",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2253"
      },
      {
        "number" : 2252,
        "title" : "Is there a benchmark or testsuit to test chisel?",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2252"
      },
      {
        "number" : 2251,
        "title" : "Subfield assignment error message unhelpful ",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2251"
      },
      {
        "number" : 2241,
        "title" : "Request DataMirror being able to reflect more things",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2241"
      },
      {
        "number" : 2236,
        "title" : "GitHub complains our ISSUE_TEMPLATE is out of date",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2236"
      },
      {
        "number" : 2195,
        "title" : "sbt test failed",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2195"
      },
      {
        "number" : 2193,
        "title" : "Use Nix to provide multiple CI tests. ",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2193"
      },
      {
        "number" : 2187,
        "title" : "Datawidth problem of iteration counter in for loop",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2187"
      },
      {
        "number" : 2181,
        "title" : "Mux1H should verify that `sel` and `in` are the same length",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2181"
      },
      {
        "number" : 2165,
        "title" : "DataView explanation doc is not linked from explanation page or sidebar",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2165"
      },
      {
        "number" : 2163,
        "title" : "Some of the Cookbooks are missing from the list of Cookbooks",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2163"
      },
      {
        "number" : 2145,
        "title" : "Error Message Unhelpful When Annotating Literals",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2145"
      },
      {
        "number" : 2144,
        "title" : "Vec.reduceTree produces suboptimal reduction tree",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2144"
      },
      {
        "number" : 2143,
        "title" : "Deprecate toBools in Bits (should be asBools)",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2143"
      },
      {
        "number" : 2133,
        "title" : "Feature Request: create a standard library for bus interfaces",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2133"
      },
      {
        "number" : 2114,
        "title" : "Dynamic Right Shift on SInt is an arithmetic shift, but the documentation says it is logical",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2114"
      },
      {
        "number" : 2109,
        "title" : "litValue is a confusing method name in testing code",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2109"
      },
      {
        "number" : 2108,
        "title" : "Overloading of printf",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2108"
      },
      {
        "number" : 2107,
        "title" : "Remove usages of @chiselName, which is deprecated",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2107"
      },
      {
        "number" : 2101,
        "title" : "BlackBox 3.4 -> 3.5 migration is burden ",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2101"
      },
      {
        "number" : 2087,
        "title" : "Better documentation of `:=` vs `<>`",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2087"
      },
      {
        "number" : 2068,
        "title" : "Improve documentation for subclasses of Bundle",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2068"
      },
      {
        "number" : 2054,
        "title" : "multidimensional arrays with ValidIO lead to incorrect inference of the direction",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2054"
      },
      {
        "number" : 2042,
        "title" : "Cannot use `--target-dir` in `runMain`",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2042"
      },
      {
        "number" : 2012,
        "title" : "Why do modulus(%) and compare(===/<=/>=) operators combinations lead to firrtl.FirrtlInternalException?",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2012"
      },
      {
        "number" : 2007,
        "title" : "Implement NoCommonSubexpressionElimination",
        "url" : "https://github.com/chipsalliance/chisel3/issues/2007"
      },
      {
        "number" : 1956,
        "title" : "Chisel Doesn't Check Cross Module Refs to Memories",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1956"
      },
      {
        "number" : 1953,
        "title" : "Can't have a Vec(new Bundle{}) ?",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1953"
      },
      {
        "number" : 1942,
        "title" : "type-level width",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1942"
      },
      {
        "number" : 1941,
        "title" : "ReplSeqMem does not generate memory replacement for cells with specified ReadFirst/WriteFirst",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1941"
      },
      {
        "number" : 1939,
        "title" : "Verilator does not output \"EXPECT AT\" type of logs like firrtl",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1939"
      },
      {
        "number" : 1932,
        "title" : "Documentation/tutorial on integrating design with bus.",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1932"
      },
      {
        "number" : 1906,
        "title" : "Error info inconsistency among chisel3 and Chisel",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1906"
      },
      {
        "number" : 1901,
        "title" : "Chisel compiled to system verilog",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1901"
      },
      {
        "number" : 1898,
        "title" : "Use package names in generated Verilog modules",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1898"
      },
      {
        "number" : 1890,
        "title" : "Enabling Chisel plugin side-effects & questions",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1890"
      },
      {
        "number" : 1871,
        "title" : "ChiselEnum: cannot use .asUInt.litValue to get the litValue",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1871"
      },
      {
        "number" : 1862,
        "title" : "Compatibility Chisel Top name error",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1862"
      },
      {
        "number" : 1851,
        "title" : "Top level `InlineInstance` crashes FIRRTL",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1851"
      },
      {
        "number" : 1846,
        "title" : "Verilog attribute annotations in modules are being lost when dedupping",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1846"
      },
      {
        "number" : 1835,
        "title" : "Reading binary by loadMemoryFromFile() causes MalformedInputException",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1835"
      },
      {
        "number" : 1830,
        "title" : "Make asUInt on Bundle Literals work outside of Builder context",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1830"
      },
      {
        "number" : 1812,
        "title" : "Feature Request: Ensure unique filenames in FileInfo",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1812"
      },
      {
        "number" : 1787,
        "title" : "RegInit errors when passed a Bundle Literal",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1787"
      },
      {
        "number" : 1784,
        "title" : "Name sanitation behavior changed between Chisel v3.3 and v3.4",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1784"
      },
      {
        "number" : 1743,
        "title" : "Bits UInt type review",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1743"
      },
      {
        "number" : 1735,
        "title" : "[RFC] CDC library ",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1735"
      },
      {
        "number" : 1722,
        "title" : "only last register of ShiftRegister can be renamed by suggestName",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1722"
      },
      {
        "number" : 1712,
        "title" : "RegInit(VecInit vs VecInit( ... RegInit",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1712"
      },
      {
        "number" : 1685,
        "title" : "RefNotInitializedException when use switch",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1685"
      },
      {
        "number" : 1674,
        "title" : "InjectingAspect and RunFirrtlTransformAnnotation Don't Play Well Together",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1674"
      },
      {
        "number" : 1668,
        "title" : "Unexpected behaviour of connections for `Reg` defined within `when` context",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1668"
      },
      {
        "number" : 1659,
        "title" : "Aspects Don't Run If Added Via annotate",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1659"
      },
      {
        "number" : 1658,
        "title" : "Aspect Subindex Builder Weirdness",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1658"
      },
      {
        "number" : 1642,
        "title" : "Bad Error when calling .asUInt on empty Bundle",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1642"
      },
      {
        "number" : 1632,
        "title" : "Cat() not returning a literal for literal inputs",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1632"
      },
      {
        "number" : 1599,
        "title" : "Get reset value from RegInit",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1599"
      },
      {
        "number" : 1592,
        "title" : "Mixing ChiselStage with ChirrtlEmitter does not work in 3.4.0-RC2",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1592"
      },
      {
        "number" : 1588,
        "title" : "Why does FixedPoint get interpreted as Double when printing?",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1588"
      },
      {
        "number" : 1576,
        "title" : "Vec.reduceTree leads to java.lang.OutOfMemoryError",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1576"
      },
      {
        "number" : 1567,
        "title" : "Request for multithreading support for verilator backend",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1567"
      },
      {
        "number" : 1564,
        "title" : "chisel emitts expensive verilog",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1564"
      },
      {
        "number" : 1559,
        "title" : "Add CONTRIBUTING.md",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1559"
      },
      {
        "number" : 1528,
        "title" : "Static Right shift of SInt is inconsistent: neither arithmetic nor logical",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1528"
      },
      {
        "number" : 1522,
        "title" : "Printable should adopt a `f\"`-like handling of `%`",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1522"
      },
      {
        "number" : 1521,
        "title" : "Some recommendations on stop",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1521"
      },
      {
        "number" : 1510,
        "title" : "Bundle asUInt ignores structural width",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1510"
      },
      {
        "number" : 1508,
        "title" : "Does chisel plan to support full-featured SVA?",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1508"
      },
      {
        "number" : 1507,
        "title" : "Interval literal creation is inconsistent ",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1507"
      },
      {
        "number" : 1503,
        "title" : "Propose Binary operator for Bool and Bits.",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1503"
      },
      {
        "number" : 1497,
        "title" : "Using \"Flipped\" on singleton Bundle results in unexpected behavior",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1497"
      },
      {
        "number" : 1478,
        "title" : "CloneModuleAsRecord needs a macro",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1478"
      },
      {
        "number" : 1466,
        "title" : "java.util.NoSuchElementException: None.get encountered in `HasId`",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1466"
      },
      {
        "number" : 1465,
        "title" : "Bad error reporting on wrong (subword) assignments",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1465"
      },
      {
        "number" : 1456,
        "title" : "Vec generates unreasonably large verilog with unnecesarry wires",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1456"
      },
      {
        "number" : 1447,
        "title" : "Need a way to turn on debug flag for treadle and verilator backend",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1447"
      },
      {
        "number" : 1445,
        "title" : "Chisel Integration is Painful",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1445"
      },
      {
        "number" : 1435,
        "title" : "Pretty Print Failing Line/Column",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1435"
      },
      {
        "number" : 1423,
        "title" : "Allow subword assignment",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1423"
      },
      {
        "number" : 1401,
        "title" : "How about providing `pwhen` or parallelWhen",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1401"
      },
      {
        "number" : 1396,
        "title" : "Chisel and Treadle need an elegant Plusargs mechanism",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1396"
      },
      {
        "number" : 1391,
        "title" : "Support `$` in port names",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1391"
      },
      {
        "number" : 1369,
        "title" : "Optionally throw exception on recoverable error",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1369"
      },
      {
        "number" : 1368,
        "title" : "Maybe adding chisel3.Driver.apply()",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1368"
      },
      {
        "number" : 1364,
        "title" : "Manipulating Bundles in tests",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1364"
      },
      {
        "number" : 1362,
        "title" : "Current Implementation of Counter makes it impossible to create a 32bit or larger counter",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1362"
      },
      {
        "number" : 1354,
        "title" : "VecInit doesn't work with 0-length vector",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1354"
      },
      {
        "number" : 1350,
        "title" : "Naming of ready/valid interface",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1350"
      },
      {
        "number" : 1328,
        "title" : "Lazy val ports material ports in parent of modules where the lazy val is defined",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1328"
      },
      {
        "number" : 1307,
        "title" : "Problems with Interval Inference",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1307"
      },
      {
        "number" : 1302,
        "title" : "Fixed-width addition doesn't work with an unspecified binary point",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1302"
      },
      {
        "number" : 1297,
        "title" : "asUInt for bundle literals may be inconsistent",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1297"
      },
      {
        "number" : 1295,
        "title" : "Incorrectly sized enum results in confusing and verbose error message",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1295"
      },
      {
        "number" : 1293,
        "title" : "loadMemoryFromFile() should place readmemh() inline for better compatibility",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1293"
      },
      {
        "number" : 1291,
        "title" : "build.sc compilation fails using Chisel3 release-3.2.2 make with mill 0.5.4",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1291"
      },
      {
        "number" : 1289,
        "title" : "Memory with write masks result in confusing layout and readmemh() behaviour",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1289"
      },
      {
        "number" : 1287,
        "title" : "Update logging to have name of design in \"Elaborating design...\"",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1287"
      },
      {
        "number" : 1272,
        "title" : "Make literal handling consistent and reliable for FixedPoint and Interval and others",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1272"
      },
      {
        "number" : 1267,
        "title" : "API to turn Data into read-only reference",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1267"
      },
      {
        "number" : 1262,
        "title" : "Remove 3.2 minus Deprecations",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1262"
      },
      {
        "number" : 1255,
        "title" : "Chisel 3.2 Support for soDLA",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1255"
      },
      {
        "number" : 1242,
        "title" : "Explicit - Clock from PeekPokeTester",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1242"
      },
      {
        "number" : 1233,
        "title" : "Bad error message for switch(){is()} if multiple is() with same value.",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1233"
      },
      {
        "number" : 1230,
        "title" : "Fill 0 returns type instead of value",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1230"
      },
      {
        "number" : 1222,
        "title" : "None.get for Malformed Bundle",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1222"
      },
      {
        "number" : 1221,
        "title" : "chisel3.Driver.execute seems to emit anno file after FIRRTL invocation now",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1221"
      },
      {
        "number" : 1220,
        "title" : "Better error message for Vec mono-connected to Seq",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1220"
      },
      {
        "number" : 1219,
        "title" : "Add stacked source locators ",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1219"
      },
      {
        "number" : 1218,
        "title" : "User feedback from Hacker News regarding the performance",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1218"
      },
      {
        "number" : 1200,
        "title" : "Esoteric Reverse",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1200"
      },
      {
        "number" : 1199,
        "title" : "Mux Trees",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1199"
      },
      {
        "number" : 1198,
        "title" : "[rfc] Case/If Else Statement Emission",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1198"
      },
      {
        "number" : 1189,
        "title" : "Get width of value using the size of string for UInt, SInt, ...",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1189"
      },
      {
        "number" : 1187,
        "title" : "Absorb rocket.DecodeLogic into Standard Library",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1187"
      },
      {
        "number" : 1185,
        "title" : "Enum(n) error better message",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1185"
      },
      {
        "number" : 1184,
        "title" : "Chisel does not generate error if size argument is not .W in RegInit",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1184"
      },
      {
        "number" : 1178,
        "title" : "TopWiring API",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1178"
      },
      {
        "number" : 1170,
        "title" : "Incorrect Error Message in Data.connect(...)",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1170"
      },
      {
        "number" : 1164,
        "title" : "Add UInt.asBools to minimize differences between 3.1.x and 3.2",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1164"
      },
      {
        "number" : 1163,
        "title" : "Remove implicit width truncation / Don't repeat Verilog's assignment issue in Chisel",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1163"
      },
      {
        "number" : 1144,
        "title" : "Counter-intuitive user experience (UX) for simple constant addition",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1144"
      },
      {
        "number" : 1132,
        "title" : "chiselName on abstract classes with unimplemented methods chokes compilation",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1132"
      },
      {
        "number" : 1131,
        "title" : "Posedge and negedge signal",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1131"
      },
      {
        "number" : 1125,
        "title" : "Type after shift in IntelliJ",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1125"
      },
      {
        "number" : 1119,
        "title" : "Assign Clock equal to 1",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1119"
      },
      {
        "number" : 1114,
        "title" : "Stage/Phase exception processing hides expected exceptions",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1114"
      },
      {
        "number" : 1113,
        "title" : "Space in setTargetDirName() causes Verilator to fail",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1113"
      },
      {
        "number" : 1112,
        "title" : "DontTouchNotFoundException: Component marked dontTouch (DataCache.cacheStateName) not found!",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1112"
      },
      {
        "number" : 1108,
        "title" : "BlackBoxUtils use a BlackBox self-type, should be BaseBlackBox?",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1108"
      },
      {
        "number" : 1098,
        "title" : "BlackBox IOs have wrong directions sometimes",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1098"
      },
      {
        "number" : 1090,
        "title" : "Allow internal tests to set whether or not a VCD should be dumped",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1090"
      },
      {
        "number" : 1089,
        "title" : "Unhelpful error if you accidentally try to bitselect low to high",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1089"
      },
      {
        "number" : 1085,
        "title" : "[RFC] Warning/Error if CDC not managed correctly",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1085"
      },
      {
        "number" : 1084,
        "title" : "Define isLit for Bundle Literals",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1084"
      },
      {
        "number" : 1081,
        "title" : "Bit Slice with (start, length) instead of (start, end)",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1081"
      },
      {
        "number" : 1074,
        "title" : "Investigate behaviour of Vec(Record()) and nested Vec",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1074"
      },
      {
        "number" : 1072,
        "title" : "Make wrapper class like DecoupledIO as functor",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1072"
      },
      {
        "number" : 1067,
        "title" : "[RFC] Add standalone asyncqueue librarys to experimental.",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1067"
      },
      {
        "number" : 1059,
        "title" : "Modifying the name of the module that comes from Chisel Library.",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1059"
      },
      {
        "number" : 1058,
        "title" : "Expand APIs that support ChiselEnum",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1058"
      },
      {
        "number" : 1055,
        "title" : "API supports for ValidIO",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1055"
      },
      {
        "number" : 1029,
        "title" : "Mismatch between wiki saying bitwise reductions work on SInts and implementation which does not",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1029"
      },
      {
        "number" : 1007,
        "title" : "Operations returns an OpBinding value regardless of whether all operand is literal or not",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1007"
      },
      {
        "number" : 1005,
        "title" : "[RFC] Bundle and Vec .Lit and .Wire",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1005"
      },
      {
        "number" : 1001,
        "title" : "Notification on moving to WireDefault",
        "url" : "https://github.com/chipsalliance/chisel3/issues/1001"
      },
      {
        "number" : 990,
        "title" : "Consider Using Scalafix and/or Scalafmt for linting and possibly code rewriting",
        "url" : "https://github.com/chipsalliance/chisel3/issues/990"
      },
      {
        "number" : 984,
        "title" : "Feature discussion | Generating SystemVerilog assertions from Chisel",
        "url" : "https://github.com/chipsalliance/chisel3/issues/984"
      },
      {
        "number" : 983,
        "title" : "Real Verilog tables from Chisel Vecs",
        "url" : "https://github.com/chipsalliance/chisel3/issues/983"
      },
      {
        "number" : 972,
        "title" : "In the process of Chisel to FIRRTL, the ArrayBuffer how to generate FIRRTL after adding Command?",
        "url" : "https://github.com/chipsalliance/chisel3/issues/972"
      },
      {
        "number" : 965,
        "title" : "Failure when comparing against large UInt literal",
        "url" : "https://github.com/chipsalliance/chisel3/issues/965"
      },
      {
        "number" : 957,
        "title" : "[RFC] Bits as full Types",
        "url" : "https://github.com/chipsalliance/chisel3/issues/957"
      },
      {
        "number" : 937,
        "title" : "PeekPokeTester",
        "url" : "https://github.com/chipsalliance/chisel3/issues/937"
      },
      {
        "number" : 927,
        "title" : "[RFC] Tagged Unions",
        "url" : "https://github.com/chipsalliance/chisel3/issues/927"
      },
      {
        "number" : 906,
        "title" : "Tests fail without warning when Verilator not installed",
        "url" : "https://github.com/chipsalliance/chisel3/issues/906"
      },
      {
        "number" : 904,
        "title" : "[RFC] Formalize support for IP-XACT",
        "url" : "https://github.com/chipsalliance/chisel3/issues/904"
      },
      {
        "number" : 886,
        "title" : "Request for a NotSynthesized annotation on a per signal basis.",
        "url" : "https://github.com/chipsalliance/chisel3/issues/886"
      },
      {
        "number" : 870,
        "title" : "Bulk connect on BlackBox io doesn't work for Bundles defined compatibility mode",
        "url" : "https://github.com/chipsalliance/chisel3/issues/870"
      },
      {
        "number" : 867,
        "title" : "[RFC] More Consistent Notion of \"Infinite Width\" Values",
        "url" : "https://github.com/chipsalliance/chisel3/issues/867"
      },
      {
        "number" : 860,
        "title" : "[RFC] Create Backend Plug-In API",
        "url" : "https://github.com/chipsalliance/chisel3/issues/860"
      },
      {
        "number" : 847,
        "title" : "Zero-Width Wire Support",
        "url" : "https://github.com/chipsalliance/chisel3/issues/847"
      },
      {
        "number" : 832,
        "title" : "Bundle doesn't implement === (hardware equality)",
        "url" : "https://github.com/chipsalliance/chisel3/issues/832"
      },
      {
        "number" : 831,
        "title" : "Naming of assert and aliasing with Scala and ScalaTest",
        "url" : "https://github.com/chipsalliance/chisel3/issues/831"
      },
      {
        "number" : 830,
        "title" : "RawParam not escaped properly",
        "url" : "https://github.com/chipsalliance/chisel3/issues/830"
      },
      {
        "number" : 818,
        "title" : "Chisel Standard Library",
        "url" : "https://github.com/chipsalliance/chisel3/issues/818"
      },
      {
        "number" : 811,
        "title" : "chiselName is interacting poorly with ElaborationArtefacts and throws head of empty list error",
        "url" : "https://github.com/chipsalliance/chisel3/issues/811"
      },
      {
        "number" : 803,
        "title" : "DontCare does not support Clocks",
        "url" : "https://github.com/chipsalliance/chisel3/issues/803"
      },
      {
        "number" : 800,
        "title" : "[RFC] define Module to be MultiIOModule? and unifying the Module type hierarchy",
        "url" : "https://github.com/chipsalliance/chisel3/issues/800"
      },
      {
        "number" : 765,
        "title" : "[RFC] What does it mean to be a Bundle?",
        "url" : "https://github.com/chipsalliance/chisel3/issues/765"
      },
      {
        "number" : 760,
        "title" : "SyncReadMems read with enable doesn't work in chisel3",
        "url" : "https://github.com/chipsalliance/chisel3/issues/760"
      },
      {
        "number" : 755,
        "title" : "Review License Practices",
        "url" : "https://github.com/chipsalliance/chisel3/issues/755"
      },
      {
        "number" : 743,
        "title" : "Support for system verilog interfaces in BlackBox modules",
        "url" : "https://github.com/chipsalliance/chisel3/issues/743"
      },
      {
        "number" : 736,
        "title" : "Negedge-triggered SRAMs",
        "url" : "https://github.com/chipsalliance/chisel3/issues/736"
      },
      {
        "number" : 726,
        "title" : "Provide API to Access When Condition",
        "url" : "https://github.com/chipsalliance/chisel3/issues/726"
      },
      {
        "number" : 725,
        "title" : "[RFC] New Testers Proposal",
        "url" : "https://github.com/chipsalliance/chisel3/issues/725"
      },
      {
        "number" : 721,
        "title" : "Strange behavior with .elements on anonymous bundle",
        "url" : "https://github.com/chipsalliance/chisel3/issues/721"
      },
      {
        "number" : 700,
        "title" : "Marking a Literal dontTouch results in a Firrtl Error",
        "url" : "https://github.com/chipsalliance/chisel3/issues/700"
      },
      {
        "number" : 646,
        "title" : "chiselName should be able to name signals in anonymous class instances",
        "url" : "https://github.com/chipsalliance/chisel3/issues/646"
      },
      {
        "number" : 644,
        "title" : "Add other operations to Width class",
        "url" : "https://github.com/chipsalliance/chisel3/issues/644"
      },
      {
        "number" : 633,
        "title" : "Blackbox IO doesn't actually \"exist\"",
        "url" : "https://github.com/chipsalliance/chisel3/issues/633"
      },
      {
        "number" : 609,
        "title" : "API For Tagging Signals",
        "url" : "https://github.com/chipsalliance/chisel3/issues/609"
      },
      {
        "number" : 606,
        "title" : "Bundles with structurally typed fields in compatibility mode fail in Scala 2.12",
        "url" : "https://github.com/chipsalliance/chisel3/issues/606"
      },
      {
        "number" : 601,
        "title" : "Source info support for libraries is something that needs more thought and discussion.",
        "url" : "https://github.com/chipsalliance/chisel3/issues/601"
      },
      {
        "number" : 582,
        "title" : "Provide API for Casting Bundle to Parent Type for Bulk Connect",
        "url" : "https://github.com/chipsalliance/chisel3/issues/582"
      },
      {
        "number" : 571,
        "title" : "Vec of Module IO strips directions and can connect to Bundle with different directions",
        "url" : "https://github.com/chipsalliance/chisel3/issues/571"
      },
      {
        "number" : 545,
        "title" : "Incremental compilation",
        "url" : "https://github.com/chipsalliance/chisel3/issues/545"
      },
      {
        "number" : 536,
        "title" : "Analog type does not allow static addressing of sub-wires",
        "url" : "https://github.com/chipsalliance/chisel3/issues/536"
      },
      {
        "number" : 526,
        "title" : "\"Default Block\" / more than one match per line for switch statement",
        "url" : "https://github.com/chipsalliance/chisel3/issues/526"
      },
      {
        "number" : 525,
        "title" : "Digital Top with Analog Black Box",
        "url" : "https://github.com/chipsalliance/chisel3/issues/525"
      },
      {
        "number" : 519,
        "title" : "Backend-dependent inline blackbox",
        "url" : "https://github.com/chipsalliance/chisel3/issues/519"
      },
      {
        "number" : 486,
        "title" : "Get better test coverage",
        "url" : "https://github.com/chipsalliance/chisel3/issues/486"
      },
      {
        "number" : 435,
        "title" : "Add simulation logging library",
        "url" : "https://github.com/chipsalliance/chisel3/issues/435"
      },
      {
        "number" : 414,
        "title" : "Chisel's IR is public",
        "url" : "https://github.com/chipsalliance/chisel3/issues/414"
      },
      {
        "number" : 361,
        "title" : "chisel3 exception handling",
        "url" : "https://github.com/chipsalliance/chisel3/issues/361"
      },
      {
        "number" : 331,
        "title" : "Use verilator VPI interface",
        "url" : "https://github.com/chipsalliance/chisel3/issues/331"
      },
      {
        "number" : 266,
        "title" : "ROM construct",
        "url" : "https://github.com/chipsalliance/chisel3/issues/266"
      },
      {
        "number" : 238,
        "title" : "Explicit readwrite ports for memories",
        "url" : "https://github.com/chipsalliance/chisel3/issues/238"
      },
      {
        "number" : 152,
        "title" : "Allow for bulk connect on Seq?",
        "url" : "https://github.com/chipsalliance/chisel3/issues/152"
      }
    ],
    "scalaPercentage" : null
  },
  "settings" : {
    "defaultStableVersion" : true,
    "defaultArtifact" : null,
    "strictVersions" : false,
    "customScalaDoc" : null,
    "documentationLinks" : [
    ],
    "deprecated" : false,
    "contributorsWanted" : false,
    "artifactDeprecations" : [
    ],
    "cliArtifacts" : [
    ],
    "category" : "hardware-and-emulators",
    "beginnerIssuesLabel" : null
  }
}