$date
	Sun Jun  4 01:34:46 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memory_tb $end
$var wire 8 ! monitor [7:0] $end
$var wire 1 " mob $end
$var reg 1 # clk $end
$var reg 1 $ mib $end
$var reg 1 % t_clr $end
$var reg 1 & t_in $end
$var reg 1 ' t_out $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
0#
z"
b0 !
$end
#5000
1#
#10000
0#
#15000
1#
#17000
1$
1&
#20000
0#
#25000
b10000000 !
1#
#30000
0#
#35000
b11000000 !
1#
#40000
0#
#45000
b11100000 !
1#
#46000
0$
#50000
0#
#55000
b1110000 !
1#
#59000
0&
#60000
0#
#65000
b111000 !
1#
#70000
0#
#75000
b11100 !
1#
#80000
0#
#85000
b1110 !
1#
#90000
0#
#95000
b111 !
1#
#100000
0#
#105000
b10000011 !
1#
#110000
0#
#115000
b11000001 !
1#
#120000
0#
#125000
b11100000 !
1#
#130000
0#
#135000
b1110000 !
1#
#137000
1$
1&
#140000
0#
#145000
b10111000 !
1#
#149000
0$
#150000
0#
#155000
b1011100 !
1#
#158000
1$
#160000
0#
#165000
b10101110 !
1#
#168000
0$
#170000
0#
#175000
b1010111 !
1#
#176000
0&
#180000
0#
#185000
b10101011 !
1#
#190000
0#
#195000
b11010101 !
1#
#200000
0#
#205000
b11101010 !
1#
#210000
0"
0#
1'
#215000
1"
b1110101 !
1#
#220000
0#
#225000
0"
b10111010 !
1#
#230000
0#
#235000
1"
b1011101 !
1#
#240000
0#
#245000
0"
b10101110 !
1#
#250000
0#
#254000
z"
0'
#255000
b1010111 !
1#
#260000
0#
#265000
b10101011 !
1#
#270000
0#
#275000
b11010101 !
1#
#280000
0#
#285000
b11101010 !
1#
#290000
0#
#293000
0%
#295000
b1110101 !
1#
#300000
0#
#305000
b111010 !
1#
#310000
0#
#315000
b11101 !
1#
#320000
0#
#325000
b1110 !
1#
#330000
0#
1%
#335000
b111 !
1#
#340000
0#
#345000
b10000011 !
1#
#350000
0#
#355000
b11000001 !
1#
#360000
0#
#365000
b11100000 !
1#
#370000
0#
#375000
b1110000 !
1#
#380000
0#
#385000
b111000 !
1#
#390000
0#
