Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr  7 00:39:08 2021
| Host         : mads-pc6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hw_top_timing_summary_routed.rpt -rpx hw_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hw_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 122 register/latch pins with no clock driven by root clock pin: debug_clock (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: display_clock (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnC_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnL_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 338 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.035        0.000                      0                 2884        0.188        0.000                      0                 2884        3.750        0.000                       0                   593  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.035        0.000                      0                 2884        0.188        0.000                      0                 2884        3.750        0.000                       0                   593  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 CPU/reg_IDEX_reg[op_code][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_EXMEM_reg[result][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.669ns  (logic 5.179ns (53.561%)  route 4.490ns (46.439%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.633ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.315     3.797    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.740     5.633    CPU/CLK
    SLICE_X57Y100        FDCE                                         r  CPU/reg_IDEX_reg[op_code][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.419     6.052 f  CPU/reg_IDEX_reg[op_code][5]/Q
                         net (fo=24, routed)          0.695     6.747    CPU/alu0/reg_IDEX_reg[op_code][6][5]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     7.046 f  CPU/alu0/result_320_i_87/O
                         net (fo=5, routed)           0.983     8.029    CPU/alu0/result_320_i_87_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  CPU/alu0/result_320_i_80/O
                         net (fo=8, routed)           0.785     8.938    CPU/alu0/result_320_i_80_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.062 r  CPU/alu0/result_320_i_62/O
                         net (fo=1, routed)           0.436     9.499    CPU/alu0/result_320_i_62_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  CPU/alu0/result_320_i_26/O
                         net (fo=2, routed)           0.546    10.169    CPU/alu0/in1[6]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      3.841    14.010 r  CPU/alu0/result_320/P[3]
                         net (fo=1, routed)           0.893    14.903    CPU/alu0/result_320_n_102
    SLICE_X57Y91         LUT6 (Prop_lut6_I3_O)        0.124    15.027 f  CPU/alu0/reg_EXMEM[result][3]_i_4/O
                         net (fo=1, routed)           0.151    15.178    CPU/alu0/reg_EXMEM[result][3]_i_4_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    15.302 r  CPU/alu0/reg_EXMEM[result][3]_i_1/O
                         net (fo=1, routed)           0.000    15.302    CPU/alu0_n_46
    SLICE_X57Y91         FDCE                                         r  CPU/reg_EXMEM_reg[result][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.011    13.422    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.513 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.442    14.955    CPU/CLK
    SLICE_X57Y91         FDCE                                         r  CPU/reg_EXMEM_reg[result][3]/C
                         clock pessimism              0.387    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X57Y91         FDCE (Setup_fdce_C_D)        0.031    15.337    CPU/reg_EXMEM_reg[result][3]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -15.302    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 CPU/reg_IDEX_reg[op_code][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_EXMEM_reg[result][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 5.179ns (53.906%)  route 4.428ns (46.094%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.633ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.315     3.797    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.740     5.633    CPU/CLK
    SLICE_X57Y100        FDCE                                         r  CPU/reg_IDEX_reg[op_code][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.419     6.052 f  CPU/reg_IDEX_reg[op_code][5]/Q
                         net (fo=24, routed)          0.695     6.747    CPU/alu0/reg_IDEX_reg[op_code][6][5]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     7.046 f  CPU/alu0/result_320_i_87/O
                         net (fo=5, routed)           0.983     8.029    CPU/alu0/result_320_i_87_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  CPU/alu0/result_320_i_80/O
                         net (fo=8, routed)           0.785     8.938    CPU/alu0/result_320_i_80_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.062 r  CPU/alu0/result_320_i_62/O
                         net (fo=1, routed)           0.436     9.499    CPU/alu0/result_320_i_62_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  CPU/alu0/result_320_i_26/O
                         net (fo=2, routed)           0.546    10.169    CPU/alu0/in1[6]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841    14.010 r  CPU/alu0/result_320/P[11]
                         net (fo=1, routed)           0.694    14.704    CPU/alu0/result_320_n_94
    SLICE_X56Y97         LUT6 (Prop_lut6_I3_O)        0.124    14.828 f  CPU/alu0/reg_EXMEM[result][11]_i_7/O
                         net (fo=1, routed)           0.289    15.117    CPU/alu0/reg_EXMEM[result][11]_i_7_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I5_O)        0.124    15.241 r  CPU/alu0/reg_EXMEM[result][11]_i_1/O
                         net (fo=1, routed)           0.000    15.241    CPU/alu0_n_38
    SLICE_X57Y98         FDCE                                         r  CPU/reg_EXMEM_reg[result][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.011    13.422    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.513 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.444    14.957    CPU/CLK
    SLICE_X57Y98         FDCE                                         r  CPU/reg_EXMEM_reg[result][11]/C
                         clock pessimism              0.387    15.343    
                         clock uncertainty           -0.035    15.308    
    SLICE_X57Y98         FDCE (Setup_fdce_C_D)        0.031    15.339    CPU/reg_EXMEM_reg[result][11]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                         -15.241    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 CPU/reg_IDEX_reg[op_code][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_EXMEM_reg[result][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.595ns  (logic 5.179ns (53.977%)  route 4.416ns (46.023%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.633ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.315     3.797    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.740     5.633    CPU/CLK
    SLICE_X57Y100        FDCE                                         r  CPU/reg_IDEX_reg[op_code][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.419     6.052 f  CPU/reg_IDEX_reg[op_code][5]/Q
                         net (fo=24, routed)          0.695     6.747    CPU/alu0/reg_IDEX_reg[op_code][6][5]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     7.046 f  CPU/alu0/result_320_i_87/O
                         net (fo=5, routed)           0.983     8.029    CPU/alu0/result_320_i_87_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  CPU/alu0/result_320_i_80/O
                         net (fo=8, routed)           0.785     8.938    CPU/alu0/result_320_i_80_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.062 r  CPU/alu0/result_320_i_62/O
                         net (fo=1, routed)           0.436     9.499    CPU/alu0/result_320_i_62_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  CPU/alu0/result_320_i_26/O
                         net (fo=2, routed)           0.546    10.169    CPU/alu0/in1[6]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    14.010 r  CPU/alu0/result_320/P[2]
                         net (fo=1, routed)           0.819    14.829    CPU/alu0/result_320_n_103
    SLICE_X57Y90         LUT6 (Prop_lut6_I3_O)        0.124    14.953 f  CPU/alu0/reg_EXMEM[result][2]_i_4/O
                         net (fo=1, routed)           0.151    15.104    CPU/alu0/reg_EXMEM[result][2]_i_4_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I5_O)        0.124    15.228 r  CPU/alu0/reg_EXMEM[result][2]_i_1/O
                         net (fo=1, routed)           0.000    15.228    CPU/alu0_n_47
    SLICE_X57Y90         FDCE                                         r  CPU/reg_EXMEM_reg[result][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.011    13.422    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.513 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.441    14.954    CPU/CLK
    SLICE_X57Y90         FDCE                                         r  CPU/reg_EXMEM_reg[result][2]/C
                         clock pessimism              0.387    15.340    
                         clock uncertainty           -0.035    15.305    
    SLICE_X57Y90         FDCE (Setup_fdce_C_D)        0.031    15.336    CPU/reg_EXMEM_reg[result][2]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -15.228    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 CPU/reg_IDEX_reg[op_code][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_EXMEM_reg[result][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.591ns  (logic 5.179ns (53.999%)  route 4.412ns (46.001%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.633ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.315     3.797    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.740     5.633    CPU/CLK
    SLICE_X57Y100        FDCE                                         r  CPU/reg_IDEX_reg[op_code][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.419     6.052 f  CPU/reg_IDEX_reg[op_code][5]/Q
                         net (fo=24, routed)          0.695     6.747    CPU/alu0/reg_IDEX_reg[op_code][6][5]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     7.046 f  CPU/alu0/result_320_i_87/O
                         net (fo=5, routed)           0.983     8.029    CPU/alu0/result_320_i_87_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  CPU/alu0/result_320_i_80/O
                         net (fo=8, routed)           0.785     8.938    CPU/alu0/result_320_i_80_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.062 r  CPU/alu0/result_320_i_62/O
                         net (fo=1, routed)           0.436     9.499    CPU/alu0/result_320_i_62_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  CPU/alu0/result_320_i_26/O
                         net (fo=2, routed)           0.546    10.169    CPU/alu0/in1[6]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    14.010 r  CPU/alu0/result_320/P[0]
                         net (fo=1, routed)           0.815    14.825    CPU/alu0/result_320_n_105
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.124    14.949 f  CPU/alu0/reg_EXMEM[result][0]_i_4/O
                         net (fo=1, routed)           0.151    15.100    CPU/alu0/reg_EXMEM[result][0]_i_4_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.124    15.224 r  CPU/alu0/reg_EXMEM[result][0]_i_1/O
                         net (fo=1, routed)           0.000    15.224    CPU/alu0_n_49
    SLICE_X55Y90         FDCE                                         r  CPU/reg_EXMEM_reg[result][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.011    13.422    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.513 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.440    14.953    CPU/CLK
    SLICE_X55Y90         FDCE                                         r  CPU/reg_EXMEM_reg[result][0]/C
                         clock pessimism              0.387    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X55Y90         FDCE (Setup_fdce_C_D)        0.031    15.335    CPU/reg_EXMEM_reg[result][0]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -15.224    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 CPU/reg_IDEX_reg[op_code][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_EXMEM_reg[result][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.552ns  (logic 5.179ns (54.216%)  route 4.373ns (45.784%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.633ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.315     3.797    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.740     5.633    CPU/CLK
    SLICE_X57Y100        FDCE                                         r  CPU/reg_IDEX_reg[op_code][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.419     6.052 f  CPU/reg_IDEX_reg[op_code][5]/Q
                         net (fo=24, routed)          0.695     6.747    CPU/alu0/reg_IDEX_reg[op_code][6][5]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     7.046 f  CPU/alu0/result_320_i_87/O
                         net (fo=5, routed)           0.983     8.029    CPU/alu0/result_320_i_87_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  CPU/alu0/result_320_i_80/O
                         net (fo=8, routed)           0.785     8.938    CPU/alu0/result_320_i_80_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.062 r  CPU/alu0/result_320_i_62/O
                         net (fo=1, routed)           0.436     9.499    CPU/alu0/result_320_i_62_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  CPU/alu0/result_320_i_26/O
                         net (fo=2, routed)           0.546    10.169    CPU/alu0/in1[6]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      3.841    14.010 r  CPU/alu0/result_320/P[1]
                         net (fo=1, routed)           0.777    14.786    CPU/alu0/result_320_n_104
    SLICE_X55Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.910 f  CPU/alu0/reg_EXMEM[result][1]_i_4/O
                         net (fo=1, routed)           0.151    15.062    CPU/alu0/reg_EXMEM[result][1]_i_4_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    15.186 r  CPU/alu0/reg_EXMEM[result][1]_i_1/O
                         net (fo=1, routed)           0.000    15.186    CPU/alu0_n_48
    SLICE_X55Y91         FDCE                                         r  CPU/reg_EXMEM_reg[result][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.011    13.422    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.513 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.441    14.954    CPU/CLK
    SLICE_X55Y91         FDCE                                         r  CPU/reg_EXMEM_reg[result][1]/C
                         clock pessimism              0.387    15.340    
                         clock uncertainty           -0.035    15.305    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.031    15.336    CPU/reg_EXMEM_reg[result][1]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -15.186    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 CPU/reg_IDEX_reg[op_code][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_EXMEM_reg[result][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.552ns  (logic 5.179ns (54.216%)  route 4.373ns (45.784%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.633ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.315     3.797    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.740     5.633    CPU/CLK
    SLICE_X57Y100        FDCE                                         r  CPU/reg_IDEX_reg[op_code][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.419     6.052 f  CPU/reg_IDEX_reg[op_code][5]/Q
                         net (fo=24, routed)          0.695     6.747    CPU/alu0/reg_IDEX_reg[op_code][6][5]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     7.046 f  CPU/alu0/result_320_i_87/O
                         net (fo=5, routed)           0.983     8.029    CPU/alu0/result_320_i_87_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  CPU/alu0/result_320_i_80/O
                         net (fo=8, routed)           0.785     8.938    CPU/alu0/result_320_i_80_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.062 r  CPU/alu0/result_320_i_62/O
                         net (fo=1, routed)           0.436     9.499    CPU/alu0/result_320_i_62_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  CPU/alu0/result_320_i_26/O
                         net (fo=2, routed)           0.546    10.169    CPU/alu0/in1[6]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[5])
                                                      3.841    14.010 r  CPU/alu0/result_320/P[5]
                         net (fo=1, routed)           0.777    14.786    CPU/alu0/result_320_n_100
    SLICE_X55Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.910 f  CPU/alu0/reg_EXMEM[result][5]_i_5/O
                         net (fo=1, routed)           0.151    15.062    CPU/alu0/reg_EXMEM[result][5]_i_5_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    15.186 r  CPU/alu0/reg_EXMEM[result][5]_i_1/O
                         net (fo=1, routed)           0.000    15.186    CPU/alu0_n_44
    SLICE_X55Y92         FDCE                                         r  CPU/reg_EXMEM_reg[result][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.011    13.422    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.513 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.441    14.954    CPU/CLK
    SLICE_X55Y92         FDCE                                         r  CPU/reg_EXMEM_reg[result][5]/C
                         clock pessimism              0.387    15.340    
                         clock uncertainty           -0.035    15.305    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.031    15.336    CPU/reg_EXMEM_reg[result][5]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -15.186    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 CPU/reg_IDEX_reg[op_code][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_EXMEM_reg[result][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 5.179ns (54.257%)  route 4.366ns (45.743%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.633ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.315     3.797    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.740     5.633    CPU/CLK
    SLICE_X57Y100        FDCE                                         r  CPU/reg_IDEX_reg[op_code][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.419     6.052 f  CPU/reg_IDEX_reg[op_code][5]/Q
                         net (fo=24, routed)          0.695     6.747    CPU/alu0/reg_IDEX_reg[op_code][6][5]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     7.046 f  CPU/alu0/result_320_i_87/O
                         net (fo=5, routed)           0.983     8.029    CPU/alu0/result_320_i_87_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  CPU/alu0/result_320_i_80/O
                         net (fo=8, routed)           0.785     8.938    CPU/alu0/result_320_i_80_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.062 r  CPU/alu0/result_320_i_62/O
                         net (fo=1, routed)           0.436     9.499    CPU/alu0/result_320_i_62_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  CPU/alu0/result_320_i_26/O
                         net (fo=2, routed)           0.546    10.169    CPU/alu0/in1[6]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[6])
                                                      3.841    14.010 r  CPU/alu0/result_320/P[6]
                         net (fo=1, routed)           0.772    14.782    CPU/alu0/result_320_n_99
    SLICE_X57Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.906 f  CPU/alu0/reg_EXMEM[result][6]_i_6/O
                         net (fo=1, routed)           0.149    15.054    CPU/alu0/reg_EXMEM[result][6]_i_6_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I5_O)        0.124    15.178 r  CPU/alu0/reg_EXMEM[result][6]_i_1/O
                         net (fo=1, routed)           0.000    15.178    CPU/alu0_n_43
    SLICE_X57Y92         FDCE                                         r  CPU/reg_EXMEM_reg[result][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.011    13.422    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.513 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.442    14.955    CPU/CLK
    SLICE_X57Y92         FDCE                                         r  CPU/reg_EXMEM_reg[result][6]/C
                         clock pessimism              0.387    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X57Y92         FDCE (Setup_fdce_C_D)        0.031    15.337    CPU/reg_EXMEM_reg[result][6]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 CPU/reg_IDEX_reg[op_code][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_EXMEM_reg[result][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.577ns  (logic 5.179ns (54.077%)  route 4.398ns (45.923%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.633ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.315     3.797    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.740     5.633    CPU/CLK
    SLICE_X57Y100        FDCE                                         r  CPU/reg_IDEX_reg[op_code][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.419     6.052 f  CPU/reg_IDEX_reg[op_code][5]/Q
                         net (fo=24, routed)          0.695     6.747    CPU/alu0/reg_IDEX_reg[op_code][6][5]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     7.046 f  CPU/alu0/result_320_i_87/O
                         net (fo=5, routed)           0.983     8.029    CPU/alu0/result_320_i_87_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  CPU/alu0/result_320_i_80/O
                         net (fo=8, routed)           0.785     8.938    CPU/alu0/result_320_i_80_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.062 r  CPU/alu0/result_320_i_62/O
                         net (fo=1, routed)           0.436     9.499    CPU/alu0/result_320_i_62_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  CPU/alu0/result_320_i_26/O
                         net (fo=2, routed)           0.546    10.169    CPU/alu0/in1[6]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[9])
                                                      3.841    14.010 r  CPU/alu0/result_320/P[9]
                         net (fo=1, routed)           0.791    14.800    CPU/alu0/result_320_n_96
    SLICE_X56Y96         LUT6 (Prop_lut6_I3_O)        0.124    14.924 f  CPU/alu0/reg_EXMEM[result][9]_i_7/O
                         net (fo=1, routed)           0.162    15.086    CPU/alu0/reg_EXMEM[result][9]_i_7_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I5_O)        0.124    15.210 r  CPU/alu0/reg_EXMEM[result][9]_i_1/O
                         net (fo=1, routed)           0.000    15.210    CPU/alu0_n_40
    SLICE_X56Y96         FDCE                                         r  CPU/reg_EXMEM_reg[result][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.011    13.422    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.513 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.443    14.956    CPU/CLK
    SLICE_X56Y96         FDCE                                         r  CPU/reg_EXMEM_reg[result][9]/C
                         clock pessimism              0.387    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X56Y96         FDCE (Setup_fdce_C_D)        0.081    15.388    CPU/reg_EXMEM_reg[result][9]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                         -15.210    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 CPU/reg_IDEX_reg[op_code][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_EXMEM_reg[result][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 5.179ns (54.389%)  route 4.343ns (45.611%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.633ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.315     3.797    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.740     5.633    CPU/CLK
    SLICE_X57Y100        FDCE                                         r  CPU/reg_IDEX_reg[op_code][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.419     6.052 f  CPU/reg_IDEX_reg[op_code][5]/Q
                         net (fo=24, routed)          0.695     6.747    CPU/alu0/reg_IDEX_reg[op_code][6][5]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     7.046 f  CPU/alu0/result_320_i_87/O
                         net (fo=5, routed)           0.983     8.029    CPU/alu0/result_320_i_87_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  CPU/alu0/result_320_i_80/O
                         net (fo=8, routed)           0.785     8.938    CPU/alu0/result_320_i_80_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.062 r  CPU/alu0/result_320_i_62/O
                         net (fo=1, routed)           0.436     9.499    CPU/alu0/result_320_i_62_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  CPU/alu0/result_320_i_26/O
                         net (fo=2, routed)           0.546    10.169    CPU/alu0/in1[6]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841    14.010 r  CPU/alu0/result_320/P[7]
                         net (fo=1, routed)           0.608    14.617    CPU/alu0/result_320_n_98
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.124    14.741 f  CPU/alu0/reg_EXMEM[result][7]_i_7/O
                         net (fo=1, routed)           0.290    15.031    CPU/alu0/reg_EXMEM[result][7]_i_7_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.155 r  CPU/alu0/reg_EXMEM[result][7]_i_1/O
                         net (fo=1, routed)           0.000    15.155    CPU/alu0_n_42
    SLICE_X55Y94         FDCE                                         r  CPU/reg_EXMEM_reg[result][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.011    13.422    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.513 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.442    14.955    CPU/CLK
    SLICE_X55Y94         FDCE                                         r  CPU/reg_EXMEM_reg[result][7]/C
                         clock pessimism              0.387    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.031    15.337    CPU/reg_EXMEM_reg[result][7]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -15.155    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 CPU/reg_IDEX_reg[op_code][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_EXMEM_reg[result][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.566ns  (logic 5.179ns (54.140%)  route 4.387ns (45.860%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.633ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.315     3.797    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.740     5.633    CPU/CLK
    SLICE_X57Y100        FDCE                                         r  CPU/reg_IDEX_reg[op_code][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.419     6.052 f  CPU/reg_IDEX_reg[op_code][5]/Q
                         net (fo=24, routed)          0.695     6.747    CPU/alu0/reg_IDEX_reg[op_code][6][5]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     7.046 f  CPU/alu0/result_320_i_87/O
                         net (fo=5, routed)           0.983     8.029    CPU/alu0/result_320_i_87_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  CPU/alu0/result_320_i_80/O
                         net (fo=8, routed)           0.785     8.938    CPU/alu0/result_320_i_80_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.062 r  CPU/alu0/result_320_i_62/O
                         net (fo=1, routed)           0.436     9.499    CPU/alu0/result_320_i_62_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  CPU/alu0/result_320_i_26/O
                         net (fo=2, routed)           0.546    10.169    CPU/alu0/in1[6]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    14.010 r  CPU/alu0/result_320/P[8]
                         net (fo=1, routed)           0.622    14.632    CPU/alu0/result_320_n_97
    SLICE_X55Y96         LUT6 (Prop_lut6_I3_O)        0.124    14.756 f  CPU/alu0/reg_EXMEM[result][8]_i_7/O
                         net (fo=1, routed)           0.319    15.075    CPU/alu0/reg_EXMEM[result][8]_i_7_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I5_O)        0.124    15.199 r  CPU/alu0/reg_EXMEM[result][8]_i_1/O
                         net (fo=1, routed)           0.000    15.199    CPU/alu0_n_41
    SLICE_X56Y96         FDCE                                         r  CPU/reg_EXMEM_reg[result][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.011    13.422    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.513 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.443    14.956    CPU/CLK
    SLICE_X56Y96         FDCE                                         r  CPU/reg_EXMEM_reg[result][8]/C
                         clock pessimism              0.387    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X56Y96         FDCE (Setup_fdce_C_D)        0.079    15.386    CPU/reg_EXMEM_reg[result][8]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                         -15.199    
  -------------------------------------------------------------------
                         slack                                  0.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[result][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.784%)  route 0.460ns (71.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.002     1.252    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.564     1.841    CPU/CLK
    SLICE_X55Y94         FDCE                                         r  CPU/reg_EXMEM_reg[result][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  CPU/reg_EXMEM_reg[result][7]/Q
                         net (fo=10, routed)          0.460     2.442    CPU/reg_EXMEM_reg[result]__0[7]
    SLICE_X49Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.487 r  CPU/PC[7]_i_1/O
                         net (fo=1, routed)           0.000     2.487    CPU/PC_next[7]
    SLICE_X49Y100        FDCE                                         r  CPU/PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.145     1.582    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.920     2.532    CPU/CLK
    SLICE_X49Y100        FDCE                                         r  CPU/PC_reg[7]/C
                         clock pessimism             -0.339     2.193    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.107     2.300    CPU/PC_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CPU/reg_MEMWR_reg[result][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_EXMEM_reg[str_dest][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.506%)  route 0.127ns (40.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.002     1.252    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.564     1.841    CPU/CLK
    SLICE_X48Y96         FDCE                                         r  CPU/reg_MEMWR_reg[result][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  CPU/reg_MEMWR_reg[result][14]/Q
                         net (fo=12, routed)          0.127     2.109    CPU/reg_MEMWR_reg[result_n_0_][14]
    SLICE_X49Y97         LUT6 (Prop_lut6_I1_O)        0.045     2.154 r  CPU/reg_EXMEM[str_dest][14]_i_1/O
                         net (fo=1, routed)           0.000     2.154    CPU/reg_EXMEM[str_dest][14]_i_1_n_0
    SLICE_X49Y97         FDCE                                         r  CPU/reg_EXMEM_reg[str_dest][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.145     1.582    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.834     2.446    CPU/CLK
    SLICE_X49Y97         FDCE                                         r  CPU/reg_EXMEM_reg[str_dest][14]/C
                         clock pessimism             -0.588     1.858    
    SLICE_X49Y97         FDCE (Hold_fdce_C_D)         0.092     1.950    CPU/reg_EXMEM_reg[str_dest][14]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[result][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.387%)  route 0.479ns (69.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.002     1.252    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.566     1.843    CPU/CLK
    SLICE_X56Y96         FDCE                                         r  CPU/reg_EXMEM_reg[result][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.164     2.007 r  CPU/reg_EXMEM_reg[result][8]/Q
                         net (fo=11, routed)          0.479     2.486    CPU/reg_EXMEM_reg[result]__0[8]
    SLICE_X52Y101        LUT3 (Prop_lut3_I0_O)        0.045     2.531 r  CPU/PC[8]_i_1/O
                         net (fo=1, routed)           0.000     2.531    CPU/PC_next[8]
    SLICE_X52Y101        FDCE                                         r  CPU/PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.145     1.582    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.920     2.532    CPU/CLK
    SLICE_X52Y101        FDCE                                         r  CPU/PC_reg[8]/C
                         clock pessimism             -0.339     2.193    
    SLICE_X52Y101        FDCE (Hold_fdce_C_D)         0.120     2.313    CPU/PC_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 CPU/reg_IDEX_reg[str_dest][11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_EXMEM_reg[str_dest][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.002     1.252    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.565     1.842    CPU/CLK
    SLICE_X49Y98         FDCE                                         r  CPU/reg_IDEX_reg[str_dest][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.141     1.983 r  CPU/reg_IDEX_reg[str_dest][11]/Q
                         net (fo=1, routed)           0.146     2.129    CPU/reg_IDEX_reg[str_dest]__0[11]
    SLICE_X48Y98         LUT6 (Prop_lut6_I3_O)        0.045     2.174 r  CPU/reg_EXMEM[str_dest][11]_i_1/O
                         net (fo=1, routed)           0.000     2.174    CPU/reg_EXMEM[str_dest][11]_i_1_n_0
    SLICE_X48Y98         FDCE                                         r  CPU/reg_EXMEM_reg[str_dest][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.145     1.582    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.834     2.446    CPU/CLK
    SLICE_X48Y98         FDCE                                         r  CPU/reg_EXMEM_reg[str_dest][11]/C
                         clock pessimism             -0.591     1.855    
    SLICE_X48Y98         FDCE (Hold_fdce_C_D)         0.091     1.946    CPU/reg_EXMEM_reg[str_dest][11]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[str_dest][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.202%)  route 0.410ns (68.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.002     1.252    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.564     1.841    CPU/CLK
    SLICE_X48Y96         FDCE                                         r  CPU/reg_EXMEM_reg[str_dest][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  CPU/reg_EXMEM_reg[str_dest][1]/Q
                         net (fo=2, routed)           0.121     2.103    CPU/reg_EXMEM_reg[str_dest_n_0_][1]
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.045     2.148 r  CPU/xpm_memory_dpdistram_inst_i_16/O
                         net (fo=386, routed)         0.289     2.437    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/A1
    SLICE_X50Y95         RAMD64E                                      r  CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.145     1.582    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.834     2.446    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/WCLK
    SLICE_X50Y95         RAMD64E                                      r  CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/DP.HIGH/CLK
                         clock pessimism             -0.568     1.878    
    SLICE_X50Y95         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.187    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[str_dest][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.202%)  route 0.410ns (68.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.002     1.252    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.564     1.841    CPU/CLK
    SLICE_X48Y96         FDCE                                         r  CPU/reg_EXMEM_reg[str_dest][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  CPU/reg_EXMEM_reg[str_dest][1]/Q
                         net (fo=2, routed)           0.121     2.103    CPU/reg_EXMEM_reg[str_dest_n_0_][1]
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.045     2.148 r  CPU/xpm_memory_dpdistram_inst_i_16/O
                         net (fo=386, routed)         0.289     2.437    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/A1
    SLICE_X50Y95         RAMD64E                                      r  CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.145     1.582    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.834     2.446    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/WCLK
    SLICE_X50Y95         RAMD64E                                      r  CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/DP.LOW/CLK
                         clock pessimism             -0.568     1.878    
    SLICE_X50Y95         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.187    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[str_dest][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/SP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.202%)  route 0.410ns (68.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.002     1.252    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.564     1.841    CPU/CLK
    SLICE_X48Y96         FDCE                                         r  CPU/reg_EXMEM_reg[str_dest][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  CPU/reg_EXMEM_reg[str_dest][1]/Q
                         net (fo=2, routed)           0.121     2.103    CPU/reg_EXMEM_reg[str_dest_n_0_][1]
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.045     2.148 r  CPU/xpm_memory_dpdistram_inst_i_16/O
                         net (fo=386, routed)         0.289     2.437    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/A1
    SLICE_X50Y95         RAMD64E                                      r  CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/SP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.145     1.582    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.834     2.446    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/WCLK
    SLICE_X50Y95         RAMD64E                                      r  CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/SP.HIGH/CLK
                         clock pessimism             -0.568     1.878    
    SLICE_X50Y95         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.187    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[str_dest][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/SP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.202%)  route 0.410ns (68.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.002     1.252    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.564     1.841    CPU/CLK
    SLICE_X48Y96         FDCE                                         r  CPU/reg_EXMEM_reg[str_dest][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  CPU/reg_EXMEM_reg[str_dest][1]/Q
                         net (fo=2, routed)           0.121     2.103    CPU/reg_EXMEM_reg[str_dest_n_0_][1]
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.045     2.148 r  CPU/xpm_memory_dpdistram_inst_i_16/O
                         net (fo=386, routed)         0.289     2.437    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/A1
    SLICE_X50Y95         RAMD64E                                      r  CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/SP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.145     1.582    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.834     2.446    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/WCLK
    SLICE_X50Y95         RAMD64E                                      r  CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/SP.LOW/CLK
                         clock pessimism             -0.568     1.878    
    SLICE_X50Y95         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.187    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[str_dest][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.167%)  route 0.411ns (68.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.002     1.252    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.564     1.841    CPU/CLK
    SLICE_X48Y96         FDCE                                         r  CPU/reg_EXMEM_reg[str_dest][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  CPU/reg_EXMEM_reg[str_dest][1]/Q
                         net (fo=2, routed)           0.121     2.103    CPU/reg_EXMEM_reg[str_dest_n_0_][1]
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.045     2.148 r  CPU/xpm_memory_dpdistram_inst_i_16/O
                         net (fo=386, routed)         0.290     2.438    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/A1
    SLICE_X52Y95         RAMD64E                                      r  CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.145     1.582    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.834     2.446    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/WCLK
    SLICE_X52Y95         RAMD64E                                      r  CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/DP.HIGH/CLK
                         clock pessimism             -0.568     1.878    
    SLICE_X52Y95         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.187    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[str_dest][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.167%)  route 0.411ns (68.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.002     1.252    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.564     1.841    CPU/CLK
    SLICE_X48Y96         FDCE                                         r  CPU/reg_EXMEM_reg[str_dest][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  CPU/reg_EXMEM_reg[str_dest][1]/Q
                         net (fo=2, routed)           0.121     2.103    CPU/reg_EXMEM_reg[str_dest_n_0_][1]
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.045     2.148 r  CPU/xpm_memory_dpdistram_inst_i_16/O
                         net (fo=386, routed)         0.290     2.438    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/A1
    SLICE_X52Y95         RAMD64E                                      r  CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.145     1.582    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  clock_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.834     2.446    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/WCLK
    SLICE_X52Y95         RAMD64E                                      r  CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/DP.LOW/CLK
                         clock pessimism             -0.568     1.878    
    SLICE_X52Y95         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.187    CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X50Y98   CPU/PC_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X51Y101  CPU/PC_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y101  CPU/PC_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y101  CPU/PC_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y100  CPU/PC_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y100  CPU/PC_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y101  CPU/PC_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X51Y99   CPU/PC_reg[1]_C/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X47Y99   CPU/PC_reg[1]_P/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y93   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_13_13/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y93   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_13_13/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y93   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_13_13/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y93   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_13_13/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y95   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_14_14/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y95   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_14_14/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y95   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_14_14/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y95   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_14_14/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y94   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_13_13/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y94   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_13_13/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y89   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y89   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y89   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y89   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y89   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y89   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_10_10/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y89   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_10_10/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y89   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_10_10/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y98   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_11_11/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y98   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_11_11/DP.LOW/CLK



