#include "bsp_sram.h"

//////////////////////////////////////////////////////////////////////////////////	 
//æœ¬ç¨‹åºåªä¾›å­¦ä¹ ä½¿ç”¨ï¼Œæœªç»ä½œè€…è®¸å¯ï¼Œä¸å¾—ç”¨äºå…¶å®ƒä»»ä½•ç”¨é€?
//ALIENTEK STM32F407å¼€å‘æ¿
//SDRAMé©±åŠ¨ä»£ç 	   
//æ­£ç‚¹åŸå­@ALIENTEK
//æŠ€æœ¯è®ºå?www.openedv.com
//åˆ›å»ºæ—¥æœŸ:2017/4/18
//ç‰ˆæœ¬ï¼šV1.0
//ç‰ˆæƒæ‰€æœ‰ï¼Œç›—ç‰ˆå¿…ç©¶ã€?
//Copyright(C) å¹¿å·å¸‚æ˜Ÿç¿¼ç”µå­ç§‘æŠ€æœ‰é™å…¬å¸ 2014-2024
//All rights reserved									  
////////////////////////////////////////////////////////////////////////////////// 	


SRAM_HandleTypeDef SRAM_Handler;    //SRAMå¥æŸ„

//SRAMåˆå§‹åŒ?
void bsp_InitSram(void)
{	
	GPIO_InitTypeDef GPIO_Initure;
	FSMC_NORSRAM_TimingTypeDef FSMC_ReadWriteTim;

	__HAL_RCC_FSMC_CLK_ENABLE();                //Ê¹ÄÜFSMCÊ±ÖÓ
	__HAL_RCC_GPIOD_CLK_ENABLE();               //Ê¹ÄÜGPIODÊ±ÖÓ
	__HAL_RCC_GPIOE_CLK_ENABLE();               //Ê¹ÄÜGPIOEÊ±ÖÓ
	__HAL_RCC_GPIOF_CLK_ENABLE();               //Ê¹ÄÜGPIOFÊ±ÖÓ
	__HAL_RCC_GPIOG_CLK_ENABLE();               //Ê¹ÄÜGPIOGÊ±ÖÓ
    
	//PD0,1,4,5,8~15
    GPIO_Initure.Pin=GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|\
					 GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|\
					 GPIO_PIN_14|GPIO_PIN_15;              
	GPIO_Initure.Mode=GPIO_MODE_AF_PP;          //æ¨æŒ½å¤ç”¨
    GPIO_Initure.Pull=GPIO_PULLUP;              //ä¸Šæ‹‰
    GPIO_Initure.Speed=GPIO_SPEED_HIGH;         //é«˜é€?
    GPIO_Initure.Alternate=GPIO_AF12_FSMC;     	//å¤ç”¨ä¸ºFSMC    
	HAL_GPIO_Init(GPIOD,&GPIO_Initure);     	
    
	//PE0,1,7~15
    GPIO_Initure.Pin=GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|\
					 GPIO_PIN_10| GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|\
					 GPIO_PIN_15;              
    HAL_GPIO_Init(GPIOE,&GPIO_Initure);    
    
	//PF0~5,12~15
    GPIO_Initure.Pin=GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|\
					 GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;              
    HAL_GPIO_Init(GPIOF,&GPIO_Initure);     
    
	//PG0~5,10
    GPIO_Initure.Pin=GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10;              
    HAL_GPIO_Init(GPIOG,&GPIO_Initure);      
	
	SRAM_Handler.Instance=FSMC_NORSRAM_DEVICE;                
	SRAM_Handler.Extended=FSMC_NORSRAM_EXTENDED_DEVICE;    
    
	SRAM_Handler.Init.NSBank=FSMC_NORSRAM_BANK3;     					//ä½¿ç”¨NE3
	SRAM_Handler.Init.DataAddressMux=FSMC_DATA_ADDRESS_MUX_DISABLE; 	//åœ°å€/æ•°æ®çº¿ä¸å¤ç”¨
	SRAM_Handler.Init.MemoryType=FSMC_MEMORY_TYPE_SRAM;   				//SRAM
	SRAM_Handler.Init.MemoryDataWidth=FSMC_NORSRAM_MEM_BUS_WIDTH_16; 	//16ä½æ•°æ®å®½åº?
	SRAM_Handler.Init.BurstAccessMode=FSMC_BURST_ACCESS_MODE_DISABLE; 	//æ˜¯å¦ä½¿èƒ½çªå‘è®¿é—®,ä»…å¯¹åŒæ­¥çªå‘å­˜å‚¨å™¨æœ‰æ•?æ­¤å¤„æœªç”¨åˆ?
	SRAM_Handler.Init.WaitSignalPolarity=FSMC_WAIT_SIGNAL_POLARITY_LOW;	//ç­‰å¾…ä¿¡å·çš„ææ€?ä»…åœ¨çªå‘æ¨¡å¼è®¿é—®ä¸‹æœ‰ç”?
	SRAM_Handler.Init.WaitSignalActive=FSMC_WAIT_TIMING_BEFORE_WS;   	//å­˜å‚¨å™¨æ˜¯åœ¨ç­‰å¾…å‘¨æœŸä¹‹å‰çš„ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸè¿˜æ˜¯ç­‰å¾…å‘¨æœŸæœŸé—´ä½¿èƒ½NWAIT
	SRAM_Handler.Init.WriteOperation=FSMC_WRITE_OPERATION_ENABLE;    	//å­˜å‚¨å™¨å†™ä½¿èƒ½
	SRAM_Handler.Init.WaitSignal=FSMC_WAIT_SIGNAL_DISABLE;           	//ç­‰å¾…ä½¿èƒ½ä½?æ­¤å¤„æœªç”¨åˆ?
	SRAM_Handler.Init.ExtendedMode=FSMC_EXTENDED_MODE_DISABLE;        	//è¯»å†™ä½¿ç”¨ç›¸åŒçš„æ—¶åº?
	SRAM_Handler.Init.AsynchronousWait=FSMC_ASYNCHRONOUS_WAIT_DISABLE;	//æ˜¯å¦ä½¿èƒ½åŒæ­¥ä¼ è¾“æ¨¡å¼ä¸‹çš„ç­‰å¾…ä¿¡å·,æ­¤å¤„æœªç”¨åˆ?
	SRAM_Handler.Init.WriteBurst=FSMC_WRITE_BURST_DISABLE;           	//ç¦æ­¢çªå‘å†?
	SRAM_Handler.Init.ContinuousClock=FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC;
    
	//FMCè¯»æ—¶åºæ§åˆ¶å¯„å­˜å™¨
	FSMC_ReadWriteTim.AddressSetupTime=0x00;       	//åœ°å€å»ºç«‹æ—¶é—´ï¼ˆADDSETï¼‰ä¸º1ä¸ªHCLK 1/168M=6ns*16=96ns
	FSMC_ReadWriteTim.AddressHoldTime=0x00;			//åœ°å€ä¿æŒæ—¶é—´ï¼ˆADDHLDï¼‰æ¨¡å¼Aæœªç”¨åˆ?
	FSMC_ReadWriteTim.DataSetupTime=0x06;			//æ•°æ®ä¿å­˜æ—¶é—´ä¸?ä¸ªHCLK	=6*1=6ns
	FSMC_ReadWriteTim.BusTurnAroundDuration=0X00;
	FSMC_ReadWriteTim.AccessMode=FSMC_ACCESS_MODE_A;//æ¨¡å¼A
	HAL_SRAM_Init(&SRAM_Handler,&FSMC_ReadWriteTim,&FSMC_ReadWriteTim);	

}

//åœ¨æŒ‡å®šåœ°å€(WriteAddr+Bank1_SRAM3_ADDR)å¼€å§?è¿ç»­å†™å…¥nä¸ªå­—èŠ?
//pBuffer:å­—èŠ‚æŒ‡é’ˆ
//WriteAddr:è¦å†™å…¥çš„åœ°å€
//n:è¦å†™å…¥çš„å­—èŠ‚æ•?
void FSMC_SRAM_WriteBuffer(uint8_t *pBuffer,uint32_t WriteAddr,uint32_t n)
{
	for(;n!=0;n--)
	{
		*(vu8*)(Bank1_SRAM3_ADDR+WriteAddr)=*pBuffer;
		WriteAddr++;
		pBuffer++;
	}
}

//åœ¨æŒ‡å®šåœ°å€((WriteAddr+Bank1_SRAM3_ADDR))å¼€å§?è¿ç»­è¯»å‡ºnä¸ªå­—èŠ?
//pBuffer:å­—èŠ‚æŒ‡é’ˆ
//ReadAddr:è¦è¯»å‡ºçš„èµ·å§‹åœ°å€
//n:è¦å†™å…¥çš„å­—èŠ‚æ•?
void FSMC_SRAM_ReadBuffer(u8 *pBuffer,u32 ReadAddr,u32 n)
{
	for(;n!=0;n--)
	{
		*pBuffer++=*(vu8*)(Bank1_SRAM3_ADDR+ReadAddr);
		ReadAddr++;
	}
}
