{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727384094615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Synthesis Quartus Prime " "Running Quartus Prime Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.2.0 Build 40 06/27/2024 SC Pro Edition " "Version 24.2.0 Build 40 06/27/2024 SC Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727384094615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 16:54:54 2024 " "Processing started: Thu Sep 26 16:54:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727384094615 ""} { "Info" "IQEXE_BANNER_SYSTEM_PROCESS_ID" "78361 " "System process ID: 78361" {  } {  } 0 0 "System process ID: %1!d!" 0 0 "Design Software" 0 -1 1727384094615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Synthesis" 0 -1 1727384094615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_syn --read_settings_files=on --write_settings_files=off ariane_cyclone -c ariane_cyclone --quick_elab " "Command: quartus_syn --read_settings_files=on --write_settings_files=off ariane_cyclone -c ariane_cyclone --quick_elab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Synthesis" 0 -1 1727384094615 ""}
{ "Info" "0" "" "qis_default_flow_script.tcl version: #1" {  } {  } 0 0 "qis_default_flow_script.tcl version: #1" 0 0 "Synthesis" 0 0 1727384094659 ""}
{ "Info" "0" "" "Initializing Synthesis..." {  } {  } 0 0 "Initializing Synthesis..." 0 0 "Synthesis" 0 0 1727384094659 ""}
{ "Info" "0" "" "Project = \"ariane_cyclone\"" {  } {  } 0 0 "Project = \"ariane_cyclone\"" 0 0 "Synthesis" 0 0 1727384094659 ""}
{ "Info" "0" "" "Revision = \"ariane_cyclone\"" {  } {  } 0 0 "Revision = \"ariane_cyclone\"" 0 0 "Synthesis" 0 0 1727384094659 ""}
{ "Info" "0" "" "Running Design Analysis for tile IP" {  } {  } 0 0 "Running Design Analysis for tile IP" 0 0 "Synthesis" 0 0 1727384095026 ""}
{ "Info" "0" "" "Analyzing source files for Design Analysis mode for tile IP" {  } {  } 0 0 "Analyzing source files for Design Analysis mode for tile IP" 0 0 "Synthesis" 0 0 1727384095026 ""}
{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Synthesis" 0 -1 0 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ ariane_altera.sv(776) " "Verilog HDL Compiler Directive warning at ariane_altera.sv(776): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" 776 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Synthesis" 0 -1 1727384095950 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `AXI_ASSIGN_FROM_REQ(slave\[0\], axi_ariane_req) ariane_altera.sv(776) " "Verilog HDL info at ariane_altera.sv(776):     `AXI_ASSIGN_FROM_REQ(slave\[0\], axi_ariane_req)" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" 776 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1727384095950 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ ariane_altera.sv(776) " "Verilog HDL info at ariane_altera.sv(776):                          ^" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" 776 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1727384095950 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_altera.sv(776) " "Verilog HDL syntax error at ariane_altera.sv(776) near text (" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" 776 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Synthesis" 0 -1 1727384095950 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `AXI_ASSIGN_FROM_REQ(slave\[0\], axi_ariane_req) ariane_altera.sv(776) " "Verilog HDL info at ariane_altera.sv(776):     `AXI_ASSIGN_FROM_REQ(slave\[0\], axi_ariane_req)" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" 776 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1727384095950 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                  ^ ariane_altera.sv(776) " "Verilog HDL info at ariane_altera.sv(776):                                   ^" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" 776 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1727384095950 ""}
{ "Warning" "WVRFX2_VERI_2170_UNCONVERTED" "axi_ariane_req ariane_altera.sv(776) " "Verilog HDL warning at ariane_altera.sv(776): data object axi_ariane_req is already declared" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" 776 0 0 0 } }  } 0 18454 "Verilog HDL warning at %2!s!: data object %1!s! is already declared" 0 0 "Synthesis" 0 -1 1727384095950 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_ariane_req ariane_altera.sv(754) " "Verilog HDL info at ariane_altera.sv(754): previous declaration of axi_ariane_req is from here" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" 754 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Synthesis" 0 -1 1727384095950 ""}
{ "Warning" "WVRFX2_VERI_1329_UNCONVERTED" "axi_ariane_req ariane_altera.sv(776) " "Verilog HDL warning at ariane_altera.sv(776): second declaration of axi_ariane_req ignored" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" 776 0 0 0 } }  } 0 16885 "Verilog HDL warning at %2!s!: second declaration of %1!s! ignored" 0 0 "Synthesis" 0 -1 1727384095951 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP ariane_altera.sv(777) " "Verilog HDL Compiler Directive warning at ariane_altera.sv(777): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" 777 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Synthesis" 0 -1 1727384095951 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `AXI_ASSIGN_TO_RESP(axi_ariane_resp, slave\[0\]) ariane_altera.sv(777) " "Verilog HDL info at ariane_altera.sv(777):     `AXI_ASSIGN_TO_RESP(axi_ariane_resp, slave\[0\])" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" 777 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1727384095951 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                  ^ ariane_altera.sv(777) " "Verilog HDL info at ariane_altera.sv(777):                                                   ^" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" 777 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Synthesis" 0 -1 1727384095951 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; ariane_altera.sv(777) " "Verilog HDL syntax error at ariane_altera.sv(777) near text )', expecting ';" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/fpga/src/ariane_altera.sv" 777 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Synthesis" 0 -1 1727384095951 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_rvfi.sv(166) " "Verilog HDL warning at cva6_rvfi.sv(166): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_rvfi.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_rvfi.sv" 166 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384095959 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_rvfi.sv(416) " "Verilog HDL warning at cva6_rvfi.sv(416): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_rvfi.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_rvfi.sv" 416 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384095962 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "core/include/cvxif_types.svh ariane.sv(15) " "Verilog HDL info at ariane.sv(15): analyzing included file core/include/cvxif_types.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384095964 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "corev_apu/src/ariane.sv ariane.sv(15) " "Verilog HDL info at ariane.sv(15): back to file 'corev_apu/src/ariane.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/src/ariane.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384095964 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "plic_top.sv(133) " "Verilog HDL warning at plic_top.sv(133): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv" 133 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384095968 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "plic_top.sv(137) " "Verilog HDL warning at plic_top.sv(137): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/corev_apu/rv_plic/rtl/plic_top.sv" 137 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384095968 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/axi/include/axi/assign.svh axi_multicut.sv(92) " "Verilog HDL info at axi_multicut.sv(92): analyzing included file vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_multicut.sv" 92 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384095978 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "vendor/pulp-platform/axi/src/axi_multicut.sv axi_multicut.sv(92) " "Verilog HDL info at axi_multicut.sv(92): back to file 'vendor/pulp-platform/axi/src/axi_multicut.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_multicut.sv" 92 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384095978 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/axi/include/axi/typedef.svh axi_multicut.sv(93) " "Verilog HDL info at axi_multicut.sv(93): analyzing included file vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_multicut.sv" 93 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384095979 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "vendor/pulp-platform/axi/src/axi_multicut.sv axi_multicut.sv(93) " "Verilog HDL info at axi_multicut.sv(93): back to file 'vendor/pulp-platform/axi/src/axi_multicut.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_multicut.sv" 93 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384095979 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/axi/include/axi/assign.svh axi_cut.sv(115) " "Verilog HDL info at axi_cut.sv(115): analyzing included file vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_cut.sv" 115 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384095983 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "vendor/pulp-platform/axi/src/axi_cut.sv axi_cut.sv(115) " "Verilog HDL info at axi_cut.sv(115): back to file 'vendor/pulp-platform/axi/src/axi_cut.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_cut.sv" 115 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384095984 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/axi/include/axi/typedef.svh axi_cut.sv(116) " "Verilog HDL info at axi_cut.sv(116): analyzing included file vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_cut.sv" 116 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384095984 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "vendor/pulp-platform/axi/src/axi_cut.sv axi_cut.sv(116) " "Verilog HDL info at axi_cut.sv(116): back to file 'vendor/pulp-platform/axi/src/axi_cut.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_cut.sv" 116 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384095984 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/axi/include/axi/assign.svh axi_join.sv(16) " "Verilog HDL info at axi_join.sv(16): analyzing included file vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_join.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384095986 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "vendor/pulp-platform/axi/src/axi_join.sv axi_join.sv(16) " "Verilog HDL info at axi_join.sv(16): back to file 'vendor/pulp-platform/axi/src/axi_join.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_join.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384095987 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/axi/include/axi/typedef.svh axi_delayer.sv(123) " "Verilog HDL info at axi_delayer.sv(123): analyzing included file vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_delayer.sv" 123 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384095988 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "vendor/pulp-platform/axi/src/axi_delayer.sv axi_delayer.sv(123) " "Verilog HDL info at axi_delayer.sv(123): back to file 'vendor/pulp-platform/axi/src/axi_delayer.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_delayer.sv" 123 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384095988 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/axi/include/axi/assign.svh axi_delayer.sv(124) " "Verilog HDL info at axi_delayer.sv(124): analyzing included file vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_delayer.sv" 124 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384095988 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "vendor/pulp-platform/axi/src/axi_delayer.sv axi_delayer.sv(124) " "Verilog HDL info at axi_delayer.sv(124): back to file 'vendor/pulp-platform/axi/src/axi_delayer.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_delayer.sv" 124 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384095989 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/axi/include/axi/assign.svh axi_to_axi_lite.sv(247) " "Verilog HDL info at axi_to_axi_lite.sv(247): analyzing included file vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 247 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384095991 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "vendor/pulp-platform/axi/src/axi_to_axi_lite.sv axi_to_axi_lite.sv(247) " "Verilog HDL info at axi_to_axi_lite.sv(247): back to file 'vendor/pulp-platform/axi/src/axi_to_axi_lite.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 247 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384095992 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/axi/include/axi/typedef.svh axi_to_axi_lite.sv(248) " "Verilog HDL info at axi_to_axi_lite.sv(248): analyzing included file vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 248 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384095992 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "vendor/pulp-platform/axi/src/axi_to_axi_lite.sv axi_to_axi_lite.sv(248) " "Verilog HDL info at axi_to_axi_lite.sv(248): back to file 'vendor/pulp-platform/axi/src/axi_to_axi_lite.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 248 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384095992 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/axi/include/axi/assign.svh axi_atop_filter.sv(371) " "Verilog HDL info at axi_atop_filter.sv(371): analyzing included file vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 371 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384095995 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "vendor/pulp-platform/axi/src/axi_atop_filter.sv axi_atop_filter.sv(371) " "Verilog HDL info at axi_atop_filter.sv(371): back to file 'vendor/pulp-platform/axi/src/axi_atop_filter.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 371 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384095996 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/axi/include/axi/typedef.svh axi_atop_filter.sv(372) " "Verilog HDL info at axi_atop_filter.sv(372): analyzing included file vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 372 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384095996 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "vendor/pulp-platform/axi/src/axi_atop_filter.sv axi_atop_filter.sv(372) " "Verilog HDL info at axi_atop_filter.sv(372): back to file 'vendor/pulp-platform/axi/src/axi_atop_filter.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 372 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384095996 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_mux.sv(25) " "Verilog HDL info at axi_mux.sv(25): analyzing included file vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_mux.sv" 25 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384095998 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "vendor/pulp-platform/axi/src/axi_mux.sv axi_mux.sv(25) " "Verilog HDL info at axi_mux.sv(25): back to file 'vendor/pulp-platform/axi/src/axi_mux.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_mux.sv" 25 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384095998 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/axi/include/axi/assign.svh axi_mux.sv(422) " "Verilog HDL info at axi_mux.sv(422): analyzing included file vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_mux.sv" 422 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384095999 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "vendor/pulp-platform/axi/src/axi_mux.sv axi_mux.sv(422) " "Verilog HDL info at axi_mux.sv(422): back to file 'vendor/pulp-platform/axi/src/axi_mux.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_mux.sv" 422 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384096000 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/axi/include/axi/typedef.svh axi_mux.sv(423) " "Verilog HDL info at axi_mux.sv(423): analyzing included file vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_mux.sv" 423 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384096000 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "vendor/pulp-platform/axi/src/axi_mux.sv axi_mux.sv(423) " "Verilog HDL info at axi_mux.sv(423): back to file 'vendor/pulp-platform/axi/src/axi_mux.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/vendor/pulp-platform/axi/src/axi_mux.sv" 423 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384096000 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_cast_multi.sv(16) " "Verilog HDL info at fpnew_cast_multi.sv(16): analyzing included file vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_cast_multi.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_cast_multi.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384096017 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "core/cvfpu/src/fpnew_cast_multi.sv fpnew_cast_multi.sv(16) " "Verilog HDL info at fpnew_cast_multi.sv(16): back to file 'core/cvfpu/src/fpnew_cast_multi.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_cast_multi.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_cast_multi.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384096018 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_divsqrt_multi.sv(16) " "Verilog HDL info at fpnew_divsqrt_multi.sv(16): analyzing included file vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_divsqrt_multi.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_divsqrt_multi.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384096024 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "core/cvfpu/src/fpnew_divsqrt_multi.sv fpnew_divsqrt_multi.sv(16) " "Verilog HDL info at fpnew_divsqrt_multi.sv(16): back to file 'core/cvfpu/src/fpnew_divsqrt_multi.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_divsqrt_multi.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_divsqrt_multi.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384096024 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_fma_multi.sv(16) " "Verilog HDL info at fpnew_fma_multi.sv(16): analyzing included file vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_fma_multi.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_fma_multi.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384096027 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "core/cvfpu/src/fpnew_fma_multi.sv fpnew_fma_multi.sv(16) " "Verilog HDL info at fpnew_fma_multi.sv(16): back to file 'core/cvfpu/src/fpnew_fma_multi.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_fma_multi.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_fma_multi.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384096027 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_fma.sv(16) " "Verilog HDL info at fpnew_fma.sv(16): analyzing included file vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_fma.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_fma.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384096032 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "core/cvfpu/src/fpnew_fma.sv fpnew_fma.sv(16) " "Verilog HDL info at fpnew_fma.sv(16): back to file 'core/cvfpu/src/fpnew_fma.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_fma.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_fma.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384096033 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_noncomp.sv(16) " "Verilog HDL info at fpnew_noncomp.sv(16): analyzing included file vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_noncomp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_noncomp.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384096038 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "core/cvfpu/src/fpnew_noncomp.sv fpnew_noncomp.sv(16) " "Verilog HDL info at fpnew_noncomp.sv(16): back to file 'core/cvfpu/src/fpnew_noncomp.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_noncomp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_noncomp.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384096038 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_opgroup_multifmt_slice.sv(16) " "Verilog HDL info at fpnew_opgroup_multifmt_slice.sv(16): analyzing included file vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384096044 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv fpnew_opgroup_multifmt_slice.sv(16) " "Verilog HDL info at fpnew_opgroup_multifmt_slice.sv(16): back to file 'core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384096044 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "control_mvp.sv(2348) " "Verilog HDL warning at control_mvp.sv(2348): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" 2348 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096053 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "control_mvp.sv(2366) " "Verilog HDL warning at control_mvp.sv(2366): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" 2366 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096053 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "NbInstr package cvxif_instr_pkg cvxif_instr_pkg.sv(52) " "Verilog HDL warning at cvxif_instr_pkg.sv(52): parameter 'NbInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/include/cvxif_instr_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/include/cvxif_instr_pkg.sv" 52 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Synthesis" 0 -1 1727384096068 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "CoproInstr package cvxif_instr_pkg cvxif_instr_pkg.sv(53) " "Verilog HDL warning at cvxif_instr_pkg.sv(53): parameter 'CoproInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/include/cvxif_instr_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/include/cvxif_instr_pkg.sv" 53 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Synthesis" 0 -1 1727384096068 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "NbCompInstr package cvxif_instr_pkg cvxif_instr_pkg.sv(136) " "Verilog HDL warning at cvxif_instr_pkg.sv(136): parameter 'NbCompInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/include/cvxif_instr_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/include/cvxif_instr_pkg.sv" 136 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Synthesis" 0 -1 1727384096068 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "CoproCompInstr package cvxif_instr_pkg cvxif_instr_pkg.sv(137) " "Verilog HDL warning at cvxif_instr_pkg.sv(137): parameter 'CoproCompInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/include/cvxif_instr_pkg.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cvxif_example/include/cvxif_instr_pkg.sv" 137 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Synthesis" 0 -1 1727384096068 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "core/include/rvfi_types.svh cva6.sv(15) " "Verilog HDL info at cva6.sv(15): analyzing included file core/include/rvfi_types.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384096079 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "core/cva6.sv cva6.sv(15) " "Verilog HDL info at cva6.sv(15): back to file 'core/cva6.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384096079 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "core/include/cvxif_types.svh cva6.sv(16) " "Verilog HDL info at cva6.sv(16): analyzing included file core/include/cvxif_types.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384096079 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "core/cva6.sv cva6.sv(16) " "Verilog HDL info at cva6.sv(16): back to file 'core/cva6.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384096079 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6.sv(1687) " "Verilog HDL warning at cva6.sv(1687): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6.sv" 1687 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096082 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(57) " "Verilog HDL warning at alu.sv(57): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 57 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096085 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(59) " "Verilog HDL warning at alu.sv(59): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 59 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096085 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(175) " "Verilog HDL warning at alu.sv(175): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 175 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096085 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(177) " "Verilog HDL warning at alu.sv(177): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/alu.sv" 177 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096085 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_realign.sv(54) " "Verilog HDL warning at instr_realign.sv(54): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/instr_realign.sv" 54 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096116 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(132) " "Verilog HDL warning at id_stage.sv(132): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 132 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096118 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(206) " "Verilog HDL warning at id_stage.sv(206): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 206 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096118 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(262) " "Verilog HDL warning at id_stage.sv(262): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 262 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096118 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(272) " "Verilog HDL warning at id_stage.sv(272): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/id_stage.sv" 272 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096118 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(243) " "Verilog HDL warning at issue_read_operands.sv(243): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 243 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096119 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(388) " "Verilog HDL warning at issue_read_operands.sv(388): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 388 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096120 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(574) " "Verilog HDL warning at issue_read_operands.sv(574): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 574 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096120 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(769) " "Verilog HDL warning at issue_read_operands.sv(769): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 769 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096121 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(892) " "Verilog HDL warning at issue_read_operands.sv(892): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_read_operands.sv" 892 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096121 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_stage.sv(185) " "Verilog HDL warning at issue_stage.sv(185): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_stage.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/issue_stage.sv" 185 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096123 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "multiplier.sv(60) " "Verilog HDL warning at multiplier.sv(60): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv" 60 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096129 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "multiplier.sv(77) " "Verilog HDL warning at multiplier.sv(77): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/multiplier.sv" 77 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096130 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "ariane_regfile_ff.sv(81) " "Verilog HDL warning at ariane_regfile_ff.sv(81): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/ariane_regfile_ff.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/ariane_regfile_ff.sv" 81 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096133 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "scoreboard.sv(137) " "Verilog HDL warning at scoreboard.sv(137): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 137 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096134 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "scoreboard.sv(141) " "Verilog HDL warning at scoreboard.sv(141): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 141 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096134 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "scoreboard.sv(165) " "Verilog HDL warning at scoreboard.sv(165): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 165 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096134 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "scoreboard.sv(490) " "Verilog HDL warning at scoreboard.sv(490): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/scoreboard.sv" 490 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096135 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "vendor/pulp-platform/common_cells/include/common_cells/registers.svh acc_dispatcher.sv(108) " "Verilog HDL info at acc_dispatcher.sv(108): analyzing included file vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/acc_dispatcher.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/acc_dispatcher.sv" 108 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384096143 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "core/acc_dispatcher.sv acc_dispatcher.sv(108) " "Verilog HDL info at acc_dispatcher.sv(108): back to file 'core/acc_dispatcher.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/acc_dispatcher.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/acc_dispatcher.sv" 108 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384096143 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "default_acc_resp_t acc_dispatcher acc_dispatcher.sv(112) " "Verilog HDL Parameter Declaration warning at acc_dispatcher.sv(112): Parameter Declaration 'default_acc_resp_t' in module 'acc_dispatcher' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/acc_dispatcher.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/acc_dispatcher.sv" 112 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Synthesis" 0 -1 1727384096144 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_queue.sv(315) " "Verilog HDL warning at instr_queue.sv(315): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 315 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096149 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_queue.sv(424) " "Verilog HDL warning at instr_queue.sv(424): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 424 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096150 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_queue.sv(436) " "Verilog HDL warning at instr_queue.sv(436): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/instr_queue.sv" 436 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096150 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "frontend.sv(218) " "Verilog HDL warning at frontend.sv(218): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/frontend/frontend.sv" 218 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096152 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "NR_BYPASS_PORTS miss_handler miss_handler.sv(72) " "Verilog HDL Parameter Declaration warning at miss_handler.sv(72): Parameter Declaration 'NR_BYPASS_PORTS' in module 'miss_handler' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/miss_handler.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/miss_handler.sv" 72 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Synthesis" 0 -1 1727384096171 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "std_nbdcache.sv(247) " "Verilog HDL warning at std_nbdcache.sv(247): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/std_nbdcache.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/std_nbdcache.sv" 247 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096177 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh hwpf_stride_wrapper.sv(26) " "Verilog HDL info at hwpf_stride_wrapper.sv(26): analyzing included file core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384096188 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv hwpf_stride_wrapper.sv(26) " "Verilog HDL info at hwpf_stride_wrapper.sv(26): back to file 'core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384096189 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh hpdcache.sv(26) " "Verilog HDL info at hpdcache.sv(26): analyzing included file core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384096190 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv hpdcache.sv(26) " "Verilog HDL info at hpdcache.sv(26): back to file 'core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384096190 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh cva6_hpdcache_subsystem.sv(179) " "Verilog HDL info at cva6_hpdcache_subsystem.sv(179): analyzing included file core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/cva6_hpdcache_subsystem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/cva6_hpdcache_subsystem.sv" 179 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384096215 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "core/cache_subsystem/cva6_hpdcache_subsystem.sv cva6_hpdcache_subsystem.sv(179) " "Verilog HDL info at cva6_hpdcache_subsystem.sv(179): back to file 'core/cache_subsystem/cva6_hpdcache_subsystem.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/cva6_hpdcache_subsystem.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/cva6_hpdcache_subsystem.sv" 179 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384096215 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh cva6_hpdcache_wrapper.sv(13) " "Verilog HDL info at cva6_hpdcache_wrapper.sv(13): analyzing included file core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/cva6_hpdcache_wrapper.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/cva6_hpdcache_wrapper.sv" 13 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Synthesis" 0 -1 1727384096219 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "core/cache_subsystem/cva6_hpdcache_wrapper.sv cva6_hpdcache_wrapper.sv(13) " "Verilog HDL info at cva6_hpdcache_wrapper.sv(13): back to file 'core/cache_subsystem/cva6_hpdcache_wrapper.sv'" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/cva6_hpdcache_wrapper.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cache_subsystem/cva6_hpdcache_wrapper.sv" 13 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Synthesis" 0 -1 1727384096219 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "pmp.sv(51) " "Verilog HDL warning at pmp.sv(51): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/pmp/src/pmp.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/pmp/src/pmp.sv" 51 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096222 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_ptw.sv(184) " "Verilog HDL warning at cva6_ptw.sv(184): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv" 184 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096229 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_ptw.sv(193) " "Verilog HDL warning at cva6_ptw.sv(193): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_ptw.sv" 193 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096229 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(122) " "Verilog HDL warning at cva6_tlb.sv(122): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" 122 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096232 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(126) " "Verilog HDL warning at cva6_tlb.sv(126): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" 126 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096232 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(140) " "Verilog HDL warning at cva6_tlb.sv(140): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" 140 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096232 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(141) " "Verilog HDL warning at cva6_tlb.sv(141): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_tlb.sv" 141 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096232 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_shared_tlb.sv(200) " "Verilog HDL warning at cva6_shared_tlb.sv(200): block identifier is required on this block" {  } { { "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv" "" { Text "/tools/C/eegr-463/idris.somoye/test_clone/core/cva6_mmu/cva6_shared_tlb.sv" 200 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Synthesis" 0 -1 1727384096235 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1476 " "Peak virtual memory: 1476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727384101904 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 26 16:55:01 2024 " "Processing ended: Thu Sep 26 16:55:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727384101904 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727384101904 ""} { "Error" "EQEXE_BANNER_SYSTEM_PROCESS_ID" "78361 " "System process ID: 78361" {  } {  } 0 0 "System process ID: %1!d!" 0 0 "Design Software" 0 -1 1727384101904 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Synthesis" 0 -1 1727384101904 ""}
{ "Error" "EFLNG_ERROR_COUNT" "Full Compilation 4 s 52 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 52 warnings" {  } {  } 0 21794 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Synthesis" 0 -1 1727384102750 ""}
