initialize half the cache twice, since the &#8220;index store tag&#8221; with a zero tag register will reset the LRU bit, which determines which set of the cache line is to be used on the next cache miss.