// Seed: 2946202270
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wire id_3
);
  tri0 id_5 = -1;
  assign id_3 = id_2;
  logic [-1 : -1 'd0] id_6;
  ;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wand id_3,
    output tri id_4,
    input uwire id_5,
    output uwire id_6,
    input wor id_7,
    input wire id_8,
    output wand id_9,
    input supply1 id_10,
    input supply0 id_11,
    output supply1 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_5,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
