#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 31 17:59:29 2022
# Process ID: 2340
# Current directory: C:/_SamData/Vivado2022/Codes/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3560 C:\_SamData\Vivado2022\Codes\VGA\VGA.xpr
# Log file: C:/_SamData/Vivado2022/Codes/VGA/vivado.log
# Journal file: C:/_SamData/Vivado2022/Codes/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/_SamData/Vivado2022/Codes/VGA/VGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 729.207 ; gain = 97.844
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk25MHz -dir c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk25MHz} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips clk25MHz]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'clk25MHz' to 'clk25MHz' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz/clk25MHz.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk25MHz'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz/clk25MHz.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk25MHz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk25MHz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk25MHz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk25MHz'...
catch { config_ip_cache -export [get_ips -all clk25MHz] }
export_ip_user_files -of_objects [get_files c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz/clk25MHz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz/clk25MHz.xci]
launch_runs -jobs 2 clk25MHz_synth_1
[Thu Mar 31 19:05:46 2022] Launched clk25MHz_synth_1...
Run output will be captured here: C:/_SamData/Vivado2022/Codes/VGA/VGA.runs/clk25MHz_synth_1/runme.log
export_simulation -of_objects [get_files c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz/clk25MHz.xci] -directory C:/_SamData/Vivado2022/Codes/VGA/VGA.ip_user_files/sim_scripts -ip_user_files_dir C:/_SamData/Vivado2022/Codes/VGA/VGA.ip_user_files -ipstatic_source_dir C:/_SamData/Vivado2022/Codes/VGA/VGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/modelsim} {questa=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/questa} {riviera=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/riviera} {activehdl=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/new/VGA_clkIP_Top.sv w ]
add_files C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/new/VGA_clkIP_Top.sv
update_compile_order -fileset sources_1
set_property top VGA_clkIP_Top [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 31 19:14:37 2022] Launched synth_1...
Run output will be captured here: C:/_SamData/Vivado2022/Codes/VGA/VGA.runs/synth_1/runme.log
[Thu Mar 31 19:14:37 2022] Launched impl_1...
Run output will be captured here: C:/_SamData/Vivado2022/Codes/VGA/VGA.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz/clk25MHz.xci] -no_script -reset -force -quiet
remove_files  -fileset clk25MHz c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz/clk25MHz.xci
INFO: [Project 1-386] Moving file 'c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz/clk25MHz.xci' from fileset 'clk25MHz' to fileset 'sources_1'.
file delete -force c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/clk25MHz
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name Clk25MHz -dir c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Clk25MHz} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.USE_LOCKED {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips Clk25MHz]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'Clk25MHz' to 'Clk25MHz' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/Clk25MHz/Clk25MHz.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Clk25MHz'...
generate_target all [get_files  c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/Clk25MHz/Clk25MHz.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Clk25MHz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Clk25MHz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Clk25MHz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Clk25MHz'...
catch { config_ip_cache -export [get_ips -all Clk25MHz] }
export_ip_user_files -of_objects [get_files c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/Clk25MHz/Clk25MHz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/Clk25MHz/Clk25MHz.xci]
launch_runs -jobs 2 Clk25MHz_synth_1
[Thu Mar 31 19:27:48 2022] Launched Clk25MHz_synth_1...
Run output will be captured here: C:/_SamData/Vivado2022/Codes/VGA/VGA.runs/Clk25MHz_synth_1/runme.log
export_simulation -of_objects [get_files c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/Clk25MHz/Clk25MHz.xci] -directory C:/_SamData/Vivado2022/Codes/VGA/VGA.ip_user_files/sim_scripts -ip_user_files_dir C:/_SamData/Vivado2022/Codes/VGA/VGA.ip_user_files -ipstatic_source_dir C:/_SamData/Vivado2022/Codes/VGA/VGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/modelsim} {questa=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/questa} {riviera=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/riviera} {activehdl=C:/_SamData/Vivado2022/Codes/VGA/VGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 31 19:29:42 2022] Launched synth_1...
Run output will be captured here: C:/_SamData/Vivado2022/Codes/VGA/VGA.runs/synth_1/runme.log
[Thu Mar 31 19:29:42 2022] Launched impl_1...
Run output will be captured here: C:/_SamData/Vivado2022/Codes/VGA/VGA.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1132.500 ; gain = 19.648
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8AF23A
set_property PROGRAM.FILE {C:/_SamData/Vivado2022/Codes/VGA/VGA.runs/impl_1/VGA_clkIP_Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/_SamData/Vivado2022/Codes/VGA/VGA.runs/impl_1/VGA_clkIP_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8AF23A
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 20:04:11 2022...
