<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/registers.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">registers.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="x86_2registers_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007 The Hewlett-Packard Development Company</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef __ARCH_X86_REGISTERS_HH__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define __ARCH_X86_REGISTERS_HH__</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="vec__pred__reg_8hh.html">arch/generic/vec_pred_reg.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="vec__reg_8hh.html">arch/generic/vec_reg.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;arch/x86/generated/max_inst_regs.hh&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="int_8hh.html">arch/x86/regs/int.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ccr_8hh.html">arch/x86/regs/ccr.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2regs_2misc_8hh.html">arch/x86/regs/misc.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86__traits_8hh.html">arch/x86/x86_traits.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;{</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">using</span> <a class="code" href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">X86ISAInst::MaxInstSrcRegs</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">using</span> X86ISAInst::MaxInstDestRegs;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">using</span> <a class="code" href="namespaceRiscvISA.html#ae9d6df864a1d85573498334b9e861ff2">X86ISAInst::MaxMiscDestRegs</a>;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a644bc02e5e9de3dc735ae2cac4c30c09">   57</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a644bc02e5e9de3dc735ae2cac4c30c09">NumMiscRegs</a> = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1d140b599f19d58fc0cb7ea417da7e">NUM_MISCREGS</a>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a5aee408c32d1473df171d805de3b9fc5">   59</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a5aee408c32d1473df171d805de3b9fc5">NumIntArchRegs</a> = <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a>;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a044cd8816a0fb22fae5132da6ef37800">   60</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a044cd8816a0fb22fae5132da6ef37800">NumIntRegs</a> = NumIntArchRegs + <a class="code" href="namespaceX86ISA.html#a023e0e87af3d59f79675ef12a418e816">NumMicroIntRegs</a> + <a class="code" href="namespaceX86ISA.html#a8c26fc9a0030d9a3249977c91387e569">NumImplicitIntRegs</a>;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a7f749eb400ab8f2d4100480aafad20cf">   61</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a7f749eb400ab8f2d4100480aafad20cf">NumCCRegs</a> = <a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daaca7be019c217a65904ed2d93b15cf5b3">NUM_CCREGS</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="x86_2registers_8hh.html#a15bbbb5d491837c952e0b0a3a2317315">   63</a></span>&#160;<span class="preprocessor">#define ISA_HAS_CC_REGS</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// Each 128 bit xmm register is broken into two effective 64 bit registers.</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">// Add 8 for the indices that are mapped over the fp stack</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a13086a96202d92252670b697d1cf3b03">   67</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a13086a96202d92252670b697d1cf3b03">NumFloatRegs</a> =</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="namespaceX86ISA.html#ae27ab4b4cee8dde7f0284acfcf346808">NumMMXRegs</a> + 2 * <a class="code" href="namespaceX86ISA.html#a6b2152f3f8987d7b703366600c580411">NumXMMRegs</a> + <a class="code" href="namespaceX86ISA.html#a5baf8dba5d0256a386951344f76c5eac">NumMicroFpRegs</a> + 8;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// These enumerate all the registers for dependence tracking.</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843">   71</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843">DependenceTags</a> {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="comment">// FP_Reg_Base must be large enough to be bigger than any integer</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">// register index which has the IntFoldBit (1 &lt;&lt; 6) set.  To be safe</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="comment">// we just start at (1 &lt;&lt; 7) == 128.</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a19e6fd21c3e0c1be7baa4cd0e81fe81f">   75</a></span>&#160;    <a class="code" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a19e6fd21c3e0c1be7baa4cd0e81fe81f">FP_Reg_Base</a> = 128,</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843afc77fcedc56615bfc432f72c35899be4">   76</a></span>&#160;    <a class="code" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843afc77fcedc56615bfc432f72c35899be4">CC_Reg_Base</a> = <a class="code" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a19e6fd21c3e0c1be7baa4cd0e81fe81f">FP_Reg_Base</a> + <a class="code" href="namespaceX86ISA.html#a13086a96202d92252670b697d1cf3b03">NumFloatRegs</a>,</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a8c500963316a715f9b1626753040e20e">   77</a></span>&#160;    <a class="code" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a8c500963316a715f9b1626753040e20e">Misc_Reg_Base</a> = <a class="code" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843afc77fcedc56615bfc432f72c35899be4">CC_Reg_Base</a> + <a class="code" href="namespaceX86ISA.html#a7f749eb400ab8f2d4100480aafad20cf">NumCCRegs</a>,</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a47e1700cfed8cb1ff09d8b948eea4f38">   78</a></span>&#160;    <a class="code" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a47e1700cfed8cb1ff09d8b948eea4f38">Max_Reg_Index</a> = <a class="code" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a8c500963316a715f9b1626753040e20e">Misc_Reg_Base</a> + NumMiscRegs</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;};</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#aee726621caa50d811e8317f11c35c380">   81</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#aee726621caa50d811e8317f11c35c380">NumVecRegs</a> = 1;  <span class="comment">// Not applicable to x86</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                           <span class="comment">// (1 to prevent warnings)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a04bcb766f4fbbd6f67b8419941c7bc27">   83</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a04bcb766f4fbbd6f67b8419941c7bc27">NumVecPredRegs</a> = 1;  <span class="comment">// Not applicable to x86</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                               <span class="comment">// (1 to prevent warnings)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">// semantically meaningful register indices</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">//There is no such register in X86</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a15a24a466a9e5954d1b3f5c6556fbd3a">   88</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a15a24a466a9e5954d1b3f5c6556fbd3a">ZeroReg</a> = <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a>;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#ab10fd7300436b0390549d061e8e8f3aa">   89</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#ab10fd7300436b0390549d061e8e8f3aa">StackPointerReg</a> = INTREG_RSP;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">//X86 doesn&#39;t seem to have a link register</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#afc7eb1af72767902792164230a205c61">   91</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#afc7eb1af72767902792164230a205c61">ReturnAddressReg</a> = 0;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a8c69be1fd564a0893357ec312e4175f2">   92</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a8c69be1fd564a0893357ec312e4175f2">ReturnValueReg</a> = INTREG_RAX;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#aad4603728c1d57172adedd134a1aa1d3">   93</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#aad4603728c1d57172adedd134a1aa1d3">FramePointerReg</a> = INTREG_RBP;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">// Some OS syscalls use a second register (rdx) to return a second</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// value</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#ab6fda31219c2e794be57166876ef5f37">   97</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#ab6fda31219c2e794be57166876ef5f37">SyscallPseudoReturnReg</a> = INTREG_RDX;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">// Not applicable to x86</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a3d9c761793d68d767ea502485e791786">  100</a></span>&#160;<span class="keyword">using</span> <a class="code" href="namespaceX86ISA.html#a3d9c761793d68d767ea502485e791786">VecElem</a> = <a class="code" href="vec__reg_8hh.html#a4a864715832b98a86fe2f67fffa4329e">::DummyVecElem</a>;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a93b6650144889d868f858a537294443c">  101</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecRegT.html">VecReg</a> = <a class="code" href="vec__reg_8hh.html#a2b64951b4139a4d0153292de4fe1d06d">::DummyVecReg</a>;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a52b98de47ae90aa02b610e421c8c9dbc">  102</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecRegT.html">ConstVecReg</a> = <a class="code" href="vec__reg_8hh.html#ab9e0c147fc3025ea95f20cb9185757d5">::DummyConstVecReg</a>;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#aa05aac99d888c2d535dc250f88180a9f">  103</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> = <a class="code" href="vec__reg_8hh.html#aee96d42a95810aacea179343d381fb1c">::DummyVecRegContainer</a>;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#ab64026231694825066c055c665924fec">  104</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <a class="code" href="namespaceX86ISA.html#ab64026231694825066c055c665924fec">NumVecElemPerVecReg</a> = <a class="code" href="vec__reg_8hh.html#a51c2786589cab4a7fc37c1621de58717">::DummyNumVecElemPerVecReg</a>;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#ab091952beb3f336ebb803f7a97ad4e35">  105</a></span>&#160;constexpr <span class="keywordtype">size_t</span> <a class="code" href="namespaceX86ISA.html#ab091952beb3f336ebb803f7a97ad4e35">VecRegSizeBytes</a> = <a class="code" href="vec__reg_8hh.html#a1a9594d94b3efdcebe1734e2eda00c18">::DummyVecRegSizeBytes</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">// Not applicable to x86</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a64c06e84fc607b3e2c92f96e18429c39">  108</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecPredRegT.html">VecPredReg</a> = <a class="code" href="vec__pred__reg_8hh.html#ad57c5fb8ed16c91cd61a1ee68f8336da">::DummyVecPredReg</a>;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a0c5f71ba36954a318e4fb649080c0eab">  109</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecPredRegT.html">ConstVecPredReg</a> = <a class="code" href="vec__pred__reg_8hh.html#a084db62e003d88ce84defac3d8a19896">::DummyConstVecPredReg</a>;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#ac6f8bd3c96c6520a1cc67f2b2ca4b4e7">  110</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a> = <a class="code" href="vec__pred__reg_8hh.html#a968beb9f3b8c6c1bcbc0862d18ff0771">::DummyVecPredRegContainer</a>;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a76550120a8c0306713bb6285dbb5cd59">  111</a></span>&#160;constexpr <span class="keywordtype">size_t</span> <a class="code" href="namespaceX86ISA.html#a76550120a8c0306713bb6285dbb5cd59">VecPredRegSizeBits</a> = <a class="code" href="vec__pred__reg_8hh.html#aae698686138f7546a7a6b236de71b339">::DummyVecPredRegSizeBits</a>;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a846683c85b1c42ad3ded43b64bf51b6d">  112</a></span>&#160;constexpr <span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#a846683c85b1c42ad3ded43b64bf51b6d">VecPredRegHasPackedRepr</a> = <a class="code" href="vec__pred__reg_8hh.html#a902eaf18580bec510e4f375e28648b31">::DummyVecPredRegHasPackedRepr</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;} <span class="comment">// namespace X86ISA</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#endif // __ARCH_X86_REGFILE_HH__</span></div><div class="ttc" id="vec__reg_8hh_html_a51c2786589cab4a7fc37c1621de58717"><div class="ttname"><a href="vec__reg_8hh.html#a51c2786589cab4a7fc37c1621de58717">DummyNumVecElemPerVecReg</a></div><div class="ttdeci">constexpr unsigned DummyNumVecElemPerVecReg</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00663">vec_reg.hh:663</a></div></div>
<div class="ttc" id="classVecRegContainer_html"><div class="ttname"><a href="classVecRegContainer.html">VecRegContainer</a></div><div class="ttdoc">Vector Register Abstraction This generic class is the model in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00160">vec_reg.hh:160</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a8c69be1fd564a0893357ec312e4175f2"><div class="ttname"><a href="namespaceX86ISA.html#a8c69be1fd564a0893357ec312e4175f2">X86ISA::ReturnValueReg</a></div><div class="ttdeci">const int ReturnValueReg</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00092">registers.hh:92</a></div></div>
<div class="ttc" id="vec__pred__reg_8hh_html_a902eaf18580bec510e4f375e28648b31"><div class="ttname"><a href="vec__pred__reg_8hh.html#a902eaf18580bec510e4f375e28648b31">DummyVecPredRegHasPackedRepr</a></div><div class="ttdeci">constexpr bool DummyVecPredRegHasPackedRepr</div><div class="ttdoc">Dummy type aliases and constants for architectures that do not implement vector predicate registers...</div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00394">vec_pred_reg.hh:394</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a5baf8dba5d0256a386951344f76c5eac"><div class="ttname"><a href="namespaceX86ISA.html#a5baf8dba5d0256a386951344f76c5eac">X86ISA::NumMicroFpRegs</a></div><div class="ttdeci">const int NumMicroFpRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00059">x86_traits.hh:59</a></div></div>
<div class="ttc" id="int_8hh_html"><div class="ttname"><a href="int_8hh.html">int.hh</a></div></div>
<div class="ttc" id="vec__reg_8hh_html_ab9e0c147fc3025ea95f20cb9185757d5"><div class="ttname"><a href="vec__reg_8hh.html#ab9e0c147fc3025ea95f20cb9185757d5">DummyConstVecReg</a></div><div class="ttdeci">VecRegT&lt; DummyVecElem, DummyNumVecElemPerVecReg, true &gt; DummyConstVecReg</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00665">vec_reg.hh:665</a></div></div>
<div class="ttc" id="vec__reg_8hh_html_a4a864715832b98a86fe2f67fffa4329e"><div class="ttname"><a href="vec__reg_8hh.html#a4a864715832b98a86fe2f67fffa4329e">DummyVecElem</a></div><div class="ttdeci">uint32_t DummyVecElem</div><div class="ttdoc">Dummy type aliases and constants for architectures that do not implement vector registers. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00662">vec_reg.hh:662</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a04bcb766f4fbbd6f67b8419941c7bc27"><div class="ttname"><a href="namespaceX86ISA.html#a04bcb766f4fbbd6f67b8419941c7bc27">X86ISA::NumVecPredRegs</a></div><div class="ttdeci">const int NumVecPredRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00083">registers.hh:83</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abdd8d87f45e3e642b35d255fbb142607"><div class="ttname"><a href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">ArmISA::MaxInstSrcRegs</a></div><div class="ttdeci">const int MaxInstSrcRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00059">registers.hh:59</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a13086a96202d92252670b697d1cf3b03"><div class="ttname"><a href="namespaceX86ISA.html#a13086a96202d92252670b697d1cf3b03">X86ISA::NumFloatRegs</a></div><div class="ttdeci">const int NumFloatRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00067">registers.hh:67</a></div></div>
<div class="ttc" id="vec__pred__reg_8hh_html_a968beb9f3b8c6c1bcbc0862d18ff0771"><div class="ttname"><a href="vec__pred__reg_8hh.html#a968beb9f3b8c6c1bcbc0862d18ff0771">DummyVecPredRegContainer</a></div><div class="ttdeci">DummyVecPredReg::Container DummyVecPredRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00400">vec_pred_reg.hh:400</a></div></div>
<div class="ttc" id="vec__pred__reg_8hh_html_aae698686138f7546a7a6b236de71b339"><div class="ttname"><a href="vec__pred__reg_8hh.html#aae698686138f7546a7a6b236de71b339">DummyVecPredRegSizeBits</a></div><div class="ttdeci">constexpr size_t DummyVecPredRegSizeBits</div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00401">vec_pred_reg.hh:401</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a3d9c761793d68d767ea502485e791786"><div class="ttname"><a href="namespaceX86ISA.html#a3d9c761793d68d767ea502485e791786">X86ISA::VecElem</a></div><div class="ttdeci">::DummyVecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00100">registers.hh:100</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab10fd7300436b0390549d061e8e8f3aa"><div class="ttname"><a href="namespaceX86ISA.html#ab10fd7300436b0390549d061e8e8f3aa">X86ISA::StackPointerReg</a></div><div class="ttdeci">const int StackPointerReg</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00089">registers.hh:89</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a389ec8cf51393997262dfc5f5d789843a47e1700cfed8cb1ff09d8b948eea4f38"><div class="ttname"><a href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a47e1700cfed8cb1ff09d8b948eea4f38">X86ISA::Max_Reg_Index</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00078">registers.hh:78</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ae27ab4b4cee8dde7f0284acfcf346808"><div class="ttname"><a href="namespaceX86ISA.html#ae27ab4b4cee8dde7f0284acfcf346808">X86ISA::NumMMXRegs</a></div><div class="ttdeci">const int NumMMXRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00057">x86_traits.hh:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_afc7eb1af72767902792164230a205c61"><div class="ttname"><a href="namespaceX86ISA.html#afc7eb1af72767902792164230a205c61">X86ISA::ReturnAddressReg</a></div><div class="ttdeci">const int ReturnAddressReg</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00091">registers.hh:91</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae9d6df864a1d85573498334b9e861ff2"><div class="ttname"><a href="namespaceRiscvISA.html#ae9d6df864a1d85573498334b9e861ff2">RiscvISA::MaxMiscDestRegs</a></div><div class="ttdeci">const int MaxMiscDestRegs</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00070">registers.hh:70</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aad4603728c1d57172adedd134a1aa1d3"><div class="ttname"><a href="namespaceX86ISA.html#aad4603728c1d57172adedd134a1aa1d3">X86ISA::FramePointerReg</a></div><div class="ttdeci">const int FramePointerReg</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00093">registers.hh:93</a></div></div>
<div class="ttc" id="classVecPredRegT_html"><div class="ttname"><a href="classVecPredRegT.html">VecPredRegT</a></div><div class="ttdoc">Predicate register view. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00070">vec_pred_reg.hh:70</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab64026231694825066c055c665924fec"><div class="ttname"><a href="namespaceX86ISA.html#ab64026231694825066c055c665924fec">X86ISA::NumVecElemPerVecReg</a></div><div class="ttdeci">constexpr unsigned NumVecElemPerVecReg</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00104">registers.hh:104</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6b2152f3f8987d7b703366600c580411"><div class="ttname"><a href="namespaceX86ISA.html#a6b2152f3f8987d7b703366600c580411">X86ISA::NumXMMRegs</a></div><div class="ttdeci">const int NumXMMRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00058">x86_traits.hh:58</a></div></div>
<div class="ttc" id="x86__traits_8hh_html"><div class="ttname"><a href="x86__traits_8hh.html">x86_traits.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a846683c85b1c42ad3ded43b64bf51b6d"><div class="ttname"><a href="namespaceX86ISA.html#a846683c85b1c42ad3ded43b64bf51b6d">X86ISA::VecPredRegHasPackedRepr</a></div><div class="ttdeci">constexpr bool VecPredRegHasPackedRepr</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00112">registers.hh:112</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab091952beb3f336ebb803f7a97ad4e35"><div class="ttname"><a href="namespaceX86ISA.html#ab091952beb3f336ebb803f7a97ad4e35">X86ISA::VecRegSizeBytes</a></div><div class="ttdeci">constexpr size_t VecRegSizeBytes</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00105">registers.hh:105</a></div></div>
<div class="ttc" id="vec__reg_8hh_html_a2b64951b4139a4d0153292de4fe1d06d"><div class="ttname"><a href="vec__reg_8hh.html#a2b64951b4139a4d0153292de4fe1d06d">DummyVecReg</a></div><div class="ttdeci">VecRegT&lt; DummyVecElem, DummyNumVecElemPerVecReg, false &gt; DummyVecReg</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00664">vec_reg.hh:664</a></div></div>
<div class="ttc" id="vec__reg_8hh_html_aee96d42a95810aacea179343d381fb1c"><div class="ttname"><a href="vec__reg_8hh.html#aee96d42a95810aacea179343d381fb1c">DummyVecRegContainer</a></div><div class="ttdeci">DummyVecReg::Container DummyVecRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00666">vec_reg.hh:666</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a389ec8cf51393997262dfc5f5d789843a8c500963316a715f9b1626753040e20e"><div class="ttname"><a href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a8c500963316a715f9b1626753040e20e">X86ISA::Misc_Reg_Base</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00077">registers.hh:77</a></div></div>
<div class="ttc" id="arch_2x86_2regs_2misc_8hh_html"><div class="ttname"><a href="arch_2x86_2regs_2misc_8hh.html">misc.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aee726621caa50d811e8317f11c35c380"><div class="ttname"><a href="namespaceX86ISA.html#aee726621caa50d811e8317f11c35c380">X86ISA::NumVecRegs</a></div><div class="ttdeci">const int NumVecRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00081">registers.hh:81</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a389ec8cf51393997262dfc5f5d789843"><div class="ttname"><a href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843">X86ISA::DependenceTags</a></div><div class="ttdeci">DependenceTags</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00071">registers.hh:71</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a8c26fc9a0030d9a3249977c91387e569"><div class="ttname"><a href="namespaceX86ISA.html#a8c26fc9a0030d9a3249977c91387e569">X86ISA::NumImplicitIntRegs</a></div><div class="ttdeci">const int NumImplicitIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00049">x86_traits.hh:49</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a7f749eb400ab8f2d4100480aafad20cf"><div class="ttname"><a href="namespaceX86ISA.html#a7f749eb400ab8f2d4100480aafad20cf">X86ISA::NumCCRegs</a></div><div class="ttdeci">const int NumCCRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00061">registers.hh:61</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a023e0e87af3d59f79675ef12a418e816"><div class="ttname"><a href="namespaceX86ISA.html#a023e0e87af3d59f79675ef12a418e816">X86ISA::NumMicroIntRegs</a></div><div class="ttdeci">const int NumMicroIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00047">x86_traits.hh:47</a></div></div>
<div class="ttc" id="ccr_8hh_html"><div class="ttname"><a href="ccr_8hh.html">ccr.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a76550120a8c0306713bb6285dbb5cd59"><div class="ttname"><a href="namespaceX86ISA.html#a76550120a8c0306713bb6285dbb5cd59">X86ISA::VecPredRegSizeBits</a></div><div class="ttdeci">constexpr size_t VecPredRegSizeBits</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00111">registers.hh:111</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab6fda31219c2e794be57166876ef5f37"><div class="ttname"><a href="namespaceX86ISA.html#ab6fda31219c2e794be57166876ef5f37">X86ISA::SyscallPseudoReturnReg</a></div><div class="ttdeci">const int SyscallPseudoReturnReg</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00097">registers.hh:97</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="vec__pred__reg_8hh_html_a084db62e003d88ce84defac3d8a19896"><div class="ttname"><a href="vec__pred__reg_8hh.html#a084db62e003d88ce84defac3d8a19896">DummyConstVecPredReg</a></div><div class="ttdeci">VecPredRegT&lt; DummyVecElem, DummyNumVecElemPerVecReg, DummyVecPredRegHasPackedRepr, true &gt; DummyConstVecPredReg</div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00399">vec_pred_reg.hh:399</a></div></div>
<div class="ttc" id="vec__reg_8hh_html"><div class="ttname"><a href="vec__reg_8hh.html">vec_reg.hh</a></div><div class="ttdoc">Vector Registers layout specification. </div></div>
<div class="ttc" id="namespaceX86ISA_html_a15a24a466a9e5954d1b3f5c6556fbd3a"><div class="ttname"><a href="namespaceX86ISA.html#a15a24a466a9e5954d1b3f5c6556fbd3a">X86ISA::ZeroReg</a></div><div class="ttdeci">const int ZeroReg</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00088">registers.hh:88</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa9e1d140b599f19d58fc0cb7ea417da7e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1d140b599f19d58fc0cb7ea417da7e">X86ISA::NUM_MISCREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00400">misc.hh:400</a></div></div>
<div class="ttc" id="classVecPredRegContainer_html"><div class="ttname"><a href="classVecPredRegContainer.html">VecPredRegContainer</a></div><div class="ttdoc">Generic predicate register container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00051">vec_pred_reg.hh:51</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a044cd8816a0fb22fae5132da6ef37800"><div class="ttname"><a href="namespaceX86ISA.html#a044cd8816a0fb22fae5132da6ef37800">X86ISA::NumIntRegs</a></div><div class="ttdeci">const int NumIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00060">registers.hh:60</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a389ec8cf51393997262dfc5f5d789843a19e6fd21c3e0c1be7baa4cd0e81fe81f"><div class="ttname"><a href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a19e6fd21c3e0c1be7baa4cd0e81fe81f">X86ISA::FP_Reg_Base</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00075">registers.hh:75</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a675e38a69510003f02081e1c844916daaca7be019c217a65904ed2d93b15cf5b3"><div class="ttname"><a href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daaca7be019c217a65904ed2d93b15cf5b3">X86ISA::NUM_CCREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="ccr_8hh_source.html#l00055">ccr.hh:55</a></div></div>
<div class="ttc" id="vec__pred__reg_8hh_html_ad57c5fb8ed16c91cd61a1ee68f8336da"><div class="ttname"><a href="vec__pred__reg_8hh.html#ad57c5fb8ed16c91cd61a1ee68f8336da">DummyVecPredReg</a></div><div class="ttdeci">VecPredRegT&lt; DummyVecElem, DummyNumVecElemPerVecReg, DummyVecPredRegHasPackedRepr, false &gt; DummyVecPredReg</div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00396">vec_pred_reg.hh:396</a></div></div>
<div class="ttc" id="classVecRegT_html"><div class="ttname"><a href="classVecRegT.html">VecRegT</a></div><div class="ttdoc">Vector Register Abstraction This generic class is a view in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00174">vec_reg.hh:174</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a389ec8cf51393997262dfc5f5d789843afc77fcedc56615bfc432f72c35899be4"><div class="ttname"><a href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843afc77fcedc56615bfc432f72c35899be4">X86ISA::CC_Reg_Base</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00076">registers.hh:76</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">ArmISA::NUM_INTREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00125">intregs.hh:125</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a644bc02e5e9de3dc735ae2cac4c30c09"><div class="ttname"><a href="namespaceX86ISA.html#a644bc02e5e9de3dc735ae2cac4c30c09">X86ISA::NumMiscRegs</a></div><div class="ttdeci">const int NumMiscRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00057">registers.hh:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a5aee408c32d1473df171d805de3b9fc5"><div class="ttname"><a href="namespaceX86ISA.html#a5aee408c32d1473df171d805de3b9fc5">X86ISA::NumIntArchRegs</a></div><div class="ttdeci">const int NumIntArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00059">registers.hh:59</a></div></div>
<div class="ttc" id="vec__reg_8hh_html_a1a9594d94b3efdcebe1734e2eda00c18"><div class="ttname"><a href="vec__reg_8hh.html#a1a9594d94b3efdcebe1734e2eda00c18">DummyVecRegSizeBytes</a></div><div class="ttdeci">constexpr size_t DummyVecRegSizeBytes</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00667">vec_reg.hh:667</a></div></div>
<div class="ttc" id="vec__pred__reg_8hh_html"><div class="ttname"><a href="vec__pred__reg_8hh.html">vec_pred_reg.hh</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
