
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/xpart/xpart.srcs/utils_1/imports/synth_1/Top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/xpart/xpart.srcs/utils_1/imports/synth_1/Top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top -part xc7a100tcsg324-3 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
WARNING: [Designutils 20-4382] Reverting to default synthesis as last run was incremental
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5972
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1097.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/Top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Core' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/core.v:3]
INFO: [Synth 8-6157] synthesizing module 'SCPU' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/SCPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/add.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (1#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/add.v:2]
INFO: [Synth 8-6157] synthesizing module 'PC_BRANCH_MUX' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc_branch_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC_BRANCH_MUX' (2#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc_branch_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_32' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/MUX2T1_32.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_32' (3#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/MUX2T1_32.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (4#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'IFINSTMUX' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/if_inst_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IFINSTMUX' (5#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/if_inst_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'IFIDREG' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/ifidreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IFIDREG' (6#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/ifidreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID_INST_MUX' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/id_inst_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_INST_MUX' (7#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/id_inst_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONTROL' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/control/Control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CONTROL' (8#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/control/Control.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAW_HAZARD_UNIT' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/raw_hazard_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAW_HAZARD_UNIT' (9#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/raw_hazard_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID_IDEX_SIGNAL' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/id_idex_signal.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_IDEX_SIGNAL' (10#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/id_idex_signal.v:1]
INFO: [Synth 8-6157] synthesizing module 'REGS' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'REGS' (11#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/imm_gen.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (12#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/imm_gen.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALUOP' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu_op.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu_op.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ALUOP' (13#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu_op.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDEXREG' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/idexreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IDEXREG' (14#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/idexreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_FORWARDING_UNIT' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_forwarding_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CSR_FORWARDING_UNIT' (15#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_forwarding_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_SOURCE_MUX' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_source_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_source_mux.v:11]
INFO: [Synth 8-6155] done synthesizing module 'CSR_SOURCE_MUX' (16#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_source_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_EX_UNIT' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_ex_unit.v:1]
	Parameter mtvec bound to: 12'b001100000101 
	Parameter mepc bound to: 12'b001101000001 
	Parameter mstatus bound to: 12'b001100000000 
	Parameter mcause bound to: 12'b001101000010 
	Parameter stvec bound to: 12'b000100000101 
	Parameter sepc bound to: 12'b000101000001 
	Parameter sstatus bound to: 12'b000100000000 
	Parameter scause bound to: 12'b000101000010 
	Parameter satp bound to: 12'b000110000000 
INFO: [Synth 8-6155] done synthesizing module 'CSR_EX_UNIT' (17#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_ex_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_CONTROL' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_control.v:1]
	Parameter mtvec bound to: 12'b001100000101 
	Parameter mepc bound to: 12'b001101000001 
	Parameter mstatus bound to: 12'b001100000000 
	Parameter mcause bound to: 12'b001101000010 
	Parameter stvec bound to: 12'b000100000101 
	Parameter sepc bound to: 12'b000101000001 
	Parameter sstatus bound to: 12'b000100000000 
	Parameter scause bound to: 12'b000101000010 
	Parameter satp bound to: 12'b000110000000 
INFO: [Synth 8-6155] done synthesizing module 'CSR_CONTROL' (18#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_UNIT' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_unit.v:1]
	Parameter mtvec bound to: 12'b001100000101 
	Parameter mepc bound to: 12'b001101000001 
	Parameter mstatus bound to: 12'b001100000000 
	Parameter mcause bound to: 12'b001101000010 
	Parameter stvec bound to: 12'b000100000101 
	Parameter sepc bound to: 12'b000101000001 
	Parameter sstatus bound to: 12'b000100000000 
	Parameter scause bound to: 12'b000101000010 
	Parameter satp bound to: 12'b000110000000 
INFO: [Synth 8-6155] done synthesizing module 'CSR_UNIT' (19#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'EXADD' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/ex_add.v:1]
INFO: [Synth 8-6157] synthesizing module 'SHEFT_LEFT1' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/sheft_left1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SHEFT_LEFT1' (20#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/sheft_left1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EXADD' (21#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/ex_add.v:1]
INFO: [Synth 8-6157] synthesizing module 'BRANCH_JUMP_DETECT' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/branch_jump_detect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BRANCH_JUMP_DETECT' (22#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/branch_jump_detect.v:1]
INFO: [Synth 8-6157] synthesizing module 'FORWARDING_UNIT' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/forwarding_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FORWARDING_UNIT' (23#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/forwarding_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX4T1_64' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/MUX4T1_64.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/MUX4T1_64.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MUX4T1_64' (24#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/MUX4T1_64.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_64' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/MUX2T1_64.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_64' (25#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/MUX2T1_64.v:4]
INFO: [Synth 8-6157] synthesizing module 'ALUCONTROL' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu_control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ALUCONTROL' (26#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu_control.v:4]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu.v:2]
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b1000 
	Parameter SLL bound to: 4'b0001 
	Parameter SLT bound to: 4'b0010 
	Parameter SLTU bound to: 4'b0011 
	Parameter XOR bound to: 4'b0100 
	Parameter SRL bound to: 4'b0101 
	Parameter SRA bound to: 4'b1101 
	Parameter OR bound to: 4'b0110 
	Parameter AND bound to: 4'b0111 
	Parameter ADDW bound to: 4'b1000 
	Parameter ADDIW bound to: 4'b1000 
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (27#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'EXMEMREG' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/exmemreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EXMEMREG' (28#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/exmemreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCSRC1GEN' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc_src1_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCSRC1GEN' (29#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc_src1_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCSRC0GEN' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc_src0_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCSRC0GEN' (30#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc_src0_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEMWBREG' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/memwbreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBREG' (31#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/memwbreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (32#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SCPU' (33#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/SCPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'myRom' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/rom/myRom.v:3]
	Parameter FILE_PATH bound to: C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/rom/kernel_normal.sim - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/rom/kernel_normal.sim' is read successfully [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/rom/myRom.v:13]
INFO: [Synth 8-6155] done synthesizing module 'myRom' (34#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/rom/myRom.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (11) of module 'myRom' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/core.v:74]
INFO: [Synth 8-6157] synthesizing module 'myRam' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/ram/myRam.v:3]
INFO: [Synth 8-6155] done synthesizing module 'myRam' (35#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/ram/myRam.v:3]
WARNING: [Synth 8-689] width (11) of port connection 'address' does not match port width (10) of module 'myRam' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/core.v:84]
INFO: [Synth 8-6157] synthesizing module 'vga_top' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_sync.v:3]
	Parameter HD bound to: 640 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
	Parameter VF bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter_mod_m' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/counter_mod_m.v:3]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_mod_m' (36#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/counter_mod_m.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (37#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_sync.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_gen_grafic' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_gen_grafic.v:3]
	Parameter LEFT_BOUND bound to: 4 - type: integer 
	Parameter RIGHT_BOUND bound to: 783 - type: integer 
	Parameter left_pos bound to: 144 - type: integer 
	Parameter right_pos bound to: 783 - type: integer 
	Parameter up_pos_row1 bound to: 31 - type: integer 
	Parameter down_pos_row1 bound to: 100 - type: integer 
	Parameter up_pos_row2 bound to: 111 - type: integer 
	Parameter down_pos_row2 bound to: 180 - type: integer 
	Parameter up_pos_row3 bound to: 191 - type: integer 
	Parameter down_pos_row3 bound to: 260 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga_gen_col' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_gen_col.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga_gen_col' (38#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_gen_col.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga_gen_grafic' (39#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_gen_grafic.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga_top' (40#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Core' (41#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/core.v:3]
INFO: [Synth 8-6157] synthesizing module 'IO_Manager' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:245]
INFO: [Synth 8-6155] done synthesizing module 'counter' (42#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:245]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (43#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:160]
INFO: [Synth 8-6157] synthesizing module 'hex_to_shape' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:185]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_shape' (44#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:185]
INFO: [Synth 8-6157] synthesizing module 'segnum_manager' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:213]
INFO: [Synth 8-6155] done synthesizing module 'segnum_manager' (45#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:213]
INFO: [Synth 8-6155] done synthesizing module 'IO_Manager' (46#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Top' (47#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/Top.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:47 ; elapsed = 00:02:58 . Memory (MB): peak = 6341.223 ; gain = 5244.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:03:08 . Memory (MB): peak = 6341.223 ; gain = 5244.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:52 ; elapsed = 00:03:08 . Memory (MB): peak = 6341.223 ; gain = 5244.145
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6341.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/constrs/nexys_a7.xdc]
Finished Parsing XDC File [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/constrs/nexys_a7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/constrs/nexys_a7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 6341.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6341.223 ; gain = 0.000
WARNING: [Designutils 20-4382] Reverting to default synthesis as last run was incremental
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:33 ; elapsed = 00:04:12 . Memory (MB): peak = 6341.223 ; gain = 5244.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:33 ; elapsed = 00:04:12 . Memory (MB): peak = 6341.223 ; gain = 5244.145
---------------------------------------------------------------------------------

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: read_checkpoint -incremental C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/xpart/xpart.srcs/utils_1/imports/synth_1/Top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/xpart/xpart.srcs/utils_1/imports/synth_1/Top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top -part xc7a100tcsg324-3 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
WARNING: [Designutils 20-4382] Reverting to default synthesis as last run was incremental
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21564
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/Top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Core' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/core.v:3]
INFO: [Synth 8-6157] synthesizing module 'SCPU' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/SCPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/add.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (1#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/add.v:2]
INFO: [Synth 8-6157] synthesizing module 'PC_BRANCH_MUX' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc_branch_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC_BRANCH_MUX' (2#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc_branch_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_32' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/MUX2T1_32.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_32' (3#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/MUX2T1_32.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (4#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'IFINSTMUX' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/if_inst_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IFINSTMUX' (5#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/if_inst_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'IFIDREG' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/ifidreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IFIDREG' (6#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/ifidreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID_INST_MUX' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/id_inst_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_INST_MUX' (7#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/id_inst_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONTROL' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/control/Control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CONTROL' (8#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/control/Control.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAW_HAZARD_UNIT' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/raw_hazard_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAW_HAZARD_UNIT' (9#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/raw_hazard_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID_IDEX_SIGNAL' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/id_idex_signal.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_IDEX_SIGNAL' (10#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/id_idex_signal.v:1]
INFO: [Synth 8-6157] synthesizing module 'REGS' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'REGS' (11#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/imm_gen.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (12#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/imm_gen.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALUOP' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu_op.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu_op.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ALUOP' (13#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu_op.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDEXREG' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/idexreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IDEXREG' (14#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/idexreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_FORWARDING_UNIT' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_forwarding_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CSR_FORWARDING_UNIT' (15#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_forwarding_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_SOURCE_MUX' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_source_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_source_mux.v:11]
INFO: [Synth 8-6155] done synthesizing module 'CSR_SOURCE_MUX' (16#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_source_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_EX_UNIT' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_ex_unit.v:1]
	Parameter mtvec bound to: 12'b001100000101 
	Parameter mepc bound to: 12'b001101000001 
	Parameter mstatus bound to: 12'b001100000000 
	Parameter mcause bound to: 12'b001101000010 
	Parameter stvec bound to: 12'b000100000101 
	Parameter sepc bound to: 12'b000101000001 
	Parameter sstatus bound to: 12'b000100000000 
	Parameter scause bound to: 12'b000101000010 
	Parameter satp bound to: 12'b000110000000 
INFO: [Synth 8-6155] done synthesizing module 'CSR_EX_UNIT' (17#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_ex_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_CONTROL' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_control.v:1]
	Parameter mtvec bound to: 12'b001100000101 
	Parameter mepc bound to: 12'b001101000001 
	Parameter mstatus bound to: 12'b001100000000 
	Parameter mcause bound to: 12'b001101000010 
	Parameter stvec bound to: 12'b000100000101 
	Parameter sepc bound to: 12'b000101000001 
	Parameter sstatus bound to: 12'b000100000000 
	Parameter scause bound to: 12'b000101000010 
	Parameter satp bound to: 12'b000110000000 
INFO: [Synth 8-6155] done synthesizing module 'CSR_CONTROL' (18#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_UNIT' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_unit.v:1]
	Parameter mtvec bound to: 12'b001100000101 
	Parameter mepc bound to: 12'b001101000001 
	Parameter mstatus bound to: 12'b001100000000 
	Parameter mcause bound to: 12'b001101000010 
	Parameter stvec bound to: 12'b000100000101 
	Parameter sepc bound to: 12'b000101000001 
	Parameter sstatus bound to: 12'b000100000000 
	Parameter scause bound to: 12'b000101000010 
	Parameter satp bound to: 12'b000110000000 
INFO: [Synth 8-6155] done synthesizing module 'CSR_UNIT' (19#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'EXADD' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/ex_add.v:1]
INFO: [Synth 8-6157] synthesizing module 'SHEFT_LEFT1' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/sheft_left1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SHEFT_LEFT1' (20#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/sheft_left1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EXADD' (21#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/ex_add.v:1]
INFO: [Synth 8-6157] synthesizing module 'BRANCH_JUMP_DETECT' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/branch_jump_detect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BRANCH_JUMP_DETECT' (22#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/branch_jump_detect.v:1]
INFO: [Synth 8-6157] synthesizing module 'FORWARDING_UNIT' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/forwarding_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FORWARDING_UNIT' (23#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/forwarding_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX4T1_64' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/MUX4T1_64.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/MUX4T1_64.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MUX4T1_64' (24#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/MUX4T1_64.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_64' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/MUX2T1_64.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_64' (25#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/MUX2T1_64.v:4]
INFO: [Synth 8-6157] synthesizing module 'ALUCONTROL' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu_control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ALUCONTROL' (26#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu_control.v:4]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu.v:2]
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b1000 
	Parameter SLL bound to: 4'b0001 
	Parameter SLT bound to: 4'b0010 
	Parameter SLTU bound to: 4'b0011 
	Parameter XOR bound to: 4'b0100 
	Parameter SRL bound to: 4'b0101 
	Parameter SRA bound to: 4'b1101 
	Parameter OR bound to: 4'b0110 
	Parameter AND bound to: 4'b0111 
	Parameter ADDW bound to: 4'b1000 
	Parameter ADDIW bound to: 4'b1000 
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (27#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'EXMEMREG' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/exmemreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EXMEMREG' (28#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/exmemreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCSRC1GEN' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc_src1_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCSRC1GEN' (29#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc_src1_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCSRC0GEN' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc_src0_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCSRC0GEN' (30#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/app/pc_src0_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEMWBREG' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/memwbreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBREG' (31#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/regs/memwbreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (32#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SCPU' (33#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/SCPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'myRom' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/rom/myRom.v:3]
	Parameter FILE_PATH bound to: C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/rom/kernel_normal.sim - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/rom/kernel_normal.sim' is read successfully [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/rom/myRom.v:13]
INFO: [Synth 8-6155] done synthesizing module 'myRom' (34#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/rom/myRom.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (11) of module 'myRom' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/core.v:74]
INFO: [Synth 8-6157] synthesizing module 'myRam' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/ram/myRam.v:3]
INFO: [Synth 8-6155] done synthesizing module 'myRam' (35#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/ram/myRam.v:3]
WARNING: [Synth 8-689] width (11) of port connection 'address' does not match port width (10) of module 'myRam' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/core.v:84]
INFO: [Synth 8-6157] synthesizing module 'vga_top' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_sync.v:3]
	Parameter HD bound to: 640 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
	Parameter VF bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter_mod_m' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/counter_mod_m.v:3]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_mod_m' (36#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/counter_mod_m.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (37#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_sync.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_gen_grafic' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_gen_grafic.v:3]
	Parameter LEFT_BOUND bound to: 4 - type: integer 
	Parameter RIGHT_BOUND bound to: 783 - type: integer 
	Parameter left_pos bound to: 144 - type: integer 
	Parameter right_pos bound to: 783 - type: integer 
	Parameter up_pos_row1 bound to: 31 - type: integer 
	Parameter down_pos_row1 bound to: 100 - type: integer 
	Parameter up_pos_row2 bound to: 111 - type: integer 
	Parameter down_pos_row2 bound to: 180 - type: integer 
	Parameter up_pos_row3 bound to: 191 - type: integer 
	Parameter down_pos_row3 bound to: 260 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga_gen_col' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_gen_col.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga_gen_col' (38#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_gen_col.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga_gen_grafic' (39#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_gen_grafic.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga_top' (40#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/vga/vga_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Core' (41#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/core.v:3]
INFO: [Synth 8-6157] synthesizing module 'IO_Manager' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:245]
INFO: [Synth 8-6155] done synthesizing module 'counter' (42#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:245]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (43#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:160]
INFO: [Synth 8-6157] synthesizing module 'hex_to_shape' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:185]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_shape' (44#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:185]
INFO: [Synth 8-6157] synthesizing module 'segnum_manager' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:213]
INFO: [Synth 8-6155] done synthesizing module 'segnum_manager' (45#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:213]
INFO: [Synth 8-6155] done synthesizing module 'IO_Manager' (46#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/io_manager/IO_Manager.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Top' (47#1) [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/Top.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 00:02:57 . Memory (MB): peak = 6340.898 ; gain = 5230.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:03:06 . Memory (MB): peak = 6340.898 ; gain = 5230.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:49 ; elapsed = 00:03:06 . Memory (MB): peak = 6340.898 ; gain = 5230.051
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6340.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/constrs/nexys_a7.xdc]
Finished Parsing XDC File [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/constrs/nexys_a7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/constrs/nexys_a7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 6340.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6340.898 ; gain = 0.000
WARNING: [Designutils 20-4382] Reverting to default synthesis as last run was incremental
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:31 ; elapsed = 00:04:11 . Memory (MB): peak = 6340.898 ; gain = 5230.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg_reg' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/control/Control.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'csrcontrolout_mem_is_mret_reg_reg' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'csrcontrolout_mem_is_sret_reg_reg' [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/src/top/core/scpu/datapath/csr/csr_control.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:26:00 ; elapsed = 00:48:45 . Memory (MB): peak = 6340.898 ; gain = 5230.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   3 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               70 Bit    Registers := 180   
	               64 Bit    Registers := 51    
	               32 Bit    Registers := 14    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1026  
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	  37 Input   70 Bit        Muxes := 180   
	   2 Input   70 Bit        Muxes := 180   
	   6 Input   64 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 14    
	   4 Input   64 Bit        Muxes := 9     
	  12 Input   64 Bit        Muxes := 2     
	  10 Input   64 Bit        Muxes := 1     
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 13    
	   3 Input   32 Bit        Muxes := 1     
	 237 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 5621  
	   4 Input    8 Bit        Muxes := 1280  
	   5 Input    8 Bit        Muxes := 317   
	   3 Input    8 Bit        Muxes := 414   
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	  13 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 317   
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	  10 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 28    
	  13 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 5700  
	   5 Input    1 Bit        Muxes := 763   
	   4 Input    1 Bit        Muxes := 1282  
	   3 Input    1 Bit        Muxes := 519   
	  13 Input    1 Bit        Muxes := 6     
	  12 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][0]' (FDC) to 'col_row1_char1/col_reg_reg[49][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][1]' (FDC) to 'col_row1_char1/col_reg_reg[49][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][2]' (FDC) to 'col_row1_char1/col_reg_reg[49][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][3]' (FDC) to 'col_row1_char1/col_reg_reg[49][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][4]' (FDC) to 'col_row1_char1/col_reg_reg[49][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][5]' (FDC) to 'col_row1_char1/col_reg_reg[49][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][6]' (FDC) to 'col_row1_char1/col_reg_reg[49][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][7]' (FDC) to 'col_row1_char1/col_reg_reg[49][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][8]' (FDC) to 'col_row1_char1/col_reg_reg[49][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][10]' (FDC) to 'col_row1_char1/col_reg_reg[49][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][11]' (FDC) to 'col_row1_char1/col_reg_reg[49][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][12]' (FDC) to 'col_row1_char1/col_reg_reg[49][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][13]' (FDC) to 'col_row1_char1/col_reg_reg[49][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][14]' (FDC) to 'col_row1_char1/col_reg_reg[49][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][15]' (FDC) to 'col_row1_char1/col_reg_reg[49][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][16]' (FDC) to 'col_row1_char1/col_reg_reg[49][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][17]' (FDC) to 'col_row1_char1/col_reg_reg[49][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][18]' (FDC) to 'col_row1_char1/col_reg_reg[49][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][20]' (FDC) to 'col_row1_char1/col_reg_reg[49][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][21]' (FDC) to 'col_row1_char1/col_reg_reg[49][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][22]' (FDC) to 'col_row1_char1/col_reg_reg[49][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][23]' (FDC) to 'col_row1_char1/col_reg_reg[49][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][24]' (FDC) to 'col_row1_char1/col_reg_reg[49][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][25]' (FDC) to 'col_row1_char1/col_reg_reg[49][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][26]' (FDC) to 'col_row1_char1/col_reg_reg[49][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][27]' (FDC) to 'col_row1_char1/col_reg_reg[49][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][28]' (FDC) to 'col_row1_char1/col_reg_reg[49][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][30]' (FDC) to 'col_row1_char1/col_reg_reg[49][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][31]' (FDC) to 'col_row1_char1/col_reg_reg[49][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][32]' (FDC) to 'col_row1_char1/col_reg_reg[49][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][33]' (FDC) to 'col_row1_char1/col_reg_reg[49][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][34]' (FDC) to 'col_row1_char1/col_reg_reg[49][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][35]' (FDC) to 'col_row1_char1/col_reg_reg[49][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][36]' (FDC) to 'col_row1_char1/col_reg_reg[49][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][37]' (FDC) to 'col_row1_char1/col_reg_reg[49][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][38]' (FDC) to 'col_row1_char1/col_reg_reg[49][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][40]' (FDC) to 'col_row1_char1/col_reg_reg[49][49]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][41]' (FDC) to 'col_row1_char1/col_reg_reg[49][49]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][42]' (FDC) to 'col_row1_char1/col_reg_reg[49][49]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][43]' (FDC) to 'col_row1_char1/col_reg_reg[49][49]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][44]' (FDC) to 'col_row1_char1/col_reg_reg[49][49]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][45]' (FDC) to 'col_row1_char1/col_reg_reg[49][49]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][46]' (FDC) to 'col_row1_char1/col_reg_reg[49][49]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][47]' (FDC) to 'col_row1_char1/col_reg_reg[49][49]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][48]' (FDC) to 'col_row1_char1/col_reg_reg[49][49]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][50]' (FDC) to 'col_row1_char1/col_reg_reg[49][59]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][51]' (FDC) to 'col_row1_char1/col_reg_reg[49][59]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][52]' (FDC) to 'col_row1_char1/col_reg_reg[49][59]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][53]' (FDC) to 'col_row1_char1/col_reg_reg[49][59]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][54]' (FDC) to 'col_row1_char1/col_reg_reg[49][59]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][55]' (FDC) to 'col_row1_char1/col_reg_reg[49][59]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][56]' (FDC) to 'col_row1_char1/col_reg_reg[49][59]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][57]' (FDC) to 'col_row1_char1/col_reg_reg[49][59]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][58]' (FDC) to 'col_row1_char1/col_reg_reg[49][59]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][60]' (FDC) to 'col_row1_char1/col_reg_reg[49][69]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][61]' (FDC) to 'col_row1_char1/col_reg_reg[49][69]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][62]' (FDC) to 'col_row1_char1/col_reg_reg[49][69]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][63]' (FDC) to 'col_row1_char1/col_reg_reg[49][69]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][64]' (FDC) to 'col_row1_char1/col_reg_reg[49][69]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][65]' (FDC) to 'col_row1_char1/col_reg_reg[49][69]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][66]' (FDC) to 'col_row1_char1/col_reg_reg[49][69]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][67]' (FDC) to 'col_row1_char1/col_reg_reg[49][69]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[49][68]' (FDC) to 'col_row1_char1/col_reg_reg[49][69]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][0]' (FDC) to 'col_row1_char1/col_reg_reg[39][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][1]' (FDC) to 'col_row1_char1/col_reg_reg[39][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][2]' (FDC) to 'col_row1_char1/col_reg_reg[39][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][3]' (FDC) to 'col_row1_char1/col_reg_reg[39][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][4]' (FDC) to 'col_row1_char1/col_reg_reg[39][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][5]' (FDC) to 'col_row1_char1/col_reg_reg[39][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][6]' (FDC) to 'col_row1_char1/col_reg_reg[39][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][7]' (FDC) to 'col_row1_char1/col_reg_reg[39][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][8]' (FDC) to 'col_row1_char1/col_reg_reg[39][9]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][10]' (FDC) to 'col_row1_char1/col_reg_reg[39][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][11]' (FDC) to 'col_row1_char1/col_reg_reg[39][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][12]' (FDC) to 'col_row1_char1/col_reg_reg[39][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][13]' (FDC) to 'col_row1_char1/col_reg_reg[39][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][14]' (FDC) to 'col_row1_char1/col_reg_reg[39][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][15]' (FDC) to 'col_row1_char1/col_reg_reg[39][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][16]' (FDC) to 'col_row1_char1/col_reg_reg[39][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][17]' (FDC) to 'col_row1_char1/col_reg_reg[39][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][18]' (FDC) to 'col_row1_char1/col_reg_reg[39][19]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][20]' (FDC) to 'col_row1_char1/col_reg_reg[39][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][21]' (FDC) to 'col_row1_char1/col_reg_reg[39][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][22]' (FDC) to 'col_row1_char1/col_reg_reg[39][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][23]' (FDC) to 'col_row1_char1/col_reg_reg[39][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][24]' (FDC) to 'col_row1_char1/col_reg_reg[39][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][25]' (FDC) to 'col_row1_char1/col_reg_reg[39][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][26]' (FDC) to 'col_row1_char1/col_reg_reg[39][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][27]' (FDC) to 'col_row1_char1/col_reg_reg[39][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][28]' (FDC) to 'col_row1_char1/col_reg_reg[39][29]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][30]' (FDC) to 'col_row1_char1/col_reg_reg[39][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][31]' (FDC) to 'col_row1_char1/col_reg_reg[39][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][32]' (FDC) to 'col_row1_char1/col_reg_reg[39][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][33]' (FDC) to 'col_row1_char1/col_reg_reg[39][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][34]' (FDC) to 'col_row1_char1/col_reg_reg[39][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][35]' (FDC) to 'col_row1_char1/col_reg_reg[39][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][36]' (FDC) to 'col_row1_char1/col_reg_reg[39][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][37]' (FDC) to 'col_row1_char1/col_reg_reg[39][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][38]' (FDC) to 'col_row1_char1/col_reg_reg[39][39]'
INFO: [Synth 8-3886] merging instance 'col_row1_char1/col_reg_reg[39][40]' (FDC) to 'col_row1_char1/col_reg_reg[39][49]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cpu/datapath/ifidreg/\ifidout_inst_reg_reg[1] )
WARNING: [Synth 8-3332] Sequential element (alu_op_reg_reg[3]) is unused and will be removed from module CONTROL.
WARNING: [Synth 8-3332] Sequential element (alu_op_reg_reg[2]) is unused and will be removed from module CONTROL.
WARNING: [Synth 8-3332] Sequential element (alu_op_reg_reg[1]) is unused and will be removed from module CONTROL.
WARNING: [Synth 8-3332] Sequential element (alu_op_reg_reg[0]) is unused and will be removed from module CONTROL.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:29:39 ; elapsed = 00:57:55 . Memory (MB): peak = 6340.898 ; gain = 5230.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:29:53 ; elapsed = 00:58:28 . Memory (MB): peak = 6340.898 ; gain = 5230.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:32:32 ; elapsed = 01:03:12 . Memory (MB): peak = 6340.898 ; gain = 5230.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:32:47 ; elapsed = 01:03:36 . Memory (MB): peak = 6340.898 ; gain = 5230.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:32:48 ; elapsed = 01:03:37 . Memory (MB): peak = 6340.898 ; gain = 5230.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:32:49 ; elapsed = 01:03:39 . Memory (MB): peak = 6340.898 ; gain = 5230.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   124|
|3     |LUT1   |    88|
|4     |LUT2   |  1594|
|5     |LUT3   |  4380|
|6     |LUT4   |  4000|
|7     |LUT5   | 10537|
|8     |LUT6   | 86558|
|9     |MUXF7  | 25360|
|10    |MUXF8  | 12414|
|11    |FDCE   |  4749|
|12    |FDPE   |     3|
|13    |FDRE   |  8438|
|14    |FDSE   |     2|
|15    |LD     |     2|
|16    |IBUF   |    23|
|17    |OBUF   |    52|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:32:49 ; elapsed = 01:03:39 . Memory (MB): peak = 6340.898 ; gain = 5230.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:30:25 ; elapsed = 01:02:49 . Memory (MB): peak = 6340.898 ; gain = 5230.051
Synthesis Optimization Complete : Time (s): cpu = 00:32:49 ; elapsed = 01:03:41 . Memory (MB): peak = 6340.898 ; gain = 5230.051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 6340.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37900 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.075 . Memory (MB): peak = 6340.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
220 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:33:13 ; elapsed = 01:04:20 . Memory (MB): peak = 6340.898 ; gain = 5230.051
INFO: [Common 17-1381] The checkpoint 'C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/xpart/xpart.runs/synth_1/Top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 6340.898 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul  4 00:53:49 2023...
