#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].cout[0] (adder)                              0.026     6.441
$mul~735-add1-23[1].cin[0] (adder)                               0.000     6.441
$mul~735-add1-23[1].cout[0] (adder)                              0.026     6.466
$mul~735-add1-24[1].cin[0] (adder)                               0.000     6.466
$mul~735-add1-24[1].cout[0] (adder)                              0.026     6.492
$mul~735-add1-25[1].cin[0] (adder)                               0.000     6.492
$mul~735-add1-25[1].cout[0] (adder)                              0.026     6.517
$mul~735-add1-26[1].cin[0] (adder)                               0.000     6.517
$mul~735-add1-26[1].cout[0] (adder)                              0.026     6.543
$mul~735-add1-27[1].cin[0] (adder)                               0.000     6.543
$mul~735-add1-27[1].cout[0] (adder)                              0.026     6.568
$mul~735-add1-28[1].cin[0] (adder)                               0.000     6.568
$mul~735-add1-28[1].cout[0] (adder)                              0.026     6.594
$mul~735-add1-29[1].cin[0] (adder)                               0.000     6.594
$mul~735-add1-29[1].cout[0] (adder)                              0.026     6.620
$mul~735-add1-30[1].cin[0] (adder)                               0.000     6.620
$mul~735-add1-30[1].cout[0] (adder)                              0.026     6.645
$mul~735-add1-31[1].cin[0] (adder)                               0.000     6.645
$mul~735-add1-31[1].cout[0] (adder)                              0.026     6.671
$mul~735-add1-32[1].cin[0] (adder)                               0.000     6.671
$mul~735-add1-32[1].cout[0] (adder)                              0.026     6.696
$mul~735-add1-33[1].cin[0] (adder)                               0.000     6.696
$mul~735-add1-33[1].sumout[0] (adder)                            0.035     6.732
n18810.in[1] (.names)                                            0.868     7.600
n18810.out[0] (.names)                                           0.153     7.753
$dffe~734^Q~59.D[0] (.latch)                                     0.019     7.772
data arrival time                                                          7.772

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~59.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.772
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.749


#Path 2
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].cout[0] (adder)                             0.026     6.351
$mul~1100-add1-23[1].cin[0] (adder)                              0.000     6.351
$mul~1100-add1-23[1].cout[0] (adder)                             0.026     6.377
$mul~1100-add1-24[1].cin[0] (adder)                              0.000     6.377
$mul~1100-add1-24[1].cout[0] (adder)                             0.026     6.402
$mul~1100-add1-25[1].cin[0] (adder)                              0.000     6.402
$mul~1100-add1-25[1].cout[0] (adder)                             0.026     6.428
$mul~1100-add1-26[1].cin[0] (adder)                              0.000     6.428
$mul~1100-add1-26[1].cout[0] (adder)                             0.026     6.454
$mul~1100-add1-27[1].cin[0] (adder)                              0.000     6.454
$mul~1100-add1-27[1].cout[0] (adder)                             0.026     6.479
$mul~1100-add1-28[1].cin[0] (adder)                              0.000     6.479
$mul~1100-add1-28[1].cout[0] (adder)                             0.026     6.505
$mul~1100-add1-29[1].cin[0] (adder)                              0.000     6.505
$mul~1100-add1-29[1].cout[0] (adder)                             0.026     6.530
$mul~1100-add1-30[1].cin[0] (adder)                              0.000     6.530
$mul~1100-add1-30[1].cout[0] (adder)                             0.026     6.556
$mul~1100-add1-31[1].cin[0] (adder)                              0.000     6.556
$mul~1100-add1-31[1].cout[0] (adder)                             0.026     6.581
$mul~1100-add1-32[1].cin[0] (adder)                              0.000     6.581
$mul~1100-add1-32[1].cout[0] (adder)                             0.026     6.607
$mul~1100-add1-33[1].cin[0] (adder)                              0.000     6.607
$mul~1100-add1-33[1].sumout[0] (adder)                           0.035     6.642
n25590.in[1] (.names)                                            0.868     7.511
n25590.out[0] (.names)                                           0.153     7.664
$dffe~1099^Q~59.D[0] (.latch)                                    0.019     7.683
data arrival time                                                          7.683

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~59.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.683
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.659


#Path 3
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].cout[0] (adder)                             0.026     6.351
$mul~1100-add1-23[1].cin[0] (adder)                              0.000     6.351
$mul~1100-add1-23[1].cout[0] (adder)                             0.026     6.377
$mul~1100-add1-24[1].cin[0] (adder)                              0.000     6.377
$mul~1100-add1-24[1].cout[0] (adder)                             0.026     6.402
$mul~1100-add1-25[1].cin[0] (adder)                              0.000     6.402
$mul~1100-add1-25[1].cout[0] (adder)                             0.026     6.428
$mul~1100-add1-26[1].cin[0] (adder)                              0.000     6.428
$mul~1100-add1-26[1].cout[0] (adder)                             0.026     6.454
$mul~1100-add1-27[1].cin[0] (adder)                              0.000     6.454
$mul~1100-add1-27[1].cout[0] (adder)                             0.026     6.479
$mul~1100-add1-28[1].cin[0] (adder)                              0.000     6.479
$mul~1100-add1-28[1].cout[0] (adder)                             0.026     6.505
$mul~1100-add1-29[1].cin[0] (adder)                              0.000     6.505
$mul~1100-add1-29[1].cout[0] (adder)                             0.026     6.530
$mul~1100-add1-30[1].cin[0] (adder)                              0.000     6.530
$mul~1100-add1-30[1].cout[0] (adder)                             0.026     6.556
$mul~1100-add1-31[1].cin[0] (adder)                              0.000     6.556
$mul~1100-add1-31[1].cout[0] (adder)                             0.026     6.581
$mul~1100-add1-32[1].cin[0] (adder)                              0.000     6.581
$mul~1100-add1-32[1].sumout[0] (adder)                           0.035     6.617
n25585.in[1] (.names)                                            0.868     7.485
n25585.out[0] (.names)                                           0.153     7.638
$dffe~1099^Q~58.D[0] (.latch)                                    0.019     7.657
data arrival time                                                          7.657

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~58.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.657
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.634


#Path 4
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~49.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].cout[0] (adder)                             0.026     6.351
$mul~1100-add1-23[1].cin[0] (adder)                              0.000     6.351
$mul~1100-add1-23[1].sumout[0] (adder)                           0.035     6.387
n25540.in[1] (.names)                                            1.076     7.463
n25540.out[0] (.names)                                           0.153     7.616
$dffe~1099^Q~49.D[0] (.latch)                                    0.019     7.635
data arrival time                                                          7.635

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~49.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.612


#Path 5
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~48.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].sumout[0] (adder)                           0.035     6.361
n25535.in[1] (.names)                                            1.076     7.437
n25535.out[0] (.names)                                           0.153     7.591
$dffe~1099^Q~48.D[0] (.latch)                                    0.019     7.610
data arrival time                                                          7.610

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~48.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.610
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.586


#Path 6
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].cout[0] (adder)                              0.026     6.441
$mul~735-add1-23[1].cin[0] (adder)                               0.000     6.441
$mul~735-add1-23[1].cout[0] (adder)                              0.026     6.466
$mul~735-add1-24[1].cin[0] (adder)                               0.000     6.466
$mul~735-add1-24[1].cout[0] (adder)                              0.026     6.492
$mul~735-add1-25[1].cin[0] (adder)                               0.000     6.492
$mul~735-add1-25[1].cout[0] (adder)                              0.026     6.517
$mul~735-add1-26[1].cin[0] (adder)                               0.000     6.517
$mul~735-add1-26[1].cout[0] (adder)                              0.026     6.543
$mul~735-add1-27[1].cin[0] (adder)                               0.000     6.543
$mul~735-add1-27[1].cout[0] (adder)                              0.026     6.568
$mul~735-add1-28[1].cin[0] (adder)                               0.000     6.568
$mul~735-add1-28[1].cout[0] (adder)                              0.026     6.594
$mul~735-add1-29[1].cin[0] (adder)                               0.000     6.594
$mul~735-add1-29[1].cout[0] (adder)                              0.026     6.620
$mul~735-add1-30[1].cin[0] (adder)                               0.000     6.620
$mul~735-add1-30[1].cout[0] (adder)                              0.026     6.645
$mul~735-add1-31[1].cin[0] (adder)                               0.000     6.645
$mul~735-add1-31[1].cout[0] (adder)                              0.026     6.671
$mul~735-add1-32[1].cin[0] (adder)                               0.000     6.671
$mul~735-add1-32[1].sumout[0] (adder)                            0.035     6.706
n18805.in[1] (.names)                                            0.660     7.367
n18805.out[0] (.names)                                           0.153     7.520
$dffe~734^Q~58.D[0] (.latch)                                     0.019     7.539
data arrival time                                                          7.539

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~58.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.539
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.515


#Path 7
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].cout[0] (adder)                             0.026     6.351
$mul~1100-add1-23[1].cin[0] (adder)                              0.000     6.351
$mul~1100-add1-23[1].cout[0] (adder)                             0.026     6.377
$mul~1100-add1-24[1].cin[0] (adder)                              0.000     6.377
$mul~1100-add1-24[1].cout[0] (adder)                             0.026     6.402
$mul~1100-add1-25[1].cin[0] (adder)                              0.000     6.402
$mul~1100-add1-25[1].cout[0] (adder)                             0.026     6.428
$mul~1100-add1-26[1].cin[0] (adder)                              0.000     6.428
$mul~1100-add1-26[1].cout[0] (adder)                             0.026     6.454
$mul~1100-add1-27[1].cin[0] (adder)                              0.000     6.454
$mul~1100-add1-27[1].cout[0] (adder)                             0.026     6.479
$mul~1100-add1-28[1].cin[0] (adder)                              0.000     6.479
$mul~1100-add1-28[1].cout[0] (adder)                             0.026     6.505
$mul~1100-add1-29[1].cin[0] (adder)                              0.000     6.505
$mul~1100-add1-29[1].cout[0] (adder)                             0.026     6.530
$mul~1100-add1-30[1].cin[0] (adder)                              0.000     6.530
$mul~1100-add1-30[1].cout[0] (adder)                             0.026     6.556
$mul~1100-add1-31[1].cin[0] (adder)                              0.000     6.556
$mul~1100-add1-31[1].cout[0] (adder)                             0.026     6.581
$mul~1100-add1-32[1].cin[0] (adder)                              0.000     6.581
$mul~1100-add1-32[1].cout[0] (adder)                             0.026     6.607
$mul~1100-add1-33[1].cin[0] (adder)                              0.000     6.607
$mul~1100-add1-33[1].cout[0] (adder)                             0.026     6.633
$mul~1100-add1-34[1].cin[0] (adder)                              0.000     6.633
$mul~1100-add1-34[1].cout[0] (adder)                             0.026     6.658
$mul~1100-add1-35[1].cin[0] (adder)                              0.000     6.658
$mul~1100-add1-35[1].sumout[0] (adder)                           0.035     6.694
n25600.in[1] (.names)                                            0.660     7.354
n25600.out[0] (.names)                                           0.153     7.507
$dffe~1099^Q~61.D[0] (.latch)                                    0.019     7.526
data arrival time                                                          7.526

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~61.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.526
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.503


#Path 8
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].cout[0] (adder)                              0.026     6.287
$mul~370-add1-21[1].cin[0] (adder)                               0.000     6.287
$mul~370-add1-21[1].cout[0] (adder)                              0.026     6.312
$mul~370-add1-22[1].cin[0] (adder)                               0.000     6.312
$mul~370-add1-22[1].cout[0] (adder)                              0.026     6.338
$mul~370-add1-23[1].cin[0] (adder)                               0.000     6.338
$mul~370-add1-23[1].cout[0] (adder)                              0.026     6.363
$mul~370-add1-24[1].cin[0] (adder)                               0.000     6.363
$mul~370-add1-24[1].cout[0] (adder)                              0.026     6.389
$mul~370-add1-25[1].cin[0] (adder)                               0.000     6.389
$mul~370-add1-25[1].cout[0] (adder)                              0.026     6.414
$mul~370-add1-26[1].cin[0] (adder)                               0.000     6.414
$mul~370-add1-26[1].cout[0] (adder)                              0.026     6.440
$mul~370-add1-27[1].cin[0] (adder)                               0.000     6.440
$mul~370-add1-27[1].cout[0] (adder)                              0.026     6.466
$mul~370-add1-28[1].cin[0] (adder)                               0.000     6.466
$mul~370-add1-28[1].cout[0] (adder)                              0.026     6.491
$mul~370-add1-29[1].cin[0] (adder)                               0.000     6.491
$mul~370-add1-29[1].cout[0] (adder)                              0.026     6.517
$mul~370-add1-30[1].cin[0] (adder)                               0.000     6.517
$mul~370-add1-30[1].cout[0] (adder)                              0.026     6.542
$mul~370-add1-31[1].cin[0] (adder)                               0.000     6.542
$mul~370-add1-31[1].cout[0] (adder)                              0.026     6.568
$mul~370-add1-32[1].cin[0] (adder)                               0.000     6.568
$mul~370-add1-32[1].cout[0] (adder)                              0.026     6.593
$mul~370-add1-33[1].cin[0] (adder)                               0.000     6.593
$mul~370-add1-33[1].cout[0] (adder)                              0.026     6.619
$mul~370-add1-34[1].cin[0] (adder)                               0.000     6.619
$mul~370-add1-34[1].cout[0] (adder)                              0.026     6.644
$mul~370-add1-35[1].cin[0] (adder)                               0.000     6.644
$mul~370-add1-35[1].sumout[0] (adder)                            0.035     6.680
n14957.in[1] (.names)                                            0.660     7.340
n14957.out[0] (.names)                                           0.153     7.494
$dffe~369^Q~61.D[0] (.latch)                                     0.019     7.513
data arrival time                                                          7.513

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~61.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.489


#Path 9
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].cout[0] (adder)                             0.026     6.351
$mul~1100-add1-23[1].cin[0] (adder)                              0.000     6.351
$mul~1100-add1-23[1].cout[0] (adder)                             0.026     6.377
$mul~1100-add1-24[1].cin[0] (adder)                              0.000     6.377
$mul~1100-add1-24[1].cout[0] (adder)                             0.026     6.402
$mul~1100-add1-25[1].cin[0] (adder)                              0.000     6.402
$mul~1100-add1-25[1].cout[0] (adder)                             0.026     6.428
$mul~1100-add1-26[1].cin[0] (adder)                              0.000     6.428
$mul~1100-add1-26[1].cout[0] (adder)                             0.026     6.454
$mul~1100-add1-27[1].cin[0] (adder)                              0.000     6.454
$mul~1100-add1-27[1].cout[0] (adder)                             0.026     6.479
$mul~1100-add1-28[1].cin[0] (adder)                              0.000     6.479
$mul~1100-add1-28[1].cout[0] (adder)                             0.026     6.505
$mul~1100-add1-29[1].cin[0] (adder)                              0.000     6.505
$mul~1100-add1-29[1].cout[0] (adder)                             0.026     6.530
$mul~1100-add1-30[1].cin[0] (adder)                              0.000     6.530
$mul~1100-add1-30[1].cout[0] (adder)                             0.026     6.556
$mul~1100-add1-31[1].cin[0] (adder)                              0.000     6.556
$mul~1100-add1-31[1].cout[0] (adder)                             0.026     6.581
$mul~1100-add1-32[1].cin[0] (adder)                              0.000     6.581
$mul~1100-add1-32[1].cout[0] (adder)                             0.026     6.607
$mul~1100-add1-33[1].cin[0] (adder)                              0.000     6.607
$mul~1100-add1-33[1].cout[0] (adder)                             0.026     6.633
$mul~1100-add1-34[1].cin[0] (adder)                              0.000     6.633
$mul~1100-add1-34[1].sumout[0] (adder)                           0.035     6.668
n25595.in[1] (.names)                                            0.660     7.328
n25595.out[0] (.names)                                           0.153     7.482
$dffe~1099^Q~60.D[0] (.latch)                                    0.019     7.501
data arrival time                                                          7.501

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~60.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.501
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.477


#Path 10
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].cout[0] (adder)                              0.026     6.287
$mul~370-add1-21[1].cin[0] (adder)                               0.000     6.287
$mul~370-add1-21[1].cout[0] (adder)                              0.026     6.312
$mul~370-add1-22[1].cin[0] (adder)                               0.000     6.312
$mul~370-add1-22[1].cout[0] (adder)                              0.026     6.338
$mul~370-add1-23[1].cin[0] (adder)                               0.000     6.338
$mul~370-add1-23[1].cout[0] (adder)                              0.026     6.363
$mul~370-add1-24[1].cin[0] (adder)                               0.000     6.363
$mul~370-add1-24[1].cout[0] (adder)                              0.026     6.389
$mul~370-add1-25[1].cin[0] (adder)                               0.000     6.389
$mul~370-add1-25[1].cout[0] (adder)                              0.026     6.414
$mul~370-add1-26[1].cin[0] (adder)                               0.000     6.414
$mul~370-add1-26[1].cout[0] (adder)                              0.026     6.440
$mul~370-add1-27[1].cin[0] (adder)                               0.000     6.440
$mul~370-add1-27[1].cout[0] (adder)                              0.026     6.466
$mul~370-add1-28[1].cin[0] (adder)                               0.000     6.466
$mul~370-add1-28[1].cout[0] (adder)                              0.026     6.491
$mul~370-add1-29[1].cin[0] (adder)                               0.000     6.491
$mul~370-add1-29[1].cout[0] (adder)                              0.026     6.517
$mul~370-add1-30[1].cin[0] (adder)                               0.000     6.517
$mul~370-add1-30[1].cout[0] (adder)                              0.026     6.542
$mul~370-add1-31[1].cin[0] (adder)                               0.000     6.542
$mul~370-add1-31[1].cout[0] (adder)                              0.026     6.568
$mul~370-add1-32[1].cin[0] (adder)                               0.000     6.568
$mul~370-add1-32[1].cout[0] (adder)                              0.026     6.593
$mul~370-add1-33[1].cin[0] (adder)                               0.000     6.593
$mul~370-add1-33[1].cout[0] (adder)                              0.026     6.619
$mul~370-add1-34[1].cin[0] (adder)                               0.000     6.619
$mul~370-add1-34[1].sumout[0] (adder)                            0.035     6.654
n14952.in[1] (.names)                                            0.660     7.315
n14952.out[0] (.names)                                           0.153     7.468
$dffe~369^Q~60.D[0] (.latch)                                     0.019     7.487
data arrival time                                                          7.487

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~60.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.487
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.463


#Path 11
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~51.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].cout[0] (adder)                             0.026     6.351
$mul~1100-add1-23[1].cin[0] (adder)                              0.000     6.351
$mul~1100-add1-23[1].cout[0] (adder)                             0.026     6.377
$mul~1100-add1-24[1].cin[0] (adder)                              0.000     6.377
$mul~1100-add1-24[1].cout[0] (adder)                             0.026     6.402
$mul~1100-add1-25[1].cin[0] (adder)                              0.000     6.402
$mul~1100-add1-25[1].sumout[0] (adder)                           0.035     6.438
n25550.in[1] (.names)                                            0.868     7.306
n25550.out[0] (.names)                                           0.153     7.459
$dffe~1099^Q~51.D[0] (.latch)                                    0.019     7.478
data arrival time                                                          7.478

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~51.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.478
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.455


#Path 12
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~55.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].cout[0] (adder)                              0.026     6.441
$mul~735-add1-23[1].cin[0] (adder)                               0.000     6.441
$mul~735-add1-23[1].cout[0] (adder)                              0.026     6.466
$mul~735-add1-24[1].cin[0] (adder)                               0.000     6.466
$mul~735-add1-24[1].cout[0] (adder)                              0.026     6.492
$mul~735-add1-25[1].cin[0] (adder)                               0.000     6.492
$mul~735-add1-25[1].cout[0] (adder)                              0.026     6.517
$mul~735-add1-26[1].cin[0] (adder)                               0.000     6.517
$mul~735-add1-26[1].cout[0] (adder)                              0.026     6.543
$mul~735-add1-27[1].cin[0] (adder)                               0.000     6.543
$mul~735-add1-27[1].cout[0] (adder)                              0.026     6.568
$mul~735-add1-28[1].cin[0] (adder)                               0.000     6.568
$mul~735-add1-28[1].cout[0] (adder)                              0.026     6.594
$mul~735-add1-29[1].cin[0] (adder)                               0.000     6.594
$mul~735-add1-29[1].sumout[0] (adder)                            0.035     6.629
n18790.in[1] (.names)                                            0.660     7.290
n18790.out[0] (.names)                                           0.153     7.443
$dffe~734^Q~55.D[0] (.latch)                                     0.019     7.462
data arrival time                                                          7.462

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~55.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.462
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.439


#Path 13
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~50.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].cout[0] (adder)                             0.026     6.351
$mul~1100-add1-23[1].cin[0] (adder)                              0.000     6.351
$mul~1100-add1-23[1].cout[0] (adder)                             0.026     6.377
$mul~1100-add1-24[1].cin[0] (adder)                              0.000     6.377
$mul~1100-add1-24[1].sumout[0] (adder)                           0.035     6.412
n25545.in[1] (.names)                                            0.868     7.281
n25545.out[0] (.names)                                           0.153     7.434
$dffe~1099^Q~50.D[0] (.latch)                                    0.019     7.453
data arrival time                                                          7.453

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~50.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.429


#Path 14
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~54.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].cout[0] (adder)                              0.026     6.441
$mul~735-add1-23[1].cin[0] (adder)                               0.000     6.441
$mul~735-add1-23[1].cout[0] (adder)                              0.026     6.466
$mul~735-add1-24[1].cin[0] (adder)                               0.000     6.466
$mul~735-add1-24[1].cout[0] (adder)                              0.026     6.492
$mul~735-add1-25[1].cin[0] (adder)                               0.000     6.492
$mul~735-add1-25[1].cout[0] (adder)                              0.026     6.517
$mul~735-add1-26[1].cin[0] (adder)                               0.000     6.517
$mul~735-add1-26[1].cout[0] (adder)                              0.026     6.543
$mul~735-add1-27[1].cin[0] (adder)                               0.000     6.543
$mul~735-add1-27[1].cout[0] (adder)                              0.026     6.568
$mul~735-add1-28[1].cin[0] (adder)                               0.000     6.568
$mul~735-add1-28[1].sumout[0] (adder)                            0.035     6.604
n18785.in[1] (.names)                                            0.660     7.264
n18785.out[0] (.names)                                           0.153     7.418
$dffe~734^Q~54.D[0] (.latch)                                     0.019     7.437
data arrival time                                                          7.437

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~54.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.413


#Path 15
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~57.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].cout[0] (adder)                             0.026     6.351
$mul~1100-add1-23[1].cin[0] (adder)                              0.000     6.351
$mul~1100-add1-23[1].cout[0] (adder)                             0.026     6.377
$mul~1100-add1-24[1].cin[0] (adder)                              0.000     6.377
$mul~1100-add1-24[1].cout[0] (adder)                             0.026     6.402
$mul~1100-add1-25[1].cin[0] (adder)                              0.000     6.402
$mul~1100-add1-25[1].cout[0] (adder)                             0.026     6.428
$mul~1100-add1-26[1].cin[0] (adder)                              0.000     6.428
$mul~1100-add1-26[1].cout[0] (adder)                             0.026     6.454
$mul~1100-add1-27[1].cin[0] (adder)                              0.000     6.454
$mul~1100-add1-27[1].cout[0] (adder)                             0.026     6.479
$mul~1100-add1-28[1].cin[0] (adder)                              0.000     6.479
$mul~1100-add1-28[1].cout[0] (adder)                             0.026     6.505
$mul~1100-add1-29[1].cin[0] (adder)                              0.000     6.505
$mul~1100-add1-29[1].cout[0] (adder)                             0.026     6.530
$mul~1100-add1-30[1].cin[0] (adder)                              0.000     6.530
$mul~1100-add1-30[1].cout[0] (adder)                             0.026     6.556
$mul~1100-add1-31[1].cin[0] (adder)                              0.000     6.556
$mul~1100-add1-31[1].sumout[0] (adder)                           0.035     6.591
n25580.in[1] (.names)                                            0.660     7.252
n25580.out[0] (.names)                                           0.153     7.405
$dffe~1099^Q~57.D[0] (.latch)                                    0.019     7.424
data arrival time                                                          7.424

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~57.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.424
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.400


#Path 16
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~49.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].cout[0] (adder)                               0.026     4.851
$mul~370-add0-7[1].cin[0] (adder)                                0.000     4.851
$mul~370-add0-7[1].cout[0] (adder)                               0.026     4.877
$mul~370-add0-8[1].cin[0] (adder)                                0.000     4.877
$mul~370-add0-8[1].cout[0] (adder)                               0.026     4.902
$mul~370-add0-9[1].cin[0] (adder)                                0.000     4.902
$mul~370-add0-9[1].cout[0] (adder)                               0.026     4.928
$mul~370-add0-10[1].cin[0] (adder)                               0.000     4.928
$mul~370-add0-10[1].cout[0] (adder)                              0.026     4.953
$mul~370-add0-11[1].cin[0] (adder)                               0.000     4.953
$mul~370-add0-11[1].cout[0] (adder)                              0.026     4.979
$mul~370-add0-12[1].cin[0] (adder)                               0.000     4.979
$mul~370-add0-12[1].cout[0] (adder)                              0.026     5.004
$mul~370-add0-13[1].cin[0] (adder)                               0.000     5.004
$mul~370-add0-13[1].cout[0] (adder)                              0.026     5.030
$mul~370-add0-14[1].cin[0] (adder)                               0.000     5.030
$mul~370-add0-14[1].cout[0] (adder)                              0.026     5.056
$mul~370-add0-15[1].cin[0] (adder)                               0.000     5.056
$mul~370-add0-15[1].cout[0] (adder)                              0.026     5.081
$mul~370-add0-16[1].cin[0] (adder)                               0.000     5.081
$mul~370-add0-16[1].cout[0] (adder)                              0.026     5.107
$mul~370-add0-17[1].cin[0] (adder)                               0.000     5.107
$mul~370-add0-17[1].cout[0] (adder)                              0.026     5.132
$mul~370-add0-18[1].cin[0] (adder)                               0.000     5.132
$mul~370-add0-18[1].cout[0] (adder)                              0.026     5.158
$mul~370-add0-19[1].cin[0] (adder)                               0.000     5.158
$mul~370-add0-19[1].cout[0] (adder)                              0.026     5.183
$mul~370-add0-20[1].cin[0] (adder)                               0.018     5.202
$mul~370-add0-20[1].cout[0] (adder)                              0.026     5.227
$mul~370-add0-21[1].cin[0] (adder)                               0.000     5.227
$mul~370-add0-21[1].cout[0] (adder)                              0.026     5.253
$mul~370-add0-22[1].cin[0] (adder)                               0.000     5.253
$mul~370-add0-22[1].cout[0] (adder)                              0.026     5.279
$mul~370-add0-23[1].cin[0] (adder)                               0.000     5.279
$mul~370-add0-23[1].sumout[0] (adder)                            0.035     5.314
$mul~370-add1-23[1].a[0] (adder)                                 1.000     6.314
$mul~370-add1-23[1].sumout[0] (adder)                            0.069     6.383
n14897.in[1] (.names)                                            0.868     7.251
n14897.out[0] (.names)                                           0.153     7.404
$dffe~369^Q~49.D[0] (.latch)                                     0.019     7.423
data arrival time                                                          7.423

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~49.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.400


#Path 17
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~57.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].cout[0] (adder)                               0.026     4.851
$mul~370-add0-7[1].cin[0] (adder)                                0.000     4.851
$mul~370-add0-7[1].cout[0] (adder)                               0.026     4.877
$mul~370-add0-8[1].cin[0] (adder)                                0.000     4.877
$mul~370-add0-8[1].cout[0] (adder)                               0.026     4.902
$mul~370-add0-9[1].cin[0] (adder)                                0.000     4.902
$mul~370-add0-9[1].cout[0] (adder)                               0.026     4.928
$mul~370-add0-10[1].cin[0] (adder)                               0.000     4.928
$mul~370-add0-10[1].cout[0] (adder)                              0.026     4.953
$mul~370-add0-11[1].cin[0] (adder)                               0.000     4.953
$mul~370-add0-11[1].cout[0] (adder)                              0.026     4.979
$mul~370-add0-12[1].cin[0] (adder)                               0.000     4.979
$mul~370-add0-12[1].cout[0] (adder)                              0.026     5.004
$mul~370-add0-13[1].cin[0] (adder)                               0.000     5.004
$mul~370-add0-13[1].cout[0] (adder)                              0.026     5.030
$mul~370-add0-14[1].cin[0] (adder)                               0.000     5.030
$mul~370-add0-14[1].cout[0] (adder)                              0.026     5.056
$mul~370-add0-15[1].cin[0] (adder)                               0.000     5.056
$mul~370-add0-15[1].cout[0] (adder)                              0.026     5.081
$mul~370-add0-16[1].cin[0] (adder)                               0.000     5.081
$mul~370-add0-16[1].cout[0] (adder)                              0.026     5.107
$mul~370-add0-17[1].cin[0] (adder)                               0.000     5.107
$mul~370-add0-17[1].cout[0] (adder)                              0.026     5.132
$mul~370-add0-18[1].cin[0] (adder)                               0.000     5.132
$mul~370-add0-18[1].cout[0] (adder)                              0.026     5.158
$mul~370-add0-19[1].cin[0] (adder)                               0.000     5.158
$mul~370-add0-19[1].cout[0] (adder)                              0.026     5.183
$mul~370-add0-20[1].cin[0] (adder)                               0.018     5.202
$mul~370-add0-20[1].cout[0] (adder)                              0.026     5.227
$mul~370-add0-21[1].cin[0] (adder)                               0.000     5.227
$mul~370-add0-21[1].cout[0] (adder)                              0.026     5.253
$mul~370-add0-22[1].cin[0] (adder)                               0.000     5.253
$mul~370-add0-22[1].cout[0] (adder)                              0.026     5.279
$mul~370-add0-23[1].cin[0] (adder)                               0.000     5.279
$mul~370-add0-23[1].cout[0] (adder)                              0.026     5.304
$mul~370-add0-24[1].cin[0] (adder)                               0.000     5.304
$mul~370-add0-24[1].cout[0] (adder)                              0.026     5.330
$mul~370-add0-25[1].cin[0] (adder)                               0.000     5.330
$mul~370-add0-25[1].cout[0] (adder)                              0.026     5.355
$mul~370-add0-26[1].cin[0] (adder)                               0.000     5.355
$mul~370-add0-26[1].cout[0] (adder)                              0.026     5.381
$mul~370-add0-27[1].cin[0] (adder)                               0.000     5.381
$mul~370-add0-27[1].cout[0] (adder)                              0.026     5.406
$mul~370-add0-28[1].cin[0] (adder)                               0.000     5.406
$mul~370-add0-28[1].cout[0] (adder)                              0.026     5.432
$mul~370-add0-29[1].cin[0] (adder)                               0.000     5.432
$mul~370-add0-29[1].cout[0] (adder)                              0.026     5.457
$mul~370-add0-30[1].cin[0] (adder)                               0.000     5.457
$mul~370-add0-30[1].cout[0] (adder)                              0.026     5.483
$mul~370-add0-31[1].cin[0] (adder)                               0.000     5.483
$mul~370-add0-31[1].sumout[0] (adder)                            0.035     5.519
$mul~370-add1-31[1].a[0] (adder)                                 1.000     6.518
$mul~370-add1-31[1].sumout[0] (adder)                            0.069     6.587
n14937.in[1] (.names)                                            0.660     7.248
n14937.out[0] (.names)                                           0.153     7.401
$dffe~369^Q~57.D[0] (.latch)                                     0.019     7.420
data arrival time                                                          7.420

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~57.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.420
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.396


#Path 18
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].cout[0] (adder)                              0.026     6.441
$mul~735-add1-23[1].cin[0] (adder)                               0.000     6.441
$mul~735-add1-23[1].cout[0] (adder)                              0.026     6.466
$mul~735-add1-24[1].cin[0] (adder)                               0.000     6.466
$mul~735-add1-24[1].cout[0] (adder)                              0.026     6.492
$mul~735-add1-25[1].cin[0] (adder)                               0.000     6.492
$mul~735-add1-25[1].cout[0] (adder)                              0.026     6.517
$mul~735-add1-26[1].cin[0] (adder)                               0.000     6.517
$mul~735-add1-26[1].cout[0] (adder)                              0.026     6.543
$mul~735-add1-27[1].cin[0] (adder)                               0.000     6.543
$mul~735-add1-27[1].cout[0] (adder)                              0.026     6.568
$mul~735-add1-28[1].cin[0] (adder)                               0.000     6.568
$mul~735-add1-28[1].cout[0] (adder)                              0.026     6.594
$mul~735-add1-29[1].cin[0] (adder)                               0.000     6.594
$mul~735-add1-29[1].cout[0] (adder)                              0.026     6.620
$mul~735-add1-30[1].cin[0] (adder)                               0.000     6.620
$mul~735-add1-30[1].cout[0] (adder)                              0.026     6.645
$mul~735-add1-31[1].cin[0] (adder)                               0.000     6.645
$mul~735-add1-31[1].cout[0] (adder)                              0.026     6.671
$mul~735-add1-32[1].cin[0] (adder)                               0.000     6.671
$mul~735-add1-32[1].cout[0] (adder)                              0.026     6.696
$mul~735-add1-33[1].cin[0] (adder)                               0.000     6.696
$mul~735-add1-33[1].cout[0] (adder)                              0.026     6.722
$mul~735-add1-34[1].cin[0] (adder)                               0.000     6.722
$mul~735-add1-34[1].cout[0] (adder)                              0.026     6.747
$mul~735-add1-35[1].cin[0] (adder)                               0.000     6.747
$mul~735-add1-35[1].sumout[0] (adder)                            0.035     6.783
n18820.in[1] (.names)                                            0.452     7.235
n18820.out[0] (.names)                                           0.153     7.389
$dffe~734^Q~61.D[0] (.latch)                                     0.019     7.408
data arrival time                                                          7.408

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~61.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.408
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.384


#Path 19
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~56.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].cout[0] (adder)                             0.026     6.351
$mul~1100-add1-23[1].cin[0] (adder)                              0.000     6.351
$mul~1100-add1-23[1].cout[0] (adder)                             0.026     6.377
$mul~1100-add1-24[1].cin[0] (adder)                              0.000     6.377
$mul~1100-add1-24[1].cout[0] (adder)                             0.026     6.402
$mul~1100-add1-25[1].cin[0] (adder)                              0.000     6.402
$mul~1100-add1-25[1].cout[0] (adder)                             0.026     6.428
$mul~1100-add1-26[1].cin[0] (adder)                              0.000     6.428
$mul~1100-add1-26[1].cout[0] (adder)                             0.026     6.454
$mul~1100-add1-27[1].cin[0] (adder)                              0.000     6.454
$mul~1100-add1-27[1].cout[0] (adder)                             0.026     6.479
$mul~1100-add1-28[1].cin[0] (adder)                              0.000     6.479
$mul~1100-add1-28[1].cout[0] (adder)                             0.026     6.505
$mul~1100-add1-29[1].cin[0] (adder)                              0.000     6.505
$mul~1100-add1-29[1].cout[0] (adder)                             0.026     6.530
$mul~1100-add1-30[1].cin[0] (adder)                              0.000     6.530
$mul~1100-add1-30[1].sumout[0] (adder)                           0.035     6.566
n25575.in[1] (.names)                                            0.660     7.226
n25575.out[0] (.names)                                           0.153     7.379
$dffe~1099^Q~56.D[0] (.latch)                                    0.019     7.398
data arrival time                                                          7.398

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~56.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.375


#Path 20
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~45.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].sumout[0] (adder)                            0.035     6.355
n18740.in[1] (.names)                                            0.868     7.224
n18740.out[0] (.names)                                           0.153     7.377
$dffe~734^Q~45.D[0] (.latch)                                     0.019     7.396
data arrival time                                                          7.396

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~45.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.372


#Path 21
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~48.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].cout[0] (adder)                              0.026     6.287
$mul~370-add1-21[1].cin[0] (adder)                               0.000     6.287
$mul~370-add1-21[1].cout[0] (adder)                              0.026     6.312
$mul~370-add1-22[1].cin[0] (adder)                               0.000     6.312
$mul~370-add1-22[1].sumout[0] (adder)                            0.035     6.348
n14892.in[1] (.names)                                            0.868     7.216
n14892.out[0] (.names)                                           0.153     7.369
$dffe~369^Q~48.D[0] (.latch)                                     0.019     7.388
data arrival time                                                          7.388

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~48.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.388
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.365


#Path 22
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~56.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].cout[0] (adder)                              0.026     6.287
$mul~370-add1-21[1].cin[0] (adder)                               0.000     6.287
$mul~370-add1-21[1].cout[0] (adder)                              0.026     6.312
$mul~370-add1-22[1].cin[0] (adder)                               0.000     6.312
$mul~370-add1-22[1].cout[0] (adder)                              0.026     6.338
$mul~370-add1-23[1].cin[0] (adder)                               0.000     6.338
$mul~370-add1-23[1].cout[0] (adder)                              0.026     6.363
$mul~370-add1-24[1].cin[0] (adder)                               0.000     6.363
$mul~370-add1-24[1].cout[0] (adder)                              0.026     6.389
$mul~370-add1-25[1].cin[0] (adder)                               0.000     6.389
$mul~370-add1-25[1].cout[0] (adder)                              0.026     6.414
$mul~370-add1-26[1].cin[0] (adder)                               0.000     6.414
$mul~370-add1-26[1].cout[0] (adder)                              0.026     6.440
$mul~370-add1-27[1].cin[0] (adder)                               0.000     6.440
$mul~370-add1-27[1].cout[0] (adder)                              0.026     6.466
$mul~370-add1-28[1].cin[0] (adder)                               0.000     6.466
$mul~370-add1-28[1].cout[0] (adder)                              0.026     6.491
$mul~370-add1-29[1].cin[0] (adder)                               0.000     6.491
$mul~370-add1-29[1].cout[0] (adder)                              0.026     6.517
$mul~370-add1-30[1].cin[0] (adder)                               0.000     6.517
$mul~370-add1-30[1].sumout[0] (adder)                            0.035     6.552
n14932.in[1] (.names)                                            0.660     7.213
n14932.out[0] (.names)                                           0.153     7.366
$dffe~369^Q~56.D[0] (.latch)                                     0.019     7.385
data arrival time                                                          7.385

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~56.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.385
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.361


#Path 23
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].cout[0] (adder)                              0.026     6.441
$mul~735-add1-23[1].cin[0] (adder)                               0.000     6.441
$mul~735-add1-23[1].cout[0] (adder)                              0.026     6.466
$mul~735-add1-24[1].cin[0] (adder)                               0.000     6.466
$mul~735-add1-24[1].cout[0] (adder)                              0.026     6.492
$mul~735-add1-25[1].cin[0] (adder)                               0.000     6.492
$mul~735-add1-25[1].cout[0] (adder)                              0.026     6.517
$mul~735-add1-26[1].cin[0] (adder)                               0.000     6.517
$mul~735-add1-26[1].cout[0] (adder)                              0.026     6.543
$mul~735-add1-27[1].cin[0] (adder)                               0.000     6.543
$mul~735-add1-27[1].cout[0] (adder)                              0.026     6.568
$mul~735-add1-28[1].cin[0] (adder)                               0.000     6.568
$mul~735-add1-28[1].cout[0] (adder)                              0.026     6.594
$mul~735-add1-29[1].cin[0] (adder)                               0.000     6.594
$mul~735-add1-29[1].cout[0] (adder)                              0.026     6.620
$mul~735-add1-30[1].cin[0] (adder)                               0.000     6.620
$mul~735-add1-30[1].cout[0] (adder)                              0.026     6.645
$mul~735-add1-31[1].cin[0] (adder)                               0.000     6.645
$mul~735-add1-31[1].cout[0] (adder)                              0.026     6.671
$mul~735-add1-32[1].cin[0] (adder)                               0.000     6.671
$mul~735-add1-32[1].cout[0] (adder)                              0.026     6.696
$mul~735-add1-33[1].cin[0] (adder)                               0.000     6.696
$mul~735-add1-33[1].cout[0] (adder)                              0.026     6.722
$mul~735-add1-34[1].cin[0] (adder)                               0.000     6.722
$mul~735-add1-34[1].sumout[0] (adder)                            0.035     6.757
n18815.in[1] (.names)                                            0.452     7.210
n18815.out[0] (.names)                                           0.153     7.363
$dffe~734^Q~60.D[0] (.latch)                                     0.019     7.382
data arrival time                                                          7.382

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~60.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.382
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.358


#Path 24
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~55.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].cout[0] (adder)                             0.026     6.351
$mul~1100-add1-23[1].cin[0] (adder)                              0.000     6.351
$mul~1100-add1-23[1].cout[0] (adder)                             0.026     6.377
$mul~1100-add1-24[1].cin[0] (adder)                              0.000     6.377
$mul~1100-add1-24[1].cout[0] (adder)                             0.026     6.402
$mul~1100-add1-25[1].cin[0] (adder)                              0.000     6.402
$mul~1100-add1-25[1].cout[0] (adder)                             0.026     6.428
$mul~1100-add1-26[1].cin[0] (adder)                              0.000     6.428
$mul~1100-add1-26[1].cout[0] (adder)                             0.026     6.454
$mul~1100-add1-27[1].cin[0] (adder)                              0.000     6.454
$mul~1100-add1-27[1].cout[0] (adder)                             0.026     6.479
$mul~1100-add1-28[1].cin[0] (adder)                              0.000     6.479
$mul~1100-add1-28[1].cout[0] (adder)                             0.026     6.505
$mul~1100-add1-29[1].cin[0] (adder)                              0.000     6.505
$mul~1100-add1-29[1].sumout[0] (adder)                           0.035     6.540
n25570.in[1] (.names)                                            0.660     7.201
n25570.out[0] (.names)                                           0.153     7.354
$dffe~1099^Q~55.D[0] (.latch)                                    0.019     7.373
data arrival time                                                          7.373

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~55.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.373
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.349


#Path 25
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~44.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].sumout[0] (adder)                            0.035     6.330
n18735.in[1] (.names)                                            0.868     7.198
n18735.out[0] (.names)                                           0.153     7.351
$dffe~734^Q~44.D[0] (.latch)                                     0.019     7.370
data arrival time                                                          7.370

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~44.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.370
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.347


#Path 26
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~51.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].cout[0] (adder)                              0.026     6.441
$mul~735-add1-23[1].cin[0] (adder)                               0.000     6.441
$mul~735-add1-23[1].cout[0] (adder)                              0.026     6.466
$mul~735-add1-24[1].cin[0] (adder)                               0.000     6.466
$mul~735-add1-24[1].cout[0] (adder)                              0.026     6.492
$mul~735-add1-25[1].cin[0] (adder)                               0.000     6.492
$mul~735-add1-25[1].sumout[0] (adder)                            0.035     6.527
n18770.in[1] (.names)                                            0.660     7.188
n18770.out[0] (.names)                                           0.153     7.341
$dffe~734^Q~51.D[0] (.latch)                                     0.019     7.360
data arrival time                                                          7.360

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~51.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.360
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.336


#Path 27
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~54.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].cout[0] (adder)                             0.026     6.351
$mul~1100-add1-23[1].cin[0] (adder)                              0.000     6.351
$mul~1100-add1-23[1].cout[0] (adder)                             0.026     6.377
$mul~1100-add1-24[1].cin[0] (adder)                              0.000     6.377
$mul~1100-add1-24[1].cout[0] (adder)                             0.026     6.402
$mul~1100-add1-25[1].cin[0] (adder)                              0.000     6.402
$mul~1100-add1-25[1].cout[0] (adder)                             0.026     6.428
$mul~1100-add1-26[1].cin[0] (adder)                              0.000     6.428
$mul~1100-add1-26[1].cout[0] (adder)                             0.026     6.454
$mul~1100-add1-27[1].cin[0] (adder)                              0.000     6.454
$mul~1100-add1-27[1].cout[0] (adder)                             0.026     6.479
$mul~1100-add1-28[1].cin[0] (adder)                              0.000     6.479
$mul~1100-add1-28[1].sumout[0] (adder)                           0.035     6.515
n25565.in[1] (.names)                                            0.660     7.175
n25565.out[0] (.names)                                           0.153     7.328
$dffe~1099^Q~54.D[0] (.latch)                                    0.019     7.347
data arrival time                                                          7.347

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~54.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.347
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.324


#Path 28
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~43.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].sumout[0] (adder)                            0.035     6.304
n18730.in[1] (.names)                                            0.868     7.173
n18730.out[0] (.names)                                           0.153     7.326
$dffe~734^Q~43.D[0] (.latch)                                     0.019     7.345
data arrival time                                                          7.345

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~43.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.345
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.321


#Path 29
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~50.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].cout[0] (adder)                              0.026     6.441
$mul~735-add1-23[1].cin[0] (adder)                               0.000     6.441
$mul~735-add1-23[1].cout[0] (adder)                              0.026     6.466
$mul~735-add1-24[1].cin[0] (adder)                               0.000     6.466
$mul~735-add1-24[1].sumout[0] (adder)                            0.035     6.502
n18765.in[1] (.names)                                            0.660     7.162
n18765.out[0] (.names)                                           0.153     7.315
$dffe~734^Q~50.D[0] (.latch)                                     0.019     7.334
data arrival time                                                          7.334

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~50.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.334
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.311


#Path 30
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~53.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].cout[0] (adder)                             0.026     6.351
$mul~1100-add1-23[1].cin[0] (adder)                              0.000     6.351
$mul~1100-add1-23[1].cout[0] (adder)                             0.026     6.377
$mul~1100-add1-24[1].cin[0] (adder)                              0.000     6.377
$mul~1100-add1-24[1].cout[0] (adder)                             0.026     6.402
$mul~1100-add1-25[1].cin[0] (adder)                              0.000     6.402
$mul~1100-add1-25[1].cout[0] (adder)                             0.026     6.428
$mul~1100-add1-26[1].cin[0] (adder)                              0.000     6.428
$mul~1100-add1-26[1].cout[0] (adder)                             0.026     6.454
$mul~1100-add1-27[1].cin[0] (adder)                              0.000     6.454
$mul~1100-add1-27[1].sumout[0] (adder)                           0.035     6.489
n25560.in[1] (.names)                                            0.660     7.149
n25560.out[0] (.names)                                           0.153     7.303
$dffe~1099^Q~53.D[0] (.latch)                                    0.019     7.322
data arrival time                                                          7.322

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~53.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.322
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.298


#Path 31
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~42.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].sumout[0] (adder)                            0.035     6.279
n18725.in[1] (.names)                                            0.868     7.147
n18725.out[0] (.names)                                           0.153     7.300
$dffe~734^Q~42.D[0] (.latch)                                     0.019     7.319
data arrival time                                                          7.319

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~42.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.319
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.296


#Path 32
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~49.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].cout[0] (adder)                              0.026     6.441
$mul~735-add1-23[1].cin[0] (adder)                               0.000     6.441
$mul~735-add1-23[1].sumout[0] (adder)                            0.035     6.476
n18760.in[1] (.names)                                            0.660     7.136
n18760.out[0] (.names)                                           0.153     7.290
$dffe~734^Q~49.D[0] (.latch)                                     0.019     7.309
data arrival time                                                          7.309

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~49.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.309
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.285


#Path 33
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~53.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].cout[0] (adder)                              0.026     6.287
$mul~370-add1-21[1].cin[0] (adder)                               0.000     6.287
$mul~370-add1-21[1].cout[0] (adder)                              0.026     6.312
$mul~370-add1-22[1].cin[0] (adder)                               0.000     6.312
$mul~370-add1-22[1].cout[0] (adder)                              0.026     6.338
$mul~370-add1-23[1].cin[0] (adder)                               0.000     6.338
$mul~370-add1-23[1].cout[0] (adder)                              0.026     6.363
$mul~370-add1-24[1].cin[0] (adder)                               0.000     6.363
$mul~370-add1-24[1].cout[0] (adder)                              0.026     6.389
$mul~370-add1-25[1].cin[0] (adder)                               0.000     6.389
$mul~370-add1-25[1].cout[0] (adder)                              0.026     6.414
$mul~370-add1-26[1].cin[0] (adder)                               0.000     6.414
$mul~370-add1-26[1].cout[0] (adder)                              0.026     6.440
$mul~370-add1-27[1].cin[0] (adder)                               0.000     6.440
$mul~370-add1-27[1].sumout[0] (adder)                            0.035     6.475
n14917.in[1] (.names)                                            0.660     7.136
n14917.out[0] (.names)                                           0.153     7.289
$dffe~369^Q~53.D[0] (.latch)                                     0.019     7.308
data arrival time                                                          7.308

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~53.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.308
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.285


#Path 34
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~57.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].cout[0] (adder)                              0.026     6.441
$mul~735-add1-23[1].cin[0] (adder)                               0.000     6.441
$mul~735-add1-23[1].cout[0] (adder)                              0.026     6.466
$mul~735-add1-24[1].cin[0] (adder)                               0.000     6.466
$mul~735-add1-24[1].cout[0] (adder)                              0.026     6.492
$mul~735-add1-25[1].cin[0] (adder)                               0.000     6.492
$mul~735-add1-25[1].cout[0] (adder)                              0.026     6.517
$mul~735-add1-26[1].cin[0] (adder)                               0.000     6.517
$mul~735-add1-26[1].cout[0] (adder)                              0.026     6.543
$mul~735-add1-27[1].cin[0] (adder)                               0.000     6.543
$mul~735-add1-27[1].cout[0] (adder)                              0.026     6.568
$mul~735-add1-28[1].cin[0] (adder)                               0.000     6.568
$mul~735-add1-28[1].cout[0] (adder)                              0.026     6.594
$mul~735-add1-29[1].cin[0] (adder)                               0.000     6.594
$mul~735-add1-29[1].cout[0] (adder)                              0.026     6.620
$mul~735-add1-30[1].cin[0] (adder)                               0.000     6.620
$mul~735-add1-30[1].cout[0] (adder)                              0.026     6.645
$mul~735-add1-31[1].cin[0] (adder)                               0.000     6.645
$mul~735-add1-31[1].sumout[0] (adder)                            0.035     6.681
n18800.in[1] (.names)                                            0.452     7.133
n18800.out[0] (.names)                                           0.153     7.286
$dffe~734^Q~57.D[0] (.latch)                                     0.019     7.305
data arrival time                                                          7.305

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~57.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.305
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.282


#Path 35
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~52.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].cout[0] (adder)                             0.026     6.351
$mul~1100-add1-23[1].cin[0] (adder)                              0.000     6.351
$mul~1100-add1-23[1].cout[0] (adder)                             0.026     6.377
$mul~1100-add1-24[1].cin[0] (adder)                              0.000     6.377
$mul~1100-add1-24[1].cout[0] (adder)                             0.026     6.402
$mul~1100-add1-25[1].cin[0] (adder)                              0.000     6.402
$mul~1100-add1-25[1].cout[0] (adder)                             0.026     6.428
$mul~1100-add1-26[1].cin[0] (adder)                              0.000     6.428
$mul~1100-add1-26[1].sumout[0] (adder)                           0.035     6.464
n25555.in[1] (.names)                                            0.660     7.124
n25555.out[0] (.names)                                           0.153     7.277
$dffe~1099^Q~52.D[0] (.latch)                                    0.019     7.296
data arrival time                                                          7.296

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~52.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.296
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.273


#Path 36
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~48.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].sumout[0] (adder)                            0.035     6.451
n18755.in[1] (.names)                                            0.660     7.111
n18755.out[0] (.names)                                           0.153     7.264
$dffe~734^Q~48.D[0] (.latch)                                     0.019     7.283
data arrival time                                                          7.283

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~48.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.283
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.260


#Path 37
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~52.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].cout[0] (adder)                              0.026     6.287
$mul~370-add1-21[1].cin[0] (adder)                               0.000     6.287
$mul~370-add1-21[1].cout[0] (adder)                              0.026     6.312
$mul~370-add1-22[1].cin[0] (adder)                               0.000     6.312
$mul~370-add1-22[1].cout[0] (adder)                              0.026     6.338
$mul~370-add1-23[1].cin[0] (adder)                               0.000     6.338
$mul~370-add1-23[1].cout[0] (adder)                              0.026     6.363
$mul~370-add1-24[1].cin[0] (adder)                               0.000     6.363
$mul~370-add1-24[1].cout[0] (adder)                              0.026     6.389
$mul~370-add1-25[1].cin[0] (adder)                               0.000     6.389
$mul~370-add1-25[1].cout[0] (adder)                              0.026     6.414
$mul~370-add1-26[1].cin[0] (adder)                               0.000     6.414
$mul~370-add1-26[1].sumout[0] (adder)                            0.035     6.450
n14912.in[1] (.names)                                            0.660     7.110
n14912.out[0] (.names)                                           0.153     7.264
$dffe~369^Q~52.D[0] (.latch)                                     0.019     7.282
data arrival time                                                          7.282

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~52.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.282
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.259


#Path 38
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~56.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].cout[0] (adder)                              0.026     6.441
$mul~735-add1-23[1].cin[0] (adder)                               0.000     6.441
$mul~735-add1-23[1].cout[0] (adder)                              0.026     6.466
$mul~735-add1-24[1].cin[0] (adder)                               0.000     6.466
$mul~735-add1-24[1].cout[0] (adder)                              0.026     6.492
$mul~735-add1-25[1].cin[0] (adder)                               0.000     6.492
$mul~735-add1-25[1].cout[0] (adder)                              0.026     6.517
$mul~735-add1-26[1].cin[0] (adder)                               0.000     6.517
$mul~735-add1-26[1].cout[0] (adder)                              0.026     6.543
$mul~735-add1-27[1].cin[0] (adder)                               0.000     6.543
$mul~735-add1-27[1].cout[0] (adder)                              0.026     6.568
$mul~735-add1-28[1].cin[0] (adder)                               0.000     6.568
$mul~735-add1-28[1].cout[0] (adder)                              0.026     6.594
$mul~735-add1-29[1].cin[0] (adder)                               0.000     6.594
$mul~735-add1-29[1].cout[0] (adder)                              0.026     6.620
$mul~735-add1-30[1].cin[0] (adder)                               0.000     6.620
$mul~735-add1-30[1].sumout[0] (adder)                            0.035     6.655
n18795.in[1] (.names)                                            0.452     7.108
n18795.out[0] (.names)                                           0.153     7.261
$dffe~734^Q~56.D[0] (.latch)                                     0.019     7.280
data arrival time                                                          7.280

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~56.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.280
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.256


#Path 39
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].cout[0] (adder)                              0.026     6.287
$mul~370-add1-21[1].cin[0] (adder)                               0.000     6.287
$mul~370-add1-21[1].cout[0] (adder)                              0.026     6.312
$mul~370-add1-22[1].cin[0] (adder)                               0.000     6.312
$mul~370-add1-22[1].cout[0] (adder)                              0.026     6.338
$mul~370-add1-23[1].cin[0] (adder)                               0.000     6.338
$mul~370-add1-23[1].cout[0] (adder)                              0.026     6.363
$mul~370-add1-24[1].cin[0] (adder)                               0.000     6.363
$mul~370-add1-24[1].cout[0] (adder)                              0.026     6.389
$mul~370-add1-25[1].cin[0] (adder)                               0.000     6.389
$mul~370-add1-25[1].cout[0] (adder)                              0.026     6.414
$mul~370-add1-26[1].cin[0] (adder)                               0.000     6.414
$mul~370-add1-26[1].cout[0] (adder)                              0.026     6.440
$mul~370-add1-27[1].cin[0] (adder)                               0.000     6.440
$mul~370-add1-27[1].cout[0] (adder)                              0.026     6.466
$mul~370-add1-28[1].cin[0] (adder)                               0.000     6.466
$mul~370-add1-28[1].cout[0] (adder)                              0.026     6.491
$mul~370-add1-29[1].cin[0] (adder)                               0.000     6.491
$mul~370-add1-29[1].cout[0] (adder)                              0.026     6.517
$mul~370-add1-30[1].cin[0] (adder)                               0.000     6.517
$mul~370-add1-30[1].cout[0] (adder)                              0.026     6.542
$mul~370-add1-31[1].cin[0] (adder)                               0.000     6.542
$mul~370-add1-31[1].cout[0] (adder)                              0.026     6.568
$mul~370-add1-32[1].cin[0] (adder)                               0.000     6.568
$mul~370-add1-32[1].cout[0] (adder)                              0.026     6.593
$mul~370-add1-33[1].cin[0] (adder)                               0.000     6.593
$mul~370-add1-33[1].sumout[0] (adder)                            0.035     6.629
n14947.in[1] (.names)                                            0.452     7.081
n14947.out[0] (.names)                                           0.153     7.235
$dffe~369^Q~59.D[0] (.latch)                                     0.019     7.254
data arrival time                                                          7.254

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~59.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.230


#Path 40
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].cout[0] (adder)                              0.026     6.287
$mul~370-add1-21[1].cin[0] (adder)                               0.000     6.287
$mul~370-add1-21[1].cout[0] (adder)                              0.026     6.312
$mul~370-add1-22[1].cin[0] (adder)                               0.000     6.312
$mul~370-add1-22[1].cout[0] (adder)                              0.026     6.338
$mul~370-add1-23[1].cin[0] (adder)                               0.000     6.338
$mul~370-add1-23[1].cout[0] (adder)                              0.026     6.363
$mul~370-add1-24[1].cin[0] (adder)                               0.000     6.363
$mul~370-add1-24[1].cout[0] (adder)                              0.026     6.389
$mul~370-add1-25[1].cin[0] (adder)                               0.000     6.389
$mul~370-add1-25[1].cout[0] (adder)                              0.026     6.414
$mul~370-add1-26[1].cin[0] (adder)                               0.000     6.414
$mul~370-add1-26[1].cout[0] (adder)                              0.026     6.440
$mul~370-add1-27[1].cin[0] (adder)                               0.000     6.440
$mul~370-add1-27[1].cout[0] (adder)                              0.026     6.466
$mul~370-add1-28[1].cin[0] (adder)                               0.000     6.466
$mul~370-add1-28[1].cout[0] (adder)                              0.026     6.491
$mul~370-add1-29[1].cin[0] (adder)                               0.000     6.491
$mul~370-add1-29[1].cout[0] (adder)                              0.026     6.517
$mul~370-add1-30[1].cin[0] (adder)                               0.000     6.517
$mul~370-add1-30[1].cout[0] (adder)                              0.026     6.542
$mul~370-add1-31[1].cin[0] (adder)                               0.000     6.542
$mul~370-add1-31[1].cout[0] (adder)                              0.026     6.568
$mul~370-add1-32[1].cin[0] (adder)                               0.000     6.568
$mul~370-add1-32[1].sumout[0] (adder)                            0.035     6.603
n14942.in[1] (.names)                                            0.452     7.056
n14942.out[0] (.names)                                           0.153     7.209
$dffe~369^Q~58.D[0] (.latch)                                     0.019     7.228
data arrival time                                                          7.228

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~58.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.228
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.204


#Path 41
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].cout[0] (adder)                             0.026     5.984
$mul~1469-add1-20[1].cin[0] (adder)                              0.018     6.003
$mul~1469-add1-20[1].cout[0] (adder)                             0.026     6.028
$mul~1469-add1-21[1].cin[0] (adder)                              0.000     6.028
$mul~1469-add1-21[1].cout[0] (adder)                             0.026     6.054
$mul~1469-add1-22[1].cin[0] (adder)                              0.000     6.054
$mul~1469-add1-22[1].cout[0] (adder)                             0.026     6.079
$mul~1469-add1-23[1].cin[0] (adder)                              0.000     6.079
$mul~1469-add1-23[1].cout[0] (adder)                             0.026     6.105
$mul~1469-add1-24[1].cin[0] (adder)                              0.000     6.105
$mul~1469-add1-24[1].cout[0] (adder)                             0.026     6.131
$mul~1469-add1-25[1].cin[0] (adder)                              0.000     6.131
$mul~1469-add1-25[1].cout[0] (adder)                             0.026     6.156
$mul~1469-add1-26[1].cin[0] (adder)                              0.000     6.156
$mul~1469-add1-26[1].cout[0] (adder)                             0.026     6.182
$mul~1469-add1-27[1].cin[0] (adder)                              0.000     6.182
$mul~1469-add1-27[1].cout[0] (adder)                             0.026     6.207
$mul~1469-add1-28[1].cin[0] (adder)                              0.000     6.207
$mul~1469-add1-28[1].cout[0] (adder)                             0.026     6.233
$mul~1469-add1-29[1].cin[0] (adder)                              0.000     6.233
$mul~1469-add1-29[1].cout[0] (adder)                             0.026     6.258
$mul~1469-add1-30[1].cin[0] (adder)                              0.000     6.258
$mul~1469-add1-30[1].cout[0] (adder)                             0.026     6.284
$mul~1469-add1-31[1].cin[0] (adder)                              0.000     6.284
$mul~1469-add1-31[1].cout[0] (adder)                             0.026     6.309
$mul~1469-add1-32[1].cin[0] (adder)                              0.000     6.309
$mul~1469-add1-32[1].cout[0] (adder)                             0.026     6.335
$mul~1469-add1-33[1].cin[0] (adder)                              0.000     6.335
$mul~1469-add1-33[1].sumout[0] (adder)                           0.035     6.370
n33035.in[1] (.names)                                            0.660     7.031
n33035.out[0] (.names)                                           0.153     7.184
$dffe~1468^Q~59.D[0] (.latch)                                    0.019     7.203
data arrival time                                                          7.203

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~59.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.203
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.180


#Path 42
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~53.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].cout[0] (adder)                              0.026     6.441
$mul~735-add1-23[1].cin[0] (adder)                               0.000     6.441
$mul~735-add1-23[1].cout[0] (adder)                              0.026     6.466
$mul~735-add1-24[1].cin[0] (adder)                               0.000     6.466
$mul~735-add1-24[1].cout[0] (adder)                              0.026     6.492
$mul~735-add1-25[1].cin[0] (adder)                               0.000     6.492
$mul~735-add1-25[1].cout[0] (adder)                              0.026     6.517
$mul~735-add1-26[1].cin[0] (adder)                               0.000     6.517
$mul~735-add1-26[1].cout[0] (adder)                              0.026     6.543
$mul~735-add1-27[1].cin[0] (adder)                               0.000     6.543
$mul~735-add1-27[1].sumout[0] (adder)                            0.035     6.578
n18780.in[1] (.names)                                            0.452     7.031
n18780.out[0] (.names)                                           0.153     7.184
$dffe~734^Q~53.D[0] (.latch)                                     0.019     7.203
data arrival time                                                          7.203

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~53.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.203
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.180


#Path 43
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~52.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].cout[0] (adder)                              0.026     6.441
$mul~735-add1-23[1].cin[0] (adder)                               0.000     6.441
$mul~735-add1-23[1].cout[0] (adder)                              0.026     6.466
$mul~735-add1-24[1].cin[0] (adder)                               0.000     6.466
$mul~735-add1-24[1].cout[0] (adder)                              0.026     6.492
$mul~735-add1-25[1].cin[0] (adder)                               0.000     6.492
$mul~735-add1-25[1].cout[0] (adder)                              0.026     6.517
$mul~735-add1-26[1].cin[0] (adder)                               0.000     6.517
$mul~735-add1-26[1].sumout[0] (adder)                            0.035     6.553
n18775.in[1] (.names)                                            0.452     7.005
n18775.out[0] (.names)                                           0.153     7.159
$dffe~734^Q~52.D[0] (.latch)                                     0.019     7.177
data arrival time                                                          7.177

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~52.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.177
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.154


#Path 44
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~47.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].sumout[0] (adder)                           0.035     6.336
n25530.in[1] (.names)                                            0.660     6.996
n25530.out[0] (.names)                                           0.153     7.149
$dffe~1099^Q~47.D[0] (.latch)                                    0.019     7.168
data arrival time                                                          7.168

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~47.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.168
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.145


#Path 45
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~49.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].cout[0] (adder)                             0.026     5.984
$mul~1469-add1-20[1].cin[0] (adder)                              0.018     6.003
$mul~1469-add1-20[1].cout[0] (adder)                             0.026     6.028
$mul~1469-add1-21[1].cin[0] (adder)                              0.000     6.028
$mul~1469-add1-21[1].cout[0] (adder)                             0.026     6.054
$mul~1469-add1-22[1].cin[0] (adder)                              0.000     6.054
$mul~1469-add1-22[1].cout[0] (adder)                             0.026     6.079
$mul~1469-add1-23[1].cin[0] (adder)                              0.000     6.079
$mul~1469-add1-23[1].sumout[0] (adder)                           0.035     6.115
n32985.in[1] (.names)                                            0.868     6.983
n32985.out[0] (.names)                                           0.153     7.136
$dffe~1468^Q~49.D[0] (.latch)                                    0.019     7.155
data arrival time                                                          7.155

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~49.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.155
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.132


#Path 46
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~57.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].cout[0] (adder)                             0.026     5.984
$mul~1469-add1-20[1].cin[0] (adder)                              0.018     6.003
$mul~1469-add1-20[1].cout[0] (adder)                             0.026     6.028
$mul~1469-add1-21[1].cin[0] (adder)                              0.000     6.028
$mul~1469-add1-21[1].cout[0] (adder)                             0.026     6.054
$mul~1469-add1-22[1].cin[0] (adder)                              0.000     6.054
$mul~1469-add1-22[1].cout[0] (adder)                             0.026     6.079
$mul~1469-add1-23[1].cin[0] (adder)                              0.000     6.079
$mul~1469-add1-23[1].cout[0] (adder)                             0.026     6.105
$mul~1469-add1-24[1].cin[0] (adder)                              0.000     6.105
$mul~1469-add1-24[1].cout[0] (adder)                             0.026     6.131
$mul~1469-add1-25[1].cin[0] (adder)                              0.000     6.131
$mul~1469-add1-25[1].cout[0] (adder)                             0.026     6.156
$mul~1469-add1-26[1].cin[0] (adder)                              0.000     6.156
$mul~1469-add1-26[1].cout[0] (adder)                             0.026     6.182
$mul~1469-add1-27[1].cin[0] (adder)                              0.000     6.182
$mul~1469-add1-27[1].cout[0] (adder)                             0.026     6.207
$mul~1469-add1-28[1].cin[0] (adder)                              0.000     6.207
$mul~1469-add1-28[1].cout[0] (adder)                             0.026     6.233
$mul~1469-add1-29[1].cin[0] (adder)                              0.000     6.233
$mul~1469-add1-29[1].cout[0] (adder)                             0.026     6.258
$mul~1469-add1-30[1].cin[0] (adder)                              0.000     6.258
$mul~1469-add1-30[1].cout[0] (adder)                             0.026     6.284
$mul~1469-add1-31[1].cin[0] (adder)                              0.000     6.284
$mul~1469-add1-31[1].sumout[0] (adder)                           0.035     6.319
n33025.in[1] (.names)                                            0.660     6.980
n33025.out[0] (.names)                                           0.153     7.133
$dffe~1468^Q~57.D[0] (.latch)                                    0.019     7.152
data arrival time                                                          7.152

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~57.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.152
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.128


#Path 47
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~55.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].cout[0] (adder)                              0.026     6.287
$mul~370-add1-21[1].cin[0] (adder)                               0.000     6.287
$mul~370-add1-21[1].cout[0] (adder)                              0.026     6.312
$mul~370-add1-22[1].cin[0] (adder)                               0.000     6.312
$mul~370-add1-22[1].cout[0] (adder)                              0.026     6.338
$mul~370-add1-23[1].cin[0] (adder)                               0.000     6.338
$mul~370-add1-23[1].cout[0] (adder)                              0.026     6.363
$mul~370-add1-24[1].cin[0] (adder)                               0.000     6.363
$mul~370-add1-24[1].cout[0] (adder)                              0.026     6.389
$mul~370-add1-25[1].cin[0] (adder)                               0.000     6.389
$mul~370-add1-25[1].cout[0] (adder)                              0.026     6.414
$mul~370-add1-26[1].cin[0] (adder)                               0.000     6.414
$mul~370-add1-26[1].cout[0] (adder)                              0.026     6.440
$mul~370-add1-27[1].cin[0] (adder)                               0.000     6.440
$mul~370-add1-27[1].cout[0] (adder)                              0.026     6.466
$mul~370-add1-28[1].cin[0] (adder)                               0.000     6.466
$mul~370-add1-28[1].cout[0] (adder)                              0.026     6.491
$mul~370-add1-29[1].cin[0] (adder)                               0.000     6.491
$mul~370-add1-29[1].sumout[0] (adder)                            0.035     6.527
n14927.in[1] (.names)                                            0.452     6.979
n14927.out[0] (.names)                                           0.153     7.132
$dffe~369^Q~55.D[0] (.latch)                                     0.019     7.151
data arrival time                                                          7.151

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~55.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.151
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.128


#Path 48
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~48.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].cout[0] (adder)                             0.026     5.984
$mul~1469-add1-20[1].cin[0] (adder)                              0.018     6.003
$mul~1469-add1-20[1].cout[0] (adder)                             0.026     6.028
$mul~1469-add1-21[1].cin[0] (adder)                              0.000     6.028
$mul~1469-add1-21[1].cout[0] (adder)                             0.026     6.054
$mul~1469-add1-22[1].cin[0] (adder)                              0.000     6.054
$mul~1469-add1-22[1].sumout[0] (adder)                           0.035     6.089
n32980.in[1] (.names)                                            0.868     6.958
n32980.out[0] (.names)                                           0.153     7.111
$dffe~1468^Q~48.D[0] (.latch)                                    0.019     7.130
data arrival time                                                          7.130

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~48.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.130
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.106


#Path 49
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~54.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].cout[0] (adder)                              0.026     6.287
$mul~370-add1-21[1].cin[0] (adder)                               0.000     6.287
$mul~370-add1-21[1].cout[0] (adder)                              0.026     6.312
$mul~370-add1-22[1].cin[0] (adder)                               0.000     6.312
$mul~370-add1-22[1].cout[0] (adder)                              0.026     6.338
$mul~370-add1-23[1].cin[0] (adder)                               0.000     6.338
$mul~370-add1-23[1].cout[0] (adder)                              0.026     6.363
$mul~370-add1-24[1].cin[0] (adder)                               0.000     6.363
$mul~370-add1-24[1].cout[0] (adder)                              0.026     6.389
$mul~370-add1-25[1].cin[0] (adder)                               0.000     6.389
$mul~370-add1-25[1].cout[0] (adder)                              0.026     6.414
$mul~370-add1-26[1].cin[0] (adder)                               0.000     6.414
$mul~370-add1-26[1].cout[0] (adder)                              0.026     6.440
$mul~370-add1-27[1].cin[0] (adder)                               0.000     6.440
$mul~370-add1-27[1].cout[0] (adder)                              0.026     6.466
$mul~370-add1-28[1].cin[0] (adder)                               0.000     6.466
$mul~370-add1-28[1].sumout[0] (adder)                            0.035     6.501
n14922.in[1] (.names)                                            0.452     6.953
n14922.out[0] (.names)                                           0.153     7.107
$dffe~369^Q~54.D[0] (.latch)                                     0.019     7.126
data arrival time                                                          7.126

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~54.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.126
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.102


#Path 50
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~63.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].cout[0] (adder)                              0.026     6.441
$mul~735-add1-23[1].cin[0] (adder)                               0.000     6.441
$mul~735-add1-23[1].cout[0] (adder)                              0.026     6.466
$mul~735-add1-24[1].cin[0] (adder)                               0.000     6.466
$mul~735-add1-24[1].cout[0] (adder)                              0.026     6.492
$mul~735-add1-25[1].cin[0] (adder)                               0.000     6.492
$mul~735-add1-25[1].cout[0] (adder)                              0.026     6.517
$mul~735-add1-26[1].cin[0] (adder)                               0.000     6.517
$mul~735-add1-26[1].cout[0] (adder)                              0.026     6.543
$mul~735-add1-27[1].cin[0] (adder)                               0.000     6.543
$mul~735-add1-27[1].cout[0] (adder)                              0.026     6.568
$mul~735-add1-28[1].cin[0] (adder)                               0.000     6.568
$mul~735-add1-28[1].cout[0] (adder)                              0.026     6.594
$mul~735-add1-29[1].cin[0] (adder)                               0.000     6.594
$mul~735-add1-29[1].cout[0] (adder)                              0.026     6.620
$mul~735-add1-30[1].cin[0] (adder)                               0.000     6.620
$mul~735-add1-30[1].cout[0] (adder)                              0.026     6.645
$mul~735-add1-31[1].cin[0] (adder)                               0.000     6.645
$mul~735-add1-31[1].cout[0] (adder)                              0.026     6.671
$mul~735-add1-32[1].cin[0] (adder)                               0.000     6.671
$mul~735-add1-32[1].cout[0] (adder)                              0.026     6.696
$mul~735-add1-33[1].cin[0] (adder)                               0.000     6.696
$mul~735-add1-33[1].cout[0] (adder)                              0.026     6.722
$mul~735-add1-34[1].cin[0] (adder)                               0.000     6.722
$mul~735-add1-34[1].cout[0] (adder)                              0.026     6.747
$mul~735-add1-35[1].cin[0] (adder)                               0.000     6.747
$mul~735-add1-35[1].cout[0] (adder)                              0.026     6.773
$mul~735-add1-36[1].cin[0] (adder)                               0.000     6.773
$mul~735-add1-36[1].cout[0] (adder)                              0.026     6.799
$mul~735-add1-37[1].cin[0] (adder)                               0.000     6.799
$mul~735-add1-37[1].sumout[0] (adder)                            0.035     6.834
n18830.in[1] (.names)                                            0.115     6.949
n18830.out[0] (.names)                                           0.153     7.102
$dffe~734^Q~63.D[0] (.latch)                                     0.019     7.121
data arrival time                                                          7.121

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~63.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.121
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.097


#Path 51
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~47.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].cout[0] (adder)                             0.026     5.984
$mul~1469-add1-20[1].cin[0] (adder)                              0.018     6.003
$mul~1469-add1-20[1].cout[0] (adder)                             0.026     6.028
$mul~1469-add1-21[1].cin[0] (adder)                              0.000     6.028
$mul~1469-add1-21[1].sumout[0] (adder)                           0.035     6.064
n32975.in[1] (.names)                                            0.868     6.932
n32975.out[0] (.names)                                           0.153     7.085
$dffe~1468^Q~47.D[0] (.latch)                                    0.019     7.104
data arrival time                                                          7.104

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~47.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.104
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.081


#Path 52
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~55.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].cout[0] (adder)                             0.026     5.984
$mul~1469-add1-20[1].cin[0] (adder)                              0.018     6.003
$mul~1469-add1-20[1].cout[0] (adder)                             0.026     6.028
$mul~1469-add1-21[1].cin[0] (adder)                              0.000     6.028
$mul~1469-add1-21[1].cout[0] (adder)                             0.026     6.054
$mul~1469-add1-22[1].cin[0] (adder)                              0.000     6.054
$mul~1469-add1-22[1].cout[0] (adder)                             0.026     6.079
$mul~1469-add1-23[1].cin[0] (adder)                              0.000     6.079
$mul~1469-add1-23[1].cout[0] (adder)                             0.026     6.105
$mul~1469-add1-24[1].cin[0] (adder)                              0.000     6.105
$mul~1469-add1-24[1].cout[0] (adder)                             0.026     6.131
$mul~1469-add1-25[1].cin[0] (adder)                              0.000     6.131
$mul~1469-add1-25[1].cout[0] (adder)                             0.026     6.156
$mul~1469-add1-26[1].cin[0] (adder)                              0.000     6.156
$mul~1469-add1-26[1].cout[0] (adder)                             0.026     6.182
$mul~1469-add1-27[1].cin[0] (adder)                              0.000     6.182
$mul~1469-add1-27[1].cout[0] (adder)                             0.026     6.207
$mul~1469-add1-28[1].cin[0] (adder)                              0.000     6.207
$mul~1469-add1-28[1].cout[0] (adder)                             0.026     6.233
$mul~1469-add1-29[1].cin[0] (adder)                              0.000     6.233
$mul~1469-add1-29[1].sumout[0] (adder)                           0.035     6.268
n33015.in[1] (.names)                                            0.660     6.929
n33015.out[0] (.names)                                           0.153     7.082
$dffe~1468^Q~55.D[0] (.latch)                                    0.019     7.101
data arrival time                                                          7.101

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~55.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.101
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.077


#Path 53
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~45.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].sumout[0] (adder)                           0.035     6.266
n25520.in[1] (.names)                                            0.660     6.926
n25520.out[0] (.names)                                           0.153     7.080
$dffe~1099^Q~45.D[0] (.latch)                                    0.019     7.099
data arrival time                                                          7.099

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~45.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.099
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.075


#Path 54
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~62.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].cout[0] (adder)                              0.026     6.415
$mul~735-add1-22[1].cin[0] (adder)                               0.000     6.415
$mul~735-add1-22[1].cout[0] (adder)                              0.026     6.441
$mul~735-add1-23[1].cin[0] (adder)                               0.000     6.441
$mul~735-add1-23[1].cout[0] (adder)                              0.026     6.466
$mul~735-add1-24[1].cin[0] (adder)                               0.000     6.466
$mul~735-add1-24[1].cout[0] (adder)                              0.026     6.492
$mul~735-add1-25[1].cin[0] (adder)                               0.000     6.492
$mul~735-add1-25[1].cout[0] (adder)                              0.026     6.517
$mul~735-add1-26[1].cin[0] (adder)                               0.000     6.517
$mul~735-add1-26[1].cout[0] (adder)                              0.026     6.543
$mul~735-add1-27[1].cin[0] (adder)                               0.000     6.543
$mul~735-add1-27[1].cout[0] (adder)                              0.026     6.568
$mul~735-add1-28[1].cin[0] (adder)                               0.000     6.568
$mul~735-add1-28[1].cout[0] (adder)                              0.026     6.594
$mul~735-add1-29[1].cin[0] (adder)                               0.000     6.594
$mul~735-add1-29[1].cout[0] (adder)                              0.026     6.620
$mul~735-add1-30[1].cin[0] (adder)                               0.000     6.620
$mul~735-add1-30[1].cout[0] (adder)                              0.026     6.645
$mul~735-add1-31[1].cin[0] (adder)                               0.000     6.645
$mul~735-add1-31[1].cout[0] (adder)                              0.026     6.671
$mul~735-add1-32[1].cin[0] (adder)                               0.000     6.671
$mul~735-add1-32[1].cout[0] (adder)                              0.026     6.696
$mul~735-add1-33[1].cin[0] (adder)                               0.000     6.696
$mul~735-add1-33[1].cout[0] (adder)                              0.026     6.722
$mul~735-add1-34[1].cin[0] (adder)                               0.000     6.722
$mul~735-add1-34[1].cout[0] (adder)                              0.026     6.747
$mul~735-add1-35[1].cin[0] (adder)                               0.000     6.747
$mul~735-add1-35[1].cout[0] (adder)                              0.026     6.773
$mul~735-add1-36[1].cin[0] (adder)                               0.000     6.773
$mul~735-add1-36[1].sumout[0] (adder)                            0.035     6.808
n18825.in[1] (.names)                                            0.115     6.923
n18825.out[0] (.names)                                           0.153     7.076
$dffe~734^Q~62.D[0] (.latch)                                     0.019     7.095
data arrival time                                                          7.095

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~62.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.072


#Path 55
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~45.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].cout[0] (adder)                               0.026     4.851
$mul~370-add0-7[1].cin[0] (adder)                                0.000     4.851
$mul~370-add0-7[1].cout[0] (adder)                               0.026     4.877
$mul~370-add0-8[1].cin[0] (adder)                                0.000     4.877
$mul~370-add0-8[1].cout[0] (adder)                               0.026     4.902
$mul~370-add0-9[1].cin[0] (adder)                                0.000     4.902
$mul~370-add0-9[1].cout[0] (adder)                               0.026     4.928
$mul~370-add0-10[1].cin[0] (adder)                               0.000     4.928
$mul~370-add0-10[1].cout[0] (adder)                              0.026     4.953
$mul~370-add0-11[1].cin[0] (adder)                               0.000     4.953
$mul~370-add0-11[1].cout[0] (adder)                              0.026     4.979
$mul~370-add0-12[1].cin[0] (adder)                               0.000     4.979
$mul~370-add0-12[1].cout[0] (adder)                              0.026     5.004
$mul~370-add0-13[1].cin[0] (adder)                               0.000     5.004
$mul~370-add0-13[1].cout[0] (adder)                              0.026     5.030
$mul~370-add0-14[1].cin[0] (adder)                               0.000     5.030
$mul~370-add0-14[1].cout[0] (adder)                              0.026     5.056
$mul~370-add0-15[1].cin[0] (adder)                               0.000     5.056
$mul~370-add0-15[1].cout[0] (adder)                              0.026     5.081
$mul~370-add0-16[1].cin[0] (adder)                               0.000     5.081
$mul~370-add0-16[1].cout[0] (adder)                              0.026     5.107
$mul~370-add0-17[1].cin[0] (adder)                               0.000     5.107
$mul~370-add0-17[1].cout[0] (adder)                              0.026     5.132
$mul~370-add0-18[1].cin[0] (adder)                               0.000     5.132
$mul~370-add0-18[1].cout[0] (adder)                              0.026     5.158
$mul~370-add0-19[1].cin[0] (adder)                               0.000     5.158
$mul~370-add0-19[1].sumout[0] (adder)                            0.035     5.193
$mul~370-add1-19[1].a[0] (adder)                                 1.000     6.193
$mul~370-add1-19[1].sumout[0] (adder)                            0.069     6.262
n14877.in[1] (.names)                                            0.660     6.922
n14877.out[0] (.names)                                           0.153     7.076
$dffe~369^Q~45.D[0] (.latch)                                     0.019     7.095
data arrival time                                                          7.095

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~45.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.071


#Path 56
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~41.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].sumout[0] (adder)                            0.035     6.253
n18720.in[1] (.names)                                            0.660     6.914
n18720.out[0] (.names)                                           0.153     7.067
$dffe~734^Q~41.D[0] (.latch)                                     0.019     7.086
data arrival time                                                          7.086

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~41.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.086
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.062


#Path 57
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~54.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].cout[0] (adder)                             0.026     5.984
$mul~1469-add1-20[1].cin[0] (adder)                              0.018     6.003
$mul~1469-add1-20[1].cout[0] (adder)                             0.026     6.028
$mul~1469-add1-21[1].cin[0] (adder)                              0.000     6.028
$mul~1469-add1-21[1].cout[0] (adder)                             0.026     6.054
$mul~1469-add1-22[1].cin[0] (adder)                              0.000     6.054
$mul~1469-add1-22[1].cout[0] (adder)                             0.026     6.079
$mul~1469-add1-23[1].cin[0] (adder)                              0.000     6.079
$mul~1469-add1-23[1].cout[0] (adder)                             0.026     6.105
$mul~1469-add1-24[1].cin[0] (adder)                              0.000     6.105
$mul~1469-add1-24[1].cout[0] (adder)                             0.026     6.131
$mul~1469-add1-25[1].cin[0] (adder)                              0.000     6.131
$mul~1469-add1-25[1].cout[0] (adder)                             0.026     6.156
$mul~1469-add1-26[1].cin[0] (adder)                              0.000     6.156
$mul~1469-add1-26[1].cout[0] (adder)                             0.026     6.182
$mul~1469-add1-27[1].cin[0] (adder)                              0.000     6.182
$mul~1469-add1-27[1].cout[0] (adder)                             0.026     6.207
$mul~1469-add1-28[1].cin[0] (adder)                              0.000     6.207
$mul~1469-add1-28[1].sumout[0] (adder)                           0.035     6.243
n33010.in[1] (.names)                                            0.660     6.903
n33010.out[0] (.names)                                           0.153     7.056
$dffe~1468^Q~54.D[0] (.latch)                                    0.019     7.075
data arrival time                                                          7.075

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~54.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.052


#Path 58
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~44.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].cout[0] (adder)                               0.026     4.851
$mul~370-add0-7[1].cin[0] (adder)                                0.000     4.851
$mul~370-add0-7[1].cout[0] (adder)                               0.026     4.877
$mul~370-add0-8[1].cin[0] (adder)                                0.000     4.877
$mul~370-add0-8[1].cout[0] (adder)                               0.026     4.902
$mul~370-add0-9[1].cin[0] (adder)                                0.000     4.902
$mul~370-add0-9[1].cout[0] (adder)                               0.026     4.928
$mul~370-add0-10[1].cin[0] (adder)                               0.000     4.928
$mul~370-add0-10[1].cout[0] (adder)                              0.026     4.953
$mul~370-add0-11[1].cin[0] (adder)                               0.000     4.953
$mul~370-add0-11[1].cout[0] (adder)                              0.026     4.979
$mul~370-add0-12[1].cin[0] (adder)                               0.000     4.979
$mul~370-add0-12[1].cout[0] (adder)                              0.026     5.004
$mul~370-add0-13[1].cin[0] (adder)                               0.000     5.004
$mul~370-add0-13[1].cout[0] (adder)                              0.026     5.030
$mul~370-add0-14[1].cin[0] (adder)                               0.000     5.030
$mul~370-add0-14[1].cout[0] (adder)                              0.026     5.056
$mul~370-add0-15[1].cin[0] (adder)                               0.000     5.056
$mul~370-add0-15[1].cout[0] (adder)                              0.026     5.081
$mul~370-add0-16[1].cin[0] (adder)                               0.000     5.081
$mul~370-add0-16[1].cout[0] (adder)                              0.026     5.107
$mul~370-add0-17[1].cin[0] (adder)                               0.000     5.107
$mul~370-add0-17[1].cout[0] (adder)                              0.026     5.132
$mul~370-add0-18[1].cin[0] (adder)                               0.000     5.132
$mul~370-add0-18[1].sumout[0] (adder)                            0.035     5.168
$mul~370-add1-18[1].a[0] (adder)                                 1.000     6.168
$mul~370-add1-18[1].sumout[0] (adder)                            0.069     6.236
n14872.in[1] (.names)                                            0.660     6.897
n14872.out[0] (.names)                                           0.153     7.050
$dffe~369^Q~44.D[0] (.latch)                                     0.019     7.069
data arrival time                                                          7.069

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~44.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.069
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.046


#Path 59
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~40.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].sumout[0] (adder)                            0.035     6.228
n18715.in[1] (.names)                                            0.660     6.888
n18715.out[0] (.names)                                           0.153     7.041
$dffe~734^Q~40.D[0] (.latch)                                     0.019     7.060
data arrival time                                                          7.060

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~40.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.060
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.037


#Path 60
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~47.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].cout[0] (adder)                              0.026     6.390
$mul~735-add1-21[1].cin[0] (adder)                               0.000     6.390
$mul~735-add1-21[1].sumout[0] (adder)                            0.035     6.425
n18750.in[1] (.names)                                            0.452     6.877
n18750.out[0] (.names)                                           0.153     7.031
$dffe~734^Q~47.D[0] (.latch)                                     0.019     7.050
data arrival time                                                          7.050

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~47.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.050
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.026


#Path 61
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~51.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].cout[0] (adder)                              0.026     6.287
$mul~370-add1-21[1].cin[0] (adder)                               0.000     6.287
$mul~370-add1-21[1].cout[0] (adder)                              0.026     6.312
$mul~370-add1-22[1].cin[0] (adder)                               0.000     6.312
$mul~370-add1-22[1].cout[0] (adder)                              0.026     6.338
$mul~370-add1-23[1].cin[0] (adder)                               0.000     6.338
$mul~370-add1-23[1].cout[0] (adder)                              0.026     6.363
$mul~370-add1-24[1].cin[0] (adder)                               0.000     6.363
$mul~370-add1-24[1].cout[0] (adder)                              0.026     6.389
$mul~370-add1-25[1].cin[0] (adder)                               0.000     6.389
$mul~370-add1-25[1].sumout[0] (adder)                            0.035     6.424
n14907.in[1] (.names)                                            0.452     6.877
n14907.out[0] (.names)                                           0.153     7.030
$dffe~369^Q~51.D[0] (.latch)                                     0.019     7.049
data arrival time                                                          7.049

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~51.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.049
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.026


#Path 62
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~43.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].sumout[0] (adder)                           0.035     6.215
n25510.in[1] (.names)                                            0.660     6.875
n25510.out[0] (.names)                                           0.153     7.029
$dffe~1099^Q~43.D[0] (.latch)                                    0.019     7.048
data arrival time                                                          7.048

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~43.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.048
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.024


#Path 63
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].cout[0] (adder)                             0.026     5.984
$mul~1469-add1-20[1].cin[0] (adder)                              0.018     6.003
$mul~1469-add1-20[1].cout[0] (adder)                             0.026     6.028
$mul~1469-add1-21[1].cin[0] (adder)                              0.000     6.028
$mul~1469-add1-21[1].cout[0] (adder)                             0.026     6.054
$mul~1469-add1-22[1].cin[0] (adder)                              0.000     6.054
$mul~1469-add1-22[1].cout[0] (adder)                             0.026     6.079
$mul~1469-add1-23[1].cin[0] (adder)                              0.000     6.079
$mul~1469-add1-23[1].cout[0] (adder)                             0.026     6.105
$mul~1469-add1-24[1].cin[0] (adder)                              0.000     6.105
$mul~1469-add1-24[1].cout[0] (adder)                             0.026     6.131
$mul~1469-add1-25[1].cin[0] (adder)                              0.000     6.131
$mul~1469-add1-25[1].cout[0] (adder)                             0.026     6.156
$mul~1469-add1-26[1].cin[0] (adder)                              0.000     6.156
$mul~1469-add1-26[1].cout[0] (adder)                             0.026     6.182
$mul~1469-add1-27[1].cin[0] (adder)                              0.000     6.182
$mul~1469-add1-27[1].cout[0] (adder)                             0.026     6.207
$mul~1469-add1-28[1].cin[0] (adder)                              0.000     6.207
$mul~1469-add1-28[1].cout[0] (adder)                             0.026     6.233
$mul~1469-add1-29[1].cin[0] (adder)                              0.000     6.233
$mul~1469-add1-29[1].cout[0] (adder)                             0.026     6.258
$mul~1469-add1-30[1].cin[0] (adder)                              0.000     6.258
$mul~1469-add1-30[1].cout[0] (adder)                             0.026     6.284
$mul~1469-add1-31[1].cin[0] (adder)                              0.000     6.284
$mul~1469-add1-31[1].cout[0] (adder)                             0.026     6.309
$mul~1469-add1-32[1].cin[0] (adder)                              0.000     6.309
$mul~1469-add1-32[1].cout[0] (adder)                             0.026     6.335
$mul~1469-add1-33[1].cin[0] (adder)                              0.000     6.335
$mul~1469-add1-33[1].cout[0] (adder)                             0.026     6.361
$mul~1469-add1-34[1].cin[0] (adder)                              0.000     6.361
$mul~1469-add1-34[1].cout[0] (adder)                             0.026     6.386
$mul~1469-add1-35[1].cin[0] (adder)                              0.000     6.386
$mul~1469-add1-35[1].sumout[0] (adder)                           0.035     6.422
n33045.in[1] (.names)                                            0.452     6.874
n33045.out[0] (.names)                                           0.153     7.027
$dffe~1468^Q~61.D[0] (.latch)                                    0.019     7.046
data arrival time                                                          7.046

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~61.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.046
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.023


#Path 64
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~63.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].cout[0] (adder)                             0.026     6.351
$mul~1100-add1-23[1].cin[0] (adder)                              0.000     6.351
$mul~1100-add1-23[1].cout[0] (adder)                             0.026     6.377
$mul~1100-add1-24[1].cin[0] (adder)                              0.000     6.377
$mul~1100-add1-24[1].cout[0] (adder)                             0.026     6.402
$mul~1100-add1-25[1].cin[0] (adder)                              0.000     6.402
$mul~1100-add1-25[1].cout[0] (adder)                             0.026     6.428
$mul~1100-add1-26[1].cin[0] (adder)                              0.000     6.428
$mul~1100-add1-26[1].cout[0] (adder)                             0.026     6.454
$mul~1100-add1-27[1].cin[0] (adder)                              0.000     6.454
$mul~1100-add1-27[1].cout[0] (adder)                             0.026     6.479
$mul~1100-add1-28[1].cin[0] (adder)                              0.000     6.479
$mul~1100-add1-28[1].cout[0] (adder)                             0.026     6.505
$mul~1100-add1-29[1].cin[0] (adder)                              0.000     6.505
$mul~1100-add1-29[1].cout[0] (adder)                             0.026     6.530
$mul~1100-add1-30[1].cin[0] (adder)                              0.000     6.530
$mul~1100-add1-30[1].cout[0] (adder)                             0.026     6.556
$mul~1100-add1-31[1].cin[0] (adder)                              0.000     6.556
$mul~1100-add1-31[1].cout[0] (adder)                             0.026     6.581
$mul~1100-add1-32[1].cin[0] (adder)                              0.000     6.581
$mul~1100-add1-32[1].cout[0] (adder)                             0.026     6.607
$mul~1100-add1-33[1].cin[0] (adder)                              0.000     6.607
$mul~1100-add1-33[1].cout[0] (adder)                             0.026     6.633
$mul~1100-add1-34[1].cin[0] (adder)                              0.000     6.633
$mul~1100-add1-34[1].cout[0] (adder)                             0.026     6.658
$mul~1100-add1-35[1].cin[0] (adder)                              0.000     6.658
$mul~1100-add1-35[1].cout[0] (adder)                             0.026     6.684
$mul~1100-add1-36[1].cin[0] (adder)                              0.000     6.684
$mul~1100-add1-36[1].cout[0] (adder)                             0.026     6.709
$mul~1100-add1-37[1].cin[0] (adder)                              0.000     6.709
$mul~1100-add1-37[1].sumout[0] (adder)                           0.035     6.745
n25610.in[1] (.names)                                            0.115     6.859
n25610.out[0] (.names)                                           0.153     7.012
$dffe~1099^Q~63.D[0] (.latch)                                    0.019     7.031
data arrival time                                                          7.031

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~63.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.008


#Path 65
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~46.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].cout[0] (adder)                              0.026     6.192
$mul~735-add1-14[1].cin[0] (adder)                               0.000     6.192
$mul~735-add1-14[1].cout[0] (adder)                              0.026     6.218
$mul~735-add1-15[1].cin[0] (adder)                               0.000     6.218
$mul~735-add1-15[1].cout[0] (adder)                              0.026     6.243
$mul~735-add1-16[1].cin[0] (adder)                               0.000     6.243
$mul~735-add1-16[1].cout[0] (adder)                              0.026     6.269
$mul~735-add1-17[1].cin[0] (adder)                               0.000     6.269
$mul~735-add1-17[1].cout[0] (adder)                              0.026     6.294
$mul~735-add1-18[1].cin[0] (adder)                               0.000     6.294
$mul~735-add1-18[1].cout[0] (adder)                              0.026     6.320
$mul~735-add1-19[1].cin[0] (adder)                               0.000     6.320
$mul~735-add1-19[1].cout[0] (adder)                              0.026     6.346
$mul~735-add1-20[1].cin[0] (adder)                               0.018     6.364
$mul~735-add1-20[1].sumout[0] (adder)                            0.035     6.399
n18745.in[1] (.names)                                            0.452     6.852
n18745.out[0] (.names)                                           0.153     7.005
$dffe~734^Q~46.D[0] (.latch)                                     0.019     7.024
data arrival time                                                          7.024

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~46.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.024
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.001


#Path 66
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~50.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].cout[0] (adder)                              0.026     6.287
$mul~370-add1-21[1].cin[0] (adder)                               0.000     6.287
$mul~370-add1-21[1].cout[0] (adder)                              0.026     6.312
$mul~370-add1-22[1].cin[0] (adder)                               0.000     6.312
$mul~370-add1-22[1].cout[0] (adder)                              0.026     6.338
$mul~370-add1-23[1].cin[0] (adder)                               0.000     6.338
$mul~370-add1-23[1].cout[0] (adder)                              0.026     6.363
$mul~370-add1-24[1].cin[0] (adder)                               0.000     6.363
$mul~370-add1-24[1].sumout[0] (adder)                            0.035     6.399
n14902.in[1] (.names)                                            0.452     6.851
n14902.out[0] (.names)                                           0.153     7.005
$dffe~369^Q~50.D[0] (.latch)                                     0.019     7.023
data arrival time                                                          7.023

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~50.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.023
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.000


#Path 67
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~42.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].sumout[0] (adder)                           0.035     6.189
n25505.in[1] (.names)                                            0.660     6.850
n25505.out[0] (.names)                                           0.153     7.003
$dffe~1099^Q~42.D[0] (.latch)                                    0.019     7.022
data arrival time                                                          7.022

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~42.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.999


#Path 68
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].cout[0] (adder)                             0.026     5.984
$mul~1469-add1-20[1].cin[0] (adder)                              0.018     6.003
$mul~1469-add1-20[1].cout[0] (adder)                             0.026     6.028
$mul~1469-add1-21[1].cin[0] (adder)                              0.000     6.028
$mul~1469-add1-21[1].cout[0] (adder)                             0.026     6.054
$mul~1469-add1-22[1].cin[0] (adder)                              0.000     6.054
$mul~1469-add1-22[1].cout[0] (adder)                             0.026     6.079
$mul~1469-add1-23[1].cin[0] (adder)                              0.000     6.079
$mul~1469-add1-23[1].cout[0] (adder)                             0.026     6.105
$mul~1469-add1-24[1].cin[0] (adder)                              0.000     6.105
$mul~1469-add1-24[1].cout[0] (adder)                             0.026     6.131
$mul~1469-add1-25[1].cin[0] (adder)                              0.000     6.131
$mul~1469-add1-25[1].cout[0] (adder)                             0.026     6.156
$mul~1469-add1-26[1].cin[0] (adder)                              0.000     6.156
$mul~1469-add1-26[1].cout[0] (adder)                             0.026     6.182
$mul~1469-add1-27[1].cin[0] (adder)                              0.000     6.182
$mul~1469-add1-27[1].cout[0] (adder)                             0.026     6.207
$mul~1469-add1-28[1].cin[0] (adder)                              0.000     6.207
$mul~1469-add1-28[1].cout[0] (adder)                             0.026     6.233
$mul~1469-add1-29[1].cin[0] (adder)                              0.000     6.233
$mul~1469-add1-29[1].cout[0] (adder)                             0.026     6.258
$mul~1469-add1-30[1].cin[0] (adder)                              0.000     6.258
$mul~1469-add1-30[1].cout[0] (adder)                             0.026     6.284
$mul~1469-add1-31[1].cin[0] (adder)                              0.000     6.284
$mul~1469-add1-31[1].cout[0] (adder)                             0.026     6.309
$mul~1469-add1-32[1].cin[0] (adder)                              0.000     6.309
$mul~1469-add1-32[1].cout[0] (adder)                             0.026     6.335
$mul~1469-add1-33[1].cin[0] (adder)                              0.000     6.335
$mul~1469-add1-33[1].cout[0] (adder)                             0.026     6.361
$mul~1469-add1-34[1].cin[0] (adder)                              0.000     6.361
$mul~1469-add1-34[1].sumout[0] (adder)                           0.035     6.396
n33040.in[1] (.names)                                            0.452     6.848
n33040.out[0] (.names)                                           0.153     7.002
$dffe~1468^Q~60.D[0] (.latch)                                    0.019     7.021
data arrival time                                                          7.021

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~60.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.021
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.997


#Path 69
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~63.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].cout[0] (adder)                              0.026     6.287
$mul~370-add1-21[1].cin[0] (adder)                               0.000     6.287
$mul~370-add1-21[1].cout[0] (adder)                              0.026     6.312
$mul~370-add1-22[1].cin[0] (adder)                               0.000     6.312
$mul~370-add1-22[1].cout[0] (adder)                              0.026     6.338
$mul~370-add1-23[1].cin[0] (adder)                               0.000     6.338
$mul~370-add1-23[1].cout[0] (adder)                              0.026     6.363
$mul~370-add1-24[1].cin[0] (adder)                               0.000     6.363
$mul~370-add1-24[1].cout[0] (adder)                              0.026     6.389
$mul~370-add1-25[1].cin[0] (adder)                               0.000     6.389
$mul~370-add1-25[1].cout[0] (adder)                              0.026     6.414
$mul~370-add1-26[1].cin[0] (adder)                               0.000     6.414
$mul~370-add1-26[1].cout[0] (adder)                              0.026     6.440
$mul~370-add1-27[1].cin[0] (adder)                               0.000     6.440
$mul~370-add1-27[1].cout[0] (adder)                              0.026     6.466
$mul~370-add1-28[1].cin[0] (adder)                               0.000     6.466
$mul~370-add1-28[1].cout[0] (adder)                              0.026     6.491
$mul~370-add1-29[1].cin[0] (adder)                               0.000     6.491
$mul~370-add1-29[1].cout[0] (adder)                              0.026     6.517
$mul~370-add1-30[1].cin[0] (adder)                               0.000     6.517
$mul~370-add1-30[1].cout[0] (adder)                              0.026     6.542
$mul~370-add1-31[1].cin[0] (adder)                               0.000     6.542
$mul~370-add1-31[1].cout[0] (adder)                              0.026     6.568
$mul~370-add1-32[1].cin[0] (adder)                               0.000     6.568
$mul~370-add1-32[1].cout[0] (adder)                              0.026     6.593
$mul~370-add1-33[1].cin[0] (adder)                               0.000     6.593
$mul~370-add1-33[1].cout[0] (adder)                              0.026     6.619
$mul~370-add1-34[1].cin[0] (adder)                               0.000     6.619
$mul~370-add1-34[1].cout[0] (adder)                              0.026     6.644
$mul~370-add1-35[1].cin[0] (adder)                               0.000     6.644
$mul~370-add1-35[1].cout[0] (adder)                              0.026     6.670
$mul~370-add1-36[1].cin[0] (adder)                               0.000     6.670
$mul~370-add1-36[1].cout[0] (adder)                              0.026     6.696
$mul~370-add1-37[1].cin[0] (adder)                               0.000     6.696
$mul~370-add1-37[1].sumout[0] (adder)                            0.035     6.731
n14967.in[1] (.names)                                            0.115     6.846
n14967.out[0] (.names)                                           0.153     6.999
$dffe~369^Q~63.D[0] (.latch)                                     0.019     7.018
data arrival time                                                          7.018

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~63.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.018
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.994


#Path 70
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~62.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].cout[0] (adder)                             0.026     6.300
$mul~1100-add1-21[1].cin[0] (adder)                              0.000     6.300
$mul~1100-add1-21[1].cout[0] (adder)                             0.026     6.326
$mul~1100-add1-22[1].cin[0] (adder)                              0.000     6.326
$mul~1100-add1-22[1].cout[0] (adder)                             0.026     6.351
$mul~1100-add1-23[1].cin[0] (adder)                              0.000     6.351
$mul~1100-add1-23[1].cout[0] (adder)                             0.026     6.377
$mul~1100-add1-24[1].cin[0] (adder)                              0.000     6.377
$mul~1100-add1-24[1].cout[0] (adder)                             0.026     6.402
$mul~1100-add1-25[1].cin[0] (adder)                              0.000     6.402
$mul~1100-add1-25[1].cout[0] (adder)                             0.026     6.428
$mul~1100-add1-26[1].cin[0] (adder)                              0.000     6.428
$mul~1100-add1-26[1].cout[0] (adder)                             0.026     6.454
$mul~1100-add1-27[1].cin[0] (adder)                              0.000     6.454
$mul~1100-add1-27[1].cout[0] (adder)                             0.026     6.479
$mul~1100-add1-28[1].cin[0] (adder)                              0.000     6.479
$mul~1100-add1-28[1].cout[0] (adder)                             0.026     6.505
$mul~1100-add1-29[1].cin[0] (adder)                              0.000     6.505
$mul~1100-add1-29[1].cout[0] (adder)                             0.026     6.530
$mul~1100-add1-30[1].cin[0] (adder)                              0.000     6.530
$mul~1100-add1-30[1].cout[0] (adder)                             0.026     6.556
$mul~1100-add1-31[1].cin[0] (adder)                              0.000     6.556
$mul~1100-add1-31[1].cout[0] (adder)                             0.026     6.581
$mul~1100-add1-32[1].cin[0] (adder)                              0.000     6.581
$mul~1100-add1-32[1].cout[0] (adder)                             0.026     6.607
$mul~1100-add1-33[1].cin[0] (adder)                              0.000     6.607
$mul~1100-add1-33[1].cout[0] (adder)                             0.026     6.633
$mul~1100-add1-34[1].cin[0] (adder)                              0.000     6.633
$mul~1100-add1-34[1].cout[0] (adder)                             0.026     6.658
$mul~1100-add1-35[1].cin[0] (adder)                              0.000     6.658
$mul~1100-add1-35[1].cout[0] (adder)                             0.026     6.684
$mul~1100-add1-36[1].cin[0] (adder)                              0.000     6.684
$mul~1100-add1-36[1].sumout[0] (adder)                           0.035     6.719
n25605.in[1] (.names)                                            0.115     6.834
n25605.out[0] (.names)                                           0.153     6.987
$dffe~1099^Q~62.D[0] (.latch)                                    0.019     7.006
data arrival time                                                          7.006

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~62.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.982


#Path 71
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~43.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].sumout[0] (adder)                           0.069     5.953
n32955.in[1] (.names)                                            0.868     6.821
n32955.out[0] (.names)                                           0.153     6.974
$dffe~1468^Q~43.D[0] (.latch)                                    0.019     6.993
data arrival time                                                          6.993

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~43.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.993
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.970


#Path 72
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~41.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].cout[0] (adder)                               0.026     4.851
$mul~370-add0-7[1].cin[0] (adder)                                0.000     4.851
$mul~370-add0-7[1].cout[0] (adder)                               0.026     4.877
$mul~370-add0-8[1].cin[0] (adder)                                0.000     4.877
$mul~370-add0-8[1].cout[0] (adder)                               0.026     4.902
$mul~370-add0-9[1].cin[0] (adder)                                0.000     4.902
$mul~370-add0-9[1].cout[0] (adder)                               0.026     4.928
$mul~370-add0-10[1].cin[0] (adder)                               0.000     4.928
$mul~370-add0-10[1].cout[0] (adder)                              0.026     4.953
$mul~370-add0-11[1].cin[0] (adder)                               0.000     4.953
$mul~370-add0-11[1].cout[0] (adder)                              0.026     4.979
$mul~370-add0-12[1].cin[0] (adder)                               0.000     4.979
$mul~370-add0-12[1].cout[0] (adder)                              0.026     5.004
$mul~370-add0-13[1].cin[0] (adder)                               0.000     5.004
$mul~370-add0-13[1].cout[0] (adder)                              0.026     5.030
$mul~370-add0-14[1].cin[0] (adder)                               0.000     5.030
$mul~370-add0-14[1].cout[0] (adder)                              0.026     5.056
$mul~370-add0-15[1].cin[0] (adder)                               0.000     5.056
$mul~370-add0-15[1].sumout[0] (adder)                            0.035     5.091
$mul~370-add1-15[1].a[0] (adder)                                 1.000     6.091
$mul~370-add1-15[1].sumout[0] (adder)                            0.069     6.160
n14857.in[1] (.names)                                            0.660     6.820
n14857.out[0] (.names)                                           0.153     6.973
$dffe~369^Q~41.D[0] (.latch)                                     0.019     6.992
data arrival time                                                          6.992

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~41.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.992
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.969


#Path 73
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~62.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].cout[0] (adder)                              0.026     6.287
$mul~370-add1-21[1].cin[0] (adder)                               0.000     6.287
$mul~370-add1-21[1].cout[0] (adder)                              0.026     6.312
$mul~370-add1-22[1].cin[0] (adder)                               0.000     6.312
$mul~370-add1-22[1].cout[0] (adder)                              0.026     6.338
$mul~370-add1-23[1].cin[0] (adder)                               0.000     6.338
$mul~370-add1-23[1].cout[0] (adder)                              0.026     6.363
$mul~370-add1-24[1].cin[0] (adder)                               0.000     6.363
$mul~370-add1-24[1].cout[0] (adder)                              0.026     6.389
$mul~370-add1-25[1].cin[0] (adder)                               0.000     6.389
$mul~370-add1-25[1].cout[0] (adder)                              0.026     6.414
$mul~370-add1-26[1].cin[0] (adder)                               0.000     6.414
$mul~370-add1-26[1].cout[0] (adder)                              0.026     6.440
$mul~370-add1-27[1].cin[0] (adder)                               0.000     6.440
$mul~370-add1-27[1].cout[0] (adder)                              0.026     6.466
$mul~370-add1-28[1].cin[0] (adder)                               0.000     6.466
$mul~370-add1-28[1].cout[0] (adder)                              0.026     6.491
$mul~370-add1-29[1].cin[0] (adder)                               0.000     6.491
$mul~370-add1-29[1].cout[0] (adder)                              0.026     6.517
$mul~370-add1-30[1].cin[0] (adder)                               0.000     6.517
$mul~370-add1-30[1].cout[0] (adder)                              0.026     6.542
$mul~370-add1-31[1].cin[0] (adder)                               0.000     6.542
$mul~370-add1-31[1].cout[0] (adder)                              0.026     6.568
$mul~370-add1-32[1].cin[0] (adder)                               0.000     6.568
$mul~370-add1-32[1].cout[0] (adder)                              0.026     6.593
$mul~370-add1-33[1].cin[0] (adder)                               0.000     6.593
$mul~370-add1-33[1].cout[0] (adder)                              0.026     6.619
$mul~370-add1-34[1].cin[0] (adder)                               0.000     6.619
$mul~370-add1-34[1].cout[0] (adder)                              0.026     6.644
$mul~370-add1-35[1].cin[0] (adder)                               0.000     6.644
$mul~370-add1-35[1].cout[0] (adder)                              0.026     6.670
$mul~370-add1-36[1].cin[0] (adder)                               0.000     6.670
$mul~370-add1-36[1].sumout[0] (adder)                            0.035     6.706
n14962.in[1] (.names)                                            0.115     6.820
n14962.out[0] (.names)                                           0.153     6.973
$dffe~369^Q~62.D[0] (.latch)                                     0.019     6.992
data arrival time                                                          6.992

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~62.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.992
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.969


#Path 74
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].cout[0] (adder)                             0.026     5.984
$mul~1469-add1-20[1].cin[0] (adder)                              0.018     6.003
$mul~1469-add1-20[1].cout[0] (adder)                             0.026     6.028
$mul~1469-add1-21[1].cin[0] (adder)                              0.000     6.028
$mul~1469-add1-21[1].cout[0] (adder)                             0.026     6.054
$mul~1469-add1-22[1].cin[0] (adder)                              0.000     6.054
$mul~1469-add1-22[1].cout[0] (adder)                             0.026     6.079
$mul~1469-add1-23[1].cin[0] (adder)                              0.000     6.079
$mul~1469-add1-23[1].cout[0] (adder)                             0.026     6.105
$mul~1469-add1-24[1].cin[0] (adder)                              0.000     6.105
$mul~1469-add1-24[1].cout[0] (adder)                             0.026     6.131
$mul~1469-add1-25[1].cin[0] (adder)                              0.000     6.131
$mul~1469-add1-25[1].cout[0] (adder)                             0.026     6.156
$mul~1469-add1-26[1].cin[0] (adder)                              0.000     6.156
$mul~1469-add1-26[1].cout[0] (adder)                             0.026     6.182
$mul~1469-add1-27[1].cin[0] (adder)                              0.000     6.182
$mul~1469-add1-27[1].cout[0] (adder)                             0.026     6.207
$mul~1469-add1-28[1].cin[0] (adder)                              0.000     6.207
$mul~1469-add1-28[1].cout[0] (adder)                             0.026     6.233
$mul~1469-add1-29[1].cin[0] (adder)                              0.000     6.233
$mul~1469-add1-29[1].cout[0] (adder)                             0.026     6.258
$mul~1469-add1-30[1].cin[0] (adder)                              0.000     6.258
$mul~1469-add1-30[1].cout[0] (adder)                             0.026     6.284
$mul~1469-add1-31[1].cin[0] (adder)                              0.000     6.284
$mul~1469-add1-31[1].cout[0] (adder)                             0.026     6.309
$mul~1469-add1-32[1].cin[0] (adder)                              0.000     6.309
$mul~1469-add1-32[1].sumout[0] (adder)                           0.035     6.345
n33030.in[1] (.names)                                            0.452     6.797
n33030.out[0] (.names)                                           0.153     6.951
$dffe~1468^Q~58.D[0] (.latch)                                    0.019     6.970
data arrival time                                                          6.970

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~58.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.970
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.946


#Path 75
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~40.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].cout[0] (adder)                               0.026     4.851
$mul~370-add0-7[1].cin[0] (adder)                                0.000     4.851
$mul~370-add0-7[1].cout[0] (adder)                               0.026     4.877
$mul~370-add0-8[1].cin[0] (adder)                                0.000     4.877
$mul~370-add0-8[1].cout[0] (adder)                               0.026     4.902
$mul~370-add0-9[1].cin[0] (adder)                                0.000     4.902
$mul~370-add0-9[1].cout[0] (adder)                               0.026     4.928
$mul~370-add0-10[1].cin[0] (adder)                               0.000     4.928
$mul~370-add0-10[1].cout[0] (adder)                              0.026     4.953
$mul~370-add0-11[1].cin[0] (adder)                               0.000     4.953
$mul~370-add0-11[1].cout[0] (adder)                              0.026     4.979
$mul~370-add0-12[1].cin[0] (adder)                               0.000     4.979
$mul~370-add0-12[1].cout[0] (adder)                              0.026     5.004
$mul~370-add0-13[1].cin[0] (adder)                               0.000     5.004
$mul~370-add0-13[1].cout[0] (adder)                              0.026     5.030
$mul~370-add0-14[1].cin[0] (adder)                               0.000     5.030
$mul~370-add0-14[1].sumout[0] (adder)                            0.035     5.066
$mul~370-add1-14[1].a[0] (adder)                                 1.000     6.065
$mul~370-add1-14[1].sumout[0] (adder)                            0.069     6.134
n14852.in[1] (.names)                                            0.660     6.795
n14852.out[0] (.names)                                           0.153     6.948
$dffe~369^Q~40.D[0] (.latch)                                     0.019     6.967
data arrival time                                                          6.967

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~40.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.967
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.943


#Path 76
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~47.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].cout[0] (adder)                              0.026     6.287
$mul~370-add1-21[1].cin[0] (adder)                               0.000     6.287
$mul~370-add1-21[1].sumout[0] (adder)                            0.035     6.322
n14887.in[1] (.names)                                            0.452     6.775
n14887.out[0] (.names)                                           0.153     6.928
$dffe~369^Q~47.D[0] (.latch)                                     0.019     6.947
data arrival time                                                          6.947

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~47.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.947
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.923


#Path 77
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~35.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].sumout[0] (adder)                             0.069     6.109
n18690.in[1] (.names)                                            0.660     6.770
n18690.out[0] (.names)                                           0.153     6.923
$dffe~734^Q~35.D[0] (.latch)                                     0.019     6.942
data arrival time                                                          6.942

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~35.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.942
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.918


#Path 78
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~46.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].cout[0] (adder)                             0.026     6.231
$mul~1100-add1-19[1].cin[0] (adder)                              0.000     6.231
$mul~1100-add1-19[1].cout[0] (adder)                             0.026     6.256
$mul~1100-add1-20[1].cin[0] (adder)                              0.018     6.275
$mul~1100-add1-20[1].sumout[0] (adder)                           0.035     6.310
n25525.in[1] (.names)                                            0.452     6.763
n25525.out[0] (.names)                                           0.153     6.916
$dffe~1099^Q~46.D[0] (.latch)                                    0.019     6.935
data arrival time                                                          6.935

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~46.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.911


#Path 79
Startpoint: lo4166.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~42.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4166.clk[0] (.latch)                                           0.042     0.042
lo4166.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-2[0].b[1] (multiply)                                   1.001     1.104
$mul~1469-2[0].out[1] (multiply)                                 2.140     3.244
$mul~1469-add0-2[1].a[0] (adder)                                 1.168     4.412
$mul~1469-add0-2[1].cout[0] (adder)                              0.049     4.462
$mul~1469-add0-3[1].cin[0] (adder)                               0.000     4.462
$mul~1469-add0-3[1].cout[0] (adder)                              0.026     4.487
$mul~1469-add0-4[1].cin[0] (adder)                               0.000     4.487
$mul~1469-add0-4[1].cout[0] (adder)                              0.026     4.513
$mul~1469-add0-5[1].cin[0] (adder)                               0.000     4.513
$mul~1469-add0-5[1].sumout[0] (adder)                            0.035     4.548
$mul~1469-add1-5[1].a[0] (adder)                                 1.000     5.548
$mul~1469-add1-5[1].cout[0] (adder)                              0.049     5.597
$mul~1469-add1-6[1].cin[0] (adder)                               0.000     5.597
$mul~1469-add1-6[1].cout[0] (adder)                              0.026     5.623
$mul~1469-add1-7[1].cin[0] (adder)                               0.000     5.623
$mul~1469-add1-7[1].cout[0] (adder)                              0.026     5.649
$mul~1469-add1-8[1].cin[0] (adder)                               0.000     5.649
$mul~1469-add1-8[1].cout[0] (adder)                              0.026     5.674
$mul~1469-add1-9[1].cin[0] (adder)                               0.000     5.674
$mul~1469-add1-9[1].cout[0] (adder)                              0.026     5.700
$mul~1469-add1-10[1].cin[0] (adder)                              0.000     5.700
$mul~1469-add1-10[1].cout[0] (adder)                             0.026     5.725
$mul~1469-add1-11[1].cin[0] (adder)                              0.000     5.725
$mul~1469-add1-11[1].cout[0] (adder)                             0.026     5.751
$mul~1469-add1-12[1].cin[0] (adder)                              0.000     5.751
$mul~1469-add1-12[1].cout[0] (adder)                             0.026     5.776
$mul~1469-add1-13[1].cin[0] (adder)                              0.000     5.776
$mul~1469-add1-13[1].cout[0] (adder)                             0.026     5.802
$mul~1469-add1-14[1].cin[0] (adder)                              0.000     5.802
$mul~1469-add1-14[1].cout[0] (adder)                             0.026     5.827
$mul~1469-add1-15[1].cin[0] (adder)                              0.000     5.827
$mul~1469-add1-15[1].cout[0] (adder)                             0.026     5.853
$mul~1469-add1-16[1].cin[0] (adder)                              0.000     5.853
$mul~1469-add1-16[1].sumout[0] (adder)                           0.035     5.888
n32950.in[1] (.names)                                            0.868     6.757
n32950.out[0] (.names)                                           0.153     6.910
$dffe~1468^Q~42.D[0] (.latch)                                    0.019     6.929
data arrival time                                                          6.929

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~42.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.929
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.905


#Path 80
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~46.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].cout[0] (adder)                              0.026     6.191
$mul~370-add1-18[1].cin[0] (adder)                               0.000     6.191
$mul~370-add1-18[1].cout[0] (adder)                              0.026     6.217
$mul~370-add1-19[1].cin[0] (adder)                               0.000     6.217
$mul~370-add1-19[1].cout[0] (adder)                              0.026     6.243
$mul~370-add1-20[1].cin[0] (adder)                               0.018     6.261
$mul~370-add1-20[1].sumout[0] (adder)                            0.035     6.297
n14882.in[1] (.names)                                            0.452     6.749
n14882.out[0] (.names)                                           0.153     6.902
$dffe~369^Q~46.D[0] (.latch)                                     0.019     6.921
data arrival time                                                          6.921

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~46.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.898


#Path 81
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~56.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].cout[0] (adder)                             0.026     5.984
$mul~1469-add1-20[1].cin[0] (adder)                              0.018     6.003
$mul~1469-add1-20[1].cout[0] (adder)                             0.026     6.028
$mul~1469-add1-21[1].cin[0] (adder)                              0.000     6.028
$mul~1469-add1-21[1].cout[0] (adder)                             0.026     6.054
$mul~1469-add1-22[1].cin[0] (adder)                              0.000     6.054
$mul~1469-add1-22[1].cout[0] (adder)                             0.026     6.079
$mul~1469-add1-23[1].cin[0] (adder)                              0.000     6.079
$mul~1469-add1-23[1].cout[0] (adder)                             0.026     6.105
$mul~1469-add1-24[1].cin[0] (adder)                              0.000     6.105
$mul~1469-add1-24[1].cout[0] (adder)                             0.026     6.131
$mul~1469-add1-25[1].cin[0] (adder)                              0.000     6.131
$mul~1469-add1-25[1].cout[0] (adder)                             0.026     6.156
$mul~1469-add1-26[1].cin[0] (adder)                              0.000     6.156
$mul~1469-add1-26[1].cout[0] (adder)                             0.026     6.182
$mul~1469-add1-27[1].cin[0] (adder)                              0.000     6.182
$mul~1469-add1-27[1].cout[0] (adder)                             0.026     6.207
$mul~1469-add1-28[1].cin[0] (adder)                              0.000     6.207
$mul~1469-add1-28[1].cout[0] (adder)                             0.026     6.233
$mul~1469-add1-29[1].cin[0] (adder)                              0.000     6.233
$mul~1469-add1-29[1].cout[0] (adder)                             0.026     6.258
$mul~1469-add1-30[1].cin[0] (adder)                              0.000     6.258
$mul~1469-add1-30[1].sumout[0] (adder)                           0.035     6.294
n33020.in[1] (.names)                                            0.452     6.746
n33020.out[0] (.names)                                           0.153     6.900
$dffe~1468^Q~56.D[0] (.latch)                                    0.019     6.918
data arrival time                                                          6.918

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~56.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.918
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.895


#Path 82
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~34.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].sumout[0] (adder)                             0.035     5.015
$mul~735-add1-8[1].a[0] (adder)                                  0.792     5.807
$mul~735-add1-8[1].sumout[0] (adder)                             0.069     5.876
n18685.in[1] (.names)                                            0.868     6.744
n18685.out[0] (.names)                                           0.153     6.897
$dffe~734^Q~34.D[0] (.latch)                                     0.019     6.916
data arrival time                                                          6.916

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~34.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.916
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.893


#Path 83
Startpoint: lo4166.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~41.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4166.clk[0] (.latch)                                           0.042     0.042
lo4166.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-2[0].b[1] (multiply)                                   1.001     1.104
$mul~1469-2[0].out[1] (multiply)                                 2.140     3.244
$mul~1469-add0-2[1].a[0] (adder)                                 1.168     4.412
$mul~1469-add0-2[1].cout[0] (adder)                              0.049     4.462
$mul~1469-add0-3[1].cin[0] (adder)                               0.000     4.462
$mul~1469-add0-3[1].cout[0] (adder)                              0.026     4.487
$mul~1469-add0-4[1].cin[0] (adder)                               0.000     4.487
$mul~1469-add0-4[1].cout[0] (adder)                              0.026     4.513
$mul~1469-add0-5[1].cin[0] (adder)                               0.000     4.513
$mul~1469-add0-5[1].sumout[0] (adder)                            0.035     4.548
$mul~1469-add1-5[1].a[0] (adder)                                 1.000     5.548
$mul~1469-add1-5[1].cout[0] (adder)                              0.049     5.597
$mul~1469-add1-6[1].cin[0] (adder)                               0.000     5.597
$mul~1469-add1-6[1].cout[0] (adder)                              0.026     5.623
$mul~1469-add1-7[1].cin[0] (adder)                               0.000     5.623
$mul~1469-add1-7[1].cout[0] (adder)                              0.026     5.649
$mul~1469-add1-8[1].cin[0] (adder)                               0.000     5.649
$mul~1469-add1-8[1].cout[0] (adder)                              0.026     5.674
$mul~1469-add1-9[1].cin[0] (adder)                               0.000     5.674
$mul~1469-add1-9[1].cout[0] (adder)                              0.026     5.700
$mul~1469-add1-10[1].cin[0] (adder)                              0.000     5.700
$mul~1469-add1-10[1].cout[0] (adder)                             0.026     5.725
$mul~1469-add1-11[1].cin[0] (adder)                              0.000     5.725
$mul~1469-add1-11[1].cout[0] (adder)                             0.026     5.751
$mul~1469-add1-12[1].cin[0] (adder)                              0.000     5.751
$mul~1469-add1-12[1].cout[0] (adder)                             0.026     5.776
$mul~1469-add1-13[1].cin[0] (adder)                              0.000     5.776
$mul~1469-add1-13[1].cout[0] (adder)                             0.026     5.802
$mul~1469-add1-14[1].cin[0] (adder)                              0.000     5.802
$mul~1469-add1-14[1].cout[0] (adder)                             0.026     5.827
$mul~1469-add1-15[1].cin[0] (adder)                              0.000     5.827
$mul~1469-add1-15[1].sumout[0] (adder)                           0.035     5.863
n32945.in[1] (.names)                                            0.868     6.731
n32945.out[0] (.names)                                           0.153     6.884
$dffe~1468^Q~41.D[0] (.latch)                                    0.019     6.903
data arrival time                                                          6.903

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~41.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.903
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.880


#Path 84
Startpoint: lo4166.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~40.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4166.clk[0] (.latch)                                           0.042     0.042
lo4166.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-2[0].b[1] (multiply)                                   1.001     1.104
$mul~1469-2[0].out[1] (multiply)                                 2.140     3.244
$mul~1469-add0-2[1].a[0] (adder)                                 1.168     4.412
$mul~1469-add0-2[1].cout[0] (adder)                              0.049     4.462
$mul~1469-add0-3[1].cin[0] (adder)                               0.000     4.462
$mul~1469-add0-3[1].cout[0] (adder)                              0.026     4.487
$mul~1469-add0-4[1].cin[0] (adder)                               0.000     4.487
$mul~1469-add0-4[1].cout[0] (adder)                              0.026     4.513
$mul~1469-add0-5[1].cin[0] (adder)                               0.000     4.513
$mul~1469-add0-5[1].sumout[0] (adder)                            0.035     4.548
$mul~1469-add1-5[1].a[0] (adder)                                 1.000     5.548
$mul~1469-add1-5[1].cout[0] (adder)                              0.049     5.597
$mul~1469-add1-6[1].cin[0] (adder)                               0.000     5.597
$mul~1469-add1-6[1].cout[0] (adder)                              0.026     5.623
$mul~1469-add1-7[1].cin[0] (adder)                               0.000     5.623
$mul~1469-add1-7[1].cout[0] (adder)                              0.026     5.649
$mul~1469-add1-8[1].cin[0] (adder)                               0.000     5.649
$mul~1469-add1-8[1].cout[0] (adder)                              0.026     5.674
$mul~1469-add1-9[1].cin[0] (adder)                               0.000     5.674
$mul~1469-add1-9[1].cout[0] (adder)                              0.026     5.700
$mul~1469-add1-10[1].cin[0] (adder)                              0.000     5.700
$mul~1469-add1-10[1].cout[0] (adder)                             0.026     5.725
$mul~1469-add1-11[1].cin[0] (adder)                              0.000     5.725
$mul~1469-add1-11[1].cout[0] (adder)                             0.026     5.751
$mul~1469-add1-12[1].cin[0] (adder)                              0.000     5.751
$mul~1469-add1-12[1].cout[0] (adder)                             0.026     5.776
$mul~1469-add1-13[1].cin[0] (adder)                              0.000     5.776
$mul~1469-add1-13[1].cout[0] (adder)                             0.026     5.802
$mul~1469-add1-14[1].cin[0] (adder)                              0.000     5.802
$mul~1469-add1-14[1].sumout[0] (adder)                           0.035     5.837
n32940.in[1] (.names)                                            0.868     6.706
n32940.out[0] (.names)                                           0.153     6.859
$dffe~1468^Q~40.D[0] (.latch)                                    0.019     6.878
data arrival time                                                          6.878

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~40.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.878
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.854


#Path 85
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~46.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].cout[0] (adder)                             0.026     5.984
$mul~1469-add1-20[1].cin[0] (adder)                              0.018     6.003
$mul~1469-add1-20[1].sumout[0] (adder)                           0.035     6.038
n32970.in[1] (.names)                                            0.660     6.699
n32970.out[0] (.names)                                           0.153     6.852
$dffe~1468^Q~46.D[0] (.latch)                                    0.019     6.871
data arrival time                                                          6.871

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~46.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.847


#Path 86
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~44.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].cout[0] (adder)                             0.049     6.154
$mul~1100-add1-16[1].cin[0] (adder)                              0.000     6.154
$mul~1100-add1-16[1].cout[0] (adder)                             0.026     6.180
$mul~1100-add1-17[1].cin[0] (adder)                              0.000     6.180
$mul~1100-add1-17[1].cout[0] (adder)                             0.026     6.205
$mul~1100-add1-18[1].cin[0] (adder)                              0.000     6.205
$mul~1100-add1-18[1].sumout[0] (adder)                           0.035     6.241
n25515.in[1] (.names)                                            0.452     6.693
n25515.out[0] (.names)                                           0.153     6.846
$dffe~1099^Q~44.D[0] (.latch)                                    0.019     6.865
data arrival time                                                          6.865

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~44.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.842


#Path 87
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~53.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].cout[0] (adder)                             0.026     5.984
$mul~1469-add1-20[1].cin[0] (adder)                              0.018     6.003
$mul~1469-add1-20[1].cout[0] (adder)                             0.026     6.028
$mul~1469-add1-21[1].cin[0] (adder)                              0.000     6.028
$mul~1469-add1-21[1].cout[0] (adder)                             0.026     6.054
$mul~1469-add1-22[1].cin[0] (adder)                              0.000     6.054
$mul~1469-add1-22[1].cout[0] (adder)                             0.026     6.079
$mul~1469-add1-23[1].cin[0] (adder)                              0.000     6.079
$mul~1469-add1-23[1].cout[0] (adder)                             0.026     6.105
$mul~1469-add1-24[1].cin[0] (adder)                              0.000     6.105
$mul~1469-add1-24[1].cout[0] (adder)                             0.026     6.131
$mul~1469-add1-25[1].cin[0] (adder)                              0.000     6.131
$mul~1469-add1-25[1].cout[0] (adder)                             0.026     6.156
$mul~1469-add1-26[1].cin[0] (adder)                              0.000     6.156
$mul~1469-add1-26[1].cout[0] (adder)                             0.026     6.182
$mul~1469-add1-27[1].cin[0] (adder)                              0.000     6.182
$mul~1469-add1-27[1].sumout[0] (adder)                           0.035     6.217
n33005.in[1] (.names)                                            0.452     6.670
n33005.out[0] (.names)                                           0.153     6.823
$dffe~1468^Q~53.D[0] (.latch)                                    0.019     6.842
data arrival time                                                          6.842

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~53.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.842
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.818


#Path 88
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~35.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].sumout[0] (adder)                             0.035     5.997
n14827.in[1] (.names)                                            0.660     6.657
n14827.out[0] (.names)                                           0.153     6.811
$dffe~369^Q~35.D[0] (.latch)                                     0.019     6.830
data arrival time                                                          6.830

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~35.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.830
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.806


#Path 89
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~45.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].sumout[0] (adder)                           0.035     5.994
n32965.in[1] (.names)                                            0.660     6.655
n32965.out[0] (.names)                                           0.153     6.808
$dffe~1468^Q~45.D[0] (.latch)                                    0.019     6.827
data arrival time                                                          6.827

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~45.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.827
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.803


#Path 90
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~39.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].cout[0] (adder)                              0.026     6.167
$mul~735-add1-13[1].cin[0] (adder)                               0.000     6.167
$mul~735-add1-13[1].sumout[0] (adder)                            0.035     6.202
n18710.in[1] (.names)                                            0.452     6.655
n18710.out[0] (.names)                                           0.153     6.808
$dffe~734^Q~39.D[0] (.latch)                                     0.019     6.827
data arrival time                                                          6.827

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~39.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.827
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.803


#Path 91
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~43.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].cout[0] (adder)                              0.026     6.166
$mul~370-add1-17[1].cin[0] (adder)                               0.000     6.166
$mul~370-add1-17[1].sumout[0] (adder)                            0.035     6.201
n14867.in[1] (.names)                                            0.452     6.654
n14867.out[0] (.names)                                           0.153     6.807
$dffe~369^Q~43.D[0] (.latch)                                     0.019     6.826
data arrival time                                                          6.826

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~43.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.826
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.803


#Path 92
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~52.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].cout[0] (adder)                             0.026     5.984
$mul~1469-add1-20[1].cin[0] (adder)                              0.018     6.003
$mul~1469-add1-20[1].cout[0] (adder)                             0.026     6.028
$mul~1469-add1-21[1].cin[0] (adder)                              0.000     6.028
$mul~1469-add1-21[1].cout[0] (adder)                             0.026     6.054
$mul~1469-add1-22[1].cin[0] (adder)                              0.000     6.054
$mul~1469-add1-22[1].cout[0] (adder)                             0.026     6.079
$mul~1469-add1-23[1].cin[0] (adder)                              0.000     6.079
$mul~1469-add1-23[1].cout[0] (adder)                             0.026     6.105
$mul~1469-add1-24[1].cin[0] (adder)                              0.000     6.105
$mul~1469-add1-24[1].cout[0] (adder)                             0.026     6.131
$mul~1469-add1-25[1].cin[0] (adder)                              0.000     6.131
$mul~1469-add1-25[1].cout[0] (adder)                             0.026     6.156
$mul~1469-add1-26[1].cin[0] (adder)                              0.000     6.156
$mul~1469-add1-26[1].sumout[0] (adder)                           0.035     6.192
n33000.in[1] (.names)                                            0.452     6.644
n33000.out[0] (.names)                                           0.153     6.797
$dffe~1468^Q~52.D[0] (.latch)                                    0.019     6.816
data arrival time                                                          6.816

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~52.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.816
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.793


#Path 93
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~34.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].sumout[0] (adder)                             0.035     5.971
n14822.in[1] (.names)                                            0.660     6.632
n14822.out[0] (.names)                                           0.153     6.785
$dffe~369^Q~34.D[0] (.latch)                                     0.019     6.804
data arrival time                                                          6.804

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~34.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.804
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.780


#Path 94
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~44.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].sumout[0] (adder)                           0.035     5.969
n32960.in[1] (.names)                                            0.660     6.629
n32960.out[0] (.names)                                           0.153     6.782
$dffe~1468^Q~44.D[0] (.latch)                                    0.019     6.801
data arrival time                                                          6.801

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~44.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.801
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.778


#Path 95
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~38.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].cout[0] (adder)                              0.026     6.141
$mul~735-add1-12[1].cin[0] (adder)                               0.000     6.141
$mul~735-add1-12[1].sumout[0] (adder)                            0.035     6.176
n18705.in[1] (.names)                                            0.452     6.629
n18705.out[0] (.names)                                           0.153     6.782
$dffe~734^Q~38.D[0] (.latch)                                     0.019     6.801
data arrival time                                                          6.801

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~38.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.801
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.778


#Path 96
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~42.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].cout[0] (adder)                               0.026     5.936
$mul~370-add1-8[1].cin[0] (adder)                                0.000     5.936
$mul~370-add1-8[1].cout[0] (adder)                               0.026     5.961
$mul~370-add1-9[1].cin[0] (adder)                                0.000     5.961
$mul~370-add1-9[1].cout[0] (adder)                               0.026     5.987
$mul~370-add1-10[1].cin[0] (adder)                               0.000     5.987
$mul~370-add1-10[1].cout[0] (adder)                              0.026     6.013
$mul~370-add1-11[1].cin[0] (adder)                               0.000     6.013
$mul~370-add1-11[1].cout[0] (adder)                              0.026     6.038
$mul~370-add1-12[1].cin[0] (adder)                               0.000     6.038
$mul~370-add1-12[1].cout[0] (adder)                              0.026     6.064
$mul~370-add1-13[1].cin[0] (adder)                               0.000     6.064
$mul~370-add1-13[1].cout[0] (adder)                              0.026     6.089
$mul~370-add1-14[1].cin[0] (adder)                               0.000     6.089
$mul~370-add1-14[1].cout[0] (adder)                              0.026     6.115
$mul~370-add1-15[1].cin[0] (adder)                               0.000     6.115
$mul~370-add1-15[1].cout[0] (adder)                              0.026     6.140
$mul~370-add1-16[1].cin[0] (adder)                               0.000     6.140
$mul~370-add1-16[1].sumout[0] (adder)                            0.035     6.176
n14862.in[1] (.names)                                            0.452     6.628
n14862.out[0] (.names)                                           0.153     6.782
$dffe~369^Q~42.D[0] (.latch)                                     0.019     6.801
data arrival time                                                          6.801

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~42.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.801
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.777


#Path 97
Startpoint: lo2690.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~41.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2690.clk[0] (.latch)                                           0.042     0.042
lo2690.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1100-1[0].a[15] (multiply)                                  1.209     1.312
$mul~1100-1[0].out[14] (multiply)                                2.140     3.452
$mul~1100-add0-15[1].b[0] (adder)                                1.792     5.244
$mul~1100-add0-15[1].sumout[0] (adder)                           0.069     5.313
$mul~1100-add1-15[1].a[0] (adder)                                0.792     6.105
$mul~1100-add1-15[1].sumout[0] (adder)                           0.069     6.173
n25500.in[1] (.names)                                            0.452     6.626
n25500.out[0] (.names)                                           0.153     6.779
$dffe~1099^Q~41.D[0] (.latch)                                    0.019     6.798
data arrival time                                                          6.798

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~41.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.798
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.775


#Path 98
Startpoint: lo4070.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~51.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4070.clk[0] (.latch)                                           0.042     0.042
lo4070.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~1469-1[0].a[1] (multiply)                                   1.209     1.312
$mul~1469-1[0].out[8] (multiply)                                 2.140     3.452
$mul~1469-add0-9[1].b[0] (adder)                                 1.168     4.620
$mul~1469-add0-9[1].cout[0] (adder)                              0.049     4.669
$mul~1469-add0-10[1].cin[0] (adder)                              0.000     4.669
$mul~1469-add0-10[1].cout[0] (adder)                             0.026     4.695
$mul~1469-add0-11[1].cin[0] (adder)                              0.000     4.695
$mul~1469-add0-11[1].cout[0] (adder)                             0.026     4.721
$mul~1469-add0-12[1].cin[0] (adder)                              0.000     4.721
$mul~1469-add0-12[1].cout[0] (adder)                             0.026     4.746
$mul~1469-add0-13[1].cin[0] (adder)                              0.000     4.746
$mul~1469-add0-13[1].cout[0] (adder)                             0.026     4.772
$mul~1469-add0-14[1].cin[0] (adder)                              0.000     4.772
$mul~1469-add0-14[1].cout[0] (adder)                             0.026     4.797
$mul~1469-add0-15[1].cin[0] (adder)                              0.000     4.797
$mul~1469-add0-15[1].cout[0] (adder)                             0.026     4.823
$mul~1469-add0-16[1].cin[0] (adder)                              0.000     4.823
$mul~1469-add0-16[1].cout[0] (adder)                             0.026     4.848
$mul~1469-add0-17[1].cin[0] (adder)                              0.000     4.848
$mul~1469-add0-17[1].sumout[0] (adder)                           0.035     4.884
$mul~1469-add1-17[1].a[0] (adder)                                1.000     5.884
$mul~1469-add1-17[1].cout[0] (adder)                             0.049     5.933
$mul~1469-add1-18[1].cin[0] (adder)                              0.000     5.933
$mul~1469-add1-18[1].cout[0] (adder)                             0.026     5.959
$mul~1469-add1-19[1].cin[0] (adder)                              0.000     5.959
$mul~1469-add1-19[1].cout[0] (adder)                             0.026     5.984
$mul~1469-add1-20[1].cin[0] (adder)                              0.018     6.003
$mul~1469-add1-20[1].cout[0] (adder)                             0.026     6.028
$mul~1469-add1-21[1].cin[0] (adder)                              0.000     6.028
$mul~1469-add1-21[1].cout[0] (adder)                             0.026     6.054
$mul~1469-add1-22[1].cin[0] (adder)                              0.000     6.054
$mul~1469-add1-22[1].cout[0] (adder)                             0.026     6.079
$mul~1469-add1-23[1].cin[0] (adder)                              0.000     6.079
$mul~1469-add1-23[1].cout[0] (adder)                             0.026     6.105
$mul~1469-add1-24[1].cin[0] (adder)                              0.000     6.105
$mul~1469-add1-24[1].cout[0] (adder)                             0.026     6.131
$mul~1469-add1-25[1].cin[0] (adder)                              0.000     6.131
$mul~1469-add1-25[1].sumout[0] (adder)                           0.035     6.166
n32995.in[1] (.names)                                            0.452     6.618
n32995.out[0] (.names)                                           0.153     6.772
$dffe~1468^Q~51.D[0] (.latch)                                    0.019     6.791
data arrival time                                                          6.791

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~51.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.791
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.767


#Path 99
Startpoint: lo0500.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~33.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0500.clk[0] (.latch)                                           0.042     0.042
lo0500.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~370-2[0].b[7] (multiply)                                    1.314     1.417
$mul~370-2[0].out[2] (multiply)                                  2.140     3.557
$mul~370-add0-3[1].a[0] (adder)                                  1.168     4.725
$mul~370-add0-3[1].cout[0] (adder)                               0.049     4.774
$mul~370-add0-4[1].cin[0] (adder)                                0.000     4.774
$mul~370-add0-4[1].cout[0] (adder)                               0.026     4.800
$mul~370-add0-5[1].cin[0] (adder)                                0.000     4.800
$mul~370-add0-5[1].cout[0] (adder)                               0.026     4.826
$mul~370-add0-6[1].cin[0] (adder)                                0.000     4.826
$mul~370-add0-6[1].sumout[0] (adder)                             0.035     4.861
$mul~370-add1-6[1].a[0] (adder)                                  1.000     5.861
$mul~370-add1-6[1].cout[0] (adder)                               0.049     5.910
$mul~370-add1-7[1].cin[0] (adder)                                0.000     5.910
$mul~370-add1-7[1].sumout[0] (adder)                             0.035     5.946
n14817.in[1] (.names)                                            0.660     6.606
n14817.out[0] (.names)                                           0.153     6.759
$dffe~369^Q~33.D[0] (.latch)                                     0.019     6.778
data arrival time                                                          6.778

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~33.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.778
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.755


#Path 100
Startpoint: lo1380.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~37.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1380.clk[0] (.latch)                                           0.042     0.042
lo1380.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~735-1[0].a[4] (multiply)                                    1.209     1.312
$mul~735-1[0].out[2] (multiply)                                  2.140     3.452
$mul~735-add0-3[1].b[0] (adder)                                  1.376     4.828
$mul~735-add0-3[1].cout[0] (adder)                               0.049     4.877
$mul~735-add0-4[1].cin[0] (adder)                                0.000     4.877
$mul~735-add0-4[1].cout[0] (adder)                               0.026     4.903
$mul~735-add0-5[1].cin[0] (adder)                                0.000     4.903
$mul~735-add0-5[1].cout[0] (adder)                               0.026     4.928
$mul~735-add0-6[1].cin[0] (adder)                                0.000     4.928
$mul~735-add0-6[1].cout[0] (adder)                               0.026     4.954
$mul~735-add0-7[1].cin[0] (adder)                                0.000     4.954
$mul~735-add0-7[1].cout[0] (adder)                               0.026     4.980
$mul~735-add0-8[1].cin[0] (adder)                                0.000     4.980
$mul~735-add0-8[1].cout[0] (adder)                               0.026     5.005
$mul~735-add0-9[1].cin[0] (adder)                                0.000     5.005
$mul~735-add0-9[1].sumout[0] (adder)                             0.035     5.041
$mul~735-add1-9[1].a[0] (adder)                                  1.000     6.041
$mul~735-add1-9[1].cout[0] (adder)                               0.049     6.090
$mul~735-add1-10[1].cin[0] (adder)                               0.000     6.090
$mul~735-add1-10[1].cout[0] (adder)                              0.026     6.115
$mul~735-add1-11[1].cin[0] (adder)                               0.000     6.115
$mul~735-add1-11[1].sumout[0] (adder)                            0.035     6.151
n18700.in[1] (.names)                                            0.452     6.603
n18700.out[0] (.names)                                           0.153     6.757
$dffe~734^Q~37.D[0] (.latch)                                     0.019     6.776
data arrival time                                                          6.776

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~37.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.776
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.752


#End of timing report
