// Seed: 3822889055
module module_0 ();
  always @(posedge 1'b0) id_1 = 1'b0;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input wire id_2,
    output tri id_3,
    output tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    output tri0 id_7
);
  tri1 id_9 = id_6;
  module_0 modCall_1 ();
  assign id_9 = 1;
  tri0 id_10;
  tri0 id_11;
  reg  id_12;
  initial if (id_9) id_12 <= #1  ~id_10 << id_10 * id_11;
endmodule
