library ieee;
use ieee.std_logic_1164.all; 
use work.core_utils.all;
entity MEMWBRegister is 
	port(
		in_clk, in_rst : in std_logic; 
		
		
		in_dataMem : in std_logic_vector(7 downto 0); 
		in_RegDstRes : in std_logic_vector(4 downto 0); 
		in_resALU: in std_logic_vector(7 downto 0);
		in_regWrite, in_memToReg : in std_logic; -- WB 
		
		out_resALU : out std_logic_vector(7 downto 0);
		out_dataMem : out std_logic_vector(7 downto 0);
		out_regWrite, out_memToReg : out std_logic
	);
end MEMWBRegister;