/home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore.cpp /home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore.h /home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore.mk /home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore__Syms.cpp /home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore__Syms.h /home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore__Trace.cpp /home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore__Trace__Slow.cpp /home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore___024unit.cpp /home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore___024unit.h /home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore__ver.d /home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore_classes.mk  : /usr/bin/verilator_bin   /home/farooq/chisel-tutorial/test_run_dir/examples/Core/Core.InsMem.mem.v /home/farooq/chisel-tutorial/test_run_dir/examples/Core/black_box_verilog_files.f /usr/bin/verilator_bin Core.v 
