{'q': {'CDeps': [[[], [], ['ena']], [[], [], ['ena'], ['load']]],
       'CLines': [[None, None, '19:C'], [None, None, '19:C', '22:C']],
       'Clocked': True,
       'DDeps': [['data'], ['data']],
       'DLines': ['20:D', '23:D'],
       'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f73a0fe3610>,
                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f73a0ff1150>]}}
