/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2018-2019. All rights reserved.
 * Description: define and provide all of pin's IOCG and IOMG's information.
 * Author: hisilicon
 * Create: 2019-08-7
 */

#include "soc_acpu_baseaddr_interface.h"
#include "gpio_info_orlando.h"
unsigned int gpio_tzpc_bits[GPIO_SEC_NUM] = {
	TZ_GPIO_0, TZ_GPIO_1, TZ_GPIO_2, TZ_GPIO_3, TZ_GPIO_4, TZ_GPIO_5,
	TZ_GPIO_6, TZ_GPIO_7, TZ_GPIO_8, TZ_GPIO_9, TZ_GPIO_10, TZ_GPIO_11,
	TZ_GPIO_12, TZ_GPIO_13, TZ_GPIO_14, TZ_GPIO_15, TZ_GPIO_16, TZ_GPIO_17,
	TZ_GPIO_18, TZ_GPIO_19, TZ_GPIO_20, TZ_GPIO_21, TZ_GPIO_22, TZ_GPIO_23,
	TZ_GPIO_24, TZ_GPIO_25, TZ_GPIO_26, TZ_GPIO_27, TZ_GPIO_28, TZ_GPIO_29,
	TZ_GPIO_30, TZ_GPIO_31, TZ_GPIO_32, TZ_GPIO_33, TZ_GPIO_SE0,
	TZ_GPIO_SE1,
};
unsigned int reg_base_gpio[] = {
	REG_BASE_GPIO0, REG_BASE_GPIO1, REG_BASE_GPIO2, REG_BASE_GPIO3,
	REG_BASE_GPIO4, REG_BASE_GPIO5, REG_BASE_GPIO6, REG_BASE_GPIO7,
	REG_BASE_GPIO8, REG_BASE_GPIO9, REG_BASE_GPIO10, REG_BASE_GPIO11,
	REG_BASE_GPIO12, REG_BASE_GPIO13, REG_BASE_GPIO14, REG_BASE_GPIO15,
	REG_BASE_GPIO16, REG_BASE_GPIO17, REG_BASE_GPIO18, REG_BASE_GPIO19,
	REG_BASE_GPIO20, REG_BASE_GPIO21, REG_BASE_GPIO22, REG_BASE_GPIO23,
	REG_BASE_GPIO24, REG_BASE_GPIO25, REG_BASE_GPIO26, REG_BASE_GPIO27,
	REG_BASE_GPIO28, REG_BASE_GPIO29, REG_BASE_GPIO30, REG_BASE_GPIO31,
	REG_BASE_GPIO32, REG_BASE_GPIO33, REG_BASE_GPIO0_SE, REG_BASE_GPIO1_SE,
};

gpio_io_info gpio_io_info_table[] = {{TEST_MODE, IOCG_001, IOMG_000},
	{PMU_AUXDAC0_SSI, IOCG_002, IOMG_001}, {LCD_TE0, IOCG_003, IOMG_002},
	{GMSK_PH0, IOCG_004, IOMG_003}, {I2C3_SCL, IOCG_005, IOMG_004},
	{I2C3_SDA, IOCG_006, IOMG_005},
	{ISP_GPIO00_FTRSTN, IOCG_SE_00, IOMG_SE_00},
	{ISP_GPIO01_BKRSTN, IOCG_SE_01, IOMG_SE_01},
	{ISP_GPIO02_MNTRB, IOCG_SE_02, IOMG_SE_02},
	{ISP_GPIO06_SBPWM, IOCG_SE_03, IOMG_SE_03},
	{ISP_GPIO10_FSYNC, IOCG_SE_04, IOMG_SE_04},
	{GPIO_012, IOCG_SE_05, IOMG_SE_05}, {GPIO_013, IOCG_SE_06, IOMG_SE_06},
	{BOOT_UFS, IOCG_007, IOMG_006}, {VBAT_DROP_PROT, IOCG_008, IOMG_007},
	{ISP_CLK0, IOCG_009, IOMG_008}, {ISP_CLK1, IOCG_010, IOMG_009},
	{ISP_CLK2, IOCG_011, IOMG_010}, {ISP_SCL0, IOCG_012, IOMG_011},
	{ISP_SDA0, IOCG_013, IOMG_012}, {ISP_SCL1, IOCG_014, IOMG_013},
	{ISP_SDA1, IOCG_015, IOMG_014}, {ISP_SCL2, IOCG_016, IOMG_015},
	{ISP_SDA2, IOCG_017, IOMG_016}, {I2C4_SCL, IOCG_018, IOMG_017},
	{I2C4_SDA, IOCG_019, IOMG_018}, {UART2_CTS_N, IOCG_020, IOMG_019},
	{UART2_RTS_N, IOCG_021, IOMG_020}, {UART2_TXD, IOCG_022, IOMG_021},
	{UART2_RXD, IOCG_023, IOMG_022}, {I2C6_SDA, IOCG_024, IOMG_023},
	{I2C6_SCL, IOCG_025, IOMG_024}, {GPIO_033, IOCG_026, IOMG_025},
	{GPIO_034, IOCG_027, IOMG_026}, {GPIO_035, IOCG_SE_07, IOMG_SE_07},
	{GPIO_036, IOCG_028, IOMG_027}, {GPIO_037, IOCG_029, IOMG_028},
	{ANTPA_SEL00, IOCG_030, IOMG_029}, {ANTPA_SEL01, IOCG_031, IOMG_030},
	{ANTPA_SEL02, IOCG_032, IOMG_031}, {ANTPA_SEL03, IOCG_033, IOMG_032},
	{ANTPA_SEL04, IOCG_034, IOMG_033}, {ANTPA_SEL05, IOCG_035, IOMG_034},
	{ANTPA_SEL06, IOCG_036, IOMG_035}, {ANTPA_SEL07, IOCG_037, IOMG_036},
	{ANTPA_SEL08, IOCG_038, IOMG_037}, {ANTPA_SEL09, IOCG_039, IOMG_038},
	{ANTPA_SEL10, IOCG_040, IOMG_039}, {ANTPA_SEL11, IOCG_041, IOMG_040},
	{ANTPA_SEL12, IOCG_042, IOMG_041}, {ANTPA_SEL13, IOCG_043, IOMG_042},
	{ANTPA_SEL14, IOCG_044, IOMG_043}, {ANTPA_SEL15, IOCG_045, IOMG_044},
	{ANTPA_SEL16, IOCG_046, IOMG_045}, {ANTPA_SEL19, IOCG_047, IOMG_046},
	{ANTPA_SEL20, IOCG_048, IOMG_047}, {ANTPA_SEL21, IOCG_049, IOMG_048},
	{ANTPA_SEL22, IOCG_050, IOMG_049}, {ANTPA_SEL27, IOCG_051, IOMG_050},
	{ANTPA_SEL28, IOCG_052, IOMG_051}, {ANTPA_SEL29, IOCG_053, IOMG_052},
	{ANTPA_SEL30, IOCG_054, IOMG_053}, {FE0_MIPI_CLK, IOCG_055, IOMG_054},
	{FE0_MIPI_DATA, IOCG_056, IOMG_055}, {FE1_MIPI_CLK, IOCG_057, IOMG_056},
	{FE1_MIPI_DATA, IOCG_058, IOMG_057},
	{RFIC0_MIPI_CLK, IOCG_059, IOMG_058},
	{RFIC0_MIPI_DATA, IOCG_060, IOMG_059},
	{SDIO_CLK, IOCG_MMC1_000, IOMG_MMC1_000},
	{SDIO_CMD, IOCG_MMC1_001, IOMG_MMC1_001},
	{SDIO_DATA0, IOCG_MMC1_002, IOMG_MMC1_002},
	{SDIO_DATA1, IOCG_MMC1_003, IOMG_MMC1_003},
	{SDIO_DATA2, IOCG_MMC1_004, IOMG_MMC1_004},
	{SDIO_DATA3, IOCG_MMC1_005, IOMG_MMC1_005},
	{SD_CLK, IOCG_MMC0_000, IOMG_MMC0_000},
	{SD_CMD, IOCG_MMC0_001, IOMG_MMC0_001},
	{SD_DATA0, IOCG_MMC0_002, IOMG_MMC0_002},
	{SD_DATA1, IOCG_MMC0_003, IOMG_MMC0_003},
	{SD_DATA2, IOCG_MMC0_004, IOMG_MMC0_004},
	{SD_DATA3, IOCG_MMC0_005, IOMG_MMC0_005},
	{USIM0_CLK, IOCG_MMC0_006, IOMG_MMC0_006},
	{USIM0_RST, IOCG_MMC0_007, IOMG_MMC0_007},
	{USIM0_DATA, IOCG_MMC0_008, IOMG_MMC0_008},
	{USIM1_CLK, IOCG_MMC0_009, IOMG_MMC0_009},
	{USIM1_RST, IOCG_MMC0_010, IOMG_MMC0_010},
	{USIM1_DATA, IOCG_MMC0_011, IOMG_MMC0_011},
	{GPIO_176, IOCG_AO_005, NO_IOMG}, {GPIO_177, IOCG_AO_006, NO_IOMG},
	{JTAG_TCK_SWCLK, IOCG_AO_010, IOMG_AO_000},
	{JTAG_TMS_SWDIO, IOCG_AO_011, IOMG_AO_001},
	{JTAG_TRST_N, IOCG_AO_012, IOMG_AO_002},
	{JTAG_TDI, IOCG_AO_013, IOMG_AO_003},
	{JTAG_TDO, IOCG_AO_014, IOMG_AO_004},
	{GPIO_183, IOCG_AO_SE_00, IOMG_AO_SE_00},
	{GPIO_184, IOCG_AO_SE_01, IOMG_AO_SE_01},
	{BLPWM_CABC, IOCG_AO_015, IOMG_AO_005},
	{BLPWM_BL, IOCG_AO_016, IOMG_AO_006},
	{I2C0_SCL, IOCG_AO_017, IOMG_AO_007},
	{I2C0_SDA, IOCG_AO_018, IOMG_AO_008},
	{I2C1_SCL, IOCG_AO_019, IOMG_AO_009},
	{I2C1_SDA, IOCG_AO_020, IOMG_AO_010},
	{I3C3_SCL, IOCG_AO_SE_02, IOMG_AO_SE_02},
	{I3C3_SDA, IOCG_AO_SE_03, IOMG_AO_SE_03},
	{SIF_CLK, IOCG_AO_SE_04, IOMG_AO_SE_04},
	{SIF_DO0, IOCG_AO_SE_05, IOMG_AO_SE_05},
	{I2S1_DI, IOCG_AO_021, IOMG_AO_011},
	{I2S1_DO, IOCG_AO_022, IOMG_AO_012},
	{I2S1_XCLK, IOCG_AO_023, IOMG_AO_013},
	{I2S1_XFS, IOCG_AO_024, IOMG_AO_014},
	{I2S2_DI, IOCG_AO_025, IOMG_AO_015},
	{I2S2_DO, IOCG_AO_026, IOMG_AO_016},
	{I2S2_XCLK, IOCG_AO_027, IOMG_AO_017},
	{I2S2_XFS, IOCG_AO_028, IOMG_AO_018},
	{SIF_DI0, IOCG_AO_SE_06, IOMG_AO_SE_06},
	{SIF_SYNC, IOCG_AO_SE_07, IOMG_AO_SE_07},
	{GPIO_205, IOCG_AO_029, IOMG_AO_019},
	{GPIO_206, IOCG_AO_030, IOMG_AO_020},
	{GPIO_207, IOCG_AO_SE_08, IOMG_AO_SE_08},
	{GPIO_208, IOCG_AO_SE_09, IOMG_AO_SE_09},
	{GPIO_209, IOCG_AO_SE_10, IOMG_AO_SE_10},
	{SIF_DO1, IOCG_AO_SE_11, IOMG_AO_SE_11},
	{GPIO_211, IOCG_AO_SE_12, IOMG_AO_SE_12},
	{SPI2_CLK, IOCG_AO_SE_13, IOMG_AO_SE_13},
	{SPI2_DI, IOCG_AO_SE_14, IOMG_AO_SE_14},
	{SPI2_DO, IOCG_AO_SE_15, IOMG_AO_SE_15},
	{SPI2_CS0_N, IOCG_AO_SE_16, IOMG_AO_SE_16},
	{SPI2_CS1_N, IOCG_AO_SE_17, IOMG_AO_SE_17},
	{GPIO_217, IOCG_AO_SE_18, IOMG_AO_SE_18},
	{GPIO_218, IOCG_AO_SE_19, IOMG_AO_SE_19},
	{I2S3_DI, IOCG_AO_SE_20, IOMG_AO_SE_20},
	{I2S3_DO, IOCG_AO_SE_21, IOMG_AO_SE_21},
	{I2S3_XCLK, IOCG_AO_SE_22, IOMG_AO_SE_22},
	{I2S3_XFS, IOCG_AO_SE_23, IOMG_AO_SE_23},
	{SIF_DI1, IOCG_AO_SE_24, IOMG_AO_SE_24},
	{SPI0_CLK, IOCG_AO_SE_25, IOMG_AO_SE_25},
	{SPI0_DI, IOCG_AO_SE_26, IOMG_AO_SE_26},
	{SPI0_DO, IOCG_AO_SE_27, IOMG_AO_SE_27},
	{SPI0_CS0_N, IOCG_AO_SE_28, IOMG_AO_SE_28},
	{SPI0_CS1_N, IOCG_AO_SE_29, IOMG_AO_SE_29},
	{SPI3_CLK, IOCG_AO_SE_30, IOMG_AO_SE_30},
	{SPI3_DI, IOCG_AO_SE_31, IOMG_AO_SE_31},
	{SPI3_DO, IOCG_AO_SE_32, IOMG_AO_SE_32},
	{SPI3_CS0_N, IOCG_AO_SE_33, IOMG_AO_SE_33},
	{SPI3_CS1_N, IOCG_AO_SE_34, IOMG_AO_SE_34},
	{SPI1_CLK, IOCG_AO_SE_35, IOMG_AO_SE_35},
	{SPI1_DI, IOCG_AO_SE_36, IOMG_AO_SE_36},
	{SPI1_DO, IOCG_AO_SE_37, IOMG_AO_SE_37},
	{SPI1_CS0_N, IOCG_AO_SE_38, IOMG_AO_SE_38},
	{SPI1_CS1_N, IOCG_AO_SE_39, IOMG_AO_SE_39},
	{I3C2_SCL, IOCG_AO_031, IOMG_AO_021},
	{I3C2_SDA, IOCG_AO_032, IOMG_AO_022},
	{SPMI_DATA, IOCG_AO_033, IOMG_AO_023},
	{SPMI_CLK, IOCG_AO_034, IOMG_AO_024},
	{GPS_REF, IOCG_AO_035, IOMG_AO_025},
	{UART0_RXD_UC, IOCG_AO_036, IOMG_AO_026},
	{UART0_TXD_UC, IOCG_AO_037, IOMG_AO_027},
	{UART6_CTS_N, IOCG_AO_038, IOMG_AO_028},
	{UART6_RTS_N, IOCG_AO_039, IOMG_AO_029},
	{UART6_RXD, IOCG_AO_040, IOMG_AO_030},
	{UART6_TXD, IOCG_AO_041, IOMG_AO_031},
	{UART3_CTS_N, IOCG_AO_042, IOMG_AO_032},
	{UART3_RTS_N, IOCG_AO_043, IOMG_AO_033},
	{UART3_RXD, IOCG_AO_044, IOMG_AO_034},
	{UART3_TXD, IOCG_AO_045, IOMG_AO_035},
	{UART4_CTS_N, IOCG_AO_046, IOMG_AO_036},
	{UART4_RTS_N, IOCG_AO_047, IOMG_AO_037},
	{UART4_RXD, IOCG_AO_048, IOMG_AO_038},
	{UART4_TXD, IOCG_AO_049, IOMG_AO_039},
	{LTE_INACTIVE, IOCG_AO_050, IOMG_AO_040},
	{LTE_RX_ACTIVE, IOCG_AO_051, IOMG_AO_041},
	{LTE_TX_ACTIVE, IOCG_AO_052, IOMG_AO_042},
	{ISM_PRIORITY, IOCG_AO_053, IOMG_AO_043},
	{UFS_RST_N, IOCG_AO_054, IOMG_AO_044},
	{INVALID_VALUE_GPIO, INVALID_VALUE_GPIO, INVALID_VALUE_GPIO}};
