

================================================================
== Vitis HLS Report for 'getSubset'
================================================================
* Date:           Sun Feb  5 16:52:08 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  5.937 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_getSubset_Pipeline_1_fu_361               |getSubset_Pipeline_1               |        4|        ?|  0.240 us|         ?|    4|    ?|       no|
        |grp_getSubset_Pipeline_2_fu_372               |getSubset_Pipeline_2               |       22|       22|  1.320 us|  1.320 us|   22|   22|       no|
        |grp_getSubset_Pipeline_3_fu_377               |getSubset_Pipeline_3               |        4|        ?|  0.240 us|         ?|    4|    ?|       no|
        |grp_getSubset_Pipeline_VITIS_LOOP_8_1_fu_388  |getSubset_Pipeline_VITIS_LOOP_8_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |       30|       30|         1|          -|          -|    30|        no|
        |- VITIS_LOOP_114_1   |        ?|        ?|     2 ~ ?|          -|          -|     ?|        no|
        |- VITIS_LOOP_114_1   |        ?|        ?|     2 ~ ?|          -|          -|     ?|        no|
        |- VITIS_LOOP_224_1   |        ?|        ?|         ?|          -|          -|     5|        no|
        | + VITIS_LOOP_227_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|   10650|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      646|    2952|    -|
|Memory               |        0|     -|      160|     163|    0|
|Multiplexer          |        -|     -|        -|     967|    -|
|Register             |        -|     -|      729|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|     1535|   14732|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |grp_getSubset_Pipeline_1_fu_361               |getSubset_Pipeline_1               |        0|   0|  114|  1255|    0|
    |grp_getSubset_Pipeline_2_fu_372               |getSubset_Pipeline_2               |        0|   0|    7|    73|    0|
    |grp_getSubset_Pipeline_3_fu_377               |getSubset_Pipeline_3               |        0|   0|  114|  1255|    0|
    |grp_getSubset_Pipeline_VITIS_LOOP_8_1_fu_388  |getSubset_Pipeline_VITIS_LOOP_8_1  |        0|   0|   17|   110|    0|
    |mul_32ns_33ns_64_1_1_U104                     |mul_32ns_33ns_64_1_1               |        0|   3|    0|    21|    0|
    |urem_32ns_32ns_32_36_seq_1_U103               |urem_32ns_32ns_32_36_seq_1         |        0|   0|  394|   238|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |Total                                         |                                   |        0|   3|  646|  2952|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |              Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |idx_U       |getSubset_idx_RAM_AUTO_1R1W       |        0|  32|  33|    0|     5|   32|     1|          160|
    |ref_tmp2_U  |getSubset_ref_tmp2_RAM_AUTO_1R1W  |        0|  64|  65|    0|    11|   64|     1|          704|
    |ref_tmp_U   |getSubset_ref_tmp_RAM_AUTO_1R1W   |        0|  64|  65|    0|    16|   64|     1|         1024|
    +------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                  |        0| 160| 163|    0|    32|  160|     3|         1888|
    +------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln114_22_fu_583_p2            |         +|   0|  0|   39|          32|           1|
    |add_ln114_fu_499_p2               |         +|   0|  0|   39|          32|           1|
    |add_ln224_fu_704_p2               |         +|   0|  0|   10|           3|           1|
    |add_ln235_1_fu_858_p2             |         +|   0|  0|   22|          15|          15|
    |add_ln235_2_fu_795_p2             |         +|   0|  0|   12|           5|           4|
    |add_ln235_3_fu_868_p2             |         +|   0|  0|   12|           5|           5|
    |add_ln235_fu_762_p2               |         +|   0|  0|   23|          16|           6|
    |add_ln236_1_fu_981_p2             |         +|   0|  0|   22|          15|          15|
    |add_ln236_fu_919_p2               |         +|   0|  0|   23|          16|           6|
    |add_ln237_1_fu_1052_p2            |         +|   0|  0|   12|           5|           5|
    |add_ln237_2_fu_1033_p2            |         +|   0|  0|   22|          15|          15|
    |add_ln237_3_fu_1083_p2            |         +|   0|  0|   12|           5|           4|
    |add_ln237_fu_939_p2               |         +|   0|  0|   23|          16|           6|
    |add_ln238_1_fu_1223_p2            |         +|   0|  0|   22|          15|          15|
    |add_ln238_2_fu_1233_p2            |         +|   0|  0|   12|           5|           5|
    |add_ln238_fu_1129_p2              |         +|   0|  0|   23|          16|          14|
    |add_ln239_1_fu_1304_p2            |         +|   0|  0|   12|           5|           5|
    |add_ln239_2_fu_1284_p2            |         +|   0|  0|   22|          15|          15|
    |add_ln239_fu_1150_p2              |         +|   0|  0|   23|          16|          14|
    |add_ln269_fu_681_p2               |         +|   0|  0|   71|          64|          64|
    |empty_1314_fu_449_p2              |         +|   0|  0|   12|           5|           1|
    |empty_1320_fu_529_p2              |         -|   0|  0|   23|          16|          16|
    |sub_ln235_1_fu_844_p2             |         -|   0|  0|   16|           9|           9|
    |sub_ln235_fu_752_p2               |         -|   0|  0|   23|          16|          16|
    |ap_block_state12_on_subcall_done  |       and|   0|  0|    2|           1|           1|
    |ap_block_state6_on_subcall_done   |       and|   0|  0|    2|           1|           1|
    |empty_1317_fu_485_p2              |      icmp|   0|  0|   20|          32|           1|
    |empty_1324_fu_569_p2              |      icmp|   0|  0|   20|          32|           1|
    |exitcond91_fu_455_p2              |      icmp|   0|  0|    9|           5|           3|
    |icmp_ln114_23_fu_578_p2           |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln114_fu_494_p2              |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln224_fu_698_p2              |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln228_fu_723_p2              |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln264_fu_647_p2              |      icmp|   0|  0|   20|          32|           1|
    |lshr_ln235_fu_812_p2              |      lshr|   0|  0|  950|         256|         256|
    |lshr_ln236_fu_971_p2              |      lshr|   0|  0|  950|         256|         256|
    |lshr_ln237_fu_1069_p2             |      lshr|   0|  0|  950|         256|         256|
    |lshr_ln238_fu_1191_p2             |      lshr|   0|  0|  950|         256|         256|
    |lshr_ln239_fu_1321_p2             |      lshr|   0|  0|  950|         256|         256|
    |select_ln8_fu_717_p3              |    select|   0|  0|    3|           1|           3|
    |empty_1313_fu_427_p2              |       shl|   0|  0|   16|           4|           8|
    |shl_ln235_1_fu_897_p2             |       shl|   0|  0|  950|         256|         256|
    |shl_ln235_fu_878_p2               |       shl|   0|  0|   92|           8|          32|
    |shl_ln236_1_fu_1011_p2            |       shl|   0|  0|  950|         256|         256|
    |shl_ln236_fu_993_p2               |       shl|   0|  0|   92|           8|          32|
    |shl_ln237_1_fu_1111_p2            |       shl|   0|  0|  950|         256|         256|
    |shl_ln237_fu_1092_p2              |       shl|   0|  0|   92|           8|          32|
    |shl_ln238_1_fu_1262_p2            |       shl|   0|  0|  950|         256|         256|
    |shl_ln238_fu_1243_p2              |       shl|   0|  0|   92|           8|          32|
    |shl_ln239_1_fu_1356_p2            |       shl|   0|  0|  950|         256|         256|
    |shl_ln239_fu_1338_p2              |       shl|   0|  0|   92|           8|          32|
    |xor_ln236_fu_954_p2               |       xor|   0|  0|    6|           5|           6|
    |xor_ln238_fu_1173_p2              |       xor|   0|  0|    6|           5|           6|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|10650|        3150|        3079|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  485|         97|    1|         97|
    |ap_phi_mux_phi_ln228_2_phi_fu_353_p4  |    9|          2|   32|         64|
    |ap_phi_mux_phi_ln228_phi_fu_328_p4    |    9|          2|   32|         64|
    |em_address0                           |   54|         10|   11|        110|
    |em_address1                           |   43|          8|   11|         88|
    |em_ce0                                |   20|          4|    1|          4|
    |em_d0                                 |   26|          5|  256|       1280|
    |em_d1                                 |   31|          6|  256|       1536|
    |em_we0                                |   26|          5|   32|        160|
    |em_we1                                |   31|          6|   32|        192|
    |i_140_fu_172                          |    9|          2|   32|         64|
    |i_141_fu_176                          |    9|          2|    3|          6|
    |i_fu_168                              |    9|          2|   32|         64|
    |idx_address0                          |   14|          3|    3|          9|
    |idx_ce0                               |   14|          3|    1|          3|
    |loop_index_i_fu_148                   |    9|          2|    5|         10|
    |phi_ln228_1_reg_336                   |    9|          2|   32|         64|
    |phi_ln228_2_reg_348                   |    9|          2|   32|         64|
    |phi_ln228_reg_324                     |    9|          2|   32|         64|
    |ref_tmp2_address0                     |   26|          5|    4|         20|
    |ref_tmp2_ce0                          |   20|          4|    1|          4|
    |ref_tmp2_d0                           |   14|          3|   64|        192|
    |ref_tmp2_we0                          |   14|          3|    8|         24|
    |ref_tmp_address0                      |   26|          5|    4|         20|
    |ref_tmp_ce0                           |   14|          3|    1|          3|
    |ref_tmp_d0                            |   14|          3|   64|        192|
    |ref_tmp_we0                           |   14|          3|    8|         24|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  967|        194|  990|       4422|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |add_ln114_22_reg_1461                                      |  32|   0|   32|          0|
    |add_ln114_reg_1412                                         |  32|   0|   32|          0|
    |add_ln224_reg_1530                                         |   3|   0|    3|          0|
    |ap_CS_fsm                                                  |  96|   0|   96|          0|
    |empty_1316_reg_1395                                        |  32|   0|   32|          0|
    |empty_1317_reg_1405                                        |   1|   0|    1|          0|
    |empty_1320_reg_1417                                        |  13|   0|   16|          3|
    |empty_1321_reg_1422                                        |   4|   0|    7|          3|
    |empty_1322_reg_1427                                        |   2|   0|    5|          3|
    |empty_1323_reg_1444                                        |  32|   0|   32|          0|
    |empty_1324_reg_1454                                        |   1|   0|    1|          0|
    |grp_getSubset_Pipeline_1_fu_361_ap_start_reg               |   1|   0|    1|          0|
    |grp_getSubset_Pipeline_2_fu_372_ap_start_reg               |   1|   0|    1|          0|
    |grp_getSubset_Pipeline_3_fu_377_ap_start_reg               |   1|   0|    1|          0|
    |grp_getSubset_Pipeline_VITIS_LOOP_8_1_fu_388_ap_start_reg  |   1|   0|    1|          0|
    |i_140_fu_172                                               |  32|   0|   32|          0|
    |i_141_fu_176                                               |   3|   0|    3|          0|
    |i_164_reg_1519                                             |   3|   0|    3|          0|
    |i_fu_168                                                   |  32|   0|   32|          0|
    |icmp_ln264_reg_1504                                        |   1|   0|    1|          0|
    |idx92_loc_fu_152                                           |   3|   0|    3|          0|
    |idx_addr_reg_1540                                          |   3|   0|    3|          0|
    |loop_index_i_fu_148                                        |   5|   0|    5|          0|
    |lshr_ln237_1_reg_1604                                      |  10|   0|   10|          0|
    |lshr_ln237_2_reg_1599                                      |  11|   0|   11|          0|
    |lshr_ln239_1_reg_1639                                      |  10|   0|   10|          0|
    |lshr_ln239_2_reg_1619                                      |  11|   0|   11|          0|
    |p_cast10_reg_1476                                          |   1|   0|    5|          4|
    |p_cast12_reg_1471                                          |   3|   0|    7|          4|
    |p_cast5_reg_1449                                           |  32|   0|   32|          0|
    |p_cast_reg_1400                                            |  32|   0|   32|          0|
    |phi_ln228_1_reg_336                                        |  32|   0|   32|          0|
    |phi_ln228_2_reg_348                                        |  32|   0|   32|          0|
    |phi_ln228_reg_324                                          |  32|   0|   32|          0|
    |sext_ln235_reg_1581                                        |  12|   0|   15|          3|
    |sub_ln235_reg_1553                                         |  13|   0|   16|          3|
    |targetBlock_reg_1545                                       |   1|   0|    1|          0|
    |tmp_1450_reg_1466                                          |  12|   0|   16|          4|
    |trunc_ln235_2_reg_1559                                     |   2|   0|    5|          3|
    |trunc_ln235_4_reg_1587                                     |   2|   0|    5|          3|
    |trunc_ln238_1_reg_1571                                     |  12|   0|   12|          0|
    |trunc_ln238_2_reg_1576                                     |   1|   0|    1|          0|
    |trunc_ln238_4_reg_1629                                     |   1|   0|    1|          0|
    |trunc_ln238_5_reg_1624                                     |   1|   0|    5|          4|
    |trunc_ln270_reg_1514                                       |  32|   0|   32|          0|
    |trunc_ln37_reg_1634                                        |   1|   0|    5|          4|
    |trunc_ln_reg_1499                                          |  32|   0|   32|          0|
    |zext_ln224_reg_1535                                        |   3|   0|   64|         61|
    |zext_ln269_1_reg_1508                                      |  64|   0|  256|        192|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 729|   0| 1023|        294|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|     getSubset|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|     getSubset|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|     getSubset|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|     getSubset|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|     getSubset|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|     getSubset|  return value|
|em_address0  |  out|   11|   ap_memory|            em|         array|
|em_ce0       |  out|    1|   ap_memory|            em|         array|
|em_we0       |  out|   32|   ap_memory|            em|         array|
|em_d0        |  out|  256|   ap_memory|            em|         array|
|em_q0        |   in|  256|   ap_memory|            em|         array|
|em_address1  |  out|   11|   ap_memory|            em|         array|
|em_ce1       |  out|    1|   ap_memory|            em|         array|
|em_we1       |  out|   32|   ap_memory|            em|         array|
|em_d1        |  out|  256|   ap_memory|            em|         array|
|em_q1        |   in|  256|   ap_memory|            em|         array|
+-------------+-----+-----+------------+--------------+--------------+

