+====================+===================+==============================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                          |
+====================+===================+==============================================================================+
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_choose_req_grant_reg[0]/D                  |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_choose_req_grant_reg[1]/D                  |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_choose_req_grant_reg[2]/D                  |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine4_trccon_count_reg[3]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine4_trascon_count_reg[2]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine2_trascon_count_reg[2]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine5_trccon_count_reg[1]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine5_trascon_count_reg[2]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine2_trascon_count_reg[1]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine7_trascon_count_reg[2]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine6_trascon_count_reg[2]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine5_pipe_valid_source_valid_reg/D |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine5_trccon_count_reg[3]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine6_trascon_count_reg[1]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine2_trccon_count_reg[3]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine4_pipe_valid_source_valid_reg/D |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_choose_cmd_grant_reg[0]/D                  |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine3_trccon_count_reg[3]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine1_trccon_count_reg[1]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine7_trccon_count_reg[1]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine1_trascon_count_reg[1]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine7_trccon_count_reg[3]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine2_trccon_count_reg[1]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine5_trascon_count_reg[1]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_choose_cmd_grant_reg[1]/D                  |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine5_level_reg[4]/CE               |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine5_level_reg[1]/CE               |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine5_level_reg[0]/CE               |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine1_trascon_count_reg[2]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine1_trccon_count_reg[3]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine7_trascon_count_reg[1]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_tccdcon_count_reg/D                        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine6_trccon_count_reg[3]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine0_trccon_count_reg[1]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine0_trascon_count_reg[0]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine3_trascon_count_reg[0]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine6_trccon_count_reg[1]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine1_trascon_count_reg[0]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine2_trascon_count_reg[0]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_choose_cmd_grant_reg[2]/D                  |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine4_trascon_count_reg[0]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_tccdcon_ready_reg/D                        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine3_pipe_valid_source_valid_reg/D |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine7_trascon_count_reg[0]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine6_trascon_count_reg[0]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine0_pipe_valid_source_valid_reg/D |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine3_trascon_count_reg[1]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine7_pipe_valid_source_valid_reg/D |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine0_trccon_count_reg[3]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine6_pipe_valid_source_valid_reg/D |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine0_trascon_count_reg[1]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine5_trascon_count_reg[0]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_17/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine4_trascon_count_reg[1]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine3_trascon_count_reg[2]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_9/RST                                              |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine3_trccon_count_reg[1]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_23/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_22/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_16/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_6/RST                                              |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_10/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine4_trccon_count_reg[1]/D         |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_5/RST                                              |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_1/RST                                              |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_8/RST                                              |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_20/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine0_trascon_count_reg[2]/D        |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_11/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_18/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_25/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_21/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_13/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_2/RST                                              |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_7/RST                                              |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_19/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_12/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_30/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_4/RST                                              |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_14/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine1_pipe_valid_source_valid_reg/D |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_bankmachine2_pipe_valid_source_valid_reg/D |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_24/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_15/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_3/RST                                              |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_31/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_32/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/OSERDESE2_33/RST                                             |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_dfi_p3_ras_n_reg/D                         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_dfi_p2_ras_n_reg/D                         |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_trrdcon_count_reg[1]/D                     |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_trrdcon_count_reg[0]/D                     |
| main_clkout1       | main_clkout1      | u_litedram_core/builder_multiplexer_state_reg[0]/D                           |
| main_clkout1       | main_clkout1      | u_litedram_core/builder_multiplexer_state_reg[2]/D                           |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_tfawcon_ready_reg/D                        |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_tfawcon_window_reg[0]/D                    |
| main_clkout1       | main_clkout1      | u_litedram_core/builder_multiplexer_state_reg[1]/D                           |
| main_clkout1       | main_clkout1      | u_litedram_core/main_litedramcore_dfi_p2_we_n_reg/D                          |
+--------------------+-------------------+------------------------------------------------------------------------------+
