library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Chap7Ex5 is
port(SL1,SL2,CLK: in std_logic;
A,B,C: in std_logic_vector(7 downto 0);
RAX,RBX: out std_logic_vector(7 downto 0));
end Chap7Ex5;

architecture Chap7Ex5_behavioral of Chap7Ex5 is
signal decoder_output: std_logic_vector(1 downto 0);
signal mux_output: std_logic_vector(7 downto 0);

begin
with SL1 select
decoder_output <= "01" when '0',
"10" when '1',
"00" when others;

with SL2 select
mux_output <= C when '0',
B when '1',
"00000000" when others;

rega: process(CLK)
begin 
if (rising_edge(CLK)) then
if (decoder_output(1) = '1') then 
RAX <= A; 
end if; 
end if; 
end process;

regb: process(CLK)
begin 
if (rising_edge(CLK)) then 
if (decoder_output(0) = '1') then 
RBX <= mux_output; 
end if; 
end if; 
end process;

end Chap7Ex5_behavioral;
