<profile>

<section name = "Vitis HLS Report for 'xFapplygaussian3x3_0_s'" level="0">
<item name = "Date">Wed Mar  1 23:21:01 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">gaussian_filter_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.342 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 7, 46.669 ns, 46.669 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 5, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 14, -</column>
<column name="Register">-, -, 329, 96, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8ns_8ns_16_1_0_U89">mul_8ns_8ns_16_1_0, 0, 0, 0, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="am_addmul_8ns_8ns_8ns_17_4_0_U91">am_addmul_8ns_8ns_8ns_17_4_0, (i0 + i1) * i2</column>
<column name="am_addmul_8ns_8ns_8ns_17_4_0_U92">am_addmul_8ns_8ns_8ns_17_4_0, (i0 + i1) * i2</column>
<column name="am_addmul_9ns_9ns_8ns_18_4_0_U90">am_addmul_9ns_9ns_8ns_18_4_0, (i0 + i1) * i2</column>
<column name="ama_addmuladd_17ns_16ns_8ns_24ns_24_4_0_U94">ama_addmuladd_17ns_16ns_8ns_24ns_24_4_0, i0 + (i1 + i2) * i3</column>
<column name="ama_addmuladd_18ns_17ns_8ns_16ns_24_4_0_U93">ama_addmuladd_18ns_17ns_8ns_16ns_24_4_0, (i0 + i1) * i2 + i3</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1495_fu_124_p2">+, 0, 0, 16, 9, 9</column>
<column name="ret_V_7_fu_106_p2">+, 0, 0, 16, 9, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_return">14, 3, 8, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="D1_int_reg">8, 0, 8, 0</column>
<column name="D2_int_reg">8, 0, 8, 0</column>
<column name="D3_int_reg">8, 0, 8, 0</column>
<column name="D4_int_reg">8, 0, 8, 0</column>
<column name="D4_read_reg_269">8, 0, 8, 0</column>
<column name="D5_int_reg">8, 0, 8, 0</column>
<column name="D5_read_reg_264">8, 0, 8, 0</column>
<column name="D6_int_reg">8, 0, 8, 0</column>
<column name="D6_read_reg_259">8, 0, 8, 0</column>
<column name="D7_int_reg">8, 0, 8, 0</column>
<column name="D8_int_reg">8, 0, 8, 0</column>
<column name="D9_int_reg">8, 0, 8, 0</column>
<column name="ap_ce_reg">1, 0, 1, 0</column>
<column name="ap_return_int_reg">8, 0, 8, 0</column>
<column name="p_read1_int_reg">8, 0, 8, 0</column>
<column name="p_read2_int_reg">8, 0, 8, 0</column>
<column name="p_read_7_reg_253">8, 0, 8, 0</column>
<column name="p_read_reg_247">8, 0, 8, 0</column>
<column name="D5_read_reg_264">64, 32, 8, 0</column>
<column name="p_read_7_reg_253">64, 32, 8, 0</column>
<column name="p_read_reg_247">64, 32, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xFapplygaussian3x3&lt;0&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xFapplygaussian3x3&lt;0&gt;, return value</column>
<column name="ap_return">out, 8, ap_ctrl_hs, xFapplygaussian3x3&lt;0&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, xFapplygaussian3x3&lt;0&gt;, return value</column>
<column name="D1">in, 8, ap_none, D1, scalar</column>
<column name="D2">in, 8, ap_none, D2, scalar</column>
<column name="D3">in, 8, ap_none, D3, scalar</column>
<column name="D4">in, 8, ap_none, D4, scalar</column>
<column name="D5">in, 8, ap_none, D5, scalar</column>
<column name="D6">in, 8, ap_none, D6, scalar</column>
<column name="D7">in, 8, ap_none, D7, scalar</column>
<column name="D8">in, 8, ap_none, D8, scalar</column>
<column name="D9">in, 8, ap_none, D9, scalar</column>
<column name="p_read1">in, 8, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 8, ap_none, p_read2, scalar</column>
</table>
</item>
</section>
</profile>
