<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE language SYSTEM "klayout_doc.dtd">

<doc>

  <title>Layout vs. Schematic (LVS)</title>

  <p>
  LVS is a verification step which checks whether a layout matches the circuit
  from the schematic. The LVS feature is described in the following topic chapters:
  </p>

  <topics>
    <topic href="/manual/lvs_overview.xml"/>
    <topic href="/manual/lvs_intro.xml"/>

    <!--
    <topic href="/manual/lvs_hierarchy.xml"/>
    <topic href="/manual/lvs_devices.xml"/>
    <topic href="/manual/lvs_connect.xml"/>
    <topic href="/manual/lvs_reference.xml"/>
    <topic href="/manual/lvs_compare.xml"/>
    <topic href="/manual/lvs_tweaks.xml"/>
    <topuresic href="/manual/lvs_browser.xml"/>
    -->
  </topics>

  <p>A reference for the functions and objects available for LVS scripts can be found here: <link href="/about/lvs_ref.xml"/>.</p>

</doc>

