head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.32
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.2
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.30
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.28
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.26
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.24
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.22
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.20
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.18
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.16
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.14
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.2
	binutils-2_18-branch:1.2.0.12
	binutils-2_18-branchpoint:1.2
	binutils-csl-coldfire-4_1-32:1.2
	binutils-csl-sourcerygxx-4_1-32:1.2
	binutils-csl-innovasic-fido-3_4_4-33:1.2
	binutils-csl-sourcerygxx-3_4_4-32:1.2
	binutils-csl-coldfire-4_1-30:1.2
	binutils-csl-sourcerygxx-4_1-30:1.2
	binutils-csl-coldfire-4_1-28:1.2
	binutils-csl-sourcerygxx-4_1-29:1.2
	binutils-csl-sourcerygxx-4_1-28:1.2
	binutils-csl-arm-2006q3-27:1.2
	binutils-csl-sourcerygxx-4_1-27:1.2
	binutils-csl-arm-2006q3-26:1.2
	binutils-csl-sourcerygxx-4_1-26:1.2
	binutils-csl-sourcerygxx-4_1-25:1.2
	binutils-csl-sourcerygxx-4_1-24:1.2
	binutils-csl-sourcerygxx-4_1-23:1.2
	binutils-csl-sourcerygxx-4_1-21:1.2
	binutils-csl-arm-2006q3-21:1.2
	binutils-csl-sourcerygxx-4_1-22:1.2
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.2
	binutils-csl-sourcerygxx-4_1-20:1.2
	binutils-csl-arm-2006q3-19:1.2
	binutils-csl-sourcerygxx-4_1-19:1.2
	binutils-csl-sourcerygxx-4_1-18:1.2
	binutils-csl-renesas-4_1-9:1.2
	binutils-csl-sourcerygxx-3_4_4-25:1.2
	binutils-csl-renesas-4_1-8:1.2
	binutils-csl-renesas-4_1-7:1.2
	binutils-csl-renesas-4_1-6:1.2
	binutils-csl-sourcerygxx-4_1-17:1.2
	binutils-csl-sourcerygxx-4_1-14:1.2
	binutils-csl-sourcerygxx-4_1-15:1.2
	binutils-csl-sourcerygxx-4_1-13:1.2
	binutils-2_17:1.2
	binutils-csl-sourcerygxx-4_1-12:1.2
	binutils-csl-sourcerygxx-3_4_4-21:1.2
	binutils-csl-wrs-linux-3_4_4-24:1.2
	binutils-csl-wrs-linux-3_4_4-23:1.2
	binutils-csl-sourcerygxx-4_1-9:1.2
	binutils-csl-sourcerygxx-4_1-8:1.2
	binutils-csl-sourcerygxx-4_1-7:1.2
	binutils-csl-arm-2006q1-6:1.2
	binutils-csl-sourcerygxx-4_1-6:1.2
	binutils-csl-wrs-linux-3_4_4-22:1.2
	binutils-csl-coldfire-4_1-11:1.2
	binutils-csl-sourcerygxx-3_4_4-19:1.2
	binutils-csl-coldfire-4_1-10:1.2
	binutils-csl-sourcerygxx-4_1-5:1.2
	binutils-csl-sourcerygxx-4_1-4:1.2
	binutils-csl-wrs-linux-3_4_4-21:1.2
	binutils-csl-morpho-4_1-4:1.2
	binutils-csl-sourcerygxx-3_4_4-17:1.2
	binutils-csl-wrs-linux-3_4_4-20:1.2
	binutils-2_17-branch:1.2.0.10
	binutils-2_17-branchpoint:1.2
	binutils-csl-2_17-branch:1.2.0.8
	binutils-csl-2_17-branchpoint:1.2
	binutils-csl-gxxpro-3_4-branch:1.2.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.2
	binutils-2_16_1:1.2
	binutils-csl-arm-2005q1b:1.2
	binutils-2_16:1.2
	binutils-csl-arm-2005q1a:1.2
	binutils-csl-arm-2005q1-branch:1.2.0.4
	binutils-csl-arm-2005q1-branchpoint:1.2
	binutils-2_16-branch:1.2.0.2
	binutils-2_16-branchpoint:1.2
	csl-arm-2004-q3d:1.2
	csl-arm-2004-q3:1.2
	csl-arm-2004-q1a:1.1
	csl-arm-2004-q1:1.1
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2004.05.06.02.46.07;	author aoliva;	state Exp;
branches;
next	1.1;

1.1
date	2004.03.01.10.11.41;	author rsandifo;	state Exp;
branches;
next	;


desc
@@


1.2
log
@* gas/frv/reloc1.d: Match elf32-frvfdpic as well.
* gas/frv/fr405-insn.d: Likewise.
* gas/frv/fr450-insn.d: Likewise.
@
text
@#as: -mcpu=fr450
#objdump: -dr

.*:     file format elf32-frv(|fdpic)

Disassembly of section \.text:

00000000 <.*>:
#
.*:	80 0d f8 00 	lrai gr31,gr0,0x0,0x0,0x0
.*:	be 0c 08 00 	lrai gr0,gr31,0x0,0x0,0x0
.*:	80 0c 08 20 	lrai gr0,gr0,0x1,0x0,0x0
.*:	80 0c 08 10 	lrai gr0,gr0,0x0,0x1,0x0
.*:	80 0c 08 08 	lrai gr0,gr0,0x0,0x0,0x1
#
.*:	80 0d f8 40 	lrad gr31,gr0,0x0,0x0,0x0
.*:	be 0c 08 40 	lrad gr0,gr31,0x0,0x0,0x0
.*:	80 0c 08 60 	lrad gr0,gr0,0x1,0x0,0x0
.*:	80 0c 08 50 	lrad gr0,gr0,0x0,0x1,0x0
.*:	80 0c 08 48 	lrad gr0,gr0,0x0,0x0,0x1
#
.*:	80 0d f9 00 	tlbpr gr31,gr0,0x0,0x0
.*:	80 0c 09 1f 	tlbpr gr0,gr31,0x0,0x0
.*:	9c 0c 09 00 	tlbpr gr0,gr0,0x7,0x0
.*:	82 0c 09 00 	tlbpr gr0,gr0,0x0,0x1
#
.*:	81 e1 e4 00 	mqlclrhs fr30,fr0,fr0
.*:	81 e0 04 1e 	mqlclrhs fr0,fr30,fr0
.*:	bd e0 04 00 	mqlclrhs fr0,fr0,fr30
#
.*:	81 e1 e5 00 	mqlmths fr30,fr0,fr0
.*:	81 e0 05 1e 	mqlmths fr0,fr30,fr0
.*:	bd e0 05 00 	mqlmths fr0,fr0,fr30
#
.*:	81 e1 e4 40 	mqsllhi fr30,0x0,fr0
.*:	81 e0 04 7f 	mqsllhi fr0,0x3f,fr0
.*:	bd e0 04 40 	mqsllhi fr0,0x0,fr30
#
.*:	81 e1 e4 c0 	mqsrahi fr30,0x0,fr0
.*:	81 e0 04 ff 	mqsrahi fr0,0x3f,fr0
.*:	bd e0 04 c0 	mqsrahi fr0,0x0,fr30
@


1.1
log
@Add fr450 support.
@
text
@d4 1
a4 1
.*:     file format elf32-frv
@

