( ( nil
  version "2.1"
  mapType "incremental"
  blockName "EE_140_240A_Sp25_System"
  repList "spectre veriloga ahdl cmos_sch schematic"
  stopList "spectre veriloga ahdl"
  globalList "gnd!"
  hierDelim "."
  netlistDir "/home/cc/ee140/sp25/class/ee140-aam/cadence_finalproj/Sim/EE_140_240A_Sp25_System/spectre/schematic/netlist"
 )
( net
( "gnd!" "0" )
 )
( model
( "proj/strongARM_latch/schematic" "strongARM_latch" )
( "EE_140_240A_Final_Project/opamp_mockup/schematic" "opamp_mockup_schematic" )
( "EE_140_240A_Final_Project/PGA_mockup/schematic" "PGA_mockup_schematic" )
( "EE_140_240A_Final_Project/AREG_mockup/schematic" "AREG_mockup_schematic" )
( "proj/MUX21/schematic" "MUX21" )
( "EE_140_240A_Final_Project/nor2_dupe/schematic" "nor2_dupe_schematic" )
( "proj/switch_TG/schematic" "switch_TG" )
( "EE_140_240A_Final_Project/SAR_DFF/schematic" "SAR_DFF_schematic" )
( "EE_140_240A_Final_Project/OR2HDX0_dupe/schematic" "OR2HDX0_dupe_schematic" )
( "EE_140_240A_Final_Project/NA2HDX0_dupe/schematic" "NA2HDX0_dupe_schematic" )
( "EE_140_240A_Final_Project/capdac_mockup/schematic" "capdac_mockup_schematic" )
( "EE_140_240A_Final_Project/SAR_FSM_HW/schematic" "SAR_FSM_HW_schematic" )
( "proj/TG/schematic" "TG" )
( "proj/MUX41/schematic" "MUX41" )
( "EE_140_240A_Final_Project/DREG_mockup/schematic" "DREG_mockup_schematic" )
( "EE_140_240A_Final_Project/EE_140_240A_Sp25_DigitalTop/schematic" "EE_140_240A_Sp25_DigitalTop_schematic" )
( "EE_140_240A_Final_Project/EE_140_240A_Sp25_Student_Submission/schematic" "EE_140_240A_Sp25_Student_Submission_schematic" )
( "EE_140_240A_Final_Project/mux_mockup/schematic" "mux_mockup_schematic" )
( "proj/inverter_adc/schematic" "inverter_adc" )
( "EE_140_240A_Final_Project/clk_nonoverlapping/schematic" "clk_nonoverlapping_schematic" )
( "EE_140_240A_Final_Project/DFRRSHDX0_dupe/schematic" "DFRRSHDX0_dupe_schematic" )
( "EE_140_240A_Final_Project/XNOR_gate/schematic" "XNOR_gate_schematic" )
( "EE_140_240A_Final_Project/AND2HDX0_dupe/schematic" "AND2HDX0_dupe_schematic" )
( "EE_140_240A_Final_Project/mux2_mockup/schematic" "mux2_mockup_schematic" )
( "proj/comparator/schematic" "comparator" )
( "EE_140_240A_Final_Project/ADC_mockup/schematic" "ADC_mockup_schematic" )
( "EE_140_240A_Final_Project/invr_dupe/schematic" "invr_dupe_schematic" )
( "EE_140_240A_Final_Project/VBATDIV4_mockup/schematic" "VBATDIV4_mockup_schematic" )
( "EE_140_240A_Final_Project/EE_140_240A_Sp25_System/schematic" "EE_140_240A_Sp25_System_schematic" )
( "EE_140_240A_Final_Project/BGR_mockup/schematic" "BGR_mockup_schematic" )
 )
( "SAR_DFF_schematic" "ihnl/cds42/map" )
( "AND2HDX0_dupe_schematic" "ihnl/cds24/map" )
( "capdac_mockup_schematic" "ihnl/cds36/map" )
( "NA2HDX0_dupe_schematic" "ihnl/cds39/map" )
( "mux_mockup_schematic" "ihnl/cds30/map" )
( "MUX21" "ihnl/cds53/map" )
( "XNOR_gate_schematic" "ihnl/cds44/map" )
( "DFRRSHDX0_dupe_schematic" "ihnl/cds41/map" )
( "nor2_dupe_schematic" "ihnl/cds26/map" )
( "EE_140_240A_Sp25_Student_Submission_schematic" "ihnl/cds38/map" )
( "AREG_mockup_schematic" "ihnl/cds32/map" )
( "clk_nonoverlapping_schematic" "ihnl/cds40/map" )
( "comparator" "ihnl/cds52/map" )
( "PGA_mockup_schematic" "ihnl/cds29/map" )
( "TG" "ihnl/cds48/map" )
( "opamp_mockup_schematic" "ihnl/cds28/map" )
( "MUX41" "ihnl/cds54/map" )
( "EE_140_240A_Sp25_System_schematic" "ihnl/cds47/map" )
( "SAR_FSM_HW_schematic" "ihnl/cds45/map" )
( "VBATDIV4_mockup_schematic" "ihnl/cds34/map" )
( "invr_dupe_schematic" "ihnl/cds25/map" )
( "inverter_adc" "ihnl/cds49/map" )
( "BGR_mockup_schematic" "ihnl/cds31/map" )
( "DREG_mockup_schematic" "ihnl/cds33/map" )
( "OR2HDX0_dupe_schematic" "ihnl/cds27/map" )
( "switch_TG" "ihnl/cds50/map" )
( "ADC_mockup_schematic" "ihnl/cds37/map" )
( "mux2_mockup_schematic" "ihnl/cds43/map" )
( "strongARM_latch" "ihnl/cds51/map" )
( "EE_140_240A_Sp25_DigitalTop_schematic" "ihnl/cds46/map" )
 )
