#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Nov 18 14:38:49 2024
# Process ID: 24048
# Current directory: C:/Development/SixteenShadesOfCpu/vivado/Integration
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26528 C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.xpr
# Log file: C:/Development/SixteenShadesOfCpu/vivado/Integration/vivado.log
# Journal file: C:/Development/SixteenShadesOfCpu/vivado/Integration\vivado.jou
# Running On        :BOOK-69BD3QPCMV
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) Ultra 5 125H
# CPU Frequency     :2995 MHz
# CPU Physical cores:14
# CPU Logical cores :18
# Host memory       :16739 MB
# Swap memory       :6442 MB
# Total Virtual     :23182 MB
# Available Virtual :10811 MB
#-----------------------------------------------------------
start_gui
open_project C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference main_Debugger_0_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property -dict [list \
  CONFIG.CLKIN2_JITTER_PS {166.66} \
  CONFIG.CLKOUT1_JITTER {114.829} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} \
  CONFIG.CLKOUT2_JITTER {114.829} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {90.000} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKIN2_PERIOD {16.666} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {5} \
  CONFIG.MMCM_CLKOUT1_PHASE {90.000} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets InstrExec_CLK_1]
connect_bd_net [get_bd_pins ProgramCounter_0/InstrExec_CLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins Pipelining_Controller_0/InstrExec_CLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins RegFile_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins RAM_Placeholder_0/CLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins CU_JumpController_0/InstrExec_CLK]
delete_bd_objs [get_bd_nets InstrLoad_CLK_1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins Pipelining_Controller_0/InstrLoad_CLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins Pipelining_Execution_0/InstrLoad_CLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins Pipelining_WriteBack_0/InstrLoad_CLK]
set_property NAME InstrExec_CLK [get_bd_pins /clk_wiz_0/clk_out2]
startgroup
set_property -dict [list \
  CONFIG.CLK_OUT1_PORT {InstrLoad_CLK} \
  CONFIG.CLK_OUT2_PORT {InstrExec_CLK} \
] [get_bd_cells clk_wiz_0]
endgroup
set_property -dict [list \
  CONFIG.CLK_OUT1_PORT {InstrExec_CLK} \
  CONFIG.CLK_OUT2_PORT {InstrLoad_CLK} \
] [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/InstrLoad_CLK] [get_bd_pins Pipelining_Controller_0/InstrLoad_CLK]
connect_bd_net [get_bd_pins clk_wiz_0/InstrExec_CLK] [get_bd_pins ProgramCounter_0/InstrExec_CLK]
delete_bd_objs [get_bd_ports InstrExec_CLK]
delete_bd_objs [get_bd_ports InstrLoad_CLK]
connect_bd_net [get_bd_ports Reset] [get_bd_pins clk_wiz_0/resetn]
create_bd_port -dir I CLK100MHZ
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins Debugger_0/clk]
connect_bd_net [get_bd_pins Debugger_0/pc_current_addr] [get_bd_pins ProgramCounter_0/Dout]
close [ open C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/ClockDisabler.vhd w ]
add_files C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/ClockDisabler.vhd
update_compile_order -fileset sources_1
save_bd_design
create_bd_cell -type module -reference ClockDisabler ClockDisabler_0
save_bd_design
update_compile_order -fileset sources_1
update_module_reference main_Debugger_0_0
connect_bd_net [get_bd_pins Debugger_0/debug_clk_stop_LOW_ACTIVE] [get_bd_pins ClockDisabler_0/debug_EN_LOW_ACTIVE]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2]
connect_bd_net [get_bd_pins clk_wiz_0/InstrLoad_CLK] [get_bd_pins ClockDisabler_0/InstrLoad_CLK_in]
connect_bd_net [get_bd_pins ClockDisabler_0/InstrLoad_CLK_out] [get_bd_pins Pipelining_Controller_0/InstrLoad_CLK]
connect_bd_net [get_bd_pins ClockDisabler_0/InstrLoad_CLK_out] [get_bd_pins Pipelining_Execution_0/InstrLoad_CLK]
connect_bd_net [get_bd_pins ClockDisabler_0/InstrLoad_CLK_out] [get_bd_pins Pipelining_WriteBack_0/InstrLoad_CLK]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
connect_bd_net [get_bd_pins clk_wiz_0/InstrExec_CLK] [get_bd_pins ClockDisabler_0/InstrExec_CLK_in]
connect_bd_net [get_bd_pins ClockDisabler_0/InstrExec_CLK_out] [get_bd_pins ProgramCounter_0/InstrExec_CLK]
connect_bd_net [get_bd_pins ClockDisabler_0/InstrExec_CLK_out] [get_bd_pins Pipelining_Controller_0/InstrExec_CLK]
connect_bd_net [get_bd_pins ClockDisabler_0/InstrExec_CLK_out] [get_bd_pins RegFile_0/clk]
connect_bd_net [get_bd_pins ClockDisabler_0/InstrExec_CLK_out] [get_bd_pins CU_JumpController_0/InstrExec_CLK]
connect_bd_net [get_bd_pins ClockDisabler_0/InstrExec_CLK_out] [get_bd_pins RAM_Placeholder_0/CLK]
set_property location {2 314 -531} [get_bd_cells ClockDisabler_0]
set_property location {2 200 -558} [get_bd_cells ClockDisabler_0]
set_property location {3 658 -401} [get_bd_cells TX_UART_0]
set_property location {3 672 -392} [get_bd_cells TX_UART_0]
set_property location {1 -201 -571} [get_bd_cells clk_wiz_0]
set_property location {1 -187 -603} [get_bd_cells clk_wiz_0]
set_property location {1 -199 -579} [get_bd_cells clk_wiz_0]
set_property location {1 -201 -594} [get_bd_cells clk_wiz_0]
set_property location {1 -206 -597} [get_bd_cells clk_wiz_0]
set_property location {1 -203 -377} [get_bd_cells RX_UART_0]
set_property location {-410 -372} [get_bd_ports RX_UART_IN]
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg
source mainSim.tcl
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/EUT/main_i/CLK100MHZ}} 
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/EUT/main_i/clk_wiz_0/InstrLoad_CLK}} 
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/EUT/main_i/clk_wiz_0/InstrExec_CLK}} 
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/EUT/main_i/clk_wiz_0/clk_in1}} 
relaunch_sim
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/Reset}} 
close_sim
startgroup
set_property -dict [list \
  CONFIG.RESET_PORT {reset} \
  CONFIG.RESET_TYPE {ACTIVE_HIGH} \
] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_ports Reset] [get_bd_pins clk_wiz_0/reset]
set_property -dict [list CONFIG.POLARITY ACTIVE_HIGH] [get_bd_ports Reset]
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg
source mainSim.tcl
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/EUT/main_i/clk_wiz_0/InstrLoad_CLK}} 
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/EUT/main_i/clk_wiz_0/InstrExec_CLK}} 
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/EUT/main_i/clk_wiz_0/clk_in1}} 
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/CLK100MHZ}} 
relaunch_sim
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/Reset}} 
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/EUT/main_i/ClockDisabler_0/InstrLoad_CLK_out}} 
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/EUT/main_i/ClockDisabler_0/InstrExec_CLK_out}} 
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/EUT/main_i/ClockDisabler_0/debug_EN_LOW_ACTIVE}} 
relaunch_sim
close_sim
update_module_reference main_ClockDisabler_0_0
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg
source mainSim.tcl
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/EUT/main_i/clk_wiz_0/InstrExec_CLK}} 
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/EUT/main_i/clk_wiz_0/InstrLoad_CLK}} 
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/EUT/main_i/ClockDisabler_0/InstrExec_CLK_out}} 
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/EUT/main_i/ClockDisabler_0/InstrLoad_CLK_out}} 
current_wave_config {mainSim_test1.wcfg}
add_wave {{/mainSim/EUT/main_i/ClockDisabler_0/debug_EN_LOW_ACTIVE}} 
relaunch_sim
