

================================================================
== Vivado HLS Report for 'Accelerator_Block_proc'
================================================================
* Date:           Thu Oct 29 22:12:28 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution2opt
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  588|  600|  588|  600|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |                              |                   |  Latency  |  Interval | Pipeline |
        |           Instance           |       Module      | min | max | min | max |   Type   |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |grp_Accelerator_DCT_fu_67     |Accelerator_DCT    |  513|  513|  514|  514| dataflow |
        |grp_Accelerator_Quant_fu_110  |Accelerator_Quant  |   72|   84|   73|   85| dataflow |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      4|
|FIFO             |        -|      -|       -|      -|
|Instance         |       10|     43|    9411|  11186|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     23|
|Register         |        -|      -|      12|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       11|     43|    9423|  11213|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|     19|       8|     21|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+------+------+
    |           Instance           |       Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------+-------------------+---------+-------+------+------+
    |grp_Accelerator_DCT_fu_67     |Accelerator_DCT    |       10|     40|  7474|  8534|
    |grp_Accelerator_Quant_fu_110  |Accelerator_Quant  |        0|      3|  1937|  2652|
    +------------------------------+-------------------+---------+-------+------+------+
    |Total                         |                   |       10|     43|  9411| 11186|
    +------------------------------+-------------------+---------+-------+------+------+

    * Memory: 
    +--------+-----------------------------+---------+---+----+------+-----+------+-------------+
    | Memory |            Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |temp_U  |Accelerator_Block_proc_temp  |        1|  0|   0|    64|   32|     1|         2048|
    +--------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |Total   |                             |        1|  0|   0|    64|   32|     1|         2048|
    +--------+-----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |cond_fu_120_p2  |   icmp   |      0|  0|   3|           8|           1|
    |ap_sig_bdd_46   |    or    |      0|  0|   1|           1|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|   4|           9|           2|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |X_read                                                 |   1|          3|    1|          3|
    |Y_write                                                |   1|          2|    1|          2|
    |ap_NS_fsm                                              |   1|          7|    1|          7|
    |ap_sig_startack_grp_Accelerator_DCT_fu_67_ap_ready     |   1|          2|    1|          2|
    |ap_sig_startack_grp_Accelerator_Quant_fu_110_ap_ready  |   1|          2|    1|          2|
    |grp_Accelerator_DCT_fu_67_function_r                   |   8|          3|    8|         24|
    |grp_Accelerator_Quant_fu_110_function_r                |   8|          3|    8|         24|
    |temp_ce0                                               |   1|          2|    1|          2|
    |temp_we0                                               |   1|          2|    1|          2|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  |  23|         26|   23|         68|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                              |  6|   0|    6|          0|
    |ap_done_reg                                            |  1|   0|    1|          0|
    |ap_reg_startack_grp_Accelerator_DCT_fu_67_ap_ready     |  1|   0|    1|          0|
    |ap_reg_startack_grp_Accelerator_Quant_fu_110_ap_ready  |  1|   0|    1|          0|
    |cond_reg_132                                           |  1|   0|    1|          0|
    |grp_Accelerator_DCT_fu_67_ap_start_ap_start_reg        |  1|   0|    1|          0|
    |grp_Accelerator_Quant_fu_110_ap_start_ap_start_reg     |  1|   0|    1|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  | 12|   0|   12|          0|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------+-----+-----+------------+-------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Accelerator_Block__proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Accelerator_Block__proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Accelerator_Block__proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | Accelerator_Block__proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | Accelerator_Block__proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Accelerator_Block__proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Accelerator_Block__proc | return value |
|function_r   |  in |    8|   ap_none  |        function_r       |    scalar    |
|X_dout       |  in |   32|   ap_fifo  |            X            |    pointer   |
|X_empty_n    |  in |    1|   ap_fifo  |            X            |    pointer   |
|X_read       | out |    1|   ap_fifo  |            X            |    pointer   |
|Y_din        | out |   32|   ap_fifo  |            Y            |    pointer   |
|Y_full_n     |  in |    1|   ap_fifo  |            Y            |    pointer   |
|Y_write      | out |    1|   ap_fifo  |            Y            |    pointer   |
+-------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!cond)
	5  / (cond)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
5 --> 
	6  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 3.75ns
ST_1: stg_7 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(float* %Y, [8 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)

ST_1: stg_8 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(float* %X, [8 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)

ST_1: function_read [1/1] 0.00ns
newFuncRoot:2  %function_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %function_r)

ST_1: temp [1/1] 2.71ns
newFuncRoot:3  %temp = alloca [64 x float], align 4

ST_1: cond [1/1] 2.00ns
newFuncRoot:4  %cond = icmp eq i8 %function_read, 1

ST_1: stg_12 [1/1] 0.00ns
newFuncRoot:5  br i1 %cond, label %0, label %1

ST_1: stg_13 [2/2] 1.04ns
:0  call fastcc void @Accelerator_DCT(float* %X, i8 zeroext %function_read, [64 x float]* nocapture %temp)

ST_1: stg_14 [2/2] 1.04ns
:0  call fastcc void @Accelerator_Quant(float* %X, i8 1, float* %Y)


 <State 2>: 0.00ns
ST_2: stg_15 [1/2] 0.00ns
:0  call fastcc void @Accelerator_DCT(float* %X, i8 zeroext %function_read, [64 x float]* nocapture %temp)


 <State 3>: 1.04ns
ST_3: stg_16 [2/2] 1.04ns
:1  call fastcc void @Accelerator_Quant(float* %X, i8 %function_read, float* %Y)


 <State 4>: 0.00ns
ST_4: stg_17 [1/2] 0.00ns
:1  call fastcc void @Accelerator_Quant(float* %X, i8 %function_read, float* %Y)

ST_4: stg_18 [1/1] 0.00ns
:2  br label %.ret.exitStub

ST_4: stg_19 [1/2] 0.00ns
:1  call fastcc void @Accelerator_DCT(float* %X, i8 zeroext 1, [64 x float]* nocapture %temp)

ST_4: stg_20 [1/1] 0.00ns
:2  br label %.ret.exitStub

ST_4: stg_21 [1/1] 0.00ns
.ret.exitStub:0  ret void


 <State 5>: 0.00ns
ST_5: stg_22 [1/2] 0.00ns
:0  call fastcc void @Accelerator_Quant(float* %X, i8 1, float* %Y)


 <State 6>: 1.04ns
ST_6: stg_23 [2/2] 1.04ns
:1  call fastcc void @Accelerator_DCT(float* %X, i8 zeroext 1, [64 x float]* nocapture %temp)



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ function_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x9a9a340530; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x9a9a340f50; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x9a9a3405c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Tinv_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9a341a00; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9a33fcc0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9a3412b0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9a33fe70; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9a3406e0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9a340770; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9a33ff00; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9a33ff90; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9a340800; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9a3409b0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9d4043f0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9d404b40; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9d404bd0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9d404cf0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9d405050; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9a9d405170; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_7         (specinterface) [ 0000000]
stg_8         (specinterface) [ 0000000]
function_read (read         ) [ 0011111]
temp          (alloca       ) [ 0011111]
cond          (icmp         ) [ 0111111]
stg_12        (br           ) [ 0000000]
stg_15        (call         ) [ 0000000]
stg_17        (call         ) [ 0000000]
stg_18        (br           ) [ 0000000]
stg_19        (call         ) [ 0000000]
stg_20        (br           ) [ 0000000]
stg_21        (ret          ) [ 0000000]
stg_22        (call         ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="function_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="function_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Tinv_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Tinv_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Tinv_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Tinv_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Tinv_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Tinv_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Tinv_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Tinv_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="T_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="T_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="T_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="T_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="T_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="T_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="T_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="T_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Accelerator_DCT"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Accelerator_Quant"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="temp_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="function_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="function_read/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_Accelerator_DCT_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="8" slack="0"/>
<pin id="71" dir="0" index="3" bw="32" slack="0"/>
<pin id="72" dir="0" index="4" bw="32" slack="0"/>
<pin id="73" dir="0" index="5" bw="32" slack="0"/>
<pin id="74" dir="0" index="6" bw="32" slack="0"/>
<pin id="75" dir="0" index="7" bw="32" slack="0"/>
<pin id="76" dir="0" index="8" bw="32" slack="0"/>
<pin id="77" dir="0" index="9" bw="32" slack="0"/>
<pin id="78" dir="0" index="10" bw="32" slack="0"/>
<pin id="79" dir="0" index="11" bw="32" slack="0"/>
<pin id="80" dir="0" index="12" bw="32" slack="0"/>
<pin id="81" dir="0" index="13" bw="32" slack="0"/>
<pin id="82" dir="0" index="14" bw="32" slack="0"/>
<pin id="83" dir="0" index="15" bw="32" slack="0"/>
<pin id="84" dir="0" index="16" bw="32" slack="0"/>
<pin id="85" dir="0" index="17" bw="32" slack="0"/>
<pin id="86" dir="0" index="18" bw="32" slack="0"/>
<pin id="87" dir="0" index="19" bw="32" slack="0"/>
<pin id="88" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_13/1 stg_23/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_Accelerator_Quant_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="0" index="3" bw="32" slack="0"/>
<pin id="115" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_14/1 stg_16/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="cond_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/1 "/>
</bind>
</comp>

<comp id="126" class="1005" name="function_read_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="1"/>
<pin id="128" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="function_read "/>
</bind>
</comp>

<comp id="132" class="1005" name="cond_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="3"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="48" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="46" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="91"><net_src comp="60" pin="2"/><net_sink comp="67" pin=2"/></net>

<net id="92"><net_src comp="56" pin="1"/><net_sink comp="67" pin=3"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="67" pin=4"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="67" pin=5"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="67" pin=6"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="67" pin=7"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="67" pin=8"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="67" pin=9"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="67" pin=10"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="67" pin=11"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="67" pin=12"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="67" pin=13"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="67" pin=14"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="67" pin=15"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="67" pin=16"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="67" pin=17"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="67" pin=18"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="67" pin=19"/></net>

<net id="109"><net_src comp="50" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="116"><net_src comp="54" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="124"><net_src comp="60" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="60" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="135"><net_src comp="120" pin="2"/><net_sink comp="132" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X | {}
	Port: Y | {1 3 4 5 }
	Port: Tinv_0 | {}
	Port: Tinv_1 | {}
	Port: Tinv_2 | {}
	Port: Tinv_3 | {}
	Port: Tinv_4 | {}
	Port: Tinv_5 | {}
	Port: Tinv_6 | {}
	Port: Tinv_7 | {}
	Port: T_0 | {}
	Port: T_1 | {}
	Port: T_2 | {}
	Port: T_3 | {}
	Port: T_4 | {}
	Port: T_5 | {}
	Port: T_6 | {}
	Port: T_7 | {}
  - Chain level:
	State 1
		stg_12 : 1
		stg_13 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   call   |   grp_Accelerator_DCT_fu_67  |    5    |    20   | 107.833 |   4104  |   4319  |
|          | grp_Accelerator_Quant_fu_110 |    0    |    3    |  9.551  |   2409  |   2778  |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   icmp   |          cond_fu_120         |    0    |    0    |    0    |    0    |    3    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   read   |   function_read_read_fu_60   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   Total  |                              |    5    |    23   | 117.384 |   6513  |   7100  |
|----------|------------------------------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|temp|    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     cond_reg_132    |    1   |
|function_read_reg_126|    8   |
+---------------------+--------+
|        Total        |    9   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|   grp_Accelerator_DCT_fu_67  |  p2  |   3  |   8  |   24   ||    8    |
| grp_Accelerator_Quant_fu_110 |  p2  |   2  |   8  |   16   ||    8    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   40   ||  3.142  ||    16   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    5   |   23   |   117  |  6513  |  7100  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   16   |
|  Register |    -   |    -   |    -   |    9   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   23   |   120  |  6522  |  7116  |
+-----------+--------+--------+--------+--------+--------+
