{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591134362699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591134362705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 02 23:46:02 2020 " "Processing started: Tue Jun 02 23:46:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591134362705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134362705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 16_bit_mp -c 16_bit_mp " "Command: quartus_map --read_settings_files=on --write_settings_files=off 16_bit_mp -c 16_bit_mp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134362705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591134363395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591134363395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374693 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_cnt-rtl " "Found design unit 1: p_cnt-rtl" {  } { { "p_cnt.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/p_cnt.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374698 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_cnt " "Found entity 1: p_cnt" {  } { { "p_cnt.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/p_cnt.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mif-rtl " "Found design unit 1: mif-rtl" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374703 ""} { "Info" "ISGN_ENTITY_NAME" "1 mif " "Found entity 1: mif" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 md-bdf_type " "Found design unit 1: md-bdf_type" {  } { { "md.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/md.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374708 ""} { "Info" "ISGN_ENTITY_NAME" "1 md " "Found entity 1: md" {  } { { "md.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/md.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_reg-rtl " "Found design unit 1: instr_reg-rtl" {  } { { "Instr_reg.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Instr_reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374712 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_reg " "Found entity 1: instr_reg" {  } { { "Instr_reg.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Instr_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntrl_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cntrl_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cntrl_Unit-FSM " "Found design unit 1: Cntrl_Unit-FSM" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374717 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cntrl_Unit " "Found entity 1: Cntrl_Unit" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374722 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accum-rtl " "Found design unit 1: accum-rtl" {  } { { "accum.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/accum.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374727 ""} { "Info" "ISGN_ENTITY_NAME" "1 accum " "Found entity 1: accum" {  } { { "accum.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/accum.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591134374727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "md " "Elaborating entity \"md\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591134374769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_cnt p_cnt:b2v_inst1 " "Elaborating entity \"p_cnt\" for hierarchy \"p_cnt:b2v_inst1\"" {  } { { "md.vhd" "b2v_inst1" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/md.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591134374772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:b2v_inst10 " "Elaborating entity \"ram\" for hierarchy \"ram:b2v_inst10\"" {  } { { "md.vhd" "b2v_inst10" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/md.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591134374774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum accum:b2v_inst2 " "Elaborating entity \"accum\" for hierarchy \"accum:b2v_inst2\"" {  } { { "md.vhd" "b2v_inst2" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/md.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591134374776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mif mif:b2v_inst21 " "Elaborating entity \"mif\" for hierarchy \"mif:b2v_inst21\"" {  } { { "md.vhd" "b2v_inst21" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/md.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591134374779 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "value_disp mif.vhd(25) " "Verilog HDL or VHDL warning at mif.vhd(25): object \"value_disp\" assigned a value but never read" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591134374780 "|md|mif:b2v_inst21"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "we mif.vhd(27) " "VHDL Process Statement warning at mif.vhd(27): inferring latch(es) for signal or variable \"we\", which holds its previous value in one or more paths through the process" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374781 "|md|mif:b2v_inst21"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_to_ram mif.vhd(27) " "VHDL Process Statement warning at mif.vhd(27): inferring latch(es) for signal or variable \"addr_to_ram\", which holds its previous value in one or more paths through the process" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374781 "|md|mif:b2v_inst21"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_to_ir mif.vhd(27) " "VHDL Process Statement warning at mif.vhd(27): inferring latch(es) for signal or variable \"data_to_ir\", which holds its previous value in one or more paths through the process" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374782 "|md|mif:b2v_inst21"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_to_acc mif.vhd(27) " "VHDL Process Statement warning at mif.vhd(27): inferring latch(es) for signal or variable \"data_to_acc\", which holds its previous value in one or more paths through the process" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374782 "|md|mif:b2v_inst21"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_to_alu mif.vhd(27) " "VHDL Process Statement warning at mif.vhd(27): inferring latch(es) for signal or variable \"data_to_alu\", which holds its previous value in one or more paths through the process" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374782 "|md|mif:b2v_inst21"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_to_ram mif.vhd(27) " "VHDL Process Statement warning at mif.vhd(27): inferring latch(es) for signal or variable \"data_to_ram\", which holds its previous value in one or more paths through the process" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374782 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[0\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[0\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374783 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[1\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[1\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374783 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[2\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[2\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374783 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[3\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[3\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374783 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[4\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[4\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374783 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[5\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[5\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374783 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[6\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[6\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374783 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[7\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[7\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374784 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[8\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[8\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374784 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[9\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[9\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374784 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[10\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[10\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374784 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[11\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[11\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374784 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[12\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[12\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374784 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[13\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[13\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374784 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[14\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[14\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374784 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ram\[15\] mif.vhd(27) " "Inferred latch for \"data_to_ram\[15\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374784 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[0\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[0\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374784 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[1\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[1\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374784 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[2\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[2\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374784 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[3\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[3\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374785 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[4\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[4\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374785 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[5\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[5\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374785 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[6\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[6\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374785 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[7\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[7\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374785 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[8\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[8\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374785 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[9\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[9\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374785 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[10\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[10\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374785 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[11\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[11\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374785 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[12\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[12\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374785 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[13\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[13\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374785 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[14\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[14\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374785 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_alu\[15\] mif.vhd(27) " "Inferred latch for \"data_to_alu\[15\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374785 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[0\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[0\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374785 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[1\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[1\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374785 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[2\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[2\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374786 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[3\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[3\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374786 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[4\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[4\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374786 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[5\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[5\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374786 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[6\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[6\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374786 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[7\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[7\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374786 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[8\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[8\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374786 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[9\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[9\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374786 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[10\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[10\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374786 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[11\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[11\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374786 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[12\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[12\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374786 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[13\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[13\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374786 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[14\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[14\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374786 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_acc\[15\] mif.vhd(27) " "Inferred latch for \"data_to_acc\[15\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374786 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[0\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[0\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374786 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[1\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[1\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[2\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[2\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[3\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[3\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[4\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[4\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[5\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[5\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[6\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[6\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[7\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[7\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[8\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[8\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[9\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[9\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[10\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[10\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[11\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[11\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[12\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[12\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[13\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[13\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[14\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[14\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_ir\[15\] mif.vhd(27) " "Inferred latch for \"data_to_ir\[15\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_to_ram\[0\] mif.vhd(27) " "Inferred latch for \"addr_to_ram\[0\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374787 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_to_ram\[1\] mif.vhd(27) " "Inferred latch for \"addr_to_ram\[1\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374788 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_to_ram\[2\] mif.vhd(27) " "Inferred latch for \"addr_to_ram\[2\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374788 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_to_ram\[3\] mif.vhd(27) " "Inferred latch for \"addr_to_ram\[3\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374788 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_to_ram\[4\] mif.vhd(27) " "Inferred latch for \"addr_to_ram\[4\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374788 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_to_ram\[5\] mif.vhd(27) " "Inferred latch for \"addr_to_ram\[5\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374788 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_to_ram\[6\] mif.vhd(27) " "Inferred latch for \"addr_to_ram\[6\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374788 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_to_ram\[7\] mif.vhd(27) " "Inferred latch for \"addr_to_ram\[7\]\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374788 "|md|mif:b2v_inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we mif.vhd(27) " "Inferred latch for \"we\" at mif.vhd(27)" {  } { { "mif.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/mif.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374788 "|md|mif:b2v_inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_reg instr_reg:b2v_inst4 " "Elaborating entity \"instr_reg\" for hierarchy \"instr_reg:b2v_inst4\"" {  } { { "md.vhd" "b2v_inst4" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/md.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591134374815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:b2v_inst5 " "Elaborating entity \"alu\" for hierarchy \"alu:b2v_inst5\"" {  } { { "md.vhd" "b2v_inst5" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/md.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591134374818 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp alu.vhd(22) " "VHDL Process Statement warning at alu.vhd(22): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374824 "|md|alu:b2v_inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Overflow alu.vhd(22) " "VHDL Process Statement warning at alu.vhd(22): inferring latch(es) for signal or variable \"Overflow\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Overflow alu.vhd(22) " "Inferred latch for \"Overflow\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] alu.vhd(22) " "Inferred latch for \"temp\[0\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] alu.vhd(22) " "Inferred latch for \"temp\[1\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] alu.vhd(22) " "Inferred latch for \"temp\[2\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] alu.vhd(22) " "Inferred latch for \"temp\[3\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] alu.vhd(22) " "Inferred latch for \"temp\[4\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] alu.vhd(22) " "Inferred latch for \"temp\[5\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] alu.vhd(22) " "Inferred latch for \"temp\[6\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] alu.vhd(22) " "Inferred latch for \"temp\[7\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] alu.vhd(22) " "Inferred latch for \"temp\[8\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] alu.vhd(22) " "Inferred latch for \"temp\[9\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] alu.vhd(22) " "Inferred latch for \"temp\[10\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] alu.vhd(22) " "Inferred latch for \"temp\[11\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] alu.vhd(22) " "Inferred latch for \"temp\[12\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] alu.vhd(22) " "Inferred latch for \"temp\[13\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] alu.vhd(22) " "Inferred latch for \"temp\[14\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] alu.vhd(22) " "Inferred latch for \"temp\[15\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] alu.vhd(22) " "Inferred latch for \"temp\[16\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374825 "|md|alu:b2v_inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cntrl_Unit Cntrl_Unit:b2v_inst7 " "Elaborating entity \"Cntrl_Unit\" for hierarchy \"Cntrl_Unit:b2v_inst7\"" {  } { { "md.vhd" "b2v_inst7" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/md.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591134374827 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_ena Cntrl_Unit.vhd(63) " "VHDL Process Statement warning at Cntrl_Unit.vhd(63): inferring latch(es) for signal or variable \"pc_ena\", which holds its previous value in one or more paths through the process" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oe_r Cntrl_Unit.vhd(63) " "VHDL Process Statement warning at Cntrl_Unit.vhd(63): inferring latch(es) for signal or variable \"oe_r\", which holds its previous value in one or more paths through the process" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_mif Cntrl_Unit.vhd(63) " "VHDL Process Statement warning at Cntrl_Unit.vhd(63): inferring latch(es) for signal or variable \"en_mif\", which holds its previous value in one or more paths through the process" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ir Cntrl_Unit.vhd(63) " "VHDL Process Statement warning at Cntrl_Unit.vhd(63): inferring latch(es) for signal or variable \"en_ir\", which holds its previous value in one or more paths through the process" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_op_code Cntrl_Unit.vhd(63) " "VHDL Process Statement warning at Cntrl_Unit.vhd(63): inferring latch(es) for signal or variable \"pc_op_code\", which holds its previous value in one or more paths through the process" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_code Cntrl_Unit.vhd(63) " "VHDL Process Statement warning at Cntrl_Unit.vhd(63): inferring latch(es) for signal or variable \"op_code\", which holds its previous value in one or more paths through the process" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address_out Cntrl_Unit.vhd(63) " "VHDL Process Statement warning at Cntrl_Unit.vhd(63): inferring latch(es) for signal or variable \"address_out\", which holds its previous value in one or more paths through the process" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "accu_en Cntrl_Unit.vhd(63) " "VHDL Process Statement warning at Cntrl_Unit.vhd(63): inferring latch(es) for signal or variable \"accu_en\", which holds its previous value in one or more paths through the process" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "accu_op_code Cntrl_Unit.vhd(63) " "VHDL Process Statement warning at Cntrl_Unit.vhd(63): inferring latch(es) for signal or variable \"accu_op_code\", which holds its previous value in one or more paths through the process" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op_code Cntrl_Unit.vhd(63) " "VHDL Process Statement warning at Cntrl_Unit.vhd(63): inferring latch(es) for signal or variable \"alu_op_code\", which holds its previous value in one or more paths through the process" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[0\] Cntrl_Unit.vhd(63) " "Inferred latch for \"alu_op_code\[0\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[1\] Cntrl_Unit.vhd(63) " "Inferred latch for \"alu_op_code\[1\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[2\] Cntrl_Unit.vhd(63) " "Inferred latch for \"alu_op_code\[2\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[3\] Cntrl_Unit.vhd(63) " "Inferred latch for \"alu_op_code\[3\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[4\] Cntrl_Unit.vhd(63) " "Inferred latch for \"alu_op_code\[4\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[5\] Cntrl_Unit.vhd(63) " "Inferred latch for \"alu_op_code\[5\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[6\] Cntrl_Unit.vhd(63) " "Inferred latch for \"alu_op_code\[6\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[7\] Cntrl_Unit.vhd(63) " "Inferred latch for \"alu_op_code\[7\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accu_op_code\[0\] Cntrl_Unit.vhd(63) " "Inferred latch for \"accu_op_code\[0\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accu_op_code\[1\] Cntrl_Unit.vhd(63) " "Inferred latch for \"accu_op_code\[1\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accu_en Cntrl_Unit.vhd(63) " "Inferred latch for \"accu_en\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[0\] Cntrl_Unit.vhd(63) " "Inferred latch for \"address_out\[0\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[1\] Cntrl_Unit.vhd(63) " "Inferred latch for \"address_out\[1\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374829 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[2\] Cntrl_Unit.vhd(63) " "Inferred latch for \"address_out\[2\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[3\] Cntrl_Unit.vhd(63) " "Inferred latch for \"address_out\[3\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[4\] Cntrl_Unit.vhd(63) " "Inferred latch for \"address_out\[4\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[5\] Cntrl_Unit.vhd(63) " "Inferred latch for \"address_out\[5\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[6\] Cntrl_Unit.vhd(63) " "Inferred latch for \"address_out\[6\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[7\] Cntrl_Unit.vhd(63) " "Inferred latch for \"address_out\[7\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[0\] Cntrl_Unit.vhd(63) " "Inferred latch for \"op_code\[0\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[1\] Cntrl_Unit.vhd(63) " "Inferred latch for \"op_code\[1\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[2\] Cntrl_Unit.vhd(63) " "Inferred latch for \"op_code\[2\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[3\] Cntrl_Unit.vhd(63) " "Inferred latch for \"op_code\[3\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[4\] Cntrl_Unit.vhd(63) " "Inferred latch for \"op_code\[4\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[5\] Cntrl_Unit.vhd(63) " "Inferred latch for \"op_code\[5\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[6\] Cntrl_Unit.vhd(63) " "Inferred latch for \"op_code\[6\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[7\] Cntrl_Unit.vhd(63) " "Inferred latch for \"op_code\[7\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op_code\[0\] Cntrl_Unit.vhd(63) " "Inferred latch for \"pc_op_code\[0\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op_code\[1\] Cntrl_Unit.vhd(63) " "Inferred latch for \"pc_op_code\[1\]\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ir Cntrl_Unit.vhd(63) " "Inferred latch for \"en_ir\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_mif Cntrl_Unit.vhd(63) " "Inferred latch for \"en_mif\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe_r Cntrl_Unit.vhd(63) " "Inferred latch for \"oe_r\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_ena Cntrl_Unit.vhd(63) " "Inferred latch for \"pc_ena\" at Cntrl_Unit.vhd(63)" {  } { { "Cntrl_Unit.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/Cntrl_Unit.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134374830 "|md|Cntrl_Unit:b2v_inst7"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:b2v_inst10\|memory " "RAM logic \"ram:b2v_inst10\|memory\" is uninferred due to asynchronous read logic" {  } { { "ram.vhd" "memory" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1591134375307 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1591134375307 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[0\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[1\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[2\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[3\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[4\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[5\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[6\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[7\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[8\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[9\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[10\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[11\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[12\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[13\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[14\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:b2v_inst10\|data_out\[15\] " "Converted tri-state buffer \"ram:b2v_inst10\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/ram.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591134375310 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1591134375310 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "81 " "81 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591134375889 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591134376092 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591134376092 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "md.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/md.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591134376193 "|md|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "md.vhd" "" { Text "C:/Users/vivek vivian/Desktop/16-Bit Microprocessor/md.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591134376193 "|md|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1591134376193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591134376194 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591134376194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591134376194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591134376296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 02 23:46:16 2020 " "Processing ended: Tue Jun 02 23:46:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591134376296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591134376296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591134376296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591134376296 ""}
