--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 246 paths analyzed, 149 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.212ns.
--------------------------------------------------------------------------------

Paths for end point MemoryController/STATE_FSM_FFd3_1 (SLICE_X18Y12.A2), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MemoryController/idle_4 (FF)
  Destination:          MemoryController/STATE_FSM_FFd3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.241 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MemoryController/idle_4 to MemoryController/STATE_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y15.BQ      Tcko                  0.391   MemoryController/RamUB
                                                       MemoryController/idle_4
    SLICE_X20Y14.A1      net (fanout=2)        0.668   MemoryController/idle<4>
    SLICE_X20Y14.COUT    Topcya                0.395   MemoryController/Mcompar_n0000_cy<3>
                                                       MemoryController/Mcompar_n0000_lut<0>
                                                       MemoryController/Mcompar_n0000_cy<3>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   MemoryController/Mcompar_n0000_cy<3>
    SLICE_X20Y15.CMUX    Tcinc                 0.279   MemoryController/Mcompar_n0000_cy<6>_l1
                                                       MemoryController/STATE_FSM_FFd1-In11_cy
    SLICE_X19Y12.B6      net (fanout=8)        0.571   MemoryController/Mcompar_n0000_cy<6>
    SLICE_X19Y12.B       Tilo                  0.259   MemoryController/STATE_FSM_FFd4
                                                       MemoryController/STATE_FSM_FFd3-In1
    SLICE_X18Y12.A2      net (fanout=1)        0.429   MemoryController/STATE_FSM_FFd3-In
    SLICE_X18Y12.CLK     Tas                   0.154   MemoryController/STATE_FSM_FFd2_1
                                                       MemoryController/STATE_FSM_FFd3-In_rt
                                                       MemoryController/STATE_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (1.478ns logic, 1.671ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MemoryController/idle_1 (FF)
  Destination:          MemoryController/STATE_FSM_FFd3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.073ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.241 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MemoryController/idle_1 to MemoryController/STATE_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y14.BQ      Tcko                  0.391   MemoryController/idle<3>
                                                       MemoryController/idle_1
    SLICE_X20Y14.A2      net (fanout=2)        0.592   MemoryController/idle<1>
    SLICE_X20Y14.COUT    Topcya                0.395   MemoryController/Mcompar_n0000_cy<3>
                                                       MemoryController/Mcompar_n0000_lut<0>
                                                       MemoryController/Mcompar_n0000_cy<3>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   MemoryController/Mcompar_n0000_cy<3>
    SLICE_X20Y15.CMUX    Tcinc                 0.279   MemoryController/Mcompar_n0000_cy<6>_l1
                                                       MemoryController/STATE_FSM_FFd1-In11_cy
    SLICE_X19Y12.B6      net (fanout=8)        0.571   MemoryController/Mcompar_n0000_cy<6>
    SLICE_X19Y12.B       Tilo                  0.259   MemoryController/STATE_FSM_FFd4
                                                       MemoryController/STATE_FSM_FFd3-In1
    SLICE_X18Y12.A2      net (fanout=1)        0.429   MemoryController/STATE_FSM_FFd3-In
    SLICE_X18Y12.CLK     Tas                   0.154   MemoryController/STATE_FSM_FFd2_1
                                                       MemoryController/STATE_FSM_FFd3-In_rt
                                                       MemoryController/STATE_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      3.073ns (1.478ns logic, 1.595ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MemoryController/idle_0 (FF)
  Destination:          MemoryController/STATE_FSM_FFd3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.971ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.241 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MemoryController/idle_0 to MemoryController/STATE_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y14.AQ      Tcko                  0.391   MemoryController/idle<3>
                                                       MemoryController/idle_0
    SLICE_X20Y14.A3      net (fanout=2)        0.490   MemoryController/idle<0>
    SLICE_X20Y14.COUT    Topcya                0.395   MemoryController/Mcompar_n0000_cy<3>
                                                       MemoryController/Mcompar_n0000_lut<0>
                                                       MemoryController/Mcompar_n0000_cy<3>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   MemoryController/Mcompar_n0000_cy<3>
    SLICE_X20Y15.CMUX    Tcinc                 0.279   MemoryController/Mcompar_n0000_cy<6>_l1
                                                       MemoryController/STATE_FSM_FFd1-In11_cy
    SLICE_X19Y12.B6      net (fanout=8)        0.571   MemoryController/Mcompar_n0000_cy<6>
    SLICE_X19Y12.B       Tilo                  0.259   MemoryController/STATE_FSM_FFd4
                                                       MemoryController/STATE_FSM_FFd3-In1
    SLICE_X18Y12.A2      net (fanout=1)        0.429   MemoryController/STATE_FSM_FFd3-In
    SLICE_X18Y12.CLK     Tas                   0.154   MemoryController/STATE_FSM_FFd2_1
                                                       MemoryController/STATE_FSM_FFd3-In_rt
                                                       MemoryController/STATE_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (1.478ns logic, 1.493ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point MemoryController/MemData_4 (SLICE_X5Y2.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MemoryController/STATE_FSM_FFd1 (FF)
  Destination:          MemoryController/MemData_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.371 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MemoryController/STATE_FSM_FFd1 to MemoryController/MemData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.AQ      Tcko                  0.408   MemoryController/STATE_FSM_FFd1
                                                       MemoryController/STATE_FSM_FFd1
    SLICE_X5Y2.A4        net (fanout=26)       2.393   MemoryController/STATE_FSM_FFd1
    SLICE_X5Y2.CLK       Tas                   0.322   MemoryController/MemData<7>
                                                       MemoryController/Mmux_n0162111
                                                       MemoryController/MemData_4
    -------------------------------------------------  ---------------------------
    Total                                      3.123ns (0.730ns logic, 2.393ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point MemoryController/MemData_7 (SLICE_X5Y2.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MemoryController/STATE_FSM_FFd1 (FF)
  Destination:          MemoryController/MemData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.371 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MemoryController/STATE_FSM_FFd1 to MemoryController/MemData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.AQ      Tcko                  0.408   MemoryController/STATE_FSM_FFd1
                                                       MemoryController/STATE_FSM_FFd1
    SLICE_X5Y2.D4        net (fanout=26)       2.355   MemoryController/STATE_FSM_FFd1
    SLICE_X5Y2.CLK       Tas                   0.322   MemoryController/MemData<7>
                                                       MemoryController/Mmux_n0162141
                                                       MemoryController/MemData_7
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (0.730ns logic, 2.355ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MemoryController/STATE_FSM_FFd4 (SLICE_X19Y12.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MemoryController/STATE_FSM_FFd4 (FF)
  Destination:          MemoryController/STATE_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MemoryController/STATE_FSM_FFd4 to MemoryController/STATE_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y12.CQ      Tcko                  0.198   MemoryController/STATE_FSM_FFd4
                                                       MemoryController/STATE_FSM_FFd4
    SLICE_X19Y12.C5      net (fanout=28)       0.088   MemoryController/STATE_FSM_FFd4
    SLICE_X19Y12.CLK     Tah         (-Th)    -0.215   MemoryController/STATE_FSM_FFd4
                                                       MemoryController/STATE_FSM_FFd4-In1
                                                       MemoryController/STATE_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.413ns logic, 0.088ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------

Paths for end point MemoryController/STATE_FSM_FFd3 (SLICE_X19Y12.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MemoryController/STATE_FSM_FFd3 (FF)
  Destination:          MemoryController/STATE_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MemoryController/STATE_FSM_FFd3 to MemoryController/STATE_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y12.BQ      Tcko                  0.198   MemoryController/STATE_FSM_FFd4
                                                       MemoryController/STATE_FSM_FFd3
    SLICE_X19Y12.B5      net (fanout=27)       0.096   MemoryController/STATE_FSM_FFd3
    SLICE_X19Y12.CLK     Tah         (-Th)    -0.215   MemoryController/STATE_FSM_FFd4
                                                       MemoryController/STATE_FSM_FFd3-In1
                                                       MemoryController/STATE_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.413ns logic, 0.096ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point MemoryController/STATE_FSM_FFd2 (SLICE_X19Y12.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MemoryController/STATE_FSM_FFd4 (FF)
  Destination:          MemoryController/STATE_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MemoryController/STATE_FSM_FFd4 to MemoryController/STATE_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y12.CQ      Tcko                  0.198   MemoryController/STATE_FSM_FFd4
                                                       MemoryController/STATE_FSM_FFd4
    SLICE_X19Y12.A4      net (fanout=28)       0.143   MemoryController/STATE_FSM_FFd4
    SLICE_X19Y12.CLK     Tah         (-Th)    -0.215   MemoryController/STATE_FSM_FFd4
                                                       MemoryController/STATE_FSM_FFd2-In21
                                                       MemoryController/STATE_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.413ns logic, 0.143ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: WriteRequest_4/CLK0
  Logical resource: WriteRequest_4/CK0
  Location pin: OLOGIC_X13Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: WriteRequest_3/CLK0
  Logical resource: WriteRequest_3/CK0
  Location pin: OLOGIC_X13Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.212|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 246 paths, 0 nets, and 169 connections

Design statistics:
   Minimum period:   3.212ns{1}   (Maximum frequency: 311.332MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 29 00:13:22 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 207 MB



