<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - PWM_and_SS_control_V4_ip_src_GenPWM.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../PWM_and_SS_control_V4_ip_src_GenPWM.vhd" target="rtwreport_document_frame" id="linkToText_plain">PWM_and_SS_control_V4_ip_src_GenPWM.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\IP_Core_SS_Switch_and_PWM\PWM_and_SS_control_V4_ip_src_GenPWM.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2022-04-28 16:07:10</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: PWM_and_SS_control_V4_ip_src_GenPWM</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: IP_Core_SS_Switch_and_PWM/PWM_and_Switching_Signal_Control/GenPWM</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> PWM_and_SS_control_V4_ip_src_GenPWM <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        PWM_en_AXI                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        f_carrier_kHz_AXI                 :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="28">   28   </a>        T_carrier_us_AXI                  :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="29">   29   </a>        min_pulse_width_AXI               :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="30">   30   </a>        U1_norm                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="31">   31   </a>        U2_norm                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="32">   32   </a>        U3_norm                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="33">   33   </a>        count_in                          :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="34">   34   </a>        count_src_ext_AXI                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="35">   35   </a>        S1                                :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="36">   36   </a>        S2                                :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="37">   37   </a>        S3                                :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="38">   38   </a>        S4                                :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="39">   39   </a>        S5                                :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="40">   40   </a>        S6                                :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="41">   41   </a>        PWM_en_rd_AXI                     :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="42">   42   </a>        f_carrier_kHz_rd_AXI              :   <span class="KW">OUT</span>   std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="43">   43   </a>        T_carrier_us_rd_AXI               :   <span class="KW">OUT</span>   std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="44">   44   </a>        min_pulse_width_rd_AXI            :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="45">   45   </a>        enb_out                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="46">   46   </a>        Triangle_Max                      :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="47">   47   </a>        Triangle_Min                      :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="48">   48   </a>        count_out                         :   <span class="KW">OUT</span>   std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="49">   49   </a>        dir_out                           :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="50">   50   </a>        );
</span><span><a class="LN" id="51">   51   </a><span class="KW">END</span> PWM_and_SS_control_V4_ip_src_GenPWM;
</span><span><a class="LN" id="52">   52   </a>
</span><span><a class="LN" id="53">   53   </a>
</span><span><a class="LN" id="54">   54   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> PWM_and_SS_control_V4_ip_src_GenPWM <span class="KW">IS</span>
</span><span><a class="LN" id="55">   55   </a>
</span><span><a class="LN" id="56">   56   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_Counter_Ctrl
</span><span><a class="LN" id="58">   58   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="59">   59   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="60">   60   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="61">   61   </a>          hdl_cnt                         :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="62">   62   </a>          f_carrier_kHz                   :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="63">   63   </a>          T_carrier_us                    :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="64">   64   </a>          dir_ctrl                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="65">   65   </a>          triangle_sig                    :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" id="66">   66   </a>          Period_CenterMax                :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="67">   67   </a>          Period_CenterMin                :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="68">   68   </a>          );
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="70">   70   </a>
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_LimitPulseWidth
</span><span><a class="LN" id="72">   72   </a>    <span class="KW">PORT</span>( ref_sig                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="73">   73   </a>          min_pulse_width                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="74">   74   </a>          ref_sig_limit                   :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="75">   75   </a>          );
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="77">   77   </a>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_LimitPulseWidth1
</span><span><a class="LN" id="79">   79   </a>    <span class="KW">PORT</span>( ref_sig                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="80">   80   </a>          min_pulse_width                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="81">   81   </a>          ref_sig_limit                   :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="82">   82   </a>          );
</span><span><a class="LN" id="83">   83   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="84">   84   </a>
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_LimitPulseWidth2
</span><span><a class="LN" id="86">   86   </a>    <span class="KW">PORT</span>( ref_sig                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="87">   87   </a>          min_pulse_width                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="88">   88   </a>          ref_sig_limit                   :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="89">   89   </a>          );
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="91">   91   </a>
</span><span><a class="LN" id="92">   92   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_Counter_Ctrl
</span><span><a class="LN" id="94">   94   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_Counter_Ctrl(rtl);
</span><span><a class="LN" id="95">   95   </a>
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_LimitPulseWidth
</span><span><a class="LN" id="97">   97   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_LimitPulseWidth(rtl);
</span><span><a class="LN" id="98">   98   </a>
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_LimitPulseWidth1
</span><span><a class="LN" id="100">  100   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_LimitPulseWidth1(rtl);
</span><span><a class="LN" id="101">  101   </a>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_LimitPulseWidth2
</span><span><a class="LN" id="103">  103   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_LimitPulseWidth2(rtl);
</span><span><a class="LN" id="104">  104   </a>
</span><span><a class="LN" id="105">  105   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">SIGNAL</span> PWM_en_AXI_1                     : std_logic;
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">SIGNAL</span> Constant10_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">SIGNAL</span> count_src_ext_AXI_1              : std_logic;
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">SIGNAL</span> count_in_unsigned                : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">SIGNAL</span> count_in_1                       : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">SIGNAL</span> f_carrier_kHz_AXI_unsigned       : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">SIGNAL</span> f_carrier_kHz_AXI_1              : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">SIGNAL</span> T_carrier_us_AXI_unsigned        : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">SIGNAL</span> T_carrier_us_AXI_1               : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">SIGNAL</span> Counter_Ctrl_out1                : std_logic;
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">SIGNAL</span> HDL_Counter2_count               : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">SIGNAL</span> HDL_Counter2_count_next          : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">SIGNAL</span> HDL_Counter2_count_step          : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">SIGNAL</span> HDL_Counter2_out1                : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">SIGNAL</span> Switch10_out1                    : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">SIGNAL</span> Counter_Ctrl_out2                : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">SIGNAL</span> Counter_Ctrl_out3                : std_logic;
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">SIGNAL</span> Counter_Ctrl_out4                : std_logic;
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">SIGNAL</span> Counter_Ctrl_out2_unsigned       : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">SIGNAL</span> Allow_assymetrical_anew_reference_value : std_logic;
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">SIGNAL</span> U1_norm_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">SIGNAL</span> U1_norm_1                        : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">SIGNAL</span> min_pulse_width_AXI_signed       : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">SIGNAL</span> min_pulse_width_AXI_1            : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth_out1             : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth_out1_signed      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">SIGNAL</span> Relational_Operator_1_cast       : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">SIGNAL</span> Relational_Operator_1_cast_1     : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">SIGNAL</span> Relational_Operator_relop1       : std_logic;
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">SIGNAL</span> switch_compare_1_1               : std_logic;
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">SIGNAL</span> Constant1_out1                   : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">SIGNAL</span> Constant2_out1                   : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">SIGNAL</span> Switch7_out1                     : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">SIGNAL</span> Switch3_out1                     : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">SIGNAL</span> Switch3_out1_0                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">SIGNAL</span> Demux_out1                       : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">SIGNAL</span> Switch3_out1_1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">SIGNAL</span> Demux_out2                       : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">SIGNAL</span> switch_compare_1_2               : std_logic;
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">SIGNAL</span> U2_norm_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">SIGNAL</span> U2_norm_1                        : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="152">  152   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth1_out1            : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth1_out1_signed     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">SIGNAL</span> Relational_Operator1_1_cast      : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">SIGNAL</span> Relational_Operator1_1_cast_1    : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">SIGNAL</span> Relational_Operator1_relop1      : std_logic;
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">SIGNAL</span> switch_compare_1_3               : std_logic;
</span><span><a class="LN" id="159">  159   </a>  <span class="KW">SIGNAL</span> Constant4_out1                   : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="160">  160   </a>  <span class="KW">SIGNAL</span> Constant5_out1                   : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="161">  161   </a>  <span class="KW">SIGNAL</span> Switch8_out1                     : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="162">  162   </a>  <span class="KW">SIGNAL</span> Switch4_out1                     : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="163">  163   </a>  <span class="KW">SIGNAL</span> Switch4_out1_0                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="164">  164   </a>  <span class="KW">SIGNAL</span> Demux1_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="165">  165   </a>  <span class="KW">SIGNAL</span> Switch4_out1_1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="166">  166   </a>  <span class="KW">SIGNAL</span> Demux1_out2                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="167">  167   </a>  <span class="KW">SIGNAL</span> switch_compare_1_4               : std_logic;
</span><span><a class="LN" id="168">  168   </a>  <span class="KW">SIGNAL</span> U3_norm_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="169">  169   </a>  <span class="KW">SIGNAL</span> U3_norm_1                        : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="170">  170   </a>  <span class="KW">SIGNAL</span> Switch2_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="171">  171   </a>  <span class="KW">SIGNAL</span> Delay2_out1                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="172">  172   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth2_out1            : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="173">  173   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth2_out1_signed     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="174">  174   </a>  <span class="KW">SIGNAL</span> Relational_Operator2_1_cast      : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="175">  175   </a>  <span class="KW">SIGNAL</span> Relational_Operator2_1_cast_1    : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="176">  176   </a>  <span class="KW">SIGNAL</span> Relational_Operator2_relop1      : std_logic;
</span><span><a class="LN" id="177">  177   </a>  <span class="KW">SIGNAL</span> switch_compare_1_5               : std_logic;
</span><span><a class="LN" id="178">  178   </a>  <span class="KW">SIGNAL</span> Constant7_out1                   : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="179">  179   </a>  <span class="KW">SIGNAL</span> Constant8_out1                   : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="180">  180   </a>  <span class="KW">SIGNAL</span> Switch9_out1                     : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="181">  181   </a>  <span class="KW">SIGNAL</span> Switch5_out1                     : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">SIGNAL</span> Switch5_out1_0                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="183">  183   </a>  <span class="KW">SIGNAL</span> Demux2_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="184">  184   </a>  <span class="KW">SIGNAL</span> Switch5_out1_1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="185">  185   </a>  <span class="KW">SIGNAL</span> Demux2_out2                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="186">  186   </a>  <span class="KW">SIGNAL</span> PWM_en_AXI_2                     : std_logic;
</span><span><a class="LN" id="187">  187   </a>  <span class="KW">SIGNAL</span> f_carrier_kHz_AXI_2              : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="188">  188   </a>  <span class="KW">SIGNAL</span> T_carrier_us_AXI_2               : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="189">  189   </a>  <span class="KW">SIGNAL</span> min_pulse_width_AXI_2            : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="190">  190   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : std_logic;
</span><span><a class="LN" id="191">  191   </a>  <span class="KW">SIGNAL</span> Constant11_out1                  : std_logic;
</span><span><a class="LN" id="192">  192   </a>  <span class="KW">SIGNAL</span> Switch6_out1                     : std_logic;
</span><span><a class="LN" id="193">  193   </a>  <span class="KW">SIGNAL</span> Switch6_out1_1                   : std_logic;
</span><span><a class="LN" id="194">  194   </a>  <span class="KW">SIGNAL</span> Counter_Ctrl_out3_1              : std_logic;
</span><span><a class="LN" id="195">  195   </a>  <span class="KW">SIGNAL</span> Counter_Ctrl_out4_1              : std_logic;
</span><span><a class="LN" id="196">  196   </a>  <span class="KW">SIGNAL</span> Delay3_out1_1                    : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="197">  197   </a>  <span class="KW">SIGNAL</span> Counter_Ctrl_out1_1              : std_logic;
</span><span><a class="LN" id="198">  198   </a>
</span><span><a class="LN" id="199">  199   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="200">  200   </a>  <span class="CT">-- Asymetrical allows on the min</span>
</span><span><a class="LN" id="201">  201   </a>  <span class="CT">-- and max counter value, a new</span>
</span><span><a class="LN" id="202">  202   </a>  <span class="CT">-- Duty-Cycle (Compare value)</span>
</span><span><a class="LN" id="203">  203   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="204">  204   </a>  <span class="CT">-- Phase-leg 1</span>
</span><span><a class="LN" id="205">  205   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="206">  206   </a>  <span class="CT">-- Phase-leg 2</span>
</span><span><a class="LN" id="207">  207   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="208">  208   </a>  <span class="CT">-- Phase-leg 3</span>
</span><span><a class="LN" id="209">  209   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="210">  210   </a>  <span class="CT">-- Asymetrical allows on the min</span>
</span><span><a class="LN" id="211">  211   </a>  <span class="CT">-- and max counter value, a new</span>
</span><span><a class="LN" id="212">  212   </a>  <span class="CT">-- Duty-Cycle (Compare value)</span>
</span><span><a class="LN" id="213">  213   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="214">  214   </a>  <span class="CT">-- Asymetrical allows on the min</span>
</span><span><a class="LN" id="215">  215   </a>  <span class="CT">-- and max counter value, a new</span>
</span><span><a class="LN" id="216">  216   </a>  <span class="CT">-- Duty-Cycle (Compare value)</span>
</span><span><a class="LN" id="217">  217   </a>
</span><span><a class="LN" id="218" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  218   </a>  u_Counter_Ctrl : PWM_and_SS_control_V4_ip_src_Counter_Ctrl
</span><span><a class="LN" id="219" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  219   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="220" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  220   </a>              reset =&gt; reset,
</span><span><a class="LN" id="221" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  221   </a>              enb =&gt; enb,
</span><span><a class="LN" id="222" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  222   </a>              hdl_cnt =&gt; std_logic_vector(Switch10_out1),  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="223" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  223   </a>              f_carrier_kHz =&gt; std_logic_vector(f_carrier_kHz_AXI_1),  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="224" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  224   </a>              T_carrier_us =&gt; std_logic_vector(T_carrier_us_AXI_1),  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="225" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  225   </a>              dir_ctrl =&gt; Counter_Ctrl_out1,
</span><span><a class="LN" id="226" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  226   </a>              triangle_sig =&gt; Counter_Ctrl_out2,  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" id="227" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  227   </a>              Period_CenterMax =&gt; Counter_Ctrl_out3,
</span><span><a class="LN" id="228" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  228   </a>              Period_CenterMin =&gt; Counter_Ctrl_out4
</span><span><a class="LN" id="229" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  229   </a>              );
</span><span><a class="LN" id="230">  230   </a>
</span><span><a class="LN" id="231" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:426')" name="code2model">  231   </a>  u_LimitPulseWidth : PWM_and_SS_control_V4_ip_src_LimitPulseWidth
</span><span><a class="LN" id="232" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:426')" name="code2model">  232   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( ref_sig =&gt; std_logic_vector(Switch_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="233" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:426')" name="code2model">  233   </a>              min_pulse_width =&gt; std_logic_vector(min_pulse_width_AXI_1),  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="234" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:426')" name="code2model">  234   </a>              ref_sig_limit =&gt; LimitPulseWidth_out1  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="235" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:426')" name="code2model">  235   </a>              );
</span><span><a class="LN" id="236">  236   </a>
</span><span><a class="LN" id="237" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:441')" name="code2model">  237   </a>  u_LimitPulseWidth1 : PWM_and_SS_control_V4_ip_src_LimitPulseWidth1
</span><span><a class="LN" id="238" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:441')" name="code2model">  238   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( ref_sig =&gt; std_logic_vector(Switch1_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="239" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:441')" name="code2model">  239   </a>              min_pulse_width =&gt; std_logic_vector(min_pulse_width_AXI_1),  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="240" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:441')" name="code2model">  240   </a>              ref_sig_limit =&gt; LimitPulseWidth1_out1  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="241" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:441')" name="code2model">  241   </a>              );
</span><span><a class="LN" id="242">  242   </a>
</span><span><a class="LN" id="243" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:456')" name="code2model">  243   </a>  u_LimitPulseWidth2 : PWM_and_SS_control_V4_ip_src_LimitPulseWidth2
</span><span><a class="LN" id="244" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:456')" name="code2model">  244   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( ref_sig =&gt; std_logic_vector(Switch2_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="245" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:456')" name="code2model">  245   </a>              min_pulse_width =&gt; std_logic_vector(min_pulse_width_AXI_1),  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="246" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:456')" name="code2model">  246   </a>              ref_sig_limit =&gt; LimitPulseWidth2_out1  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="247" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:456')" name="code2model">  247   </a>              );
</span><span><a class="LN" id="248">  248   </a>
</span><span><a class="LN" id="249">  249   </a>  in_0_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="250">  250   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="251">  251   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="252">  252   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="253">  253   </a>        PWM_en_AXI_1 &lt;= '0';
</span><span><a class="LN" id="254">  254   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="255">  255   </a>        PWM_en_AXI_1 &lt;= PWM_en_AXI;
</span><span><a class="LN" id="256">  256   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="257">  257   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="258">  258   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_0_pipe_process;
</span><span><a class="LN" id="259">  259   </a>
</span><span><a class="LN" id="260">  260   </a>
</span><span><a class="LN" id="261">  261   </a>
</span><span><a class="LN" id="262">  262   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> PWM_en_AXI_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="263">  263   </a>      '0';
</span><span><a class="LN" id="264">  264   </a>
</span><span><a class="LN" id="265" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:381')" name="code2model">  265   </a>  Constant10_out1(0) &lt;= '0';
</span><span><a class="LN" id="266" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:381')" name="code2model">  266   </a>  Constant10_out1(1) &lt;= '0';
</span><span><a class="LN" id="267">  267   </a>
</span><span><a class="LN" id="268">  268   </a>  in_8_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="269">  269   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="270">  270   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="271">  271   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="272">  272   </a>        count_src_ext_AXI_1 &lt;= '0';
</span><span><a class="LN" id="273">  273   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="274">  274   </a>        count_src_ext_AXI_1 &lt;= count_src_ext_AXI;
</span><span><a class="LN" id="275">  275   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="276">  276   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="277">  277   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_8_pipe_process;
</span><span><a class="LN" id="278">  278   </a>
</span><span><a class="LN" id="279">  279   </a>
</span><span><a class="LN" id="280">  280   </a>  count_in_unsigned &lt;= unsigned(count_in);
</span><span><a class="LN" id="281">  281   </a>
</span><span><a class="LN" id="282">  282   </a>  in_7_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="283">  283   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="284">  284   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="285">  285   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="286">  286   </a>        count_in_1 &lt;= to_unsigned(16#00000#, 20);
</span><span><a class="LN" id="287">  287   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="288">  288   </a>        count_in_1 &lt;= count_in_unsigned;
</span><span><a class="LN" id="289">  289   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="290">  290   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="291">  291   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_7_pipe_process;
</span><span><a class="LN" id="292">  292   </a>
</span><span><a class="LN" id="293">  293   </a>
</span><span><a class="LN" id="294">  294   </a>  f_carrier_kHz_AXI_unsigned &lt;= unsigned(f_carrier_kHz_AXI);
</span><span><a class="LN" id="295">  295   </a>
</span><span><a class="LN" id="296">  296   </a>  in_1_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="297">  297   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="298">  298   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="299">  299   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="300">  300   </a>        f_carrier_kHz_AXI_1 &lt;= to_unsigned(16#0000000#, 25);
</span><span><a class="LN" id="301">  301   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="302">  302   </a>        f_carrier_kHz_AXI_1 &lt;= f_carrier_kHz_AXI_unsigned;
</span><span><a class="LN" id="303">  303   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="304">  304   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="305">  305   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_1_pipe_process;
</span><span><a class="LN" id="306">  306   </a>
</span><span><a class="LN" id="307">  307   </a>
</span><span><a class="LN" id="308">  308   </a>  T_carrier_us_AXI_unsigned &lt;= unsigned(T_carrier_us_AXI);
</span><span><a class="LN" id="309">  309   </a>
</span><span><a class="LN" id="310">  310   </a>  in_2_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="311">  311   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="312">  312   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="313">  313   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="314">  314   </a>        T_carrier_us_AXI_1 &lt;= to_unsigned(16#0000000#, 25);
</span><span><a class="LN" id="315">  315   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="316">  316   </a>        T_carrier_us_AXI_1 &lt;= T_carrier_us_AXI_unsigned;
</span><span><a class="LN" id="317">  317   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="318">  318   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="319">  319   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_2_pipe_process;
</span><span><a class="LN" id="320">  320   </a>
</span><span><a class="LN" id="321">  321   </a>
</span><span><a class="LN" id="322">  322   </a>  <span class="CT">-- Free running, Unsigned Counter</span>
</span><span><a class="LN" id="323">  323   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="324">  324   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="325" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  325   </a>  HDL_Counter2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="326" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  326   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="327" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  327   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="328" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  328   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="329" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  329   </a>        HDL_Counter2_count &lt;= to_unsigned(16#00000#, 20);
</span><span><a class="LN" id="330" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  330   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">AND</span> PWM_en_AXI_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="331" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  331   </a>        HDL_Counter2_count &lt;= HDL_Counter2_count_next;
</span><span><a class="LN" id="332" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  332   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="333" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  333   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="334" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  334   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HDL_Counter2_process;
</span><span><a class="LN" id="335">  335   </a>
</span><span><a class="LN" id="336" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  336   </a>  HDL_Counter2_out1 &lt;= HDL_Counter2_count;
</span><span><a class="LN" id="337">  337   </a>
</span><span><a class="LN" id="338" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  338   </a>  HDL_Counter2_count_step &lt;= to_unsigned(16#00001#, 20) <span class="KW">WHEN</span> Counter_Ctrl_out1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="339" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  339   </a>      to_unsigned(16#FFFFF#, 20);
</span><span><a class="LN" id="340" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  340   </a>  HDL_Counter2_count_next &lt;= HDL_Counter2_count + HDL_Counter2_count_step;
</span><span><a class="LN" id="341">  341   </a>
</span><span><a class="LN" id="342" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:611')" name="code2model">  342   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="343" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:611')" name="code2model">  343   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="344" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:611')" name="code2model">  344   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="345" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:611')" name="code2model">  345   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="346" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:611')" name="code2model">  346   </a>        Delay3_out1 &lt;= to_unsigned(16#00000#, 20);
</span><span><a class="LN" id="347" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:611')" name="code2model">  347   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="348" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:611')" name="code2model">  348   </a>        Delay3_out1 &lt;= HDL_Counter2_out1;
</span><span><a class="LN" id="349" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:611')" name="code2model">  349   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="350" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:611')" name="code2model">  350   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="351" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:611')" name="code2model">  351   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" id="352">  352   </a>
</span><span><a class="LN" id="353">  353   </a>
</span><span><a class="LN" id="354">  354   </a>
</span><span><a class="LN" id="355" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:563')" name="code2model">  355   </a>  Switch10_out1 &lt;= Delay3_out1 <span class="KW">WHEN</span> count_src_ext_AXI_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="356" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:563')" name="code2model">  356   </a>      count_in_1;
</span><span><a class="LN" id="357">  357   </a>
</span><span><a class="LN" id="358">  358   </a>  Counter_Ctrl_out2_unsigned &lt;= unsigned(Counter_Ctrl_out2);
</span><span><a class="LN" id="359">  359   </a>
</span><span><a class="LN" id="360" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:550')" name="code2model">  360   </a>  Allow_assymetrical_anew_reference_value &lt;= Counter_Ctrl_out3 <span class="KW">OR</span> Counter_Ctrl_out4;
</span><span><a class="LN" id="361">  361   </a>
</span><span><a class="LN" id="362">  362   </a>  U1_norm_signed &lt;= signed(U1_norm);
</span><span><a class="LN" id="363">  363   </a>
</span><span><a class="LN" id="364">  364   </a>  in_4_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="365">  365   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="366">  366   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="367">  367   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="368">  368   </a>        U1_norm_1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="369">  369   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="370">  370   </a>        U1_norm_1 &lt;= U1_norm_signed;
</span><span><a class="LN" id="371">  371   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="372">  372   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="373">  373   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_4_pipe_process;
</span><span><a class="LN" id="374">  374   </a>
</span><span><a class="LN" id="375">  375   </a>
</span><span><a class="LN" id="376" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  376   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="377" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  377   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="378" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  378   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="379" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  379   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="380" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  380   </a>        Delay_out1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="381" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  381   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="382" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  382   </a>        Delay_out1 &lt;= Switch_out1;
</span><span><a class="LN" id="383" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  383   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="384" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  384   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="385" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  385   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="386">  386   </a>
</span><span><a class="LN" id="387">  387   </a>
</span><span><a class="LN" id="388">  388   </a>
</span><span><a class="LN" id="389" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:480')" name="code2model">  389   </a>  Switch_out1 &lt;= Delay_out1 <span class="KW">WHEN</span> Allow_assymetrical_anew_reference_value = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="390" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:480')" name="code2model">  390   </a>      U1_norm_1;
</span><span><a class="LN" id="391">  391   </a>
</span><span><a class="LN" id="392">  392   </a>  min_pulse_width_AXI_signed &lt;= signed(min_pulse_width_AXI);
</span><span><a class="LN" id="393">  393   </a>
</span><span><a class="LN" id="394">  394   </a>  in_3_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="395">  395   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="396">  396   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="397">  397   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="398">  398   </a>        min_pulse_width_AXI_1 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="399">  399   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="400">  400   </a>        min_pulse_width_AXI_1 &lt;= min_pulse_width_AXI_signed;
</span><span><a class="LN" id="401">  401   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="402">  402   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="403">  403   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_3_pipe_process;
</span><span><a class="LN" id="404">  404   </a>
</span><span><a class="LN" id="405">  405   </a>
</span><span><a class="LN" id="406">  406   </a>  LimitPulseWidth_out1_signed &lt;= signed(LimitPulseWidth_out1);
</span><span><a class="LN" id="407">  407   </a>
</span><span><a class="LN" id="408" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:471')" name="code2model">  408   </a>  Relational_Operator_1_cast &lt;= signed(resize(Counter_Ctrl_out2_unsigned, 19));
</span><span><a class="LN" id="409" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:471')" name="code2model">  409   </a>  Relational_Operator_1_cast_1 &lt;= LimitPulseWidth_out1_signed &amp; '0';
</span><span><a class="LN" id="410">  410   </a>
</span><span><a class="LN" id="411" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:471')" name="code2model">  411   </a>  Relational_Operator_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator_1_cast &gt;= Relational_Operator_1_cast_1 <span class="KW">ELSE</span>
</span><span><a class="LN" id="412" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:471')" name="code2model">  412   </a>      '0';
</span><span><a class="LN" id="413">  413   </a>
</span><span><a class="LN" id="414">  414   </a>
</span><span><a class="LN" id="415">  415   </a>  switch_compare_1_1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="416">  416   </a>      '0';
</span><span><a class="LN" id="417">  417   </a>
</span><span><a class="LN" id="418" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:380')" name="code2model">  418   </a>  Constant1_out1(0) &lt;= '1';
</span><span><a class="LN" id="419" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:380')" name="code2model">  419   </a>  Constant1_out1(1) &lt;= '0';
</span><span><a class="LN" id="420">  420   </a>
</span><span><a class="LN" id="421" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:383')" name="code2model">  421   </a>  Constant2_out1(0) &lt;= '0';
</span><span><a class="LN" id="422" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:383')" name="code2model">  422   </a>  Constant2_out1(1) &lt;= '1';
</span><span><a class="LN" id="423">  423   </a>
</span><span><a class="LN" id="424">  424   </a>
</span><span><a class="LN" id="425" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:487')" name="code2model">  425   </a>  Switch7_out1 &lt;= Constant1_out1 <span class="KW">WHEN</span> switch_compare_1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="426" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:487')" name="code2model">  426   </a>      Constant2_out1;
</span><span><a class="LN" id="427">  427   </a>
</span><span><a class="LN" id="428">  428   </a>
</span><span><a class="LN" id="429" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:483')" name="code2model">  429   </a>  Switch3_out1 &lt;= Constant10_out1 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="430" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:483')" name="code2model">  430   </a>      Switch7_out1;
</span><span><a class="LN" id="431">  431   </a>
</span><span><a class="LN" id="432" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:420')" name="code2model">  432   </a>  Switch3_out1_0 &lt;= Switch3_out1(0);
</span><span><a class="LN" id="433">  433   </a>
</span><span><a class="LN" id="434">  434   </a>  out_0_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="435">  435   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="436">  436   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="437">  437   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="438">  438   </a>        Demux_out1 &lt;= '0';
</span><span><a class="LN" id="439">  439   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="440">  440   </a>        Demux_out1 &lt;= Switch3_out1_0;
</span><span><a class="LN" id="441">  441   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="442">  442   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="443">  443   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_0_pipe_process;
</span><span><a class="LN" id="444">  444   </a>
</span><span><a class="LN" id="445">  445   </a>
</span><span><a class="LN" id="446">  446   </a>  Switch3_out1_1 &lt;= Switch3_out1(1);
</span><span><a class="LN" id="447">  447   </a>
</span><span><a class="LN" id="448">  448   </a>  out_1_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="449">  449   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="450">  450   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="451">  451   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="452">  452   </a>        Demux_out2 &lt;= '0';
</span><span><a class="LN" id="453">  453   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="454">  454   </a>        Demux_out2 &lt;= Switch3_out1_1;
</span><span><a class="LN" id="455">  455   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="456">  456   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="457">  457   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_1_pipe_process;
</span><span><a class="LN" id="458">  458   </a>
</span><span><a class="LN" id="459">  459   </a>
</span><span><a class="LN" id="460">  460   </a>
</span><span><a class="LN" id="461">  461   </a>  switch_compare_1_2 &lt;= '1' <span class="KW">WHEN</span> PWM_en_AXI_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="462">  462   </a>      '0';
</span><span><a class="LN" id="463">  463   </a>
</span><span><a class="LN" id="464">  464   </a>  U2_norm_signed &lt;= signed(U2_norm);
</span><span><a class="LN" id="465">  465   </a>
</span><span><a class="LN" id="466">  466   </a>  in_5_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="467">  467   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="468">  468   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="469">  469   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="470">  470   </a>        U2_norm_1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="471">  471   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="472">  472   </a>        U2_norm_1 &lt;= U2_norm_signed;
</span><span><a class="LN" id="473">  473   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="474">  474   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="475">  475   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_5_pipe_process;
</span><span><a class="LN" id="476">  476   </a>
</span><span><a class="LN" id="477">  477   </a>
</span><span><a class="LN" id="478" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  478   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="479" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  479   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="480" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  480   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="481" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  481   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="482" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  482   </a>        Delay1_out1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="483" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  483   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="484" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  484   </a>        Delay1_out1 &lt;= Switch1_out1;
</span><span><a class="LN" id="485" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  485   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="486" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  486   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="487" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  487   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="488">  488   </a>
</span><span><a class="LN" id="489">  489   </a>
</span><span><a class="LN" id="490">  490   </a>
</span><span><a class="LN" id="491" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:481')" name="code2model">  491   </a>  Switch1_out1 &lt;= Delay1_out1 <span class="KW">WHEN</span> Allow_assymetrical_anew_reference_value = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="492" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:481')" name="code2model">  492   </a>      U2_norm_1;
</span><span><a class="LN" id="493">  493   </a>
</span><span><a class="LN" id="494">  494   </a>  LimitPulseWidth1_out1_signed &lt;= signed(LimitPulseWidth1_out1);
</span><span><a class="LN" id="495">  495   </a>
</span><span><a class="LN" id="496" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:472')" name="code2model">  496   </a>  Relational_Operator1_1_cast &lt;= signed(resize(Counter_Ctrl_out2_unsigned, 19));
</span><span><a class="LN" id="497" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:472')" name="code2model">  497   </a>  Relational_Operator1_1_cast_1 &lt;= LimitPulseWidth1_out1_signed &amp; '0';
</span><span><a class="LN" id="498">  498   </a>
</span><span><a class="LN" id="499" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:472')" name="code2model">  499   </a>  Relational_Operator1_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator1_1_cast &gt;= Relational_Operator1_1_cast_1 <span class="KW">ELSE</span>
</span><span><a class="LN" id="500" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:472')" name="code2model">  500   </a>      '0';
</span><span><a class="LN" id="501">  501   </a>
</span><span><a class="LN" id="502">  502   </a>
</span><span><a class="LN" id="503">  503   </a>  switch_compare_1_3 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator1_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="504">  504   </a>      '0';
</span><span><a class="LN" id="505">  505   </a>
</span><span><a class="LN" id="506" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:384')" name="code2model">  506   </a>  Constant4_out1(0) &lt;= '1';
</span><span><a class="LN" id="507" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:384')" name="code2model">  507   </a>  Constant4_out1(1) &lt;= '0';
</span><span><a class="LN" id="508">  508   </a>
</span><span><a class="LN" id="509" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:385')" name="code2model">  509   </a>  Constant5_out1(0) &lt;= '0';
</span><span><a class="LN" id="510" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:385')" name="code2model">  510   </a>  Constant5_out1(1) &lt;= '1';
</span><span><a class="LN" id="511">  511   </a>
</span><span><a class="LN" id="512">  512   </a>
</span><span><a class="LN" id="513" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:488')" name="code2model">  513   </a>  Switch8_out1 &lt;= Constant4_out1 <span class="KW">WHEN</span> switch_compare_1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="514" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:488')" name="code2model">  514   </a>      Constant5_out1;
</span><span><a class="LN" id="515">  515   </a>
</span><span><a class="LN" id="516">  516   </a>
</span><span><a class="LN" id="517" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:484')" name="code2model">  517   </a>  Switch4_out1 &lt;= Constant10_out1 <span class="KW">WHEN</span> switch_compare_1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="518" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:484')" name="code2model">  518   </a>      Switch8_out1;
</span><span><a class="LN" id="519">  519   </a>
</span><span><a class="LN" id="520" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:421')" name="code2model">  520   </a>  Switch4_out1_0 &lt;= Switch4_out1(0);
</span><span><a class="LN" id="521">  521   </a>
</span><span><a class="LN" id="522">  522   </a>  out_2_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="523">  523   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="524">  524   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="525">  525   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="526">  526   </a>        Demux1_out1 &lt;= '0';
</span><span><a class="LN" id="527">  527   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="528">  528   </a>        Demux1_out1 &lt;= Switch4_out1_0;
</span><span><a class="LN" id="529">  529   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="530">  530   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="531">  531   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_2_pipe_process;
</span><span><a class="LN" id="532">  532   </a>
</span><span><a class="LN" id="533">  533   </a>
</span><span><a class="LN" id="534">  534   </a>  Switch4_out1_1 &lt;= Switch4_out1(1);
</span><span><a class="LN" id="535">  535   </a>
</span><span><a class="LN" id="536">  536   </a>  out_3_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="537">  537   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="538">  538   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="539">  539   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="540">  540   </a>        Demux1_out2 &lt;= '0';
</span><span><a class="LN" id="541">  541   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="542">  542   </a>        Demux1_out2 &lt;= Switch4_out1_1;
</span><span><a class="LN" id="543">  543   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="544">  544   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="545">  545   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_3_pipe_process;
</span><span><a class="LN" id="546">  546   </a>
</span><span><a class="LN" id="547">  547   </a>
</span><span><a class="LN" id="548">  548   </a>
</span><span><a class="LN" id="549">  549   </a>  switch_compare_1_4 &lt;= '1' <span class="KW">WHEN</span> PWM_en_AXI_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="550">  550   </a>      '0';
</span><span><a class="LN" id="551">  551   </a>
</span><span><a class="LN" id="552">  552   </a>  U3_norm_signed &lt;= signed(U3_norm);
</span><span><a class="LN" id="553">  553   </a>
</span><span><a class="LN" id="554">  554   </a>  in_6_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="555">  555   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="556">  556   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="557">  557   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="558">  558   </a>        U3_norm_1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="559">  559   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="560">  560   </a>        U3_norm_1 &lt;= U3_norm_signed;
</span><span><a class="LN" id="561">  561   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="562">  562   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="563">  563   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_6_pipe_process;
</span><span><a class="LN" id="564">  564   </a>
</span><span><a class="LN" id="565">  565   </a>
</span><span><a class="LN" id="566" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  566   </a>  Delay2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="567" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  567   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="568" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  568   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="569" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  569   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="570" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  570   </a>        Delay2_out1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="571" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  571   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="572" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  572   </a>        Delay2_out1 &lt;= Switch2_out1;
</span><span><a class="LN" id="573" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  573   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="574" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  574   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="575" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  575   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_process;
</span><span><a class="LN" id="576">  576   </a>
</span><span><a class="LN" id="577">  577   </a>
</span><span><a class="LN" id="578">  578   </a>
</span><span><a class="LN" id="579" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:482')" name="code2model">  579   </a>  Switch2_out1 &lt;= Delay2_out1 <span class="KW">WHEN</span> Allow_assymetrical_anew_reference_value = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="580" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:482')" name="code2model">  580   </a>      U3_norm_1;
</span><span><a class="LN" id="581">  581   </a>
</span><span><a class="LN" id="582">  582   </a>  LimitPulseWidth2_out1_signed &lt;= signed(LimitPulseWidth2_out1);
</span><span><a class="LN" id="583">  583   </a>
</span><span><a class="LN" id="584" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:473')" name="code2model">  584   </a>  Relational_Operator2_1_cast &lt;= signed(resize(Counter_Ctrl_out2_unsigned, 19));
</span><span><a class="LN" id="585" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:473')" name="code2model">  585   </a>  Relational_Operator2_1_cast_1 &lt;= LimitPulseWidth2_out1_signed &amp; '0';
</span><span><a class="LN" id="586">  586   </a>
</span><span><a class="LN" id="587" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:473')" name="code2model">  587   </a>  Relational_Operator2_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator2_1_cast &gt;= Relational_Operator2_1_cast_1 <span class="KW">ELSE</span>
</span><span><a class="LN" id="588" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:473')" name="code2model">  588   </a>      '0';
</span><span><a class="LN" id="589">  589   </a>
</span><span><a class="LN" id="590">  590   </a>
</span><span><a class="LN" id="591">  591   </a>  switch_compare_1_5 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator2_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="592">  592   </a>      '0';
</span><span><a class="LN" id="593">  593   </a>
</span><span><a class="LN" id="594" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:386')" name="code2model">  594   </a>  Constant7_out1(0) &lt;= '1';
</span><span><a class="LN" id="595" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:386')" name="code2model">  595   </a>  Constant7_out1(1) &lt;= '0';
</span><span><a class="LN" id="596">  596   </a>
</span><span><a class="LN" id="597" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:387')" name="code2model">  597   </a>  Constant8_out1(0) &lt;= '0';
</span><span><a class="LN" id="598" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:387')" name="code2model">  598   </a>  Constant8_out1(1) &lt;= '1';
</span><span><a class="LN" id="599">  599   </a>
</span><span><a class="LN" id="600">  600   </a>
</span><span><a class="LN" id="601" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:489')" name="code2model">  601   </a>  Switch9_out1 &lt;= Constant7_out1 <span class="KW">WHEN</span> switch_compare_1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="602" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:489')" name="code2model">  602   </a>      Constant8_out1;
</span><span><a class="LN" id="603">  603   </a>
</span><span><a class="LN" id="604">  604   </a>
</span><span><a class="LN" id="605" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:485')" name="code2model">  605   </a>  Switch5_out1 &lt;= Constant10_out1 <span class="KW">WHEN</span> switch_compare_1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="606" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:485')" name="code2model">  606   </a>      Switch9_out1;
</span><span><a class="LN" id="607">  607   </a>
</span><span><a class="LN" id="608" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:422')" name="code2model">  608   </a>  Switch5_out1_0 &lt;= Switch5_out1(0);
</span><span><a class="LN" id="609">  609   </a>
</span><span><a class="LN" id="610">  610   </a>  out_4_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="611">  611   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="612">  612   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="613">  613   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="614">  614   </a>        Demux2_out1 &lt;= '0';
</span><span><a class="LN" id="615">  615   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="616">  616   </a>        Demux2_out1 &lt;= Switch5_out1_0;
</span><span><a class="LN" id="617">  617   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="618">  618   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="619">  619   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_4_pipe_process;
</span><span><a class="LN" id="620">  620   </a>
</span><span><a class="LN" id="621">  621   </a>
</span><span><a class="LN" id="622">  622   </a>  Switch5_out1_1 &lt;= Switch5_out1(1);
</span><span><a class="LN" id="623">  623   </a>
</span><span><a class="LN" id="624">  624   </a>  out_5_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="625">  625   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="626">  626   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="627">  627   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="628">  628   </a>        Demux2_out2 &lt;= '0';
</span><span><a class="LN" id="629">  629   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="630">  630   </a>        Demux2_out2 &lt;= Switch5_out1_1;
</span><span><a class="LN" id="631">  631   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="632">  632   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="633">  633   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_5_pipe_process;
</span><span><a class="LN" id="634">  634   </a>
</span><span><a class="LN" id="635">  635   </a>
</span><span><a class="LN" id="636">  636   </a>  out_6_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="637">  637   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="638">  638   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="639">  639   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="640">  640   </a>        PWM_en_AXI_2 &lt;= '0';
</span><span><a class="LN" id="641">  641   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="642">  642   </a>        PWM_en_AXI_2 &lt;= PWM_en_AXI_1;
</span><span><a class="LN" id="643">  643   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="644">  644   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="645">  645   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_6_pipe_process;
</span><span><a class="LN" id="646">  646   </a>
</span><span><a class="LN" id="647">  647   </a>
</span><span><a class="LN" id="648">  648   </a>  out_7_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="649">  649   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="650">  650   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="651">  651   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="652">  652   </a>        f_carrier_kHz_AXI_2 &lt;= to_unsigned(16#0000000#, 25);
</span><span><a class="LN" id="653">  653   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="654">  654   </a>        f_carrier_kHz_AXI_2 &lt;= f_carrier_kHz_AXI_1;
</span><span><a class="LN" id="655">  655   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="656">  656   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="657">  657   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_7_pipe_process;
</span><span><a class="LN" id="658">  658   </a>
</span><span><a class="LN" id="659">  659   </a>
</span><span><a class="LN" id="660">  660   </a>  f_carrier_kHz_rd_AXI &lt;= std_logic_vector(f_carrier_kHz_AXI_2);
</span><span><a class="LN" id="661">  661   </a>
</span><span><a class="LN" id="662">  662   </a>  out_8_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="663">  663   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="664">  664   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="665">  665   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="666">  666   </a>        T_carrier_us_AXI_2 &lt;= to_unsigned(16#0000000#, 25);
</span><span><a class="LN" id="667">  667   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="668">  668   </a>        T_carrier_us_AXI_2 &lt;= T_carrier_us_AXI_1;
</span><span><a class="LN" id="669">  669   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="670">  670   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="671">  671   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_8_pipe_process;
</span><span><a class="LN" id="672">  672   </a>
</span><span><a class="LN" id="673">  673   </a>
</span><span><a class="LN" id="674">  674   </a>  T_carrier_us_rd_AXI &lt;= std_logic_vector(T_carrier_us_AXI_2);
</span><span><a class="LN" id="675">  675   </a>
</span><span><a class="LN" id="676">  676   </a>  out_9_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="677">  677   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="678">  678   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="679">  679   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="680">  680   </a>        min_pulse_width_AXI_2 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="681">  681   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="682">  682   </a>        min_pulse_width_AXI_2 &lt;= min_pulse_width_AXI_1;
</span><span><a class="LN" id="683">  683   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="684">  684   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="685">  685   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_9_pipe_process;
</span><span><a class="LN" id="686">  686   </a>
</span><span><a class="LN" id="687">  687   </a>
</span><span><a class="LN" id="688">  688   </a>  min_pulse_width_rd_AXI &lt;= std_logic_vector(min_pulse_width_AXI_2);
</span><span><a class="LN" id="689">  689   </a>
</span><span><a class="LN" id="690" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:379')" name="code2model">  690   </a>  Constant_out1 &lt;= '1';
</span><span><a class="LN" id="691">  691   </a>
</span><span><a class="LN" id="692" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:382')" name="code2model">  692   </a>  Constant11_out1 &lt;= '0';
</span><span><a class="LN" id="693">  693   </a>
</span><span><a class="LN" id="694">  694   </a>
</span><span><a class="LN" id="695" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:486')" name="code2model">  695   </a>  Switch6_out1 &lt;= Constant_out1 <span class="KW">WHEN</span> Counter_Ctrl_out2_unsigned = to_unsigned(16#00000#, 18) <span class="KW">ELSE</span>
</span><span><a class="LN" id="696" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:486')" name="code2model">  696   </a>      Constant11_out1;
</span><span><a class="LN" id="697">  697   </a>
</span><span><a class="LN" id="698">  698   </a>  out_10_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="699">  699   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="700">  700   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="701">  701   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="702">  702   </a>        Switch6_out1_1 &lt;= '0';
</span><span><a class="LN" id="703">  703   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="704">  704   </a>        Switch6_out1_1 &lt;= Switch6_out1;
</span><span><a class="LN" id="705">  705   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="706">  706   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="707">  707   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_10_pipe_process;
</span><span><a class="LN" id="708">  708   </a>
</span><span><a class="LN" id="709">  709   </a>
</span><span><a class="LN" id="710">  710   </a>  out_11_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="711">  711   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="712">  712   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="713">  713   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="714">  714   </a>        Counter_Ctrl_out3_1 &lt;= '0';
</span><span><a class="LN" id="715">  715   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="716">  716   </a>        Counter_Ctrl_out3_1 &lt;= Counter_Ctrl_out3;
</span><span><a class="LN" id="717">  717   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="718">  718   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="719">  719   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_11_pipe_process;
</span><span><a class="LN" id="720">  720   </a>
</span><span><a class="LN" id="721">  721   </a>
</span><span><a class="LN" id="722">  722   </a>  out_12_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="723">  723   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="724">  724   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="725">  725   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="726">  726   </a>        Counter_Ctrl_out4_1 &lt;= '0';
</span><span><a class="LN" id="727">  727   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="728">  728   </a>        Counter_Ctrl_out4_1 &lt;= Counter_Ctrl_out4;
</span><span><a class="LN" id="729">  729   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="730">  730   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="731">  731   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_12_pipe_process;
</span><span><a class="LN" id="732">  732   </a>
</span><span><a class="LN" id="733">  733   </a>
</span><span><a class="LN" id="734">  734   </a>  out_13_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="735">  735   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="736">  736   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="737">  737   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="738">  738   </a>        Delay3_out1_1 &lt;= to_unsigned(16#00000#, 20);
</span><span><a class="LN" id="739">  739   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="740">  740   </a>        Delay3_out1_1 &lt;= Delay3_out1;
</span><span><a class="LN" id="741">  741   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="742">  742   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="743">  743   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_13_pipe_process;
</span><span><a class="LN" id="744">  744   </a>
</span><span><a class="LN" id="745">  745   </a>
</span><span><a class="LN" id="746">  746   </a>  count_out &lt;= std_logic_vector(Delay3_out1_1);
</span><span><a class="LN" id="747">  747   </a>
</span><span><a class="LN" id="748">  748   </a>  out_14_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="749">  749   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="750">  750   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="751">  751   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="752">  752   </a>        Counter_Ctrl_out1_1 &lt;= '0';
</span><span><a class="LN" id="753">  753   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="754">  754   </a>        Counter_Ctrl_out1_1 &lt;= Counter_Ctrl_out1;
</span><span><a class="LN" id="755">  755   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="756">  756   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="757">  757   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_14_pipe_process;
</span><span><a class="LN" id="758">  758   </a>
</span><span><a class="LN" id="759">  759   </a>
</span><span><a class="LN" id="760">  760   </a>  S1 &lt;= Demux_out1;
</span><span><a class="LN" id="761">  761   </a>
</span><span><a class="LN" id="762">  762   </a>  S2 &lt;= Demux_out2;
</span><span><a class="LN" id="763">  763   </a>
</span><span><a class="LN" id="764">  764   </a>  S3 &lt;= Demux1_out1;
</span><span><a class="LN" id="765">  765   </a>
</span><span><a class="LN" id="766">  766   </a>  S4 &lt;= Demux1_out2;
</span><span><a class="LN" id="767">  767   </a>
</span><span><a class="LN" id="768">  768   </a>  S5 &lt;= Demux2_out1;
</span><span><a class="LN" id="769">  769   </a>
</span><span><a class="LN" id="770">  770   </a>  S6 &lt;= Demux2_out2;
</span><span><a class="LN" id="771">  771   </a>
</span><span><a class="LN" id="772">  772   </a>  PWM_en_rd_AXI &lt;= PWM_en_AXI_2;
</span><span><a class="LN" id="773">  773   </a>
</span><span><a class="LN" id="774">  774   </a>  enb_out &lt;= Switch6_out1_1;
</span><span><a class="LN" id="775">  775   </a>
</span><span><a class="LN" id="776">  776   </a>  Triangle_Max &lt;= Counter_Ctrl_out3_1;
</span><span><a class="LN" id="777">  777   </a>
</span><span><a class="LN" id="778">  778   </a>  Triangle_Min &lt;= Counter_Ctrl_out4_1;
</span><span><a class="LN" id="779">  779   </a>
</span><span><a class="LN" id="780">  780   </a>  dir_out &lt;= Counter_Ctrl_out1_1;
</span><span><a class="LN" id="781">  781   </a>
</span><span><a class="LN" id="782">  782   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="783">  783   </a>
</span><span><a class="LN" id="784">  784   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
