===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 17.7884 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.1326 ( 24.1%)    5.1326 ( 28.9%)  FIR Parser
    8.0820 ( 37.9%)    5.9959 ( 33.7%)  'firrtl.circuit' Pipeline
    1.0002 (  4.7%)    1.0002 (  5.6%)    LowerFIRRTLTypes
    3.6919 ( 17.3%)    1.8461 ( 10.4%)    'firrtl.module' Pipeline
    1.1247 (  5.3%)    0.5721 (  3.2%)      ExpandWhens
    1.2940 (  6.1%)    0.6593 (  3.7%)      CSE
    0.0560 (  0.3%)    0.0286 (  0.2%)        (A) DominanceInfo
    1.2652 (  5.9%)    0.6341 (  3.6%)      SimpleCanonicalizer
    1.5254 (  7.2%)    1.5254 (  8.6%)    IMConstProp
    0.4568 (  2.1%)    0.4568 (  2.6%)    BlackBoxReader
    0.4809 (  2.3%)    0.2406 (  1.4%)    'firrtl.module' Pipeline
    0.4774 (  2.2%)    0.2392 (  1.3%)      CheckWidths
    1.1930 (  5.6%)    1.1930 (  6.7%)  LowerFIRRTLToHW
    0.4715 (  2.2%)    0.4715 (  2.7%)  HWMemSimImpl
    2.4267 ( 11.4%)    1.2137 (  6.8%)  'hw.module' Pipeline
    0.3899 (  1.8%)    0.2057 (  1.2%)    HWCleanup
    0.8720 (  4.1%)    0.4415 (  2.5%)    CSE
    0.0358 (  0.2%)    0.0182 (  0.1%)      (A) DominanceInfo
    1.1562 (  5.4%)    0.5838 (  3.3%)    SimpleCanonicalizer
    0.5812 (  2.7%)    0.5812 (  3.3%)  HWLegalizeNames
    0.4191 (  2.0%)    0.2103 (  1.2%)  'hw.module' Pipeline
    0.4153 (  1.9%)    0.2086 (  1.2%)    PrettifyVerilog
    1.6103 (  7.6%)    1.6103 (  9.1%)  Output
    0.0065 (  0.0%)    0.0065 (  0.0%)  Rest
   21.2984 (100.0%)   17.7884 (100.0%)  Total

{
  totalTime: 17.829,
  maxMemory: 767447040
}
