# Multiply Accumulate RTL Module

A multiply accumulate (MAC) implementation which mirrors the behaviour of the DSP48E1 Multiply Accumulat module but implemented purely in behavourial Verilog.  Designed to form part of a DVB-S2X transmitter.