{
  "name": "core_arch::x86::avx::_mm256_load_pd",
  "safe": false,
  "callees": {},
  "adts": {
    "core_arch::x86::__m256d": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx::_mm256_load_pd"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx.rs:1484:1: 1486:2",
  "src": "pub unsafe fn _mm256_load_pd(mem_addr: *const f64) -> __m256d {\n    *(mem_addr as *const __m256d)\n}",
  "mir": "fn core_arch::x86::avx::_mm256_load_pd(_1: *const f64) -> core_arch::x86::__m256d {\n    let mut _0: core_arch::x86::__m256d;\n    let mut _2: *const core_arch::x86::__m256d;\n    debug mem_addr => _1;\n    bb0: {\n        StorageLive(_2);\n        _2 = _1 as *const core_arch::x86::__m256d;\n        _0 = (*_2);\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Loads 256-bits (composed of 4 packed double-precision (64-bit)\n floating-point elements) from memory into result.\n `mem_addr` must be aligned on a 32-byte boundary or a\n general-protection exception may be generated.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_load_pd)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}