<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F103xG HAL User Manual: stm32f1xx_hal_pwr.c Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F103xG HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_08b87254197b135abc61821bb66d28f7.html">Src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32f1xx_hal_pwr.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__hal__pwr_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**</span>
<a name="l00002"></a>00002 <span class="comment">  ******************************************************************************</span>
<a name="l00003"></a>00003 <span class="comment">  * @file    stm32f1xx_hal_pwr.c</span>
<a name="l00004"></a>00004 <span class="comment">  * @author  MCD Application Team</span>
<a name="l00005"></a>00005 <span class="comment">  * @brief   PWR HAL module driver.</span>
<a name="l00006"></a>00006 <span class="comment">  *</span>
<a name="l00007"></a>00007 <span class="comment">  *          This file provides firmware functions to manage the following</span>
<a name="l00008"></a>00008 <span class="comment">  *          functionalities of the Power Controller (PWR) peripheral:</span>
<a name="l00009"></a>00009 <span class="comment">  *           + Initialization/de-initialization functions</span>
<a name="l00010"></a>00010 <span class="comment">  *           + Peripheral Control functions </span>
<a name="l00011"></a>00011 <span class="comment">  *</span>
<a name="l00012"></a>00012 <span class="comment">  ******************************************************************************</span>
<a name="l00013"></a>00013 <span class="comment">  * @attention</span>
<a name="l00014"></a>00014 <span class="comment">  *</span>
<a name="l00015"></a>00015 <span class="comment">  * &lt;h2&gt;&lt;center&gt;&amp;copy; Copyright (c) 2016 STMicroelectronics.</span>
<a name="l00016"></a>00016 <span class="comment">  * All rights reserved.&lt;/center&gt;&lt;/h2&gt;</span>
<a name="l00017"></a>00017 <span class="comment">  *</span>
<a name="l00018"></a>00018 <span class="comment">  * This software component is licensed by ST under BSD 3-Clause license,</span>
<a name="l00019"></a>00019 <span class="comment">  * the &quot;License&quot;; You may not use this file except in compliance with the</span>
<a name="l00020"></a>00020 <span class="comment">  * License. You may obtain a copy of the License at:</span>
<a name="l00021"></a>00021 <span class="comment">  *                        opensource.org/licenses/BSD-3-Clause</span>
<a name="l00022"></a>00022 <span class="comment">  *</span>
<a name="l00023"></a>00023 <span class="comment">  ******************************************************************************</span>
<a name="l00024"></a>00024 <span class="comment">  */</span>
<a name="l00025"></a>00025 
<a name="l00026"></a>00026 <span class="comment">/* Includes ------------------------------------------------------------------*/</span>
<a name="l00027"></a>00027 <span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx__hal_8h.html" title="This file contains all the functions prototypes for the HAL module driver.">stm32f1xx_hal.h</a>&quot;</span>
<a name="l00028"></a>00028 <span class="comment"></span>
<a name="l00029"></a>00029 <span class="comment">/** @addtogroup STM32F1xx_HAL_Driver</span>
<a name="l00030"></a>00030 <span class="comment">  * @{</span>
<a name="l00031"></a>00031 <span class="comment">  */</span>
<a name="l00032"></a>00032 <span class="comment"></span>
<a name="l00033"></a>00033 <span class="comment">/** @defgroup PWR PWR</span>
<a name="l00034"></a>00034 <span class="comment">  * @brief    PWR HAL module driver</span>
<a name="l00035"></a>00035 <span class="comment">  * @{</span>
<a name="l00036"></a>00036 <span class="comment">  */</span>
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="preprocessor">#ifdef HAL_PWR_MODULE_ENABLED</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span>
<a name="l00040"></a>00040 <span class="comment">/* Private typedef -----------------------------------------------------------*/</span>
<a name="l00041"></a>00041 <span class="comment">/* Private define ------------------------------------------------------------*/</span>
<a name="l00042"></a>00042 <span class="comment"></span>
<a name="l00043"></a>00043 <span class="comment">/** @defgroup PWR_Private_Constants PWR Private Constants</span>
<a name="l00044"></a>00044 <span class="comment">  * @{</span>
<a name="l00045"></a>00045 <span class="comment">  */</span>
<a name="l00046"></a>00046   <span class="comment"></span>
<a name="l00047"></a>00047 <span class="comment">/** @defgroup PWR_PVD_Mode_Mask PWR PVD Mode Mask</span>
<a name="l00048"></a>00048 <span class="comment">  * @{</span>
<a name="l00049"></a>00049 <span class="comment">  */</span> 
<a name="l00050"></a><a class="code" href="group/group__PWR__PVD__Mode__Mask.html#gac0819467cdffadf93b803af38636a2e1">00050</a> <span class="preprocessor">#define PVD_MODE_IT               0x00010000U</span>
<a name="l00051"></a><a class="code" href="group/group__PWR__PVD__Mode__Mask.html#ga30b5d4f24a231c6dbd94f25474ece9e6">00051</a> <span class="preprocessor"></span><span class="preprocessor">#define PVD_MODE_EVT              0x00020000U</span>
<a name="l00052"></a><a class="code" href="group/group__PWR__PVD__Mode__Mask.html#ga00a60e6dec3ba6a274cd208ad17b3023">00052</a> <span class="preprocessor"></span><span class="preprocessor">#define PVD_RISING_EDGE           0x00000001U</span>
<a name="l00053"></a><a class="code" href="group/group__PWR__PVD__Mode__Mask.html#ga5d9ed3c13a2bf7365c22d40bfedb1ba5">00053</a> <span class="preprocessor"></span><span class="preprocessor">#define PVD_FALLING_EDGE          0x00000002U</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00055"></a>00055 <span class="comment">  * @}</span>
<a name="l00056"></a>00056 <span class="comment">  */</span>
<a name="l00057"></a>00057 
<a name="l00058"></a>00058 <span class="comment"></span>
<a name="l00059"></a>00059 <span class="comment">/** @defgroup PWR_register_alias_address PWR Register alias address</span>
<a name="l00060"></a>00060 <span class="comment">  * @{</span>
<a name="l00061"></a>00061 <span class="comment">  */</span> 
<a name="l00062"></a>00062 <span class="comment">/* ------------- PWR registers bit address in the alias region ---------------*/</span>
<a name="l00063"></a><a class="code" href="group/group__PWR__register__alias__address.html#ga7f88bce73931300319824f22578f90de">00063</a> <span class="preprocessor">#define PWR_OFFSET               (PWR_BASE - PERIPH_BASE)</span>
<a name="l00064"></a><a class="code" href="group/group__PWR__register__alias__address.html#gafc4a9746ee5df183f01c6c9b2b193bf8">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define PWR_CR_OFFSET            0x00U</span>
<a name="l00065"></a><a class="code" href="group/group__PWR__register__alias__address.html#ga5108a7917314663531d70bdf05ea2698">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define PWR_CSR_OFFSET           0x04U</span>
<a name="l00066"></a><a class="code" href="group/group__PWR__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define PWR_CR_OFFSET_BB         (PWR_OFFSET + PWR_CR_OFFSET)</span>
<a name="l00067"></a><a class="code" href="group/group__PWR__register__alias__address.html#gaa9477acfcacc4610533df164c94ad6fd">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define PWR_CSR_OFFSET_BB        (PWR_OFFSET + PWR_CSR_OFFSET)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00069"></a>00069 <span class="comment">  * @}</span>
<a name="l00070"></a>00070 <span class="comment">  */</span>
<a name="l00071"></a>00071    <span class="comment"></span>
<a name="l00072"></a>00072 <span class="comment">/** @defgroup PWR_CR_register_alias PWR CR Register alias address</span>
<a name="l00073"></a>00073 <span class="comment">  * @{</span>
<a name="l00074"></a>00074 <span class="comment">  */</span>  
<a name="l00075"></a>00075 <span class="comment">/* --- CR Register ---*/</span>
<a name="l00076"></a>00076 <span class="comment">/* Alias word address of LPSDSR bit */</span>
<a name="l00077"></a><a class="code" href="group/group__PWR__CR__register__alias.html#ga944590f80b693c566f1aa4e56102e836">00077</a> <span class="preprocessor">#define LPSDSR_BIT_NUMBER        PWR_CR_LPDS_Pos</span>
<a name="l00078"></a><a class="code" href="group/group__PWR__CR__register__alias.html#ga09f81eb80d4d8bf7caaed4466673fa84">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define CR_LPSDSR_BB             ((uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (LPSDSR_BIT_NUMBER * 4U)))</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>
<a name="l00080"></a>00080 <span class="comment">/* Alias word address of DBP bit */</span>
<a name="l00081"></a><a class="code" href="group/group__PWR__CR__register__alias.html#ga398aef263adbda7c1f1dc9020fde83f3">00081</a> <span class="preprocessor">#define DBP_BIT_NUMBER            PWR_CR_DBP_Pos</span>
<a name="l00082"></a><a class="code" href="group/group__PWR__CR__register__alias.html#ga799ab60bdbcfc1076cf2d7f206d09b0c">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define CR_DBP_BB                ((uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (DBP_BIT_NUMBER * 4U)))</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a>00084 <span class="comment">/* Alias word address of PVDE bit */</span>
<a name="l00085"></a><a class="code" href="group/group__PWR__CR__register__alias.html#gae731170c1675c5471fc06501228905b0">00085</a> <span class="preprocessor">#define PVDE_BIT_NUMBER           PWR_CR_PVDE_Pos</span>
<a name="l00086"></a><a class="code" href="group/group__PWR__CR__register__alias.html#ga49f51ef8285a6be76fd204d49a00709c">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CR_PVDE_BB               ((uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (PVDE_BIT_NUMBER * 4U)))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00088"></a>00088 <span class="comment">/**</span>
<a name="l00089"></a>00089 <span class="comment">  * @}</span>
<a name="l00090"></a>00090 <span class="comment">  */</span>
<a name="l00091"></a>00091 <span class="comment"></span>
<a name="l00092"></a>00092 <span class="comment">/** @defgroup PWR_CSR_register_alias PWR CSR Register alias address</span>
<a name="l00093"></a>00093 <span class="comment">  * @{</span>
<a name="l00094"></a>00094 <span class="comment">  */</span>
<a name="l00095"></a>00095 
<a name="l00096"></a>00096 <span class="comment">/* --- CSR Register ---*/</span>
<a name="l00097"></a>00097 <span class="comment">/* Alias word address of EWUP1 bit */</span>
<a name="l00098"></a><a class="code" href="group/group__PWR__CSR__register__alias.html#ga9c930c44a7e0d1c28f3c18641b94dbf2">00098</a> <span class="preprocessor">#define CSR_EWUP_BB(VAL)         ((uint32_t)(PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (POSITION_VAL(VAL) * 4U)))</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00100"></a>00100 <span class="comment">  * @}</span>
<a name="l00101"></a>00101 <span class="comment">  */</span>
<a name="l00102"></a>00102   <span class="comment"></span>
<a name="l00103"></a>00103 <span class="comment">/**</span>
<a name="l00104"></a>00104 <span class="comment">  * @}</span>
<a name="l00105"></a>00105 <span class="comment">  */</span>
<a name="l00106"></a>00106 
<a name="l00107"></a>00107 <span class="comment">/* Private variables ---------------------------------------------------------*/</span>
<a name="l00108"></a>00108 <span class="comment">/* Private function prototypes -----------------------------------------------*/</span><span class="comment"></span>
<a name="l00109"></a>00109 <span class="comment">/** @defgroup PWR_Private_Functions PWR Private Functions</span>
<a name="l00110"></a>00110 <span class="comment"> * brief   WFE cortex command overloaded for HAL_PWR_EnterSTOPMode usage only (see Workaround section)</span>
<a name="l00111"></a>00111 <span class="comment"> * @{</span>
<a name="l00112"></a>00112 <span class="comment"> */</span>
<a name="l00113"></a>00113 <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Private__Functions.html#gac45e3aaea581b3bdccfee4a0c26d826b">PWR_OverloadWfe</a>(<span class="keywordtype">void</span>);
<a name="l00114"></a>00114 
<a name="l00115"></a>00115 <span class="comment">/* Private functions ---------------------------------------------------------*/</span>
<a name="l00116"></a>00116 __NOINLINE
<a name="l00117"></a><a class="code" href="group/group__PWR__Private__Functions.html#gac45e3aaea581b3bdccfee4a0c26d826b">00117</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Private__Functions.html#gac45e3aaea581b3bdccfee4a0c26d826b">PWR_OverloadWfe</a>(<span class="keywordtype">void</span>)
<a name="l00118"></a>00118 {
<a name="l00119"></a>00119   __asm <span class="keyword">volatile</span>( <span class="stringliteral">&quot;wfe&quot;</span> );
<a name="l00120"></a>00120   __asm <span class="keyword">volatile</span>( <span class="stringliteral">&quot;nop&quot;</span> );
<a name="l00121"></a>00121 }
<a name="l00122"></a>00122 <span class="comment"></span>
<a name="l00123"></a>00123 <span class="comment">/**</span>
<a name="l00124"></a>00124 <span class="comment">  * @}</span>
<a name="l00125"></a>00125 <span class="comment">  */</span>
<a name="l00126"></a>00126 
<a name="l00127"></a>00127 <span class="comment"></span>
<a name="l00128"></a>00128 <span class="comment">/** @defgroup PWR_Exported_Functions PWR Exported Functions</span>
<a name="l00129"></a>00129 <span class="comment">  * @{</span>
<a name="l00130"></a>00130 <span class="comment">  */</span>
<a name="l00131"></a>00131 <span class="comment"></span>
<a name="l00132"></a>00132 <span class="comment">/** @defgroup PWR_Exported_Functions_Group1 Initialization and de-initialization functions </span>
<a name="l00133"></a>00133 <span class="comment">  *  @brief   Initialization and de-initialization functions</span>
<a name="l00134"></a>00134 <span class="comment">  *</span>
<a name="l00135"></a>00135 <span class="comment">@verbatim</span>
<a name="l00136"></a>00136 <span class="comment"> ===============================================================================</span>
<a name="l00137"></a>00137 <span class="comment">              ##### Initialization and de-initialization functions #####</span>
<a name="l00138"></a>00138 <span class="comment"> ===============================================================================</span>
<a name="l00139"></a>00139 <span class="comment">    [..]</span>
<a name="l00140"></a>00140 <span class="comment">      After reset, the backup domain (RTC registers, RTC backup data</span>
<a name="l00141"></a>00141 <span class="comment">      registers) is protected against possible unwanted</span>
<a name="l00142"></a>00142 <span class="comment">      write accesses.</span>
<a name="l00143"></a>00143 <span class="comment">      To enable access to the RTC Domain and RTC registers, proceed as follows:</span>
<a name="l00144"></a>00144 <span class="comment">        (+) Enable the Power Controller (PWR) APB1 interface clock using the</span>
<a name="l00145"></a>00145 <span class="comment">            __HAL_RCC_PWR_CLK_ENABLE() macro.</span>
<a name="l00146"></a>00146 <span class="comment">        (+) Enable access to RTC domain using the HAL_PWR_EnableBkUpAccess() function.</span>
<a name="l00147"></a>00147 <span class="comment"></span>
<a name="l00148"></a>00148 <span class="comment">@endverbatim</span>
<a name="l00149"></a>00149 <span class="comment">  * @{</span>
<a name="l00150"></a>00150 <span class="comment">  */</span>
<a name="l00151"></a>00151 <span class="comment"></span>
<a name="l00152"></a>00152 <span class="comment">/**</span>
<a name="l00153"></a>00153 <span class="comment">  * @brief  Deinitializes the PWR peripheral registers to their default reset values.  </span>
<a name="l00154"></a>00154 <span class="comment">  * @retval None</span>
<a name="l00155"></a>00155 <span class="comment">  */</span>
<a name="l00156"></a><a class="code" href="group/group__PWR__Exported__Functions__Group1.html#ga7edb99b94a46448c34f0301b0a077ff5">00156</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group1.html#ga7edb99b94a46448c34f0301b0a077ff5" title="Deinitializes the PWR peripheral registers to their default reset values.">HAL_PWR_DeInit</a>(<span class="keywordtype">void</span>)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158   <a class="code" href="group__RCC__APB1__Force__Release__Reset.html#gaf454341fae45fdfacfea2f45c07ce3e0">__HAL_RCC_PWR_FORCE_RESET</a>();
<a name="l00159"></a>00159   <a class="code" href="group__RCC__APB1__Force__Release__Reset.html#gaaa5a340d38d50e508243f48bbb47dd32">__HAL_RCC_PWR_RELEASE_RESET</a>();
<a name="l00160"></a>00160 }
<a name="l00161"></a>00161 <span class="comment"></span>
<a name="l00162"></a>00162 <span class="comment">/**</span>
<a name="l00163"></a>00163 <span class="comment">  * @brief  Enables access to the backup domain (RTC registers, RTC</span>
<a name="l00164"></a>00164 <span class="comment">  *         backup data registers ).</span>
<a name="l00165"></a>00165 <span class="comment">  * @note   If the HSE divided by 128 is used as the RTC clock, the</span>
<a name="l00166"></a>00166 <span class="comment">  *         Backup Domain Access should be kept enabled.</span>
<a name="l00167"></a>00167 <span class="comment">  * @retval None</span>
<a name="l00168"></a>00168 <span class="comment">  */</span>
<a name="l00169"></a><a class="code" href="group/group__PWR__Exported__Functions__Group1.html#ga3d07cef39bf294db4aed7e06e5dbf9af">00169</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group1.html#ga3d07cef39bf294db4aed7e06e5dbf9af" title="Enables access to the backup domain (RTC registers, RTC backup data registers ).">HAL_PWR_EnableBkUpAccess</a>(<span class="keywordtype">void</span>)
<a name="l00170"></a>00170 {
<a name="l00171"></a>00171   <span class="comment">/* Enable access to RTC and backup registers */</span>
<a name="l00172"></a>00172   *(__IO uint32_t *) <a class="code" href="group/group__PWR__CR__register__alias.html#ga799ab60bdbcfc1076cf2d7f206d09b0c">CR_DBP_BB</a> = (uint32_t)ENABLE;
<a name="l00173"></a>00173 }
<a name="l00174"></a>00174 <span class="comment"></span>
<a name="l00175"></a>00175 <span class="comment">/**</span>
<a name="l00176"></a>00176 <span class="comment">  * @brief  Disables access to the backup domain (RTC registers, RTC</span>
<a name="l00177"></a>00177 <span class="comment">  *         backup data registers).</span>
<a name="l00178"></a>00178 <span class="comment">  * @note   If the HSE divided by 128 is used as the RTC clock, the</span>
<a name="l00179"></a>00179 <span class="comment">  *         Backup Domain Access should be kept enabled.</span>
<a name="l00180"></a>00180 <span class="comment">  * @retval None</span>
<a name="l00181"></a>00181 <span class="comment">  */</span>
<a name="l00182"></a><a class="code" href="group/group__PWR__Exported__Functions__Group1.html#ga1513de5f2e4b72e094fb04bab786fec8">00182</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group1.html#ga1513de5f2e4b72e094fb04bab786fec8" title="Disables access to the backup domain (RTC registers, RTC backup data registers).">HAL_PWR_DisableBkUpAccess</a>(<span class="keywordtype">void</span>)
<a name="l00183"></a>00183 {
<a name="l00184"></a>00184   <span class="comment">/* Disable access to RTC and backup registers */</span>
<a name="l00185"></a>00185   *(__IO uint32_t *) <a class="code" href="group/group__PWR__CR__register__alias.html#ga799ab60bdbcfc1076cf2d7f206d09b0c">CR_DBP_BB</a> = (uint32_t)DISABLE;
<a name="l00186"></a>00186 }
<a name="l00187"></a>00187 <span class="comment"></span>
<a name="l00188"></a>00188 <span class="comment">/**</span>
<a name="l00189"></a>00189 <span class="comment">  * @}</span>
<a name="l00190"></a>00190 <span class="comment">  */</span>
<a name="l00191"></a>00191 <span class="comment"></span>
<a name="l00192"></a>00192 <span class="comment">/** @defgroup PWR_Exported_Functions_Group2 Peripheral Control functions </span>
<a name="l00193"></a>00193 <span class="comment">  * @brief    Low Power modes configuration functions</span>
<a name="l00194"></a>00194 <span class="comment">  *</span>
<a name="l00195"></a>00195 <span class="comment">@verbatim</span>
<a name="l00196"></a>00196 <span class="comment"> ===============================================================================</span>
<a name="l00197"></a>00197 <span class="comment">                 ##### Peripheral Control functions #####</span>
<a name="l00198"></a>00198 <span class="comment"> ===============================================================================</span>
<a name="l00199"></a>00199 <span class="comment">     </span>
<a name="l00200"></a>00200 <span class="comment">    *** PVD configuration ***</span>
<a name="l00201"></a>00201 <span class="comment">    =========================</span>
<a name="l00202"></a>00202 <span class="comment">    [..]</span>
<a name="l00203"></a>00203 <span class="comment">      (+) The PVD is used to monitor the VDD power supply by comparing it to a</span>
<a name="l00204"></a>00204 <span class="comment">          threshold selected by the PVD Level (PLS[2:0] bits in the PWR_CR).</span>
<a name="l00205"></a>00205 <span class="comment"></span>
<a name="l00206"></a>00206 <span class="comment">      (+) A PVDO flag is available to indicate if VDD/VDDA is higher or lower</span>
<a name="l00207"></a>00207 <span class="comment">          than the PVD threshold. This event is internally connected to the EXTI</span>
<a name="l00208"></a>00208 <span class="comment">          line16 and can generate an interrupt if enabled. This is done through</span>
<a name="l00209"></a>00209 <span class="comment">          __HAL_PVD_EXTI_ENABLE_IT() macro.</span>
<a name="l00210"></a>00210 <span class="comment">      (+) The PVD is stopped in Standby mode.</span>
<a name="l00211"></a>00211 <span class="comment"></span>
<a name="l00212"></a>00212 <span class="comment">    *** WakeUp pin configuration ***</span>
<a name="l00213"></a>00213 <span class="comment">    ================================</span>
<a name="l00214"></a>00214 <span class="comment">    [..]</span>
<a name="l00215"></a>00215 <span class="comment">      (+) WakeUp pin is used to wake up the system from Standby mode. This pin is</span>
<a name="l00216"></a>00216 <span class="comment">          forced in input pull-down configuration and is active on rising edges.</span>
<a name="l00217"></a>00217 <span class="comment">      (+) There is one WakeUp pin:</span>
<a name="l00218"></a>00218 <span class="comment">          WakeUp Pin 1 on PA.00.</span>
<a name="l00219"></a>00219 <span class="comment"></span>
<a name="l00220"></a>00220 <span class="comment">    [..]</span>
<a name="l00221"></a>00221 <span class="comment"></span>
<a name="l00222"></a>00222 <span class="comment">    *** Low Power modes configuration ***</span>
<a name="l00223"></a>00223 <span class="comment">    =====================================</span>
<a name="l00224"></a>00224 <span class="comment">     [..]</span>
<a name="l00225"></a>00225 <span class="comment">      The device features 3 low-power modes:</span>
<a name="l00226"></a>00226 <span class="comment">      (+) Sleep mode: CPU clock off, all peripherals including Cortex-M3 core peripherals like </span>
<a name="l00227"></a>00227 <span class="comment">                      NVIC, SysTick, etc. are kept running</span>
<a name="l00228"></a>00228 <span class="comment">      (+) Stop mode: All clocks are stopped</span>
<a name="l00229"></a>00229 <span class="comment">      (+) Standby mode: 1.8V domain powered off</span>
<a name="l00230"></a>00230 <span class="comment">  </span>
<a name="l00231"></a>00231 <span class="comment">  </span>
<a name="l00232"></a>00232 <span class="comment">   *** Sleep mode ***</span>
<a name="l00233"></a>00233 <span class="comment">   ==================</span>
<a name="l00234"></a>00234 <span class="comment">    [..]</span>
<a name="l00235"></a>00235 <span class="comment">      (+) Entry:</span>
<a name="l00236"></a>00236 <span class="comment">          The Sleep mode is entered by using the HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFx)</span>
<a name="l00237"></a>00237 <span class="comment">              functions with</span>
<a name="l00238"></a>00238 <span class="comment">          (++) PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction</span>
<a name="l00239"></a>00239 <span class="comment">          (++) PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction</span>
<a name="l00240"></a>00240 <span class="comment">     </span>
<a name="l00241"></a>00241 <span class="comment">      (+) Exit:</span>
<a name="l00242"></a>00242 <span class="comment">        (++) WFI entry mode, Any peripheral interrupt acknowledged by the nested vectored interrupt</span>
<a name="l00243"></a>00243 <span class="comment">             controller (NVIC) can wake up the device from Sleep mode.</span>
<a name="l00244"></a>00244 <span class="comment">        (++) WFE entry mode, Any wakeup event can wake up the device from Sleep mode.</span>
<a name="l00245"></a>00245 <span class="comment">           (+++) Any peripheral interrupt w/o NVIC configuration &amp; SEVONPEND bit set in the Cortex (HAL_PWR_EnableSEVOnPend)</span>
<a name="l00246"></a>00246 <span class="comment">           (+++) Any EXTI Line (Internal or External) configured in Event mode</span>
<a name="l00247"></a>00247 <span class="comment"></span>
<a name="l00248"></a>00248 <span class="comment">   *** Stop mode ***</span>
<a name="l00249"></a>00249 <span class="comment">   =================</span>
<a name="l00250"></a>00250 <span class="comment">    [..]</span>
<a name="l00251"></a>00251 <span class="comment">      The Stop mode is based on the Cortex-M3 deepsleep mode combined with peripheral</span>
<a name="l00252"></a>00252 <span class="comment">      clock gating. The voltage regulator can be configured either in normal or low-power mode.</span>
<a name="l00253"></a>00253 <span class="comment">      In Stop mode, all clocks in the 1.8 V domain are stopped, the PLL, the HSI and the HSE RC </span>
<a name="l00254"></a>00254 <span class="comment">      oscillators are disabled. SRAM and register contents are preserved.</span>
<a name="l00255"></a>00255 <span class="comment">      In Stop mode, all I/O pins keep the same state as in Run mode.</span>
<a name="l00256"></a>00256 <span class="comment"></span>
<a name="l00257"></a>00257 <span class="comment">      (+) Entry:</span>
<a name="l00258"></a>00258 <span class="comment">           The Stop mode is entered using the HAL_PWR_EnterSTOPMode(PWR_REGULATOR_VALUE, PWR_SLEEPENTRY_WFx )</span>
<a name="l00259"></a>00259 <span class="comment">             function with:</span>
<a name="l00260"></a>00260 <span class="comment">          (++) PWR_REGULATOR_VALUE= PWR_MAINREGULATOR_ON: Main regulator ON.</span>
<a name="l00261"></a>00261 <span class="comment">          (++) PWR_REGULATOR_VALUE= PWR_LOWPOWERREGULATOR_ON: Low Power regulator ON.</span>
<a name="l00262"></a>00262 <span class="comment">          (++) PWR_SLEEPENTRY_WFx= PWR_SLEEPENTRY_WFI: enter STOP mode with WFI instruction</span>
<a name="l00263"></a>00263 <span class="comment">          (++) PWR_SLEEPENTRY_WFx= PWR_SLEEPENTRY_WFE: enter STOP mode with WFE instruction</span>
<a name="l00264"></a>00264 <span class="comment">      (+) Exit:</span>
<a name="l00265"></a>00265 <span class="comment">          (++) WFI entry mode, Any EXTI Line (Internal or External) configured in Interrupt mode with NVIC configured</span>
<a name="l00266"></a>00266 <span class="comment">          (++) WFE entry mode, Any EXTI Line (Internal or External) configured in Event mode.</span>
<a name="l00267"></a>00267 <span class="comment"></span>
<a name="l00268"></a>00268 <span class="comment">   *** Standby mode ***</span>
<a name="l00269"></a>00269 <span class="comment">   ====================</span>
<a name="l00270"></a>00270 <span class="comment">     [..]</span>
<a name="l00271"></a>00271 <span class="comment">      The Standby mode allows to achieve the lowest power consumption. It is based on the</span>
<a name="l00272"></a>00272 <span class="comment">      Cortex-M3 deepsleep mode, with the voltage regulator disabled. The 1.8 V domain is </span>
<a name="l00273"></a>00273 <span class="comment">      consequently powered off. The PLL, the HSI oscillator and the HSE oscillator are also </span>
<a name="l00274"></a>00274 <span class="comment">      switched off. SRAM and register contents are lost except for registers in the Backup domain </span>
<a name="l00275"></a>00275 <span class="comment">      and Standby circuitry</span>
<a name="l00276"></a>00276 <span class="comment">      </span>
<a name="l00277"></a>00277 <span class="comment">      (+) Entry:</span>
<a name="l00278"></a>00278 <span class="comment">        (++) The Standby mode is entered using the HAL_PWR_EnterSTANDBYMode() function.</span>
<a name="l00279"></a>00279 <span class="comment">      (+) Exit:</span>
<a name="l00280"></a>00280 <span class="comment">        (++) WKUP pin rising edge, RTC alarm event rising edge, external Reset in </span>
<a name="l00281"></a>00281 <span class="comment">             NRSTpin, IWDG Reset</span>
<a name="l00282"></a>00282 <span class="comment"></span>
<a name="l00283"></a>00283 <span class="comment">   *** Auto-wakeup (AWU) from low-power mode ***</span>
<a name="l00284"></a>00284 <span class="comment">       =============================================</span>
<a name="l00285"></a>00285 <span class="comment">       [..]</span>
<a name="l00286"></a>00286 <span class="comment">        </span>
<a name="l00287"></a>00287 <span class="comment">       (+) The MCU can be woken up from low-power mode by an RTC Alarm event, </span>
<a name="l00288"></a>00288 <span class="comment">           without depending on an external interrupt (Auto-wakeup mode).</span>
<a name="l00289"></a>00289 <span class="comment">   </span>
<a name="l00290"></a>00290 <span class="comment">       (+) RTC auto-wakeup (AWU) from the Stop and Standby modes</span>
<a name="l00291"></a>00291 <span class="comment"></span>
<a name="l00292"></a>00292 <span class="comment">           (++) To wake up from the Stop mode with an RTC alarm event, it is necessary to </span>
<a name="l00293"></a>00293 <span class="comment">                configure the RTC to generate the RTC alarm using the HAL_RTC_SetAlarm_IT() function.</span>
<a name="l00294"></a>00294 <span class="comment"></span>
<a name="l00295"></a>00295 <span class="comment">   *** PWR Workarounds linked to Silicon Limitation ***</span>
<a name="l00296"></a>00296 <span class="comment">       ====================================================</span>
<a name="l00297"></a>00297 <span class="comment">       [..]</span>
<a name="l00298"></a>00298 <span class="comment">       Below the list of all silicon limitations known on STM32F1xx prouct.</span>
<a name="l00299"></a>00299 <span class="comment"></span>
<a name="l00300"></a>00300 <span class="comment">       (#)Workarounds Implemented inside PWR HAL Driver</span>
<a name="l00301"></a>00301 <span class="comment">          (##)Debugging Stop mode with WFE entry - overloaded the WFE by an internal function    </span>
<a name="l00302"></a>00302 <span class="comment">        </span>
<a name="l00303"></a>00303 <span class="comment">@endverbatim</span>
<a name="l00304"></a>00304 <span class="comment">  * @{</span>
<a name="l00305"></a>00305 <span class="comment">  */</span>
<a name="l00306"></a>00306 <span class="comment"></span>
<a name="l00307"></a>00307 <span class="comment">/**</span>
<a name="l00308"></a>00308 <span class="comment">  * @brief  Configures the voltage threshold detected by the Power Voltage Detector(PVD).</span>
<a name="l00309"></a>00309 <span class="comment">  * @param  sConfigPVD: pointer to an PWR_PVDTypeDef structure that contains the configuration</span>
<a name="l00310"></a>00310 <span class="comment">  *         information for the PVD.</span>
<a name="l00311"></a>00311 <span class="comment">  * @note   Refer to the electrical characteristics of your device datasheet for</span>
<a name="l00312"></a>00312 <span class="comment">  *         more details about the voltage threshold corresponding to each</span>
<a name="l00313"></a>00313 <span class="comment">  *         detection level.</span>
<a name="l00314"></a>00314 <span class="comment">  * @retval None</span>
<a name="l00315"></a>00315 <span class="comment">  */</span>
<a name="l00316"></a><a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga87e59191de350b0942847624ddbe6d9d">00316</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga87e59191de350b0942847624ddbe6d9d" title="Configures the voltage threshold detected by the Power Voltage Detector(PVD).">HAL_PWR_ConfigPVD</a>(<a class="code" href="structPWR__PVDTypeDef.html" title="PWR PVD configuration structure definition.">PWR_PVDTypeDef</a> *sConfigPVD)
<a name="l00317"></a>00317 {
<a name="l00318"></a>00318   <span class="comment">/* Check the parameters */</span>
<a name="l00319"></a>00319   <a class="code" href="stm32f1xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21" title="Include module&#39;s header file.">assert_param</a>(<a class="code" href="group/group__PWR__Private__Macros.html#gabac4485a57abc97aad91eaa0b65ae927">IS_PWR_PVD_LEVEL</a>(sConfigPVD-&gt;<a class="code" href="structPWR__PVDTypeDef.html#a540471bc6ac947fd8bc2c87f61d9faab">PVDLevel</a>));
<a name="l00320"></a>00320   <a class="code" href="stm32f1xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21" title="Include module&#39;s header file.">assert_param</a>(<a class="code" href="group/group__PWR__Private__Macros.html#ga8edfbbba20e58a9281408c23dc6ff7ef">IS_PWR_PVD_MODE</a>(sConfigPVD-&gt;<a class="code" href="structPWR__PVDTypeDef.html#af692d691f0cb5871b319fd371fab34d8">Mode</a>));
<a name="l00321"></a>00321 
<a name="l00322"></a>00322   <span class="comment">/* Set PLS[7:5] bits according to PVDLevel value */</span>
<a name="l00323"></a>00323   MODIFY_REG(PWR-&gt;CR, PWR_CR_PLS, sConfigPVD-&gt;<a class="code" href="structPWR__PVDTypeDef.html#a540471bc6ac947fd8bc2c87f61d9faab">PVDLevel</a>);
<a name="l00324"></a>00324   
<a name="l00325"></a>00325   <span class="comment">/* Clear any previous config. Keep it clear if no event or IT mode is selected */</span>
<a name="l00326"></a>00326   <a class="code" href="group/group__PWR__Exported__Macros.html#ga8bd379e960497722450c7cea474a7e7a" title="Disable event on PVD Exti Line 16.">__HAL_PWR_PVD_EXTI_DISABLE_EVENT</a>();
<a name="l00327"></a>00327   <a class="code" href="group/group__PWR__Exported__Macros.html#gad240d7bf8f15191b068497b9aead1f1f" title="Disable interrupt on PVD Exti Line 16.">__HAL_PWR_PVD_EXTI_DISABLE_IT</a>();
<a name="l00328"></a>00328   <a class="code" href="group/group__PWR__Exported__Macros.html#ga1ca57168205f8cd8d1014e6eb9465f2d" title="Disable the PVD Extended Interrupt Falling Trigger.">__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE</a>(); 
<a name="l00329"></a>00329   <a class="code" href="group/group__PWR__Exported__Macros.html#ga1ca8fd7f3286a176f6be540c75a004c6" title="Disable the PVD Extended Interrupt Rising Trigger.">__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE</a>();
<a name="l00330"></a>00330 
<a name="l00331"></a>00331   <span class="comment">/* Configure interrupt mode */</span>
<a name="l00332"></a>00332   <span class="keywordflow">if</span>((sConfigPVD-&gt;<a class="code" href="structPWR__PVDTypeDef.html#af692d691f0cb5871b319fd371fab34d8">Mode</a> &amp; <a class="code" href="group/group__PWR__PVD__Mode__Mask.html#gac0819467cdffadf93b803af38636a2e1">PVD_MODE_IT</a>) == <a class="code" href="group/group__PWR__PVD__Mode__Mask.html#gac0819467cdffadf93b803af38636a2e1">PVD_MODE_IT</a>)
<a name="l00333"></a>00333   {
<a name="l00334"></a>00334     <a class="code" href="group/group__PWR__Exported__Macros.html#ga3180f039cf14ef78a64089f387f8f9c2" title="Enable interrupt on PVD Exti Line 16.">__HAL_PWR_PVD_EXTI_ENABLE_IT</a>();
<a name="l00335"></a>00335   }
<a name="l00336"></a>00336   
<a name="l00337"></a>00337   <span class="comment">/* Configure event mode */</span>
<a name="l00338"></a>00338   <span class="keywordflow">if</span>((sConfigPVD-&gt;<a class="code" href="structPWR__PVDTypeDef.html#af692d691f0cb5871b319fd371fab34d8">Mode</a> &amp; <a class="code" href="group/group__PWR__PVD__Mode__Mask.html#ga30b5d4f24a231c6dbd94f25474ece9e6">PVD_MODE_EVT</a>) == <a class="code" href="group/group__PWR__PVD__Mode__Mask.html#ga30b5d4f24a231c6dbd94f25474ece9e6">PVD_MODE_EVT</a>)
<a name="l00339"></a>00339   {
<a name="l00340"></a>00340     <a class="code" href="group/group__PWR__Exported__Macros.html#gae5ba5672fe8cb7c1686c7f2cc211b128" title="Enable event on PVD Exti Line 16.">__HAL_PWR_PVD_EXTI_ENABLE_EVENT</a>();
<a name="l00341"></a>00341   }
<a name="l00342"></a>00342   
<a name="l00343"></a>00343   <span class="comment">/* Configure the edge */</span>
<a name="l00344"></a>00344   <span class="keywordflow">if</span>((sConfigPVD-&gt;<a class="code" href="structPWR__PVDTypeDef.html#af692d691f0cb5871b319fd371fab34d8">Mode</a> &amp; <a class="code" href="group/group__PWR__PVD__Mode__Mask.html#ga00a60e6dec3ba6a274cd208ad17b3023">PVD_RISING_EDGE</a>) == <a class="code" href="group/group__PWR__PVD__Mode__Mask.html#ga00a60e6dec3ba6a274cd208ad17b3023">PVD_RISING_EDGE</a>)
<a name="l00345"></a>00345   {
<a name="l00346"></a>00346     <a class="code" href="group/group__PWR__Exported__Macros.html#ga7bef3f30c9fe267c99d5240fbf3f878c" title="PVD EXTI line configuration: set rising edge trigger.">__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE</a>();
<a name="l00347"></a>00347   }
<a name="l00348"></a>00348   
<a name="l00349"></a>00349   <span class="keywordflow">if</span>((sConfigPVD-&gt;<a class="code" href="structPWR__PVDTypeDef.html#af692d691f0cb5871b319fd371fab34d8">Mode</a> &amp; <a class="code" href="group/group__PWR__PVD__Mode__Mask.html#ga5d9ed3c13a2bf7365c22d40bfedb1ba5">PVD_FALLING_EDGE</a>) == <a class="code" href="group/group__PWR__PVD__Mode__Mask.html#ga5d9ed3c13a2bf7365c22d40bfedb1ba5">PVD_FALLING_EDGE</a>)
<a name="l00350"></a>00350   {
<a name="l00351"></a>00351     <a class="code" href="group/group__PWR__Exported__Macros.html#ga5b971478563a00e1ee1a9d8ca8054e08" title="PVD EXTI line configuration: set falling edge trigger.">__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE</a>();
<a name="l00352"></a>00352   }
<a name="l00353"></a>00353 }
<a name="l00354"></a>00354 <span class="comment"></span>
<a name="l00355"></a>00355 <span class="comment">/**</span>
<a name="l00356"></a>00356 <span class="comment">  * @brief  Enables the Power Voltage Detector(PVD).</span>
<a name="l00357"></a>00357 <span class="comment">  * @retval None</span>
<a name="l00358"></a>00358 <span class="comment">  */</span>
<a name="l00359"></a><a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga729c254eac1847073d8a55621384107d">00359</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga729c254eac1847073d8a55621384107d" title="Enables the Power Voltage Detector(PVD).">HAL_PWR_EnablePVD</a>(<span class="keywordtype">void</span>)
<a name="l00360"></a>00360 {
<a name="l00361"></a>00361   <span class="comment">/* Enable the power voltage detector */</span>
<a name="l00362"></a>00362   *(__IO uint32_t *) <a class="code" href="group/group__PWR__CR__register__alias.html#ga49f51ef8285a6be76fd204d49a00709c">CR_PVDE_BB</a> = (uint32_t)ENABLE;
<a name="l00363"></a>00363 }
<a name="l00364"></a>00364 <span class="comment"></span>
<a name="l00365"></a>00365 <span class="comment">/**</span>
<a name="l00366"></a>00366 <span class="comment">  * @brief  Disables the Power Voltage Detector(PVD).</span>
<a name="l00367"></a>00367 <span class="comment">  * @retval None</span>
<a name="l00368"></a>00368 <span class="comment">  */</span>
<a name="l00369"></a><a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga3a843cc2fd1a1bb02c7f2dfa355bf9ec">00369</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga3a843cc2fd1a1bb02c7f2dfa355bf9ec" title="Disables the Power Voltage Detector(PVD).">HAL_PWR_DisablePVD</a>(<span class="keywordtype">void</span>)
<a name="l00370"></a>00370 {
<a name="l00371"></a>00371   <span class="comment">/* Disable the power voltage detector */</span>
<a name="l00372"></a>00372   *(__IO uint32_t *) <a class="code" href="group/group__PWR__CR__register__alias.html#ga49f51ef8285a6be76fd204d49a00709c">CR_PVDE_BB</a> = (uint32_t)DISABLE;
<a name="l00373"></a>00373 }
<a name="l00374"></a>00374 <span class="comment"></span>
<a name="l00375"></a>00375 <span class="comment">/**</span>
<a name="l00376"></a>00376 <span class="comment">  * @brief Enables the WakeUp PINx functionality.</span>
<a name="l00377"></a>00377 <span class="comment">  * @param WakeUpPinx: Specifies the Power Wake-Up pin to enable.</span>
<a name="l00378"></a>00378 <span class="comment">  *        This parameter can be one of the following values:</span>
<a name="l00379"></a>00379 <span class="comment">  *           @arg PWR_WAKEUP_PIN1</span>
<a name="l00380"></a>00380 <span class="comment">  * @retval None</span>
<a name="l00381"></a>00381 <span class="comment">  */</span>
<a name="l00382"></a><a class="code" href="group/group__PWR__Exported__Functions__Group2.html#gaa76f42833a89110293f687b034164916">00382</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group2.html#gaa76f42833a89110293f687b034164916" title="Enables the WakeUp PINx functionality.">HAL_PWR_EnableWakeUpPin</a>(uint32_t WakeUpPinx)
<a name="l00383"></a>00383 {
<a name="l00384"></a>00384   <span class="comment">/* Check the parameter */</span>
<a name="l00385"></a>00385   <a class="code" href="stm32f1xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21" title="Include module&#39;s header file.">assert_param</a>(<a class="code" href="group/group__PWR__Private__Macros.html#gac6fcc59d6ff95b8feda1b228517f9c3f">IS_PWR_WAKEUP_PIN</a>(WakeUpPinx));
<a name="l00386"></a>00386   <span class="comment">/* Enable the EWUPx pin */</span>
<a name="l00387"></a>00387   *(__IO uint32_t *) <a class="code" href="group/group__PWR__CSR__register__alias.html#ga9c930c44a7e0d1c28f3c18641b94dbf2">CSR_EWUP_BB</a>(WakeUpPinx) = (uint32_t)ENABLE;
<a name="l00388"></a>00388 }
<a name="l00389"></a>00389 <span class="comment"></span>
<a name="l00390"></a>00390 <span class="comment">/**</span>
<a name="l00391"></a>00391 <span class="comment">  * @brief Disables the WakeUp PINx functionality.</span>
<a name="l00392"></a>00392 <span class="comment">  * @param WakeUpPinx: Specifies the Power Wake-Up pin to disable.</span>
<a name="l00393"></a>00393 <span class="comment">  *        This parameter can be one of the following values:</span>
<a name="l00394"></a>00394 <span class="comment">  *           @arg PWR_WAKEUP_PIN1</span>
<a name="l00395"></a>00395 <span class="comment">  * @retval None</span>
<a name="l00396"></a>00396 <span class="comment">  */</span>
<a name="l00397"></a><a class="code" href="group/group__PWR__Exported__Functions__Group2.html#gab12ca816929e23e36f5ed8f4ccdb1472">00397</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group2.html#gab12ca816929e23e36f5ed8f4ccdb1472" title="Disables the WakeUp PINx functionality.">HAL_PWR_DisableWakeUpPin</a>(uint32_t WakeUpPinx)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399   <span class="comment">/* Check the parameter */</span>
<a name="l00400"></a>00400   <a class="code" href="stm32f1xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21" title="Include module&#39;s header file.">assert_param</a>(<a class="code" href="group/group__PWR__Private__Macros.html#gac6fcc59d6ff95b8feda1b228517f9c3f">IS_PWR_WAKEUP_PIN</a>(WakeUpPinx));
<a name="l00401"></a>00401   <span class="comment">/* Disable the EWUPx pin */</span>
<a name="l00402"></a>00402   *(__IO uint32_t *) <a class="code" href="group/group__PWR__CSR__register__alias.html#ga9c930c44a7e0d1c28f3c18641b94dbf2">CSR_EWUP_BB</a>(WakeUpPinx) = (uint32_t)DISABLE;
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="comment"></span>
<a name="l00405"></a>00405 <span class="comment">/**</span>
<a name="l00406"></a>00406 <span class="comment">  * @brief Enters Sleep mode.</span>
<a name="l00407"></a>00407 <span class="comment">  * @note  In Sleep mode, all I/O pins keep the same state as in Run mode.</span>
<a name="l00408"></a>00408 <span class="comment">  * @param Regulator: Regulator state as no effect in SLEEP mode -  allows to support portability from legacy software</span>
<a name="l00409"></a>00409 <span class="comment">  * @param SLEEPEntry: Specifies if SLEEP mode is entered with WFI or WFE instruction.</span>
<a name="l00410"></a>00410 <span class="comment">  *           When WFI entry is used, tick interrupt have to be disabled if not desired as </span>
<a name="l00411"></a>00411 <span class="comment">  *           the interrupt wake up source.</span>
<a name="l00412"></a>00412 <span class="comment">  *           This parameter can be one of the following values:</span>
<a name="l00413"></a>00413 <span class="comment">  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction</span>
<a name="l00414"></a>00414 <span class="comment">  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction</span>
<a name="l00415"></a>00415 <span class="comment">  * @retval None</span>
<a name="l00416"></a>00416 <span class="comment">  */</span>
<a name="l00417"></a><a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga5c84f4e046525c22d233c8a3443fab5f">00417</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga5c84f4e046525c22d233c8a3443fab5f" title="Enters Sleep mode.">HAL_PWR_EnterSLEEPMode</a>(uint32_t Regulator, uint8_t SLEEPEntry)
<a name="l00418"></a>00418 {
<a name="l00419"></a>00419   <span class="comment">/* Check the parameters */</span>
<a name="l00420"></a>00420   <span class="comment">/* No check on Regulator because parameter not used in SLEEP mode */</span>
<a name="l00421"></a>00421   <span class="comment">/* Prevent unused argument(s) compilation warning */</span>
<a name="l00422"></a>00422   UNUSED(Regulator);
<a name="l00423"></a>00423 
<a name="l00424"></a>00424   <a class="code" href="stm32f1xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21" title="Include module&#39;s header file.">assert_param</a>(<a class="code" href="group/group__PWR__Private__Macros.html#ga9b36a9c213a77d36340788b2e7e277ff">IS_PWR_SLEEP_ENTRY</a>(SLEEPEntry));
<a name="l00425"></a>00425 
<a name="l00426"></a>00426   <span class="comment">/* Clear SLEEPDEEP bit of Cortex System Control Register */</span>
<a name="l00427"></a>00427   CLEAR_BIT(SCB-&gt;SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
<a name="l00428"></a>00428 
<a name="l00429"></a>00429   <span class="comment">/* Select SLEEP mode entry -------------------------------------------------*/</span>
<a name="l00430"></a>00430   <span class="keywordflow">if</span>(SLEEPEntry == <a class="code" href="group/group__PWR__SLEEP__mode__entry.html#ga4f0f99a3526c57efb3501b016639fa45">PWR_SLEEPENTRY_WFI</a>)
<a name="l00431"></a>00431   {
<a name="l00432"></a>00432     <span class="comment">/* Request Wait For Interrupt */</span>
<a name="l00433"></a>00433     __WFI();
<a name="l00434"></a>00434   }
<a name="l00435"></a>00435   <span class="keywordflow">else</span>
<a name="l00436"></a>00436   {
<a name="l00437"></a>00437     <span class="comment">/* Request Wait For Event */</span>
<a name="l00438"></a>00438     __SEV();
<a name="l00439"></a>00439     __WFE();
<a name="l00440"></a>00440     __WFE();
<a name="l00441"></a>00441   }
<a name="l00442"></a>00442 }
<a name="l00443"></a>00443 <span class="comment"></span>
<a name="l00444"></a>00444 <span class="comment">/**</span>
<a name="l00445"></a>00445 <span class="comment">  * @brief Enters Stop mode. </span>
<a name="l00446"></a>00446 <span class="comment">  * @note  In Stop mode, all I/O pins keep the same state as in Run mode.</span>
<a name="l00447"></a>00447 <span class="comment">  * @note  When exiting Stop mode by using an interrupt or a wakeup event,</span>
<a name="l00448"></a>00448 <span class="comment">  *        HSI RC oscillator is selected as system clock.</span>
<a name="l00449"></a>00449 <span class="comment">  * @note  When the voltage regulator operates in low power mode, an additional</span>
<a name="l00450"></a>00450 <span class="comment">  *         startup delay is incurred when waking up from Stop mode. </span>
<a name="l00451"></a>00451 <span class="comment">  *         By keeping the internal regulator ON during Stop mode, the consumption</span>
<a name="l00452"></a>00452 <span class="comment">  *         is higher although the startup time is reduced.    </span>
<a name="l00453"></a>00453 <span class="comment">  * @param Regulator: Specifies the regulator state in Stop mode.</span>
<a name="l00454"></a>00454 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l00455"></a>00455 <span class="comment">  *            @arg PWR_MAINREGULATOR_ON: Stop mode with regulator ON</span>
<a name="l00456"></a>00456 <span class="comment">  *            @arg PWR_LOWPOWERREGULATOR_ON: Stop mode with low power regulator ON</span>
<a name="l00457"></a>00457 <span class="comment">  * @param STOPEntry: Specifies if Stop mode in entered with WFI or WFE instruction.</span>
<a name="l00458"></a>00458 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l00459"></a>00459 <span class="comment">  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction</span>
<a name="l00460"></a>00460 <span class="comment">  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   </span>
<a name="l00461"></a>00461 <span class="comment">  * @retval None</span>
<a name="l00462"></a>00462 <span class="comment">  */</span>
<a name="l00463"></a><a class="code" href="group/group__PWR__Exported__Functions__Group2.html#gacfca5f1062274423e08317c0a5a225fa">00463</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group2.html#gacfca5f1062274423e08317c0a5a225fa" title="Enters Stop mode.">HAL_PWR_EnterSTOPMode</a>(uint32_t Regulator, uint8_t STOPEntry)
<a name="l00464"></a>00464 {
<a name="l00465"></a>00465   <span class="comment">/* Check the parameters */</span>
<a name="l00466"></a>00466   <a class="code" href="stm32f1xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21" title="Include module&#39;s header file.">assert_param</a>(<a class="code" href="group/group__PWR__Private__Macros.html#ga03c105070272141c0bab5f2b74469072">IS_PWR_REGULATOR</a>(Regulator));
<a name="l00467"></a>00467   <a class="code" href="stm32f1xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21" title="Include module&#39;s header file.">assert_param</a>(<a class="code" href="group/group__PWR__Private__Macros.html#ga4a94eb1f400dec6e486fbc229cbea8a0">IS_PWR_STOP_ENTRY</a>(STOPEntry));
<a name="l00468"></a>00468 
<a name="l00469"></a>00469   <span class="comment">/* Clear PDDS bit in PWR register to specify entering in STOP mode when CPU enter in Deepsleep */</span> 
<a name="l00470"></a>00470   CLEAR_BIT(PWR-&gt;CR,  PWR_CR_PDDS);
<a name="l00471"></a>00471 
<a name="l00472"></a>00472   <span class="comment">/* Select the voltage regulator mode by setting LPDS bit in PWR register according to Regulator parameter value */</span>
<a name="l00473"></a>00473   MODIFY_REG(PWR-&gt;CR, PWR_CR_LPDS, Regulator);
<a name="l00474"></a>00474 
<a name="l00475"></a>00475   <span class="comment">/* Set SLEEPDEEP bit of Cortex System Control Register */</span>
<a name="l00476"></a>00476   SET_BIT(SCB-&gt;SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
<a name="l00477"></a>00477 
<a name="l00478"></a>00478   <span class="comment">/* Select Stop mode entry --------------------------------------------------*/</span>
<a name="l00479"></a>00479   <span class="keywordflow">if</span>(STOPEntry == <a class="code" href="group/group__PWR__STOP__mode__entry.html#ga3bdb1a9c9b421b73ab148d45eb90fa9b">PWR_STOPENTRY_WFI</a>)
<a name="l00480"></a>00480   {
<a name="l00481"></a>00481     <span class="comment">/* Request Wait For Interrupt */</span>
<a name="l00482"></a>00482     __WFI();
<a name="l00483"></a>00483   }
<a name="l00484"></a>00484   <span class="keywordflow">else</span>
<a name="l00485"></a>00485   {
<a name="l00486"></a>00486     <span class="comment">/* Request Wait For Event */</span>
<a name="l00487"></a>00487     __SEV();
<a name="l00488"></a>00488     <a class="code" href="group/group__PWR__Private__Functions.html#gac45e3aaea581b3bdccfee4a0c26d826b">PWR_OverloadWfe</a>(); <span class="comment">/* WFE redefine locally */</span>
<a name="l00489"></a>00489     <a class="code" href="group/group__PWR__Private__Functions.html#gac45e3aaea581b3bdccfee4a0c26d826b">PWR_OverloadWfe</a>(); <span class="comment">/* WFE redefine locally */</span>
<a name="l00490"></a>00490   }
<a name="l00491"></a>00491   <span class="comment">/* Reset SLEEPDEEP bit of Cortex System Control Register */</span>
<a name="l00492"></a>00492   CLEAR_BIT(SCB-&gt;SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
<a name="l00493"></a>00493 }
<a name="l00494"></a>00494 <span class="comment"></span>
<a name="l00495"></a>00495 <span class="comment">/**</span>
<a name="l00496"></a>00496 <span class="comment">  * @brief Enters Standby mode.</span>
<a name="l00497"></a>00497 <span class="comment">  * @note  In Standby mode, all I/O pins are high impedance except for:</span>
<a name="l00498"></a>00498 <span class="comment">  *          - Reset pad (still available) </span>
<a name="l00499"></a>00499 <span class="comment">  *          - TAMPER pin if configured for tamper or calibration out.</span>
<a name="l00500"></a>00500 <span class="comment">  *          - WKUP pin (PA0) if enabled.</span>
<a name="l00501"></a>00501 <span class="comment">  * @retval None</span>
<a name="l00502"></a>00502 <span class="comment">  */</span>
<a name="l00503"></a><a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga40736f74c169077fcd08f34470559aa2">00503</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga40736f74c169077fcd08f34470559aa2" title="Enters Standby mode.">HAL_PWR_EnterSTANDBYMode</a>(<span class="keywordtype">void</span>)
<a name="l00504"></a>00504 {
<a name="l00505"></a>00505   <span class="comment">/* Select Standby mode */</span>
<a name="l00506"></a>00506   SET_BIT(PWR-&gt;CR, PWR_CR_PDDS);
<a name="l00507"></a>00507 
<a name="l00508"></a>00508   <span class="comment">/* Set SLEEPDEEP bit of Cortex System Control Register */</span>
<a name="l00509"></a>00509   SET_BIT(SCB-&gt;SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
<a name="l00510"></a>00510 
<a name="l00511"></a>00511   <span class="comment">/* This option is used to ensure that store operations are completed */</span>
<a name="l00512"></a>00512 <span class="preprocessor">#if defined ( __CC_ARM)</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span>  __force_stores();
<a name="l00514"></a>00514 <span class="preprocessor">#endif</span>
<a name="l00515"></a>00515 <span class="preprocessor"></span>  <span class="comment">/* Request Wait For Interrupt */</span>
<a name="l00516"></a>00516   __WFI();
<a name="l00517"></a>00517 }
<a name="l00518"></a>00518 
<a name="l00519"></a>00519 <span class="comment"></span>
<a name="l00520"></a>00520 <span class="comment">/**</span>
<a name="l00521"></a>00521 <span class="comment">  * @brief Indicates Sleep-On-Exit when returning from Handler mode to Thread mode. </span>
<a name="l00522"></a>00522 <span class="comment">  * @note Set SLEEPONEXIT bit of SCR register. When this bit is set, the processor </span>
<a name="l00523"></a>00523 <span class="comment">  *       re-enters SLEEP mode when an interruption handling is over.</span>
<a name="l00524"></a>00524 <span class="comment">  *       Setting this bit is useful when the processor is expected to run only on</span>
<a name="l00525"></a>00525 <span class="comment">  *       interruptions handling.         </span>
<a name="l00526"></a>00526 <span class="comment">  * @retval None</span>
<a name="l00527"></a>00527 <span class="comment">  */</span>
<a name="l00528"></a><a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga85d0154c96068b286072a64fca4c7e6a">00528</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga85d0154c96068b286072a64fca4c7e6a" title="Indicates Sleep-On-Exit when returning from Handler mode to Thread mode.">HAL_PWR_EnableSleepOnExit</a>(<span class="keywordtype">void</span>)
<a name="l00529"></a>00529 {
<a name="l00530"></a>00530   <span class="comment">/* Set SLEEPONEXIT bit of Cortex System Control Register */</span>
<a name="l00531"></a>00531   SET_BIT(SCB-&gt;SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
<a name="l00532"></a>00532 }
<a name="l00533"></a>00533 
<a name="l00534"></a>00534 <span class="comment"></span>
<a name="l00535"></a>00535 <span class="comment">/**</span>
<a name="l00536"></a>00536 <span class="comment">  * @brief Disables Sleep-On-Exit feature when returning from Handler mode to Thread mode. </span>
<a name="l00537"></a>00537 <span class="comment">  * @note Clears SLEEPONEXIT bit of SCR register. When this bit is set, the processor </span>
<a name="l00538"></a>00538 <span class="comment">  *       re-enters SLEEP mode when an interruption handling is over.          </span>
<a name="l00539"></a>00539 <span class="comment">  * @retval None</span>
<a name="l00540"></a>00540 <span class="comment">  */</span>
<a name="l00541"></a><a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga1da299e8186a3e08a694865bd41c3bb0">00541</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga1da299e8186a3e08a694865bd41c3bb0" title="Disables Sleep-On-Exit feature when returning from Handler mode to Thread mode.">HAL_PWR_DisableSleepOnExit</a>(<span class="keywordtype">void</span>)
<a name="l00542"></a>00542 {
<a name="l00543"></a>00543   <span class="comment">/* Clear SLEEPONEXIT bit of Cortex System Control Register */</span>
<a name="l00544"></a>00544   CLEAR_BIT(SCB-&gt;SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
<a name="l00545"></a>00545 }
<a name="l00546"></a>00546 
<a name="l00547"></a>00547 <span class="comment"></span>
<a name="l00548"></a>00548 <span class="comment">/**</span>
<a name="l00549"></a>00549 <span class="comment">  * @brief Enables CORTEX M3 SEVONPEND bit. </span>
<a name="l00550"></a>00550 <span class="comment">  * @note Sets SEVONPEND bit of SCR register. When this bit is set, this causes </span>
<a name="l00551"></a>00551 <span class="comment">  *       WFE to wake up when an interrupt moves from inactive to pended.</span>
<a name="l00552"></a>00552 <span class="comment">  * @retval None</span>
<a name="l00553"></a>00553 <span class="comment">  */</span>
<a name="l00554"></a><a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga6f33b1c8c8cc85129c68ac302a281033">00554</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga6f33b1c8c8cc85129c68ac302a281033" title="Enables CORTEX M3 SEVONPEND bit.">HAL_PWR_EnableSEVOnPend</a>(<span class="keywordtype">void</span>)
<a name="l00555"></a>00555 {
<a name="l00556"></a>00556   <span class="comment">/* Set SEVONPEND bit of Cortex System Control Register */</span>
<a name="l00557"></a>00557   SET_BIT(SCB-&gt;SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
<a name="l00558"></a>00558 }
<a name="l00559"></a>00559 
<a name="l00560"></a>00560 <span class="comment"></span>
<a name="l00561"></a>00561 <span class="comment">/**</span>
<a name="l00562"></a>00562 <span class="comment">  * @brief Disables CORTEX M3 SEVONPEND bit. </span>
<a name="l00563"></a>00563 <span class="comment">  * @note Clears SEVONPEND bit of SCR register. When this bit is set, this causes </span>
<a name="l00564"></a>00564 <span class="comment">  *       WFE to wake up when an interrupt moves from inactive to pended.         </span>
<a name="l00565"></a>00565 <span class="comment">  * @retval None</span>
<a name="l00566"></a>00566 <span class="comment">  */</span>
<a name="l00567"></a><a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga7811014def9b864dd490a63ada4bab68">00567</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group2.html#ga7811014def9b864dd490a63ada4bab68" title="Disables CORTEX M3 SEVONPEND bit.">HAL_PWR_DisableSEVOnPend</a>(<span class="keywordtype">void</span>)
<a name="l00568"></a>00568 {
<a name="l00569"></a>00569   <span class="comment">/* Clear SEVONPEND bit of Cortex System Control Register */</span>
<a name="l00570"></a>00570   CLEAR_BIT(SCB-&gt;SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
<a name="l00571"></a>00571 }
<a name="l00572"></a>00572 
<a name="l00573"></a>00573 
<a name="l00574"></a>00574 <span class="comment"></span>
<a name="l00575"></a>00575 <span class="comment">/**</span>
<a name="l00576"></a>00576 <span class="comment">  * @brief  This function handles the PWR PVD interrupt request.</span>
<a name="l00577"></a>00577 <span class="comment">  * @note   This API should be called under the PVD_IRQHandler().</span>
<a name="l00578"></a>00578 <span class="comment">  * @retval None</span>
<a name="l00579"></a>00579 <span class="comment">  */</span>
<a name="l00580"></a><a class="code" href="group/group__PWR__Exported__Functions__Group2.html#gae3403237bde597d72b32f0434932a047">00580</a> <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group2.html#gae3403237bde597d72b32f0434932a047" title="This function handles the PWR PVD interrupt request.">HAL_PWR_PVD_IRQHandler</a>(<span class="keywordtype">void</span>)
<a name="l00581"></a>00581 {
<a name="l00582"></a>00582   <span class="comment">/* Check PWR exti flag */</span>
<a name="l00583"></a>00583   <span class="keywordflow">if</span>(<a class="code" href="group/group__PWR__Exported__Macros.html#ga5e66fa75359b51066e0731ac1e5ae438" title="Check whether the specified PVD EXTI interrupt flag is set or not.">__HAL_PWR_PVD_EXTI_GET_FLAG</a>() != RESET)
<a name="l00584"></a>00584   {
<a name="l00585"></a>00585     <span class="comment">/* PWR PVD interrupt user callback */</span>
<a name="l00586"></a>00586     <a class="code" href="group/group__PWR__Exported__Functions__Group2.html#gaa4843b3eb7989f5b95e1218af4086940" title="PWR PVD interrupt callback.">HAL_PWR_PVDCallback</a>();
<a name="l00587"></a>00587 
<a name="l00588"></a>00588     <span class="comment">/* Clear PWR Exti pending bit */</span>
<a name="l00589"></a>00589     <a class="code" href="group/group__PWR__Exported__Macros.html#gac0fb2218bc050f5d8fdb1a3f28590352" title="Clear the PVD EXTI flag.">__HAL_PWR_PVD_EXTI_CLEAR_FLAG</a>();
<a name="l00590"></a>00590   }
<a name="l00591"></a>00591 }
<a name="l00592"></a>00592 <span class="comment"></span>
<a name="l00593"></a>00593 <span class="comment">/**</span>
<a name="l00594"></a>00594 <span class="comment">  * @brief  PWR PVD interrupt callback</span>
<a name="l00595"></a>00595 <span class="comment">  * @retval None</span>
<a name="l00596"></a>00596 <span class="comment">  */</span>
<a name="l00597"></a><a class="code" href="group/group__PWR__Exported__Functions__Group2.html#gaa4843b3eb7989f5b95e1218af4086940">00597</a> __weak <span class="keywordtype">void</span> <a class="code" href="group/group__PWR__Exported__Functions__Group2.html#gaa4843b3eb7989f5b95e1218af4086940" title="PWR PVD interrupt callback.">HAL_PWR_PVDCallback</a>(<span class="keywordtype">void</span>)
<a name="l00598"></a>00598 {
<a name="l00599"></a>00599   <span class="comment">/* NOTE : This function Should not be modified, when the callback is needed,</span>
<a name="l00600"></a>00600 <span class="comment">            the HAL_PWR_PVDCallback could be implemented in the user file</span>
<a name="l00601"></a>00601 <span class="comment">   */</span> 
<a name="l00602"></a>00602 }
<a name="l00603"></a>00603 <span class="comment"></span>
<a name="l00604"></a>00604 <span class="comment">/**</span>
<a name="l00605"></a>00605 <span class="comment">  * @}</span>
<a name="l00606"></a>00606 <span class="comment">  */</span>
<a name="l00607"></a>00607 <span class="comment"></span>
<a name="l00608"></a>00608 <span class="comment">/**</span>
<a name="l00609"></a>00609 <span class="comment">  * @}</span>
<a name="l00610"></a>00610 <span class="comment">  */</span>
<a name="l00611"></a>00611 
<a name="l00612"></a>00612 <span class="preprocessor">#endif </span><span class="comment">/* HAL_PWR_MODULE_ENABLED */</span>
<a name="l00613"></a>00613 <span class="comment">/**</span>
<a name="l00614"></a>00614 <span class="comment">  * @}</span>
<a name="l00615"></a>00615 <span class="comment">  */</span>
<a name="l00616"></a>00616 <span class="comment"></span>
<a name="l00617"></a>00617 <span class="comment">/**</span>
<a name="l00618"></a>00618 <span class="comment">  * @}</span>
<a name="l00619"></a>00619 <span class="comment">  */</span>
<a name="l00620"></a>00620 
<a name="l00621"></a>00621 <span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:56:52 for STM32F103xG HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
