FIRRTL version 1.2.0
circuit RISCV :
  module Tx :
    input clock : Clock
    input reset : Reset
    output io : { txd : UInt<1>, flip channel : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}} @[src/main/scala/chisel/lib/uart/Uart.scala 23:14]

    reg shiftReg : UInt, clock with :
      reset => (reset, UInt<11>("h7ff")) @[src/main/scala/chisel/lib/uart/Uart.scala 30:25]
    reg cntReg : UInt<20>, clock with :
      reset => (reset, UInt<20>("h0")) @[src/main/scala/chisel/lib/uart/Uart.scala 31:23]
    reg bitsReg : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[src/main/scala/chisel/lib/uart/Uart.scala 32:24]
    node _io_channel_ready_T = eq(cntReg, UInt<1>("h0")) @[src/main/scala/chisel/lib/uart/Uart.scala 34:31]
    node _io_channel_ready_T_1 = eq(bitsReg, UInt<1>("h0")) @[src/main/scala/chisel/lib/uart/Uart.scala 34:52]
    node _io_channel_ready_T_2 = and(_io_channel_ready_T, _io_channel_ready_T_1) @[src/main/scala/chisel/lib/uart/Uart.scala 34:40]
    io.channel.ready <= _io_channel_ready_T_2 @[src/main/scala/chisel/lib/uart/Uart.scala 34:20]
    node _io_txd_T = bits(shiftReg, 0, 0) @[src/main/scala/chisel/lib/uart/Uart.scala 35:21]
    io.txd <= _io_txd_T @[src/main/scala/chisel/lib/uart/Uart.scala 35:10]
    node _T = eq(cntReg, UInt<1>("h0")) @[src/main/scala/chisel/lib/uart/Uart.scala 37:15]
    when _T : @[src/main/scala/chisel/lib/uart/Uart.scala 37:24]
      cntReg <= UInt<10>("h363") @[src/main/scala/chisel/lib/uart/Uart.scala 39:12]
      node _T_1 = neq(bitsReg, UInt<1>("h0")) @[src/main/scala/chisel/lib/uart/Uart.scala 40:18]
      when _T_1 : @[src/main/scala/chisel/lib/uart/Uart.scala 40:27]
        node shift = shr(shiftReg, 1) @[src/main/scala/chisel/lib/uart/Uart.scala 41:28]
        node _shiftReg_T = bits(shift, 9, 0) @[src/main/scala/chisel/lib/uart/Uart.scala 42:33]
        node _shiftReg_T_1 = cat(UInt<1>("h1"), _shiftReg_T) @[src/main/scala/chisel/lib/uart/Uart.scala 42:22]
        shiftReg <= _shiftReg_T_1 @[src/main/scala/chisel/lib/uart/Uart.scala 42:16]
        node _bitsReg_T = sub(bitsReg, UInt<1>("h1")) @[src/main/scala/chisel/lib/uart/Uart.scala 43:26]
        node _bitsReg_T_1 = tail(_bitsReg_T, 1) @[src/main/scala/chisel/lib/uart/Uart.scala 43:26]
        bitsReg <= _bitsReg_T_1 @[src/main/scala/chisel/lib/uart/Uart.scala 43:15]
      else :
        when io.channel.valid : @[src/main/scala/chisel/lib/uart/Uart.scala 45:30]
          node _shiftReg_T_2 = cat(UInt<2>("h3"), io.channel.bits) @[src/main/scala/chisel/lib/uart/Uart.scala 46:28]
          node _shiftReg_T_3 = cat(_shiftReg_T_2, UInt<1>("h0")) @[src/main/scala/chisel/lib/uart/Uart.scala 46:24]
          shiftReg <= _shiftReg_T_3 @[src/main/scala/chisel/lib/uart/Uart.scala 46:18]
          bitsReg <= UInt<4>("hb") @[src/main/scala/chisel/lib/uart/Uart.scala 47:17]
        else :
          shiftReg <= UInt<11>("h7ff") @[src/main/scala/chisel/lib/uart/Uart.scala 49:18]
    else :
      node _cntReg_T = sub(cntReg, UInt<1>("h1")) @[src/main/scala/chisel/lib/uart/Uart.scala 54:22]
      node _cntReg_T_1 = tail(_cntReg_T, 1) @[src/main/scala/chisel/lib/uart/Uart.scala 54:22]
      cntReg <= _cntReg_T_1 @[src/main/scala/chisel/lib/uart/Uart.scala 54:12]


  module Buffer :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}} @[src/main/scala/chisel/lib/uart/Uart.scala 111:14]

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel/lib/uart/Uart.scala 117:25]
    reg dataReg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[src/main/scala/chisel/lib/uart/Uart.scala 118:24]
    node _io_in_ready_T = eq(stateReg, UInt<1>("h0")) @[src/main/scala/chisel/lib/uart/Uart.scala 120:27]
    io.in.ready <= _io_in_ready_T @[src/main/scala/chisel/lib/uart/Uart.scala 120:15]
    node _io_out_valid_T = eq(stateReg, UInt<1>("h1")) @[src/main/scala/chisel/lib/uart/Uart.scala 121:28]
    io.out.valid <= _io_out_valid_T @[src/main/scala/chisel/lib/uart/Uart.scala 121:16]
    node _T = eq(stateReg, UInt<1>("h0")) @[src/main/scala/chisel/lib/uart/Uart.scala 123:17]
    when _T : @[src/main/scala/chisel/lib/uart/Uart.scala 123:28]
      when io.in.valid : @[src/main/scala/chisel/lib/uart/Uart.scala 124:23]
        dataReg <= io.in.bits @[src/main/scala/chisel/lib/uart/Uart.scala 125:15]
        stateReg <= UInt<1>("h1") @[src/main/scala/chisel/lib/uart/Uart.scala 126:16]
    else :
      when io.out.ready : @[src/main/scala/chisel/lib/uart/Uart.scala 129:24]
        stateReg <= UInt<1>("h0") @[src/main/scala/chisel/lib/uart/Uart.scala 130:16]
    io.out.bits <= dataReg @[src/main/scala/chisel/lib/uart/Uart.scala 133:15]

  module BufferedTx :
    input clock : Clock
    input reset : Reset
    output io : { txd : UInt<1>, flip channel : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}} @[src/main/scala/chisel/lib/uart/Uart.scala 140:14]

    inst tx of Tx @[src/main/scala/chisel/lib/uart/Uart.scala 144:18]
    tx.clock <= clock
    tx.reset <= reset
    inst buf of Buffer @[src/main/scala/chisel/lib/uart/Uart.scala 145:19]
    buf.clock <= clock
    buf.reset <= reset
    buf.io.in <= io.channel @[src/main/scala/chisel/lib/uart/Uart.scala 147:13]
    tx.io.channel <= buf.io.out @[src/main/scala/chisel/lib/uart/Uart.scala 148:17]
    io.txd <= tx.io.txd @[src/main/scala/chisel/lib/uart/Uart.scala 149:10]

  module UArt :
    input clock : Clock
    input reset : Reset
    output io : { tx : UInt<1>, flip canStock : UInt<4>, flip add : UInt<2>, flip buy : UInt<1>} @[\\src\\main\\scala\\UArt.scala 6:14]

    inst uart of BufferedTx @[\\src\\main\\scala\\UArt.scala 13:20]
    uart.clock <= clock
    uart.reset <= reset
    io.tx <= uart.io.txd @[\\src\\main\\scala\\UArt.scala 14:9]
    wire _messages_WIRE : UInt<8>[40] @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[0] <= UInt<8>("h32") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[1] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[2] <= UInt<8>("h41") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[3] <= UInt<8>("h64") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[4] <= UInt<8>("h64") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[5] <= UInt<8>("h65") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[6] <= UInt<8>("h64") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[7] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[8] <= UInt<8>("h74") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[9] <= UInt<8>("h6f") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[10] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[11] <= UInt<8>("h53") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[12] <= UInt<8>("h75") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[13] <= UInt<8>("h6d") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[14] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[15] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[16] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[17] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[18] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[19] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[20] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[21] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[22] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[23] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[24] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[25] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[26] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[27] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[28] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[29] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[30] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[31] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[32] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[33] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[34] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[35] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[36] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[37] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[38] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE[39] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    wire _messages_WIRE_1 : UInt<8>[40] @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[0] <= UInt<8>("h35") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[1] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[2] <= UInt<8>("h41") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[3] <= UInt<8>("h64") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[4] <= UInt<8>("h64") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[5] <= UInt<8>("h65") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[6] <= UInt<8>("h64") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[7] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[8] <= UInt<8>("h74") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[9] <= UInt<8>("h6f") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[10] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[11] <= UInt<8>("h53") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[12] <= UInt<8>("h75") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[13] <= UInt<8>("h6d") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[14] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[15] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[16] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[17] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[18] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[19] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[20] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[21] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[22] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[23] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[24] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[25] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[26] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[27] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[28] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[29] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[30] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[31] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[32] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[33] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[34] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[35] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[36] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[37] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[38] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_1[39] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    wire _messages_WIRE_2 : UInt<8>[40] @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[0] <= UInt<8>("h53") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[1] <= UInt<8>("h74") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[2] <= UInt<8>("h6f") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[3] <= UInt<8>("h63") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[4] <= UInt<8>("h6b") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[5] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[6] <= UInt<8>("h69") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[7] <= UInt<8>("h73") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[8] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[9] <= UInt<8>("h6c") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[10] <= UInt<8>("h6f") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[11] <= UInt<8>("h77") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[12] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[13] <= UInt<8>("h72") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[14] <= UInt<8>("h65") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[15] <= UInt<8>("h73") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[16] <= UInt<8>("h74") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[17] <= UInt<8>("h6f") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[18] <= UInt<8>("h63") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[19] <= UInt<8>("h6b") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[20] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[21] <= UInt<8>("h72") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[22] <= UInt<8>("h65") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[23] <= UInt<8>("h63") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[24] <= UInt<8>("h6f") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[25] <= UInt<8>("h6d") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[26] <= UInt<8>("h6d") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[27] <= UInt<8>("h65") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[28] <= UInt<8>("h6e") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[29] <= UInt<8>("h64") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[30] <= UInt<8>("h65") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[31] <= UInt<8>("h64") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[32] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[33] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[34] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[35] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[36] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[37] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[38] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_2[39] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    wire _messages_WIRE_3 : UInt<8>[40] @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[0] <= UInt<8>("h53") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[1] <= UInt<8>("h74") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[2] <= UInt<8>("h6f") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[3] <= UInt<8>("h63") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[4] <= UInt<8>("h6b") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[5] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[6] <= UInt<8>("h69") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[7] <= UInt<8>("h73") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[8] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[9] <= UInt<8>("h64") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[10] <= UInt<8>("h65") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[11] <= UInt<8>("h70") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[12] <= UInt<8>("h6c") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[13] <= UInt<8>("h65") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[14] <= UInt<8>("h74") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[15] <= UInt<8>("h65") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[16] <= UInt<8>("h64") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[17] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[18] <= UInt<8>("h72") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[19] <= UInt<8>("h65") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[20] <= UInt<8>("h73") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[21] <= UInt<8>("h74") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[22] <= UInt<8>("h6f") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[23] <= UInt<8>("h63") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[24] <= UInt<8>("h6b") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[25] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[26] <= UInt<8>("h72") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[27] <= UInt<8>("h65") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[28] <= UInt<8>("h71") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[29] <= UInt<8>("h75") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[30] <= UInt<8>("h69") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[31] <= UInt<8>("h72") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[32] <= UInt<8>("h65") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[33] <= UInt<8>("h64") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[34] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[35] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[36] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[37] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[38] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_3[39] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    wire _messages_WIRE_4 : UInt<8>[40] @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[0] <= UInt<8>("h53") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[1] <= UInt<8>("h6f") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[2] <= UInt<8>("h6d") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[3] <= UInt<8>("h65") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[4] <= UInt<8>("h6f") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[5] <= UInt<8>("h6e") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[6] <= UInt<8>("h65") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[7] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[8] <= UInt<8>("h62") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[9] <= UInt<8>("h6f") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[10] <= UInt<8>("h75") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[11] <= UInt<8>("h67") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[12] <= UInt<8>("h68") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[13] <= UInt<8>("h74") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[14] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[15] <= UInt<8>("h61") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[16] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[17] <= UInt<8>("h63") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[18] <= UInt<8>("h61") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[19] <= UInt<8>("h6e") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[20] <= UInt<8>("h21") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[21] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[22] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[23] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[24] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[25] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[26] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[27] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[28] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[29] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[30] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[31] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[32] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[33] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[34] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[35] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[36] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[37] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[38] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    _messages_WIRE_4[39] <= UInt<8>("h20") @[\\src\\main\\scala\\UArt.scala 20:12]
    wire messages : UInt<8>[40][5] @[\\src\\main\\scala\\UArt.scala 24:25]
    messages[0] <= _messages_WIRE @[\\src\\main\\scala\\UArt.scala 24:25]
    messages[1] <= _messages_WIRE_1 @[\\src\\main\\scala\\UArt.scala 24:25]
    messages[2] <= _messages_WIRE_2 @[\\src\\main\\scala\\UArt.scala 24:25]
    messages[3] <= _messages_WIRE_3 @[\\src\\main\\scala\\UArt.scala 24:25]
    messages[4] <= _messages_WIRE_4 @[\\src\\main\\scala\\UArt.scala 24:25]
    reg msgIndex : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[\\src\\main\\scala\\UArt.scala 34:25]
    reg index : UInt<6>, clock with :
      reset => (reset, UInt<6>("h0")) @[\\src\\main\\scala\\UArt.scala 35:22]
    reg sending : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[\\src\\main\\scala\\UArt.scala 36:24]
    reg lowStockSent : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[\\src\\main\\scala\\UArt.scala 41:29]
    reg emptyStockSent : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[\\src\\main\\scala\\UArt.scala 42:31]
    uart.io.channel.bits <= messages[msgIndex][index] @[\\src\\main\\scala\\UArt.scala 47:24]
    node _uart_io_channel_valid_T = neq(index, UInt<6>("h28")) @[\\src\\main\\scala\\UArt.scala 48:45]
    node _uart_io_channel_valid_T_1 = and(sending, _uart_io_channel_valid_T) @[\\src\\main\\scala\\UArt.scala 48:36]
    uart.io.channel.valid <= _uart_io_channel_valid_T_1 @[\\src\\main\\scala\\UArt.scala 48:25]
    node _T = and(uart.io.channel.ready, sending) @[\\src\\main\\scala\\UArt.scala 49:30]
    node _T_1 = neq(index, UInt<6>("h28")) @[\\src\\main\\scala\\UArt.scala 49:50]
    node _T_2 = and(_T, _T_1) @[\\src\\main\\scala\\UArt.scala 49:41]
    when _T_2 : @[\\src\\main\\scala\\UArt.scala 49:59]
      node _index_T = add(index, UInt<1>("h1")) @[\\src\\main\\scala\\UArt.scala 50:20]
      node _index_T_1 = tail(_index_T, 1) @[\\src\\main\\scala\\UArt.scala 50:20]
      index <= _index_T_1 @[\\src\\main\\scala\\UArt.scala 50:11]
    node _T_3 = eq(index, UInt<6>("h28")) @[\\src\\main\\scala\\UArt.scala 52:14]
    when _T_3 : @[\\src\\main\\scala\\UArt.scala 52:23]
      sending <= UInt<1>("h0") @[\\src\\main\\scala\\UArt.scala 53:13]
    node _T_4 = neq(io.canStock, UInt<2>("h3")) @[\\src\\main\\scala\\UArt.scala 56:20]
    when _T_4 : @[\\src\\main\\scala\\UArt.scala 56:29]
      lowStockSent <= UInt<1>("h0") @[\\src\\main\\scala\\UArt.scala 57:18]
    node _T_5 = neq(io.canStock, UInt<1>("h0")) @[\\src\\main\\scala\\UArt.scala 59:20]
    when _T_5 : @[\\src\\main\\scala\\UArt.scala 59:29]
      emptyStockSent <= UInt<1>("h0") @[\\src\\main\\scala\\UArt.scala 60:20]
    node _T_6 = eq(sending, UInt<1>("h0")) @[\\src\\main\\scala\\UArt.scala 65:8]
    when _T_6 : @[\\src\\main\\scala\\UArt.scala 65:18]
      node _T_7 = eq(io.add, UInt<1>("h1")) @[\\src\\main\\scala\\UArt.scala 66:17]
      when _T_7 : @[\\src\\main\\scala\\UArt.scala 66:30]
        msgIndex <= UInt<1>("h0") @[\\src\\main\\scala\\UArt.scala 67:16]
        index <= UInt<1>("h0") @[\\src\\main\\scala\\UArt.scala 67:30]
        sending <= UInt<1>("h1") @[\\src\\main\\scala\\UArt.scala 68:15]
      else :
        node _T_8 = eq(io.add, UInt<2>("h2")) @[\\src\\main\\scala\\UArt.scala 69:23]
        when _T_8 : @[\\src\\main\\scala\\UArt.scala 69:36]
          msgIndex <= UInt<1>("h1") @[\\src\\main\\scala\\UArt.scala 70:16]
          index <= UInt<1>("h0") @[\\src\\main\\scala\\UArt.scala 70:30]
          sending <= UInt<1>("h1") @[\\src\\main\\scala\\UArt.scala 70:46]
        else :
          node _T_9 = eq(io.canStock, UInt<2>("h3")) @[\\src\\main\\scala\\UArt.scala 71:28]
          node _T_10 = eq(lowStockSent, UInt<1>("h0")) @[\\src\\main\\scala\\UArt.scala 71:52]
          node _T_11 = and(_T_9, _T_10) @[\\src\\main\\scala\\UArt.scala 71:36]
          when _T_11 : @[\\src\\main\\scala\\UArt.scala 71:65]
            msgIndex <= UInt<2>("h2") @[\\src\\main\\scala\\UArt.scala 72:16]
            index <= UInt<1>("h0") @[\\src\\main\\scala\\UArt.scala 72:30]
            sending <= UInt<1>("h1") @[\\src\\main\\scala\\UArt.scala 72:46]
            lowStockSent <= UInt<1>("h1") @[\\src\\main\\scala\\UArt.scala 72:70]
          else :
            node _T_12 = eq(io.canStock, UInt<1>("h0")) @[\\src\\main\\scala\\UArt.scala 73:28]
            node _T_13 = eq(emptyStockSent, UInt<1>("h0")) @[\\src\\main\\scala\\UArt.scala 73:54]
            node _T_14 = and(_T_12, _T_13) @[\\src\\main\\scala\\UArt.scala 73:36]
            when _T_14 : @[\\src\\main\\scala\\UArt.scala 73:67]
              msgIndex <= UInt<2>("h3") @[\\src\\main\\scala\\UArt.scala 74:16]
              index <= UInt<1>("h0") @[\\src\\main\\scala\\UArt.scala 74:30]
              sending <= UInt<1>("h1") @[\\src\\main\\scala\\UArt.scala 74:46]
              emptyStockSent <= UInt<1>("h1") @[\\src\\main\\scala\\UArt.scala 74:72]
            else :
              when io.buy : @[\\src\\main\\scala\\UArt.scala 75:24]
                msgIndex <= UInt<3>("h4") @[\\src\\main\\scala\\UArt.scala 76:16]
                index <= UInt<1>("h0") @[\\src\\main\\scala\\UArt.scala 76:30]
                sending <= UInt<1>("h1") @[\\src\\main\\scala\\UArt.scala 76:46]


  module RISCV :
    input clock : Clock
    input reset : UInt<1>
    output io : { tx : UInt<1>} @[\\src\\main\\scala\\main.scala 6:14]

    inst uart of UArt @[\\src\\main\\scala\\main.scala 10:20]
    uart.clock <= clock
    uart.reset <= reset
    uart.io.add <= UInt<1>("h0") @[\\src\\main\\scala\\main.scala 13:15]
    uart.io.buy <= UInt<1>("h0") @[\\src\\main\\scala\\main.scala 14:15]
    uart.io.canStock <= UInt<4>("hc") @[\\src\\main\\scala\\main.scala 15:20]
    io.tx <= uart.io.tx @[\\src\\main\\scala\\main.scala 16:9]

