#pragma once

#include <tensorbridge/utils/all.cuh>


template <
    class MmaOpClass,
    class BlockShape, class WarpShape,
    class ElementA,
    class LayerConfig, class TuningConfig>
class S2RMemoryLoaderAS {
private:
  static constexpr bool kUseWgmma = MmaOpClass::kMmaType == MmaType::WGMMA;

  static constexpr uint32_t kNumThreads = TuningConfig::kNumThreads;
  static constexpr bool kHasInputScale = ElementA::kBits != 16;
  static constexpr bool kIsChannelScale = kHasInputScale && LayerConfig::kInputScaleGroupSize == 0;
  static constexpr bool kIsGroupScale = kHasInputScale && LayerConfig::kInputScaleGroupSize > 0;
  static constexpr uint32_t kGroupSize = kIsGroupScale ? LayerConfig::kInputScaleGroupSize : BlockShape::K;
  static constexpr uint32_t kPartMmaShapeK = 256 / ElementA::kBits;

  static constexpr uint32_t M_WARPS = BlockShape::M / WarpShape::M;
  static constexpr uint32_t N_WARPS = BlockShape::N / WarpShape::N;
  static constexpr uint32_t kNumLinesPerBlock = kUseWgmma && kIsGroupScale ? 2 : 1;
  static constexpr uint32_t kSmemStride = CEIL_DIV(BlockShape::K, kGroupSize);

public:
  CUDA_INLINE
  void load(const int4 *smem_ptr, uint32_t *regs_ptr, int32_t iter_id) {
    uint32_t warp_id = threadIdx.x / 32;
    uint32_t lane_id = threadIdx.x % 32;
    uint32_t sub_row;

    if constexpr (kUseWgmma && kIsChannelScale) {
      sub_row = (lane_id % 4) * 2 + (lane_id % 8) / 4;
    } else if constexpr (kUseWgmma && kIsGroupScale) {
      sub_row = (lane_id % 4) * 2;
    } else if constexpr (!kUseWgmma) {
      sub_row = lane_id / 4;
    }

    uint32_t offset = 0;
    if constexpr (M_WARPS > 1) {
      offset += (warp_id / N_WARPS % M_WARPS) * (WarpShape::M * kSmemStride);
    }

    if constexpr (kGroupSize < BlockShape::K) {
      uint32_t k_index = (warp_id / (M_WARPS * N_WARPS)) * WarpShape::K + iter_id * kPartMmaShapeK;
      offset += (k_index / kGroupSize);
    };

    uint32_t *reg_ptr_load = reinterpret_cast<uint32_t *>(regs_ptr);
    const uint32_t *smem_ptr_load = reinterpret_cast<const uint32_t *>(smem_ptr);

    PRAGMA_UNROLL
    for (uint32_t i = 0; i < WarpShape::M / 8; i++) {
      PRAGMA_UNROLL
      for (uint32_t j = 0; j < kNumLinesPerBlock; j++) {
        uint32_t smem_idx = offset + (i * 8 + sub_row + j) * kSmemStride;
        uint32_t reg_idx = i * kNumLinesPerBlock + j;
        reg_ptr_load[reg_idx] = smem_ptr_load[smem_idx];
      }
    }
  }
};
