Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 23 11:27:09 2024
| Host         : DESKTOP-7DQQQC3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AC701_control_sets_placed.rpt
| Design       : AC701
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            2 |
| No           | No                    | Yes                    |               8 |            1 |
| No           | Yes                   | No                     |              62 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+------------------------+------------------+----------------+
|      Clock Signal     | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------------+---------------+------------------------+------------------+----------------+
|  clk_no_div_BUFG      |               |                        |                1 |              4 |
|  divider_uut/temp_clk |               | counter/c2/tmp_reg_0   |                1 |              8 |
| ~divider_uut/temp_clk |               |                        |                1 |              8 |
|  clk_no_div_BUFG      |               | divider_uut/temp_clk_1 |                8 |             62 |
+-----------------------+---------------+------------------------+------------------+----------------+


