Simulator report for UP
Fri Apr 13 19:10:45 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ALTSYNCRAM
  6. |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ALTSYNCRAM
  7. |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ALTSYNCRAM
  8. |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ALTSYNCRAM
  9. Coverage Summary
 10. Complete 1/0-Value Coverage
 11. Missing 1-Value Coverage
 12. Missing 0-Value Coverage
 13. Simulator INI Usage
 14. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 111 nodes    ;
; Simulation Coverage         ;       9.01 % ;
; Total Number of Transitions ; 5342         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                               ;
+--------------------------------------------------------------------------------------------+---------------------+---------------+
; Option                                                                                     ; Setting             ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------+---------------+
; Simulation mode                                                                            ; Functional          ; Timing        ;
; Start time                                                                                 ; 0 ns                ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                ;               ;
; Vector input source                                                                        ; UnidadeControle.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                  ; On            ;
; Check outputs                                                                              ; Off                 ; Off           ;
; Report simulation coverage                                                                 ; On                  ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                  ; On            ;
; Display missing 1-value coverage report                                                    ; On                  ; On            ;
; Display missing 0-value coverage report                                                    ; On                  ; On            ;
; Detect setup and hold time violations                                                      ; Off                 ; Off           ;
; Detect glitches                                                                            ; Off                 ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                 ; Off           ;
; Generate Signal Activity File                                                              ; Off                 ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                 ; Off           ;
; Group bus channels in simulation results                                                   ; Off                 ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                  ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE          ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                 ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------------------------+
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------------------------------------------------------+
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------------------------------------------------------+
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+-----------------------------------------------------------------------------------------------------------+
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       9.01 % ;
; Total nodes checked                                 ; 111          ;
; Total output ports checked                          ; 111          ;
; Total output ports with complete 1/0-value coverage ; 10           ;
; Total output ports with no 1/0-value coverage       ; 83           ;
; Total output ports with no 1-value coverage         ; 85           ;
; Total output ports with no 0-value coverage         ; 99           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                ;
+------------------------------------+------------------------------------+------------------+
; Node Name                          ; Output Port Name                   ; Output Port Type ;
+------------------------------------+------------------------------------+------------------+
; |Up|clock                          ; |Up|clock                          ; out              ;
; |Up|UnidadeControle:UC|state.BUSCA ; |Up|UnidadeControle:UC|state.BUSCA ; regout           ;
; |Up|UnidadeControle:UC|state.WAIT  ; |Up|UnidadeControle:UC|state.WAIT  ; regout           ;
; |Up|UnidadeControle:UC|nextState~0 ; |Up|UnidadeControle:UC|nextState~0 ; out0             ;
; |Up|UnidadeControle:UC|state.WRITE ; |Up|UnidadeControle:UC|state.WRITE ; regout           ;
; |Up|UnidadeControle:UC|state~0     ; |Up|UnidadeControle:UC|state~0     ; out0             ;
; |Up|UnidadeControle:UC|PCWri       ; |Up|UnidadeControle:UC|PCWri       ; out0             ;
; |Up|UnidadeControle:UC|_~0         ; |Up|UnidadeControle:UC|_~0         ; out0             ;
; |Up|UnidadeControle:UC|IREsc       ; |Up|UnidadeControle:UC|IREsc       ; out0             ;
; |Up|UnidadeControle:UC|state~5     ; |Up|UnidadeControle:UC|state~5     ; out0             ;
+------------------------------------+------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                 ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; |Up|reset_l                                                                                                            ; |Up|reset_l                                                                                                      ; out              ;
; |Up|memline[0]                                                                                                         ; |Up|memline[0]                                                                                                   ; pin_out          ;
; |Up|memline[1]                                                                                                         ; |Up|memline[1]                                                                                                   ; pin_out          ;
; |Up|memline[2]                                                                                                         ; |Up|memline[2]                                                                                                   ; pin_out          ;
; |Up|memline[3]                                                                                                         ; |Up|memline[3]                                                                                                   ; pin_out          ;
; |Up|memline[4]                                                                                                         ; |Up|memline[4]                                                                                                   ; pin_out          ;
; |Up|memline[6]                                                                                                         ; |Up|memline[6]                                                                                                   ; pin_out          ;
; |Up|memline[7]                                                                                                         ; |Up|memline[7]                                                                                                   ; pin_out          ;
; |Up|memline[8]                                                                                                         ; |Up|memline[8]                                                                                                   ; pin_out          ;
; |Up|memline[9]                                                                                                         ; |Up|memline[9]                                                                                                   ; pin_out          ;
; |Up|memline[10]                                                                                                        ; |Up|memline[10]                                                                                                  ; pin_out          ;
; |Up|memline[13]                                                                                                        ; |Up|memline[13]                                                                                                  ; pin_out          ;
; |Up|memline[14]                                                                                                        ; |Up|memline[14]                                                                                                  ; pin_out          ;
; |Up|memline[15]                                                                                                        ; |Up|memline[15]                                                                                                  ; pin_out          ;
; |Up|memline[19]                                                                                                        ; |Up|memline[19]                                                                                                  ; pin_out          ;
; |Up|memline[20]                                                                                                        ; |Up|memline[20]                                                                                                  ; pin_out          ;
; |Up|memline[22]                                                                                                        ; |Up|memline[22]                                                                                                  ; pin_out          ;
; |Up|memline[24]                                                                                                        ; |Up|memline[24]                                                                                                  ; pin_out          ;
; |Up|memline[25]                                                                                                        ; |Up|memline[25]                                                                                                  ; pin_out          ;
; |Up|memline[26]                                                                                                        ; |Up|memline[26]                                                                                                  ; pin_out          ;
; |Up|memline[27]                                                                                                        ; |Up|memline[27]                                                                                                  ; pin_out          ;
; |Up|memline[28]                                                                                                        ; |Up|memline[28]                                                                                                  ; pin_out          ;
; |Up|memline[29]                                                                                                        ; |Up|memline[29]                                                                                                  ; pin_out          ;
; |Up|memline[30]                                                                                                        ; |Up|memline[30]                                                                                                  ; pin_out          ;
; |Up|memline[31]                                                                                                        ; |Up|memline[31]                                                                                                  ; pin_out          ;
; |Up|resultULA[0]                                                                                                       ; |Up|resultULA[0]                                                                                                 ; pin_out          ;
; |Up|resultULA[1]                                                                                                       ; |Up|resultULA[1]                                                                                                 ; pin_out          ;
; |Up|resultULA[2]                                                                                                       ; |Up|resultULA[2]                                                                                                 ; pin_out          ;
; |Up|resultULA[3]                                                                                                       ; |Up|resultULA[3]                                                                                                 ; pin_out          ;
; |Up|resultULA[4]                                                                                                       ; |Up|resultULA[4]                                                                                                 ; pin_out          ;
; |Up|resultULA[5]                                                                                                       ; |Up|resultULA[5]                                                                                                 ; pin_out          ;
; |Up|resultULA[6]                                                                                                       ; |Up|resultULA[6]                                                                                                 ; pin_out          ;
; |Up|resultULA[7]                                                                                                       ; |Up|resultULA[7]                                                                                                 ; pin_out          ;
; |Up|resultULA[8]                                                                                                       ; |Up|resultULA[8]                                                                                                 ; pin_out          ;
; |Up|resultULA[9]                                                                                                       ; |Up|resultULA[9]                                                                                                 ; pin_out          ;
; |Up|resultULA[10]                                                                                                      ; |Up|resultULA[10]                                                                                                ; pin_out          ;
; |Up|resultULA[11]                                                                                                      ; |Up|resultULA[11]                                                                                                ; pin_out          ;
; |Up|resultULA[12]                                                                                                      ; |Up|resultULA[12]                                                                                                ; pin_out          ;
; |Up|resultULA[13]                                                                                                      ; |Up|resultULA[13]                                                                                                ; pin_out          ;
; |Up|resultULA[14]                                                                                                      ; |Up|resultULA[14]                                                                                                ; pin_out          ;
; |Up|resultULA[15]                                                                                                      ; |Up|resultULA[15]                                                                                                ; pin_out          ;
; |Up|resultULA[16]                                                                                                      ; |Up|resultULA[16]                                                                                                ; pin_out          ;
; |Up|resultULA[17]                                                                                                      ; |Up|resultULA[17]                                                                                                ; pin_out          ;
; |Up|resultULA[18]                                                                                                      ; |Up|resultULA[18]                                                                                                ; pin_out          ;
; |Up|resultULA[19]                                                                                                      ; |Up|resultULA[19]                                                                                                ; pin_out          ;
; |Up|resultULA[20]                                                                                                      ; |Up|resultULA[20]                                                                                                ; pin_out          ;
; |Up|resultULA[21]                                                                                                      ; |Up|resultULA[21]                                                                                                ; pin_out          ;
; |Up|resultULA[22]                                                                                                      ; |Up|resultULA[22]                                                                                                ; pin_out          ;
; |Up|resultULA[23]                                                                                                      ; |Up|resultULA[23]                                                                                                ; pin_out          ;
; |Up|resultULA[24]                                                                                                      ; |Up|resultULA[24]                                                                                                ; pin_out          ;
; |Up|resultULA[25]                                                                                                      ; |Up|resultULA[25]                                                                                                ; pin_out          ;
; |Up|resultULA[26]                                                                                                      ; |Up|resultULA[26]                                                                                                ; pin_out          ;
; |Up|resultULA[27]                                                                                                      ; |Up|resultULA[27]                                                                                                ; pin_out          ;
; |Up|resultULA[28]                                                                                                      ; |Up|resultULA[28]                                                                                                ; pin_out          ;
; |Up|resultULA[29]                                                                                                      ; |Up|resultULA[29]                                                                                                ; pin_out          ;
; |Up|resultULA[30]                                                                                                      ; |Up|resultULA[30]                                                                                                ; pin_out          ;
; |Up|resultULA[31]                                                                                                      ; |Up|resultULA[31]                                                                                                ; pin_out          ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0 ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0] ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a1 ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2 ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a3 ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a4 ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a6 ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a7 ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a1   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a5   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a6   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a7   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a3   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a4   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a6   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a1            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a3            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a4            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a5            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a6            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a7            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; portadataout0    ;
; |Up|UnidadeControle:UC|state.RESET                                                                                     ; |Up|UnidadeControle:UC|state.RESET                                                                               ; regout           ;
; |Up|UnidadeControle:UC|state~1                                                                                         ; |Up|UnidadeControle:UC|state~1                                                                                   ; out0             ;
; |Up|UnidadeControle:UC|ULASrcB[0]~0                                                                                    ; |Up|UnidadeControle:UC|ULASrcB[0]~0                                                                              ; out0             ;
; |Up|UnidadeControle:UC|state~9                                                                                         ; |Up|UnidadeControle:UC|state~9                                                                                   ; out0             ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                 ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; |Up|reset_l                                                                                                            ; |Up|reset_l                                                                                                      ; out              ;
; |Up|memline[0]                                                                                                         ; |Up|memline[0]                                                                                                   ; pin_out          ;
; |Up|memline[1]                                                                                                         ; |Up|memline[1]                                                                                                   ; pin_out          ;
; |Up|memline[2]                                                                                                         ; |Up|memline[2]                                                                                                   ; pin_out          ;
; |Up|memline[3]                                                                                                         ; |Up|memline[3]                                                                                                   ; pin_out          ;
; |Up|memline[4]                                                                                                         ; |Up|memline[4]                                                                                                   ; pin_out          ;
; |Up|memline[5]                                                                                                         ; |Up|memline[5]                                                                                                   ; pin_out          ;
; |Up|memline[6]                                                                                                         ; |Up|memline[6]                                                                                                   ; pin_out          ;
; |Up|memline[7]                                                                                                         ; |Up|memline[7]                                                                                                   ; pin_out          ;
; |Up|memline[8]                                                                                                         ; |Up|memline[8]                                                                                                   ; pin_out          ;
; |Up|memline[9]                                                                                                         ; |Up|memline[9]                                                                                                   ; pin_out          ;
; |Up|memline[10]                                                                                                        ; |Up|memline[10]                                                                                                  ; pin_out          ;
; |Up|memline[11]                                                                                                        ; |Up|memline[11]                                                                                                  ; pin_out          ;
; |Up|memline[12]                                                                                                        ; |Up|memline[12]                                                                                                  ; pin_out          ;
; |Up|memline[13]                                                                                                        ; |Up|memline[13]                                                                                                  ; pin_out          ;
; |Up|memline[14]                                                                                                        ; |Up|memline[14]                                                                                                  ; pin_out          ;
; |Up|memline[15]                                                                                                        ; |Up|memline[15]                                                                                                  ; pin_out          ;
; |Up|memline[16]                                                                                                        ; |Up|memline[16]                                                                                                  ; pin_out          ;
; |Up|memline[17]                                                                                                        ; |Up|memline[17]                                                                                                  ; pin_out          ;
; |Up|memline[18]                                                                                                        ; |Up|memline[18]                                                                                                  ; pin_out          ;
; |Up|memline[19]                                                                                                        ; |Up|memline[19]                                                                                                  ; pin_out          ;
; |Up|memline[20]                                                                                                        ; |Up|memline[20]                                                                                                  ; pin_out          ;
; |Up|memline[21]                                                                                                        ; |Up|memline[21]                                                                                                  ; pin_out          ;
; |Up|memline[22]                                                                                                        ; |Up|memline[22]                                                                                                  ; pin_out          ;
; |Up|memline[23]                                                                                                        ; |Up|memline[23]                                                                                                  ; pin_out          ;
; |Up|memline[24]                                                                                                        ; |Up|memline[24]                                                                                                  ; pin_out          ;
; |Up|memline[25]                                                                                                        ; |Up|memline[25]                                                                                                  ; pin_out          ;
; |Up|memline[26]                                                                                                        ; |Up|memline[26]                                                                                                  ; pin_out          ;
; |Up|memline[27]                                                                                                        ; |Up|memline[27]                                                                                                  ; pin_out          ;
; |Up|memline[28]                                                                                                        ; |Up|memline[28]                                                                                                  ; pin_out          ;
; |Up|memline[29]                                                                                                        ; |Up|memline[29]                                                                                                  ; pin_out          ;
; |Up|memline[30]                                                                                                        ; |Up|memline[30]                                                                                                  ; pin_out          ;
; |Up|memline[31]                                                                                                        ; |Up|memline[31]                                                                                                  ; pin_out          ;
; |Up|resultULA[0]                                                                                                       ; |Up|resultULA[0]                                                                                                 ; pin_out          ;
; |Up|resultULA[1]                                                                                                       ; |Up|resultULA[1]                                                                                                 ; pin_out          ;
; |Up|resultULA[2]                                                                                                       ; |Up|resultULA[2]                                                                                                 ; pin_out          ;
; |Up|resultULA[3]                                                                                                       ; |Up|resultULA[3]                                                                                                 ; pin_out          ;
; |Up|resultULA[4]                                                                                                       ; |Up|resultULA[4]                                                                                                 ; pin_out          ;
; |Up|resultULA[5]                                                                                                       ; |Up|resultULA[5]                                                                                                 ; pin_out          ;
; |Up|resultULA[6]                                                                                                       ; |Up|resultULA[6]                                                                                                 ; pin_out          ;
; |Up|resultULA[7]                                                                                                       ; |Up|resultULA[7]                                                                                                 ; pin_out          ;
; |Up|resultULA[8]                                                                                                       ; |Up|resultULA[8]                                                                                                 ; pin_out          ;
; |Up|resultULA[9]                                                                                                       ; |Up|resultULA[9]                                                                                                 ; pin_out          ;
; |Up|resultULA[10]                                                                                                      ; |Up|resultULA[10]                                                                                                ; pin_out          ;
; |Up|resultULA[11]                                                                                                      ; |Up|resultULA[11]                                                                                                ; pin_out          ;
; |Up|resultULA[12]                                                                                                      ; |Up|resultULA[12]                                                                                                ; pin_out          ;
; |Up|resultULA[13]                                                                                                      ; |Up|resultULA[13]                                                                                                ; pin_out          ;
; |Up|resultULA[14]                                                                                                      ; |Up|resultULA[14]                                                                                                ; pin_out          ;
; |Up|resultULA[15]                                                                                                      ; |Up|resultULA[15]                                                                                                ; pin_out          ;
; |Up|resultULA[16]                                                                                                      ; |Up|resultULA[16]                                                                                                ; pin_out          ;
; |Up|resultULA[17]                                                                                                      ; |Up|resultULA[17]                                                                                                ; pin_out          ;
; |Up|resultULA[18]                                                                                                      ; |Up|resultULA[18]                                                                                                ; pin_out          ;
; |Up|resultULA[19]                                                                                                      ; |Up|resultULA[19]                                                                                                ; pin_out          ;
; |Up|resultULA[20]                                                                                                      ; |Up|resultULA[20]                                                                                                ; pin_out          ;
; |Up|resultULA[21]                                                                                                      ; |Up|resultULA[21]                                                                                                ; pin_out          ;
; |Up|resultULA[22]                                                                                                      ; |Up|resultULA[22]                                                                                                ; pin_out          ;
; |Up|resultULA[23]                                                                                                      ; |Up|resultULA[23]                                                                                                ; pin_out          ;
; |Up|resultULA[24]                                                                                                      ; |Up|resultULA[24]                                                                                                ; pin_out          ;
; |Up|resultULA[25]                                                                                                      ; |Up|resultULA[25]                                                                                                ; pin_out          ;
; |Up|resultULA[26]                                                                                                      ; |Up|resultULA[26]                                                                                                ; pin_out          ;
; |Up|resultULA[27]                                                                                                      ; |Up|resultULA[27]                                                                                                ; pin_out          ;
; |Up|resultULA[28]                                                                                                      ; |Up|resultULA[28]                                                                                                ; pin_out          ;
; |Up|resultULA[29]                                                                                                      ; |Up|resultULA[29]                                                                                                ; pin_out          ;
; |Up|resultULA[30]                                                                                                      ; |Up|resultULA[30]                                                                                                ; pin_out          ;
; |Up|resultULA[31]                                                                                                      ; |Up|resultULA[31]                                                                                                ; pin_out          ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0 ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0] ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a1 ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2 ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a3 ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a4 ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a5 ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a6 ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a7 ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a1   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a3   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a4   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a5   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a6   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a7   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a1   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a3   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a4   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a5   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a6   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a7   ; |Up|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a1            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a3            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a4            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a5            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a6            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; portadataout0    ;
; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a7            ; |Up|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; portadataout0    ;
; |Up|UnidadeControle:UC|state~1                                                                                         ; |Up|UnidadeControle:UC|state~1                                                                                   ; out0             ;
; |Up|UnidadeControle:UC|state~9                                                                                         ; |Up|UnidadeControle:UC|state~9                                                                                   ; out0             ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 13 19:10:44 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ProjetoHardware -c UP
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Info: Using vector source file "C:/Users/phjc/Downloads/ProjetoHardware/UnidadeControle.vwf"
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning: Ignored node in vector source file. Can't find corresponding node name "EscReg" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "IREsc" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "IorD" in design.
Warning: Can't find node "Mem2Reg" for functional simulation. Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "OPcode[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "OPcode[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "OPcode[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "OPcode[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "OPcode[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "OPcode[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCWri" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCWriCond" in design.
Warning: Can't find node "RegDst" for functional simulation. Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "SrcPC[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "SrcPC[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "StoreMem" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "ULAOp[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "ULAOp[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "ULAOp[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "ULASrcA" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "ULASrcB[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "ULASrcB[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "WriteMem" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "reset" in design.
Warning: Can't find signal in vector source file for input pin "|Up|reset_l"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       9.01 %
Info: Number of transitions in simulation is 5342
Info: Quartus II Simulator was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 156 megabytes
    Info: Processing ended: Fri Apr 13 19:10:46 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


