/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [20:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [18:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [22:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [9:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~(celloutsig_0_1z[0] & celloutsig_0_5z);
  assign celloutsig_0_11z = ~(celloutsig_0_5z & celloutsig_0_6z);
  assign celloutsig_0_25z = ~(celloutsig_0_17z & celloutsig_0_15z[6]);
  assign celloutsig_1_13z = ~((in_data[189] | celloutsig_1_8z[0]) & (celloutsig_1_11z | celloutsig_1_6z));
  assign celloutsig_0_12z = ~((celloutsig_0_4z | celloutsig_0_5z) & (celloutsig_0_0z | celloutsig_0_6z));
  assign celloutsig_0_3z = ~((in_data[33] | in_data[71]) & (celloutsig_0_0z | in_data[65]));
  assign celloutsig_0_4z = in_data[4] | in_data[76];
  assign celloutsig_1_11z = celloutsig_1_1z[4] | celloutsig_1_0z[0];
  assign celloutsig_0_7z = in_data[41] | celloutsig_0_0z;
  assign celloutsig_0_26z = celloutsig_0_10z[3] | celloutsig_0_20z[2];
  assign celloutsig_0_8z = celloutsig_0_4z ^ celloutsig_0_7z;
  assign celloutsig_1_6z = { celloutsig_1_0z[10:0], celloutsig_1_3z, celloutsig_1_2z } == { in_data[154:138], celloutsig_1_5z };
  assign celloutsig_1_3z = celloutsig_1_2z[5:1] === celloutsig_1_0z[11:7];
  assign celloutsig_1_17z = { celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_7z } === { celloutsig_1_0z[14:9], celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_3z };
  assign celloutsig_1_18z = { in_data[151:128], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_14z } === { in_data[137:120], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_0z[14:10], celloutsig_1_3z } <= { celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_12z = ! { in_data[137:127], celloutsig_1_6z };
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_10z } || { celloutsig_1_9z[6:2], celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_1_7z = in_data[158:155] % { 1'h1, celloutsig_1_0z[8:7], celloutsig_1_5z };
  assign celloutsig_0_14z = { celloutsig_0_13z[2:1], celloutsig_0_8z } % { 1'h1, celloutsig_0_7z, in_data[0] };
  assign celloutsig_0_5z = { celloutsig_0_1z[2], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z } != { in_data[10:4], celloutsig_0_2z };
  assign celloutsig_0_40z = ~ { celloutsig_0_20z[3:1], celloutsig_0_3z, celloutsig_0_29z };
  assign celloutsig_0_1z = ~ in_data[69:67];
  assign celloutsig_0_6z = & { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, in_data[40:30], celloutsig_0_0z };
  assign celloutsig_0_0z = ^ in_data[81:67];
  assign celloutsig_0_2z = ^ { celloutsig_0_1z[2:1], celloutsig_0_1z };
  assign celloutsig_0_17z = ^ celloutsig_0_13z[18:3];
  assign celloutsig_0_18z = ^ { in_data[39], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_2z = celloutsig_1_0z[11:6] >> celloutsig_1_0z[11:6];
  assign celloutsig_0_15z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_14z } >> { in_data[52:47], celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } << in_data[81:74];
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_8z } << { celloutsig_0_9z[6], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_13z = { in_data[64:47], celloutsig_0_1z } >>> { in_data[27:15], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z } ~^ { celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_0z = in_data[138:124] ^ in_data[170:156];
  assign celloutsig_1_4z = { celloutsig_1_0z[2:0], celloutsig_1_3z, celloutsig_1_3z } ^ in_data[120:116];
  assign celloutsig_1_9z = in_data[188:174] ^ { celloutsig_1_1z[9:2], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_20z = { celloutsig_0_14z[2:1], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_11z } ^ { in_data[63:59], celloutsig_0_7z };
  assign celloutsig_1_5z = ~((celloutsig_1_0z[11] & in_data[99]) | celloutsig_1_0z[7]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 10'h000;
    else if (clkin_data[0]) celloutsig_1_1z = celloutsig_1_0z[12:3];
  always_latch
    if (!clkin_data[32]) celloutsig_0_29z = 19'h00000;
    else if (celloutsig_1_19z) celloutsig_0_29z = { celloutsig_0_13z[18:5], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_25z };
  assign celloutsig_1_16z = ~((celloutsig_1_3z & celloutsig_1_12z) | (celloutsig_1_13z & in_data[120]));
  assign celloutsig_1_19z = ~((celloutsig_1_5z & celloutsig_1_0z[11]) | (celloutsig_1_11z & celloutsig_1_14z));
  assign { out_data[128], out_data[96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
