
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Mon Feb  5 07:30:48 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64Zfinx/fnmadd.s.cgf \
 \
//                  -- xlen 64  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV64_Zfinx,RV64_Zdinx extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64I_Zfinx,RV64I_Zdinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*);def TEST_CASE_1=True;",fnmadd_b15)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_11505:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa63fffff; valaddr_reg:x12; val_offset:34452*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34452*FLEN/8, x13, x9, x10)

inst_11506:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa6600000; valaddr_reg:x12; val_offset:34455*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34455*FLEN/8, x13, x9, x10)

inst_11507:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa61fffff; valaddr_reg:x12; val_offset:34458*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34458*FLEN/8, x13, x9, x10)

inst_11508:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa6700000; valaddr_reg:x12; val_offset:34461*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34461*FLEN/8, x13, x9, x10)

inst_11509:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa60fffff; valaddr_reg:x12; val_offset:34464*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34464*FLEN/8, x13, x9, x10)

inst_11510:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa6780000; valaddr_reg:x12; val_offset:34467*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34467*FLEN/8, x13, x9, x10)

inst_11511:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa607ffff; valaddr_reg:x12; val_offset:34470*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34470*FLEN/8, x13, x9, x10)

inst_11512:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67c0000; valaddr_reg:x12; val_offset:34473*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34473*FLEN/8, x13, x9, x10)

inst_11513:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa603ffff; valaddr_reg:x12; val_offset:34476*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34476*FLEN/8, x13, x9, x10)

inst_11514:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67e0000; valaddr_reg:x12; val_offset:34479*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34479*FLEN/8, x13, x9, x10)

inst_11515:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa601ffff; valaddr_reg:x12; val_offset:34482*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34482*FLEN/8, x13, x9, x10)

inst_11516:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67f0000; valaddr_reg:x12; val_offset:34485*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34485*FLEN/8, x13, x9, x10)

inst_11517:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa600ffff; valaddr_reg:x12; val_offset:34488*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34488*FLEN/8, x13, x9, x10)

inst_11518:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67f8000; valaddr_reg:x12; val_offset:34491*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34491*FLEN/8, x13, x9, x10)

inst_11519:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa6007fff; valaddr_reg:x12; val_offset:34494*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34494*FLEN/8, x13, x9, x10)

inst_11520:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67fc000; valaddr_reg:x12; val_offset:34497*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34497*FLEN/8, x13, x9, x10)

inst_11521:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa6003fff; valaddr_reg:x12; val_offset:34500*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34500*FLEN/8, x13, x9, x10)

inst_11522:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67fe000; valaddr_reg:x12; val_offset:34503*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34503*FLEN/8, x13, x9, x10)

inst_11523:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa6001fff; valaddr_reg:x12; val_offset:34506*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34506*FLEN/8, x13, x9, x10)

inst_11524:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67ff000; valaddr_reg:x12; val_offset:34509*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34509*FLEN/8, x13, x9, x10)

inst_11525:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa6000fff; valaddr_reg:x12; val_offset:34512*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34512*FLEN/8, x13, x9, x10)

inst_11526:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67ff800; valaddr_reg:x12; val_offset:34515*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34515*FLEN/8, x13, x9, x10)

inst_11527:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa60007ff; valaddr_reg:x12; val_offset:34518*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34518*FLEN/8, x13, x9, x10)

inst_11528:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67ffc00; valaddr_reg:x12; val_offset:34521*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34521*FLEN/8, x13, x9, x10)

inst_11529:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa60003ff; valaddr_reg:x12; val_offset:34524*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34524*FLEN/8, x13, x9, x10)

inst_11530:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67ffe00; valaddr_reg:x12; val_offset:34527*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34527*FLEN/8, x13, x9, x10)

inst_11531:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa60001ff; valaddr_reg:x12; val_offset:34530*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34530*FLEN/8, x13, x9, x10)

inst_11532:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67fff00; valaddr_reg:x12; val_offset:34533*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34533*FLEN/8, x13, x9, x10)

inst_11533:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa60000ff; valaddr_reg:x12; val_offset:34536*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34536*FLEN/8, x13, x9, x10)

inst_11534:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67fff80; valaddr_reg:x12; val_offset:34539*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34539*FLEN/8, x13, x9, x10)

inst_11535:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa600007f; valaddr_reg:x12; val_offset:34542*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34542*FLEN/8, x13, x9, x10)

inst_11536:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67fffc0; valaddr_reg:x12; val_offset:34545*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34545*FLEN/8, x13, x9, x10)

inst_11537:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa600003f; valaddr_reg:x12; val_offset:34548*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34548*FLEN/8, x13, x9, x10)

inst_11538:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67fffe0; valaddr_reg:x12; val_offset:34551*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34551*FLEN/8, x13, x9, x10)

inst_11539:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa600001f; valaddr_reg:x12; val_offset:34554*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34554*FLEN/8, x13, x9, x10)

inst_11540:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67ffff0; valaddr_reg:x12; val_offset:34557*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34557*FLEN/8, x13, x9, x10)

inst_11541:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa600000f; valaddr_reg:x12; val_offset:34560*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34560*FLEN/8, x13, x9, x10)

inst_11542:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67ffff8; valaddr_reg:x12; val_offset:34563*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34563*FLEN/8, x13, x9, x10)

inst_11543:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa6000007; valaddr_reg:x12; val_offset:34566*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34566*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_90)
inst_11544:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67ffffc; valaddr_reg:x12; val_offset:34569*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34569*FLEN/8, x13, x9, x10)

inst_11545:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa6000003; valaddr_reg:x12; val_offset:34572*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34572*FLEN/8, x13, x9, x10)

inst_11546:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa67ffffe; valaddr_reg:x12; val_offset:34575*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34575*FLEN/8, x13, x9, x10)

inst_11547:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x4c and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xa6000001; valaddr_reg:x12; val_offset:34578*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34578*FLEN/8, x13, x9, x10)

inst_11548:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbffffff8; valaddr_reg:x12; val_offset:34581*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34581*FLEN/8, x13, x9, x10)

inst_11549:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbf800007; valaddr_reg:x12; val_offset:34584*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34584*FLEN/8, x13, x9, x10)

inst_11550:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbffffffc; valaddr_reg:x12; val_offset:34587*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34587*FLEN/8, x13, x9, x10)

inst_11551:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbf800003; valaddr_reg:x12; val_offset:34590*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34590*FLEN/8, x13, x9, x10)

inst_11552:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbffffffe; valaddr_reg:x12; val_offset:34593*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34593*FLEN/8, x13, x9, x10)

inst_11553:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbf800001; valaddr_reg:x12; val_offset:34596*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34596*FLEN/8, x13, x9, x10)

inst_11554:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbfb6db6d; valaddr_reg:x12; val_offset:34599*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34599*FLEN/8, x13, x9, x10)

inst_11555:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbfedb6db; valaddr_reg:x12; val_offset:34602*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34602*FLEN/8, x13, x9, x10)

inst_11556:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbf999999; valaddr_reg:x12; val_offset:34605*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34605*FLEN/8, x13, x9, x10)

inst_11557:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbfe66666; valaddr_reg:x12; val_offset:34608*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34608*FLEN/8, x13, x9, x10)

inst_11558:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbfbbbbbb; valaddr_reg:x12; val_offset:34611*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34611*FLEN/8, x13, x9, x10)

inst_11559:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbfc44444; valaddr_reg:x12; val_offset:34614*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34614*FLEN/8, x13, x9, x10)

inst_11560:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbfa49249; valaddr_reg:x12; val_offset:34617*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34617*FLEN/8, x13, x9, x10)

inst_11561:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbfdb6db6; valaddr_reg:x12; val_offset:34620*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34620*FLEN/8, x13, x9, x10)

inst_11562:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbfb33333; valaddr_reg:x12; val_offset:34623*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34623*FLEN/8, x13, x9, x10)

inst_11563:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x65ede0 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0e8370 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce5ede0; op2val:0x820e8370;
op3val:0xbfcccccc; valaddr_reg:x12; val_offset:34626*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34626*FLEN/8, x13, x9, x10)

inst_11564:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6800000; valaddr_reg:x12; val_offset:34629*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34629*FLEN/8, x13, x9, x10)

inst_11565:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ffffff; valaddr_reg:x12; val_offset:34632*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34632*FLEN/8, x13, x9, x10)

inst_11566:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6c00000; valaddr_reg:x12; val_offset:34635*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34635*FLEN/8, x13, x9, x10)

inst_11567:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6bfffff; valaddr_reg:x12; val_offset:34638*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34638*FLEN/8, x13, x9, x10)

inst_11568:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6e00000; valaddr_reg:x12; val_offset:34641*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34641*FLEN/8, x13, x9, x10)

inst_11569:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa69fffff; valaddr_reg:x12; val_offset:34644*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34644*FLEN/8, x13, x9, x10)

inst_11570:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6f00000; valaddr_reg:x12; val_offset:34647*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34647*FLEN/8, x13, x9, x10)

inst_11571:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa68fffff; valaddr_reg:x12; val_offset:34650*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34650*FLEN/8, x13, x9, x10)

inst_11572:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6f80000; valaddr_reg:x12; val_offset:34653*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34653*FLEN/8, x13, x9, x10)

inst_11573:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa687ffff; valaddr_reg:x12; val_offset:34656*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34656*FLEN/8, x13, x9, x10)

inst_11574:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fc0000; valaddr_reg:x12; val_offset:34659*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34659*FLEN/8, x13, x9, x10)

inst_11575:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa683ffff; valaddr_reg:x12; val_offset:34662*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34662*FLEN/8, x13, x9, x10)

inst_11576:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fe0000; valaddr_reg:x12; val_offset:34665*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34665*FLEN/8, x13, x9, x10)

inst_11577:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa681ffff; valaddr_reg:x12; val_offset:34668*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34668*FLEN/8, x13, x9, x10)

inst_11578:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ff0000; valaddr_reg:x12; val_offset:34671*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34671*FLEN/8, x13, x9, x10)

inst_11579:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa680ffff; valaddr_reg:x12; val_offset:34674*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34674*FLEN/8, x13, x9, x10)

inst_11580:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ff8000; valaddr_reg:x12; val_offset:34677*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34677*FLEN/8, x13, x9, x10)

inst_11581:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6807fff; valaddr_reg:x12; val_offset:34680*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34680*FLEN/8, x13, x9, x10)

inst_11582:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ffc000; valaddr_reg:x12; val_offset:34683*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34683*FLEN/8, x13, x9, x10)

inst_11583:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6803fff; valaddr_reg:x12; val_offset:34686*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34686*FLEN/8, x13, x9, x10)

inst_11584:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ffe000; valaddr_reg:x12; val_offset:34689*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34689*FLEN/8, x13, x9, x10)

inst_11585:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6801fff; valaddr_reg:x12; val_offset:34692*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34692*FLEN/8, x13, x9, x10)

inst_11586:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fff000; valaddr_reg:x12; val_offset:34695*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34695*FLEN/8, x13, x9, x10)

inst_11587:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6800fff; valaddr_reg:x12; val_offset:34698*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34698*FLEN/8, x13, x9, x10)

inst_11588:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fff800; valaddr_reg:x12; val_offset:34701*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34701*FLEN/8, x13, x9, x10)

inst_11589:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa68007ff; valaddr_reg:x12; val_offset:34704*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34704*FLEN/8, x13, x9, x10)

inst_11590:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fffc00; valaddr_reg:x12; val_offset:34707*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34707*FLEN/8, x13, x9, x10)

inst_11591:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa68003ff; valaddr_reg:x12; val_offset:34710*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34710*FLEN/8, x13, x9, x10)

inst_11592:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fffe00; valaddr_reg:x12; val_offset:34713*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34713*FLEN/8, x13, x9, x10)

inst_11593:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa68001ff; valaddr_reg:x12; val_offset:34716*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34716*FLEN/8, x13, x9, x10)

inst_11594:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ffff00; valaddr_reg:x12; val_offset:34719*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34719*FLEN/8, x13, x9, x10)

inst_11595:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa68000ff; valaddr_reg:x12; val_offset:34722*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34722*FLEN/8, x13, x9, x10)

inst_11596:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ffff80; valaddr_reg:x12; val_offset:34725*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34725*FLEN/8, x13, x9, x10)

inst_11597:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa680007f; valaddr_reg:x12; val_offset:34728*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34728*FLEN/8, x13, x9, x10)

inst_11598:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ffffc0; valaddr_reg:x12; val_offset:34731*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34731*FLEN/8, x13, x9, x10)

inst_11599:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa680003f; valaddr_reg:x12; val_offset:34734*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34734*FLEN/8, x13, x9, x10)

inst_11600:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ffffe0; valaddr_reg:x12; val_offset:34737*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34737*FLEN/8, x13, x9, x10)

inst_11601:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa680001f; valaddr_reg:x12; val_offset:34740*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34740*FLEN/8, x13, x9, x10)

inst_11602:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fffff0; valaddr_reg:x12; val_offset:34743*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34743*FLEN/8, x13, x9, x10)

inst_11603:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa680000f; valaddr_reg:x12; val_offset:34746*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34746*FLEN/8, x13, x9, x10)

inst_11604:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fffff8; valaddr_reg:x12; val_offset:34749*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34749*FLEN/8, x13, x9, x10)

inst_11605:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6800007; valaddr_reg:x12; val_offset:34752*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34752*FLEN/8, x13, x9, x10)

inst_11606:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fffffc; valaddr_reg:x12; val_offset:34755*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34755*FLEN/8, x13, x9, x10)

inst_11607:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6800003; valaddr_reg:x12; val_offset:34758*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34758*FLEN/8, x13, x9, x10)

inst_11608:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fffffe; valaddr_reg:x12; val_offset:34761*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34761*FLEN/8, x13, x9, x10)

inst_11609:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6800001; valaddr_reg:x12; val_offset:34764*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34764*FLEN/8, x13, x9, x10)

inst_11610:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbffffff8; valaddr_reg:x12; val_offset:34767*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34767*FLEN/8, x13, x9, x10)

inst_11611:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbf800007; valaddr_reg:x12; val_offset:34770*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34770*FLEN/8, x13, x9, x10)

inst_11612:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbffffffc; valaddr_reg:x12; val_offset:34773*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34773*FLEN/8, x13, x9, x10)

inst_11613:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbf800003; valaddr_reg:x12; val_offset:34776*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34776*FLEN/8, x13, x9, x10)

inst_11614:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbffffffe; valaddr_reg:x12; val_offset:34779*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34779*FLEN/8, x13, x9, x10)

inst_11615:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbf800001; valaddr_reg:x12; val_offset:34782*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34782*FLEN/8, x13, x9, x10)

inst_11616:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfb6db6d; valaddr_reg:x12; val_offset:34785*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34785*FLEN/8, x13, x9, x10)

inst_11617:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfedb6db; valaddr_reg:x12; val_offset:34788*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34788*FLEN/8, x13, x9, x10)

inst_11618:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbf999999; valaddr_reg:x12; val_offset:34791*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34791*FLEN/8, x13, x9, x10)

inst_11619:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfe66666; valaddr_reg:x12; val_offset:34794*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34794*FLEN/8, x13, x9, x10)

inst_11620:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfbbbbbb; valaddr_reg:x12; val_offset:34797*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34797*FLEN/8, x13, x9, x10)

inst_11621:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfc44444; valaddr_reg:x12; val_offset:34800*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34800*FLEN/8, x13, x9, x10)

inst_11622:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfa49249; valaddr_reg:x12; val_offset:34803*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34803*FLEN/8, x13, x9, x10)

inst_11623:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfdb6db6; valaddr_reg:x12; val_offset:34806*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34806*FLEN/8, x13, x9, x10)

inst_11624:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfb33333; valaddr_reg:x12; val_offset:34809*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34809*FLEN/8, x13, x9, x10)

inst_11625:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfcccccc; valaddr_reg:x12; val_offset:34812*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34812*FLEN/8, x13, x9, x10)

inst_11626:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7000000; valaddr_reg:x12; val_offset:34815*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34815*FLEN/8, x13, x9, x10)

inst_11627:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77fffff; valaddr_reg:x12; val_offset:34818*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34818*FLEN/8, x13, x9, x10)

inst_11628:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7400000; valaddr_reg:x12; val_offset:34821*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34821*FLEN/8, x13, x9, x10)

inst_11629:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa73fffff; valaddr_reg:x12; val_offset:34824*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34824*FLEN/8, x13, x9, x10)

inst_11630:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7600000; valaddr_reg:x12; val_offset:34827*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34827*FLEN/8, x13, x9, x10)

inst_11631:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa71fffff; valaddr_reg:x12; val_offset:34830*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34830*FLEN/8, x13, x9, x10)

inst_11632:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7700000; valaddr_reg:x12; val_offset:34833*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34833*FLEN/8, x13, x9, x10)

inst_11633:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa70fffff; valaddr_reg:x12; val_offset:34836*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34836*FLEN/8, x13, x9, x10)

inst_11634:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7780000; valaddr_reg:x12; val_offset:34839*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34839*FLEN/8, x13, x9, x10)

inst_11635:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa707ffff; valaddr_reg:x12; val_offset:34842*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34842*FLEN/8, x13, x9, x10)

inst_11636:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77c0000; valaddr_reg:x12; val_offset:34845*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34845*FLEN/8, x13, x9, x10)

inst_11637:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa703ffff; valaddr_reg:x12; val_offset:34848*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34848*FLEN/8, x13, x9, x10)

inst_11638:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77e0000; valaddr_reg:x12; val_offset:34851*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34851*FLEN/8, x13, x9, x10)

inst_11639:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa701ffff; valaddr_reg:x12; val_offset:34854*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34854*FLEN/8, x13, x9, x10)

inst_11640:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77f0000; valaddr_reg:x12; val_offset:34857*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34857*FLEN/8, x13, x9, x10)

inst_11641:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa700ffff; valaddr_reg:x12; val_offset:34860*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34860*FLEN/8, x13, x9, x10)

inst_11642:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77f8000; valaddr_reg:x12; val_offset:34863*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34863*FLEN/8, x13, x9, x10)

inst_11643:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7007fff; valaddr_reg:x12; val_offset:34866*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34866*FLEN/8, x13, x9, x10)

inst_11644:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77fc000; valaddr_reg:x12; val_offset:34869*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34869*FLEN/8, x13, x9, x10)

inst_11645:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7003fff; valaddr_reg:x12; val_offset:34872*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34872*FLEN/8, x13, x9, x10)

inst_11646:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77fe000; valaddr_reg:x12; val_offset:34875*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34875*FLEN/8, x13, x9, x10)

inst_11647:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7001fff; valaddr_reg:x12; val_offset:34878*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34878*FLEN/8, x13, x9, x10)

inst_11648:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ff000; valaddr_reg:x12; val_offset:34881*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34881*FLEN/8, x13, x9, x10)

inst_11649:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7000fff; valaddr_reg:x12; val_offset:34884*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34884*FLEN/8, x13, x9, x10)

inst_11650:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ff800; valaddr_reg:x12; val_offset:34887*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34887*FLEN/8, x13, x9, x10)

inst_11651:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa70007ff; valaddr_reg:x12; val_offset:34890*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34890*FLEN/8, x13, x9, x10)

inst_11652:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ffc00; valaddr_reg:x12; val_offset:34893*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34893*FLEN/8, x13, x9, x10)

inst_11653:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa70003ff; valaddr_reg:x12; val_offset:34896*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34896*FLEN/8, x13, x9, x10)

inst_11654:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ffe00; valaddr_reg:x12; val_offset:34899*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34899*FLEN/8, x13, x9, x10)

inst_11655:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa70001ff; valaddr_reg:x12; val_offset:34902*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34902*FLEN/8, x13, x9, x10)

inst_11656:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77fff00; valaddr_reg:x12; val_offset:34905*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34905*FLEN/8, x13, x9, x10)

inst_11657:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa70000ff; valaddr_reg:x12; val_offset:34908*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34908*FLEN/8, x13, x9, x10)

inst_11658:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77fff80; valaddr_reg:x12; val_offset:34911*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34911*FLEN/8, x13, x9, x10)

inst_11659:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa700007f; valaddr_reg:x12; val_offset:34914*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34914*FLEN/8, x13, x9, x10)

inst_11660:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77fffc0; valaddr_reg:x12; val_offset:34917*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34917*FLEN/8, x13, x9, x10)

inst_11661:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa700003f; valaddr_reg:x12; val_offset:34920*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34920*FLEN/8, x13, x9, x10)

inst_11662:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77fffe0; valaddr_reg:x12; val_offset:34923*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34923*FLEN/8, x13, x9, x10)

inst_11663:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa700001f; valaddr_reg:x12; val_offset:34926*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34926*FLEN/8, x13, x9, x10)

inst_11664:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ffff0; valaddr_reg:x12; val_offset:34929*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34929*FLEN/8, x13, x9, x10)

inst_11665:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa700000f; valaddr_reg:x12; val_offset:34932*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34932*FLEN/8, x13, x9, x10)

inst_11666:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ffff8; valaddr_reg:x12; val_offset:34935*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34935*FLEN/8, x13, x9, x10)

inst_11667:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7000007; valaddr_reg:x12; val_offset:34938*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34938*FLEN/8, x13, x9, x10)

inst_11668:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ffffc; valaddr_reg:x12; val_offset:34941*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34941*FLEN/8, x13, x9, x10)

inst_11669:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7000003; valaddr_reg:x12; val_offset:34944*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34944*FLEN/8, x13, x9, x10)

inst_11670:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ffffe; valaddr_reg:x12; val_offset:34947*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34947*FLEN/8, x13, x9, x10)

inst_11671:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7000001; valaddr_reg:x12; val_offset:34950*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34950*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_91)
inst_11672:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbffffff8; valaddr_reg:x12; val_offset:34953*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34953*FLEN/8, x13, x9, x10)

inst_11673:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbf800007; valaddr_reg:x12; val_offset:34956*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34956*FLEN/8, x13, x9, x10)

inst_11674:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbffffffc; valaddr_reg:x12; val_offset:34959*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34959*FLEN/8, x13, x9, x10)

inst_11675:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbf800003; valaddr_reg:x12; val_offset:34962*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34962*FLEN/8, x13, x9, x10)

inst_11676:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbffffffe; valaddr_reg:x12; val_offset:34965*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34965*FLEN/8, x13, x9, x10)

inst_11677:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbf800001; valaddr_reg:x12; val_offset:34968*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34968*FLEN/8, x13, x9, x10)

inst_11678:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfb6db6d; valaddr_reg:x12; val_offset:34971*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34971*FLEN/8, x13, x9, x10)

inst_11679:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfedb6db; valaddr_reg:x12; val_offset:34974*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34974*FLEN/8, x13, x9, x10)

inst_11680:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbf999999; valaddr_reg:x12; val_offset:34977*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34977*FLEN/8, x13, x9, x10)

inst_11681:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfe66666; valaddr_reg:x12; val_offset:34980*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34980*FLEN/8, x13, x9, x10)

inst_11682:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfbbbbbb; valaddr_reg:x12; val_offset:34983*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34983*FLEN/8, x13, x9, x10)

inst_11683:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfc44444; valaddr_reg:x12; val_offset:34986*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34986*FLEN/8, x13, x9, x10)

inst_11684:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfa49249; valaddr_reg:x12; val_offset:34989*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34989*FLEN/8, x13, x9, x10)

inst_11685:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfdb6db6; valaddr_reg:x12; val_offset:34992*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34992*FLEN/8, x13, x9, x10)

inst_11686:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfb33333; valaddr_reg:x12; val_offset:34995*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34995*FLEN/8, x13, x9, x10)

inst_11687:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfcccccc; valaddr_reg:x12; val_offset:34998*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 34998*FLEN/8, x13, x9, x10)

inst_11688:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7800000; valaddr_reg:x12; val_offset:35001*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35001*FLEN/8, x13, x9, x10)

inst_11689:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7ffffff; valaddr_reg:x12; val_offset:35004*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35004*FLEN/8, x13, x9, x10)

inst_11690:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7c00000; valaddr_reg:x12; val_offset:35007*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35007*FLEN/8, x13, x9, x10)

inst_11691:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7bfffff; valaddr_reg:x12; val_offset:35010*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35010*FLEN/8, x13, x9, x10)

inst_11692:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7e00000; valaddr_reg:x12; val_offset:35013*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35013*FLEN/8, x13, x9, x10)

inst_11693:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa79fffff; valaddr_reg:x12; val_offset:35016*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35016*FLEN/8, x13, x9, x10)

inst_11694:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7f00000; valaddr_reg:x12; val_offset:35019*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35019*FLEN/8, x13, x9, x10)

inst_11695:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa78fffff; valaddr_reg:x12; val_offset:35022*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35022*FLEN/8, x13, x9, x10)

inst_11696:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7f80000; valaddr_reg:x12; val_offset:35025*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35025*FLEN/8, x13, x9, x10)

inst_11697:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa787ffff; valaddr_reg:x12; val_offset:35028*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35028*FLEN/8, x13, x9, x10)

inst_11698:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7fc0000; valaddr_reg:x12; val_offset:35031*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35031*FLEN/8, x13, x9, x10)

inst_11699:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa783ffff; valaddr_reg:x12; val_offset:35034*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35034*FLEN/8, x13, x9, x10)

inst_11700:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7fe0000; valaddr_reg:x12; val_offset:35037*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35037*FLEN/8, x13, x9, x10)

inst_11701:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa781ffff; valaddr_reg:x12; val_offset:35040*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35040*FLEN/8, x13, x9, x10)

inst_11702:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7ff0000; valaddr_reg:x12; val_offset:35043*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35043*FLEN/8, x13, x9, x10)

inst_11703:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa780ffff; valaddr_reg:x12; val_offset:35046*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35046*FLEN/8, x13, x9, x10)

inst_11704:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7ff8000; valaddr_reg:x12; val_offset:35049*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35049*FLEN/8, x13, x9, x10)

inst_11705:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7807fff; valaddr_reg:x12; val_offset:35052*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35052*FLEN/8, x13, x9, x10)

inst_11706:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7ffc000; valaddr_reg:x12; val_offset:35055*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35055*FLEN/8, x13, x9, x10)

inst_11707:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7803fff; valaddr_reg:x12; val_offset:35058*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35058*FLEN/8, x13, x9, x10)

inst_11708:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7ffe000; valaddr_reg:x12; val_offset:35061*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35061*FLEN/8, x13, x9, x10)

inst_11709:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7801fff; valaddr_reg:x12; val_offset:35064*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35064*FLEN/8, x13, x9, x10)

inst_11710:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7fff000; valaddr_reg:x12; val_offset:35067*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35067*FLEN/8, x13, x9, x10)

inst_11711:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7800fff; valaddr_reg:x12; val_offset:35070*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35070*FLEN/8, x13, x9, x10)

inst_11712:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7fff800; valaddr_reg:x12; val_offset:35073*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35073*FLEN/8, x13, x9, x10)

inst_11713:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa78007ff; valaddr_reg:x12; val_offset:35076*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35076*FLEN/8, x13, x9, x10)

inst_11714:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7fffc00; valaddr_reg:x12; val_offset:35079*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35079*FLEN/8, x13, x9, x10)

inst_11715:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa78003ff; valaddr_reg:x12; val_offset:35082*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35082*FLEN/8, x13, x9, x10)

inst_11716:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7fffe00; valaddr_reg:x12; val_offset:35085*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35085*FLEN/8, x13, x9, x10)

inst_11717:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa78001ff; valaddr_reg:x12; val_offset:35088*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35088*FLEN/8, x13, x9, x10)

inst_11718:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7ffff00; valaddr_reg:x12; val_offset:35091*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35091*FLEN/8, x13, x9, x10)

inst_11719:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa78000ff; valaddr_reg:x12; val_offset:35094*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35094*FLEN/8, x13, x9, x10)

inst_11720:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7ffff80; valaddr_reg:x12; val_offset:35097*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35097*FLEN/8, x13, x9, x10)

inst_11721:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa780007f; valaddr_reg:x12; val_offset:35100*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35100*FLEN/8, x13, x9, x10)

inst_11722:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7ffffc0; valaddr_reg:x12; val_offset:35103*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35103*FLEN/8, x13, x9, x10)

inst_11723:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa780003f; valaddr_reg:x12; val_offset:35106*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35106*FLEN/8, x13, x9, x10)

inst_11724:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7ffffe0; valaddr_reg:x12; val_offset:35109*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35109*FLEN/8, x13, x9, x10)

inst_11725:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa780001f; valaddr_reg:x12; val_offset:35112*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35112*FLEN/8, x13, x9, x10)

inst_11726:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7fffff0; valaddr_reg:x12; val_offset:35115*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35115*FLEN/8, x13, x9, x10)

inst_11727:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa780000f; valaddr_reg:x12; val_offset:35118*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35118*FLEN/8, x13, x9, x10)

inst_11728:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7fffff8; valaddr_reg:x12; val_offset:35121*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35121*FLEN/8, x13, x9, x10)

inst_11729:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7800007; valaddr_reg:x12; val_offset:35124*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35124*FLEN/8, x13, x9, x10)

inst_11730:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7fffffc; valaddr_reg:x12; val_offset:35127*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35127*FLEN/8, x13, x9, x10)

inst_11731:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7800003; valaddr_reg:x12; val_offset:35130*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35130*FLEN/8, x13, x9, x10)

inst_11732:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7fffffe; valaddr_reg:x12; val_offset:35133*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35133*FLEN/8, x13, x9, x10)

inst_11733:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x4f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xa7800001; valaddr_reg:x12; val_offset:35136*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35136*FLEN/8, x13, x9, x10)

inst_11734:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbffffff8; valaddr_reg:x12; val_offset:35139*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35139*FLEN/8, x13, x9, x10)

inst_11735:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbf800007; valaddr_reg:x12; val_offset:35142*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35142*FLEN/8, x13, x9, x10)

inst_11736:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbffffffc; valaddr_reg:x12; val_offset:35145*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35145*FLEN/8, x13, x9, x10)

inst_11737:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbf800003; valaddr_reg:x12; val_offset:35148*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35148*FLEN/8, x13, x9, x10)

inst_11738:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbffffffe; valaddr_reg:x12; val_offset:35151*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35151*FLEN/8, x13, x9, x10)

inst_11739:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbf800001; valaddr_reg:x12; val_offset:35154*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35154*FLEN/8, x13, x9, x10)

inst_11740:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbfb6db6d; valaddr_reg:x12; val_offset:35157*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35157*FLEN/8, x13, x9, x10)

inst_11741:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbfedb6db; valaddr_reg:x12; val_offset:35160*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35160*FLEN/8, x13, x9, x10)

inst_11742:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbf999999; valaddr_reg:x12; val_offset:35163*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35163*FLEN/8, x13, x9, x10)

inst_11743:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbfe66666; valaddr_reg:x12; val_offset:35166*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35166*FLEN/8, x13, x9, x10)

inst_11744:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbfbbbbbb; valaddr_reg:x12; val_offset:35169*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35169*FLEN/8, x13, x9, x10)

inst_11745:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbfc44444; valaddr_reg:x12; val_offset:35172*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35172*FLEN/8, x13, x9, x10)

inst_11746:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbfa49249; valaddr_reg:x12; val_offset:35175*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35175*FLEN/8, x13, x9, x10)

inst_11747:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbfdb6db6; valaddr_reg:x12; val_offset:35178*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35178*FLEN/8, x13, x9, x10)

inst_11748:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbfb33333; valaddr_reg:x12; val_offset:35181*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35181*FLEN/8, x13, x9, x10)

inst_11749:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5c2dcf and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4a6985 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7edc2dcf; op2val:0x804a6985;
op3val:0xbfcccccc; valaddr_reg:x12; val_offset:35184*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35184*FLEN/8, x13, x9, x10)

inst_11750:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa8000000; valaddr_reg:x12; val_offset:35187*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35187*FLEN/8, x13, x9, x10)

inst_11751:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87fffff; valaddr_reg:x12; val_offset:35190*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35190*FLEN/8, x13, x9, x10)

inst_11752:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa8400000; valaddr_reg:x12; val_offset:35193*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35193*FLEN/8, x13, x9, x10)

inst_11753:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa83fffff; valaddr_reg:x12; val_offset:35196*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35196*FLEN/8, x13, x9, x10)

inst_11754:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa8600000; valaddr_reg:x12; val_offset:35199*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35199*FLEN/8, x13, x9, x10)

inst_11755:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa81fffff; valaddr_reg:x12; val_offset:35202*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35202*FLEN/8, x13, x9, x10)

inst_11756:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa8700000; valaddr_reg:x12; val_offset:35205*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35205*FLEN/8, x13, x9, x10)

inst_11757:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa80fffff; valaddr_reg:x12; val_offset:35208*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35208*FLEN/8, x13, x9, x10)

inst_11758:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa8780000; valaddr_reg:x12; val_offset:35211*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35211*FLEN/8, x13, x9, x10)

inst_11759:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa807ffff; valaddr_reg:x12; val_offset:35214*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35214*FLEN/8, x13, x9, x10)

inst_11760:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87c0000; valaddr_reg:x12; val_offset:35217*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35217*FLEN/8, x13, x9, x10)

inst_11761:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa803ffff; valaddr_reg:x12; val_offset:35220*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35220*FLEN/8, x13, x9, x10)

inst_11762:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87e0000; valaddr_reg:x12; val_offset:35223*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35223*FLEN/8, x13, x9, x10)

inst_11763:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa801ffff; valaddr_reg:x12; val_offset:35226*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35226*FLEN/8, x13, x9, x10)

inst_11764:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87f0000; valaddr_reg:x12; val_offset:35229*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35229*FLEN/8, x13, x9, x10)

inst_11765:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa800ffff; valaddr_reg:x12; val_offset:35232*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35232*FLEN/8, x13, x9, x10)

inst_11766:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87f8000; valaddr_reg:x12; val_offset:35235*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35235*FLEN/8, x13, x9, x10)

inst_11767:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa8007fff; valaddr_reg:x12; val_offset:35238*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35238*FLEN/8, x13, x9, x10)

inst_11768:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87fc000; valaddr_reg:x12; val_offset:35241*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35241*FLEN/8, x13, x9, x10)

inst_11769:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa8003fff; valaddr_reg:x12; val_offset:35244*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35244*FLEN/8, x13, x9, x10)

inst_11770:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87fe000; valaddr_reg:x12; val_offset:35247*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35247*FLEN/8, x13, x9, x10)

inst_11771:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa8001fff; valaddr_reg:x12; val_offset:35250*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35250*FLEN/8, x13, x9, x10)

inst_11772:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87ff000; valaddr_reg:x12; val_offset:35253*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35253*FLEN/8, x13, x9, x10)

inst_11773:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa8000fff; valaddr_reg:x12; val_offset:35256*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35256*FLEN/8, x13, x9, x10)

inst_11774:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87ff800; valaddr_reg:x12; val_offset:35259*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35259*FLEN/8, x13, x9, x10)

inst_11775:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa80007ff; valaddr_reg:x12; val_offset:35262*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35262*FLEN/8, x13, x9, x10)

inst_11776:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87ffc00; valaddr_reg:x12; val_offset:35265*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35265*FLEN/8, x13, x9, x10)

inst_11777:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa80003ff; valaddr_reg:x12; val_offset:35268*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35268*FLEN/8, x13, x9, x10)

inst_11778:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87ffe00; valaddr_reg:x12; val_offset:35271*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35271*FLEN/8, x13, x9, x10)

inst_11779:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa80001ff; valaddr_reg:x12; val_offset:35274*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35274*FLEN/8, x13, x9, x10)

inst_11780:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87fff00; valaddr_reg:x12; val_offset:35277*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35277*FLEN/8, x13, x9, x10)

inst_11781:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa80000ff; valaddr_reg:x12; val_offset:35280*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35280*FLEN/8, x13, x9, x10)

inst_11782:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87fff80; valaddr_reg:x12; val_offset:35283*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35283*FLEN/8, x13, x9, x10)

inst_11783:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa800007f; valaddr_reg:x12; val_offset:35286*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35286*FLEN/8, x13, x9, x10)

inst_11784:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87fffc0; valaddr_reg:x12; val_offset:35289*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35289*FLEN/8, x13, x9, x10)

inst_11785:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa800003f; valaddr_reg:x12; val_offset:35292*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35292*FLEN/8, x13, x9, x10)

inst_11786:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87fffe0; valaddr_reg:x12; val_offset:35295*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35295*FLEN/8, x13, x9, x10)

inst_11787:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa800001f; valaddr_reg:x12; val_offset:35298*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35298*FLEN/8, x13, x9, x10)

inst_11788:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87ffff0; valaddr_reg:x12; val_offset:35301*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35301*FLEN/8, x13, x9, x10)

inst_11789:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa800000f; valaddr_reg:x12; val_offset:35304*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35304*FLEN/8, x13, x9, x10)

inst_11790:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87ffff8; valaddr_reg:x12; val_offset:35307*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35307*FLEN/8, x13, x9, x10)

inst_11791:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa8000007; valaddr_reg:x12; val_offset:35310*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35310*FLEN/8, x13, x9, x10)

inst_11792:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87ffffc; valaddr_reg:x12; val_offset:35313*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35313*FLEN/8, x13, x9, x10)

inst_11793:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa8000003; valaddr_reg:x12; val_offset:35316*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35316*FLEN/8, x13, x9, x10)

inst_11794:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa87ffffe; valaddr_reg:x12; val_offset:35319*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35319*FLEN/8, x13, x9, x10)

inst_11795:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x50 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xa8000001; valaddr_reg:x12; val_offset:35322*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35322*FLEN/8, x13, x9, x10)

inst_11796:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbffffff8; valaddr_reg:x12; val_offset:35325*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35325*FLEN/8, x13, x9, x10)

inst_11797:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbf800007; valaddr_reg:x12; val_offset:35328*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35328*FLEN/8, x13, x9, x10)

inst_11798:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbffffffc; valaddr_reg:x12; val_offset:35331*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35331*FLEN/8, x13, x9, x10)

inst_11799:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbf800003; valaddr_reg:x12; val_offset:35334*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35334*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_92)
inst_11800:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbffffffe; valaddr_reg:x12; val_offset:35337*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35337*FLEN/8, x13, x9, x10)

inst_11801:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbf800001; valaddr_reg:x12; val_offset:35340*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35340*FLEN/8, x13, x9, x10)

inst_11802:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbfb6db6d; valaddr_reg:x12; val_offset:35343*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35343*FLEN/8, x13, x9, x10)

inst_11803:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbfedb6db; valaddr_reg:x12; val_offset:35346*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35346*FLEN/8, x13, x9, x10)

inst_11804:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbf999999; valaddr_reg:x12; val_offset:35349*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35349*FLEN/8, x13, x9, x10)

inst_11805:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbfe66666; valaddr_reg:x12; val_offset:35352*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35352*FLEN/8, x13, x9, x10)

inst_11806:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbfbbbbbb; valaddr_reg:x12; val_offset:35355*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35355*FLEN/8, x13, x9, x10)

inst_11807:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbfc44444; valaddr_reg:x12; val_offset:35358*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35358*FLEN/8, x13, x9, x10)

inst_11808:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbfa49249; valaddr_reg:x12; val_offset:35361*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35361*FLEN/8, x13, x9, x10)

inst_11809:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbfdb6db6; valaddr_reg:x12; val_offset:35364*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35364*FLEN/8, x13, x9, x10)

inst_11810:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbfb33333; valaddr_reg:x12; val_offset:35367*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35367*FLEN/8, x13, x9, x10)

inst_11811:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c23ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f96c8 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c23ff; op2val:0x802f96c8;
op3val:0xbfcccccc; valaddr_reg:x12; val_offset:35370*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35370*FLEN/8, x13, x9, x10)

inst_11812:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8800000; valaddr_reg:x12; val_offset:35373*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35373*FLEN/8, x13, x9, x10)

inst_11813:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8ffffff; valaddr_reg:x12; val_offset:35376*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35376*FLEN/8, x13, x9, x10)

inst_11814:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8c00000; valaddr_reg:x12; val_offset:35379*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35379*FLEN/8, x13, x9, x10)

inst_11815:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8bfffff; valaddr_reg:x12; val_offset:35382*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35382*FLEN/8, x13, x9, x10)

inst_11816:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8e00000; valaddr_reg:x12; val_offset:35385*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35385*FLEN/8, x13, x9, x10)

inst_11817:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa89fffff; valaddr_reg:x12; val_offset:35388*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35388*FLEN/8, x13, x9, x10)

inst_11818:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8f00000; valaddr_reg:x12; val_offset:35391*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35391*FLEN/8, x13, x9, x10)

inst_11819:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa88fffff; valaddr_reg:x12; val_offset:35394*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35394*FLEN/8, x13, x9, x10)

inst_11820:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8f80000; valaddr_reg:x12; val_offset:35397*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35397*FLEN/8, x13, x9, x10)

inst_11821:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa887ffff; valaddr_reg:x12; val_offset:35400*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35400*FLEN/8, x13, x9, x10)

inst_11822:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8fc0000; valaddr_reg:x12; val_offset:35403*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35403*FLEN/8, x13, x9, x10)

inst_11823:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa883ffff; valaddr_reg:x12; val_offset:35406*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35406*FLEN/8, x13, x9, x10)

inst_11824:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8fe0000; valaddr_reg:x12; val_offset:35409*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35409*FLEN/8, x13, x9, x10)

inst_11825:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa881ffff; valaddr_reg:x12; val_offset:35412*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35412*FLEN/8, x13, x9, x10)

inst_11826:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8ff0000; valaddr_reg:x12; val_offset:35415*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35415*FLEN/8, x13, x9, x10)

inst_11827:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa880ffff; valaddr_reg:x12; val_offset:35418*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35418*FLEN/8, x13, x9, x10)

inst_11828:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8ff8000; valaddr_reg:x12; val_offset:35421*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35421*FLEN/8, x13, x9, x10)

inst_11829:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8807fff; valaddr_reg:x12; val_offset:35424*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35424*FLEN/8, x13, x9, x10)

inst_11830:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8ffc000; valaddr_reg:x12; val_offset:35427*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35427*FLEN/8, x13, x9, x10)

inst_11831:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8803fff; valaddr_reg:x12; val_offset:35430*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35430*FLEN/8, x13, x9, x10)

inst_11832:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8ffe000; valaddr_reg:x12; val_offset:35433*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35433*FLEN/8, x13, x9, x10)

inst_11833:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8801fff; valaddr_reg:x12; val_offset:35436*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35436*FLEN/8, x13, x9, x10)

inst_11834:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8fff000; valaddr_reg:x12; val_offset:35439*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35439*FLEN/8, x13, x9, x10)

inst_11835:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8800fff; valaddr_reg:x12; val_offset:35442*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35442*FLEN/8, x13, x9, x10)

inst_11836:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8fff800; valaddr_reg:x12; val_offset:35445*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35445*FLEN/8, x13, x9, x10)

inst_11837:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa88007ff; valaddr_reg:x12; val_offset:35448*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35448*FLEN/8, x13, x9, x10)

inst_11838:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8fffc00; valaddr_reg:x12; val_offset:35451*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35451*FLEN/8, x13, x9, x10)

inst_11839:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa88003ff; valaddr_reg:x12; val_offset:35454*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35454*FLEN/8, x13, x9, x10)

inst_11840:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8fffe00; valaddr_reg:x12; val_offset:35457*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35457*FLEN/8, x13, x9, x10)

inst_11841:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa88001ff; valaddr_reg:x12; val_offset:35460*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35460*FLEN/8, x13, x9, x10)

inst_11842:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8ffff00; valaddr_reg:x12; val_offset:35463*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35463*FLEN/8, x13, x9, x10)

inst_11843:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa88000ff; valaddr_reg:x12; val_offset:35466*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35466*FLEN/8, x13, x9, x10)

inst_11844:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8ffff80; valaddr_reg:x12; val_offset:35469*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35469*FLEN/8, x13, x9, x10)

inst_11845:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa880007f; valaddr_reg:x12; val_offset:35472*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35472*FLEN/8, x13, x9, x10)

inst_11846:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8ffffc0; valaddr_reg:x12; val_offset:35475*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35475*FLEN/8, x13, x9, x10)

inst_11847:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa880003f; valaddr_reg:x12; val_offset:35478*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35478*FLEN/8, x13, x9, x10)

inst_11848:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8ffffe0; valaddr_reg:x12; val_offset:35481*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35481*FLEN/8, x13, x9, x10)

inst_11849:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa880001f; valaddr_reg:x12; val_offset:35484*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35484*FLEN/8, x13, x9, x10)

inst_11850:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8fffff0; valaddr_reg:x12; val_offset:35487*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35487*FLEN/8, x13, x9, x10)

inst_11851:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa880000f; valaddr_reg:x12; val_offset:35490*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35490*FLEN/8, x13, x9, x10)

inst_11852:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8fffff8; valaddr_reg:x12; val_offset:35493*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35493*FLEN/8, x13, x9, x10)

inst_11853:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8800007; valaddr_reg:x12; val_offset:35496*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35496*FLEN/8, x13, x9, x10)

inst_11854:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8fffffc; valaddr_reg:x12; val_offset:35499*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35499*FLEN/8, x13, x9, x10)

inst_11855:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8800003; valaddr_reg:x12; val_offset:35502*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35502*FLEN/8, x13, x9, x10)

inst_11856:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8fffffe; valaddr_reg:x12; val_offset:35505*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35505*FLEN/8, x13, x9, x10)

inst_11857:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xa8800001; valaddr_reg:x12; val_offset:35508*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35508*FLEN/8, x13, x9, x10)

inst_11858:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbffffff8; valaddr_reg:x12; val_offset:35511*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35511*FLEN/8, x13, x9, x10)

inst_11859:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbf800007; valaddr_reg:x12; val_offset:35514*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35514*FLEN/8, x13, x9, x10)

inst_11860:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbffffffc; valaddr_reg:x12; val_offset:35517*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35517*FLEN/8, x13, x9, x10)

inst_11861:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbf800003; valaddr_reg:x12; val_offset:35520*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35520*FLEN/8, x13, x9, x10)

inst_11862:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbffffffe; valaddr_reg:x12; val_offset:35523*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35523*FLEN/8, x13, x9, x10)

inst_11863:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbf800001; valaddr_reg:x12; val_offset:35526*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35526*FLEN/8, x13, x9, x10)

inst_11864:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbfb6db6d; valaddr_reg:x12; val_offset:35529*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35529*FLEN/8, x13, x9, x10)

inst_11865:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbfedb6db; valaddr_reg:x12; val_offset:35532*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35532*FLEN/8, x13, x9, x10)

inst_11866:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbf999999; valaddr_reg:x12; val_offset:35535*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35535*FLEN/8, x13, x9, x10)

inst_11867:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbfe66666; valaddr_reg:x12; val_offset:35538*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35538*FLEN/8, x13, x9, x10)

inst_11868:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbfbbbbbb; valaddr_reg:x12; val_offset:35541*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35541*FLEN/8, x13, x9, x10)

inst_11869:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbfc44444; valaddr_reg:x12; val_offset:35544*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35544*FLEN/8, x13, x9, x10)

inst_11870:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbfa49249; valaddr_reg:x12; val_offset:35547*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35547*FLEN/8, x13, x9, x10)

inst_11871:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbfdb6db6; valaddr_reg:x12; val_offset:35550*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35550*FLEN/8, x13, x9, x10)

inst_11872:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbfb33333; valaddr_reg:x12; val_offset:35553*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35553*FLEN/8, x13, x9, x10)

inst_11873:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6319e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4824e1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee319e6; op2val:0x804824e1;
op3val:0xbfcccccc; valaddr_reg:x12; val_offset:35556*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35556*FLEN/8, x13, x9, x10)

inst_11874:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa9000000; valaddr_reg:x12; val_offset:35559*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35559*FLEN/8, x13, x9, x10)

inst_11875:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97fffff; valaddr_reg:x12; val_offset:35562*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35562*FLEN/8, x13, x9, x10)

inst_11876:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa9400000; valaddr_reg:x12; val_offset:35565*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35565*FLEN/8, x13, x9, x10)

inst_11877:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa93fffff; valaddr_reg:x12; val_offset:35568*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35568*FLEN/8, x13, x9, x10)

inst_11878:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa9600000; valaddr_reg:x12; val_offset:35571*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35571*FLEN/8, x13, x9, x10)

inst_11879:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa91fffff; valaddr_reg:x12; val_offset:35574*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35574*FLEN/8, x13, x9, x10)

inst_11880:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa9700000; valaddr_reg:x12; val_offset:35577*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35577*FLEN/8, x13, x9, x10)

inst_11881:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa90fffff; valaddr_reg:x12; val_offset:35580*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35580*FLEN/8, x13, x9, x10)

inst_11882:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa9780000; valaddr_reg:x12; val_offset:35583*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35583*FLEN/8, x13, x9, x10)

inst_11883:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa907ffff; valaddr_reg:x12; val_offset:35586*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35586*FLEN/8, x13, x9, x10)

inst_11884:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97c0000; valaddr_reg:x12; val_offset:35589*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35589*FLEN/8, x13, x9, x10)

inst_11885:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa903ffff; valaddr_reg:x12; val_offset:35592*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35592*FLEN/8, x13, x9, x10)

inst_11886:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97e0000; valaddr_reg:x12; val_offset:35595*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35595*FLEN/8, x13, x9, x10)

inst_11887:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa901ffff; valaddr_reg:x12; val_offset:35598*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35598*FLEN/8, x13, x9, x10)

inst_11888:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97f0000; valaddr_reg:x12; val_offset:35601*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35601*FLEN/8, x13, x9, x10)

inst_11889:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa900ffff; valaddr_reg:x12; val_offset:35604*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35604*FLEN/8, x13, x9, x10)

inst_11890:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97f8000; valaddr_reg:x12; val_offset:35607*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35607*FLEN/8, x13, x9, x10)

inst_11891:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa9007fff; valaddr_reg:x12; val_offset:35610*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35610*FLEN/8, x13, x9, x10)

inst_11892:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97fc000; valaddr_reg:x12; val_offset:35613*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35613*FLEN/8, x13, x9, x10)

inst_11893:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa9003fff; valaddr_reg:x12; val_offset:35616*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35616*FLEN/8, x13, x9, x10)

inst_11894:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97fe000; valaddr_reg:x12; val_offset:35619*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35619*FLEN/8, x13, x9, x10)

inst_11895:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa9001fff; valaddr_reg:x12; val_offset:35622*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35622*FLEN/8, x13, x9, x10)

inst_11896:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97ff000; valaddr_reg:x12; val_offset:35625*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35625*FLEN/8, x13, x9, x10)

inst_11897:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa9000fff; valaddr_reg:x12; val_offset:35628*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35628*FLEN/8, x13, x9, x10)

inst_11898:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97ff800; valaddr_reg:x12; val_offset:35631*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35631*FLEN/8, x13, x9, x10)

inst_11899:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa90007ff; valaddr_reg:x12; val_offset:35634*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35634*FLEN/8, x13, x9, x10)

inst_11900:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97ffc00; valaddr_reg:x12; val_offset:35637*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35637*FLEN/8, x13, x9, x10)

inst_11901:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa90003ff; valaddr_reg:x12; val_offset:35640*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35640*FLEN/8, x13, x9, x10)

inst_11902:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97ffe00; valaddr_reg:x12; val_offset:35643*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35643*FLEN/8, x13, x9, x10)

inst_11903:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa90001ff; valaddr_reg:x12; val_offset:35646*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35646*FLEN/8, x13, x9, x10)

inst_11904:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97fff00; valaddr_reg:x12; val_offset:35649*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35649*FLEN/8, x13, x9, x10)

inst_11905:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa90000ff; valaddr_reg:x12; val_offset:35652*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35652*FLEN/8, x13, x9, x10)

inst_11906:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97fff80; valaddr_reg:x12; val_offset:35655*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35655*FLEN/8, x13, x9, x10)

inst_11907:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa900007f; valaddr_reg:x12; val_offset:35658*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35658*FLEN/8, x13, x9, x10)

inst_11908:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97fffc0; valaddr_reg:x12; val_offset:35661*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35661*FLEN/8, x13, x9, x10)

inst_11909:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa900003f; valaddr_reg:x12; val_offset:35664*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35664*FLEN/8, x13, x9, x10)

inst_11910:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97fffe0; valaddr_reg:x12; val_offset:35667*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35667*FLEN/8, x13, x9, x10)

inst_11911:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa900001f; valaddr_reg:x12; val_offset:35670*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35670*FLEN/8, x13, x9, x10)

inst_11912:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97ffff0; valaddr_reg:x12; val_offset:35673*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35673*FLEN/8, x13, x9, x10)

inst_11913:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa900000f; valaddr_reg:x12; val_offset:35676*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35676*FLEN/8, x13, x9, x10)

inst_11914:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97ffff8; valaddr_reg:x12; val_offset:35679*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35679*FLEN/8, x13, x9, x10)

inst_11915:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa9000007; valaddr_reg:x12; val_offset:35682*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35682*FLEN/8, x13, x9, x10)

inst_11916:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97ffffc; valaddr_reg:x12; val_offset:35685*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35685*FLEN/8, x13, x9, x10)

inst_11917:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa9000003; valaddr_reg:x12; val_offset:35688*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35688*FLEN/8, x13, x9, x10)

inst_11918:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa97ffffe; valaddr_reg:x12; val_offset:35691*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35691*FLEN/8, x13, x9, x10)

inst_11919:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x52 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xa9000001; valaddr_reg:x12; val_offset:35694*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35694*FLEN/8, x13, x9, x10)

inst_11920:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbffffff8; valaddr_reg:x12; val_offset:35697*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35697*FLEN/8, x13, x9, x10)

inst_11921:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbf800007; valaddr_reg:x12; val_offset:35700*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35700*FLEN/8, x13, x9, x10)

inst_11922:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbffffffc; valaddr_reg:x12; val_offset:35703*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35703*FLEN/8, x13, x9, x10)

inst_11923:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbf800003; valaddr_reg:x12; val_offset:35706*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35706*FLEN/8, x13, x9, x10)

inst_11924:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbffffffe; valaddr_reg:x12; val_offset:35709*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35709*FLEN/8, x13, x9, x10)

inst_11925:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbf800001; valaddr_reg:x12; val_offset:35712*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35712*FLEN/8, x13, x9, x10)

inst_11926:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbfb6db6d; valaddr_reg:x12; val_offset:35715*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35715*FLEN/8, x13, x9, x10)

inst_11927:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbfedb6db; valaddr_reg:x12; val_offset:35718*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35718*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_93)
inst_11928:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbf999999; valaddr_reg:x12; val_offset:35721*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35721*FLEN/8, x13, x9, x10)

inst_11929:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbfe66666; valaddr_reg:x12; val_offset:35724*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35724*FLEN/8, x13, x9, x10)

inst_11930:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbfbbbbbb; valaddr_reg:x12; val_offset:35727*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35727*FLEN/8, x13, x9, x10)

inst_11931:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbfc44444; valaddr_reg:x12; val_offset:35730*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35730*FLEN/8, x13, x9, x10)

inst_11932:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbfa49249; valaddr_reg:x12; val_offset:35733*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35733*FLEN/8, x13, x9, x10)

inst_11933:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbfdb6db6; valaddr_reg:x12; val_offset:35736*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35736*FLEN/8, x13, x9, x10)

inst_11934:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbfb33333; valaddr_reg:x12; val_offset:35739*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35739*FLEN/8, x13, x9, x10)

inst_11935:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d100b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56a8ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebd100b; op2val:0x8056a8ba;
op3val:0xbfcccccc; valaddr_reg:x12; val_offset:35742*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35742*FLEN/8, x13, x9, x10)

inst_11936:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9800000; valaddr_reg:x12; val_offset:35745*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35745*FLEN/8, x13, x9, x10)

inst_11937:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ffffff; valaddr_reg:x12; val_offset:35748*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35748*FLEN/8, x13, x9, x10)

inst_11938:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9c00000; valaddr_reg:x12; val_offset:35751*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35751*FLEN/8, x13, x9, x10)

inst_11939:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9bfffff; valaddr_reg:x12; val_offset:35754*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35754*FLEN/8, x13, x9, x10)

inst_11940:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9e00000; valaddr_reg:x12; val_offset:35757*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35757*FLEN/8, x13, x9, x10)

inst_11941:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa99fffff; valaddr_reg:x12; val_offset:35760*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35760*FLEN/8, x13, x9, x10)

inst_11942:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9f00000; valaddr_reg:x12; val_offset:35763*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35763*FLEN/8, x13, x9, x10)

inst_11943:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa98fffff; valaddr_reg:x12; val_offset:35766*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35766*FLEN/8, x13, x9, x10)

inst_11944:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9f80000; valaddr_reg:x12; val_offset:35769*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35769*FLEN/8, x13, x9, x10)

inst_11945:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa987ffff; valaddr_reg:x12; val_offset:35772*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35772*FLEN/8, x13, x9, x10)

inst_11946:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fc0000; valaddr_reg:x12; val_offset:35775*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35775*FLEN/8, x13, x9, x10)

inst_11947:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa983ffff; valaddr_reg:x12; val_offset:35778*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35778*FLEN/8, x13, x9, x10)

inst_11948:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fe0000; valaddr_reg:x12; val_offset:35781*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35781*FLEN/8, x13, x9, x10)

inst_11949:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa981ffff; valaddr_reg:x12; val_offset:35784*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35784*FLEN/8, x13, x9, x10)

inst_11950:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ff0000; valaddr_reg:x12; val_offset:35787*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35787*FLEN/8, x13, x9, x10)

inst_11951:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa980ffff; valaddr_reg:x12; val_offset:35790*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35790*FLEN/8, x13, x9, x10)

inst_11952:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ff8000; valaddr_reg:x12; val_offset:35793*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35793*FLEN/8, x13, x9, x10)

inst_11953:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9807fff; valaddr_reg:x12; val_offset:35796*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35796*FLEN/8, x13, x9, x10)

inst_11954:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ffc000; valaddr_reg:x12; val_offset:35799*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35799*FLEN/8, x13, x9, x10)

inst_11955:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9803fff; valaddr_reg:x12; val_offset:35802*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35802*FLEN/8, x13, x9, x10)

inst_11956:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ffe000; valaddr_reg:x12; val_offset:35805*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35805*FLEN/8, x13, x9, x10)

inst_11957:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9801fff; valaddr_reg:x12; val_offset:35808*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35808*FLEN/8, x13, x9, x10)

inst_11958:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fff000; valaddr_reg:x12; val_offset:35811*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35811*FLEN/8, x13, x9, x10)

inst_11959:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9800fff; valaddr_reg:x12; val_offset:35814*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35814*FLEN/8, x13, x9, x10)

inst_11960:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fff800; valaddr_reg:x12; val_offset:35817*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35817*FLEN/8, x13, x9, x10)

inst_11961:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa98007ff; valaddr_reg:x12; val_offset:35820*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35820*FLEN/8, x13, x9, x10)

inst_11962:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fffc00; valaddr_reg:x12; val_offset:35823*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35823*FLEN/8, x13, x9, x10)

inst_11963:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa98003ff; valaddr_reg:x12; val_offset:35826*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35826*FLEN/8, x13, x9, x10)

inst_11964:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fffe00; valaddr_reg:x12; val_offset:35829*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35829*FLEN/8, x13, x9, x10)

inst_11965:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa98001ff; valaddr_reg:x12; val_offset:35832*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35832*FLEN/8, x13, x9, x10)

inst_11966:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ffff00; valaddr_reg:x12; val_offset:35835*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35835*FLEN/8, x13, x9, x10)

inst_11967:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa98000ff; valaddr_reg:x12; val_offset:35838*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35838*FLEN/8, x13, x9, x10)

inst_11968:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ffff80; valaddr_reg:x12; val_offset:35841*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35841*FLEN/8, x13, x9, x10)

inst_11969:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa980007f; valaddr_reg:x12; val_offset:35844*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35844*FLEN/8, x13, x9, x10)

inst_11970:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ffffc0; valaddr_reg:x12; val_offset:35847*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35847*FLEN/8, x13, x9, x10)

inst_11971:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa980003f; valaddr_reg:x12; val_offset:35850*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35850*FLEN/8, x13, x9, x10)

inst_11972:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ffffe0; valaddr_reg:x12; val_offset:35853*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35853*FLEN/8, x13, x9, x10)

inst_11973:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa980001f; valaddr_reg:x12; val_offset:35856*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35856*FLEN/8, x13, x9, x10)

inst_11974:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fffff0; valaddr_reg:x12; val_offset:35859*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35859*FLEN/8, x13, x9, x10)

inst_11975:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa980000f; valaddr_reg:x12; val_offset:35862*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35862*FLEN/8, x13, x9, x10)

inst_11976:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fffff8; valaddr_reg:x12; val_offset:35865*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35865*FLEN/8, x13, x9, x10)

inst_11977:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9800007; valaddr_reg:x12; val_offset:35868*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35868*FLEN/8, x13, x9, x10)

inst_11978:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fffffc; valaddr_reg:x12; val_offset:35871*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35871*FLEN/8, x13, x9, x10)

inst_11979:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9800003; valaddr_reg:x12; val_offset:35874*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35874*FLEN/8, x13, x9, x10)

inst_11980:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fffffe; valaddr_reg:x12; val_offset:35877*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35877*FLEN/8, x13, x9, x10)

inst_11981:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9800001; valaddr_reg:x12; val_offset:35880*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35880*FLEN/8, x13, x9, x10)

inst_11982:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbffffff8; valaddr_reg:x12; val_offset:35883*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35883*FLEN/8, x13, x9, x10)

inst_11983:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbf800007; valaddr_reg:x12; val_offset:35886*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35886*FLEN/8, x13, x9, x10)

inst_11984:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbffffffc; valaddr_reg:x12; val_offset:35889*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35889*FLEN/8, x13, x9, x10)

inst_11985:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbf800003; valaddr_reg:x12; val_offset:35892*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35892*FLEN/8, x13, x9, x10)

inst_11986:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbffffffe; valaddr_reg:x12; val_offset:35895*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35895*FLEN/8, x13, x9, x10)

inst_11987:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbf800001; valaddr_reg:x12; val_offset:35898*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35898*FLEN/8, x13, x9, x10)

inst_11988:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfb6db6d; valaddr_reg:x12; val_offset:35901*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35901*FLEN/8, x13, x9, x10)

inst_11989:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfedb6db; valaddr_reg:x12; val_offset:35904*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35904*FLEN/8, x13, x9, x10)

inst_11990:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbf999999; valaddr_reg:x12; val_offset:35907*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35907*FLEN/8, x13, x9, x10)

inst_11991:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfe66666; valaddr_reg:x12; val_offset:35910*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35910*FLEN/8, x13, x9, x10)

inst_11992:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfbbbbbb; valaddr_reg:x12; val_offset:35913*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35913*FLEN/8, x13, x9, x10)

inst_11993:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfc44444; valaddr_reg:x12; val_offset:35916*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35916*FLEN/8, x13, x9, x10)

inst_11994:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfa49249; valaddr_reg:x12; val_offset:35919*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35919*FLEN/8, x13, x9, x10)

inst_11995:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfdb6db6; valaddr_reg:x12; val_offset:35922*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35922*FLEN/8, x13, x9, x10)

inst_11996:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfb33333; valaddr_reg:x12; val_offset:35925*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35925*FLEN/8, x13, x9, x10)

inst_11997:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfcccccc; valaddr_reg:x12; val_offset:35928*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35928*FLEN/8, x13, x9, x10)

inst_11998:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa000000; valaddr_reg:x12; val_offset:35931*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35931*FLEN/8, x13, x9, x10)

inst_11999:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7fffff; valaddr_reg:x12; val_offset:35934*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35934*FLEN/8, x13, x9, x10)

inst_12000:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa400000; valaddr_reg:x12; val_offset:35937*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35937*FLEN/8, x13, x9, x10)

inst_12001:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa3fffff; valaddr_reg:x12; val_offset:35940*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35940*FLEN/8, x13, x9, x10)

inst_12002:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa600000; valaddr_reg:x12; val_offset:35943*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35943*FLEN/8, x13, x9, x10)

inst_12003:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa1fffff; valaddr_reg:x12; val_offset:35946*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35946*FLEN/8, x13, x9, x10)

inst_12004:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa700000; valaddr_reg:x12; val_offset:35949*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35949*FLEN/8, x13, x9, x10)

inst_12005:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa0fffff; valaddr_reg:x12; val_offset:35952*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35952*FLEN/8, x13, x9, x10)

inst_12006:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa780000; valaddr_reg:x12; val_offset:35955*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35955*FLEN/8, x13, x9, x10)

inst_12007:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa07ffff; valaddr_reg:x12; val_offset:35958*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35958*FLEN/8, x13, x9, x10)

inst_12008:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7c0000; valaddr_reg:x12; val_offset:35961*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35961*FLEN/8, x13, x9, x10)

inst_12009:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa03ffff; valaddr_reg:x12; val_offset:35964*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35964*FLEN/8, x13, x9, x10)

inst_12010:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7e0000; valaddr_reg:x12; val_offset:35967*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35967*FLEN/8, x13, x9, x10)

inst_12011:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa01ffff; valaddr_reg:x12; val_offset:35970*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35970*FLEN/8, x13, x9, x10)

inst_12012:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7f0000; valaddr_reg:x12; val_offset:35973*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35973*FLEN/8, x13, x9, x10)

inst_12013:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa00ffff; valaddr_reg:x12; val_offset:35976*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35976*FLEN/8, x13, x9, x10)

inst_12014:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7f8000; valaddr_reg:x12; val_offset:35979*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35979*FLEN/8, x13, x9, x10)

inst_12015:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa007fff; valaddr_reg:x12; val_offset:35982*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35982*FLEN/8, x13, x9, x10)

inst_12016:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7fc000; valaddr_reg:x12; val_offset:35985*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35985*FLEN/8, x13, x9, x10)

inst_12017:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa003fff; valaddr_reg:x12; val_offset:35988*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35988*FLEN/8, x13, x9, x10)

inst_12018:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7fe000; valaddr_reg:x12; val_offset:35991*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35991*FLEN/8, x13, x9, x10)

inst_12019:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa001fff; valaddr_reg:x12; val_offset:35994*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35994*FLEN/8, x13, x9, x10)

inst_12020:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7ff000; valaddr_reg:x12; val_offset:35997*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 35997*FLEN/8, x13, x9, x10)

inst_12021:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa000fff; valaddr_reg:x12; val_offset:36000*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36000*FLEN/8, x13, x9, x10)

inst_12022:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7ff800; valaddr_reg:x12; val_offset:36003*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36003*FLEN/8, x13, x9, x10)

inst_12023:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa0007ff; valaddr_reg:x12; val_offset:36006*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36006*FLEN/8, x13, x9, x10)

inst_12024:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7ffc00; valaddr_reg:x12; val_offset:36009*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36009*FLEN/8, x13, x9, x10)

inst_12025:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa0003ff; valaddr_reg:x12; val_offset:36012*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36012*FLEN/8, x13, x9, x10)

inst_12026:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7ffe00; valaddr_reg:x12; val_offset:36015*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36015*FLEN/8, x13, x9, x10)

inst_12027:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa0001ff; valaddr_reg:x12; val_offset:36018*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36018*FLEN/8, x13, x9, x10)

inst_12028:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7fff00; valaddr_reg:x12; val_offset:36021*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36021*FLEN/8, x13, x9, x10)

inst_12029:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa0000ff; valaddr_reg:x12; val_offset:36024*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36024*FLEN/8, x13, x9, x10)

inst_12030:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7fff80; valaddr_reg:x12; val_offset:36027*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36027*FLEN/8, x13, x9, x10)

inst_12031:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa00007f; valaddr_reg:x12; val_offset:36030*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36030*FLEN/8, x13, x9, x10)

inst_12032:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7fffc0; valaddr_reg:x12; val_offset:36033*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36033*FLEN/8, x13, x9, x10)

inst_12033:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa00003f; valaddr_reg:x12; val_offset:36036*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36036*FLEN/8, x13, x9, x10)

inst_12034:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7fffe0; valaddr_reg:x12; val_offset:36039*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36039*FLEN/8, x13, x9, x10)

inst_12035:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa00001f; valaddr_reg:x12; val_offset:36042*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36042*FLEN/8, x13, x9, x10)

inst_12036:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7ffff0; valaddr_reg:x12; val_offset:36045*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36045*FLEN/8, x13, x9, x10)

inst_12037:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa00000f; valaddr_reg:x12; val_offset:36048*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36048*FLEN/8, x13, x9, x10)

inst_12038:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7ffff8; valaddr_reg:x12; val_offset:36051*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36051*FLEN/8, x13, x9, x10)

inst_12039:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa000007; valaddr_reg:x12; val_offset:36054*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36054*FLEN/8, x13, x9, x10)

inst_12040:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7ffffc; valaddr_reg:x12; val_offset:36057*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36057*FLEN/8, x13, x9, x10)

inst_12041:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa000003; valaddr_reg:x12; val_offset:36060*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36060*FLEN/8, x13, x9, x10)

inst_12042:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa7ffffe; valaddr_reg:x12; val_offset:36063*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36063*FLEN/8, x13, x9, x10)

inst_12043:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x54 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xaa000001; valaddr_reg:x12; val_offset:36066*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36066*FLEN/8, x13, x9, x10)

inst_12044:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbffffff8; valaddr_reg:x12; val_offset:36069*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36069*FLEN/8, x13, x9, x10)

inst_12045:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbf800007; valaddr_reg:x12; val_offset:36072*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36072*FLEN/8, x13, x9, x10)

inst_12046:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbffffffc; valaddr_reg:x12; val_offset:36075*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36075*FLEN/8, x13, x9, x10)

inst_12047:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbf800003; valaddr_reg:x12; val_offset:36078*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36078*FLEN/8, x13, x9, x10)

inst_12048:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbffffffe; valaddr_reg:x12; val_offset:36081*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36081*FLEN/8, x13, x9, x10)

inst_12049:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbf800001; valaddr_reg:x12; val_offset:36084*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36084*FLEN/8, x13, x9, x10)

inst_12050:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbfb6db6d; valaddr_reg:x12; val_offset:36087*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36087*FLEN/8, x13, x9, x10)

inst_12051:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbfedb6db; valaddr_reg:x12; val_offset:36090*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36090*FLEN/8, x13, x9, x10)

inst_12052:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbf999999; valaddr_reg:x12; val_offset:36093*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36093*FLEN/8, x13, x9, x10)

inst_12053:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbfe66666; valaddr_reg:x12; val_offset:36096*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36096*FLEN/8, x13, x9, x10)

inst_12054:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbfbbbbbb; valaddr_reg:x12; val_offset:36099*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36099*FLEN/8, x13, x9, x10)

inst_12055:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbfc44444; valaddr_reg:x12; val_offset:36102*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36102*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_94)
inst_12056:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbfa49249; valaddr_reg:x12; val_offset:36105*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36105*FLEN/8, x13, x9, x10)

inst_12057:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbfdb6db6; valaddr_reg:x12; val_offset:36108*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36108*FLEN/8, x13, x9, x10)

inst_12058:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbfb33333; valaddr_reg:x12; val_offset:36111*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36111*FLEN/8, x13, x9, x10)

inst_12059:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15c882 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d627d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95c882; op2val:0x806d627d;
op3val:0xbfcccccc; valaddr_reg:x12; val_offset:36114*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36114*FLEN/8, x13, x9, x10)

inst_12060:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa800000; valaddr_reg:x12; val_offset:36117*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36117*FLEN/8, x13, x9, x10)

inst_12061:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaaffffff; valaddr_reg:x12; val_offset:36120*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36120*FLEN/8, x13, x9, x10)

inst_12062:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaac00000; valaddr_reg:x12; val_offset:36123*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36123*FLEN/8, x13, x9, x10)

inst_12063:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaabfffff; valaddr_reg:x12; val_offset:36126*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36126*FLEN/8, x13, x9, x10)

inst_12064:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaae00000; valaddr_reg:x12; val_offset:36129*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36129*FLEN/8, x13, x9, x10)

inst_12065:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa9fffff; valaddr_reg:x12; val_offset:36132*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36132*FLEN/8, x13, x9, x10)

inst_12066:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaaf00000; valaddr_reg:x12; val_offset:36135*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36135*FLEN/8, x13, x9, x10)

inst_12067:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa8fffff; valaddr_reg:x12; val_offset:36138*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36138*FLEN/8, x13, x9, x10)

inst_12068:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaaf80000; valaddr_reg:x12; val_offset:36141*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36141*FLEN/8, x13, x9, x10)

inst_12069:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa87ffff; valaddr_reg:x12; val_offset:36144*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36144*FLEN/8, x13, x9, x10)

inst_12070:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaafc0000; valaddr_reg:x12; val_offset:36147*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36147*FLEN/8, x13, x9, x10)

inst_12071:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa83ffff; valaddr_reg:x12; val_offset:36150*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36150*FLEN/8, x13, x9, x10)

inst_12072:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaafe0000; valaddr_reg:x12; val_offset:36153*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36153*FLEN/8, x13, x9, x10)

inst_12073:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa81ffff; valaddr_reg:x12; val_offset:36156*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36156*FLEN/8, x13, x9, x10)

inst_12074:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaaff0000; valaddr_reg:x12; val_offset:36159*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36159*FLEN/8, x13, x9, x10)

inst_12075:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa80ffff; valaddr_reg:x12; val_offset:36162*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36162*FLEN/8, x13, x9, x10)

inst_12076:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaaff8000; valaddr_reg:x12; val_offset:36165*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36165*FLEN/8, x13, x9, x10)

inst_12077:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa807fff; valaddr_reg:x12; val_offset:36168*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36168*FLEN/8, x13, x9, x10)

inst_12078:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaaffc000; valaddr_reg:x12; val_offset:36171*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36171*FLEN/8, x13, x9, x10)

inst_12079:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa803fff; valaddr_reg:x12; val_offset:36174*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36174*FLEN/8, x13, x9, x10)

inst_12080:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaaffe000; valaddr_reg:x12; val_offset:36177*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36177*FLEN/8, x13, x9, x10)

inst_12081:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa801fff; valaddr_reg:x12; val_offset:36180*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36180*FLEN/8, x13, x9, x10)

inst_12082:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaafff000; valaddr_reg:x12; val_offset:36183*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36183*FLEN/8, x13, x9, x10)

inst_12083:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa800fff; valaddr_reg:x12; val_offset:36186*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36186*FLEN/8, x13, x9, x10)

inst_12084:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaafff800; valaddr_reg:x12; val_offset:36189*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36189*FLEN/8, x13, x9, x10)

inst_12085:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa8007ff; valaddr_reg:x12; val_offset:36192*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36192*FLEN/8, x13, x9, x10)

inst_12086:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaafffc00; valaddr_reg:x12; val_offset:36195*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36195*FLEN/8, x13, x9, x10)

inst_12087:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa8003ff; valaddr_reg:x12; val_offset:36198*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36198*FLEN/8, x13, x9, x10)

inst_12088:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaafffe00; valaddr_reg:x12; val_offset:36201*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36201*FLEN/8, x13, x9, x10)

inst_12089:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa8001ff; valaddr_reg:x12; val_offset:36204*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36204*FLEN/8, x13, x9, x10)

inst_12090:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaaffff00; valaddr_reg:x12; val_offset:36207*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36207*FLEN/8, x13, x9, x10)

inst_12091:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa8000ff; valaddr_reg:x12; val_offset:36210*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36210*FLEN/8, x13, x9, x10)

inst_12092:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaaffff80; valaddr_reg:x12; val_offset:36213*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36213*FLEN/8, x13, x9, x10)

inst_12093:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa80007f; valaddr_reg:x12; val_offset:36216*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36216*FLEN/8, x13, x9, x10)

inst_12094:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaaffffc0; valaddr_reg:x12; val_offset:36219*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36219*FLEN/8, x13, x9, x10)

inst_12095:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa80003f; valaddr_reg:x12; val_offset:36222*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36222*FLEN/8, x13, x9, x10)

inst_12096:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaaffffe0; valaddr_reg:x12; val_offset:36225*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36225*FLEN/8, x13, x9, x10)

inst_12097:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa80001f; valaddr_reg:x12; val_offset:36228*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36228*FLEN/8, x13, x9, x10)

inst_12098:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaafffff0; valaddr_reg:x12; val_offset:36231*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36231*FLEN/8, x13, x9, x10)

inst_12099:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa80000f; valaddr_reg:x12; val_offset:36234*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36234*FLEN/8, x13, x9, x10)

inst_12100:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaafffff8; valaddr_reg:x12; val_offset:36237*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36237*FLEN/8, x13, x9, x10)

inst_12101:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa800007; valaddr_reg:x12; val_offset:36240*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36240*FLEN/8, x13, x9, x10)

inst_12102:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaafffffc; valaddr_reg:x12; val_offset:36243*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36243*FLEN/8, x13, x9, x10)

inst_12103:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa800003; valaddr_reg:x12; val_offset:36246*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36246*FLEN/8, x13, x9, x10)

inst_12104:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaafffffe; valaddr_reg:x12; val_offset:36249*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36249*FLEN/8, x13, x9, x10)

inst_12105:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x55 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xaa800001; valaddr_reg:x12; val_offset:36252*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36252*FLEN/8, x13, x9, x10)

inst_12106:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbffffff8; valaddr_reg:x12; val_offset:36255*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36255*FLEN/8, x13, x9, x10)

inst_12107:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbf800007; valaddr_reg:x12; val_offset:36258*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36258*FLEN/8, x13, x9, x10)

inst_12108:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbffffffc; valaddr_reg:x12; val_offset:36261*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36261*FLEN/8, x13, x9, x10)

inst_12109:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbf800003; valaddr_reg:x12; val_offset:36264*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36264*FLEN/8, x13, x9, x10)

inst_12110:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbffffffe; valaddr_reg:x12; val_offset:36267*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36267*FLEN/8, x13, x9, x10)

inst_12111:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbf800001; valaddr_reg:x12; val_offset:36270*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36270*FLEN/8, x13, x9, x10)

inst_12112:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbfb6db6d; valaddr_reg:x12; val_offset:36273*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36273*FLEN/8, x13, x9, x10)

inst_12113:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbfedb6db; valaddr_reg:x12; val_offset:36276*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36276*FLEN/8, x13, x9, x10)

inst_12114:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbf999999; valaddr_reg:x12; val_offset:36279*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36279*FLEN/8, x13, x9, x10)

inst_12115:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbfe66666; valaddr_reg:x12; val_offset:36282*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36282*FLEN/8, x13, x9, x10)

inst_12116:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbfbbbbbb; valaddr_reg:x12; val_offset:36285*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36285*FLEN/8, x13, x9, x10)

inst_12117:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbfc44444; valaddr_reg:x12; val_offset:36288*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36288*FLEN/8, x13, x9, x10)

inst_12118:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbfa49249; valaddr_reg:x12; val_offset:36291*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36291*FLEN/8, x13, x9, x10)

inst_12119:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbfdb6db6; valaddr_reg:x12; val_offset:36294*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36294*FLEN/8, x13, x9, x10)

inst_12120:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbfb33333; valaddr_reg:x12; val_offset:36297*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36297*FLEN/8, x13, x9, x10)

inst_12121:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4193c4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x54a357 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec193c4; op2val:0x8054a357;
op3val:0xbfcccccc; valaddr_reg:x12; val_offset:36300*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36300*FLEN/8, x13, x9, x10)

inst_12122:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab000000; valaddr_reg:x12; val_offset:36303*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36303*FLEN/8, x13, x9, x10)

inst_12123:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fffff; valaddr_reg:x12; val_offset:36306*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36306*FLEN/8, x13, x9, x10)

inst_12124:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab400000; valaddr_reg:x12; val_offset:36309*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36309*FLEN/8, x13, x9, x10)

inst_12125:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab3fffff; valaddr_reg:x12; val_offset:36312*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36312*FLEN/8, x13, x9, x10)

inst_12126:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab600000; valaddr_reg:x12; val_offset:36315*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36315*FLEN/8, x13, x9, x10)

inst_12127:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab1fffff; valaddr_reg:x12; val_offset:36318*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36318*FLEN/8, x13, x9, x10)

inst_12128:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab700000; valaddr_reg:x12; val_offset:36321*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36321*FLEN/8, x13, x9, x10)

inst_12129:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab0fffff; valaddr_reg:x12; val_offset:36324*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36324*FLEN/8, x13, x9, x10)

inst_12130:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab780000; valaddr_reg:x12; val_offset:36327*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36327*FLEN/8, x13, x9, x10)

inst_12131:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab07ffff; valaddr_reg:x12; val_offset:36330*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36330*FLEN/8, x13, x9, x10)

inst_12132:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7c0000; valaddr_reg:x12; val_offset:36333*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36333*FLEN/8, x13, x9, x10)

inst_12133:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab03ffff; valaddr_reg:x12; val_offset:36336*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36336*FLEN/8, x13, x9, x10)

inst_12134:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7e0000; valaddr_reg:x12; val_offset:36339*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36339*FLEN/8, x13, x9, x10)

inst_12135:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab01ffff; valaddr_reg:x12; val_offset:36342*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36342*FLEN/8, x13, x9, x10)

inst_12136:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7f0000; valaddr_reg:x12; val_offset:36345*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36345*FLEN/8, x13, x9, x10)

inst_12137:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab00ffff; valaddr_reg:x12; val_offset:36348*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36348*FLEN/8, x13, x9, x10)

inst_12138:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7f8000; valaddr_reg:x12; val_offset:36351*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36351*FLEN/8, x13, x9, x10)

inst_12139:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab007fff; valaddr_reg:x12; val_offset:36354*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36354*FLEN/8, x13, x9, x10)

inst_12140:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fc000; valaddr_reg:x12; val_offset:36357*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36357*FLEN/8, x13, x9, x10)

inst_12141:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab003fff; valaddr_reg:x12; val_offset:36360*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36360*FLEN/8, x13, x9, x10)

inst_12142:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fe000; valaddr_reg:x12; val_offset:36363*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36363*FLEN/8, x13, x9, x10)

inst_12143:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab001fff; valaddr_reg:x12; val_offset:36366*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36366*FLEN/8, x13, x9, x10)

inst_12144:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ff000; valaddr_reg:x12; val_offset:36369*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36369*FLEN/8, x13, x9, x10)

inst_12145:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab000fff; valaddr_reg:x12; val_offset:36372*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36372*FLEN/8, x13, x9, x10)

inst_12146:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ff800; valaddr_reg:x12; val_offset:36375*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36375*FLEN/8, x13, x9, x10)

inst_12147:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab0007ff; valaddr_reg:x12; val_offset:36378*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36378*FLEN/8, x13, x9, x10)

inst_12148:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffc00; valaddr_reg:x12; val_offset:36381*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36381*FLEN/8, x13, x9, x10)

inst_12149:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab0003ff; valaddr_reg:x12; val_offset:36384*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36384*FLEN/8, x13, x9, x10)

inst_12150:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffe00; valaddr_reg:x12; val_offset:36387*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36387*FLEN/8, x13, x9, x10)

inst_12151:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab0001ff; valaddr_reg:x12; val_offset:36390*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36390*FLEN/8, x13, x9, x10)

inst_12152:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fff00; valaddr_reg:x12; val_offset:36393*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36393*FLEN/8, x13, x9, x10)

inst_12153:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab0000ff; valaddr_reg:x12; val_offset:36396*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36396*FLEN/8, x13, x9, x10)

inst_12154:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fff80; valaddr_reg:x12; val_offset:36399*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36399*FLEN/8, x13, x9, x10)

inst_12155:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab00007f; valaddr_reg:x12; val_offset:36402*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36402*FLEN/8, x13, x9, x10)

inst_12156:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fffc0; valaddr_reg:x12; val_offset:36405*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36405*FLEN/8, x13, x9, x10)

inst_12157:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab00003f; valaddr_reg:x12; val_offset:36408*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36408*FLEN/8, x13, x9, x10)

inst_12158:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fffe0; valaddr_reg:x12; val_offset:36411*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36411*FLEN/8, x13, x9, x10)

inst_12159:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab00001f; valaddr_reg:x12; val_offset:36414*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36414*FLEN/8, x13, x9, x10)

inst_12160:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffff0; valaddr_reg:x12; val_offset:36417*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36417*FLEN/8, x13, x9, x10)

inst_12161:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab00000f; valaddr_reg:x12; val_offset:36420*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36420*FLEN/8, x13, x9, x10)

inst_12162:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffff8; valaddr_reg:x12; val_offset:36423*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36423*FLEN/8, x13, x9, x10)

inst_12163:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab000007; valaddr_reg:x12; val_offset:36426*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36426*FLEN/8, x13, x9, x10)

inst_12164:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffffc; valaddr_reg:x12; val_offset:36429*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36429*FLEN/8, x13, x9, x10)

inst_12165:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab000003; valaddr_reg:x12; val_offset:36432*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36432*FLEN/8, x13, x9, x10)

inst_12166:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffffe; valaddr_reg:x12; val_offset:36435*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36435*FLEN/8, x13, x9, x10)

inst_12167:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab000001; valaddr_reg:x12; val_offset:36438*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36438*FLEN/8, x13, x9, x10)

inst_12168:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbffffff8; valaddr_reg:x12; val_offset:36441*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36441*FLEN/8, x13, x9, x10)

inst_12169:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbf800007; valaddr_reg:x12; val_offset:36444*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36444*FLEN/8, x13, x9, x10)

inst_12170:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbffffffc; valaddr_reg:x12; val_offset:36447*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36447*FLEN/8, x13, x9, x10)

inst_12171:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbf800003; valaddr_reg:x12; val_offset:36450*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36450*FLEN/8, x13, x9, x10)

inst_12172:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbffffffe; valaddr_reg:x12; val_offset:36453*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36453*FLEN/8, x13, x9, x10)

inst_12173:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbf800001; valaddr_reg:x12; val_offset:36456*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36456*FLEN/8, x13, x9, x10)

inst_12174:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfb6db6d; valaddr_reg:x12; val_offset:36459*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36459*FLEN/8, x13, x9, x10)

inst_12175:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfedb6db; valaddr_reg:x12; val_offset:36462*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36462*FLEN/8, x13, x9, x10)

inst_12176:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbf999999; valaddr_reg:x12; val_offset:36465*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36465*FLEN/8, x13, x9, x10)

inst_12177:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfe66666; valaddr_reg:x12; val_offset:36468*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36468*FLEN/8, x13, x9, x10)

inst_12178:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfbbbbbb; valaddr_reg:x12; val_offset:36471*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36471*FLEN/8, x13, x9, x10)

inst_12179:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfc44444; valaddr_reg:x12; val_offset:36474*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36474*FLEN/8, x13, x9, x10)

inst_12180:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfa49249; valaddr_reg:x12; val_offset:36477*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36477*FLEN/8, x13, x9, x10)

inst_12181:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfdb6db6; valaddr_reg:x12; val_offset:36480*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36480*FLEN/8, x13, x9, x10)

inst_12182:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfb33333; valaddr_reg:x12; val_offset:36483*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36483*FLEN/8, x13, x9, x10)

inst_12183:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfcccccc; valaddr_reg:x12; val_offset:36486*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36486*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_95)
inst_12184:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab800000; valaddr_reg:x12; val_offset:36489*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36489*FLEN/8, x13, x9, x10)

inst_12185:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabffffff; valaddr_reg:x12; val_offset:36492*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36492*FLEN/8, x13, x9, x10)

inst_12186:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabc00000; valaddr_reg:x12; val_offset:36495*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36495*FLEN/8, x13, x9, x10)

inst_12187:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabbfffff; valaddr_reg:x12; val_offset:36498*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36498*FLEN/8, x13, x9, x10)

inst_12188:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabe00000; valaddr_reg:x12; val_offset:36501*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36501*FLEN/8, x13, x9, x10)

inst_12189:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab9fffff; valaddr_reg:x12; val_offset:36504*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36504*FLEN/8, x13, x9, x10)

inst_12190:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabf00000; valaddr_reg:x12; val_offset:36507*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36507*FLEN/8, x13, x9, x10)

inst_12191:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab8fffff; valaddr_reg:x12; val_offset:36510*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36510*FLEN/8, x13, x9, x10)

inst_12192:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabf80000; valaddr_reg:x12; val_offset:36513*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36513*FLEN/8, x13, x9, x10)

inst_12193:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab87ffff; valaddr_reg:x12; val_offset:36516*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36516*FLEN/8, x13, x9, x10)

inst_12194:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabfc0000; valaddr_reg:x12; val_offset:36519*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36519*FLEN/8, x13, x9, x10)

inst_12195:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab83ffff; valaddr_reg:x12; val_offset:36522*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36522*FLEN/8, x13, x9, x10)

inst_12196:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabfe0000; valaddr_reg:x12; val_offset:36525*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36525*FLEN/8, x13, x9, x10)

inst_12197:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab81ffff; valaddr_reg:x12; val_offset:36528*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36528*FLEN/8, x13, x9, x10)

inst_12198:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabff0000; valaddr_reg:x12; val_offset:36531*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36531*FLEN/8, x13, x9, x10)

inst_12199:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab80ffff; valaddr_reg:x12; val_offset:36534*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36534*FLEN/8, x13, x9, x10)

inst_12200:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabff8000; valaddr_reg:x12; val_offset:36537*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36537*FLEN/8, x13, x9, x10)

inst_12201:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab807fff; valaddr_reg:x12; val_offset:36540*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36540*FLEN/8, x13, x9, x10)

inst_12202:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabffc000; valaddr_reg:x12; val_offset:36543*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36543*FLEN/8, x13, x9, x10)

inst_12203:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab803fff; valaddr_reg:x12; val_offset:36546*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36546*FLEN/8, x13, x9, x10)

inst_12204:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabffe000; valaddr_reg:x12; val_offset:36549*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36549*FLEN/8, x13, x9, x10)

inst_12205:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab801fff; valaddr_reg:x12; val_offset:36552*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36552*FLEN/8, x13, x9, x10)

inst_12206:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabfff000; valaddr_reg:x12; val_offset:36555*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36555*FLEN/8, x13, x9, x10)

inst_12207:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab800fff; valaddr_reg:x12; val_offset:36558*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36558*FLEN/8, x13, x9, x10)

inst_12208:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabfff800; valaddr_reg:x12; val_offset:36561*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36561*FLEN/8, x13, x9, x10)

inst_12209:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab8007ff; valaddr_reg:x12; val_offset:36564*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36564*FLEN/8, x13, x9, x10)

inst_12210:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabfffc00; valaddr_reg:x12; val_offset:36567*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36567*FLEN/8, x13, x9, x10)

inst_12211:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab8003ff; valaddr_reg:x12; val_offset:36570*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36570*FLEN/8, x13, x9, x10)

inst_12212:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabfffe00; valaddr_reg:x12; val_offset:36573*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36573*FLEN/8, x13, x9, x10)

inst_12213:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab8001ff; valaddr_reg:x12; val_offset:36576*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36576*FLEN/8, x13, x9, x10)

inst_12214:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabffff00; valaddr_reg:x12; val_offset:36579*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36579*FLEN/8, x13, x9, x10)

inst_12215:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab8000ff; valaddr_reg:x12; val_offset:36582*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36582*FLEN/8, x13, x9, x10)

inst_12216:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabffff80; valaddr_reg:x12; val_offset:36585*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36585*FLEN/8, x13, x9, x10)

inst_12217:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab80007f; valaddr_reg:x12; val_offset:36588*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36588*FLEN/8, x13, x9, x10)

inst_12218:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabffffc0; valaddr_reg:x12; val_offset:36591*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36591*FLEN/8, x13, x9, x10)

inst_12219:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab80003f; valaddr_reg:x12; val_offset:36594*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36594*FLEN/8, x13, x9, x10)

inst_12220:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabffffe0; valaddr_reg:x12; val_offset:36597*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36597*FLEN/8, x13, x9, x10)

inst_12221:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab80001f; valaddr_reg:x12; val_offset:36600*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36600*FLEN/8, x13, x9, x10)

inst_12222:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabfffff0; valaddr_reg:x12; val_offset:36603*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36603*FLEN/8, x13, x9, x10)

inst_12223:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab80000f; valaddr_reg:x12; val_offset:36606*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36606*FLEN/8, x13, x9, x10)

inst_12224:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabfffff8; valaddr_reg:x12; val_offset:36609*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36609*FLEN/8, x13, x9, x10)

inst_12225:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab800007; valaddr_reg:x12; val_offset:36612*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36612*FLEN/8, x13, x9, x10)

inst_12226:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabfffffc; valaddr_reg:x12; val_offset:36615*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36615*FLEN/8, x13, x9, x10)

inst_12227:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab800003; valaddr_reg:x12; val_offset:36618*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36618*FLEN/8, x13, x9, x10)

inst_12228:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xabfffffe; valaddr_reg:x12; val_offset:36621*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36621*FLEN/8, x13, x9, x10)

inst_12229:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xab800001; valaddr_reg:x12; val_offset:36624*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36624*FLEN/8, x13, x9, x10)

inst_12230:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0ea9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b3c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb0ea9; op2val:0x8045b3c0;
op3val:0xbffffff8; valaddr_reg:x12; val_offset:36627*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 36627*FLEN/8, x13, x9, x10)

#endif
RVTEST_CODE_END
RVMODEL_HALT
RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785148927,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793340928,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785083391,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793373696,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785050623,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793390080,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785034239,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793398272,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785026047,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793402368,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785021951,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793404416,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785019903,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793405440,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785018879,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793405952,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785018367,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793406208,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785018111,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793406336,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785017983,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793406400,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785017919,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793406432,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785017887,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793406448,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785017871,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793406456,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785017863,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793406460,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785017859,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2793406462,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(2785017857,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2095443424,32,FLEN)
NAN_BOXED(2181989232,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406464,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801795071,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2797600768,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2797600767,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2799697920,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2795503615,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2800746496,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2794455039,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801270784,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793930751,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801532928,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793668607,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801664000,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793537535,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801729536,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793471999,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801762304,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793439231,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801778688,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793422847,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801786880,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793414655,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801790976,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793410559,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801793024,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793408511,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801794048,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793407487,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801794560,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406975,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801794816,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406719,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801794944,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406591,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801795008,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406527,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801795040,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406495,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801795056,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406479,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801795064,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406471,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801795068,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406467,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801795070,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406465,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795072,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183679,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2805989376,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2805989375,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2808086528,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2803892223,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2809135104,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2802843647,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2809659392,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2802319359,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2809921536,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2802057215,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810052608,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801926143,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810118144,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801860607,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810150912,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801827839,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810167296,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801811455,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810175488,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801803263,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810179584,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801799167,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810181632,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801797119,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810182656,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801796095,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183168,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795583,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183424,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795327,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183552,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795199,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183616,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795135,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183648,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795103,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183664,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795087,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183672,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795079,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183676,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795075,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183678,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795073,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810183680,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818572287,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2814377984,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2814377983,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2816475136,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2812280831,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2817523712,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2811232255,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818048000,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810707967,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818310144,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810445823,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818441216,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810314751,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818506752,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810249215,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818539520,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810216447,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818555904,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810200063,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818564096,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810191871,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818568192,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810187775,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818570240,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810185727,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818571264,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810184703,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818571776,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810184191,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818572032,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810183935,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818572160,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810183807,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818572224,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810183743,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818572256,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810183711,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818572272,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810183695,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818572280,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810183687,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818572284,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810183683,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2818572286,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(2810183681,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2128358863,32,FLEN)
NAN_BOXED(2152360325,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818572288,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826960895,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2822766592,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2822766591,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2824863744,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2820669439,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2825912320,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2819620863,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826436608,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2819096575,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826698752,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818834431,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826829824,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818703359,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826895360,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818637823,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826928128,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818605055,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826944512,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818588671,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826952704,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818580479,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826956800,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818576383,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826958848,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818574335,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826959872,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818573311,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826960384,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818572799,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826960640,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818572543,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826960768,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818572415,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826960832,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818572351,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826960864,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818572319,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826960880,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818572303,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826960888,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818572295,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826960892,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818572291,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2826960894,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(2818572289,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2133599231,32,FLEN)
NAN_BOXED(2150602440,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826960896,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835349503,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2831155200,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2831155199,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2833252352,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2829058047,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2834300928,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2828009471,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2834825216,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2827485183,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835087360,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2827223039,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835218432,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2827091967,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835283968,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2827026431,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835316736,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826993663,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835333120,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826977279,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835341312,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826969087,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835345408,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826964991,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835347456,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826962943,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835348480,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826961919,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835348992,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826961407,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835349248,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826961151,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835349376,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826961023,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835349440,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826960959,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835349472,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826960927,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835349488,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826960911,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835349496,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826960903,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835349500,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826960899,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2835349502,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(2826960897,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2128812518,32,FLEN)
NAN_BOXED(2152211681,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835349504,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843738111,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2839543808,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2839543807,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2841640960,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2837446655,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2842689536,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2836398079,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843213824,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835873791,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843475968,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835611647,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843607040,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835480575,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843672576,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835415039,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843705344,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835382271,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843721728,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835365887,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843729920,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835357695,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843734016,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835353599,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843736064,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835351551,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843737088,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835350527,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843737600,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835350015,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843737856,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835349759,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843737984,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835349631,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843738048,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835349567,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843738080,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835349535,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843738096,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835349519,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843738104,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835349511,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843738108,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835349507,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2843738110,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(2835349505,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2126319627,32,FLEN)
NAN_BOXED(2153162938,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738112,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126719,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2847932416,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2847932415,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2850029568,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2845835263,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2851078144,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2844786687,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2851602432,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2844262399,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2851864576,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2844000255,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2851995648,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843869183,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852061184,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843803647,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852093952,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843770879,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852110336,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843754495,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852118528,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843746303,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852122624,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843742207,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852124672,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843740159,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852125696,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843739135,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126208,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738623,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126464,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738367,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126592,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738239,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126656,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738175,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126688,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738143,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126704,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738127,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126712,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738119,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126716,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738115,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126718,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738113,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852126720,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860515327,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2856321024,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2856321023,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2858418176,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2854223871,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2859466752,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2853175295,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2859991040,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852651007,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860253184,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852388863,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860384256,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852257791,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860449792,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852192255,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860482560,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852159487,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860498944,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852143103,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860507136,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852134911,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860511232,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852130815,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860513280,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852128767,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860514304,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852127743,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860514816,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852127231,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860515072,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852126975,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860515200,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852126847,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860515264,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852126783,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860515296,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852126751,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860515312,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852126735,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860515320,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852126727,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860515324,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852126723,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2860515326,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(2852126721,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2123745410,32,FLEN)
NAN_BOXED(2154652285,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860515328,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868903935,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2864709632,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2864709631,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2866806784,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2862612479,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2867855360,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2861563903,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868379648,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2861039615,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868641792,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860777471,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868772864,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860646399,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868838400,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860580863,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868871168,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860548095,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868887552,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860531711,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868895744,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860523519,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868899840,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860519423,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868901888,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860517375,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868902912,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860516351,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868903424,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860515839,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868903680,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860515583,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868903808,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860515455,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868903872,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860515391,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868903904,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860515359,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868903920,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860515343,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868903928,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860515335,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868903932,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860515331,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2868903934,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(2860515329,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2126615492,32,FLEN)
NAN_BOXED(2153030487,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903936,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292543,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2873098240,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2873098239,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2875195392,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2871001087,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2876243968,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2869952511,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2876768256,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2869428223,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877030400,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2869166079,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877161472,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2869035007,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877227008,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868969471,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877259776,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868936703,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877276160,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868920319,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877284352,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868912127,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877288448,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868908031,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877290496,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868905983,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877291520,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868904959,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292032,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868904447,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292288,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868904191,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292416,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868904063,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292480,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903999,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292512,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903967,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292528,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903951,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292536,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903943,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292540,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903939,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292542,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903937,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877292544,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885681151,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2881486848,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2881486847,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2883584000,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2879389695,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2884632576,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2878341119,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885156864,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877816831,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885419008,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877554687,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885550080,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877423615,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885615616,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877358079,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885648384,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877325311,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885664768,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877308927,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885672960,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877300735,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885677056,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877296639,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885679104,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877294591,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885680128,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877293567,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885680640,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877293055,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885680896,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877292799,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885681024,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877292671,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885681088,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877292607,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885681120,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877292575,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885681136,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877292559,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885681144,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877292551,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885681148,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877292547,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2885681150,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(2877292545,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2129333929,32,FLEN)
NAN_BOXED(2152051648,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2885681152,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2894069759,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2889875456,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2889875455,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2891972608,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2887778303,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2893021184,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2886729727,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2893545472,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2886205439,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2893807616,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2885943295,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2893938688,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2885812223,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2894004224,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2885746687,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2894036992,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2885713919,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2894053376,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2885697535,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2894061568,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2885689343,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2894065664,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2885685247,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2894067712,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2885683199,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2894068736,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2885682175,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2894069248,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2885681663,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2894069504,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2885681407,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2894069632,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2885681279,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2894069696,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2885681215,32,FLEN)
NAN_BOXED(2124054048,32,FLEN)
NAN_BOXED(2154433762,32,FLEN)
NAN_BOXED(2894069728,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 48*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_14:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_15:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_16:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_17:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_18:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_19:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_20:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_21:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_22:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_23:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_24:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_25:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_26:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_27:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_28:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_29:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_30:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_31:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_32:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_33:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_34:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_35:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_36:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_37:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_38:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_39:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_40:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_41:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_42:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_43:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_44:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_45:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_46:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_47:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_48:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_49:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_50:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_51:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_52:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_53:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_54:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_55:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_56:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_57:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_58:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_59:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_60:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_61:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_62:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_63:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_64:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_65:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_66:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_67:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_68:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_69:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_70:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_71:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_72:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_73:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_74:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_75:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_76:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_77:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_78:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_79:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_80:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_81:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_82:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_83:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_84:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_85:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_86:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_87:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_88:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_89:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_90:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_91:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_92:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_93:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_94:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_95:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_96:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_97:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_98:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_99:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_100:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_101:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_102:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_103:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_104:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_105:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_106:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_107:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_108:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_109:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_110:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_111:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_112:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_113:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_114:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_115:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_116:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_117:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_118:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_119:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_120:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_121:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_122:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_123:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_124:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_125:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_126:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_127:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_128:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_129:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_130:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_131:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_132:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_133:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_134:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_135:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_136:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_137:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_138:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_139:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_140:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_141:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_142:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_143:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_144:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_145:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_146:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_147:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_148:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_149:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_150:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_151:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_152:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_153:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_154:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_155:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_156:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_157:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_158:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_159:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_160:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_161:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_162:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_163:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_164:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_165:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_166:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_167:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_168:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_169:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_170:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_171:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_172:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_173:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_174:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_175:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_176:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_177:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_178:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_179:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_180:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_181:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_182:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_183:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_184:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_185:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_186:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_187:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_188:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_189:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_190:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_191:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_192:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_193:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_194:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_195:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_196:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_197:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_198:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_199:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_200:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_201:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_202:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_203:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_204:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_205:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_206:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_207:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_208:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_209:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_210:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_211:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_212:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_213:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_214:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_215:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_216:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_217:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_218:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_219:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_220:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_221:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_222:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_223:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_224:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_225:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_226:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_227:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_228:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_229:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_230:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_231:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_232:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_233:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_234:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_235:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_236:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_237:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_238:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_239:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_240:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_241:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_242:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_243:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_244:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_245:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_246:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_247:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_248:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_249:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_250:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_251:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_252:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_253:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_254:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_255:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_256:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_257:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_258:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_259:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_260:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_261:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_262:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_263:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_264:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_265:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_266:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_267:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_268:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_269:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_270:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_271:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_272:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_273:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_274:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_275:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_276:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_277:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_278:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_279:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_280:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_281:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_282:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_283:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_284:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_285:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_286:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_287:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_288:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_289:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_290:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_291:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_292:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_293:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_294:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_295:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_296:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_297:
    .fill 180*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
