# üì° Œ£Œî ADC Design using open source IIC-OSIC-TOOLS

This repository documents the development of a **Sigma‚ÄìDelta (Œ£Œî) Analog-to-Digital Converter (ADC)** using **IIC-OSIC-TOOLS** and the **IHP SG13G2 Open PDK**.

The project follows a **top-down mixed-signal IC design flow**:

> **Behavioral modeling ‚Üí Ideal circuit implementation ‚Üí Real circuit implementation (PDK) ‚Üí Layout (planned)**

The modulator architecture and noise-shaping techniques implemented in this project are directly based on:
> **R. Schreier and G. C. Temes**, *Understanding Delta-Sigma data converters*



# üõ† Tool Installation & Prerequisites

To utilize the designs in this repository, you will need the following tools organized by design stage.

### 1Ô∏è‚É£ IC Design Environment (Docker)

We use the **IIC-OSIC-TOOLS** Docker container for schematic capture and circuit simulation. This environment comes pre-configured with:
- **[Xschem](https://xschem.sourceforge.io/):** Schematic capture
- **[ngspice](https://ngspice.sourceforge.io/):** Circuit simulator
- **[IHP SG13G2 PDK](https://github.com/IHP-GmbH/IHP-Open-PDK):** 130nm Open Source Process Design Kit

üëâ **[Install the IIC-OSIC-TOOLS Docker Environment](https://github.com/iic-jku/IIC-OSIC-TOOLS)** *Follow the official instructions to install Docker and set up the container.*

### 2Ô∏è‚É£ Behavioral Modeling (Local Install)

The system-level modeling requires MATLAB/Simulink and the Delta-Sigma Toolbox.
- **[MATLAB & Simulink](https://www.mathworks.com/help/install/ug/install-products-with-internet-connection.html):** Follow the official guide to install products with an internet connection.
- **[Delta-Sigma Toolbox](https://www.mathworks.com/matlabcentral/fileexchange/19-delta-sigma-toolbox?s_tid=srchtitle):** Download and install this toolbox to run the noise shaping and SNR estimation scripts.

### 3Ô∏è‚É£ Sizing & Analysis (Local Install)

To view and run the transistor sizing notebooks (`.ipynb` files) located in `3_real_circuits/sizing/`, you will need a local installation of:
- **[Python 3.8+](https://www.python.org/)** 
- **[Jupyter Notebook](https://jupyter.org/)** (all included in docker-image of IIC-OSIC-TOOLS)

# üß† What this project demonstrates

This project connects **Œ£Œî signal-processing theory** to **transistor-level analog design** using a completely open-source workflow:

-   **[MATLAB / Simulink](https://de.mathworks.com/help/install/ug/install-products-with-internet-connection.html)** ‚Üí Behavioral modeling and noise shaping analysis
-   [**Xschem**](https://xschem.sourceforge.io/) **+ [ngspice](https://ngspice.sourceforge.io/)** ‚Üí Circuit simulation
-   [**gm/ID methodology**](https://github.com/bmurmann/Book-on-gm-ID-design) ‚Üí Transistor sizing (via [`pygmid`](https://github.com/dreoilin/pygmid))
-   [**SG13G2 PDK**](https://github.com/IHP-GmbH/IHP-Open-PDK) ‚Üí Real 130nm BiCMOS devices


# üóÇ Repository Structure

``` text
drms-elie3/
‚îú‚îÄ‚îÄ 1_behavioural_model/   ‚Üí MATLAB/Simulink Œ£Œî models
‚îú‚îÄ‚îÄ 2_ideal_circuits/      ‚Üí Ideal SC circuit simulations
‚îú‚îÄ‚îÄ 3_real_circuits/       ‚Üí Transistor-level schematics
‚îÇ   ‚îî‚îÄ‚îÄ sizing/            ‚Üí gm/ID notebooks (Jupyter/Python)
‚îú‚îÄ‚îÄ 4_layout/              ‚Üí (Planned) Layout using KLayout
‚îú‚îÄ‚îÄ 5_report/              ‚Üí Quarto report source
‚îî‚îÄ‚îÄ README.md
```

# üî¨ Design Flow & Completed Work

## 1Ô∏è‚É£ Behavioral Modeling

This section contains the system-level reference designs used to validate noise shaping, estimate SNR, and verify architecture stability before circuit implementation.

**Completed Designs:**

-   **1st-Order Œ£Œî ADC:** Run `dsm_l1_plot` to simulate the first-order system.

-   **2nd-Order Œ£Œî ADC:** Run `dsm_l2_plot` to simulate the second-order system.

To run these models:

```         
cd 1_behavioural_model 
# Open MATLAB/Octave and run the scripts above
```

## 2Ô∏è‚É£ Ideal Circuit Flow

This stage implements the modulator using ideal switched-capacitor (SC) components to bridge the gap between mathematical models and transistor circuits.

### üöÄ Simulation & Analysis Workflow

To analyze these circuits, you must first run the circuit simulation in Xschem to generate raw data, then use the provided MATLAB scripts for signal processing (Transient and FFT analysis).

**Step 1: Generate Simulation Data**
1. Open the desired schematic in **Xschem**:
   ```
   cd 2_ideal_circuits
   xschem first_order_delta_sigma_adc_single_ended.sch &
   # OR
   xschem second_order_delta_sigma_adc_single_ended.sch &
   ```
2. Click **Netlist** and then **Simulate**.
3. This process generates a `.txt` data file within the `2_ideal_circuits/simulations/` folder.

**Step 2: Post-Processing with MATLAB** Once the simulation is complete and the `.txt` file exists, run the corresponding MATLAB scripts to visualize the results:

| Modulator Order | Analysis Type       | MATLAB Script                         |
|-----------------|--------------------|---------------------------------------|
| 1st-Order       | Transient Analysis | first_order_dsm_plot_transient.m      |
| 1st-Order       | FFT Analysis       | first_order_dsm_fft.m                 |
| 2nd-Order       | Transient Analysis | second_order_dsm_plot_transient.m     |
| 2nd-Order       | FFT Analysis       | second_order_dsm_fft.m                |

## 3Ô∏è‚É£ Transistor-Level Work

This section covers the implementation of real circuit blocks using the IHP SG13G2 PDK.

**Completed Designs:**

-   **Folded Cascode OTA:** Fully sized and tested.

-   **Testbench:** `ota_folded_cascoded_tb.sch` (Includes transient and AC analysis with ideal CMFB).

-   **Sizing Script:** Jupyter notebook using [`pygmid`](https://github.com/dreoilin/pygmid) for transistor sizing located in `3_real_circuits/sizing/sizing_ota_sizing_gmid_sg13hv_folded.ipynb`

Run the testbench using **Xschem**:

```         
cd 3_real_circuits
xschem ota_folded_cascoded_tb.sch &
```

# üìö References

include a html version of your (bib-file)[5_report/references.bib] with this tool:
https://github.com/JianCheng/bibtex2html.py
