/home/bit/code/cadence courses labs/SystemVerilog Accelerated Verification using UVM/lab01_data/tb /home/bit/code/cadence courses labs/SystemVerilog Accelerated Verification using UVM/lab01_data/tb