Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 13:48:19 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 120 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.868        0.000                      0                 3243        0.042        0.000                      0                 3243        3.225        0.000                       0                  1331  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.868        0.000                      0                 3243        0.042        0.000                      0                 3243        3.225        0.000                       0                  1331  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_3/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.102ns (26.806%)  route 3.009ns (73.194%))
  Logic Levels:           10  (CARRY8=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    cond_stored5/clk
    SLICE_X45Y102        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored5/out_reg[0]/Q
                         net (fo=7, routed)           0.456     0.589    fsm8/cond_stored5_out
    SLICE_X47Y106        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.669 r  fsm8/out[3]_i_7__1/O
                         net (fo=3, routed)           0.378     1.047    fsm8/out_reg[0]_2
    SLICE_X47Y105        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.146 r  fsm8/out[1]_i_3__2/O
                         net (fo=6, routed)           0.202     1.348    fsm7/out_reg[0]_2
    SLICE_X48Y103        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     1.553 r  fsm7/out[31]_i_3__0/O
                         net (fo=98, routed)          0.916     2.469    bin_read0_0/out[31]_i_12__0
    SLICE_X41Y90         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.509 r  bin_read0_0/out[7]_i_28/O
                         net (fo=1, routed)           0.509     3.018    w_3/out_reg[7]_i_2_0
    SLICE_X45Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.197 r  w_3/out[7]_i_12/O
                         net (fo=1, routed)           0.017     3.214    fsm3/S[6]
    SLICE_X45Y78         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.364 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.392    fsm3/out_reg[7]_i_2_n_1
    SLICE_X45Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.415 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.443    fsm3/out_reg[15]_i_2_n_1
    SLICE_X45Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.466 r  fsm3/out_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.494    fsm3/out_reg[23]_i_2_n_1
    SLICE_X45Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.603 r  fsm3/out_reg[31]_i_4/O[4]
                         net (fo=4, routed)           0.388     3.991    w_3/out[28]
    SLICE_X46Y83         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     4.089 r  w_3/out[28]_i_1__3/O
                         net (fo=1, routed)           0.059     4.148    w_3/w_3_in[28]
    SLICE_X46Y83         FDRE                                         r  w_3/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.024     7.024    w_3/clk
    SLICE_X46Y83         FDRE                                         r  w_3/out_reg[28]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X46Y83         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    w_3/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.102ns (27.183%)  route 2.952ns (72.817%))
  Logic Levels:           10  (CARRY8=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    cond_stored5/clk
    SLICE_X45Y102        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored5/out_reg[0]/Q
                         net (fo=7, routed)           0.456     0.589    fsm8/cond_stored5_out
    SLICE_X47Y106        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.669 r  fsm8/out[3]_i_7__1/O
                         net (fo=3, routed)           0.378     1.047    fsm8/out_reg[0]_2
    SLICE_X47Y105        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.146 r  fsm8/out[1]_i_3__2/O
                         net (fo=6, routed)           0.202     1.348    fsm7/out_reg[0]_2
    SLICE_X48Y103        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     1.553 r  fsm7/out[31]_i_3__0/O
                         net (fo=98, routed)          0.916     2.469    bin_read0_0/out[31]_i_12__0
    SLICE_X41Y90         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.509 r  bin_read0_0/out[7]_i_28/O
                         net (fo=1, routed)           0.509     3.018    w_3/out_reg[7]_i_2_0
    SLICE_X45Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.197 r  w_3/out[7]_i_12/O
                         net (fo=1, routed)           0.017     3.214    fsm3/S[6]
    SLICE_X45Y78         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.364 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.392    fsm3/out_reg[7]_i_2_n_1
    SLICE_X45Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.415 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.443    fsm3/out_reg[15]_i_2_n_1
    SLICE_X45Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.466 r  fsm3/out_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.494    fsm3/out_reg[23]_i_2_n_1
    SLICE_X45Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.603 r  fsm3/out_reg[31]_i_4/O[4]
                         net (fo=4, routed)           0.330     3.933    fsm/out[28]
    SLICE_X46Y83         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.031 r  fsm/out[28]_i_1/O
                         net (fo=1, routed)           0.060     4.091    w_0/D[28]
    SLICE_X46Y83         FDRE                                         r  w_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.025     7.025    w_0/clk
    SLICE_X46Y83         FDRE                                         r  w_0/out_reg[28]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X46Y83         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    w_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_2/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.066ns (26.340%)  route 2.981ns (73.660%))
  Logic Levels:           10  (CARRY8=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    cond_stored5/clk
    SLICE_X45Y102        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored5/out_reg[0]/Q
                         net (fo=7, routed)           0.456     0.589    fsm8/cond_stored5_out
    SLICE_X47Y106        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.669 r  fsm8/out[3]_i_7__1/O
                         net (fo=3, routed)           0.378     1.047    fsm8/out_reg[0]_2
    SLICE_X47Y105        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.146 r  fsm8/out[1]_i_3__2/O
                         net (fo=6, routed)           0.202     1.348    fsm7/out_reg[0]_2
    SLICE_X48Y103        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     1.553 r  fsm7/out[31]_i_3__0/O
                         net (fo=98, routed)          0.916     2.469    bin_read0_0/out[31]_i_12__0
    SLICE_X41Y90         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.509 r  bin_read0_0/out[7]_i_28/O
                         net (fo=1, routed)           0.509     3.018    w_3/out_reg[7]_i_2_0
    SLICE_X45Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.197 r  w_3/out[7]_i_12/O
                         net (fo=1, routed)           0.017     3.214    fsm3/S[6]
    SLICE_X45Y78         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.364 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.392    fsm3/out_reg[7]_i_2_n_1
    SLICE_X45Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.415 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.443    fsm3/out_reg[15]_i_2_n_1
    SLICE_X45Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.466 r  fsm3/out_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.494    fsm3/out_reg[23]_i_2_n_1
    SLICE_X45Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.603 r  fsm3/out_reg[31]_i_4/O[4]
                         net (fo=4, routed)           0.337     3.940    w_2/out[28]
    SLICE_X45Y83         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     4.002 r  w_2/out[28]_i_1__2/O
                         net (fo=1, routed)           0.082     4.084    w_2/w_2_in[28]
    SLICE_X45Y83         FDRE                                         r  w_2/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.026     7.026    w_2/clk
    SLICE_X45Y83         FDRE                                         r  w_2/out_reg[28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y83         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    w_2/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.156ns (28.586%)  route 2.888ns (71.414%))
  Logic Levels:           10  (CARRY8=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    cond_stored5/clk
    SLICE_X45Y102        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored5/out_reg[0]/Q
                         net (fo=7, routed)           0.456     0.589    fsm8/cond_stored5_out
    SLICE_X47Y106        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.669 r  fsm8/out[3]_i_7__1/O
                         net (fo=3, routed)           0.378     1.047    fsm8/out_reg[0]_2
    SLICE_X47Y105        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.146 r  fsm8/out[1]_i_3__2/O
                         net (fo=6, routed)           0.202     1.348    fsm7/out_reg[0]_2
    SLICE_X48Y103        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     1.553 r  fsm7/out[31]_i_3__0/O
                         net (fo=98, routed)          0.916     2.469    bin_read0_0/out[31]_i_12__0
    SLICE_X41Y90         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.509 r  bin_read0_0/out[7]_i_28/O
                         net (fo=1, routed)           0.509     3.018    w_3/out_reg[7]_i_2_0
    SLICE_X45Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.197 r  w_3/out[7]_i_12/O
                         net (fo=1, routed)           0.017     3.214    fsm3/S[6]
    SLICE_X45Y78         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.364 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.392    fsm3/out_reg[7]_i_2_n_1
    SLICE_X45Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.415 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.443    fsm3/out_reg[15]_i_2_n_1
    SLICE_X45Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.466 r  fsm3/out_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.494    fsm3/out_reg[23]_i_2_n_1
    SLICE_X45Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.639 r  fsm3/out_reg[31]_i_4/O[5]
                         net (fo=4, routed)           0.272     3.911    fsm/out[29]
    SLICE_X44Y83         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116     4.027 r  fsm/out[29]_i_1/O
                         net (fo=1, routed)           0.054     4.081    w_0/D[29]
    SLICE_X44Y83         FDRE                                         r  w_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.025     7.025    w_0/clk
    SLICE_X44Y83         FDRE                                         r  w_0/out_reg[29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X44Y83         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    w_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_3/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 1.057ns (26.163%)  route 2.983ns (73.837%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    cond_stored5/clk
    SLICE_X45Y102        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored5/out_reg[0]/Q
                         net (fo=7, routed)           0.456     0.589    fsm8/cond_stored5_out
    SLICE_X47Y106        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.669 r  fsm8/out[3]_i_7__1/O
                         net (fo=3, routed)           0.378     1.047    fsm8/out_reg[0]_2
    SLICE_X47Y105        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.146 r  fsm8/out[1]_i_3__2/O
                         net (fo=6, routed)           0.202     1.348    fsm7/out_reg[0]_2
    SLICE_X48Y103        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     1.553 r  fsm7/out[31]_i_3__0/O
                         net (fo=98, routed)          0.916     2.469    bin_read0_0/out[31]_i_12__0
    SLICE_X41Y90         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.509 r  bin_read0_0/out[7]_i_28/O
                         net (fo=1, routed)           0.509     3.018    w_3/out_reg[7]_i_2_0
    SLICE_X45Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.197 r  w_3/out[7]_i_12/O
                         net (fo=1, routed)           0.017     3.214    fsm3/S[6]
    SLICE_X45Y78         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.364 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.392    fsm3/out_reg[7]_i_2_n_1
    SLICE_X45Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.501 r  fsm3/out_reg[15]_i_2/O[4]
                         net (fo=4, routed)           0.419     3.920    w_3/out[12]
    SLICE_X47Y81         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.019 r  w_3/out[12]_i_1__3/O
                         net (fo=1, routed)           0.058     4.077    w_3/w_3_in[12]
    SLICE_X47Y81         FDRE                                         r  w_3/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.024     7.024    w_3/clk
    SLICE_X47Y81         FDRE                                         r  w_3/out_reg[12]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X47Y81         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    w_3/out_reg[12]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.176ns (29.116%)  route 2.863ns (70.884%))
  Logic Levels:           10  (CARRY8=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    cond_stored5/clk
    SLICE_X45Y102        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored5/out_reg[0]/Q
                         net (fo=7, routed)           0.456     0.589    fsm8/cond_stored5_out
    SLICE_X47Y106        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.669 r  fsm8/out[3]_i_7__1/O
                         net (fo=3, routed)           0.378     1.047    fsm8/out_reg[0]_2
    SLICE_X47Y105        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.146 r  fsm8/out[1]_i_3__2/O
                         net (fo=6, routed)           0.202     1.348    fsm7/out_reg[0]_2
    SLICE_X48Y103        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     1.553 r  fsm7/out[31]_i_3__0/O
                         net (fo=98, routed)          0.916     2.469    bin_read0_0/out[31]_i_12__0
    SLICE_X41Y90         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.509 r  bin_read0_0/out[7]_i_28/O
                         net (fo=1, routed)           0.509     3.018    w_3/out_reg[7]_i_2_0
    SLICE_X45Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.197 r  w_3/out[7]_i_12/O
                         net (fo=1, routed)           0.017     3.214    fsm3/S[6]
    SLICE_X45Y78         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.364 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.392    fsm3/out_reg[7]_i_2_n_1
    SLICE_X45Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.415 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.443    fsm3/out_reg[15]_i_2_n_1
    SLICE_X45Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.466 r  fsm3/out_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.494    fsm3/out_reg[23]_i_2_n_1
    SLICE_X45Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.598 r  fsm3/out_reg[31]_i_4/O[3]
                         net (fo=4, routed)           0.241     3.839    fsm/out[27]
    SLICE_X44Y83         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.016 r  fsm/out[27]_i_1/O
                         net (fo=1, routed)           0.060     4.076    w_0/D[27]
    SLICE_X44Y83         FDRE                                         r  w_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.025     7.025    w_0/clk
    SLICE_X44Y83         FDRE                                         r  w_0/out_reg[27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X44Y83         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    w_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.158ns (28.742%)  route 2.871ns (71.258%))
  Logic Levels:           10  (CARRY8=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    cond_stored5/clk
    SLICE_X45Y102        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored5/out_reg[0]/Q
                         net (fo=7, routed)           0.456     0.589    fsm8/cond_stored5_out
    SLICE_X47Y106        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.669 r  fsm8/out[3]_i_7__1/O
                         net (fo=3, routed)           0.378     1.047    fsm8/out_reg[0]_2
    SLICE_X47Y105        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.146 r  fsm8/out[1]_i_3__2/O
                         net (fo=6, routed)           0.202     1.348    fsm7/out_reg[0]_2
    SLICE_X48Y103        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     1.553 r  fsm7/out[31]_i_3__0/O
                         net (fo=98, routed)          0.916     2.469    bin_read0_0/out[31]_i_12__0
    SLICE_X41Y90         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.509 r  bin_read0_0/out[7]_i_28/O
                         net (fo=1, routed)           0.509     3.018    w_3/out_reg[7]_i_2_0
    SLICE_X45Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.197 r  w_3/out[7]_i_12/O
                         net (fo=1, routed)           0.017     3.214    fsm3/S[6]
    SLICE_X45Y78         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.364 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.392    fsm3/out_reg[7]_i_2_n_1
    SLICE_X45Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.415 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.443    fsm3/out_reg[15]_i_2_n_1
    SLICE_X45Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.466 r  fsm3/out_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.494    fsm3/out_reg[23]_i_2_n_1
    SLICE_X45Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.580 r  fsm3/out_reg[31]_i_4/O[2]
                         net (fo=4, routed)           0.249     3.829    fsm/out[26]
    SLICE_X44Y80         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.006 r  fsm/out[26]_i_1/O
                         net (fo=1, routed)           0.060     4.066    w_0/D[26]
    SLICE_X44Y80         FDRE                                         r  w_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.025     7.025    w_0/clk
    SLICE_X44Y80         FDRE                                         r  w_0/out_reg[26]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X44Y80         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    w_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.066    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.189ns (29.526%)  route 2.838ns (70.474%))
  Logic Levels:           10  (CARRY8=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    cond_stored5/clk
    SLICE_X45Y102        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored5/out_reg[0]/Q
                         net (fo=7, routed)           0.456     0.589    fsm8/cond_stored5_out
    SLICE_X47Y106        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.669 r  fsm8/out[3]_i_7__1/O
                         net (fo=3, routed)           0.378     1.047    fsm8/out_reg[0]_2
    SLICE_X47Y105        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.146 r  fsm8/out[1]_i_3__2/O
                         net (fo=6, routed)           0.202     1.348    fsm7/out_reg[0]_2
    SLICE_X48Y103        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     1.553 r  fsm7/out[31]_i_3__0/O
                         net (fo=98, routed)          0.916     2.469    bin_read0_0/out[31]_i_12__0
    SLICE_X41Y90         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.509 r  bin_read0_0/out[7]_i_28/O
                         net (fo=1, routed)           0.509     3.018    w_3/out_reg[7]_i_2_0
    SLICE_X45Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.197 r  w_3/out[7]_i_12/O
                         net (fo=1, routed)           0.017     3.214    fsm3/S[6]
    SLICE_X45Y78         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.364 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.392    fsm3/out_reg[7]_i_2_n_1
    SLICE_X45Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.415 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.443    fsm3/out_reg[15]_i_2_n_1
    SLICE_X45Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.466 r  fsm3/out_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.494    fsm3/out_reg[23]_i_2_n_1
    SLICE_X45Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.640 r  fsm3/out_reg[31]_i_4/O[7]
                         net (fo=4, routed)           0.222     3.862    fsm/out[31]
    SLICE_X46Y83         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     4.010 r  fsm/out[31]_i_1__3/O
                         net (fo=1, routed)           0.054     4.064    w_0/D[31]
    SLICE_X46Y83         FDRE                                         r  w_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.025     7.025    w_0/clk
    SLICE_X46Y83         FDRE                                         r  w_0/out_reg[31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X46Y83         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    w_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.064    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_3/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.105ns (27.515%)  route 2.911ns (72.485%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    cond_stored5/clk
    SLICE_X45Y102        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored5/out_reg[0]/Q
                         net (fo=7, routed)           0.456     0.589    fsm8/cond_stored5_out
    SLICE_X47Y106        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.669 r  fsm8/out[3]_i_7__1/O
                         net (fo=3, routed)           0.378     1.047    fsm8/out_reg[0]_2
    SLICE_X47Y105        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.146 r  fsm8/out[1]_i_3__2/O
                         net (fo=6, routed)           0.202     1.348    fsm7/out_reg[0]_2
    SLICE_X48Y103        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     1.553 r  fsm7/out[31]_i_3__0/O
                         net (fo=98, routed)          0.916     2.469    bin_read0_0/out[31]_i_12__0
    SLICE_X41Y90         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.509 r  bin_read0_0/out[7]_i_28/O
                         net (fo=1, routed)           0.509     3.018    w_3/out_reg[7]_i_2_0
    SLICE_X45Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.197 r  w_3/out[7]_i_12/O
                         net (fo=1, routed)           0.017     3.214    fsm3/S[6]
    SLICE_X45Y78         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.364 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.392    fsm3/out_reg[7]_i_2_n_1
    SLICE_X45Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.415 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.443    fsm3/out_reg[15]_i_2_n_1
    SLICE_X45Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.529 r  fsm3/out_reg[23]_i_2/O[2]
                         net (fo=4, routed)           0.319     3.848    w_3/out[18]
    SLICE_X47Y82         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     3.995 r  w_3/out[18]_i_1__3/O
                         net (fo=1, routed)           0.058     4.053    w_3/w_3_in[18]
    SLICE_X47Y82         FDRE                                         r  w_3/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.024     7.024    w_3/clk
    SLICE_X47Y82         FDRE                                         r  w_3/out_reg[18]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X47Y82         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    w_3/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_3/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.124ns (27.995%)  route 2.891ns (72.005%))
  Logic Levels:           10  (CARRY8=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    cond_stored5/clk
    SLICE_X45Y102        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored5/out_reg[0]/Q
                         net (fo=7, routed)           0.456     0.589    fsm8/cond_stored5_out
    SLICE_X47Y106        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.669 r  fsm8/out[3]_i_7__1/O
                         net (fo=3, routed)           0.378     1.047    fsm8/out_reg[0]_2
    SLICE_X47Y105        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.146 r  fsm8/out[1]_i_3__2/O
                         net (fo=6, routed)           0.202     1.348    fsm7/out_reg[0]_2
    SLICE_X48Y103        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     1.553 r  fsm7/out[31]_i_3__0/O
                         net (fo=98, routed)          0.916     2.469    bin_read0_0/out[31]_i_12__0
    SLICE_X41Y90         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.509 r  bin_read0_0/out[7]_i_28/O
                         net (fo=1, routed)           0.509     3.018    w_3/out_reg[7]_i_2_0
    SLICE_X45Y78         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.197 r  w_3/out[7]_i_12/O
                         net (fo=1, routed)           0.017     3.214    fsm3/S[6]
    SLICE_X45Y78         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.364 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.392    fsm3/out_reg[7]_i_2_n_1
    SLICE_X45Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.415 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.443    fsm3/out_reg[15]_i_2_n_1
    SLICE_X45Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.466 r  fsm3/out_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.494    fsm3/out_reg[23]_i_2_n_1
    SLICE_X45Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     3.623 r  fsm3/out_reg[31]_i_4/O[6]
                         net (fo=4, routed)           0.260     3.883    w_3/out[30]
    SLICE_X45Y83         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     3.983 r  w_3/out[30]_i_1__3/O
                         net (fo=1, routed)           0.069     4.052    w_3/w_3_in[30]
    SLICE_X45Y83         FDRE                                         r  w_3/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.026     7.026    w_3/clk
    SLICE_X45Y83         FDRE                                         r  w_3/out_reg[30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y83         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    w_3/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.052    
  -------------------------------------------------------------------
                         slack                                  2.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X44Y75         FDRE                                         r  div_pipe0/quotient_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[12]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[12]
    SLICE_X44Y75         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[12]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[12]_i_1_n_1
    SLICE_X44Y75         FDRE                                         r  div_pipe0/quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X44Y75         FDRE                                         r  div_pipe0/quotient_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y75         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X44Y75         FDRE                                         r  div_pipe0/quotient_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[25]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[25]
    SLICE_X44Y75         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[25]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[25]_i_1_n_1
    SLICE_X44Y75         FDRE                                         r  div_pipe0/quotient_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X44Y75         FDRE                                         r  div_pipe0/quotient_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y75         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X47Y107        FDRE                                         r  div_pipe1/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[13]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[13]
    SLICE_X47Y107        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe1/quotient[13]_i_1__0/O
                         net (fo=1, routed)           0.016     0.106    div_pipe1/quotient[13]_i_1__0_n_1
    SLICE_X47Y107        FDRE                                         r  div_pipe1/quotient_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X47Y107        FDRE                                         r  div_pipe1/quotient_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y107        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.040ns (41.237%)  route 0.057ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.013     0.013    div_pipe0/clk
    SLICE_X43Y78         FDRE                                         r  div_pipe0/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  div_pipe0/out_reg[28]/Q
                         net (fo=1, routed)           0.057     0.110    bin_read1_0/div_pipe0_out[28]
    SLICE_X44Y78         FDRE                                         r  bin_read1_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X44Y78         FDRE                                         r  bin_read1_0/out_reg[28]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y78         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X44Y75         FDRE                                         r  div_pipe0/quotient_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[22]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[22]
    SLICE_X44Y75         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[22]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[22]_i_1_n_1
    SLICE_X44Y75         FDRE                                         r  div_pipe0/quotient_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X44Y75         FDRE                                         r  div_pipe0/quotient_reg[22]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y75         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X47Y112        FDRE                                         r  div_pipe1/quotient_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[1]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe1/quotient[1]
    SLICE_X47Y112        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe1/quotient[1]_i_1__0/O
                         net (fo=1, routed)           0.016     0.108    div_pipe1/quotient[1]_i_1__0_n_1
    SLICE_X47Y112        FDRE                                         r  div_pipe1/quotient_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X47Y112        FDRE                                         r  div_pipe1/quotient_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y112        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X47Y113        FDRE                                         r  div_pipe1/quotient_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[20]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe1/quotient[20]
    SLICE_X47Y113        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe1/quotient[20]_i_1__0/O
                         net (fo=1, routed)           0.016     0.108    div_pipe1/quotient[20]_i_1__0_n_1
    SLICE_X47Y113        FDRE                                         r  div_pipe1/quotient_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X47Y113        FDRE                                         r  div_pipe1/quotient_reg[20]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y113        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X47Y107        FDRE                                         r  div_pipe1/quotient_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[27]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe1/quotient[27]
    SLICE_X47Y107        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe1/quotient[27]_i_1__0/O
                         net (fo=1, routed)           0.017     0.108    div_pipe1/quotient[27]_i_1__0_n_1
    SLICE_X47Y107        FDRE                                         r  div_pipe1/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X47Y107        FDRE                                         r  div_pipe1/quotient_reg[27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y107        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    par_done_reg/clk
    SLICE_X44Y99         FDRE                                         r  par_done_reg/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg/out_reg[0]/Q
                         net (fo=7, routed)           0.027     0.078    fsm/par_done_reg_out
    SLICE_X44Y99         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.092 r  fsm/out[0]_i_1__28/O
                         net (fo=1, routed)           0.016     0.108    par_done_reg/out_reg[0]_0
    SLICE_X44Y99         FDRE                                         r  par_done_reg/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    par_done_reg/clk
    SLICE_X44Y99         FDRE                                         r  par_done_reg/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y99         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    par_done_reg11/clk
    SLICE_X46Y99         FDRE                                         r  par_done_reg11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg11/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    par_done_reg11/par_done_reg11_out
    SLICE_X46Y99         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.091 r  par_done_reg11/out[0]_i_1__80/O
                         net (fo=1, routed)           0.017     0.108    par_reset5/out_reg[0]_2
    SLICE_X46Y99         FDRE                                         r  par_reset5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    par_reset5/clk
    SLICE_X46Y99         FDRE                                         r  par_reset5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X46Y99         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y36  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y38  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y29  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y31  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y36  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y38  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y39  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y40  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X43Y95   A_i_k_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X40Y91   A_i_k_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y95   A_i_k_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y91   A_i_k_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y92   A_i_k_0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y93   A_i_k_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y93   A_i_k_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y92   A_i_k_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y91   A_i_k_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y93   A_i_k_0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y92   A_i_k_0/out_reg[16]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y95   A_i_k_0/out_reg[17]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y95   A_i_k_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y95   A_i_k_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y91   A_i_k_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y91   A_i_k_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y92   A_i_k_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y92   A_i_k_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y93   A_i_k_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y93   A_i_k_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y93   A_i_k_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y93   A_i_k_0/out_reg[12]/C



