
Automated_Plant_Watering_System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001c8  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000360  08000368  00001368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000360  08000360  00001368  2**0
                  CONTENTS
  4 .ARM          00000000  08000360  08000360  00001368  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000360  08000368  00001368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000360  08000360  00001360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000364  08000364  00001364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000368  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000368  00002020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001368  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000511  00000000  00000000  00001398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000001e9  00000000  00000000  000018a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000078  00000000  00000000  00001a98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000004b  00000000  00000000  00001b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e90f  00000000  00000000  00001b5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000c7f  00000000  00000000  0001046a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005391c  00000000  00000000  000110e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00064a05  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000c8  00000000  00000000  00064a48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008a  00000000  00000000  00064b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000348 	.word	0x08000348

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000348 	.word	0x08000348

080001d8 <pb0_adc_init>:
#define ADC1SWSTART		(1U << 30)
#define ADC1EOC			(1U << 1)
#define CR2ADON			(1U << 0)


void pb0_adc_init(){
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
	/* Configure the ADC GPIO pin (PB0 --> GPIOB) */
	RCC->AHB1ENR |= GPIOBEN;
 80001dc:	4b15      	ldr	r3, [pc, #84]	@ (8000234 <pb0_adc_init+0x5c>)
 80001de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001e0:	4a14      	ldr	r2, [pc, #80]	@ (8000234 <pb0_adc_init+0x5c>)
 80001e2:	f043 0302 	orr.w	r3, r3, #2
 80001e6:	6313      	str	r3, [r2, #48]	@ 0x30

	/* Configure pin PB0
	 * Analog mode is (MSB) 11 (LSB)
	 * PB0 is bits 0 and 1 in the mode register
	*/
	GPIOB->MODER |= (1U << 0);
 80001e8:	4b13      	ldr	r3, [pc, #76]	@ (8000238 <pb0_adc_init+0x60>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a12      	ldr	r2, [pc, #72]	@ (8000238 <pb0_adc_init+0x60>)
 80001ee:	f043 0301 	orr.w	r3, r3, #1
 80001f2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1U << 1);
 80001f4:	4b10      	ldr	r3, [pc, #64]	@ (8000238 <pb0_adc_init+0x60>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	4a0f      	ldr	r2, [pc, #60]	@ (8000238 <pb0_adc_init+0x60>)
 80001fa:	f043 0302 	orr.w	r3, r3, #2
 80001fe:	6013      	str	r3, [r2, #0]

	/* Now, we enable clock access the ADC module */
	RCC->APB2ENR |= ADC1EN;
 8000200:	4b0c      	ldr	r3, [pc, #48]	@ (8000234 <pb0_adc_init+0x5c>)
 8000202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000204:	4a0b      	ldr	r2, [pc, #44]	@ (8000234 <pb0_adc_init+0x5c>)
 8000206:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800020a:	6453      	str	r3, [r2, #68]	@ 0x44

	/* In SQR3, we assign sequence positions for our channels
	 * PB0 corresponds to ADC1 Channel 8
	 * We've created a symbolic name, now we can assign that to SQR3
	*/
	ADC1->SQR3 |= SQR3CHAN8;
 800020c:	4b0b      	ldr	r3, [pc, #44]	@ (800023c <pb0_adc_init+0x64>)
 800020e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000210:	4a0a      	ldr	r2, [pc, #40]	@ (800023c <pb0_adc_init+0x64>)
 8000212:	f043 0308 	orr.w	r3, r3, #8
 8000216:	6353      	str	r3, [r2, #52]	@ 0x34

	/* Now, we need to configure SQR1's L field, where we set the total number of conversions in the sequence */
	/* since it is 0-indexed, and we are doing 1 conversion, the value we set is 1-1 = 0. For ex: 6 conversions --> 6-1 = 5 */
	/* We can just set this whole thing to 0 */
	ADC1->SQR1 = 0x00;
 8000218:	4b08      	ldr	r3, [pc, #32]	@ (800023c <pb0_adc_init+0x64>)
 800021a:	2200      	movs	r2, #0
 800021c:	62da      	str	r2, [r3, #44]	@ 0x2c

	/* Finally, we enable the ADC conversion through the control regsiter */
	ADC1->CR2 |= CR2ADON;
 800021e:	4b07      	ldr	r3, [pc, #28]	@ (800023c <pb0_adc_init+0x64>)
 8000220:	689b      	ldr	r3, [r3, #8]
 8000222:	4a06      	ldr	r2, [pc, #24]	@ (800023c <pb0_adc_init+0x64>)
 8000224:	f043 0301 	orr.w	r3, r3, #1
 8000228:	6093      	str	r3, [r2, #8]

}
 800022a:	bf00      	nop
 800022c:	46bd      	mov	sp, r7
 800022e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000232:	4770      	bx	lr
 8000234:	40023800 	.word	0x40023800
 8000238:	40020400 	.word	0x40020400
 800023c:	40012000 	.word	0x40012000

08000240 <start_conversion>:

void start_conversion(void){
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
	/* Set bit 1 (continuous conversion bit) in ADC Control Register 2 */
	ADC1->CR2 |= CONTCONV;
 8000244:	4b08      	ldr	r3, [pc, #32]	@ (8000268 <start_conversion+0x28>)
 8000246:	689b      	ldr	r3, [r3, #8]
 8000248:	4a07      	ldr	r2, [pc, #28]	@ (8000268 <start_conversion+0x28>)
 800024a:	f043 0302 	orr.w	r3, r3, #2
 800024e:	6093      	str	r3, [r2, #8]

	/* Begin the ADC conversion using the SWSTART bit */
	ADC1->CR2 |= ADC1SWSTART;
 8000250:	4b05      	ldr	r3, [pc, #20]	@ (8000268 <start_conversion+0x28>)
 8000252:	689b      	ldr	r3, [r3, #8]
 8000254:	4a04      	ldr	r2, [pc, #16]	@ (8000268 <start_conversion+0x28>)
 8000256:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800025a:	6093      	str	r3, [r2, #8]
}
 800025c:	bf00      	nop
 800025e:	46bd      	mov	sp, r7
 8000260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000264:	4770      	bx	lr
 8000266:	bf00      	nop
 8000268:	40012000 	.word	0x40012000

0800026c <adc_read>:

/* This function returns uint32_t (returns the value in the ADC1 DR) */
uint32_t adc_read(void){
 800026c:	b480      	push	{r7}
 800026e:	af00      	add	r7, sp, #0
	/* Wait for EOC (end of conversion flag) to be set in ADC1 Status Register */
	while(!(ADC1->SR & ADC1EOC)){
 8000270:	bf00      	nop
 8000272:	4b06      	ldr	r3, [pc, #24]	@ (800028c <adc_read+0x20>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	f003 0302 	and.w	r3, r3, #2
 800027a:	2b00      	cmp	r3, #0
 800027c:	d0f9      	beq.n	8000272 <adc_read+0x6>
		/* Wait */
	}
	return (ADC1->DR);
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <adc_read+0x20>)
 8000280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8000282:	4618      	mov	r0, r3
 8000284:	46bd      	mov	sp, r7
 8000286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028a:	4770      	bx	lr
 800028c:	40012000 	.word	0x40012000

08000290 <main>:
#include "uart.h"
#include "adc.h"

uint32_t sensor_value;

int main(void){
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
	pb0_adc_init();
 8000294:	f7ff ffa0 	bl	80001d8 <pb0_adc_init>

	start_conversion(); //this has now been removed outside the loop, since we have cont. conversion enabled.
 8000298:	f7ff ffd2 	bl	8000240 <start_conversion>

	while(1){
		sensor_value = adc_read();
 800029c:	f7ff ffe6 	bl	800026c <adc_read>
 80002a0:	4603      	mov	r3, r0
 80002a2:	4a01      	ldr	r2, [pc, #4]	@ (80002a8 <main+0x18>)
 80002a4:	6013      	str	r3, [r2, #0]
 80002a6:	e7f9      	b.n	800029c <main+0xc>
 80002a8:	2000001c 	.word	0x2000001c

080002ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002ac:	480d      	ldr	r0, [pc, #52]	@ (80002e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002ae:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002b0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002b4:	480c      	ldr	r0, [pc, #48]	@ (80002e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80002b6:	490d      	ldr	r1, [pc, #52]	@ (80002ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80002b8:	4a0d      	ldr	r2, [pc, #52]	@ (80002f0 <LoopForever+0xe>)
  movs r3, #0
 80002ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002bc:	e002      	b.n	80002c4 <LoopCopyDataInit>

080002be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002c2:	3304      	adds	r3, #4

080002c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002c8:	d3f9      	bcc.n	80002be <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002ca:	4a0a      	ldr	r2, [pc, #40]	@ (80002f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002cc:	4c0a      	ldr	r4, [pc, #40]	@ (80002f8 <LoopForever+0x16>)
  movs r3, #0
 80002ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002d0:	e001      	b.n	80002d6 <LoopFillZerobss>

080002d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002d4:	3204      	adds	r2, #4

080002d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002d8:	d3fb      	bcc.n	80002d2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002da:	f000 f811 	bl	8000300 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002de:	f7ff ffd7 	bl	8000290 <main>

080002e2 <LoopForever>:

LoopForever:
  b LoopForever
 80002e2:	e7fe      	b.n	80002e2 <LoopForever>
  ldr   r0, =_estack
 80002e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002ec:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002f0:	08000368 	.word	0x08000368
  ldr r2, =_sbss
 80002f4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002f8:	20000020 	.word	0x20000020

080002fc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002fc:	e7fe      	b.n	80002fc <ADC_IRQHandler>
	...

08000300 <__libc_init_array>:
 8000300:	b570      	push	{r4, r5, r6, lr}
 8000302:	4d0d      	ldr	r5, [pc, #52]	@ (8000338 <__libc_init_array+0x38>)
 8000304:	4c0d      	ldr	r4, [pc, #52]	@ (800033c <__libc_init_array+0x3c>)
 8000306:	1b64      	subs	r4, r4, r5
 8000308:	10a4      	asrs	r4, r4, #2
 800030a:	2600      	movs	r6, #0
 800030c:	42a6      	cmp	r6, r4
 800030e:	d109      	bne.n	8000324 <__libc_init_array+0x24>
 8000310:	4d0b      	ldr	r5, [pc, #44]	@ (8000340 <__libc_init_array+0x40>)
 8000312:	4c0c      	ldr	r4, [pc, #48]	@ (8000344 <__libc_init_array+0x44>)
 8000314:	f000 f818 	bl	8000348 <_init>
 8000318:	1b64      	subs	r4, r4, r5
 800031a:	10a4      	asrs	r4, r4, #2
 800031c:	2600      	movs	r6, #0
 800031e:	42a6      	cmp	r6, r4
 8000320:	d105      	bne.n	800032e <__libc_init_array+0x2e>
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f855 3b04 	ldr.w	r3, [r5], #4
 8000328:	4798      	blx	r3
 800032a:	3601      	adds	r6, #1
 800032c:	e7ee      	b.n	800030c <__libc_init_array+0xc>
 800032e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000332:	4798      	blx	r3
 8000334:	3601      	adds	r6, #1
 8000336:	e7f2      	b.n	800031e <__libc_init_array+0x1e>
 8000338:	08000360 	.word	0x08000360
 800033c:	08000360 	.word	0x08000360
 8000340:	08000360 	.word	0x08000360
 8000344:	08000364 	.word	0x08000364

08000348 <_init>:
 8000348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800034a:	bf00      	nop
 800034c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800034e:	bc08      	pop	{r3}
 8000350:	469e      	mov	lr, r3
 8000352:	4770      	bx	lr

08000354 <_fini>:
 8000354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000356:	bf00      	nop
 8000358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800035a:	bc08      	pop	{r3}
 800035c:	469e      	mov	lr, r3
 800035e:	4770      	bx	lr
