# do tp_rom_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /usr/share/quartus/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/matt/Documents/TN/CSsP/TPs/tp_rom/single_port_ram_async.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:39 on Oct 02,2024
# vcom -reportprogress 300 -93 -work work /home/matt/Documents/TN/CSsP/TPs/tp_rom/single_port_ram_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_port_ram_async
# -- Compiling architecture rtl of single_port_ram_async
# End time: 15:55:40 on Oct 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/matt/Documents/TN/CSsP/TPs/tp_rom/tb_ram.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:40 on Oct 02,2024
# vcom -reportprogress 300 -93 -work work /home/matt/Documents/TN/CSsP/TPs/tp_rom/tb_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ram
# -- Compiling architecture behav of tb_ram
# ** Error: /home/matt/Documents/TN/CSsP/TPs/tp_rom/tb_ram.vhd(56): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/matt/Documents/TN/CSsP/TPs/tp_rom/tb_ram.vhd(56): Integer literal 1 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Note: /home/matt/Documents/TN/CSsP/TPs/tp_rom/tb_ram.vhd(87): VHDL Compiler exiting
# End time: 15:55:40 on Oct 02,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /usr/share/quartus/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tp_rom_run_msim_rtl_vhdl.do line 10
# /usr/share/quartus/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/matt/Documents/TN/CSsP/TPs/tp_rom/tb_ram.vhd}"
do tp_rom_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/matt/Documents/TN/CSsP/TPs/tp_rom/single_port_ram_async.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:56 on Oct 02,2024
# vcom -reportprogress 300 -93 -work work /home/matt/Documents/TN/CSsP/TPs/tp_rom/single_port_ram_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_port_ram_async
# -- Compiling architecture rtl of single_port_ram_async
# End time: 15:55:56 on Oct 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/matt/Documents/TN/CSsP/TPs/tp_rom/tb_ram.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:56 on Oct 02,2024
# vcom -reportprogress 300 -93 -work work /home/matt/Documents/TN/CSsP/TPs/tp_rom/tb_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ram
# -- Compiling architecture behav of tb_ram
# End time: 15:55:56 on Oct 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  tb_ram
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" tb_ram 
# Start time: 15:55:56 on Oct 02,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_ram(behav)
# Loading work.single_port_ram_async(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do tp_rom_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/matt/Documents/TN/CSsP/TPs/tp_rom/single_port_ram_async.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:42 on Oct 02,2024
# vcom -reportprogress 300 -93 -work work /home/matt/Documents/TN/CSsP/TPs/tp_rom/single_port_ram_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_port_ram_async
# -- Compiling architecture rtl of single_port_ram_async
# End time: 16:26:42 on Oct 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/matt/Documents/TN/CSsP/TPs/tp_rom/tb_ram.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:42 on Oct 02,2024
# vcom -reportprogress 300 -93 -work work /home/matt/Documents/TN/CSsP/TPs/tp_rom/tb_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ram
# -- Compiling architecture behav of tb_ram
# End time: 16:26:42 on Oct 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  tb_ram
# End time: 16:26:42 on Oct 02,2024, Elapsed time: 0:30:46
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" tb_ram 
# Start time: 16:26:42 on Oct 02,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_ram(behav)
# Loading work.single_port_ram_async(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
