Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id 8FB8E1EA077
	for <lists+linux-kernel@lfdr.de>; Mon,  1 Jun 2020 11:02:45 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726060AbgFAJCi (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Mon, 1 Jun 2020 05:02:38 -0400
Received: from mail-oi1-f195.google.com ([209.85.167.195]:34446 "EHLO
        mail-oi1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725290AbgFAJCh (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 1 Jun 2020 05:02:37 -0400
Received: by mail-oi1-f195.google.com with SMTP id w4so8347967oia.1;
        Mon, 01 Jun 2020 02:02:37 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:mime-version:references:in-reply-to:from:date
         :message-id:subject:to:cc;
        bh=z/bNJNBHF8IjjkmU6XGiZSc7rv3HEoB1mgTHpLfx6og=;
        b=nNY+N4QXrtuuwqJ6+FB2Q/BEhHxdNMtFvcS1QgndV84DaUr4tbNp32Cj3PISJV3T4a
         6gYiHhVyTikhmT3Ho/OGOU59ee7oEFx7OucHXTbh5p8g+jlLpgk9/nogWMgLZijdAtNM
         WR2hyNihmKVISjDgSRGWkz7nQFtZY5Ez0VM2axPSlBSS69K4Uj6k3Zw5+/qhi5IfpVTc
         RQfGSgqnDESh8J1E3OPkckSN1DRTzsAQG/RprmyOG2QzJUgOASlwIYcYFZMnMWdD6Rs2
         iNzcTUUW4AdlnexSc1DqB3TzFurkL04S34TC55tIA2X97YRlpWCu/7n7TnKn5cqjCGN2
         n2Hw==
X-Gm-Message-State: AOAM530jcoVH2SJou5NAtXav2aGAET03Vm/TVu2StftOigcaBrP6R05Y
        mTj4jdkRWfpA+hiLjU9d8rEPJKU73WP2S07sM9bsQw==
X-Google-Smtp-Source: ABdhPJz0kdE1WqnTrkvV++7ORevQBwoV3rC+5LCS0SvUlYl4aS3e41qNfS3kezoLT7Svq7orrQ7NB0t74IpmPYe08hc=
X-Received: by 2002:a05:6808:1:: with SMTP id u1mr13542206oic.54.1591002156799;
 Mon, 01 Jun 2020 02:02:36 -0700 (PDT)
MIME-Version: 1.0
References: <20200529174540.4189874-1-glaubitz@physik.fu-berlin.de>
 <20200529174540.4189874-2-glaubitz@physik.fu-berlin.de> <CAMuHMdWG1wudoBP0EK8FiEj1BMEoL3r5oqJMUEbt2rqRU2gQpw@mail.gmail.com>
 <ba354e30-82ab-68c2-0771-2489463c9279@physik.fu-berlin.de>
 <2ad089c1-75cf-0986-c40f-c7f3f8fd6ead@physik.fu-berlin.de>
 <CAMuHMdXzje-qFH=pGoouSuXTZYf4NvnzbaYxTm_boMek-DbWMg@mail.gmail.com> <20200601030300.GT1079@brightrain.aerifal.cx>
In-Reply-To: <20200601030300.GT1079@brightrain.aerifal.cx>
From:   Geert Uytterhoeven <geert@linux-m68k.org>
Date:   Mon, 1 Jun 2020 11:02:25 +0200
Message-ID: <CAMuHMdUmpLRyYTPO8LPtOyYtraQ77XZqYy9=8cUiWphmpvczmg@mail.gmail.com>
Subject: Re: [PATCH] sh: Implement __get_user_u64() required for 64-bit get_user()
To:     Rich Felker <dalias@libc.org>
Cc:     John Paul Adrian Glaubitz <glaubitz@physik.fu-berlin.de>,
        Linux-sh list <linux-sh@vger.kernel.org>,
        Yoshinori Sato <ysato@users.sourceforge.jp>,
        Michael Karcher <kernel@mkarcher.dialup.fu-berlin.de>,
        Linux Kernel Mailing List <linux-kernel@vger.kernel.org>
Content-Type: text/plain; charset="UTF-8"
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Rich,

On Mon, Jun 1, 2020 at 5:03 AM Rich Felker <dalias@libc.org> wrote:
> On Sun, May 31, 2020 at 12:43:11PM +0200, Geert Uytterhoeven wrote:
> > On Sun, May 31, 2020 at 11:59 AM John Paul Adrian Glaubitz
> > <glaubitz@physik.fu-berlin.de> wrote:
> > > On 5/31/20 11:54 AM, John Paul Adrian Glaubitz wrote:
> > > > On 5/31/20 11:52 AM, Geert Uytterhoeven wrote:
> > > >> As this is the 64-bit variant, I think this single move should be
> > > >> replaced by a double move:
> > > >>
> > > >>        "mov  #0,%R1\n\t" \
> > > >>        "mov  #0,%S1\n\t" \
> > > >>
> > > >> Same for the big endian version below.
> > > >>
> > > >> Disclaimer: uncompiled, untested, no SH assembler expert.
> > > >
> > > > Right, this makes sense. I'll send a new patch shortly.
> > >
> > > Hmm, this change is not the case for __put_user_asm() vs. __put_user_u64().
> > > But I have to admit, I don't know what the part below "3:\n\t" is for.
> >
> > It's part of the exception handling, in case the passed (userspace) pointer
> > points to an inaccessible address, and triggers an exception.
> >
> > For an invalid store, nothing is done, besides returning -EFAULT.
> > Hence there's no "mov #0, %1\n\t" in the put_user case.
> > For an invalid load, the data is replaced by zero, and -EFAULT is returned.
> >
> > > +__asm__ __volatile__( \
> > > +       "1:\n\t" \
> > > +       "mov.l  %2,%R1\n\t" \
> > > +       "mov.l  %T2,%S1\n\t" \
> > > +       "2:\n" \
> >
> > (reordering the two sections for easier explanation)
> >
> > > +       ".section       __ex_table,\"a\"\n\t" \
> > > +       ".long  1b, 3b\n\t" \
> >
> > In case an exception happens for the instruction at 1b, jump to 3b.
> >
> > Note that the m68k version has two entries here: one for each half of
> > the 64-bit access[*].
> > I don't know if that is really needed (and thus SH needs it, too), or if
> > the exception code handles subsequent instructions automatically.
>
> Can I propose a different solution? For archs where there isn't
> actually any 64-bit load or store instruction, does it make sense to
> be writing asm just to do two 32-bit loads/stores, especially when
> this code is not in a hot path?
>
> What about just having the 64-bit versions call the corresponding
> 32-bit version twice? (Ideally this would even be arch-generic and
> could replace the m68k asm.) It would return EFAULT if either of the
> 32-bit calls did.

Yes, that's an option, too.

Gr{oetje,eeting}s,

                        Geert

-- 
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org

In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
                                -- Linus Torvalds
