LOADMEM
zero r0 # 0 instruction that is actually used as immediate...
CHECKMEM
r0: 0
r1: 0
r2: 0
r3: 0
r4: 0
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
pc: 1
LOADMEM
lw r5 r0 5 # 1 test lw
CHECKMEM
r0: 0
r1: 0
r2: 0
r3: 0
r4: 0
r5: 10
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
pc: 2
LOADMEM
eq r2 r5 r5 # 2 test eq
CHECKMEM
r0: 0
r1: 0
r2: 1
r3: 0
r4: 0
r5: 10
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
pc: 3
LOADMEM
eq r5 r0 r2 # 3 test eq
CHECKMEM
r0: 0
r1: 0
r2: 1
r3: 0
r4: 0
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
pc: 4
DATAMEM # 4
10 # 5
END

LOADMEM
zero r0 # 0 instruction that is actually used as immediate...
CHECKMEM
r0: 0
r1: 0
r2: 0
r3: 0
r4: 0
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
pc: 1
LOADMEM
lw r5 r0 5 # 1 test lw
CHECKMEM
r0: 0
r1: 0
r2: 0
r3: 0
r4: 0
r5: 10
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
pc: 2
LOADMEM
neq r2 r0 r5 # 2 test neq
CHECKMEM
r0: 0
r1: 0
r2: 1
r3: 0
r4: 0
r5: 10
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
pc: 3
LOADMEM
neq r5 r2 r2 # 3 test neq
CHECKMEM
r0: 0
r1: 0
r2: 1
r3: 0
r4: 0
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
pc: 4
DATAMEM # 4
10 # 5
END
