#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '+vcs+loopreport' '+v2k' '+vc' '-Mupdate' '-line' '-full64' 'sys_defs.vh' 'verilog/alu.v' 'verilog/archMap.v' 'verilog/BPredictor.v' 'verilog/branch_recovery_controller.v' 'verilog/BTB.v' 'verilog/dcache_controller_simpler.v' 'verilog/Dirp.v' 'verilog/D_stage.v' 'verilog/eight_stage_mult.v' 'verilog/freeList.v' 'verilog/icache_controller.v' 'verilog/id.v' 'verilog/if_FB.v' 'verilog/I_stage.v' 'verilog/mapTable.v' 'verilog/Pipeline.v' 'verilog/pre_decoder.v' 'verilog/RAS.v' 'verilog/regfile.v' 'verilog/rob.v' 'verilog/rs.v' 'verilog/selector.v' 'verilog/simLSQ.v' 'verilog/X_C_Buffer.v' 'verilog/X_stage.v' 'verilog/dcache/dcachemem_oneway.v' 'verilog/icache/icachemem.v' 'testbench/mem.v' 'testbench/testbench.v' 'testbench/pipe_print.c' '-o' 'simv' 2>&1
