# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_flipflopt.all_19a04691ebde4105e54fcdf8e6a8d80b3a1b8fe6/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_flipflopt(tb) -L vunit_lib -L lib -g/tb_flipflopt/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_flipflopt.all_19a04691ebde4105e54fcdf8e6a8d80b3a1b8fe6/,tb path : /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 14:30:41 on Mar 30,2022
# ** Warning: Design size of 21401 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Error: Falha em teste: 1
#    Time: 300 ps  Iteration: 0  Process: /tb_flipflopt/main File: /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/D-LogicaSequencial/testes/tb_FlipFlopT.vhd
# Break in Process main at /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/D-LogicaSequencial/testes/tb_FlipFlopT.vhd line 46
# Stopped at /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/D-LogicaSequencial/testes/tb_FlipFlopT.vhd line 46
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/D-LogicaSequencial/testes/tb_FlipFlopT.vhd 46 return [address 0xf6d677d7] Process main
# 
# 
# Surrounding code from 'see' command
#   41 :     assert(q = '0' and notq = '1')  report "Falha em teste: 0" severity error;
#   42 : 
#   43 :   -- Teste 1
#   44 :     t <= '1';
#   45 :   wait until clk'event and clk='1';
# ->46 :     assert(q = '1' and notq = '0')  report "Falha em teste: 1" severity error;
#   47 : 
#   48 :   -- Teste 2
#   49 :     t <= '1';
#   50 :   wait until clk'event and clk='1';
# 
# End time: 14:30:41 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
