Running: D:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/mgala/Documents/Xilinx Projects/LAB01/LAB01_TB_LED5_isim_beh.exe -prj C:/Users/mgala/Documents/Xilinx Projects/LAB01/LAB01_TB_LED5_beh.prj work.LAB01_TB_LED5 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/mgala/Documents/Xilinx Projects/LAB01/LAB01.vhd" into library work
Parsing VHDL file "C:/Users/mgala/Documents/Xilinx Projects/LAB01/LAB01_TB_LED5.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity LAB01 [lab01_default]
Compiling architecture behavior of entity lab01_tb_led5
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/mgala/Documents/Xilinx Projects/LAB01/LAB01_TB_LED5_isim_beh.exe
Fuse Memory Usage: 29924 KB
Fuse CPU Usage: 328 ms
