{
  "family": "MIMXRT1011",
  "architecture": "arm-cortex-m7",
  "vendor": "nxp.com",
  "mcus": {
    "MIMXRT1011": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "AIPSTZ1": {
          "instances": [
            {
              "name": "AIPSTZ1",
              "base": "0x4007C000"
            }
          ],
          "registers": {
            "MPR": {
              "offset": "0x00",
              "size": 32,
              "description": "Master Priviledge Registers"
            },
            "OPACR": {
              "offset": "0x40",
              "size": 32,
              "description": "Off-Platform Peripheral Access Control Registers"
            },
            "OPACR1": {
              "offset": "0x44",
              "size": 32,
              "description": "Off-Platform Peripheral Access Control Registers"
            },
            "OPACR2": {
              "offset": "0x48",
              "size": 32,
              "description": "Off-Platform Peripheral Access Control Registers"
            },
            "OPACR3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Off-Platform Peripheral Access Control Registers"
            },
            "OPACR4": {
              "offset": "0x50",
              "size": 32,
              "description": "Off-Platform Peripheral Access Control Registers"
            }
          },
          "bits": {
            "MPR": {
              "MPROT5": {
                "bit": 8,
                "description": "Master 5 Priviledge, Buffer, Read, Write Control.",
                "width": 4
              },
              "MPROT3": {
                "bit": 16,
                "description": "Master 3 Priviledge, Buffer, Read, Write Control.",
                "width": 4
              },
              "MPROT2": {
                "bit": 20,
                "description": "Master 2 Priviledge, Buffer, Read, Write Control",
                "width": 4
              },
              "MPROT1": {
                "bit": 24,
                "description": "Master 1 Priviledge, Buffer, Read, Write Control",
                "width": 4
              },
              "MPROT0": {
                "bit": 28,
                "description": "Master 0 Priviledge, Buffer, Read, Write Control",
                "width": 4
              }
            },
            "OPACR": {
              "OPAC7": {
                "bit": 0,
                "description": "Off-platform Peripheral Access Control 7",
                "width": 4
              },
              "OPAC6": {
                "bit": 4,
                "description": "Off-platform Peripheral Access Control 6",
                "width": 4
              },
              "OPAC5": {
                "bit": 8,
                "description": "Off-platform Peripheral Access Control 5",
                "width": 4
              },
              "OPAC4": {
                "bit": 12,
                "description": "Off-platform Peripheral Access Control 4",
                "width": 4
              },
              "OPAC3": {
                "bit": 16,
                "description": "Off-platform Peripheral Access Control 3",
                "width": 4
              },
              "OPAC2": {
                "bit": 20,
                "description": "Off-platform Peripheral Access Control 2",
                "width": 4
              },
              "OPAC1": {
                "bit": 24,
                "description": "Off-platform Peripheral Access Control 1",
                "width": 4
              },
              "OPAC0": {
                "bit": 28,
                "description": "Off-platform Peripheral Access Control 0",
                "width": 4
              }
            },
            "OPACR1": {
              "OPAC15": {
                "bit": 0,
                "description": "Off-platform Peripheral Access Control 15",
                "width": 4
              },
              "OPAC14": {
                "bit": 4,
                "description": "Off-platform Peripheral Access Control 14",
                "width": 4
              },
              "OPAC13": {
                "bit": 8,
                "description": "Off-platform Peripheral Access Control 13",
                "width": 4
              },
              "OPAC12": {
                "bit": 12,
                "description": "Off-platform Peripheral Access Control 12",
                "width": 4
              },
              "OPAC11": {
                "bit": 16,
                "description": "Off-platform Peripheral Access Control 11",
                "width": 4
              },
              "OPAC10": {
                "bit": 20,
                "description": "Off-platform Peripheral Access Control 10",
                "width": 4
              },
              "OPAC9": {
                "bit": 24,
                "description": "Off-platform Peripheral Access Control 9",
                "width": 4
              },
              "OPAC8": {
                "bit": 28,
                "description": "Off-platform Peripheral Access Control 8",
                "width": 4
              }
            },
            "OPACR2": {
              "OPAC23": {
                "bit": 0,
                "description": "Off-platform Peripheral Access Control 23",
                "width": 4
              },
              "OPAC22": {
                "bit": 4,
                "description": "Off-platform Peripheral Access Control 22",
                "width": 4
              },
              "OPAC21": {
                "bit": 8,
                "description": "Off-platform Peripheral Access Control 21",
                "width": 4
              },
              "OPAC20": {
                "bit": 12,
                "description": "Off-platform Peripheral Access Control 20",
                "width": 4
              },
              "OPAC19": {
                "bit": 16,
                "description": "Off-platform Peripheral Access Control 19",
                "width": 4
              },
              "OPAC18": {
                "bit": 20,
                "description": "Off-platform Peripheral Access Control 18",
                "width": 4
              },
              "OPAC17": {
                "bit": 24,
                "description": "Off-platform Peripheral Access Control 17",
                "width": 4
              },
              "OPAC16": {
                "bit": 28,
                "description": "Off-platform Peripheral Access Control 16",
                "width": 4
              }
            },
            "OPACR3": {
              "OPAC31": {
                "bit": 0,
                "description": "Off-platform Peripheral Access Control 31",
                "width": 4
              },
              "OPAC30": {
                "bit": 4,
                "description": "Off-platform Peripheral Access Control 30",
                "width": 4
              },
              "OPAC29": {
                "bit": 8,
                "description": "Off-platform Peripheral Access Control 29",
                "width": 4
              },
              "OPAC28": {
                "bit": 12,
                "description": "Off-platform Peripheral Access Control 28",
                "width": 4
              },
              "OPAC27": {
                "bit": 16,
                "description": "Off-platform Peripheral Access Control 27",
                "width": 4
              },
              "OPAC26": {
                "bit": 20,
                "description": "Off-platform Peripheral Access Control 26",
                "width": 4
              },
              "OPAC25": {
                "bit": 24,
                "description": "Off-platform Peripheral Access Control 25",
                "width": 4
              },
              "OPAC24": {
                "bit": 28,
                "description": "Off-platform Peripheral Access Control 24",
                "width": 4
              }
            },
            "OPACR4": {
              "OPAC33": {
                "bit": 24,
                "description": "Off-platform Peripheral Access Control 33",
                "width": 4
              },
              "OPAC32": {
                "bit": 28,
                "description": "Off-platform Peripheral Access Control 32",
                "width": 4
              }
            }
          }
        },
        "AIPSTZ2": {
          "instances": [
            {
              "name": "AIPSTZ2",
              "base": "0x4017C000"
            }
          ],
          "registers": {}
        },
        "DCDC": {
          "instances": [
            {
              "name": "DCDC",
              "base": "0x40080000",
              "irq": 69
            }
          ],
          "registers": {
            "REG0": {
              "offset": "0x00",
              "size": 32,
              "description": "DCDC Register 0"
            },
            "REG1": {
              "offset": "0x04",
              "size": 32,
              "description": "DCDC Register 1"
            },
            "REG2": {
              "offset": "0x08",
              "size": 32,
              "description": "DCDC Register 2"
            },
            "REG3": {
              "offset": "0x0C",
              "size": 32,
              "description": "DCDC Register 3"
            }
          },
          "bits": {
            "REG0": {
              "PWD_ZCD": {
                "bit": 0,
                "description": "power down the zero cross detection function for discontinuous conductor mode"
              },
              "DISABLE_AUTO_CLK_SWITCH": {
                "bit": 1,
                "description": "Disable automatic clock switch from internal osc to xtal clock."
              },
              "SEL_CLK": {
                "bit": 2,
                "description": "select 24 MHz Crystal clock for DCDC, when dcdc_disable_auto_clk_switch is set."
              },
              "PWD_OSC_INT": {
                "bit": 3,
                "description": "Power down internal osc. Only set this bit, when 24 MHz crystal osc is available"
              },
              "PWD_CUR_SNS_CMP": {
                "bit": 4,
                "description": "The power down signal of the current detector."
              },
              "CUR_SNS_THRSH": {
                "bit": 5,
                "description": "Set the threshold of current detector, if the peak current of the inductor exceeds the threshold, the current detector will assert",
                "width": 3
              },
              "PWD_OVERCUR_DET": {
                "bit": 8,
                "description": "power down overcurrent detection comparator"
              },
              "OVERCUR_TRIG_ADJ": {
                "bit": 9,
                "description": "The threshold of over current detection in run mode and power save mode: run mode power save mode 0x0 1 A 0",
                "width": 2
              },
              "PWD_CMP_BATT_DET": {
                "bit": 11,
                "description": "set to \"1\" to power down the low voltage detection comparator"
              },
              "ADJ_POSLIMIT_BUCK": {
                "bit": 12,
                "description": "adjust value to poslimit_buck register",
                "width": 4
              },
              "EN_LP_OVERLOAD_SNS": {
                "bit": 16,
                "description": "enable the overload detection in power save mode, if current is larger than the overloading threshold (typical value is 50 mA), DCDC will switch to the run mode automatically"
              },
              "PWD_HIGH_VOLT_DET": {
                "bit": 17,
                "description": "power down overvoltage detection comparator"
              },
              "LP_OVERLOAD_THRSH": {
                "bit": 18,
                "description": "the threshold of the counting number of charging times during the period that lp_overload_freq_sel sets in power save mode",
                "width": 2
              },
              "LP_OVERLOAD_FREQ_SEL": {
                "bit": 20,
                "description": "the period of counting the charging times in power save mode 0: eight 32k cycle 1: sixteen 32k cycle"
              },
              "LP_HIGH_HYS": {
                "bit": 21,
                "description": "Adjust hysteretic value in low power from 12.5mV to 25mV"
              },
              "PWD_CMP_OFFSET": {
                "bit": 26,
                "description": "power down output range comparator"
              },
              "XTALOK_DISABLE": {
                "bit": 27,
                "description": "1'b1: Disable xtalok detection circuit 1'b0: Enable xtalok detection circuit"
              },
              "CURRENT_ALERT_RESET": {
                "bit": 28,
                "description": "reset current alert signal"
              },
              "XTAL_24M_OK": {
                "bit": 29,
                "description": "set to 1 to switch internal ring osc to xtal 24M"
              },
              "STS_DC_OK": {
                "bit": 31,
                "description": "Status register to indicate DCDC status. 1'b1: DCDC already settled 1'b0: DCDC is settling"
              }
            },
            "REG1": {
              "REG_FBK_SEL": {
                "bit": 7,
                "description": "select the feedback point of the internal regulator",
                "width": 2
              },
              "REG_RLOAD_SW": {
                "bit": 9,
                "description": "control the load resistor of the internal regulator of DCDC, the load resistor is connected as default \"1\", and need set to \"0\" to disconnect the load resistor"
              },
              "LP_CMP_ISRC_SEL": {
                "bit": 12,
                "description": "set the current bias of low power comparator 0x0: 50 nA 0x1: 100 nA 0x2: 200 nA 0x3: 400 nA",
                "width": 2
              },
              "LOOPCTRL_HST_THRESH": {
                "bit": 21,
                "description": "increase the threshold detection for common mode analog comparator"
              },
              "LOOPCTRL_EN_HYST": {
                "bit": 23,
                "description": "Enable hysteresis in switching converter common mode analog comparators"
              },
              "VBG_TRIM": {
                "bit": 24,
                "description": "trim bandgap voltage",
                "width": 5
              }
            },
            "REG2": {
              "LOOPCTRL_DC_C": {
                "bit": 0,
                "description": "Ratio of integral control parameter to proportional control parameter in the switching DC-DC converter, and can be used to optimize efficiency and loop response",
                "width": 2
              },
              "LOOPCTRL_DC_R": {
                "bit": 2,
                "description": "Magnitude of proportional control parameter in the switching DC-DC converter control loop.",
                "width": 4
              },
              "LOOPCTRL_DC_FF": {
                "bit": 6,
                "description": "Two's complement feed forward step in duty cycle in the switching DC-DC converter",
                "width": 3
              },
              "LOOPCTRL_EN_RCSCALE": {
                "bit": 9,
                "description": "Enable analog circuit of DC-DC converter to respond faster under transient load conditions.",
                "width": 3
              },
              "LOOPCTRL_RCSCALE_THRSH": {
                "bit": 12,
                "description": "Increase the threshold detection for RC scale circuit."
              },
              "LOOPCTRL_HYST_SIGN": {
                "bit": 13,
                "description": "Invert the sign of the hysteresis in DC-DC analog comparators."
              },
              "BATTMONITOR_EN_BATADJ": {
                "bit": 15,
                "description": "This bit enables the DC-DC to improve efficiency and minimize ripple using the information from the BATT_VAL field"
              },
              "DISABLE_PULSE_SKIP": {
                "bit": 27,
                "description": "Set to \"0\" : stop charging if the duty cycle is lower than what set by dcdc_neglimit_in"
              },
              "DCM_SET_CTRL": {
                "bit": 28,
                "description": "Set high to improve the transition from heavy load to light load"
              }
            },
            "REG3": {
              "TRG": {
                "bit": 0,
                "description": "Target value of VDD_SOC, 25 mV each step 0x0: 0.8V 0xE: 1.15V 0x1F:1.575V",
                "width": 5
              },
              "TARGET_LP": {
                "bit": 8,
                "description": "Target value of standby (low power) mode 0x0: 0",
                "width": 3
              },
              "MINPWR_DC_HALFCLK": {
                "bit": 24,
                "description": "Set DCDC clock to half freqeuncy for continuous mode"
              },
              "MISC_DELAY_TIMING": {
                "bit": 27,
                "description": "Ajust delay to reduce ground noise"
              },
              "MISC_DISABLEFET_LOGIC": {
                "bit": 28,
                "description": "Reserved"
              },
              "DISABLE_STEP": {
                "bit": 30,
                "description": "Disable stepping for the output VDD_SOC of DCDC"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "PIT",
              "base": "0x40084000",
              "irq": 24
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "PIT Module Control Register"
            },
            "LTMR64H": {
              "offset": "0xE0",
              "size": 32,
              "description": "PIT Upper Lifetime Timer Register"
            },
            "LTMR64L": {
              "offset": "0xE4",
              "size": 32,
              "description": "PIT Lower Lifetime Timer Register"
            },
            "LDVAL": {
              "offset": "0x00",
              "size": 32,
              "description": "Timer Load Value Register"
            },
            "CVAL": {
              "offset": "0x04",
              "size": 32,
              "description": "Current Timer Value Register"
            },
            "TCTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer Control Register"
            },
            "TFLG": {
              "offset": "0x0C",
              "size": 32,
              "description": "Timer Flag Register"
            }
          },
          "bits": {
            "MCR": {
              "FRZ": {
                "bit": 0,
                "description": "Freeze"
              },
              "MDIS": {
                "bit": 1,
                "description": "Module Disable for PIT"
              }
            },
            "LTMR64H": {
              "LTH": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LTMR64L": {
              "LTL": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LDVAL": {
              "TSV": {
                "bit": 0,
                "description": "Timer Start Value",
                "width": 32
              }
            },
            "CVAL": {
              "TVL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL": {
              "TEN": {
                "bit": 0,
                "description": "Timer Enable"
              },
              "TIE": {
                "bit": 1,
                "description": "Timer Interrupt Enable"
              },
              "CHN": {
                "bit": 2,
                "description": "Chain Mode"
              }
            },
            "TFLG": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC_ETC",
              "base": "0x40088000",
              "irq": 75
            },
            {
              "name": "ADC1",
              "base": "0x400C4000",
              "irq": 67
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC_ETC Global Control Register"
            },
            "DONE0_1_IRQ": {
              "offset": "0x04",
              "size": 32,
              "description": "ETC DONE0 and DONE1 IRQ State Register"
            },
            "DONE2_ERR_IRQ": {
              "offset": "0x08",
              "size": 32,
              "description": "ETC DONE_2 and DONE_ERR IRQ State Register"
            },
            "DMA_CTRL": {
              "offset": "0x0C",
              "size": 32,
              "description": "ETC DMA control Register"
            },
            "TRIG0_CTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "ETC_TRIG Control Register"
            },
            "TRIG0_COUNTER": {
              "offset": "0x14",
              "size": 32,
              "description": "ETC_TRIG Counter Register"
            },
            "TRIG0_CHAIN_1_0": {
              "offset": "0x18",
              "size": 32,
              "description": "ETC_TRIG Chain 0/1 Register"
            },
            "TRIG0_CHAIN_3_2": {
              "offset": "0x1C",
              "size": 32,
              "description": "ETC_TRIG Chain 2/3 Register"
            },
            "TRIG0_CHAIN_5_4": {
              "offset": "0x20",
              "size": 32,
              "description": "ETC_TRIG Chain 4/5 Register"
            },
            "TRIG0_CHAIN_7_6": {
              "offset": "0x24",
              "size": 32,
              "description": "ETC_TRIG Chain 6/7 Register"
            },
            "TRIG0_RESULT_1_0": {
              "offset": "0x28",
              "size": 32,
              "description": "ETC_TRIG Result Data 1/0 Register"
            },
            "TRIG0_RESULT_3_2": {
              "offset": "0x2C",
              "size": 32,
              "description": "ETC_TRIG Result Data 3/2 Register"
            },
            "TRIG0_RESULT_5_4": {
              "offset": "0x30",
              "size": 32,
              "description": "ETC_TRIG Result Data 5/4 Register"
            },
            "TRIG0_RESULT_7_6": {
              "offset": "0x34",
              "size": 32,
              "description": "ETC_TRIG Result Data 7/6 Register"
            },
            "TRIG1_CTRL": {
              "offset": "0x38",
              "size": 32,
              "description": "ETC_TRIG Control Register"
            },
            "TRIG1_COUNTER": {
              "offset": "0x3C",
              "size": 32,
              "description": "ETC_TRIG Counter Register"
            },
            "TRIG1_CHAIN_1_0": {
              "offset": "0x40",
              "size": 32,
              "description": "ETC_TRIG Chain 0/1 Register"
            },
            "TRIG1_CHAIN_3_2": {
              "offset": "0x44",
              "size": 32,
              "description": "ETC_TRIG Chain 2/3 Register"
            },
            "TRIG1_CHAIN_5_4": {
              "offset": "0x48",
              "size": 32,
              "description": "ETC_TRIG Chain 4/5 Register"
            },
            "TRIG1_CHAIN_7_6": {
              "offset": "0x4C",
              "size": 32,
              "description": "ETC_TRIG Chain 6/7 Register"
            },
            "TRIG1_RESULT_1_0": {
              "offset": "0x50",
              "size": 32,
              "description": "ETC_TRIG Result Data 1/0 Register"
            },
            "TRIG1_RESULT_3_2": {
              "offset": "0x54",
              "size": 32,
              "description": "ETC_TRIG Result Data 3/2 Register"
            },
            "TRIG1_RESULT_5_4": {
              "offset": "0x58",
              "size": 32,
              "description": "ETC_TRIG Result Data 5/4 Register"
            },
            "TRIG1_RESULT_7_6": {
              "offset": "0x5C",
              "size": 32,
              "description": "ETC_TRIG Result Data 7/6 Register"
            },
            "TRIG2_CTRL": {
              "offset": "0x60",
              "size": 32,
              "description": "ETC_TRIG Control Register"
            },
            "TRIG2_COUNTER": {
              "offset": "0x64",
              "size": 32,
              "description": "ETC_TRIG Counter Register"
            },
            "TRIG2_CHAIN_1_0": {
              "offset": "0x68",
              "size": 32,
              "description": "ETC_TRIG Chain 0/1 Register"
            },
            "TRIG2_CHAIN_3_2": {
              "offset": "0x6C",
              "size": 32,
              "description": "ETC_TRIG Chain 2/3 Register"
            },
            "TRIG2_CHAIN_5_4": {
              "offset": "0x70",
              "size": 32,
              "description": "ETC_TRIG Chain 4/5 Register"
            },
            "TRIG2_CHAIN_7_6": {
              "offset": "0x74",
              "size": 32,
              "description": "ETC_TRIG Chain 6/7 Register"
            },
            "TRIG2_RESULT_1_0": {
              "offset": "0x78",
              "size": 32,
              "description": "ETC_TRIG Result Data 1/0 Register"
            },
            "TRIG2_RESULT_3_2": {
              "offset": "0x7C",
              "size": 32,
              "description": "ETC_TRIG Result Data 3/2 Register"
            },
            "TRIG2_RESULT_5_4": {
              "offset": "0x80",
              "size": 32,
              "description": "ETC_TRIG Result Data 5/4 Register"
            },
            "TRIG2_RESULT_7_6": {
              "offset": "0x84",
              "size": 32,
              "description": "ETC_TRIG Result Data 7/6 Register"
            },
            "TRIG3_CTRL": {
              "offset": "0x88",
              "size": 32,
              "description": "ETC_TRIG Control Register"
            },
            "TRIG3_COUNTER": {
              "offset": "0x8C",
              "size": 32,
              "description": "ETC_TRIG Counter Register"
            },
            "TRIG3_CHAIN_1_0": {
              "offset": "0x90",
              "size": 32,
              "description": "ETC_TRIG Chain 0/1 Register"
            },
            "TRIG3_CHAIN_3_2": {
              "offset": "0x94",
              "size": 32,
              "description": "ETC_TRIG Chain 2/3 Register"
            },
            "TRIG3_CHAIN_5_4": {
              "offset": "0x98",
              "size": 32,
              "description": "ETC_TRIG Chain 4/5 Register"
            },
            "TRIG3_CHAIN_7_6": {
              "offset": "0x9C",
              "size": 32,
              "description": "ETC_TRIG Chain 6/7 Register"
            },
            "TRIG3_RESULT_1_0": {
              "offset": "0xA0",
              "size": 32,
              "description": "ETC_TRIG Result Data 1/0 Register"
            },
            "TRIG3_RESULT_3_2": {
              "offset": "0xA4",
              "size": 32,
              "description": "ETC_TRIG Result Data 3/2 Register"
            },
            "TRIG3_RESULT_5_4": {
              "offset": "0xA8",
              "size": 32,
              "description": "ETC_TRIG Result Data 5/4 Register"
            },
            "TRIG3_RESULT_7_6": {
              "offset": "0xAC",
              "size": 32,
              "description": "ETC_TRIG Result Data 7/6 Register"
            }
          },
          "bits": {
            "CTRL": {
              "TRIG_ENABLE": {
                "bit": 0,
                "description": "TRIG enable register",
                "width": 8
              },
              "EXT0_TRIG_ENABLE": {
                "bit": 8,
                "description": "TSC0 TRIG enable register. 1'b1: enable external TSC0 trigger. 1'b0: disable external TSC0 trigger."
              },
              "EXT0_TRIG_PRIORITY": {
                "bit": 9,
                "description": "External TSC0 trigger priority, 7 is Highest, 0 is lowest .",
                "width": 3
              },
              "EXT1_TRIG_ENABLE": {
                "bit": 12,
                "description": "TSC1 TRIG enable register. 1'b1: enable external TSC1 trigger. 1'b0: disable external TSC1 trigger."
              },
              "EXT1_TRIG_PRIORITY": {
                "bit": 13,
                "description": "External TSC1 trigger priority, 7 is Highest, 0 is lowest .",
                "width": 3
              },
              "PRE_DIVIDER": {
                "bit": 16,
                "description": "Pre-divider for trig delay and interval .",
                "width": 8
              },
              "DMA_MODE_SEL": {
                "bit": 29,
                "description": "1'b0: Trig DMA_REQ with latched signal, REQ will be cleared when ACK and source request cleared"
              },
              "TSC_BYPASS": {
                "bit": 30,
                "description": "1'b1: TSC is bypassed to ADC2. 1'b0: TSC not bypassed. To use ADC2, this bit should be cleared."
              },
              "SOFTRST": {
                "bit": 31,
                "description": "Software reset, high active. When write 1 ,all logical will be reset."
              }
            },
            "DONE0_1_IRQ": {
              "TRIG0_DONE0": {
                "bit": 0,
                "description": "TRIG0 done0 interrupt detection"
              },
              "TRIG1_DONE0": {
                "bit": 1,
                "description": "TRIG1 done0 interrupt detection"
              },
              "TRIG2_DONE0": {
                "bit": 2,
                "description": "TRIG2 done0 interrupt detection"
              },
              "TRIG3_DONE0": {
                "bit": 3,
                "description": "TRIG3 done0 interrupt detection"
              },
              "TRIG4_DONE0": {
                "bit": 4,
                "description": "TRIG4 done0 interrupt detection"
              },
              "TRIG5_DONE0": {
                "bit": 5,
                "description": "TRIG5 done0 interrupt detection"
              },
              "TRIG6_DONE0": {
                "bit": 6,
                "description": "TRIG6 done0 interrupt detection"
              },
              "TRIG7_DONE0": {
                "bit": 7,
                "description": "TRIG7 done0 interrupt detection"
              },
              "TRIG0_DONE1": {
                "bit": 16,
                "description": "TRIG0 done1 interrupt detection"
              },
              "TRIG1_DONE1": {
                "bit": 17,
                "description": "TRIG1 done1 interrupt detection"
              },
              "TRIG2_DONE1": {
                "bit": 18,
                "description": "TRIG2 done1 interrupt detection"
              },
              "TRIG3_DONE1": {
                "bit": 19,
                "description": "TRIG3 done1 interrupt detection"
              },
              "TRIG4_DONE1": {
                "bit": 20,
                "description": "TRIG4 done1 interrupt detection"
              },
              "TRIG5_DONE1": {
                "bit": 21,
                "description": "TRIG5 done1 interrupt detection"
              },
              "TRIG6_DONE1": {
                "bit": 22,
                "description": "TRIG6 done1 interrupt detection"
              },
              "TRIG7_DONE1": {
                "bit": 23,
                "description": "TRIG7 done1 interrupt detection"
              }
            },
            "DONE2_ERR_IRQ": {
              "TRIG0_DONE2": {
                "bit": 0,
                "description": "TRIG0 done2 interrupt detection"
              },
              "TRIG1_DONE2": {
                "bit": 1,
                "description": "TRIG1 done2 interrupt detection"
              },
              "TRIG2_DONE2": {
                "bit": 2,
                "description": "TRIG2 done2 interrupt detection"
              },
              "TRIG3_DONE2": {
                "bit": 3,
                "description": "TRIG3 done2 interrupt detection"
              },
              "TRIG4_DONE2": {
                "bit": 4,
                "description": "TRIG4 done2 interrupt detection"
              },
              "TRIG5_DONE2": {
                "bit": 5,
                "description": "TRIG5 done2 interrupt detection"
              },
              "TRIG6_DONE2": {
                "bit": 6,
                "description": "TRIG6 done2 interrupt detection"
              },
              "TRIG7_DONE2": {
                "bit": 7,
                "description": "TRIG7 done2 interrupt detection"
              },
              "TRIG0_DONE3": {
                "bit": 8,
                "description": "TRIG0 done3 interrupt detection"
              },
              "TRIG1_DONE3": {
                "bit": 9,
                "description": "TRIG1 done3 interrupt detection"
              },
              "TRIG2_DONE3": {
                "bit": 10,
                "description": "TRIG2 done3 interrupt detection"
              },
              "TRIG3_DONE3": {
                "bit": 11,
                "description": "TRIG3 done3 interrupt detection"
              },
              "TRIG4_DONE3": {
                "bit": 12,
                "description": "TRIG4 done3 interrupt detection"
              },
              "TRIG5_DONE3": {
                "bit": 13,
                "description": "TRIG5 done3 interrupt detection"
              },
              "TRIG6_DONE3": {
                "bit": 14,
                "description": "TRIG6 done3 interrupt detection"
              },
              "TRIG7_DONE3": {
                "bit": 15,
                "description": "TRIG7 done3 interrupt detection"
              },
              "TRIG0_ERR": {
                "bit": 16,
                "description": "TRIG0 error interrupt detection"
              },
              "TRIG1_ERR": {
                "bit": 17,
                "description": "TRIG1 error interrupt detection"
              },
              "TRIG2_ERR": {
                "bit": 18,
                "description": "TRIG2 error interrupt detection"
              },
              "TRIG3_ERR": {
                "bit": 19,
                "description": "TRIG3 error interrupt detection"
              },
              "TRIG4_ERR": {
                "bit": 20,
                "description": "TRIG4 error interrupt detection"
              },
              "TRIG5_ERR": {
                "bit": 21,
                "description": "TRIG5 error interrupt detection"
              },
              "TRIG6_ERR": {
                "bit": 22,
                "description": "TRIG6 error interrupt detection"
              },
              "TRIG7_ERR": {
                "bit": 23,
                "description": "TRIG7 error interrupt detection"
              }
            },
            "DMA_CTRL": {
              "TRIG0_ENABLE": {
                "bit": 0,
                "description": "When TRIG0 done enable DMA request"
              },
              "TRIG1_ENABLE": {
                "bit": 1,
                "description": "When TRIG1 done enable DMA request"
              },
              "TRIG2_ENABLE": {
                "bit": 2,
                "description": "When TRIG2 done enable DMA request"
              },
              "TRIG3_ENABLE": {
                "bit": 3,
                "description": "When TRIG3 done enable DMA request"
              },
              "TRIG4_ENABLE": {
                "bit": 4,
                "description": "When TRIG4 done enable DMA request"
              },
              "TRIG5_ENABLE": {
                "bit": 5,
                "description": "When TRIG5 done enable DMA request"
              },
              "TRIG6_ENABLE": {
                "bit": 6,
                "description": "When TRIG6 done enable DMA request"
              },
              "TRIG7_ENABLE": {
                "bit": 7,
                "description": "When TRIG7 done enable DMA request"
              },
              "TRIG0_REQ": {
                "bit": 16,
                "description": "When TRIG0 done DMA request detection"
              },
              "TRIG1_REQ": {
                "bit": 17,
                "description": "When TRIG1 done DMA request detection"
              },
              "TRIG2_REQ": {
                "bit": 18,
                "description": "When TRIG2 done DMA request detection"
              },
              "TRIG3_REQ": {
                "bit": 19,
                "description": "When TRIG3 done DMA request detection"
              },
              "TRIG4_REQ": {
                "bit": 20,
                "description": "When TRIG4 done DMA request detection"
              },
              "TRIG5_REQ": {
                "bit": 21,
                "description": "When TRIG5 done DMA request detection"
              },
              "TRIG6_REQ": {
                "bit": 22,
                "description": "When TRIG6 done DMA request detection"
              },
              "TRIG7_REQ": {
                "bit": 23,
                "description": "When TRIG7 done DMA request detection"
              }
            },
            "TRIG0_CTRL": {
              "SW_TRIG": {
                "bit": 0,
                "description": "Software write 1 as the TRIGGER. This register is self-clearing."
              },
              "TRIG_MODE": {
                "bit": 4,
                "description": "TRIG mode register. 1'b0: hardware trigger. 1'b1: software trigger."
              },
              "TRIG_CHAIN": {
                "bit": 8,
                "description": "TRIG chain length to the ADC. 0: Trig length is 1; ... 7: Trig length is 8;",
                "width": 3
              },
              "TRIG_PRIORITY": {
                "bit": 12,
                "description": "External trigger priority, 7 is highest, 0 is lowest .",
                "width": 3
              },
              "SYNC_MODE": {
                "bit": 16,
                "description": "TRIG mode control . 1'b0: Disable sync mode; 1'b1: Enable sync mode"
              },
              "CHAINx_DONE": {
                "bit": 24,
                "description": "CHAINx done interrupt detection bit 0: CHAIN0 done interrupt bit 1: CHAIN1 done interrupt bit 2: CHAIN2 done interrupt bit 3: CHAIN3 done interrupt bit 4: CHAIN4 done interrupt bit 5: CHAIN5 done interrupt bit 6: CHAIN6 done interrupt bit 7: CHAIN7 done interrupt The done interrupts are cleared by writing a logic 1 to the bits",
                "width": 8
              }
            },
            "TRIG0_COUNTER": {
              "INIT_DELAY": {
                "bit": 0,
                "description": "TRIGGER initial delay counter",
                "width": 16
              },
              "SAMPLE_INTERVAL": {
                "bit": 16,
                "description": "TRIGGER sampling interval counter",
                "width": 16
              }
            },
            "TRIG0_CHAIN_1_0": {
              "CSEL0": {
                "bit": 0,
                "description": "CHAIN0 CSEL ADC channel selection",
                "width": 4
              },
              "HWTS0": {
                "bit": 4,
                "description": "CHAIN0 HWTS ADC hardware trigger selection. For more information, see the ADC chapter.",
                "width": 8
              },
              "B2B0": {
                "bit": 12,
                "description": "CHAIN0 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger"
              },
              "IE0": {
                "bit": 13,
                "description": "CHAIN0 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3",
                "width": 2
              },
              "IE0_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL1": {
                "bit": 16,
                "description": "CHAIN1 CSEL ADC channel selection",
                "width": 4
              },
              "HWTS1": {
                "bit": 20,
                "description": "CHAIN1 HWTS ADC hardware trigger selection. For more information, see the ADC chapter.",
                "width": 8
              },
              "B2B1": {
                "bit": 28,
                "description": "CHAIN1 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger"
              },
              "IE1": {
                "bit": 29,
                "description": "CHAIN1 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3",
                "width": 2
              },
              "IE1_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG0_CHAIN_3_2": {
              "CSEL2": {
                "bit": 0,
                "description": "CHAIN2 CSEL",
                "width": 4
              },
              "HWTS2": {
                "bit": 4,
                "description": "CHAIN2 HWTS",
                "width": 8
              },
              "B2B2": {
                "bit": 12,
                "description": "CHAIN2 B2B"
              },
              "IE2": {
                "bit": 13,
                "description": "CHAIN2 IE",
                "width": 2
              },
              "IE2_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL3": {
                "bit": 16,
                "description": "CHAIN3 CSEL",
                "width": 4
              },
              "HWTS3": {
                "bit": 20,
                "description": "CHAIN3 HWTS",
                "width": 8
              },
              "B2B3": {
                "bit": 28,
                "description": "CHAIN3 B2B"
              },
              "IE3": {
                "bit": 29,
                "description": "CHAIN3 IE",
                "width": 2
              },
              "IE3_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG0_CHAIN_5_4": {
              "CSEL4": {
                "bit": 0,
                "description": "CHAIN4 CSEL",
                "width": 4
              },
              "HWTS4": {
                "bit": 4,
                "description": "CHAIN4 HWTS",
                "width": 8
              },
              "B2B4": {
                "bit": 12,
                "description": "CHAIN4 B2B"
              },
              "IE4": {
                "bit": 13,
                "description": "CHAIN4 IE",
                "width": 2
              },
              "IE4_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL5": {
                "bit": 16,
                "description": "CHAIN5 CSEL",
                "width": 4
              },
              "HWTS5": {
                "bit": 20,
                "description": "CHAIN5 HWTS",
                "width": 8
              },
              "B2B5": {
                "bit": 28,
                "description": "CHAIN5 B2B"
              },
              "IE5": {
                "bit": 29,
                "description": "CHAIN5 IE",
                "width": 2
              },
              "IE5_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG0_CHAIN_7_6": {
              "CSEL6": {
                "bit": 0,
                "description": "CHAIN6 CSEL",
                "width": 4
              },
              "HWTS6": {
                "bit": 4,
                "description": "CHAIN6 HWTS",
                "width": 8
              },
              "B2B6": {
                "bit": 12,
                "description": "CHAIN6 B2B"
              },
              "IE6": {
                "bit": 13,
                "description": "CHAIN6 IE",
                "width": 2
              },
              "IE6_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL7": {
                "bit": 16,
                "description": "CHAIN7 CSEL",
                "width": 4
              },
              "HWTS7": {
                "bit": 20,
                "description": "CHAIN7 HWTS",
                "width": 8
              },
              "B2B7": {
                "bit": 28,
                "description": "CHAIN7 B2B"
              },
              "IE7": {
                "bit": 29,
                "description": "CHAIN7 IE",
                "width": 2
              },
              "IE7_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG0_RESULT_1_0": {
              "DATA0": {
                "bit": 0,
                "description": "Result DATA0",
                "width": 12
              },
              "DATA1": {
                "bit": 16,
                "description": "Result DATA1",
                "width": 12
              }
            },
            "TRIG0_RESULT_3_2": {
              "DATA2": {
                "bit": 0,
                "description": "Result DATA2",
                "width": 12
              },
              "DATA3": {
                "bit": 16,
                "description": "Result DATA3",
                "width": 12
              }
            },
            "TRIG0_RESULT_5_4": {
              "DATA4": {
                "bit": 0,
                "description": "Result DATA4",
                "width": 12
              },
              "DATA5": {
                "bit": 16,
                "description": "Result DATA5",
                "width": 12
              }
            },
            "TRIG0_RESULT_7_6": {
              "DATA6": {
                "bit": 0,
                "description": "Result DATA6",
                "width": 12
              },
              "DATA7": {
                "bit": 16,
                "description": "Result DATA7",
                "width": 12
              }
            },
            "TRIG1_CTRL": {
              "SW_TRIG": {
                "bit": 0,
                "description": "Software write 1 as the TRIGGER. This register is self-clearing."
              },
              "TRIG_MODE": {
                "bit": 4,
                "description": "TRIG mode register. 1'b0: hardware trigger. 1'b1: software trigger."
              },
              "TRIG_CHAIN": {
                "bit": 8,
                "description": "TRIG chain length to the ADC. 0: Trig length is 1; ... 7: Trig length is 8;",
                "width": 3
              },
              "TRIG_PRIORITY": {
                "bit": 12,
                "description": "External trigger priority, 7 is highest, 0 is lowest .",
                "width": 3
              },
              "SYNC_MODE": {
                "bit": 16,
                "description": "TRIG mode control . 1'b0: Disable sync mode; 1'b1: Enable sync mode"
              },
              "CHAINx_DONE": {
                "bit": 24,
                "description": "CHAINx done interrupt detection bit 0: CHAIN0 done interrupt bit 1: CHAIN1 done interrupt bit 2: CHAIN2 done interrupt bit 3: CHAIN3 done interrupt bit 4: CHAIN4 done interrupt bit 5: CHAIN5 done interrupt bit 6: CHAIN6 done interrupt bit 7: CHAIN7 done interrupt The done interrupts are cleared by writing a logic 1 to the bits",
                "width": 8
              }
            },
            "TRIG1_COUNTER": {
              "INIT_DELAY": {
                "bit": 0,
                "description": "TRIGGER initial delay counter",
                "width": 16
              },
              "SAMPLE_INTERVAL": {
                "bit": 16,
                "description": "TRIGGER sampling interval counter",
                "width": 16
              }
            },
            "TRIG1_CHAIN_1_0": {
              "CSEL0": {
                "bit": 0,
                "description": "CHAIN0 CSEL ADC channel selection",
                "width": 4
              },
              "HWTS0": {
                "bit": 4,
                "description": "CHAIN0 HWTS ADC hardware trigger selection. For more information, see the ADC chapter.",
                "width": 8
              },
              "B2B0": {
                "bit": 12,
                "description": "CHAIN0 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger"
              },
              "IE0": {
                "bit": 13,
                "description": "CHAIN0 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3",
                "width": 2
              },
              "IE0_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL1": {
                "bit": 16,
                "description": "CHAIN1 CSEL ADC channel selection",
                "width": 4
              },
              "HWTS1": {
                "bit": 20,
                "description": "CHAIN1 HWTS ADC hardware trigger selection. For more information, see the ADC chapter.",
                "width": 8
              },
              "B2B1": {
                "bit": 28,
                "description": "CHAIN1 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger"
              },
              "IE1": {
                "bit": 29,
                "description": "CHAIN1 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3",
                "width": 2
              },
              "IE1_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG1_CHAIN_3_2": {
              "CSEL2": {
                "bit": 0,
                "description": "CHAIN2 CSEL",
                "width": 4
              },
              "HWTS2": {
                "bit": 4,
                "description": "CHAIN2 HWTS",
                "width": 8
              },
              "B2B2": {
                "bit": 12,
                "description": "CHAIN2 B2B"
              },
              "IE2": {
                "bit": 13,
                "description": "CHAIN2 IE",
                "width": 2
              },
              "IE2_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL3": {
                "bit": 16,
                "description": "CHAIN3 CSEL",
                "width": 4
              },
              "HWTS3": {
                "bit": 20,
                "description": "CHAIN3 HWTS",
                "width": 8
              },
              "B2B3": {
                "bit": 28,
                "description": "CHAIN3 B2B"
              },
              "IE3": {
                "bit": 29,
                "description": "CHAIN3 IE",
                "width": 2
              },
              "IE3_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG1_CHAIN_5_4": {
              "CSEL4": {
                "bit": 0,
                "description": "CHAIN4 CSEL",
                "width": 4
              },
              "HWTS4": {
                "bit": 4,
                "description": "CHAIN4 HWTS",
                "width": 8
              },
              "B2B4": {
                "bit": 12,
                "description": "CHAIN4 B2B"
              },
              "IE4": {
                "bit": 13,
                "description": "CHAIN4 IE",
                "width": 2
              },
              "IE4_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL5": {
                "bit": 16,
                "description": "CHAIN5 CSEL",
                "width": 4
              },
              "HWTS5": {
                "bit": 20,
                "description": "CHAIN5 HWTS",
                "width": 8
              },
              "B2B5": {
                "bit": 28,
                "description": "CHAIN5 B2B"
              },
              "IE5": {
                "bit": 29,
                "description": "CHAIN5 IE",
                "width": 2
              },
              "IE5_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG1_CHAIN_7_6": {
              "CSEL6": {
                "bit": 0,
                "description": "CHAIN6 CSEL",
                "width": 4
              },
              "HWTS6": {
                "bit": 4,
                "description": "CHAIN6 HWTS",
                "width": 8
              },
              "B2B6": {
                "bit": 12,
                "description": "CHAIN6 B2B"
              },
              "IE6": {
                "bit": 13,
                "description": "CHAIN6 IE",
                "width": 2
              },
              "IE6_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL7": {
                "bit": 16,
                "description": "CHAIN7 CSEL",
                "width": 4
              },
              "HWTS7": {
                "bit": 20,
                "description": "CHAIN7 HWTS",
                "width": 8
              },
              "B2B7": {
                "bit": 28,
                "description": "CHAIN7 B2B"
              },
              "IE7": {
                "bit": 29,
                "description": "CHAIN7 IE",
                "width": 2
              },
              "IE7_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG1_RESULT_1_0": {
              "DATA0": {
                "bit": 0,
                "description": "Result DATA0",
                "width": 12
              },
              "DATA1": {
                "bit": 16,
                "description": "Result DATA1",
                "width": 12
              }
            },
            "TRIG1_RESULT_3_2": {
              "DATA2": {
                "bit": 0,
                "description": "Result DATA2",
                "width": 12
              },
              "DATA3": {
                "bit": 16,
                "description": "Result DATA3",
                "width": 12
              }
            },
            "TRIG1_RESULT_5_4": {
              "DATA4": {
                "bit": 0,
                "description": "Result DATA4",
                "width": 12
              },
              "DATA5": {
                "bit": 16,
                "description": "Result DATA5",
                "width": 12
              }
            },
            "TRIG1_RESULT_7_6": {
              "DATA6": {
                "bit": 0,
                "description": "Result DATA6",
                "width": 12
              },
              "DATA7": {
                "bit": 16,
                "description": "Result DATA7",
                "width": 12
              }
            },
            "TRIG2_CTRL": {
              "SW_TRIG": {
                "bit": 0,
                "description": "Software write 1 as the TRIGGER. This register is self-clearing."
              },
              "TRIG_MODE": {
                "bit": 4,
                "description": "TRIG mode register. 1'b0: hardware trigger. 1'b1: software trigger."
              },
              "TRIG_CHAIN": {
                "bit": 8,
                "description": "TRIG chain length to the ADC. 0: Trig length is 1; ... 7: Trig length is 8;",
                "width": 3
              },
              "TRIG_PRIORITY": {
                "bit": 12,
                "description": "External trigger priority, 7 is highest, 0 is lowest .",
                "width": 3
              },
              "SYNC_MODE": {
                "bit": 16,
                "description": "TRIG mode control . 1'b0: Disable sync mode; 1'b1: Enable sync mode"
              },
              "CHAINx_DONE": {
                "bit": 24,
                "description": "CHAINx done interrupt detection bit 0: CHAIN0 done interrupt bit 1: CHAIN1 done interrupt bit 2: CHAIN2 done interrupt bit 3: CHAIN3 done interrupt bit 4: CHAIN4 done interrupt bit 5: CHAIN5 done interrupt bit 6: CHAIN6 done interrupt bit 7: CHAIN7 done interrupt The done interrupts are cleared by writing a logic 1 to the bits",
                "width": 8
              }
            },
            "TRIG2_COUNTER": {
              "INIT_DELAY": {
                "bit": 0,
                "description": "TRIGGER initial delay counter",
                "width": 16
              },
              "SAMPLE_INTERVAL": {
                "bit": 16,
                "description": "TRIGGER sampling interval counter",
                "width": 16
              }
            },
            "TRIG2_CHAIN_1_0": {
              "CSEL0": {
                "bit": 0,
                "description": "CHAIN0 CSEL ADC channel selection",
                "width": 4
              },
              "HWTS0": {
                "bit": 4,
                "description": "CHAIN0 HWTS ADC hardware trigger selection. For more information, see the ADC chapter.",
                "width": 8
              },
              "B2B0": {
                "bit": 12,
                "description": "CHAIN0 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger"
              },
              "IE0": {
                "bit": 13,
                "description": "CHAIN0 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3",
                "width": 2
              },
              "IE0_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL1": {
                "bit": 16,
                "description": "CHAIN1 CSEL ADC channel selection",
                "width": 4
              },
              "HWTS1": {
                "bit": 20,
                "description": "CHAIN1 HWTS ADC hardware trigger selection. For more information, see the ADC chapter.",
                "width": 8
              },
              "B2B1": {
                "bit": 28,
                "description": "CHAIN1 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger"
              },
              "IE1": {
                "bit": 29,
                "description": "CHAIN1 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3",
                "width": 2
              },
              "IE1_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG2_CHAIN_3_2": {
              "CSEL2": {
                "bit": 0,
                "description": "CHAIN2 CSEL",
                "width": 4
              },
              "HWTS2": {
                "bit": 4,
                "description": "CHAIN2 HWTS",
                "width": 8
              },
              "B2B2": {
                "bit": 12,
                "description": "CHAIN2 B2B"
              },
              "IE2": {
                "bit": 13,
                "description": "CHAIN2 IE",
                "width": 2
              },
              "IE2_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL3": {
                "bit": 16,
                "description": "CHAIN3 CSEL",
                "width": 4
              },
              "HWTS3": {
                "bit": 20,
                "description": "CHAIN3 HWTS",
                "width": 8
              },
              "B2B3": {
                "bit": 28,
                "description": "CHAIN3 B2B"
              },
              "IE3": {
                "bit": 29,
                "description": "CHAIN3 IE",
                "width": 2
              },
              "IE3_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG2_CHAIN_5_4": {
              "CSEL4": {
                "bit": 0,
                "description": "CHAIN4 CSEL",
                "width": 4
              },
              "HWTS4": {
                "bit": 4,
                "description": "CHAIN4 HWTS",
                "width": 8
              },
              "B2B4": {
                "bit": 12,
                "description": "CHAIN4 B2B"
              },
              "IE4": {
                "bit": 13,
                "description": "CHAIN4 IE",
                "width": 2
              },
              "IE4_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL5": {
                "bit": 16,
                "description": "CHAIN5 CSEL",
                "width": 4
              },
              "HWTS5": {
                "bit": 20,
                "description": "CHAIN5 HWTS",
                "width": 8
              },
              "B2B5": {
                "bit": 28,
                "description": "CHAIN5 B2B"
              },
              "IE5": {
                "bit": 29,
                "description": "CHAIN5 IE",
                "width": 2
              },
              "IE5_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG2_CHAIN_7_6": {
              "CSEL6": {
                "bit": 0,
                "description": "CHAIN6 CSEL",
                "width": 4
              },
              "HWTS6": {
                "bit": 4,
                "description": "CHAIN6 HWTS",
                "width": 8
              },
              "B2B6": {
                "bit": 12,
                "description": "CHAIN6 B2B"
              },
              "IE6": {
                "bit": 13,
                "description": "CHAIN6 IE",
                "width": 2
              },
              "IE6_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL7": {
                "bit": 16,
                "description": "CHAIN7 CSEL",
                "width": 4
              },
              "HWTS7": {
                "bit": 20,
                "description": "CHAIN7 HWTS",
                "width": 8
              },
              "B2B7": {
                "bit": 28,
                "description": "CHAIN7 B2B"
              },
              "IE7": {
                "bit": 29,
                "description": "CHAIN7 IE",
                "width": 2
              },
              "IE7_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG2_RESULT_1_0": {
              "DATA0": {
                "bit": 0,
                "description": "Result DATA0",
                "width": 12
              },
              "DATA1": {
                "bit": 16,
                "description": "Result DATA1",
                "width": 12
              }
            },
            "TRIG2_RESULT_3_2": {
              "DATA2": {
                "bit": 0,
                "description": "Result DATA2",
                "width": 12
              },
              "DATA3": {
                "bit": 16,
                "description": "Result DATA3",
                "width": 12
              }
            },
            "TRIG2_RESULT_5_4": {
              "DATA4": {
                "bit": 0,
                "description": "Result DATA4",
                "width": 12
              },
              "DATA5": {
                "bit": 16,
                "description": "Result DATA5",
                "width": 12
              }
            },
            "TRIG2_RESULT_7_6": {
              "DATA6": {
                "bit": 0,
                "description": "Result DATA6",
                "width": 12
              },
              "DATA7": {
                "bit": 16,
                "description": "Result DATA7",
                "width": 12
              }
            },
            "TRIG3_CTRL": {
              "SW_TRIG": {
                "bit": 0,
                "description": "Software write 1 as the TRIGGER. This register is self-clearing."
              },
              "TRIG_MODE": {
                "bit": 4,
                "description": "TRIG mode register. 1'b0: hardware trigger. 1'b1: software trigger."
              },
              "TRIG_CHAIN": {
                "bit": 8,
                "description": "TRIG chain length to the ADC. 0: Trig length is 1; ... 7: Trig length is 8;",
                "width": 3
              },
              "TRIG_PRIORITY": {
                "bit": 12,
                "description": "External trigger priority, 7 is highest, 0 is lowest .",
                "width": 3
              },
              "SYNC_MODE": {
                "bit": 16,
                "description": "TRIG mode control . 1'b0: Disable sync mode; 1'b1: Enable sync mode"
              },
              "CHAINx_DONE": {
                "bit": 24,
                "description": "CHAINx done interrupt detection bit 0: CHAIN0 done interrupt bit 1: CHAIN1 done interrupt bit 2: CHAIN2 done interrupt bit 3: CHAIN3 done interrupt bit 4: CHAIN4 done interrupt bit 5: CHAIN5 done interrupt bit 6: CHAIN6 done interrupt bit 7: CHAIN7 done interrupt The done interrupts are cleared by writing a logic 1 to the bits",
                "width": 8
              }
            },
            "TRIG3_COUNTER": {
              "INIT_DELAY": {
                "bit": 0,
                "description": "TRIGGER initial delay counter",
                "width": 16
              },
              "SAMPLE_INTERVAL": {
                "bit": 16,
                "description": "TRIGGER sampling interval counter",
                "width": 16
              }
            },
            "TRIG3_CHAIN_1_0": {
              "CSEL0": {
                "bit": 0,
                "description": "CHAIN0 CSEL ADC channel selection",
                "width": 4
              },
              "HWTS0": {
                "bit": 4,
                "description": "CHAIN0 HWTS ADC hardware trigger selection. For more information, see the ADC chapter.",
                "width": 8
              },
              "B2B0": {
                "bit": 12,
                "description": "CHAIN0 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger"
              },
              "IE0": {
                "bit": 13,
                "description": "CHAIN0 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3",
                "width": 2
              },
              "IE0_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL1": {
                "bit": 16,
                "description": "CHAIN1 CSEL ADC channel selection",
                "width": 4
              },
              "HWTS1": {
                "bit": 20,
                "description": "CHAIN1 HWTS ADC hardware trigger selection. For more information, see the ADC chapter.",
                "width": 8
              },
              "B2B1": {
                "bit": 28,
                "description": "CHAIN1 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger"
              },
              "IE1": {
                "bit": 29,
                "description": "CHAIN1 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3",
                "width": 2
              },
              "IE1_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG3_CHAIN_3_2": {
              "CSEL2": {
                "bit": 0,
                "description": "CHAIN2 CSEL",
                "width": 4
              },
              "HWTS2": {
                "bit": 4,
                "description": "CHAIN2 HWTS",
                "width": 8
              },
              "B2B2": {
                "bit": 12,
                "description": "CHAIN2 B2B"
              },
              "IE2": {
                "bit": 13,
                "description": "CHAIN2 IE",
                "width": 2
              },
              "IE2_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL3": {
                "bit": 16,
                "description": "CHAIN3 CSEL",
                "width": 4
              },
              "HWTS3": {
                "bit": 20,
                "description": "CHAIN3 HWTS",
                "width": 8
              },
              "B2B3": {
                "bit": 28,
                "description": "CHAIN3 B2B"
              },
              "IE3": {
                "bit": 29,
                "description": "CHAIN3 IE",
                "width": 2
              },
              "IE3_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG3_CHAIN_5_4": {
              "CSEL4": {
                "bit": 0,
                "description": "CHAIN4 CSEL",
                "width": 4
              },
              "HWTS4": {
                "bit": 4,
                "description": "CHAIN4 HWTS",
                "width": 8
              },
              "B2B4": {
                "bit": 12,
                "description": "CHAIN4 B2B"
              },
              "IE4": {
                "bit": 13,
                "description": "CHAIN4 IE",
                "width": 2
              },
              "IE4_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL5": {
                "bit": 16,
                "description": "CHAIN5 CSEL",
                "width": 4
              },
              "HWTS5": {
                "bit": 20,
                "description": "CHAIN5 HWTS",
                "width": 8
              },
              "B2B5": {
                "bit": 28,
                "description": "CHAIN5 B2B"
              },
              "IE5": {
                "bit": 29,
                "description": "CHAIN5 IE",
                "width": 2
              },
              "IE5_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG3_CHAIN_7_6": {
              "CSEL6": {
                "bit": 0,
                "description": "CHAIN6 CSEL",
                "width": 4
              },
              "HWTS6": {
                "bit": 4,
                "description": "CHAIN6 HWTS",
                "width": 8
              },
              "B2B6": {
                "bit": 12,
                "description": "CHAIN6 B2B"
              },
              "IE6": {
                "bit": 13,
                "description": "CHAIN6 IE",
                "width": 2
              },
              "IE6_EN": {
                "bit": 15,
                "description": "IRQ enable"
              },
              "CSEL7": {
                "bit": 16,
                "description": "CHAIN7 CSEL",
                "width": 4
              },
              "HWTS7": {
                "bit": 20,
                "description": "CHAIN7 HWTS",
                "width": 8
              },
              "B2B7": {
                "bit": 28,
                "description": "CHAIN7 B2B"
              },
              "IE7": {
                "bit": 29,
                "description": "CHAIN7 IE",
                "width": 2
              },
              "IE7_EN": {
                "bit": 31,
                "description": "IRQ enable"
              }
            },
            "TRIG3_RESULT_1_0": {
              "DATA0": {
                "bit": 0,
                "description": "Result DATA0",
                "width": 12
              },
              "DATA1": {
                "bit": 16,
                "description": "Result DATA1",
                "width": 12
              }
            },
            "TRIG3_RESULT_3_2": {
              "DATA2": {
                "bit": 0,
                "description": "Result DATA2",
                "width": 12
              },
              "DATA3": {
                "bit": 16,
                "description": "Result DATA3",
                "width": 12
              }
            },
            "TRIG3_RESULT_5_4": {
              "DATA4": {
                "bit": 0,
                "description": "Result DATA4",
                "width": 12
              },
              "DATA5": {
                "bit": 16,
                "description": "Result DATA5",
                "width": 12
              }
            },
            "TRIG3_RESULT_7_6": {
              "DATA6": {
                "bit": 0,
                "description": "Result DATA6",
                "width": 12
              },
              "DATA7": {
                "bit": 16,
                "description": "Result DATA7",
                "width": 12
              }
            }
          }
        },
        "AOI": {
          "instances": [
            {
              "name": "AOI",
              "base": "0x40094000"
            }
          ],
          "registers": {
            "BFCRT01%s": {
              "offset": "0x00",
              "size": 16,
              "description": "Boolean Function Term 0 and 1 Configuration Register for EVENTn"
            },
            "BFCRT23%s": {
              "offset": "0x02",
              "size": 16,
              "description": "Boolean Function Term 2 and 3 Configuration Register for EVENTn"
            }
          },
          "bits": {
            "BFCRT01%s": {
              "PT1_DC": {
                "bit": 0,
                "description": "Product term 1, D input configuration",
                "width": 2
              },
              "PT1_CC": {
                "bit": 2,
                "description": "Product term 1, C input configuration",
                "width": 2
              },
              "PT1_BC": {
                "bit": 4,
                "description": "Product term 1, B input configuration",
                "width": 2
              },
              "PT1_AC": {
                "bit": 6,
                "description": "Product term 1, A input configuration",
                "width": 2
              },
              "PT0_DC": {
                "bit": 8,
                "description": "Product term 0, D input configuration",
                "width": 2
              },
              "PT0_CC": {
                "bit": 10,
                "description": "Product term 0, C input configuration",
                "width": 2
              },
              "PT0_BC": {
                "bit": 12,
                "description": "Product term 0, B input configuration",
                "width": 2
              },
              "PT0_AC": {
                "bit": 14,
                "description": "Product term 0, A input configuration",
                "width": 2
              }
            },
            "BFCRT23%s": {
              "PT3_DC": {
                "bit": 0,
                "description": "Product term 3, D input configuration",
                "width": 2
              },
              "PT3_CC": {
                "bit": 2,
                "description": "Product term 3, C input configuration",
                "width": 2
              },
              "PT3_BC": {
                "bit": 4,
                "description": "Product term 3, B input configuration",
                "width": 2
              },
              "PT3_AC": {
                "bit": 6,
                "description": "Product term 3, A input configuration",
                "width": 2
              },
              "PT2_DC": {
                "bit": 8,
                "description": "Product term 2, D input configuration",
                "width": 2
              },
              "PT2_CC": {
                "bit": 10,
                "description": "Product term 2, C input configuration",
                "width": 2
              },
              "PT2_BC": {
                "bit": 12,
                "description": "Product term 2, B input configuration",
                "width": 2
              },
              "PT2_AC": {
                "bit": 14,
                "description": "Product term 2, A input configuration",
                "width": 2
              }
            }
          }
        },
        "XBARA": {
          "instances": [
            {
              "name": "XBARA",
              "base": "0x40098000"
            }
          ],
          "registers": {
            "SEL0": {
              "offset": "0x00",
              "size": 16,
              "description": "Crossbar A Select Register 0"
            },
            "SEL1": {
              "offset": "0x02",
              "size": 16,
              "description": "Crossbar A Select Register 1"
            },
            "SEL2": {
              "offset": "0x04",
              "size": 16,
              "description": "Crossbar A Select Register 2"
            },
            "SEL3": {
              "offset": "0x06",
              "size": 16,
              "description": "Crossbar A Select Register 3"
            },
            "SEL4": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar A Select Register 4"
            },
            "SEL5": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar A Select Register 5"
            },
            "SEL6": {
              "offset": "0x0C",
              "size": 16,
              "description": "Crossbar A Select Register 6"
            },
            "SEL7": {
              "offset": "0x0E",
              "size": 16,
              "description": "Crossbar A Select Register 7"
            },
            "SEL8": {
              "offset": "0x10",
              "size": 16,
              "description": "Crossbar A Select Register 8"
            },
            "SEL9": {
              "offset": "0x12",
              "size": 16,
              "description": "Crossbar A Select Register 9"
            },
            "SEL10": {
              "offset": "0x14",
              "size": 16,
              "description": "Crossbar A Select Register 10"
            },
            "SEL11": {
              "offset": "0x16",
              "size": 16,
              "description": "Crossbar A Select Register 11"
            },
            "SEL12": {
              "offset": "0x18",
              "size": 16,
              "description": "Crossbar A Select Register 12"
            },
            "SEL13": {
              "offset": "0x1A",
              "size": 16,
              "description": "Crossbar A Select Register 13"
            },
            "SEL14": {
              "offset": "0x1C",
              "size": 16,
              "description": "Crossbar A Select Register 14"
            },
            "SEL15": {
              "offset": "0x1E",
              "size": 16,
              "description": "Crossbar A Select Register 15"
            },
            "SEL16": {
              "offset": "0x20",
              "size": 16,
              "description": "Crossbar A Select Register 16"
            },
            "SEL17": {
              "offset": "0x22",
              "size": 16,
              "description": "Crossbar A Select Register 17"
            },
            "SEL18": {
              "offset": "0x24",
              "size": 16,
              "description": "Crossbar A Select Register 18"
            },
            "SEL19": {
              "offset": "0x26",
              "size": 16,
              "description": "Crossbar A Select Register 19"
            },
            "SEL20": {
              "offset": "0x28",
              "size": 16,
              "description": "Crossbar A Select Register 20"
            },
            "SEL21": {
              "offset": "0x2A",
              "size": 16,
              "description": "Crossbar A Select Register 21"
            },
            "SEL22": {
              "offset": "0x2C",
              "size": 16,
              "description": "Crossbar A Select Register 22"
            },
            "SEL23": {
              "offset": "0x2E",
              "size": 16,
              "description": "Crossbar A Select Register 23"
            },
            "SEL24": {
              "offset": "0x30",
              "size": 16,
              "description": "Crossbar A Select Register 24"
            },
            "SEL25": {
              "offset": "0x32",
              "size": 16,
              "description": "Crossbar A Select Register 25"
            },
            "SEL26": {
              "offset": "0x34",
              "size": 16,
              "description": "Crossbar A Select Register 26"
            },
            "SEL27": {
              "offset": "0x36",
              "size": 16,
              "description": "Crossbar A Select Register 27"
            },
            "SEL28": {
              "offset": "0x38",
              "size": 16,
              "description": "Crossbar A Select Register 28"
            },
            "SEL29": {
              "offset": "0x3A",
              "size": 16,
              "description": "Crossbar A Select Register 29"
            },
            "SEL30": {
              "offset": "0x3C",
              "size": 16,
              "description": "Crossbar A Select Register 30"
            },
            "SEL31": {
              "offset": "0x3E",
              "size": 16,
              "description": "Crossbar A Select Register 31"
            },
            "SEL32": {
              "offset": "0x40",
              "size": 16,
              "description": "Crossbar A Select Register 32"
            },
            "SEL33": {
              "offset": "0x42",
              "size": 16,
              "description": "Crossbar A Select Register 33"
            },
            "SEL34": {
              "offset": "0x44",
              "size": 16,
              "description": "Crossbar A Select Register 34"
            },
            "SEL35": {
              "offset": "0x46",
              "size": 16,
              "description": "Crossbar A Select Register 35"
            },
            "SEL36": {
              "offset": "0x48",
              "size": 16,
              "description": "Crossbar A Select Register 36"
            },
            "SEL37": {
              "offset": "0x4A",
              "size": 16,
              "description": "Crossbar A Select Register 37"
            },
            "SEL38": {
              "offset": "0x4C",
              "size": 16,
              "description": "Crossbar A Select Register 38"
            },
            "SEL39": {
              "offset": "0x4E",
              "size": 16,
              "description": "Crossbar A Select Register 39"
            },
            "SEL40": {
              "offset": "0x50",
              "size": 16,
              "description": "Crossbar A Select Register 40"
            },
            "SEL41": {
              "offset": "0x52",
              "size": 16,
              "description": "Crossbar A Select Register 41"
            },
            "SEL42": {
              "offset": "0x54",
              "size": 16,
              "description": "Crossbar A Select Register 42"
            },
            "SEL43": {
              "offset": "0x56",
              "size": 16,
              "description": "Crossbar A Select Register 43"
            },
            "SEL44": {
              "offset": "0x58",
              "size": 16,
              "description": "Crossbar A Select Register 44"
            },
            "SEL45": {
              "offset": "0x5A",
              "size": 16,
              "description": "Crossbar A Select Register 45"
            },
            "SEL46": {
              "offset": "0x5C",
              "size": 16,
              "description": "Crossbar A Select Register 46"
            },
            "SEL47": {
              "offset": "0x5E",
              "size": 16,
              "description": "Crossbar A Select Register 47"
            },
            "SEL48": {
              "offset": "0x60",
              "size": 16,
              "description": "Crossbar A Select Register 48"
            },
            "SEL49": {
              "offset": "0x62",
              "size": 16,
              "description": "Crossbar A Select Register 49"
            },
            "SEL50": {
              "offset": "0x64",
              "size": 16,
              "description": "Crossbar A Select Register 50"
            },
            "SEL51": {
              "offset": "0x66",
              "size": 16,
              "description": "Crossbar A Select Register 51"
            },
            "SEL52": {
              "offset": "0x68",
              "size": 16,
              "description": "Crossbar A Select Register 52"
            },
            "SEL53": {
              "offset": "0x6A",
              "size": 16,
              "description": "Crossbar A Select Register 53"
            },
            "SEL54": {
              "offset": "0x6C",
              "size": 16,
              "description": "Crossbar A Select Register 54"
            },
            "SEL55": {
              "offset": "0x6E",
              "size": 16,
              "description": "Crossbar A Select Register 55"
            },
            "SEL56": {
              "offset": "0x70",
              "size": 16,
              "description": "Crossbar A Select Register 56"
            },
            "SEL57": {
              "offset": "0x72",
              "size": 16,
              "description": "Crossbar A Select Register 57"
            },
            "SEL58": {
              "offset": "0x74",
              "size": 16,
              "description": "Crossbar A Select Register 58"
            },
            "SEL59": {
              "offset": "0x76",
              "size": 16,
              "description": "Crossbar A Select Register 59"
            },
            "SEL60": {
              "offset": "0x78",
              "size": 16,
              "description": "Crossbar A Select Register 60"
            },
            "SEL61": {
              "offset": "0x7A",
              "size": 16,
              "description": "Crossbar A Select Register 61"
            },
            "SEL62": {
              "offset": "0x7C",
              "size": 16,
              "description": "Crossbar A Select Register 62"
            },
            "SEL63": {
              "offset": "0x7E",
              "size": 16,
              "description": "Crossbar A Select Register 63"
            },
            "SEL64": {
              "offset": "0x80",
              "size": 16,
              "description": "Crossbar A Select Register 64"
            },
            "SEL65": {
              "offset": "0x82",
              "size": 16,
              "description": "Crossbar A Select Register 65"
            },
            "CTRL0": {
              "offset": "0x84",
              "size": 16,
              "description": "Crossbar A Control Register 0"
            },
            "CTRL1": {
              "offset": "0x86",
              "size": 16,
              "description": "Crossbar A Control Register 1"
            }
          },
          "bits": {
            "SEL0": {
              "SEL0": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT0 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL1": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT1 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL1": {
              "SEL2": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT2 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL3": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT3 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL2": {
              "SEL4": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT4 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL5": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT5 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL3": {
              "SEL6": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT6 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL7": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT7 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL4": {
              "SEL8": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT8 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL9": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT9 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL5": {
              "SEL10": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT10 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL11": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT11 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL6": {
              "SEL12": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT12 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL13": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT13 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL7": {
              "SEL14": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT14 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL15": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT15 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL8": {
              "SEL16": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT16 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL17": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT17 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL9": {
              "SEL18": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT18 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL19": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT19 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL10": {
              "SEL20": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT20 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL21": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT21 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL11": {
              "SEL22": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT22 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL23": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT23 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL12": {
              "SEL24": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT24 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL25": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT25 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL13": {
              "SEL26": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT26 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL27": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT27 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL14": {
              "SEL28": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT28 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL29": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT29 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL15": {
              "SEL30": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT30 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL31": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT31 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL16": {
              "SEL32": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT32 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL33": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT33 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL17": {
              "SEL34": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT34 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL35": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT35 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL18": {
              "SEL36": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT36 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL37": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT37 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL19": {
              "SEL38": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT38 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL39": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT39 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL20": {
              "SEL40": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT40 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL41": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT41 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL21": {
              "SEL42": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT42 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL43": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT43 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL22": {
              "SEL44": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT44 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL45": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT45 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL23": {
              "SEL46": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT46 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL47": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT47 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL24": {
              "SEL48": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT48 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL49": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT49 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL25": {
              "SEL50": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT50 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL51": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT51 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL26": {
              "SEL52": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT52 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL53": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT53 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL27": {
              "SEL54": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT54 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL55": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT55 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL28": {
              "SEL56": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT56 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL57": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT57 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL29": {
              "SEL58": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT58 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL59": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT59 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL30": {
              "SEL60": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT60 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL61": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT61 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL31": {
              "SEL62": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT62 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL63": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT63 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL32": {
              "SEL64": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT64 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL65": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT65 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL33": {
              "SEL66": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT66 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL67": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT67 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL34": {
              "SEL68": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT68 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL69": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT69 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL35": {
              "SEL70": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT70 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL71": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT71 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL36": {
              "SEL72": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT72 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL73": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT73 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL37": {
              "SEL74": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT74 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL75": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT75 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL38": {
              "SEL76": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT76 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL77": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT77 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL39": {
              "SEL78": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT78 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL79": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT79 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL40": {
              "SEL80": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT80 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL81": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT81 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL41": {
              "SEL82": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT82 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL83": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT83 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL42": {
              "SEL84": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT84 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL85": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT85 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL43": {
              "SEL86": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT86 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL87": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT87 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL44": {
              "SEL88": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT88 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL89": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT89 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL45": {
              "SEL90": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT90 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL91": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT91 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL46": {
              "SEL92": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT92 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL93": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT93 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL47": {
              "SEL94": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT94 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL95": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT95 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL48": {
              "SEL96": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT96 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL97": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT97 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL49": {
              "SEL98": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT98 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL99": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT99 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL50": {
              "SEL100": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT100 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL101": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT101 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL51": {
              "SEL102": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT102 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL103": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT103 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL52": {
              "SEL104": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT104 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL105": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT105 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL53": {
              "SEL106": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT106 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL107": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT107 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL54": {
              "SEL108": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT108 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL109": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT109 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL55": {
              "SEL110": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT110 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL111": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT111 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL56": {
              "SEL112": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT112 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL113": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT113 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL57": {
              "SEL114": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT114 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL115": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT115 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL58": {
              "SEL116": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT116 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL117": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT117 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL59": {
              "SEL118": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT118 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL119": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT119 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL60": {
              "SEL120": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT120 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL121": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT121 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL61": {
              "SEL122": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT122 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL123": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT123 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL62": {
              "SEL124": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT124 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL125": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT125 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL63": {
              "SEL126": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT126 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL127": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT127 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL64": {
              "SEL128": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT128 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL129": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT129 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "SEL65": {
              "SEL130": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT130 (refer to Functional Description section for input/output assignment)",
                "width": 7
              },
              "SEL131": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT131 (refer to Functional Description section for input/output assignment)",
                "width": 7
              }
            },
            "CTRL0": {
              "DEN0": {
                "bit": 0,
                "description": "DMA Enable for XBAR_OUT0"
              },
              "IEN0": {
                "bit": 1,
                "description": "Interrupt Enable for XBAR_OUT0"
              },
              "EDGE0": {
                "bit": 2,
                "description": "Active edge for edge detection on XBAR_OUT0",
                "width": 2
              },
              "STS0": {
                "bit": 4,
                "description": "Edge detection status for XBAR_OUT0"
              },
              "DEN1": {
                "bit": 8,
                "description": "DMA Enable for XBAR_OUT1"
              },
              "IEN1": {
                "bit": 9,
                "description": "Interrupt Enable for XBAR_OUT1"
              },
              "EDGE1": {
                "bit": 10,
                "description": "Active edge for edge detection on XBAR_OUT1",
                "width": 2
              },
              "STS1": {
                "bit": 12,
                "description": "Edge detection status for XBAR_OUT1"
              }
            },
            "CTRL1": {
              "DEN2": {
                "bit": 0,
                "description": "DMA Enable for XBAR_OUT2"
              },
              "IEN2": {
                "bit": 1,
                "description": "Interrupt Enable for XBAR_OUT2"
              },
              "EDGE2": {
                "bit": 2,
                "description": "Active edge for edge detection on XBAR_OUT2",
                "width": 2
              },
              "STS2": {
                "bit": 4,
                "description": "Edge detection status for XBAR_OUT2"
              },
              "DEN3": {
                "bit": 8,
                "description": "DMA Enable for XBAR_OUT3"
              },
              "IEN3": {
                "bit": 9,
                "description": "Interrupt Enable for XBAR_OUT3"
              },
              "EDGE3": {
                "bit": 10,
                "description": "Active edge for edge detection on XBAR_OUT3",
                "width": 2
              },
              "STS3": {
                "bit": 12,
                "description": "Edge detection status for XBAR_OUT3"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "FLEXSPI",
              "base": "0x400A0000",
              "irq": 26
            },
            {
              "name": "LPSPI1",
              "base": "0x40194000",
              "irq": 32
            },
            {
              "name": "LPSPI2",
              "base": "0x40198000",
              "irq": 33
            }
          ],
          "registers": {
            "MCR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Control Register 0"
            },
            "MCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Module Control Register 1"
            },
            "MCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Control Register 2"
            },
            "AHBCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "AHB Bus Control Register"
            },
            "INTEN": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "INTR": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Register"
            },
            "LUTKEY": {
              "offset": "0x18",
              "size": 32,
              "description": "LUT Key Register"
            },
            "LUTCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "LUT Control Register"
            },
            "AHBRXBUF0CR0": {
              "offset": "0x20",
              "size": 32,
              "description": "AHB RX Buffer 0 Control Register 0"
            },
            "AHBRXBUF1CR0": {
              "offset": "0x24",
              "size": 32,
              "description": "AHB RX Buffer 1 Control Register 0"
            },
            "AHBRXBUF2CR0": {
              "offset": "0x28",
              "size": 32,
              "description": "AHB RX Buffer 2 Control Register 0"
            },
            "AHBRXBUF3CR0": {
              "offset": "0x2C",
              "size": 32,
              "description": "AHB RX Buffer 3 Control Register 0"
            },
            "FLSHA1CR0": {
              "offset": "0x60",
              "size": 32,
              "description": "Flash Control Register 0"
            },
            "FLSHA2CR0": {
              "offset": "0x64",
              "size": 32,
              "description": "Flash Control Register 0"
            },
            "FLSHB1CR0": {
              "offset": "0x68",
              "size": 32,
              "description": "Flash Control Register 0"
            },
            "FLSHB2CR0": {
              "offset": "0x6C",
              "size": 32,
              "description": "Flash Control Register 0"
            },
            "FLSHCR1%s": {
              "offset": "0x70",
              "size": 32,
              "description": "Flash Control Register 1"
            },
            "FLSHCR2%s": {
              "offset": "0x80",
              "size": 32,
              "description": "Flash Control Register 2"
            },
            "FLSHCR4": {
              "offset": "0x94",
              "size": 32,
              "description": "Flash Control Register 4"
            },
            "IPCR0": {
              "offset": "0xA0",
              "size": 32,
              "description": "IP Control Register 0"
            },
            "IPCR1": {
              "offset": "0xA4",
              "size": 32,
              "description": "IP Control Register 1"
            },
            "IPCMD": {
              "offset": "0xB0",
              "size": 32,
              "description": "IP Command Register"
            },
            "IPRXFCR": {
              "offset": "0xB8",
              "size": 32,
              "description": "IP RX FIFO Control Register"
            },
            "IPTXFCR": {
              "offset": "0xBC",
              "size": 32,
              "description": "IP TX FIFO Control Register"
            },
            "DLLCR%s": {
              "offset": "0xC0",
              "size": 32,
              "description": "DLL Control Register 0"
            },
            "STS0": {
              "offset": "0xE0",
              "size": 32,
              "description": "Status Register 0"
            },
            "STS1": {
              "offset": "0xE4",
              "size": 32,
              "description": "Status Register 1"
            },
            "STS2": {
              "offset": "0xE8",
              "size": 32,
              "description": "Status Register 2"
            },
            "AHBSPNDSTS": {
              "offset": "0xEC",
              "size": 32,
              "description": "AHB Suspend Status Register"
            },
            "IPRXFSTS": {
              "offset": "0xF0",
              "size": 32,
              "description": "IP RX FIFO Status Register"
            },
            "IPTXFSTS": {
              "offset": "0xF4",
              "size": 32,
              "description": "IP TX FIFO Status Register"
            },
            "RFDR[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "IP RX FIFO Data Register 0"
            },
            "TFDR[%s]": {
              "offset": "0x180",
              "size": 32,
              "description": "IP TX FIFO Data Register 0"
            },
            "LUT[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "LUT 0"
            }
          },
          "bits": {
            "MCR0": {
              "SWRESET": {
                "bit": 0,
                "description": "Software Reset"
              },
              "MDIS": {
                "bit": 1,
                "description": "Module Disable"
              },
              "RXCLKSRC": {
                "bit": 4,
                "description": "Sample Clock source selection for Flash Reading",
                "width": 2
              },
              "ARDFEN": {
                "bit": 6,
                "description": "Enable AHB bus Read Access to IP RX FIFO."
              },
              "ATDFEN": {
                "bit": 7,
                "description": "Enable AHB bus Write Access to IP TX FIFO."
              },
              "SERCLKDIV": {
                "bit": 8,
                "description": "The serial root clock could be divided inside FlexSPI . Refer Clocks chapter for more details on clocking.",
                "width": 3
              },
              "HSEN": {
                "bit": 11,
                "description": "Half Speed Serial Flash access Enable."
              },
              "DOZEEN": {
                "bit": 12,
                "description": "Doze mode enable bit"
              },
              "COMBINATIONEN": {
                "bit": 13,
                "description": "This bit is to support Flash Octal mode access by combining Port A and B Data pins (A_DATA[3:0] and B_DATA[3:0])."
              },
              "SCKFREERUNEN": {
                "bit": 14,
                "description": "This bit is used to force SCLK output free-running. For FPGA applications, external device may use SCLK as reference clock to its internal PLL. If SCLK free-running is enabled, data sampling with loopback clock from SCLK pad is not supported (MCR0[RXCLKSRC]=2)."
              },
              "IPGRANTWAIT": {
                "bit": 16,
                "description": "Time out wait cycle for IP command grant.",
                "width": 8
              },
              "AHBGRANTWAIT": {
                "bit": 24,
                "description": "Timeout wait cycle for AHB command grant.",
                "width": 8
              }
            },
            "MCR1": {
              "AHBBUSWAIT": {
                "bit": 0,
                "description": "AHB Read/Write access to Serial Flash Memory space will timeout if not data received from Flash or data not transmitted after AHBBUSWAIT * 1024 ahb clock cycles, AHB Bus will get an error response",
                "width": 16
              },
              "SEQWAIT": {
                "bit": 16,
                "description": "Command Sequence Execution will timeout and abort after SEQWAIT * 1024 Serial Root Clock cycles",
                "width": 16
              }
            },
            "MCR2": {
              "CLRAHBBUFOPT": {
                "bit": 11,
                "description": "This bit determines whether AHB RX Buffer and AHB TX Buffer will be cleaned automatically when FlexSPI returns STOP mode ACK. Software should set this bit if AHB RX Buffer or AHB TX Buffer will be powered off in STOP mode. Otherwise AHB read access after exiting STOP mode may hit AHB RX Buffer or AHB TX Buffer but their data entries are invalid."
              },
              "CLRLEARNPHASE": {
                "bit": 14,
                "description": "The sampling clock phase selection will be reset to phase 0 when this bit is written with 0x1. This bit will be auto-cleared immediately."
              },
              "SAMEDEVICEEN": {
                "bit": 15,
                "description": "All external devices are same devices (both in types and size) for A1/A2/B1/B2."
              },
              "SCKBDIFFOPT": {
                "bit": 19,
                "description": "B_SCLK pad can be used as A_SCLK differential clock output (inverted clock to A_SCLK). In this case, port B flash access is not available. After changing the value of this field, MCR0[SWRESET] should be set."
              },
              "RESUMEWAIT": {
                "bit": 24,
                "description": "Wait cycle (in AHB clock cycle) for idle state before suspended command sequence resumed.",
                "width": 8
              }
            },
            "AHBCR": {
              "APAREN": {
                "bit": 0,
                "description": "Parallel mode enabled for AHB triggered Command (both read and write) ."
              },
              "CLRAHBRXBUF": {
                "bit": 1,
                "description": "Clear the status/pointers of AHB RX Buffer. Auto-cleared."
              },
              "CLRAHBTXBUF": {
                "bit": 2,
                "description": "Clear the status/pointers of AHB TX Buffer. Auto-cleared."
              },
              "CACHABLEEN": {
                "bit": 3,
                "description": "Enable AHB bus cachable read access support."
              },
              "BUFFERABLEEN": {
                "bit": 4,
                "description": "Enable AHB bus bufferable write access support. This field affects the last beat of AHB write access, refer for more details about AHB bufferable write."
              },
              "PREFETCHEN": {
                "bit": 5,
                "description": "AHB Read Prefetch Enable."
              },
              "READADDROPT": {
                "bit": 6,
                "description": "AHB Read Address option bit. This option bit is intend to remove AHB burst start address alignment limitation."
              },
              "READSZALIGN": {
                "bit": 10,
                "description": "AHB Read Size Alignment"
              }
            },
            "INTEN": {
              "IPCMDDONEEN": {
                "bit": 0,
                "description": "IP triggered Command Sequences Execution finished interrupt enable."
              },
              "IPCMDGEEN": {
                "bit": 1,
                "description": "IP triggered Command Sequences Grant Timeout interrupt enable."
              },
              "AHBCMDGEEN": {
                "bit": 2,
                "description": "AHB triggered Command Sequences Grant Timeout interrupt enable."
              },
              "IPCMDERREN": {
                "bit": 3,
                "description": "IP triggered Command Sequences Error Detected interrupt enable."
              },
              "AHBCMDERREN": {
                "bit": 4,
                "description": "AHB triggered Command Sequences Error Detected interrupt enable."
              },
              "IPRXWAEN": {
                "bit": 5,
                "description": "IP RX FIFO WaterMark available interrupt enable."
              },
              "IPTXWEEN": {
                "bit": 6,
                "description": "IP TX FIFO WaterMark empty interrupt enable."
              },
              "SCKSTOPBYRDEN": {
                "bit": 8,
                "description": "SCLK is stopped during command sequence because Async RX FIFO full interrupt enable."
              },
              "SCKSTOPBYWREN": {
                "bit": 9,
                "description": "SCLK is stopped during command sequence because Async TX FIFO empty interrupt enable."
              },
              "AHBBUSERROREN": {
                "bit": 10,
                "description": "AHB Bus error interrupt enable.Refer Interrupts chapter for more details."
              },
              "SEQTIMEOUTEN": {
                "bit": 11,
                "description": "Sequence execution timeout interrupt enable.Refer Interrupts chapter for more details."
              },
              "KEYDONEEN": {
                "bit": 12,
                "description": "OTFAD key blob processing done interrupt enable.Refer Interrupts chapter for more details."
              },
              "KEYERROREN": {
                "bit": 13,
                "description": "OTFAD key blob processing error interrupt enable.Refer Interrupts chapter for more details."
              }
            },
            "INTR": {
              "IPCMDDONE": {
                "bit": 0,
                "description": "IP triggered Command Sequences Execution finished interrupt. This interrupt is also generated when there is IPCMDGE or IPCMDERR interrupt generated."
              },
              "IPCMDGE": {
                "bit": 1,
                "description": "IP triggered Command Sequences Grant Timeout interrupt."
              },
              "AHBCMDGE": {
                "bit": 2,
                "description": "AHB triggered Command Sequences Grant Timeout interrupt."
              },
              "IPCMDERR": {
                "bit": 3,
                "description": "IP triggered Command Sequences Error Detected interrupt. When an error detected for IP command, this command will be ignored and not executed at all."
              },
              "AHBCMDERR": {
                "bit": 4,
                "description": "AHB triggered Command Sequences Error Detected interrupt. When an error detected for AHB command, this command will be ignored and not executed at all."
              },
              "IPRXWA": {
                "bit": 5,
                "description": "IP RX FIFO watermark available interrupt."
              },
              "IPTXWE": {
                "bit": 6,
                "description": "IP TX FIFO watermark empty interrupt."
              },
              "SCKSTOPBYRD": {
                "bit": 8,
                "description": "SCLK is stopped during command sequence because Async RX FIFO full interrupt."
              },
              "SCKSTOPBYWR": {
                "bit": 9,
                "description": "SCLK is stopped during command sequence because Async TX FIFO empty interrupt."
              },
              "AHBBUSERROR": {
                "bit": 10,
                "description": "AHB Bus timeout or AHB bus illegal access Flash during OTFAD key blob processing interrupt."
              },
              "SEQTIMEOUT": {
                "bit": 11,
                "description": "Sequence execution timeout interrupt."
              },
              "KEYDONE": {
                "bit": 12,
                "description": "OTFAD key blob processing done interrupt."
              },
              "KEYERROR": {
                "bit": 13,
                "description": "OTFAD key blob processing error interrupt."
              }
            },
            "LUTKEY": {
              "KEY": {
                "bit": 0,
                "description": "The Key to lock or unlock LUT.",
                "width": 32
              }
            },
            "LUTCR": {
              "LOCK": {
                "bit": 0,
                "description": "Lock LUT"
              },
              "UNLOCK": {
                "bit": 1,
                "description": "Unlock LUT"
              }
            },
            "AHBRXBUF0CR0": {
              "BUFSZ": {
                "bit": 0,
                "description": "AHB RX Buffer Size in 64 bits.",
                "width": 8
              },
              "MSTRID": {
                "bit": 16,
                "description": "This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID).",
                "width": 4
              },
              "PRIORITY": {
                "bit": 24,
                "description": "This priority for AHB Master Read which this AHB RX Buffer is assigned. 7 is the highest priority, 0 the lowest.",
                "width": 2
              },
              "PREFETCHEN": {
                "bit": 31,
                "description": "AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master."
              }
            },
            "AHBRXBUF1CR0": {
              "BUFSZ": {
                "bit": 0,
                "description": "AHB RX Buffer Size in 64 bits.",
                "width": 8
              },
              "MSTRID": {
                "bit": 16,
                "description": "This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID).",
                "width": 4
              },
              "PRIORITY": {
                "bit": 24,
                "description": "This priority for AHB Master Read which this AHB RX Buffer is assigned. 7 is the highest priority, 0 the lowest.",
                "width": 2
              },
              "PREFETCHEN": {
                "bit": 31,
                "description": "AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master."
              }
            },
            "AHBRXBUF2CR0": {
              "BUFSZ": {
                "bit": 0,
                "description": "AHB RX Buffer Size in 64 bits.",
                "width": 8
              },
              "MSTRID": {
                "bit": 16,
                "description": "This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID).",
                "width": 4
              },
              "PRIORITY": {
                "bit": 24,
                "description": "This priority for AHB Master Read which this AHB RX Buffer is assigned. 7 is the highest priority, 0 the lowest.",
                "width": 2
              },
              "PREFETCHEN": {
                "bit": 31,
                "description": "AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master."
              }
            },
            "AHBRXBUF3CR0": {
              "BUFSZ": {
                "bit": 0,
                "description": "AHB RX Buffer Size in 64 bits.",
                "width": 8
              },
              "MSTRID": {
                "bit": 16,
                "description": "This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID).",
                "width": 4
              },
              "PRIORITY": {
                "bit": 24,
                "description": "This priority for AHB Master Read which this AHB RX Buffer is assigned. 7 is the highest priority, 0 the lowest.",
                "width": 2
              },
              "PREFETCHEN": {
                "bit": 31,
                "description": "AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master."
              }
            },
            "FLSHA1CR0": {
              "FLSHSZ": {
                "bit": 0,
                "description": "Flash Size in KByte.",
                "width": 23
              }
            },
            "FLSHA2CR0": {
              "FLSHSZ": {
                "bit": 0,
                "description": "Flash Size in KByte.",
                "width": 23
              }
            },
            "FLSHB1CR0": {
              "FLSHSZ": {
                "bit": 0,
                "description": "Flash Size in KByte.",
                "width": 23
              }
            },
            "FLSHB2CR0": {
              "FLSHSZ": {
                "bit": 0,
                "description": "Flash Size in KByte.",
                "width": 23
              }
            },
            "FLSHCR1%s": {
              "TCSS": {
                "bit": 0,
                "description": "Serial Flash CS setup time.",
                "width": 5
              },
              "TCSH": {
                "bit": 5,
                "description": "Serial Flash CS Hold time.",
                "width": 5
              },
              "WA": {
                "bit": 10,
                "description": "Word Addressable."
              },
              "CAS": {
                "bit": 11,
                "description": "Column Address Size.",
                "width": 4
              },
              "CSINTERVALUNIT": {
                "bit": 15,
                "description": "CS interval unit"
              },
              "CSINTERVAL": {
                "bit": 16,
                "description": "This field is used to set the minimum interval between flash device Chip selection deassertion and flash device Chip selection assertion. If external flash has a limitation on the interval between command sequences, this field should be set accordingly. If there is no limitation, set this field with value 0x0.",
                "width": 16
              }
            },
            "FLSHCR2%s": {
              "ARDSEQID": {
                "bit": 0,
                "description": "Sequence Index for AHB Read triggered Command in LUT.",
                "width": 4
              },
              "ARDSEQNUM": {
                "bit": 5,
                "description": "Sequence Number for AHB Read triggered Command in LUT.",
                "width": 3
              },
              "AWRSEQID": {
                "bit": 8,
                "description": "Sequence Index for AHB Write triggered Command.",
                "width": 4
              },
              "AWRSEQNUM": {
                "bit": 13,
                "description": "Sequence Number for AHB Write triggered Command.",
                "width": 3
              },
              "AWRWAIT": {
                "bit": 16,
                "description": "For certain devices (such as FPGA), it need some time to write data into internal memory after the command sequences finished on FlexSPI interface",
                "width": 12
              },
              "AWRWAITUNIT": {
                "bit": 28,
                "description": "AWRWAIT unit",
                "width": 3
              },
              "CLRINSTRPTR": {
                "bit": 31,
                "description": "Clear the instruction pointer which is internally saved pointer by JMP_ON_CS. Refer Programmable Sequence Engine for details."
              }
            },
            "FLSHCR4": {
              "WMOPT1": {
                "bit": 0,
                "description": "Write mask option bit 1. This option bit could be used to remove AHB write burst start address alignment limitation."
              },
              "WMENA": {
                "bit": 2,
                "description": "Write mask enable bit for flash device on port A. When write mask function is needed for memory device on port A, this bit must be set."
              },
              "WMENB": {
                "bit": 3,
                "description": "Write mask enable bit for flash device on port B. When write mask function is needed for memory device on port B, this bit must be set."
              }
            },
            "IPCR0": {
              "SFAR": {
                "bit": 0,
                "description": "Serial Flash Address for IP command.",
                "width": 32
              }
            },
            "IPCR1": {
              "IDATSZ": {
                "bit": 0,
                "description": "Flash Read/Program Data Size (in Bytes) for IP command.",
                "width": 16
              },
              "ISEQID": {
                "bit": 16,
                "description": "Sequence Index in LUT for IP command.",
                "width": 4
              },
              "ISEQNUM": {
                "bit": 24,
                "description": "Sequence Number for IP command: ISEQNUM+1.",
                "width": 3
              },
              "IPAREN": {
                "bit": 31,
                "description": "Parallel mode Enabled for IP command."
              }
            },
            "IPCMD": {
              "TRG": {
                "bit": 0,
                "description": "Setting this bit will trigger an IP Command."
              }
            },
            "IPRXFCR": {
              "CLRIPRXF": {
                "bit": 0,
                "description": "Clear all valid data entries in IP RX FIFO."
              },
              "RXDMAEN": {
                "bit": 1,
                "description": "IP RX FIFO reading by DMA enabled."
              },
              "RXWMRK": {
                "bit": 2,
                "description": "Watermark level is (RXWMRK+1)*64 Bits.",
                "width": 4
              }
            },
            "IPTXFCR": {
              "CLRIPTXF": {
                "bit": 0,
                "description": "Clear all valid data entries in IP TX FIFO."
              },
              "TXDMAEN": {
                "bit": 1,
                "description": "IP TX FIFO filling by DMA enabled."
              },
              "TXWMRK": {
                "bit": 2,
                "description": "Watermark level is (TXWMRK+1)*64 Bits.",
                "width": 4
              }
            },
            "DLLCR%s": {
              "DLLEN": {
                "bit": 0,
                "description": "DLL calibration enable."
              },
              "DLLRESET": {
                "bit": 1,
                "description": "Software could force a reset on DLL by setting this field to 0x1. This will cause the DLL to lose lock and re-calibrate to detect an ref_clock half period phase shift. The reset action is edge triggered, so software need to clear this bit after set this bit (no delay limitation)."
              },
              "SLVDLYTARGET": {
                "bit": 3,
                "description": "The delay target for slave delay line is: ((SLVDLYTARGET+1) * 1/32 * clock cycle of reference clock (serial root clock). If serial root clock is >= 100 MHz, DLLEN set to 0x1, OVRDEN set to =0x0, then SLVDLYTARGET setting of 0xF is recommended.",
                "width": 4
              },
              "OVRDEN": {
                "bit": 8,
                "description": "Slave clock delay line delay cell number selection override enable."
              },
              "OVRDVAL": {
                "bit": 9,
                "description": "Slave clock delay line delay cell number selection override value.",
                "width": 6
              }
            },
            "STS0": {
              "SEQIDLE": {
                "bit": 0,
                "description": "This status bit indicates the state machine in SEQ_CTL is idle and there is command sequence executing on FlexSPI interface."
              },
              "ARBIDLE": {
                "bit": 1,
                "description": "This status bit indicates the state machine in ARB_CTL is busy and there is command sequence granted by arbitrator and not finished yet on FlexSPI interface. When ARB_CTL state (ARBIDLE=0x1) is idle, there will be no transaction on FlexSPI interface also (SEQIDLE=0x1). So this bit should be polled to wait for FlexSPI controller become idle instead of SEQIDLE."
              },
              "ARBCMDSRC": {
                "bit": 2,
                "description": "This status field indicates the trigger source of current command sequence granted by arbitrator. This field value is meaningless when ARB_CTL is not busy (STS0[ARBIDLE]=0x1).",
                "width": 2
              }
            },
            "STS1": {
              "AHBCMDERRID": {
                "bit": 0,
                "description": "Indicates the sequence index when an AHB command error is detected. This field will be cleared when INTR[AHBCMDERR] is write-1-clear(w1c).",
                "width": 4
              },
              "AHBCMDERRCODE": {
                "bit": 8,
                "description": "Indicates the Error Code when AHB command Error detected. This field will be cleared when INTR[AHBCMDERR] is write-1-clear(w1c).",
                "width": 4
              },
              "IPCMDERRID": {
                "bit": 16,
                "description": "Indicates the sequence Index when IP command error detected. This field will be cleared when INTR[IPCMDERR] is write-1-clear(w1c).",
                "width": 4
              },
              "IPCMDERRCODE": {
                "bit": 24,
                "description": "Indicates the Error Code when IP command Error detected. This field will be cleared when INTR[IPCMDERR] is write-1-clear(w1c).",
                "width": 4
              }
            },
            "STS2": {
              "ASLVLOCK": {
                "bit": 0,
                "description": "Flash A sample clock slave delay line locked."
              },
              "AREFLOCK": {
                "bit": 1,
                "description": "Flash A sample clock reference delay line locked."
              },
              "ASLVSEL": {
                "bit": 2,
                "description": "Flash A sample clock slave delay line delay cell number selection .",
                "width": 6
              },
              "AREFSEL": {
                "bit": 8,
                "description": "Flash A sample clock reference delay line delay cell number selection.",
                "width": 6
              },
              "BSLVLOCK": {
                "bit": 16,
                "description": "Flash B sample clock slave delay line locked."
              },
              "BREFLOCK": {
                "bit": 17,
                "description": "Flash B sample clock reference delay line locked."
              },
              "BSLVSEL": {
                "bit": 18,
                "description": "Flash B sample clock slave delay line delay cell number selection.",
                "width": 6
              },
              "BREFSEL": {
                "bit": 24,
                "description": "Flash B sample clock reference delay line delay cell number selection.",
                "width": 6
              }
            },
            "AHBSPNDSTS": {
              "ACTIVE": {
                "bit": 0,
                "description": "Indicates if an AHB read prefetch command sequence has been suspended."
              },
              "BUFID": {
                "bit": 1,
                "description": "AHB RX BUF ID for suspended command sequence.",
                "width": 3
              },
              "DATLFT": {
                "bit": 16,
                "description": "Left Data size for suspended command sequence (in byte).",
                "width": 16
              }
            },
            "IPRXFSTS": {
              "FILL": {
                "bit": 0,
                "description": "Fill level of IP RX FIFO.",
                "width": 8
              },
              "RDCNTR": {
                "bit": 16,
                "description": "Total Read Data Counter: RDCNTR * 64 Bits.",
                "width": 16
              }
            },
            "IPTXFSTS": {
              "FILL": {
                "bit": 0,
                "description": "Fill level of IP TX FIFO.",
                "width": 8
              },
              "WRCNTR": {
                "bit": 16,
                "description": "Total Write Data Counter: WRCNTR * 64 Bits.",
                "width": 16
              }
            },
            "RFDR[%s]": {
              "RXDATA": {
                "bit": 0,
                "description": "RX Data",
                "width": 32
              }
            },
            "TFDR[%s]": {
              "TXDATA": {
                "bit": 0,
                "description": "TX Data",
                "width": 32
              }
            },
            "LUT[%s]": {
              "OPERAND0": {
                "bit": 0,
                "description": "OPERAND0",
                "width": 8
              },
              "NUM_PADS0": {
                "bit": 8,
                "description": "NUM_PADS0",
                "width": 2
              },
              "OPCODE0": {
                "bit": 10,
                "description": "OPCODE",
                "width": 6
              },
              "OPERAND1": {
                "bit": 16,
                "description": "OPERAND1",
                "width": 8
              },
              "NUM_PADS1": {
                "bit": 24,
                "description": "NUM_PADS1",
                "width": 2
              },
              "OPCODE1": {
                "bit": 26,
                "description": "OPCODE1",
                "width": 6
              }
            }
          }
        },
        "OTFAD": {
          "instances": [
            {
              "name": "OTFAD",
              "base": "0x400A0000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0xC00",
              "size": 32,
              "description": "Control Register"
            },
            "SR": {
              "offset": "0xC04",
              "size": 32,
              "description": "Status Register"
            },
            "CTX_KEY%s": {
              "offset": "0x00",
              "size": 32,
              "description": "AES Key Word"
            },
            "CTX_CTR%s": {
              "offset": "0x10",
              "size": 32,
              "description": "AES Counter Word"
            },
            "CTX_RGD_W0": {
              "offset": "0x18",
              "size": 32,
              "description": "AES Region Descriptor Word0"
            },
            "CTX_RGD_W1": {
              "offset": "0x1C",
              "size": 32,
              "description": "AES Region Descriptor Word1"
            }
          },
          "bits": {
            "CR": {
              "IRQE": {
                "bit": 0,
                "description": "IRQE"
              },
              "FERR": {
                "bit": 1,
                "description": "Force Error"
              },
              "FSVM": {
                "bit": 2,
                "description": "Force Security Violation Mode"
              },
              "FLDM": {
                "bit": 3,
                "description": "Force Logically Disabled Mode"
              },
              "KBSE": {
                "bit": 4,
                "description": "Key Blob Scramble Enable"
              },
              "KBPE": {
                "bit": 5,
                "description": "Key Blob Processing Enable"
              },
              "KBCE": {
                "bit": 6,
                "description": "Key Blob CRC Enable"
              },
              "RRAE": {
                "bit": 7,
                "description": "Restricted Register Access Enable"
              },
              "SKBP": {
                "bit": 30,
                "description": "Start key blob processing"
              },
              "GE": {
                "bit": 31,
                "description": "Global OTFAD Enable"
              }
            },
            "SR": {
              "KBERR": {
                "bit": 0,
                "description": "Key Blob Error"
              },
              "MDPCP": {
                "bit": 1,
                "description": "MDPC Present"
              },
              "MODE": {
                "bit": 2,
                "description": "Operating Mode",
                "width": 2
              },
              "NCTX": {
                "bit": 4,
                "description": "Number of Contexts",
                "width": 4
              },
              "CTXER0": {
                "bit": 8,
                "description": "Context Error"
              },
              "CTXER1": {
                "bit": 9,
                "description": "Context Error"
              },
              "CTXER2": {
                "bit": 10,
                "description": "Context Error"
              },
              "CTXER3": {
                "bit": 11,
                "description": "Context Error"
              },
              "CTXIE0": {
                "bit": 16,
                "description": "Context Integrity Error"
              },
              "CTXIE1": {
                "bit": 17,
                "description": "Context Integrity Error"
              },
              "CTXIE2": {
                "bit": 18,
                "description": "Context Integrity Error"
              },
              "CTXIE3": {
                "bit": 19,
                "description": "Context Integrity Error"
              },
              "HRL": {
                "bit": 24,
                "description": "Hardware Revision Level",
                "width": 4
              },
              "RRAM": {
                "bit": 28,
                "description": "Restricted Register Access Mode"
              },
              "GEM": {
                "bit": 29,
                "description": "Global Enable Mode"
              },
              "KBPE": {
                "bit": 30,
                "description": "Key Blob Processing Enable"
              },
              "KBD": {
                "bit": 31,
                "description": "Key Blob Processing Done"
              }
            },
            "CTX_KEY%s": {
              "KEY": {
                "bit": 0,
                "description": "AES Key",
                "width": 32
              }
            },
            "CTX_CTR%s": {
              "CTR": {
                "bit": 0,
                "description": "AES Counter",
                "width": 32
              }
            },
            "CTX_RGD_W0": {
              "SRTADDR": {
                "bit": 10,
                "description": "Start Address",
                "width": 22
              }
            },
            "CTX_RGD_W1": {
              "VLD": {
                "bit": 0,
                "description": "Valid"
              },
              "ADE": {
                "bit": 1,
                "description": "AES Decryption Enable."
              },
              "RO": {
                "bit": 2,
                "description": "Read-Only"
              },
              "ENDADDR": {
                "bit": 10,
                "description": "End Address",
                "width": 22
              }
            }
          }
        },
        "IOMUXC": {
          "instances": [
            {
              "name": "IOMUXC_SNVS_GPR",
              "base": "0x400A4000"
            },
            {
              "name": "IOMUXC_SNVS",
              "base": "0x400A8000"
            },
            {
              "name": "IOMUXC_GPR",
              "base": "0x400AC000"
            },
            {
              "name": "IOMUXC",
              "base": "0x401F8000"
            }
          ],
          "registers": {
            "GPR0": {
              "offset": "0x00",
              "size": 32,
              "description": "GPR0 General Purpose Register"
            },
            "GPR1": {
              "offset": "0x04",
              "size": 32,
              "description": "GPR1 General Purpose Register"
            },
            "GPR2": {
              "offset": "0x08",
              "size": 32,
              "description": "GPR2 General Purpose Register"
            },
            "GPR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPR3 General Purpose Register"
            }
          },
          "bits": {
            "GPR3": {
              "LPSR_MODE_ENABLE": {
                "bit": 0,
                "description": "Set to enable LPSR mode."
              },
              "DCDC_STATUS_CAPT_CLR": {
                "bit": 1,
                "description": "DCDC captured status clear"
              },
              "POR_PULL_TYPE": {
                "bit": 2,
                "description": "POR_B pad control",
                "width": 2
              },
              "DCDC_IN_LOW_VOL": {
                "bit": 16,
                "description": "DCDC_IN low voltage detect."
              },
              "DCDC_OVER_CUR": {
                "bit": 17,
                "description": "DCDC output over current alert"
              },
              "DCDC_OVER_VOL": {
                "bit": 18,
                "description": "DCDC output over voltage alert"
              },
              "DCDC_STS_DC_OK": {
                "bit": 19,
                "description": "DCDC status OK"
              }
            }
          }
        },
        "FLEXRAM": {
          "instances": [
            {
              "name": "FLEXRAM",
              "base": "0x400B0000",
              "irq": 27
            }
          ],
          "registers": {
            "TCM_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "TCM CRTL Register"
            },
            "OCRAM_MAGIC_ADDR": {
              "offset": "0x04",
              "size": 32,
              "description": "OCRAM Magic Address Register"
            },
            "DTCM_MAGIC_ADDR": {
              "offset": "0x08",
              "size": 32,
              "description": "DTCM Magic Address Register"
            },
            "ITCM_MAGIC_ADDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "ITCM Magic Address Register"
            },
            "INT_STATUS": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "INT_STAT_EN": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Status Enable Register"
            },
            "INT_SIG_EN": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Enable Register"
            }
          },
          "bits": {
            "TCM_CTRL": {
              "TCM_WWAIT_EN": {
                "bit": 0,
                "description": "TCM Write Wait Mode Enable"
              },
              "TCM_RWAIT_EN": {
                "bit": 1,
                "description": "TCM Read Wait Mode Enable"
              },
              "FORCE_CLK_ON": {
                "bit": 2,
                "description": "Force RAM Clock Always On"
              }
            },
            "OCRAM_MAGIC_ADDR": {
              "OCRAM_WR_RD_SEL": {
                "bit": 0,
                "description": "OCRAM Write Read Select"
              },
              "OCRAM_MAGIC_ADDR": {
                "bit": 1,
                "description": "OCRAM Magic Address",
                "width": 14
              }
            },
            "DTCM_MAGIC_ADDR": {
              "DTCM_WR_RD_SEL": {
                "bit": 0,
                "description": "DTCM Write Read Select"
              },
              "DTCM_MAGIC_ADDR": {
                "bit": 1,
                "description": "DTCM Magic Address",
                "width": 14
              }
            },
            "ITCM_MAGIC_ADDR": {
              "ITCM_WR_RD_SEL": {
                "bit": 0,
                "description": "ITCM Write Read Select"
              },
              "ITCM_MAGIC_ADDR": {
                "bit": 1,
                "description": "ITCM Magic Address",
                "width": 14
              }
            },
            "INT_STATUS": {
              "ITCM_MAM_STATUS": {
                "bit": 0,
                "description": "ITCM Magic Address Match Status"
              },
              "DTCM_MAM_STATUS": {
                "bit": 1,
                "description": "DTCM Magic Address Match Status"
              },
              "OCRAM_MAM_STATUS": {
                "bit": 2,
                "description": "OCRAM Magic Address Match Status"
              },
              "ITCM_ERR_STATUS": {
                "bit": 3,
                "description": "ITCM Access Error Status"
              },
              "DTCM_ERR_STATUS": {
                "bit": 4,
                "description": "DTCM Access Error Status"
              },
              "OCRAM_ERR_STATUS": {
                "bit": 5,
                "description": "OCRAM Access Error Status"
              }
            },
            "INT_STAT_EN": {
              "ITCM_MAM_STAT_EN": {
                "bit": 0,
                "description": "ITCM Magic Address Match Status Enable"
              },
              "DTCM_MAM_STAT_EN": {
                "bit": 1,
                "description": "DTCM Magic Address Match Status Enable"
              },
              "OCRAM_MAM_STAT_EN": {
                "bit": 2,
                "description": "OCRAM Magic Address Match Status Enable"
              },
              "ITCM_ERR_STAT_EN": {
                "bit": 3,
                "description": "ITCM Access Error Status Enable"
              },
              "DTCM_ERR_STAT_EN": {
                "bit": 4,
                "description": "DTCM Access Error Status Enable"
              },
              "OCRAM_ERR_STAT_EN": {
                "bit": 5,
                "description": "OCRAM Access Error Status Enable"
              }
            },
            "INT_SIG_EN": {
              "ITCM_MAM_SIG_EN": {
                "bit": 0,
                "description": "ITCM Magic Address Match Interrupt Enable"
              },
              "DTCM_MAM_SIG_EN": {
                "bit": 1,
                "description": "DTCM Magic Address Match Interrupt Enable"
              },
              "OCRAM_MAM_SIG_EN": {
                "bit": 2,
                "description": "OCRAM Magic Address Match Interrupt Enable"
              },
              "ITCM_ERR_SIG_EN": {
                "bit": 3,
                "description": "ITCM Access Error Interrupt Enable"
              },
              "DTCM_ERR_SIG_EN": {
                "bit": 4,
                "description": "DTCM Access Error Interrupt Enable"
              },
              "OCRAM_ERR_SIG_EN": {
                "bit": 5,
                "description": "OCRAM Access Error Interrupt Enable"
              }
            }
          }
        },
        "EWM": {
          "instances": [
            {
              "name": "EWM",
              "base": "0x400B4000",
              "irq": 44
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 8,
              "description": "Control Register"
            },
            "SERV": {
              "offset": "0x01",
              "size": 8,
              "description": "Service Register"
            },
            "CMPL": {
              "offset": "0x02",
              "size": 8,
              "description": "Compare Low Register"
            },
            "CMPH": {
              "offset": "0x03",
              "size": 8,
              "description": "Compare High Register"
            },
            "CLKCTRL": {
              "offset": "0x04",
              "size": 8,
              "description": "Clock Control Register"
            },
            "CLKPRESCALER": {
              "offset": "0x05",
              "size": 8,
              "description": "Clock Prescaler Register"
            }
          },
          "bits": {
            "CTRL": {
              "EWMEN": {
                "bit": 0,
                "description": "EWM enable."
              },
              "ASSIN": {
                "bit": 1,
                "description": "EWM_in's Assertion State Select."
              },
              "INEN": {
                "bit": 2,
                "description": "Input Enable."
              },
              "INTEN": {
                "bit": 3,
                "description": "Interrupt Enable."
              }
            },
            "SERV": {
              "SERVICE": {
                "bit": 0,
                "description": "SERVICE",
                "width": 8
              }
            },
            "CMPL": {
              "COMPAREL": {
                "bit": 0,
                "description": "COMPAREL",
                "width": 8
              }
            },
            "CMPH": {
              "COMPAREH": {
                "bit": 0,
                "description": "COMPAREH",
                "width": 8
              }
            },
            "CLKCTRL": {
              "CLKSEL": {
                "bit": 0,
                "description": "CLKSEL",
                "width": 2
              }
            },
            "CLKPRESCALER": {
              "CLK_DIV": {
                "bit": 0,
                "description": "CLK_DIV",
                "width": 8
              }
            }
          }
        },
        "WDOG1": {
          "instances": [
            {
              "name": "WDOG1",
              "base": "0x400B8000",
              "irq": 74
            }
          ],
          "registers": {
            "WCR": {
              "offset": "0x00",
              "size": 16,
              "description": "Watchdog Control Register"
            },
            "WSR": {
              "offset": "0x02",
              "size": 16,
              "description": "Watchdog Service Register"
            },
            "WRSR": {
              "offset": "0x04",
              "size": 16,
              "description": "Watchdog Reset Status Register"
            },
            "WICR": {
              "offset": "0x06",
              "size": 16,
              "description": "Watchdog Interrupt Control Register"
            },
            "WMCR": {
              "offset": "0x08",
              "size": 16,
              "description": "Watchdog Miscellaneous Control Register"
            }
          },
          "bits": {
            "WCR": {
              "WDZST": {
                "bit": 0,
                "description": "WDZST"
              },
              "WDBG": {
                "bit": 1,
                "description": "WDBG"
              },
              "WDE": {
                "bit": 2,
                "description": "WDE"
              },
              "WDT": {
                "bit": 3,
                "description": "WDT"
              },
              "SRS": {
                "bit": 4,
                "description": "SRS"
              },
              "WDA": {
                "bit": 5,
                "description": "WDA"
              },
              "SRE": {
                "bit": 6,
                "description": "software reset extension, an option way to generate software reset"
              },
              "WDW": {
                "bit": 7,
                "description": "WDW"
              },
              "WT": {
                "bit": 8,
                "description": "WT",
                "width": 8
              }
            },
            "WSR": {
              "WSR": {
                "bit": 0,
                "description": "WSR",
                "width": 16
              }
            },
            "WRSR": {
              "SFTW": {
                "bit": 0,
                "description": "SFTW"
              },
              "TOUT": {
                "bit": 1,
                "description": "TOUT"
              },
              "POR": {
                "bit": 4,
                "description": "POR"
              }
            },
            "WICR": {
              "WICT": {
                "bit": 0,
                "description": "WICT",
                "width": 8
              },
              "WTIS": {
                "bit": 14,
                "description": "WTIS"
              },
              "WIE": {
                "bit": 15,
                "description": "WIE"
              }
            },
            "WMCR": {
              "PDE": {
                "bit": 0,
                "description": "PDE"
              }
            }
          }
        },
        "WDOG2": {
          "instances": [
            {
              "name": "WDOG2",
              "base": "0x400D0000",
              "irq": 45
            }
          ],
          "registers": {}
        },
        "RTWDOG": {
          "instances": [
            {
              "name": "RTWDOG",
              "base": "0x400BC000",
              "irq": 57
            }
          ],
          "registers": {
            "CS": {
              "offset": "0x00",
              "size": 32,
              "description": "Watchdog Control and Status Register"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Watchdog Counter Register"
            },
            "TOVAL": {
              "offset": "0x08",
              "size": 32,
              "description": "Watchdog Timeout Value Register"
            },
            "WIN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Watchdog Window Register"
            }
          },
          "bits": {
            "CS": {
              "STOP": {
                "bit": 0,
                "description": "Stop Enable"
              },
              "WAIT": {
                "bit": 1,
                "description": "Wait Enable"
              },
              "DBG": {
                "bit": 2,
                "description": "Debug Enable"
              },
              "TST": {
                "bit": 3,
                "description": "Watchdog Test",
                "width": 2
              },
              "UPDATE": {
                "bit": 5,
                "description": "Allow updates"
              },
              "INT": {
                "bit": 6,
                "description": "Watchdog Interrupt"
              },
              "EN": {
                "bit": 7,
                "description": "Watchdog Enable"
              },
              "CLK": {
                "bit": 8,
                "description": "Watchdog Clock",
                "width": 2
              },
              "RCS": {
                "bit": 10,
                "description": "Reconfiguration Success"
              },
              "ULK": {
                "bit": 11,
                "description": "Unlock status"
              },
              "PRES": {
                "bit": 12,
                "description": "Watchdog prescaler"
              },
              "CMD32EN": {
                "bit": 13,
                "description": "Enables or disables WDOG support for 32-bit (otherwise 16-bit or 8-bit) refresh/unlock command write words"
              },
              "FLG": {
                "bit": 14,
                "description": "Watchdog Interrupt Flag"
              },
              "WIN": {
                "bit": 15,
                "description": "Watchdog Window"
              }
            },
            "CNT": {
              "CNTLOW": {
                "bit": 0,
                "description": "Low byte of the Watchdog Counter",
                "width": 8
              },
              "CNTHIGH": {
                "bit": 8,
                "description": "High byte of the Watchdog Counter",
                "width": 8
              }
            },
            "TOVAL": {
              "TOVALLOW": {
                "bit": 0,
                "description": "Low byte of the timeout value",
                "width": 8
              },
              "TOVALHIGH": {
                "bit": 8,
                "description": "High byte of the timeout value",
                "width": 8
              }
            },
            "WIN": {
              "WINLOW": {
                "bit": 0,
                "description": "Low byte of Watchdog Window",
                "width": 8
              },
              "WINHIGH": {
                "bit": 8,
                "description": "High byte of Watchdog Window",
                "width": 8
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "TRNG",
              "base": "0x400CC000",
              "irq": 53
            }
          ],
          "registers": {
            "MCTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Miscellaneous Control Register"
            },
            "SCMISC": {
              "offset": "0x04",
              "size": 32,
              "description": "Statistical Check Miscellaneous Register"
            },
            "PKRRNG": {
              "offset": "0x08",
              "size": 32,
              "description": "Poker Range Register"
            },
            "PKRMAX": {
              "offset": "0x0C",
              "size": 32,
              "description": "Poker Maximum Limit Register"
            },
            "PKRSQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Poker Square Calculation Result Register"
            },
            "SDCTL": {
              "offset": "0x10",
              "size": 32,
              "description": "Seed Control Register"
            },
            "SBLIM": {
              "offset": "0x14",
              "size": 32,
              "description": "Sparse Bit Limit Register"
            },
            "TOTSAM": {
              "offset": "0x14",
              "size": 32,
              "description": "Total Samples Register"
            },
            "FRQMIN": {
              "offset": "0x18",
              "size": 32,
              "description": "Frequency Count Minimum Limit Register"
            },
            "FRQCNT": {
              "offset": "0x1C",
              "size": 32,
              "description": "Frequency Count Register"
            },
            "FRQMAX": {
              "offset": "0x1C",
              "size": 32,
              "description": "Frequency Count Maximum Limit Register"
            },
            "SCMC": {
              "offset": "0x20",
              "size": 32,
              "description": "Statistical Check Monobit Count Register"
            },
            "SCML": {
              "offset": "0x20",
              "size": 32,
              "description": "Statistical Check Monobit Limit Register"
            },
            "SCR1C": {
              "offset": "0x24",
              "size": 32,
              "description": "Statistical Check Run Length 1 Count Register"
            },
            "SCR1L": {
              "offset": "0x24",
              "size": 32,
              "description": "Statistical Check Run Length 1 Limit Register"
            },
            "SCR2C": {
              "offset": "0x28",
              "size": 32,
              "description": "Statistical Check Run Length 2 Count Register"
            },
            "SCR2L": {
              "offset": "0x28",
              "size": 32,
              "description": "Statistical Check Run Length 2 Limit Register"
            },
            "SCR3C": {
              "offset": "0x2C",
              "size": 32,
              "description": "Statistical Check Run Length 3 Count Register"
            },
            "SCR3L": {
              "offset": "0x2C",
              "size": 32,
              "description": "Statistical Check Run Length 3 Limit Register"
            },
            "SCR4C": {
              "offset": "0x30",
              "size": 32,
              "description": "Statistical Check Run Length 4 Count Register"
            },
            "SCR4L": {
              "offset": "0x30",
              "size": 32,
              "description": "Statistical Check Run Length 4 Limit Register"
            },
            "SCR5C": {
              "offset": "0x34",
              "size": 32,
              "description": "Statistical Check Run Length 5 Count Register"
            },
            "SCR5L": {
              "offset": "0x34",
              "size": 32,
              "description": "Statistical Check Run Length 5 Limit Register"
            },
            "SCR6PC": {
              "offset": "0x38",
              "size": 32,
              "description": "Statistical Check Run Length 6+ Count Register"
            },
            "SCR6PL": {
              "offset": "0x38",
              "size": 32,
              "description": "Statistical Check Run Length 6+ Limit Register"
            },
            "STATUS": {
              "offset": "0x3C",
              "size": 32,
              "description": "Status Register"
            },
            "ENT[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "PKRCNT10": {
              "offset": "0x80",
              "size": 32,
              "description": "Statistical Check Poker Count 1 and 0 Register"
            },
            "PKRCNT32": {
              "offset": "0x84",
              "size": 32,
              "description": "Statistical Check Poker Count 3 and 2 Register"
            },
            "PKRCNT54": {
              "offset": "0x88",
              "size": 32,
              "description": "Statistical Check Poker Count 5 and 4 Register"
            },
            "PKRCNT76": {
              "offset": "0x8C",
              "size": 32,
              "description": "Statistical Check Poker Count 7 and 6 Register"
            },
            "PKRCNT98": {
              "offset": "0x90",
              "size": 32,
              "description": "Statistical Check Poker Count 9 and 8 Register"
            },
            "PKRCNTBA": {
              "offset": "0x94",
              "size": 32,
              "description": "Statistical Check Poker Count B and A Register"
            },
            "PKRCNTDC": {
              "offset": "0x98",
              "size": 32,
              "description": "Statistical Check Poker Count D and C Register"
            },
            "PKRCNTFE": {
              "offset": "0x9C",
              "size": 32,
              "description": "Statistical Check Poker Count F and E Register"
            },
            "SEC_CFG": {
              "offset": "0xA0",
              "size": 32,
              "description": "Security Configuration Register"
            },
            "INT_CTRL": {
              "offset": "0xA4",
              "size": 32,
              "description": "Interrupt Control Register"
            },
            "INT_MASK": {
              "offset": "0xA8",
              "size": 32,
              "description": "Mask Register"
            },
            "INT_STATUS": {
              "offset": "0xAC",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "VID1": {
              "offset": "0xF0",
              "size": 32,
              "description": "Version ID Register (MS)"
            },
            "VID2": {
              "offset": "0xF4",
              "size": 32,
              "description": "Version ID Register (LS)"
            }
          },
          "bits": {
            "MCTL": {
              "SAMP_MODE": {
                "bit": 0,
                "description": "Sample Mode",
                "width": 2
              },
              "OSC_DIV": {
                "bit": 2,
                "description": "Oscillator Divide",
                "width": 2
              },
              "UNUSED4": {
                "bit": 4,
                "description": "This bit is unused. Always reads zero."
              },
              "UNUSED5": {
                "bit": 5,
                "description": "This bit is unused. Always reads zero."
              },
              "RST_DEF": {
                "bit": 6,
                "description": "Reset Defaults"
              },
              "FOR_SCLK": {
                "bit": 7,
                "description": "Force System Clock"
              },
              "FCT_FAIL": {
                "bit": 8,
                "description": "Read only: Frequency Count Fail"
              },
              "FCT_VAL": {
                "bit": 9,
                "description": "Read only: Frequency Count Valid. Indicates that a valid frequency count may be read from FRQCNT."
              },
              "ENT_VAL": {
                "bit": 10,
                "description": "Read only: Entropy Valid"
              },
              "TST_OUT": {
                "bit": 11,
                "description": "Read only: Test point inside ring oscillator."
              },
              "ERR": {
                "bit": 12,
                "description": "Read: Error status"
              },
              "TSTOP_OK": {
                "bit": 13,
                "description": "TRNG_OK_TO_STOP"
              },
              "LRUN_CONT": {
                "bit": 14,
                "description": "Long run count continues between entropy generations"
              },
              "PRGM": {
                "bit": 16,
                "description": "Programming Mode Select"
              }
            },
            "SCMISC": {
              "LRUN_MAX": {
                "bit": 0,
                "description": "LONG RUN MAX LIMIT",
                "width": 8
              },
              "RTY_CT": {
                "bit": 16,
                "description": "RETRY COUNT",
                "width": 4
              }
            },
            "PKRRNG": {
              "PKR_RNG": {
                "bit": 0,
                "description": "Poker Range",
                "width": 16
              }
            },
            "PKRMAX": {
              "PKR_MAX": {
                "bit": 0,
                "description": "Poker Maximum Limit.",
                "width": 24
              }
            },
            "PKRSQ": {
              "PKR_SQ": {
                "bit": 0,
                "description": "Poker Square Calculation Result.",
                "width": 24
              }
            },
            "SDCTL": {
              "SAMP_SIZE": {
                "bit": 0,
                "description": "Sample Size",
                "width": 16
              },
              "ENT_DLY": {
                "bit": 16,
                "description": "Entropy Delay",
                "width": 16
              }
            },
            "SBLIM": {
              "SB_LIM": {
                "bit": 0,
                "description": "Sparse Bit Limit",
                "width": 10
              }
            },
            "TOTSAM": {
              "TOT_SAM": {
                "bit": 0,
                "description": "Total Samples",
                "width": 20
              }
            },
            "FRQMIN": {
              "FRQ_MIN": {
                "bit": 0,
                "description": "Frequency Count Minimum Limit",
                "width": 22
              }
            },
            "FRQCNT": {
              "FRQ_CT": {
                "bit": 0,
                "description": "Frequency Count",
                "width": 22
              }
            },
            "FRQMAX": {
              "FRQ_MAX": {
                "bit": 0,
                "description": "Frequency Counter Maximum Limit",
                "width": 22
              }
            },
            "SCMC": {
              "MONO_CT": {
                "bit": 0,
                "description": "Monobit Count",
                "width": 16
              }
            },
            "SCML": {
              "MONO_MAX": {
                "bit": 0,
                "description": "Monobit Maximum Limit",
                "width": 16
              },
              "MONO_RNG": {
                "bit": 16,
                "description": "Monobit Range",
                "width": 16
              }
            },
            "SCR1C": {
              "R1_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 1 Count",
                "width": 15
              },
              "R1_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 1 Count",
                "width": 15
              }
            },
            "SCR1L": {
              "RUN1_MAX": {
                "bit": 0,
                "description": "Run Length 1 Maximum Limit",
                "width": 15
              },
              "RUN1_RNG": {
                "bit": 16,
                "description": "Run Length 1 Range",
                "width": 15
              }
            },
            "SCR2C": {
              "R2_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 2 Count",
                "width": 14
              },
              "R2_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 2 Count",
                "width": 14
              }
            },
            "SCR2L": {
              "RUN2_MAX": {
                "bit": 0,
                "description": "Run Length 2 Maximum Limit",
                "width": 14
              },
              "RUN2_RNG": {
                "bit": 16,
                "description": "Run Length 2 Range",
                "width": 14
              }
            },
            "SCR3C": {
              "R3_0_CT": {
                "bit": 0,
                "description": "Runs of Zeroes, Length 3 Count",
                "width": 13
              },
              "R3_1_CT": {
                "bit": 16,
                "description": "Runs of Ones, Length 3 Count",
                "width": 13
              }
            },
            "SCR3L": {
              "RUN3_MAX": {
                "bit": 0,
                "description": "Run Length 3 Maximum Limit",
                "width": 13
              },
              "RUN3_RNG": {
                "bit": 16,
                "description": "Run Length 3 Range",
                "width": 13
              }
            },
            "SCR4C": {
              "R4_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 4 Count",
                "width": 12
              },
              "R4_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 4 Count",
                "width": 12
              }
            },
            "SCR4L": {
              "RUN4_MAX": {
                "bit": 0,
                "description": "Run Length 4 Maximum Limit",
                "width": 12
              },
              "RUN4_RNG": {
                "bit": 16,
                "description": "Run Length 4 Range",
                "width": 12
              }
            },
            "SCR5C": {
              "R5_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 5 Count",
                "width": 11
              },
              "R5_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 5 Count",
                "width": 11
              }
            },
            "SCR5L": {
              "RUN5_MAX": {
                "bit": 0,
                "description": "Run Length 5 Maximum Limit",
                "width": 11
              },
              "RUN5_RNG": {
                "bit": 16,
                "description": "Run Length 5 Range",
                "width": 11
              }
            },
            "SCR6PC": {
              "R6P_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 6+ Count",
                "width": 11
              },
              "R6P_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 6+ Count",
                "width": 11
              }
            },
            "SCR6PL": {
              "RUN6P_MAX": {
                "bit": 0,
                "description": "Run Length 6+ Maximum Limit",
                "width": 11
              },
              "RUN6P_RNG": {
                "bit": 16,
                "description": "Run Length 6+ Range",
                "width": 11
              }
            },
            "STATUS": {
              "TF1BR0": {
                "bit": 0,
                "description": "Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run, Sampling 0s Test has failed."
              },
              "TF1BR1": {
                "bit": 1,
                "description": "Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run, Sampling 1s Test has failed."
              },
              "TF2BR0": {
                "bit": 2,
                "description": "Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run, Sampling 0s Test has failed."
              },
              "TF2BR1": {
                "bit": 3,
                "description": "Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run, Sampling 1s Test has failed."
              },
              "TF3BR0": {
                "bit": 4,
                "description": "Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run, Sampling 0s Test has failed."
              },
              "TF3BR1": {
                "bit": 5,
                "description": "Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run, Sampling 1s Test has failed."
              },
              "TF4BR0": {
                "bit": 6,
                "description": "Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run, Sampling 0s Test has failed."
              },
              "TF4BR1": {
                "bit": 7,
                "description": "Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run, Sampling 1s Test has failed."
              },
              "TF5BR0": {
                "bit": 8,
                "description": "Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run, Sampling 0s Test has failed."
              },
              "TF5BR1": {
                "bit": 9,
                "description": "Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run, Sampling 1s Test has failed."
              },
              "TF6PBR0": {
                "bit": 10,
                "description": "Test Fail, 6 Plus Bit Run, Sampling 0s"
              },
              "TF6PBR1": {
                "bit": 11,
                "description": "Test Fail, 6 Plus Bit Run, Sampling 1s"
              },
              "TFSB": {
                "bit": 12,
                "description": "Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed."
              },
              "TFLR": {
                "bit": 13,
                "description": "Test Fail, Long Run. If TFLR=1, the Long Run Test has failed."
              },
              "TFP": {
                "bit": 14,
                "description": "Test Fail, Poker. If TFP=1, the Poker Test has failed."
              },
              "TFMB": {
                "bit": 15,
                "description": "Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed."
              },
              "RETRY_CT": {
                "bit": 16,
                "description": "RETRY COUNT",
                "width": 4
              }
            },
            "ENT[%s]": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "PKRCNT10": {
              "PKR_0_CT": {
                "bit": 0,
                "description": "Poker 0h Count",
                "width": 16
              },
              "PKR_1_CT": {
                "bit": 16,
                "description": "Poker 1h Count",
                "width": 16
              }
            },
            "PKRCNT32": {
              "PKR_2_CT": {
                "bit": 0,
                "description": "Poker 2h Count",
                "width": 16
              },
              "PKR_3_CT": {
                "bit": 16,
                "description": "Poker 3h Count",
                "width": 16
              }
            },
            "PKRCNT54": {
              "PKR_4_CT": {
                "bit": 0,
                "description": "Poker 4h Count",
                "width": 16
              },
              "PKR_5_CT": {
                "bit": 16,
                "description": "Poker 5h Count",
                "width": 16
              }
            },
            "PKRCNT76": {
              "PKR_6_CT": {
                "bit": 0,
                "description": "Poker 6h Count",
                "width": 16
              },
              "PKR_7_CT": {
                "bit": 16,
                "description": "Poker 7h Count",
                "width": 16
              }
            },
            "PKRCNT98": {
              "PKR_8_CT": {
                "bit": 0,
                "description": "Poker 8h Count",
                "width": 16
              },
              "PKR_9_CT": {
                "bit": 16,
                "description": "Poker 9h Count",
                "width": 16
              }
            },
            "PKRCNTBA": {
              "PKR_A_CT": {
                "bit": 0,
                "description": "Poker Ah Count",
                "width": 16
              },
              "PKR_B_CT": {
                "bit": 16,
                "description": "Poker Bh Count",
                "width": 16
              }
            },
            "PKRCNTDC": {
              "PKR_C_CT": {
                "bit": 0,
                "description": "Poker Ch Count",
                "width": 16
              },
              "PKR_D_CT": {
                "bit": 16,
                "description": "Poker Dh Count",
                "width": 16
              }
            },
            "PKRCNTFE": {
              "PKR_E_CT": {
                "bit": 0,
                "description": "Poker Eh Count",
                "width": 16
              },
              "PKR_F_CT": {
                "bit": 16,
                "description": "Poker Fh Count",
                "width": 16
              }
            },
            "SEC_CFG": {
              "UNUSED0": {
                "bit": 0,
                "description": "This bit is unused. Ignore."
              },
              "NO_PRGM": {
                "bit": 1,
                "description": "If set, the TRNG registers cannot be programmed"
              },
              "UNUSED2": {
                "bit": 2,
                "description": "This bit is unused. Ignore."
              }
            },
            "INT_CTRL": {
              "HW_ERR": {
                "bit": 0,
                "description": "Bit position that can be cleared if corresponding bit of INT_STATUS register has been asserted."
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Same behavior as bit 0 of this register."
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Same behavior as bit 0 of this register."
              }
            },
            "INT_MASK": {
              "HW_ERR": {
                "bit": 0,
                "description": "Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted."
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Same behavior as bit 0 of this register."
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Same behavior as bit 0 of this register."
              }
            },
            "INT_STATUS": {
              "HW_ERR": {
                "bit": 0,
                "description": "Read: Error status"
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Read only: Entropy Valid"
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Read only: Frequency Count Fail"
              }
            },
            "VID1": {
              "MIN_REV": {
                "bit": 0,
                "description": "Shows the IP's Minor revision of the TRNG.",
                "width": 8
              },
              "MAJ_REV": {
                "bit": 8,
                "description": "Shows the IP's Major revision of the TRNG.",
                "width": 8
              },
              "IP_ID": {
                "bit": 16,
                "description": "Shows the IP ID.",
                "width": 16
              }
            },
            "VID2": {
              "CONFIG_OPT": {
                "bit": 0,
                "description": "Shows the IP's Configuaration options for the TRNG.",
                "width": 8
              },
              "ECO_REV": {
                "bit": 8,
                "description": "Shows the IP's ECO revision of the TRNG.",
                "width": 8
              },
              "INTG_OPT": {
                "bit": 16,
                "description": "Shows the integration options for the TRNG.",
                "width": 8
              },
              "ERA": {
                "bit": 24,
                "description": "Shows the compile options for the TRNG.",
                "width": 8
              }
            }
          }
        },
        "SNVS": {
          "instances": [
            {
              "name": "SNVS",
              "base": "0x400D4000",
              "irq": 46
            }
          ],
          "registers": {
            "HPLR": {
              "offset": "0x00",
              "size": 32,
              "description": "SNVS_HP Lock Register"
            },
            "HPCOMR": {
              "offset": "0x04",
              "size": 32,
              "description": "SNVS_HP Command Register"
            },
            "HPCR": {
              "offset": "0x08",
              "size": 32,
              "description": "SNVS_HP Control Register"
            },
            "HPSICR": {
              "offset": "0x0C",
              "size": 32,
              "description": "SNVS_HP Security Interrupt Control Register"
            },
            "HPSVCR": {
              "offset": "0x10",
              "size": 32,
              "description": "SNVS_HP Security Violation Control Register"
            },
            "HPSR": {
              "offset": "0x14",
              "size": 32,
              "description": "SNVS_HP Status Register"
            },
            "HPSVSR": {
              "offset": "0x18",
              "size": 32,
              "description": "SNVS_HP Security Violation Status Register"
            },
            "HPHACIVR": {
              "offset": "0x1C",
              "size": 32,
              "description": "SNVS_HP High Assurance Counter IV Register"
            },
            "HPHACR": {
              "offset": "0x20",
              "size": 32,
              "description": "SNVS_HP High Assurance Counter Register"
            },
            "HPRTCMR": {
              "offset": "0x24",
              "size": 32,
              "description": "SNVS_HP Real Time Counter MSB Register"
            },
            "HPRTCLR": {
              "offset": "0x28",
              "size": 32,
              "description": "SNVS_HP Real Time Counter LSB Register"
            },
            "HPTAMR": {
              "offset": "0x2C",
              "size": 32,
              "description": "SNVS_HP Time Alarm MSB Register"
            },
            "HPTALR": {
              "offset": "0x30",
              "size": 32,
              "description": "SNVS_HP Time Alarm LSB Register"
            },
            "LPLR": {
              "offset": "0x34",
              "size": 32,
              "description": "SNVS_LP Lock Register"
            },
            "LPCR": {
              "offset": "0x38",
              "size": 32,
              "description": "SNVS_LP Control Register"
            },
            "LPMKCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "SNVS_LP Master Key Control Register"
            },
            "LPSVCR": {
              "offset": "0x40",
              "size": 32,
              "description": "SNVS_LP Security Violation Control Register"
            },
            "LPTDCR": {
              "offset": "0x48",
              "size": 32,
              "description": "SNVS_LP Tamper Detectors Configuration Register"
            },
            "LPSR": {
              "offset": "0x4C",
              "size": 32,
              "description": "SNVS_LP Status Register"
            },
            "LPSRTCMR": {
              "offset": "0x50",
              "size": 32,
              "description": "SNVS_LP Secure Real Time Counter MSB Register"
            },
            "LPSRTCLR": {
              "offset": "0x54",
              "size": 32,
              "description": "SNVS_LP Secure Real Time Counter LSB Register"
            },
            "LPTAR": {
              "offset": "0x58",
              "size": 32,
              "description": "SNVS_LP Time Alarm Register"
            },
            "LPSMCMR": {
              "offset": "0x5C",
              "size": 32,
              "description": "SNVS_LP Secure Monotonic Counter MSB Register"
            },
            "LPSMCLR": {
              "offset": "0x60",
              "size": 32,
              "description": "SNVS_LP Secure Monotonic Counter LSB Register"
            },
            "LPPGDR": {
              "offset": "0x64",
              "size": 32,
              "description": "SNVS_LP Power Glitch Detector Register"
            },
            "LPGPR0_legacy_alias": {
              "offset": "0x68",
              "size": 32,
              "description": "SNVS_LP General Purpose Register 0 (legacy alias)"
            },
            "LPZMKR[%s]": {
              "offset": "0x6C",
              "size": 32,
              "description": "SNVS_LP Zeroizable Master Key Register"
            },
            "LPGPR_alias[%s]": {
              "offset": "0x90",
              "size": 32,
              "description": "SNVS_LP General Purpose Registers 0 .. 3"
            },
            "LPGPR[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "SNVS_LP General Purpose Registers 0 .. 3"
            },
            "HPVIDR1": {
              "offset": "0xBF8",
              "size": 32,
              "description": "SNVS_HP Version ID Register 1"
            },
            "HPVIDR2": {
              "offset": "0xBFC",
              "size": 32,
              "description": "SNVS_HP Version ID Register 2"
            }
          },
          "bits": {
            "HPLR": {
              "ZMK_WSL": {
                "bit": 0,
                "description": "Zeroizable Master Key Write Soft Lock When set, prevents any writes (software and hardware) to the ZMK registers and the ZMK_HWP, ZMK_VAL, and ZMK_ECC_EN fields of the LPMKCR"
              },
              "ZMK_RSL": {
                "bit": 1,
                "description": "Zeroizable Master Key Read Soft Lock When set, prevents any software reads to the ZMK Registers and ZMK_ECC_VALUE field of the LPMKCR"
              },
              "SRTC_SL": {
                "bit": 2,
                "description": "Secure Real Time Counter Soft Lock When set, prevents any writes to the SRTC Registers, SRTC_ENV, and SRTC_INV_EN bits"
              },
              "LPCALB_SL": {
                "bit": 3,
                "description": "LP Calibration Soft Lock When set, prevents any writes to the LP Calibration Value (LPCALB_VAL) and LP Calibration Enable (LPCALB_EN)"
              },
              "MC_SL": {
                "bit": 4,
                "description": "Monotonic Counter Soft Lock When set, prevents any writes (increments) to the MC Registers and MC_ENV bit"
              },
              "GPR_SL": {
                "bit": 5,
                "description": "General Purpose Register Soft Lock When set, prevents any writes to the GPR"
              },
              "LPSVCR_SL": {
                "bit": 6,
                "description": "LP Security Violation Control Register Soft Lock When set, prevents any writes to the LPSVCR"
              },
              "LPTDCR_SL": {
                "bit": 8,
                "description": "LP Tamper Detectors Configuration Register Soft Lock When set, prevents any writes to the LPTDCR"
              },
              "MKS_SL": {
                "bit": 9,
                "description": "Master Key Select Soft Lock When set, prevents any writes to the MASTER_KEY_SEL field of the LPMKCR"
              },
              "HPSVCR_L": {
                "bit": 16,
                "description": "HP Security Violation Control Register Lock When set, prevents any writes to the HPSVCR"
              },
              "HPSICR_L": {
                "bit": 17,
                "description": "HP Security Interrupt Control Register Lock When set, prevents any writes to the HPSICR"
              },
              "HAC_L": {
                "bit": 18,
                "description": "High Assurance Counter Lock When set, prevents any writes to HPHACIVR, HPHACR, and HAC_EN bit of HPCOMR"
              }
            },
            "HPCOMR": {
              "SSM_ST": {
                "bit": 0,
                "description": "SSM State Transition Transition state of the system security monitor"
              },
              "SSM_ST_DIS": {
                "bit": 1,
                "description": "SSM Secure to Trusted State Transition Disable When set, disables the SSM transition from secure to trusted state"
              },
              "SSM_SFNS_DIS": {
                "bit": 2,
                "description": "SSM Soft Fail to Non-Secure State Transition Disable When set, it disables the SSM transition from soft fail to non-secure state"
              },
              "LP_SWR": {
                "bit": 4,
                "description": "LP Software Reset When set to 1, most registers in the SNVS_LP section are reset, but the following registers are not reset by an LP software reset: Secure Real Time Counter Time Alarm Register This bit cannot be set when the LP_SWR_DIS bit is set"
              },
              "LP_SWR_DIS": {
                "bit": 5,
                "description": "LP Software Reset Disable When set, disables the LP software reset"
              },
              "SW_SV": {
                "bit": 8,
                "description": "Software Security Violation When set, the system security monitor treats this bit as a non-fatal security violation"
              },
              "SW_FSV": {
                "bit": 9,
                "description": "Software Fatal Security Violation When set, the system security monitor treats this bit as a fatal security violation"
              },
              "SW_LPSV": {
                "bit": 10,
                "description": "LP Software Security Violation When set, SNVS_LP treats this bit as a security violation"
              },
              "PROG_ZMK": {
                "bit": 12,
                "description": "Program Zeroizable Master Key This bit activates ZMK hardware programming mechanism"
              },
              "MKS_EN": {
                "bit": 13,
                "description": "Master Key Select Enable When not set, the one time programmable (OTP) master key is selected by default"
              },
              "HAC_EN": {
                "bit": 16,
                "description": "High Assurance Counter Enable This bit controls the SSM transition from the soft fail to the hard fail state"
              },
              "HAC_LOAD": {
                "bit": 17,
                "description": "High Assurance Counter Load When set, it loads the High Assurance Counter Register with the value of the High Assurance Counter Load Register"
              },
              "HAC_CLEAR": {
                "bit": 18,
                "description": "High Assurance Counter Clear When set, it clears the High Assurance Counter Register"
              },
              "HAC_STOP": {
                "bit": 19,
                "description": "High Assurance Counter Stop This bit can be set only when SSM is in soft fail state"
              },
              "NPSWA_EN": {
                "bit": 31,
                "description": "Non-Privileged Software Access Enable When set, allows non-privileged software to access all SNVS registers, including those that are privileged software read/write access only"
              }
            },
            "HPCR": {
              "RTC_EN": {
                "bit": 0,
                "description": "HP Real Time Counter Enable"
              },
              "HPTA_EN": {
                "bit": 1,
                "description": "HP Time Alarm Enable When set, the time alarm interrupt is generated if the value in the HP Time Alarm Registers is equal to the value of the HP Real Time Counter"
              },
              "DIS_PI": {
                "bit": 2,
                "description": "Disable periodic interrupt in the functional interrupt"
              },
              "PI_EN": {
                "bit": 3,
                "description": "HP Periodic Interrupt Enable The periodic interrupt can be generated only if the HP Real Time Counter is enabled"
              },
              "PI_FREQ": {
                "bit": 4,
                "description": "Periodic Interrupt Frequency Defines frequency of the periodic interrupt",
                "width": 4
              },
              "HPCALB_EN": {
                "bit": 8,
                "description": "HP Real Time Counter Calibration Enabled Indicates that the time calibration mechanism is enabled."
              },
              "HPCALB_VAL": {
                "bit": 10,
                "description": "HP Calibration Value Defines signed calibration value for the HP Real Time Counter",
                "width": 5
              },
              "HP_TS": {
                "bit": 16,
                "description": "HP Time Synchronize"
              },
              "BTN_CONFIG": {
                "bit": 24,
                "description": "Button Configuration",
                "width": 3
              },
              "BTN_MASK": {
                "bit": 27,
                "description": "Button interrupt mask"
              }
            },
            "HPSICR": {
              "SV0_EN": {
                "bit": 0,
                "description": "Security Violation 0 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 0 security violation"
              },
              "SV1_EN": {
                "bit": 1,
                "description": "Security Violation 1 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 1 security violation"
              },
              "SV2_EN": {
                "bit": 2,
                "description": "Security Violation 2 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 2 security violation"
              },
              "SV3_EN": {
                "bit": 3,
                "description": "Security Violation 3 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 3 security violation"
              },
              "SV4_EN": {
                "bit": 4,
                "description": "Security Violation 4 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 4 security violation"
              },
              "SV5_EN": {
                "bit": 5,
                "description": "Security Violation 5 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 5 security violation"
              },
              "LPSVI_EN": {
                "bit": 31,
                "description": "LP Security Violation Interrupt Enable This bit enables generating of the security interrupt to the host processor upon security violation signal from the LP section"
              }
            },
            "HPSVCR": {
              "SV0_CFG": {
                "bit": 0,
                "description": "Security Violation 0 Security Violation Configuration This field configures the Security Violation 0 Security Violation Input"
              },
              "SV1_CFG": {
                "bit": 1,
                "description": "Security Violation 1 Security Violation Configuration This field configures the Security Violation 1 Security Violation Input"
              },
              "SV2_CFG": {
                "bit": 2,
                "description": "Security Violation 2 Security Violation Configuration This field configures the Security Violation 2 Security Violation Input"
              },
              "SV3_CFG": {
                "bit": 3,
                "description": "Security Violation 3 Security Violation Configuration This field configures the Security Violation 3 Security Violation Input"
              },
              "SV4_CFG": {
                "bit": 4,
                "description": "Security Violation 4 Security Violation Configuration This field configures the Security Violation 4 Security Violation Input"
              },
              "SV5_CFG": {
                "bit": 5,
                "description": "Security Violation 5 Security Violation Configuration This field configures the Security Violation 5 Security Violation Input",
                "width": 2
              },
              "LPSV_CFG": {
                "bit": 30,
                "description": "LP Security Violation Configuration This field configures the LP security violation source.",
                "width": 2
              }
            },
            "HPSR": {
              "HPTA": {
                "bit": 0,
                "description": "HP Time Alarm Indicates that the HP Time Alarm has occurred since this bit was last cleared."
              },
              "PI": {
                "bit": 1,
                "description": "Periodic Interrupt Indicates that periodic interrupt has occurred since this bit was last cleared."
              },
              "LPDIS": {
                "bit": 4,
                "description": "Low Power Disable If 1, the low power section has been disabled by means of an input signal to SNVS"
              },
              "BTN": {
                "bit": 6,
                "description": "Button Value of the BTN input"
              },
              "BI": {
                "bit": 7,
                "description": "Button Interrupt Signal ipi_snvs_btn_int_b was asserted."
              },
              "SSM_STATE": {
                "bit": 8,
                "description": "System Security Monitor State This field contains the encoded state of the SSM's state machine",
                "width": 4
              },
              "SECURITY_CONFIG": {
                "bit": 12,
                "description": "Security Configuration This field reflects the settings of the sys_secure_boot input and the three security configuration inputs to SNVS",
                "width": 4
              },
              "OTPMK_SYNDROME": {
                "bit": 16,
                "description": "One Time Programmable Master Key Syndrome In the case of a single-bit error, the eight lower bits of this value indicate the bit number of error location",
                "width": 9
              },
              "OTPMK_ZERO": {
                "bit": 27,
                "description": "One Time Programmable Master Key is Equal to Zero"
              },
              "ZMK_ZERO": {
                "bit": 31,
                "description": "Zeroizable Master Key is Equal to Zero"
              }
            },
            "HPSVSR": {
              "SV0": {
                "bit": 0,
                "description": "Security Violation 0 security violation was detected."
              },
              "SV1": {
                "bit": 1,
                "description": "Security Violation 1 security violation was detected."
              },
              "SV2": {
                "bit": 2,
                "description": "Security Violation 2 security violation was detected."
              },
              "SV3": {
                "bit": 3,
                "description": "Security Violation 3 security violation was detected."
              },
              "SV4": {
                "bit": 4,
                "description": "Security Violation 4 security violation was detected."
              },
              "SV5": {
                "bit": 5,
                "description": "Security Violation 5 security violation was detected."
              },
              "SW_SV": {
                "bit": 13,
                "description": "Software Security Violation This bit is a read-only copy of the SW_SV bit in the HP Command Register"
              },
              "SW_FSV": {
                "bit": 14,
                "description": "Software Fatal Security Violation This bit is a read-only copy of the SW_FSV bit in the HP Command Register"
              },
              "SW_LPSV": {
                "bit": 15,
                "description": "LP Software Security Violation This bit is a read-only copy of the SW_LPSV bit in the HP Command Register"
              },
              "ZMK_SYNDROME": {
                "bit": 16,
                "description": "Zeroizable Master Key Syndrome The ZMK syndrome indicates the single-bit error location and parity for the ZMK register",
                "width": 9
              },
              "ZMK_ECC_FAIL": {
                "bit": 27,
                "description": "Zeroizable Master Key Error Correcting Code Check Failure When set, this bit triggers a bad key violation to the SSM and a security violation to the SNVS_LP section, which clears security sensitive data"
              },
              "LP_SEC_VIO": {
                "bit": 31,
                "description": "LP Security Violation A security volation was detected in the SNVS low power section."
              }
            },
            "HPHACIVR": {
              "HAC_COUNTER_IV": {
                "bit": 0,
                "description": "High Assurance Counter Initial Value This register is used to set the starting count value to the high assurance counter",
                "width": 32
              }
            },
            "HPHACR": {
              "HAC_COUNTER": {
                "bit": 0,
                "description": "High Assurance Counter When the HAC_EN bit is set and the SSM is in the soft fail state, this counter starts to count down with the system clock",
                "width": 32
              }
            },
            "HPRTCMR": {
              "RTC": {
                "bit": 0,
                "description": "HP Real Time Counter The most-significant 15 bits of the RTC",
                "width": 15
              }
            },
            "HPRTCLR": {
              "RTC": {
                "bit": 0,
                "description": "HP Real Time Counter least-significant 32 bits",
                "width": 32
              }
            },
            "HPTAMR": {
              "HPTA_MS": {
                "bit": 0,
                "description": "HP Time Alarm, most-significant 15 bits",
                "width": 15
              }
            },
            "HPTALR": {
              "HPTA_LS": {
                "bit": 0,
                "description": "HP Time Alarm, 32 least-significant bits",
                "width": 32
              }
            },
            "LPLR": {
              "ZMK_WHL": {
                "bit": 0,
                "description": "Zeroizable Master Key Write Hard Lock When set, prevents any writes (software and hardware) to the ZMK registers and ZMK_HWP, ZMK_VAL, and ZMK_ECC_EN fields of the LPMKCR"
              },
              "ZMK_RHL": {
                "bit": 1,
                "description": "Zeroizable Master Key Read Hard Lock When set, prevents any software reads to the ZMK registers and ZMK_ECC_VALUE field of the LPMKCR"
              },
              "SRTC_HL": {
                "bit": 2,
                "description": "Secure Real Time Counter Hard Lock When set, prevents any writes to the SRTC registers, SRTC_ENV, and SRTC_INV_EN bits"
              },
              "LPCALB_HL": {
                "bit": 3,
                "description": "LP Calibration Hard Lock When set, prevents any writes to the LP Calibration Value (LPCALB_VAL) and LP Calibration Enable (LPCALB_EN)"
              },
              "MC_HL": {
                "bit": 4,
                "description": "Monotonic Counter Hard Lock When set, prevents any writes (increments) to the MC Registers and MC_ENV bit"
              },
              "GPR_HL": {
                "bit": 5,
                "description": "General Purpose Register Hard Lock When set, prevents any writes to the GPR"
              },
              "LPSVCR_HL": {
                "bit": 6,
                "description": "LP Security Violation Control Register Hard Lock When set, prevents any writes to the LPSVCR"
              },
              "LPTDCR_HL": {
                "bit": 8,
                "description": "LP Tamper Detectors Configuration Register Hard Lock When set, prevents any writes to the LPTDCR"
              },
              "MKS_HL": {
                "bit": 9,
                "description": "Master Key Select Hard Lock When set, prevents any writes to the MASTER_KEY_SEL field of the LP Master Key Control Register"
              }
            },
            "LPCR": {
              "SRTC_ENV": {
                "bit": 0,
                "description": "Secure Real Time Counter Enabled and Valid When set, the SRTC becomes operational"
              },
              "LPTA_EN": {
                "bit": 1,
                "description": "LP Time Alarm Enable When set, the SNVS functional interrupt is asserted if the LP Time Alarm Register is equal to the 32 MSBs of the secure real time counter"
              },
              "MC_ENV": {
                "bit": 2,
                "description": "Monotonic Counter Enabled and Valid When set, the MC can be incremented (by write transaction to the LPSMCMR or LPSMCLR)"
              },
              "LPWUI_EN": {
                "bit": 3,
                "description": "LP Wake-Up Interrupt Enable This interrupt line should be connected to the external pin and is intended to inform the external chip about an SNVS_LP event (tamper event, MC rollover, SRTC rollover, or time alarm )"
              },
              "SRTC_INV_EN": {
                "bit": 4,
                "description": "If this bit is 1, in the case of a security violation the SRTC stops counting and the SRTC is invalidated (SRTC_ENV bit is cleared)"
              },
              "DP_EN": {
                "bit": 5,
                "description": "Dumb PMIC Enabled When set, software can control the system power"
              },
              "TOP": {
                "bit": 6,
                "description": "Turn off System Power Asserting this bit causes a signal to be sent to the Power Management IC to turn off the system power"
              },
              "PWR_GLITCH_EN": {
                "bit": 7,
                "description": "Power Glitch Enable By default the detection of a power glitch does not cause the pmic_en_b signal to be asserted"
              },
              "LPCALB_EN": {
                "bit": 8,
                "description": "LP Calibration Enable When set, enables the SRTC calibration mechanism"
              },
              "LPCALB_VAL": {
                "bit": 10,
                "description": "LP Calibration Value Defines signed calibration value for SRTC",
                "width": 5
              },
              "BTN_PRESS_TIME": {
                "bit": 16,
                "description": "This field configures the button press time out values for the PMIC Logic",
                "width": 2
              },
              "DEBOUNCE": {
                "bit": 18,
                "description": "This field configures the amount of debounce time for the BTN input signal",
                "width": 2
              },
              "ON_TIME": {
                "bit": 20,
                "description": "The ON_TIME field is used to configure the period of time after BTN is asserted before pmic_en_b is asserted to turn on the SoC power",
                "width": 2
              },
              "PK_EN": {
                "bit": 22,
                "description": "PMIC On Request Enable The value written to PK_EN will be asserted on output signal snvs_lp_pk_en"
              },
              "PK_OVERRIDE": {
                "bit": 23,
                "description": "PMIC On Request Override The value written to PK_OVERRIDE will be asserted on output signal snvs_lp_pk_override"
              },
              "GPR_Z_DIS": {
                "bit": 24,
                "description": "General Purpose Registers Zeroization Disable"
              }
            },
            "LPMKCR": {
              "MASTER_KEY_SEL": {
                "bit": 0,
                "description": "Master Key Select These bits select the SNVS Master Key output when Master Key Select bits are enabled by MKS_EN bit in the HPCOMR",
                "width": 2
              },
              "ZMK_HWP": {
                "bit": 2,
                "description": "Zeroizable Master Key hardware Programming mode When set, only the hardware key programming mechanism can set the ZMK and software cannot read it"
              },
              "ZMK_VAL": {
                "bit": 3,
                "description": "Zeroizable Master Key Valid When set, the ZMK value can be selected by the master key control block for use by cryptographic modules"
              },
              "ZMK_ECC_EN": {
                "bit": 4,
                "description": "Zeroizable Master Key Error Correcting Code Check Enable Writing one to this field automatically calculates and sets the ZMK ECC value in the ZMK_ECC_VALUE field of this register"
              },
              "ZMK_ECC_VALUE": {
                "bit": 7,
                "description": "Zeroizable Master Key Error Correcting Code Value This field is automatically calculated and set when one is written into ZMK_ECC_EN bit of this register",
                "width": 9
              }
            },
            "LPSVCR": {
              "SV0_EN": {
                "bit": 0,
                "description": "Security Violation 0 Enable This bit enables Security Violation 0 Input"
              },
              "SV1_EN": {
                "bit": 1,
                "description": "Security Violation 1 Enable This bit enables Security Violation 1 Input"
              },
              "SV2_EN": {
                "bit": 2,
                "description": "Security Violation 2 Enable This bit enables Security Violation 2 Input"
              },
              "SV3_EN": {
                "bit": 3,
                "description": "Security Violation 3 Enable This bit enables Security Violation 3 Input"
              },
              "SV4_EN": {
                "bit": 4,
                "description": "Security Violation 4 Enable This bit enables Security Violation 4 Input"
              },
              "SV5_EN": {
                "bit": 5,
                "description": "Security Violation 5 Enable This bit enables Security Violation 5 Input"
              }
            },
            "LPTDCR": {
              "SRTCR_EN": {
                "bit": 1,
                "description": "SRTC Rollover Enable When set, an SRTC rollover event generates an LP security violation."
              },
              "MCR_EN": {
                "bit": 2,
                "description": "MC Rollover Enable When set, an MC Rollover event generates an LP security violation."
              },
              "ET1_EN": {
                "bit": 9,
                "description": "External Tampering 1 Enable When set, external tampering 1 detection generates an LP security violation"
              },
              "ET1P": {
                "bit": 11,
                "description": "External Tampering 1 Polarity This bit is used to determine the polarity of external tamper 1."
              },
              "PFD_OBSERV": {
                "bit": 14,
                "description": "System Power Fail Detector (PFD) Observability Flop The asynchronous reset input of this flop is connected directly to the inverted output of the PFD analog circuitry (external to the SNVS block)"
              },
              "POR_OBSERV": {
                "bit": 15,
                "description": "Power On Reset (POR) Observability Flop The asynchronous reset input of this flop is connected directly to the output of the POR analog circuitry (external to the SNVS"
              },
              "OSCB": {
                "bit": 28,
                "description": "Oscillator Bypass When OSCB=1 the osc_bypass signal is asserted"
              }
            },
            "LPSR": {
              "LPTA": {
                "bit": 0,
                "description": "LP Time Alarm"
              },
              "SRTCR": {
                "bit": 1,
                "description": "Secure Real Time Counter Rollover"
              },
              "MCR": {
                "bit": 2,
                "description": "Monotonic Counter Rollover"
              },
              "PGD": {
                "bit": 3,
                "description": "Power Supply Glitch Detected 0 No power supply glitch. 1 Power supply glitch is detected."
              },
              "ET1D": {
                "bit": 9,
                "description": "External Tampering 1 Detected"
              },
              "ESVD": {
                "bit": 16,
                "description": "External Security Violation Detected Indicates that a security violation is detected on one of the HP security violation ports"
              },
              "EO": {
                "bit": 17,
                "description": "Emergency Off This bit is set when a power off is requested."
              },
              "SPO": {
                "bit": 18,
                "description": "Set Power Off The SPO bit is set when the power button is pressed longer than the configured debounce time"
              },
              "SED": {
                "bit": 20,
                "description": "Scan Exit Detected"
              },
              "LPNS": {
                "bit": 30,
                "description": "LP Section is Non-Secured Indicates that LP section was provisioned/programmed in the non-secure state"
              },
              "LPS": {
                "bit": 31,
                "description": "LP Section is Secured Indicates that the LP section is provisioned/programmed in the secure or trusted state"
              }
            },
            "LPSRTCMR": {
              "SRTC": {
                "bit": 0,
                "description": "LP Secure Real Time Counter The most-significant 15 bits of the SRTC",
                "width": 15
              }
            },
            "LPSRTCLR": {
              "SRTC": {
                "bit": 0,
                "description": "LP Secure Real Time Counter least-significant 32 bits This register can be programmed only when SRTC is not active and not locked, meaning the SRTC_ENV, SRTC_SL, and SRTC_HL bits are not set",
                "width": 32
              }
            },
            "LPTAR": {
              "LPTA": {
                "bit": 0,
                "description": "LP Time Alarm This register can be programmed only when the LP time alarm is disabled (LPTA_EN bit is not set)",
                "width": 32
              }
            },
            "LPSMCMR": {
              "MON_COUNTER": {
                "bit": 0,
                "description": "Monotonic Counter most-significant 16 Bits The MC is incremented by one when: A write transaction to the LPSMCMR or LPSMCLR register is detected",
                "width": 16
              },
              "MC_ERA_BITS": {
                "bit": 16,
                "description": "Monotonic Counter Era Bits These bits are inputs to the module and typically connect to fuses",
                "width": 16
              }
            },
            "LPSMCLR": {
              "MON_COUNTER": {
                "bit": 0,
                "description": "Monotonic Counter bits The MC is incremented by one when: A write transaction to the LPSMCMR or LPSMCLR Register is detected",
                "width": 32
              }
            },
            "LPPGDR": {
              "PGD": {
                "bit": 0,
                "description": "Power Glitch Detector Value",
                "width": 32
              }
            },
            "LPGPR0_legacy_alias": {
              "GPR": {
                "bit": 0,
                "description": "General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed.",
                "width": 32
              }
            },
            "LPZMKR[%s]": {
              "ZMK": {
                "bit": 0,
                "description": "Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value",
                "width": 32
              }
            },
            "LPGPR_alias[%s]": {
              "GPR": {
                "bit": 0,
                "description": "General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed.",
                "width": 32
              }
            },
            "LPGPR[%s]": {
              "GPR": {
                "bit": 0,
                "description": "General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed.",
                "width": 32
              }
            },
            "HPVIDR1": {
              "MINOR_REV": {
                "bit": 0,
                "description": "SNVS block minor version number",
                "width": 8
              },
              "MAJOR_REV": {
                "bit": 8,
                "description": "SNVS block major version number",
                "width": 8
              },
              "IP_ID": {
                "bit": 16,
                "description": "SNVS block ID",
                "width": 16
              }
            },
            "HPVIDR2": {
              "CONFIG_OPT": {
                "bit": 0,
                "description": "SNVS Configuration Options",
                "width": 8
              },
              "ECO_REV": {
                "bit": 8,
                "description": "SNVS ECO Revision",
                "width": 8
              },
              "INTG_OPT": {
                "bit": 16,
                "description": "SNVS Integration Options",
                "width": 8
              },
              "IP_ERA": {
                "bit": 24,
                "description": "IP Era 00h - Era 1 or 2 03h - Era 3 04h - Era 4 05h - Era 5",
                "width": 8
              }
            }
          }
        },
        "CCM": {
          "instances": [
            {
              "name": "CCM_ANALOG",
              "base": "0x400D8000"
            },
            {
              "name": "CCM",
              "base": "0x400FC000",
              "irq": 42
            }
          ],
          "registers": {
            "PLL_USB1": {
              "offset": "0x10",
              "size": 32,
              "description": "Analog USB1 480MHz PLL Control Register"
            },
            "PLL_USB1_SET": {
              "offset": "0x14",
              "size": 32,
              "description": "Analog USB1 480MHz PLL Control Register"
            },
            "PLL_USB1_CLR": {
              "offset": "0x18",
              "size": 32,
              "description": "Analog USB1 480MHz PLL Control Register"
            },
            "PLL_USB1_TOG": {
              "offset": "0x1C",
              "size": 32,
              "description": "Analog USB1 480MHz PLL Control Register"
            },
            "PLL_SYS": {
              "offset": "0x30",
              "size": 32,
              "description": "Analog System PLL Control Register"
            },
            "PLL_SYS_SET": {
              "offset": "0x34",
              "size": 32,
              "description": "Analog System PLL Control Register"
            },
            "PLL_SYS_CLR": {
              "offset": "0x38",
              "size": 32,
              "description": "Analog System PLL Control Register"
            },
            "PLL_SYS_TOG": {
              "offset": "0x3C",
              "size": 32,
              "description": "Analog System PLL Control Register"
            },
            "PLL_SYS_SS": {
              "offset": "0x40",
              "size": 32,
              "description": "528MHz System PLL Spread Spectrum Register"
            },
            "PLL_SYS_NUM": {
              "offset": "0x50",
              "size": 32,
              "description": "Numerator of 528MHz System PLL Fractional Loop Divider Register"
            },
            "PLL_SYS_DENOM": {
              "offset": "0x60",
              "size": 32,
              "description": "Denominator of 528MHz System PLL Fractional Loop Divider Register"
            },
            "PLL_AUDIO": {
              "offset": "0x70",
              "size": 32,
              "description": "Analog Audio PLL control Register"
            },
            "PLL_AUDIO_SET": {
              "offset": "0x74",
              "size": 32,
              "description": "Analog Audio PLL control Register"
            },
            "PLL_AUDIO_CLR": {
              "offset": "0x78",
              "size": 32,
              "description": "Analog Audio PLL control Register"
            },
            "PLL_AUDIO_TOG": {
              "offset": "0x7C",
              "size": 32,
              "description": "Analog Audio PLL control Register"
            },
            "PLL_AUDIO_NUM": {
              "offset": "0x80",
              "size": 32,
              "description": "Numerator of Audio PLL Fractional Loop Divider Register"
            },
            "PLL_AUDIO_DENOM": {
              "offset": "0x90",
              "size": 32,
              "description": "Denominator of Audio PLL Fractional Loop Divider Register"
            },
            "PLL_ENET": {
              "offset": "0xE0",
              "size": 32,
              "description": "Analog ENET PLL Control Register"
            },
            "PLL_ENET_SET": {
              "offset": "0xE4",
              "size": 32,
              "description": "Analog ENET PLL Control Register"
            },
            "PLL_ENET_CLR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Analog ENET PLL Control Register"
            },
            "PLL_ENET_TOG": {
              "offset": "0xEC",
              "size": 32,
              "description": "Analog ENET PLL Control Register"
            },
            "PFD_480": {
              "offset": "0xF0",
              "size": 32,
              "description": "480MHz Clock (PLL3) Phase Fractional Divider Control Register"
            },
            "PFD_480_SET": {
              "offset": "0xF4",
              "size": 32,
              "description": "480MHz Clock (PLL3) Phase Fractional Divider Control Register"
            },
            "PFD_480_CLR": {
              "offset": "0xF8",
              "size": 32,
              "description": "480MHz Clock (PLL3) Phase Fractional Divider Control Register"
            },
            "PFD_480_TOG": {
              "offset": "0xFC",
              "size": 32,
              "description": "480MHz Clock (PLL3) Phase Fractional Divider Control Register"
            },
            "PFD_528": {
              "offset": "0x100",
              "size": 32,
              "description": "528MHz Clock (PLL2) Phase Fractional Divider Control Register"
            },
            "PFD_528_SET": {
              "offset": "0x104",
              "size": 32,
              "description": "528MHz Clock (PLL2) Phase Fractional Divider Control Register"
            },
            "PFD_528_CLR": {
              "offset": "0x108",
              "size": 32,
              "description": "528MHz Clock (PLL2) Phase Fractional Divider Control Register"
            },
            "PFD_528_TOG": {
              "offset": "0x10C",
              "size": 32,
              "description": "528MHz Clock (PLL2) Phase Fractional Divider Control Register"
            },
            "MISC0": {
              "offset": "0x150",
              "size": 32,
              "description": "Miscellaneous Register 0"
            },
            "MISC0_SET": {
              "offset": "0x154",
              "size": 32,
              "description": "Miscellaneous Register 0"
            },
            "MISC0_CLR": {
              "offset": "0x158",
              "size": 32,
              "description": "Miscellaneous Register 0"
            },
            "MISC0_TOG": {
              "offset": "0x15C",
              "size": 32,
              "description": "Miscellaneous Register 0"
            },
            "MISC1": {
              "offset": "0x160",
              "size": 32,
              "description": "Miscellaneous Register 1"
            },
            "MISC1_SET": {
              "offset": "0x164",
              "size": 32,
              "description": "Miscellaneous Register 1"
            },
            "MISC1_CLR": {
              "offset": "0x168",
              "size": 32,
              "description": "Miscellaneous Register 1"
            },
            "MISC1_TOG": {
              "offset": "0x16C",
              "size": 32,
              "description": "Miscellaneous Register 1"
            },
            "MISC2": {
              "offset": "0x170",
              "size": 32,
              "description": "Miscellaneous Register 2"
            },
            "MISC2_SET": {
              "offset": "0x174",
              "size": 32,
              "description": "Miscellaneous Register 2"
            },
            "MISC2_CLR": {
              "offset": "0x178",
              "size": 32,
              "description": "Miscellaneous Register 2"
            },
            "MISC2_TOG": {
              "offset": "0x17C",
              "size": 32,
              "description": "Miscellaneous Register 2"
            }
          },
          "bits": {
            "PLL_USB1": {
              "DIV_SELECT": {
                "bit": 1,
                "description": "This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22."
              },
              "EN_USB_CLKS": {
                "bit": 6,
                "description": "Powers the 9-phase PLL outputs for USBPHYn"
              },
              "POWER": {
                "bit": 12,
                "description": "Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens."
              },
              "ENABLE": {
                "bit": 13,
                "description": "Enable the PLL clock output."
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked. 0 - PLL is not currently locked."
              }
            },
            "PLL_USB1_SET": {
              "DIV_SELECT": {
                "bit": 1,
                "description": "This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22."
              },
              "EN_USB_CLKS": {
                "bit": 6,
                "description": "Powers the 9-phase PLL outputs for USBPHYn"
              },
              "POWER": {
                "bit": 12,
                "description": "Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens."
              },
              "ENABLE": {
                "bit": 13,
                "description": "Enable the PLL clock output."
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked. 0 - PLL is not currently locked."
              }
            },
            "PLL_USB1_CLR": {
              "DIV_SELECT": {
                "bit": 1,
                "description": "This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22."
              },
              "EN_USB_CLKS": {
                "bit": 6,
                "description": "Powers the 9-phase PLL outputs for USBPHYn"
              },
              "POWER": {
                "bit": 12,
                "description": "Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens."
              },
              "ENABLE": {
                "bit": 13,
                "description": "Enable the PLL clock output."
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked. 0 - PLL is not currently locked."
              }
            },
            "PLL_USB1_TOG": {
              "DIV_SELECT": {
                "bit": 1,
                "description": "This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22."
              },
              "EN_USB_CLKS": {
                "bit": 6,
                "description": "Powers the 9-phase PLL outputs for USBPHYn"
              },
              "POWER": {
                "bit": 12,
                "description": "Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens."
              },
              "ENABLE": {
                "bit": 13,
                "description": "Enable the PLL clock output."
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked. 0 - PLL is not currently locked."
              }
            },
            "PLL_SYS": {
              "DIV_SELECT": {
                "bit": 0,
                "description": "This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22."
              },
              "POWERDOWN": {
                "bit": 12,
                "description": "Powers down the PLL."
              },
              "ENABLE": {
                "bit": 13,
                "description": "Enable PLL output"
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked; 0 - PLL is not currently locked."
              }
            },
            "PLL_SYS_SET": {
              "DIV_SELECT": {
                "bit": 0,
                "description": "This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22."
              },
              "POWERDOWN": {
                "bit": 12,
                "description": "Powers down the PLL."
              },
              "ENABLE": {
                "bit": 13,
                "description": "Enable PLL output"
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked; 0 - PLL is not currently locked."
              }
            },
            "PLL_SYS_CLR": {
              "DIV_SELECT": {
                "bit": 0,
                "description": "This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22."
              },
              "POWERDOWN": {
                "bit": 12,
                "description": "Powers down the PLL."
              },
              "ENABLE": {
                "bit": 13,
                "description": "Enable PLL output"
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked; 0 - PLL is not currently locked."
              }
            },
            "PLL_SYS_TOG": {
              "DIV_SELECT": {
                "bit": 0,
                "description": "This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22."
              },
              "POWERDOWN": {
                "bit": 12,
                "description": "Powers down the PLL."
              },
              "ENABLE": {
                "bit": 13,
                "description": "Enable PLL output"
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked; 0 - PLL is not currently locked."
              }
            },
            "PLL_SYS_SS": {
              "STEP": {
                "bit": 0,
                "description": "Frequency change step = step/CCM_ANALOG_PLL_SYS_DENOM[B]*24MHz.",
                "width": 15
              },
              "ENABLE": {
                "bit": 15,
                "description": "Enable bit"
              },
              "STOP": {
                "bit": 16,
                "description": "Frequency change = stop/CCM_ANALOG_PLL_SYS_DENOM[B]*24MHz.",
                "width": 16
              }
            },
            "PLL_SYS_NUM": {
              "A": {
                "bit": 0,
                "description": "30 bit numerator (A) of fractional loop divider (signed integer).",
                "width": 30
              }
            },
            "PLL_SYS_DENOM": {
              "B": {
                "bit": 0,
                "description": "30 bit denominator (B) of fractional loop divider (unsigned integer).",
                "width": 30
              }
            },
            "PLL_AUDIO": {
              "DIV_SELECT": {
                "bit": 0,
                "description": "This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54.",
                "width": 7
              },
              "POWERDOWN": {
                "bit": 12,
                "description": "Powers down the PLL."
              },
              "ENABLE": {
                "bit": 13,
                "description": "Enable PLL output"
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "POST_DIV_SELECT": {
                "bit": 19,
                "description": "These bits implement a divider after the PLL, but before the enable and bypass mux.",
                "width": 2
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked. 0 - PLL is not currently locked."
              }
            },
            "PLL_AUDIO_SET": {
              "DIV_SELECT": {
                "bit": 0,
                "description": "This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54.",
                "width": 7
              },
              "POWERDOWN": {
                "bit": 12,
                "description": "Powers down the PLL."
              },
              "ENABLE": {
                "bit": 13,
                "description": "Enable PLL output"
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "POST_DIV_SELECT": {
                "bit": 19,
                "description": "These bits implement a divider after the PLL, but before the enable and bypass mux.",
                "width": 2
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked. 0 - PLL is not currently locked."
              }
            },
            "PLL_AUDIO_CLR": {
              "DIV_SELECT": {
                "bit": 0,
                "description": "This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54.",
                "width": 7
              },
              "POWERDOWN": {
                "bit": 12,
                "description": "Powers down the PLL."
              },
              "ENABLE": {
                "bit": 13,
                "description": "Enable PLL output"
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "POST_DIV_SELECT": {
                "bit": 19,
                "description": "These bits implement a divider after the PLL, but before the enable and bypass mux.",
                "width": 2
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked. 0 - PLL is not currently locked."
              }
            },
            "PLL_AUDIO_TOG": {
              "DIV_SELECT": {
                "bit": 0,
                "description": "This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54.",
                "width": 7
              },
              "POWERDOWN": {
                "bit": 12,
                "description": "Powers down the PLL."
              },
              "ENABLE": {
                "bit": 13,
                "description": "Enable PLL output"
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "POST_DIV_SELECT": {
                "bit": 19,
                "description": "These bits implement a divider after the PLL, but before the enable and bypass mux.",
                "width": 2
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked. 0 - PLL is not currently locked."
              }
            },
            "PLL_AUDIO_NUM": {
              "A": {
                "bit": 0,
                "description": "30 bit numerator of fractional loop divider.",
                "width": 30
              }
            },
            "PLL_AUDIO_DENOM": {
              "B": {
                "bit": 0,
                "description": "30 bit denominator of fractional loop divider.",
                "width": 30
              }
            },
            "PLL_ENET": {
              "POWERDOWN": {
                "bit": 12,
                "description": "Powers down the PLL."
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "ENET_500M_REF_EN": {
                "bit": 22,
                "description": "Enable the PLL providing ENET 500 MHz reference clock"
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked; 0 - PLL is not currently locked."
              }
            },
            "PLL_ENET_SET": {
              "POWERDOWN": {
                "bit": 12,
                "description": "Powers down the PLL."
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "ENET_500M_REF_EN": {
                "bit": 22,
                "description": "Enable the PLL providing ENET 500 MHz reference clock"
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked; 0 - PLL is not currently locked."
              }
            },
            "PLL_ENET_CLR": {
              "POWERDOWN": {
                "bit": 12,
                "description": "Powers down the PLL."
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "ENET_500M_REF_EN": {
                "bit": 22,
                "description": "Enable the PLL providing ENET 500 MHz reference clock"
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked; 0 - PLL is not currently locked."
              }
            },
            "PLL_ENET_TOG": {
              "POWERDOWN": {
                "bit": 12,
                "description": "Powers down the PLL."
              },
              "BYPASS_CLK_SRC": {
                "bit": 14,
                "description": "Determines the bypass source.",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Bypass the PLL."
              },
              "ENET_500M_REF_EN": {
                "bit": 22,
                "description": "Enable the PLL providing ENET 500 MHz reference clock"
              },
              "LOCK": {
                "bit": 31,
                "description": "1 - PLL is currently locked; 0 - PLL is not currently locked."
              }
            },
            "PFD_480": {
              "PFD0_FRAC": {
                "bit": 0,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD0_STABLE": {
                "bit": 6,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD0_CLKGATE": {
                "bit": 7,
                "description": "If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)"
              },
              "PFD1_FRAC": {
                "bit": 8,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD1_STABLE": {
                "bit": 14,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD1_CLKGATE": {
                "bit": 15,
                "description": "IO Clock Gate"
              },
              "PFD2_FRAC": {
                "bit": 16,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD2_STABLE": {
                "bit": 22,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD2_CLKGATE": {
                "bit": 23,
                "description": "IO Clock Gate"
              },
              "PFD3_FRAC": {
                "bit": 24,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD3_STABLE": {
                "bit": 30,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD3_CLKGATE": {
                "bit": 31,
                "description": "IO Clock Gate"
              }
            },
            "PFD_480_SET": {
              "PFD0_FRAC": {
                "bit": 0,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD0_STABLE": {
                "bit": 6,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD0_CLKGATE": {
                "bit": 7,
                "description": "If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)"
              },
              "PFD1_FRAC": {
                "bit": 8,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD1_STABLE": {
                "bit": 14,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD1_CLKGATE": {
                "bit": 15,
                "description": "IO Clock Gate"
              },
              "PFD2_FRAC": {
                "bit": 16,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD2_STABLE": {
                "bit": 22,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD2_CLKGATE": {
                "bit": 23,
                "description": "IO Clock Gate"
              },
              "PFD3_FRAC": {
                "bit": 24,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD3_STABLE": {
                "bit": 30,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD3_CLKGATE": {
                "bit": 31,
                "description": "IO Clock Gate"
              }
            },
            "PFD_480_CLR": {
              "PFD0_FRAC": {
                "bit": 0,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD0_STABLE": {
                "bit": 6,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD0_CLKGATE": {
                "bit": 7,
                "description": "If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)"
              },
              "PFD1_FRAC": {
                "bit": 8,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD1_STABLE": {
                "bit": 14,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD1_CLKGATE": {
                "bit": 15,
                "description": "IO Clock Gate"
              },
              "PFD2_FRAC": {
                "bit": 16,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD2_STABLE": {
                "bit": 22,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD2_CLKGATE": {
                "bit": 23,
                "description": "IO Clock Gate"
              },
              "PFD3_FRAC": {
                "bit": 24,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD3_STABLE": {
                "bit": 30,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD3_CLKGATE": {
                "bit": 31,
                "description": "IO Clock Gate"
              }
            },
            "PFD_480_TOG": {
              "PFD0_FRAC": {
                "bit": 0,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD0_STABLE": {
                "bit": 6,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD0_CLKGATE": {
                "bit": 7,
                "description": "If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)"
              },
              "PFD1_FRAC": {
                "bit": 8,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD1_STABLE": {
                "bit": 14,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD1_CLKGATE": {
                "bit": 15,
                "description": "IO Clock Gate"
              },
              "PFD2_FRAC": {
                "bit": 16,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD2_STABLE": {
                "bit": 22,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD2_CLKGATE": {
                "bit": 23,
                "description": "IO Clock Gate"
              },
              "PFD3_FRAC": {
                "bit": 24,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD3_STABLE": {
                "bit": 30,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD3_CLKGATE": {
                "bit": 31,
                "description": "IO Clock Gate"
              }
            },
            "PFD_528": {
              "PFD0_FRAC": {
                "bit": 0,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD0_STABLE": {
                "bit": 6,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD0_CLKGATE": {
                "bit": 7,
                "description": "If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)"
              },
              "PFD1_FRAC": {
                "bit": 8,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD1_STABLE": {
                "bit": 14,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD1_CLKGATE": {
                "bit": 15,
                "description": "IO Clock Gate"
              },
              "PFD2_FRAC": {
                "bit": 16,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD2_STABLE": {
                "bit": 22,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD2_CLKGATE": {
                "bit": 23,
                "description": "IO Clock Gate"
              },
              "PFD3_FRAC": {
                "bit": 24,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD3_STABLE": {
                "bit": 30,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD3_CLKGATE": {
                "bit": 31,
                "description": "IO Clock Gate"
              }
            },
            "PFD_528_SET": {
              "PFD0_FRAC": {
                "bit": 0,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD0_STABLE": {
                "bit": 6,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD0_CLKGATE": {
                "bit": 7,
                "description": "If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)"
              },
              "PFD1_FRAC": {
                "bit": 8,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD1_STABLE": {
                "bit": 14,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD1_CLKGATE": {
                "bit": 15,
                "description": "IO Clock Gate"
              },
              "PFD2_FRAC": {
                "bit": 16,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD2_STABLE": {
                "bit": 22,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD2_CLKGATE": {
                "bit": 23,
                "description": "IO Clock Gate"
              },
              "PFD3_FRAC": {
                "bit": 24,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD3_STABLE": {
                "bit": 30,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD3_CLKGATE": {
                "bit": 31,
                "description": "IO Clock Gate"
              }
            },
            "PFD_528_CLR": {
              "PFD0_FRAC": {
                "bit": 0,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD0_STABLE": {
                "bit": 6,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD0_CLKGATE": {
                "bit": 7,
                "description": "If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)"
              },
              "PFD1_FRAC": {
                "bit": 8,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD1_STABLE": {
                "bit": 14,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD1_CLKGATE": {
                "bit": 15,
                "description": "IO Clock Gate"
              },
              "PFD2_FRAC": {
                "bit": 16,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD2_STABLE": {
                "bit": 22,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD2_CLKGATE": {
                "bit": 23,
                "description": "IO Clock Gate"
              },
              "PFD3_FRAC": {
                "bit": 24,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD3_STABLE": {
                "bit": 30,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD3_CLKGATE": {
                "bit": 31,
                "description": "IO Clock Gate"
              }
            },
            "PFD_528_TOG": {
              "PFD0_FRAC": {
                "bit": 0,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD0_STABLE": {
                "bit": 6,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD0_CLKGATE": {
                "bit": 7,
                "description": "If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)"
              },
              "PFD1_FRAC": {
                "bit": 8,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD1_STABLE": {
                "bit": 14,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD1_CLKGATE": {
                "bit": 15,
                "description": "IO Clock Gate"
              },
              "PFD2_FRAC": {
                "bit": 16,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD2_STABLE": {
                "bit": 22,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD2_CLKGATE": {
                "bit": 23,
                "description": "IO Clock Gate"
              },
              "PFD3_FRAC": {
                "bit": 24,
                "description": "This field controls the fractional divide value",
                "width": 6
              },
              "PFD3_STABLE": {
                "bit": 30,
                "description": "This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code"
              },
              "PFD3_CLKGATE": {
                "bit": 31,
                "description": "IO Clock Gate"
              }
            },
            "MISC0": {
              "REFTOP_PWD": {
                "bit": 0,
                "description": "Control bit to power-down the analog bandgap reference circuitry"
              },
              "REFTOP_SELFBIASOFF": {
                "bit": 3,
                "description": "Control bit to disable the self-bias circuit in the analog bandgap"
              },
              "REFTOP_VBGADJ": {
                "bit": 4,
                "description": "Not related to CCM. See Power Management Unit (PMU)",
                "width": 3
              },
              "REFTOP_VBGUP": {
                "bit": 7,
                "description": "Status bit that signals the analog bandgap voltage is up and stable"
              },
              "STOP_MODE_CONFIG": {
                "bit": 10,
                "description": "Configure the analog behavior in stop mode.",
                "width": 2
              },
              "DISCON_HIGH_SNVS": {
                "bit": 12,
                "description": "This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN."
              },
              "OSC_I": {
                "bit": 13,
                "description": "This field determines the bias current in the 24MHz oscillator",
                "width": 2
              },
              "OSC_XTALOK": {
                "bit": 15,
                "description": "Status bit that signals that the output of the 24-MHz crystal oscillator is stable"
              },
              "OSC_XTALOK_EN": {
                "bit": 16,
                "description": "This bit enables the detector that signals when the 24MHz crystal oscillator is stable"
              },
              "CLKGATE_CTRL": {
                "bit": 25,
                "description": "This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block"
              },
              "CLKGATE_DELAY": {
                "bit": 26,
                "description": "This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block",
                "width": 3
              },
              "RTC_XTAL_SOURCE": {
                "bit": 29,
                "description": "This field indicates which chip source is being used for the rtc clock"
              },
              "XTAL_24M_PWD": {
                "bit": 30,
                "description": "This field powers down the 24M crystal oscillator if set true"
              }
            },
            "MISC0_SET": {
              "REFTOP_PWD": {
                "bit": 0,
                "description": "Control bit to power-down the analog bandgap reference circuitry"
              },
              "REFTOP_SELFBIASOFF": {
                "bit": 3,
                "description": "Control bit to disable the self-bias circuit in the analog bandgap"
              },
              "REFTOP_VBGADJ": {
                "bit": 4,
                "description": "Not related to CCM. See Power Management Unit (PMU)",
                "width": 3
              },
              "REFTOP_VBGUP": {
                "bit": 7,
                "description": "Status bit that signals the analog bandgap voltage is up and stable"
              },
              "STOP_MODE_CONFIG": {
                "bit": 10,
                "description": "Configure the analog behavior in stop mode.",
                "width": 2
              },
              "DISCON_HIGH_SNVS": {
                "bit": 12,
                "description": "This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN."
              },
              "OSC_I": {
                "bit": 13,
                "description": "This field determines the bias current in the 24MHz oscillator",
                "width": 2
              },
              "OSC_XTALOK": {
                "bit": 15,
                "description": "Status bit that signals that the output of the 24-MHz crystal oscillator is stable"
              },
              "OSC_XTALOK_EN": {
                "bit": 16,
                "description": "This bit enables the detector that signals when the 24MHz crystal oscillator is stable"
              },
              "CLKGATE_CTRL": {
                "bit": 25,
                "description": "This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block"
              },
              "CLKGATE_DELAY": {
                "bit": 26,
                "description": "This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block",
                "width": 3
              },
              "RTC_XTAL_SOURCE": {
                "bit": 29,
                "description": "This field indicates which chip source is being used for the rtc clock"
              },
              "XTAL_24M_PWD": {
                "bit": 30,
                "description": "This field powers down the 24M crystal oscillator if set true"
              }
            },
            "MISC0_CLR": {
              "REFTOP_PWD": {
                "bit": 0,
                "description": "Control bit to power-down the analog bandgap reference circuitry"
              },
              "REFTOP_SELFBIASOFF": {
                "bit": 3,
                "description": "Control bit to disable the self-bias circuit in the analog bandgap"
              },
              "REFTOP_VBGADJ": {
                "bit": 4,
                "description": "Not related to CCM. See Power Management Unit (PMU)",
                "width": 3
              },
              "REFTOP_VBGUP": {
                "bit": 7,
                "description": "Status bit that signals the analog bandgap voltage is up and stable"
              },
              "STOP_MODE_CONFIG": {
                "bit": 10,
                "description": "Configure the analog behavior in stop mode.",
                "width": 2
              },
              "DISCON_HIGH_SNVS": {
                "bit": 12,
                "description": "This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN."
              },
              "OSC_I": {
                "bit": 13,
                "description": "This field determines the bias current in the 24MHz oscillator",
                "width": 2
              },
              "OSC_XTALOK": {
                "bit": 15,
                "description": "Status bit that signals that the output of the 24-MHz crystal oscillator is stable"
              },
              "OSC_XTALOK_EN": {
                "bit": 16,
                "description": "This bit enables the detector that signals when the 24MHz crystal oscillator is stable"
              },
              "CLKGATE_CTRL": {
                "bit": 25,
                "description": "This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block"
              },
              "CLKGATE_DELAY": {
                "bit": 26,
                "description": "This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block",
                "width": 3
              },
              "RTC_XTAL_SOURCE": {
                "bit": 29,
                "description": "This field indicates which chip source is being used for the rtc clock"
              },
              "XTAL_24M_PWD": {
                "bit": 30,
                "description": "This field powers down the 24M crystal oscillator if set true"
              }
            },
            "MISC0_TOG": {
              "REFTOP_PWD": {
                "bit": 0,
                "description": "Control bit to power-down the analog bandgap reference circuitry"
              },
              "REFTOP_SELFBIASOFF": {
                "bit": 3,
                "description": "Control bit to disable the self-bias circuit in the analog bandgap"
              },
              "REFTOP_VBGADJ": {
                "bit": 4,
                "description": "Not related to CCM. See Power Management Unit (PMU)",
                "width": 3
              },
              "REFTOP_VBGUP": {
                "bit": 7,
                "description": "Status bit that signals the analog bandgap voltage is up and stable"
              },
              "STOP_MODE_CONFIG": {
                "bit": 10,
                "description": "Configure the analog behavior in stop mode.",
                "width": 2
              },
              "DISCON_HIGH_SNVS": {
                "bit": 12,
                "description": "This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN."
              },
              "OSC_I": {
                "bit": 13,
                "description": "This field determines the bias current in the 24MHz oscillator",
                "width": 2
              },
              "OSC_XTALOK": {
                "bit": 15,
                "description": "Status bit that signals that the output of the 24-MHz crystal oscillator is stable"
              },
              "OSC_XTALOK_EN": {
                "bit": 16,
                "description": "This bit enables the detector that signals when the 24MHz crystal oscillator is stable"
              },
              "CLKGATE_CTRL": {
                "bit": 25,
                "description": "This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block"
              },
              "CLKGATE_DELAY": {
                "bit": 26,
                "description": "This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block",
                "width": 3
              },
              "RTC_XTAL_SOURCE": {
                "bit": 29,
                "description": "This field indicates which chip source is being used for the rtc clock"
              },
              "XTAL_24M_PWD": {
                "bit": 30,
                "description": "This field powers down the 24M crystal oscillator if set true"
              }
            },
            "MISC1": {
              "PFD_480_AUTOGATE_EN": {
                "bit": 16,
                "description": "This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off"
              },
              "PFD_528_AUTOGATE_EN": {
                "bit": 17,
                "description": "This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off"
              },
              "IRQ_TEMPPANIC": {
                "bit": 27,
                "description": "This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature"
              },
              "IRQ_TEMPLOW": {
                "bit": 28,
                "description": "This status bit is set to one when the temperature sensor low interrupt asserts for low temperature"
              },
              "IRQ_TEMPHIGH": {
                "bit": 29,
                "description": "This status bit is set to one when the temperature sensor high interrupt asserts for high temperature"
              },
              "IRQ_ANA_BO": {
                "bit": 30,
                "description": "This status bit is set to one when when any of the analog regulator brownout interrupts assert"
              },
              "IRQ_DIG_BO": {
                "bit": 31,
                "description": "This status bit is set to one when when any of the digital regulator brownout interrupts assert"
              }
            },
            "MISC1_SET": {
              "PFD_480_AUTOGATE_EN": {
                "bit": 16,
                "description": "This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off"
              },
              "PFD_528_AUTOGATE_EN": {
                "bit": 17,
                "description": "This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off"
              },
              "IRQ_TEMPPANIC": {
                "bit": 27,
                "description": "This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature"
              },
              "IRQ_TEMPLOW": {
                "bit": 28,
                "description": "This status bit is set to one when the temperature sensor low interrupt asserts for low temperature"
              },
              "IRQ_TEMPHIGH": {
                "bit": 29,
                "description": "This status bit is set to one when the temperature sensor high interrupt asserts for high temperature"
              },
              "IRQ_ANA_BO": {
                "bit": 30,
                "description": "This status bit is set to one when when any of the analog regulator brownout interrupts assert"
              },
              "IRQ_DIG_BO": {
                "bit": 31,
                "description": "This status bit is set to one when when any of the digital regulator brownout interrupts assert"
              }
            },
            "MISC1_CLR": {
              "PFD_480_AUTOGATE_EN": {
                "bit": 16,
                "description": "This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off"
              },
              "PFD_528_AUTOGATE_EN": {
                "bit": 17,
                "description": "This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off"
              },
              "IRQ_TEMPPANIC": {
                "bit": 27,
                "description": "This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature"
              },
              "IRQ_TEMPLOW": {
                "bit": 28,
                "description": "This status bit is set to one when the temperature sensor low interrupt asserts for low temperature"
              },
              "IRQ_TEMPHIGH": {
                "bit": 29,
                "description": "This status bit is set to one when the temperature sensor high interrupt asserts for high temperature"
              },
              "IRQ_ANA_BO": {
                "bit": 30,
                "description": "This status bit is set to one when when any of the analog regulator brownout interrupts assert"
              },
              "IRQ_DIG_BO": {
                "bit": 31,
                "description": "This status bit is set to one when when any of the digital regulator brownout interrupts assert"
              }
            },
            "MISC1_TOG": {
              "PFD_480_AUTOGATE_EN": {
                "bit": 16,
                "description": "This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off"
              },
              "PFD_528_AUTOGATE_EN": {
                "bit": 17,
                "description": "This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off"
              },
              "IRQ_TEMPPANIC": {
                "bit": 27,
                "description": "This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature"
              },
              "IRQ_TEMPLOW": {
                "bit": 28,
                "description": "This status bit is set to one when the temperature sensor low interrupt asserts for low temperature"
              },
              "IRQ_TEMPHIGH": {
                "bit": 29,
                "description": "This status bit is set to one when the temperature sensor high interrupt asserts for high temperature"
              },
              "IRQ_ANA_BO": {
                "bit": 30,
                "description": "This status bit is set to one when when any of the analog regulator brownout interrupts assert"
              },
              "IRQ_DIG_BO": {
                "bit": 31,
                "description": "This status bit is set to one when when any of the digital regulator brownout interrupts assert"
              }
            },
            "MISC2": {
              "REG0_BO_OFFSET": {
                "bit": 0,
                "description": "This field defines the brown out voltage offset for the CORE power domain",
                "width": 3
              },
              "REG0_BO_STATUS": {
                "bit": 3,
                "description": "Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG0_ENABLE_BO": {
                "bit": 5,
                "description": "Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG0_OK": {
                "bit": 6,
                "description": "ARM supply Not related to CCM. See Power Management Unit (PMU)"
              },
              "PLL3_DISABLE": {
                "bit": 7,
                "description": "When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode"
              },
              "REG1_BO_OFFSET": {
                "bit": 8,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG1_BO_STATUS": {
                "bit": 11,
                "description": "Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG1_ENABLE_BO": {
                "bit": 13,
                "description": "Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG1_OK": {
                "bit": 14,
                "description": "GPU supply Not related to CCM. See Power Management Unit (PMU)"
              },
              "AUDIO_DIV_LSB": {
                "bit": 15,
                "description": "LSB of Post-divider for Audio PLL"
              },
              "REG2_BO_OFFSET": {
                "bit": 16,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG2_BO_STATUS": {
                "bit": 19,
                "description": "Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG2_ENABLE_BO": {
                "bit": 21,
                "description": "Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG2_OK": {
                "bit": 22,
                "description": "Signals that the voltage is above the brownout level for the SOC supply"
              },
              "AUDIO_DIV_MSB": {
                "bit": 23,
                "description": "MSB of Post-divider for Audio PLL"
              },
              "REG0_STEP_TIME": {
                "bit": 24,
                "description": "Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)",
                "width": 2
              },
              "REG1_STEP_TIME": {
                "bit": 26,
                "description": "Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)",
                "width": 2
              },
              "REG2_STEP_TIME": {
                "bit": 28,
                "description": "Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)",
                "width": 2
              }
            },
            "MISC2_SET": {
              "REG0_BO_OFFSET": {
                "bit": 0,
                "description": "This field defines the brown out voltage offset for the CORE power domain",
                "width": 3
              },
              "REG0_BO_STATUS": {
                "bit": 3,
                "description": "Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG0_ENABLE_BO": {
                "bit": 5,
                "description": "Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG0_OK": {
                "bit": 6,
                "description": "ARM supply Not related to CCM. See Power Management Unit (PMU)"
              },
              "PLL3_DISABLE": {
                "bit": 7,
                "description": "When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode"
              },
              "REG1_BO_OFFSET": {
                "bit": 8,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG1_BO_STATUS": {
                "bit": 11,
                "description": "Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG1_ENABLE_BO": {
                "bit": 13,
                "description": "Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG1_OK": {
                "bit": 14,
                "description": "GPU supply Not related to CCM. See Power Management Unit (PMU)"
              },
              "AUDIO_DIV_LSB": {
                "bit": 15,
                "description": "LSB of Post-divider for Audio PLL"
              },
              "REG2_BO_OFFSET": {
                "bit": 16,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG2_BO_STATUS": {
                "bit": 19,
                "description": "Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG2_ENABLE_BO": {
                "bit": 21,
                "description": "Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG2_OK": {
                "bit": 22,
                "description": "Signals that the voltage is above the brownout level for the SOC supply"
              },
              "AUDIO_DIV_MSB": {
                "bit": 23,
                "description": "MSB of Post-divider for Audio PLL"
              },
              "REG0_STEP_TIME": {
                "bit": 24,
                "description": "Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)",
                "width": 2
              },
              "REG1_STEP_TIME": {
                "bit": 26,
                "description": "Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)",
                "width": 2
              },
              "REG2_STEP_TIME": {
                "bit": 28,
                "description": "Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)",
                "width": 2
              }
            },
            "MISC2_CLR": {
              "REG0_BO_OFFSET": {
                "bit": 0,
                "description": "This field defines the brown out voltage offset for the CORE power domain",
                "width": 3
              },
              "REG0_BO_STATUS": {
                "bit": 3,
                "description": "Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG0_ENABLE_BO": {
                "bit": 5,
                "description": "Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG0_OK": {
                "bit": 6,
                "description": "ARM supply Not related to CCM. See Power Management Unit (PMU)"
              },
              "PLL3_DISABLE": {
                "bit": 7,
                "description": "When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode"
              },
              "REG1_BO_OFFSET": {
                "bit": 8,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG1_BO_STATUS": {
                "bit": 11,
                "description": "Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG1_ENABLE_BO": {
                "bit": 13,
                "description": "Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG1_OK": {
                "bit": 14,
                "description": "GPU supply Not related to CCM. See Power Management Unit (PMU)"
              },
              "AUDIO_DIV_LSB": {
                "bit": 15,
                "description": "LSB of Post-divider for Audio PLL"
              },
              "REG2_BO_OFFSET": {
                "bit": 16,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG2_BO_STATUS": {
                "bit": 19,
                "description": "Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG2_ENABLE_BO": {
                "bit": 21,
                "description": "Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG2_OK": {
                "bit": 22,
                "description": "Signals that the voltage is above the brownout level for the SOC supply"
              },
              "AUDIO_DIV_MSB": {
                "bit": 23,
                "description": "MSB of Post-divider for Audio PLL"
              },
              "REG0_STEP_TIME": {
                "bit": 24,
                "description": "Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)",
                "width": 2
              },
              "REG1_STEP_TIME": {
                "bit": 26,
                "description": "Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)",
                "width": 2
              },
              "REG2_STEP_TIME": {
                "bit": 28,
                "description": "Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)",
                "width": 2
              }
            },
            "MISC2_TOG": {
              "REG0_BO_OFFSET": {
                "bit": 0,
                "description": "This field defines the brown out voltage offset for the CORE power domain",
                "width": 3
              },
              "REG0_BO_STATUS": {
                "bit": 3,
                "description": "Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG0_ENABLE_BO": {
                "bit": 5,
                "description": "Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG0_OK": {
                "bit": 6,
                "description": "ARM supply Not related to CCM. See Power Management Unit (PMU)"
              },
              "PLL3_DISABLE": {
                "bit": 7,
                "description": "When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode"
              },
              "REG1_BO_OFFSET": {
                "bit": 8,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG1_BO_STATUS": {
                "bit": 11,
                "description": "Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG1_ENABLE_BO": {
                "bit": 13,
                "description": "Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG1_OK": {
                "bit": 14,
                "description": "GPU supply Not related to CCM. See Power Management Unit (PMU)"
              },
              "AUDIO_DIV_LSB": {
                "bit": 15,
                "description": "LSB of Post-divider for Audio PLL"
              },
              "REG2_BO_OFFSET": {
                "bit": 16,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG2_BO_STATUS": {
                "bit": 19,
                "description": "Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG2_ENABLE_BO": {
                "bit": 21,
                "description": "Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)"
              },
              "REG2_OK": {
                "bit": 22,
                "description": "Signals that the voltage is above the brownout level for the SOC supply"
              },
              "AUDIO_DIV_MSB": {
                "bit": 23,
                "description": "MSB of Post-divider for Audio PLL"
              },
              "REG0_STEP_TIME": {
                "bit": 24,
                "description": "Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)",
                "width": 2
              },
              "REG1_STEP_TIME": {
                "bit": 26,
                "description": "Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)",
                "width": 2
              },
              "REG2_STEP_TIME": {
                "bit": 28,
                "description": "Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)",
                "width": 2
              }
            }
          }
        },
        "PMU": {
          "instances": [
            {
              "name": "PMU",
              "base": "0x400D8000",
              "irq": 61
            }
          ],
          "registers": {
            "REG_1P1": {
              "offset": "0x110",
              "size": 32,
              "description": "Regulator 1P1 Register"
            },
            "REG_1P1_SET": {
              "offset": "0x114",
              "size": 32,
              "description": "Regulator 1P1 Register"
            },
            "REG_1P1_CLR": {
              "offset": "0x118",
              "size": 32,
              "description": "Regulator 1P1 Register"
            },
            "REG_1P1_TOG": {
              "offset": "0x11C",
              "size": 32,
              "description": "Regulator 1P1 Register"
            },
            "REG_3P0": {
              "offset": "0x120",
              "size": 32,
              "description": "Regulator 3P0 Register"
            },
            "REG_3P0_SET": {
              "offset": "0x124",
              "size": 32,
              "description": "Regulator 3P0 Register"
            },
            "REG_3P0_CLR": {
              "offset": "0x128",
              "size": 32,
              "description": "Regulator 3P0 Register"
            },
            "REG_3P0_TOG": {
              "offset": "0x12C",
              "size": 32,
              "description": "Regulator 3P0 Register"
            },
            "REG_2P5": {
              "offset": "0x130",
              "size": 32,
              "description": "Regulator 2P5 Register"
            },
            "REG_2P5_SET": {
              "offset": "0x134",
              "size": 32,
              "description": "Regulator 2P5 Register"
            },
            "REG_2P5_CLR": {
              "offset": "0x138",
              "size": 32,
              "description": "Regulator 2P5 Register"
            },
            "REG_2P5_TOG": {
              "offset": "0x13C",
              "size": 32,
              "description": "Regulator 2P5 Register"
            },
            "REG_CORE": {
              "offset": "0x140",
              "size": 32,
              "description": "Digital Regulator Core Register"
            },
            "REG_CORE_SET": {
              "offset": "0x144",
              "size": 32,
              "description": "Digital Regulator Core Register"
            },
            "REG_CORE_CLR": {
              "offset": "0x148",
              "size": 32,
              "description": "Digital Regulator Core Register"
            },
            "REG_CORE_TOG": {
              "offset": "0x14C",
              "size": 32,
              "description": "Digital Regulator Core Register"
            },
            "MISC0": {
              "offset": "0x150",
              "size": 32,
              "description": "Miscellaneous Register 0"
            },
            "MISC0_SET": {
              "offset": "0x154",
              "size": 32,
              "description": "Miscellaneous Register 0"
            },
            "MISC0_CLR": {
              "offset": "0x158",
              "size": 32,
              "description": "Miscellaneous Register 0"
            },
            "MISC0_TOG": {
              "offset": "0x15C",
              "size": 32,
              "description": "Miscellaneous Register 0"
            },
            "MISC1": {
              "offset": "0x160",
              "size": 32,
              "description": "Miscellaneous Register 1"
            },
            "MISC1_SET": {
              "offset": "0x164",
              "size": 32,
              "description": "Miscellaneous Register 1"
            },
            "MISC1_CLR": {
              "offset": "0x168",
              "size": 32,
              "description": "Miscellaneous Register 1"
            },
            "MISC1_TOG": {
              "offset": "0x16C",
              "size": 32,
              "description": "Miscellaneous Register 1"
            },
            "MISC2": {
              "offset": "0x170",
              "size": 32,
              "description": "Miscellaneous Control Register"
            },
            "MISC2_SET": {
              "offset": "0x174",
              "size": 32,
              "description": "Miscellaneous Control Register"
            },
            "MISC2_CLR": {
              "offset": "0x178",
              "size": 32,
              "description": "Miscellaneous Control Register"
            },
            "MISC2_TOG": {
              "offset": "0x17C",
              "size": 32,
              "description": "Miscellaneous Control Register"
            }
          },
          "bits": {
            "REG_1P1": {
              "ENABLE_LINREG": {
                "bit": 0,
                "description": "Control bit to enable the regulator output."
              },
              "ENABLE_BO": {
                "bit": 1,
                "description": "Control bit to enable the brownout circuitry in the regulator."
              },
              "ENABLE_ILIMIT": {
                "bit": 2,
                "description": "Control bit to enable the current-limit circuitry in the regulator."
              },
              "ENABLE_PULLDOWN": {
                "bit": 3,
                "description": "Control bit to enable the pull-down circuitry in the regulator"
              },
              "BO_OFFSET": {
                "bit": 4,
                "description": "Control bits to adjust the regulator brownout offset voltage in 25mV steps",
                "width": 3
              },
              "OUTPUT_TRG": {
                "bit": 8,
                "description": "Control bits to adjust the regulator output voltage",
                "width": 5
              },
              "BO_VDD1P1": {
                "bit": 16,
                "description": "Status bit that signals when a brownout is detected on the regulator output."
              },
              "OK_VDD1P1": {
                "bit": 17,
                "description": "Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target"
              },
              "ENABLE_WEAK_LINREG": {
                "bit": 18,
                "description": "Enables the weak 1p1 regulator"
              },
              "SELREF_WEAK_LINREG": {
                "bit": 19,
                "description": "Selects the source for the reference voltage of the weak 1p1 regulator."
              }
            },
            "REG_1P1_SET": {
              "ENABLE_LINREG": {
                "bit": 0,
                "description": "Control bit to enable the regulator output."
              },
              "ENABLE_BO": {
                "bit": 1,
                "description": "Control bit to enable the brownout circuitry in the regulator."
              },
              "ENABLE_ILIMIT": {
                "bit": 2,
                "description": "Control bit to enable the current-limit circuitry in the regulator."
              },
              "ENABLE_PULLDOWN": {
                "bit": 3,
                "description": "Control bit to enable the pull-down circuitry in the regulator"
              },
              "BO_OFFSET": {
                "bit": 4,
                "description": "Control bits to adjust the regulator brownout offset voltage in 25mV steps",
                "width": 3
              },
              "OUTPUT_TRG": {
                "bit": 8,
                "description": "Control bits to adjust the regulator output voltage",
                "width": 5
              },
              "BO_VDD1P1": {
                "bit": 16,
                "description": "Status bit that signals when a brownout is detected on the regulator output."
              },
              "OK_VDD1P1": {
                "bit": 17,
                "description": "Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target"
              },
              "ENABLE_WEAK_LINREG": {
                "bit": 18,
                "description": "Enables the weak 1p1 regulator"
              },
              "SELREF_WEAK_LINREG": {
                "bit": 19,
                "description": "Selects the source for the reference voltage of the weak 1p1 regulator."
              }
            },
            "REG_1P1_CLR": {
              "ENABLE_LINREG": {
                "bit": 0,
                "description": "Control bit to enable the regulator output."
              },
              "ENABLE_BO": {
                "bit": 1,
                "description": "Control bit to enable the brownout circuitry in the regulator."
              },
              "ENABLE_ILIMIT": {
                "bit": 2,
                "description": "Control bit to enable the current-limit circuitry in the regulator."
              },
              "ENABLE_PULLDOWN": {
                "bit": 3,
                "description": "Control bit to enable the pull-down circuitry in the regulator"
              },
              "BO_OFFSET": {
                "bit": 4,
                "description": "Control bits to adjust the regulator brownout offset voltage in 25mV steps",
                "width": 3
              },
              "OUTPUT_TRG": {
                "bit": 8,
                "description": "Control bits to adjust the regulator output voltage",
                "width": 5
              },
              "BO_VDD1P1": {
                "bit": 16,
                "description": "Status bit that signals when a brownout is detected on the regulator output."
              },
              "OK_VDD1P1": {
                "bit": 17,
                "description": "Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target"
              },
              "ENABLE_WEAK_LINREG": {
                "bit": 18,
                "description": "Enables the weak 1p1 regulator"
              },
              "SELREF_WEAK_LINREG": {
                "bit": 19,
                "description": "Selects the source for the reference voltage of the weak 1p1 regulator."
              }
            },
            "REG_1P1_TOG": {
              "ENABLE_LINREG": {
                "bit": 0,
                "description": "Control bit to enable the regulator output."
              },
              "ENABLE_BO": {
                "bit": 1,
                "description": "Control bit to enable the brownout circuitry in the regulator."
              },
              "ENABLE_ILIMIT": {
                "bit": 2,
                "description": "Control bit to enable the current-limit circuitry in the regulator."
              },
              "ENABLE_PULLDOWN": {
                "bit": 3,
                "description": "Control bit to enable the pull-down circuitry in the regulator"
              },
              "BO_OFFSET": {
                "bit": 4,
                "description": "Control bits to adjust the regulator brownout offset voltage in 25mV steps",
                "width": 3
              },
              "OUTPUT_TRG": {
                "bit": 8,
                "description": "Control bits to adjust the regulator output voltage",
                "width": 5
              },
              "BO_VDD1P1": {
                "bit": 16,
                "description": "Status bit that signals when a brownout is detected on the regulator output."
              },
              "OK_VDD1P1": {
                "bit": 17,
                "description": "Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target"
              },
              "ENABLE_WEAK_LINREG": {
                "bit": 18,
                "description": "Enables the weak 1p1 regulator"
              },
              "SELREF_WEAK_LINREG": {
                "bit": 19,
                "description": "Selects the source for the reference voltage of the weak 1p1 regulator."
              }
            },
            "REG_3P0": {
              "ENABLE_LINREG": {
                "bit": 0,
                "description": "Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference"
              },
              "ENABLE_BO": {
                "bit": 1,
                "description": "Control bit to enable the brownout circuitry in the regulator."
              },
              "ENABLE_ILIMIT": {
                "bit": 2,
                "description": "Control bit to enable the current-limit circuitry in the regulator."
              },
              "BO_OFFSET": {
                "bit": 4,
                "description": "Control bits to adjust the regulator brownout offset voltage in 25mV steps",
                "width": 3
              },
              "VBUS_SEL": {
                "bit": 7,
                "description": "Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS"
              },
              "OUTPUT_TRG": {
                "bit": 8,
                "description": "Control bits to adjust the regulator output voltage",
                "width": 5
              },
              "BO_VDD3P0": {
                "bit": 16,
                "description": "Status bit that signals when a brownout is detected on the regulator output."
              },
              "OK_VDD3P0": {
                "bit": 17,
                "description": "Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target"
              }
            },
            "REG_3P0_SET": {
              "ENABLE_LINREG": {
                "bit": 0,
                "description": "Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference"
              },
              "ENABLE_BO": {
                "bit": 1,
                "description": "Control bit to enable the brownout circuitry in the regulator."
              },
              "ENABLE_ILIMIT": {
                "bit": 2,
                "description": "Control bit to enable the current-limit circuitry in the regulator."
              },
              "BO_OFFSET": {
                "bit": 4,
                "description": "Control bits to adjust the regulator brownout offset voltage in 25mV steps",
                "width": 3
              },
              "VBUS_SEL": {
                "bit": 7,
                "description": "Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS"
              },
              "OUTPUT_TRG": {
                "bit": 8,
                "description": "Control bits to adjust the regulator output voltage",
                "width": 5
              },
              "BO_VDD3P0": {
                "bit": 16,
                "description": "Status bit that signals when a brownout is detected on the regulator output."
              },
              "OK_VDD3P0": {
                "bit": 17,
                "description": "Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target"
              }
            },
            "REG_3P0_CLR": {
              "ENABLE_LINREG": {
                "bit": 0,
                "description": "Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference"
              },
              "ENABLE_BO": {
                "bit": 1,
                "description": "Control bit to enable the brownout circuitry in the regulator."
              },
              "ENABLE_ILIMIT": {
                "bit": 2,
                "description": "Control bit to enable the current-limit circuitry in the regulator."
              },
              "BO_OFFSET": {
                "bit": 4,
                "description": "Control bits to adjust the regulator brownout offset voltage in 25mV steps",
                "width": 3
              },
              "VBUS_SEL": {
                "bit": 7,
                "description": "Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS"
              },
              "OUTPUT_TRG": {
                "bit": 8,
                "description": "Control bits to adjust the regulator output voltage",
                "width": 5
              },
              "BO_VDD3P0": {
                "bit": 16,
                "description": "Status bit that signals when a brownout is detected on the regulator output."
              },
              "OK_VDD3P0": {
                "bit": 17,
                "description": "Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target"
              }
            },
            "REG_3P0_TOG": {
              "ENABLE_LINREG": {
                "bit": 0,
                "description": "Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference"
              },
              "ENABLE_BO": {
                "bit": 1,
                "description": "Control bit to enable the brownout circuitry in the regulator."
              },
              "ENABLE_ILIMIT": {
                "bit": 2,
                "description": "Control bit to enable the current-limit circuitry in the regulator."
              },
              "BO_OFFSET": {
                "bit": 4,
                "description": "Control bits to adjust the regulator brownout offset voltage in 25mV steps",
                "width": 3
              },
              "VBUS_SEL": {
                "bit": 7,
                "description": "Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS"
              },
              "OUTPUT_TRG": {
                "bit": 8,
                "description": "Control bits to adjust the regulator output voltage",
                "width": 5
              },
              "BO_VDD3P0": {
                "bit": 16,
                "description": "Status bit that signals when a brownout is detected on the regulator output."
              },
              "OK_VDD3P0": {
                "bit": 17,
                "description": "Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target"
              }
            },
            "REG_2P5": {
              "ENABLE_LINREG": {
                "bit": 0,
                "description": "Control bit to enable the regulator output."
              },
              "ENABLE_BO": {
                "bit": 1,
                "description": "Control bit to enable the brownout circuitry in the regulator."
              },
              "ENABLE_ILIMIT": {
                "bit": 2,
                "description": "Control bit to enable the current-limit circuitry in the regulator."
              },
              "ENABLE_PULLDOWN": {
                "bit": 3,
                "description": "Control bit to enable the pull-down circuitry in the regulator"
              },
              "BO_OFFSET": {
                "bit": 4,
                "description": "Control bits to adjust the regulator brownout offset voltage in 25mV steps",
                "width": 3
              },
              "OUTPUT_TRG": {
                "bit": 8,
                "description": "Control bits to adjust the regulator output voltage",
                "width": 5
              },
              "BO_VDD2P5": {
                "bit": 16,
                "description": "Status bit that signals when a brownout is detected on the regulator output."
              },
              "OK_VDD2P5": {
                "bit": 17,
                "description": "Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target"
              },
              "ENABLE_WEAK_LINREG": {
                "bit": 18,
                "description": "Enables the weak 2p5 regulator"
              }
            },
            "REG_2P5_SET": {
              "ENABLE_LINREG": {
                "bit": 0,
                "description": "Control bit to enable the regulator output."
              },
              "ENABLE_BO": {
                "bit": 1,
                "description": "Control bit to enable the brownout circuitry in the regulator."
              },
              "ENABLE_ILIMIT": {
                "bit": 2,
                "description": "Control bit to enable the current-limit circuitry in the regulator."
              },
              "ENABLE_PULLDOWN": {
                "bit": 3,
                "description": "Control bit to enable the pull-down circuitry in the regulator"
              },
              "BO_OFFSET": {
                "bit": 4,
                "description": "Control bits to adjust the regulator brownout offset voltage in 25mV steps",
                "width": 3
              },
              "OUTPUT_TRG": {
                "bit": 8,
                "description": "Control bits to adjust the regulator output voltage",
                "width": 5
              },
              "BO_VDD2P5": {
                "bit": 16,
                "description": "Status bit that signals when a brownout is detected on the regulator output."
              },
              "OK_VDD2P5": {
                "bit": 17,
                "description": "Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target"
              },
              "ENABLE_WEAK_LINREG": {
                "bit": 18,
                "description": "Enables the weak 2p5 regulator"
              }
            },
            "REG_2P5_CLR": {
              "ENABLE_LINREG": {
                "bit": 0,
                "description": "Control bit to enable the regulator output."
              },
              "ENABLE_BO": {
                "bit": 1,
                "description": "Control bit to enable the brownout circuitry in the regulator."
              },
              "ENABLE_ILIMIT": {
                "bit": 2,
                "description": "Control bit to enable the current-limit circuitry in the regulator."
              },
              "ENABLE_PULLDOWN": {
                "bit": 3,
                "description": "Control bit to enable the pull-down circuitry in the regulator"
              },
              "BO_OFFSET": {
                "bit": 4,
                "description": "Control bits to adjust the regulator brownout offset voltage in 25mV steps",
                "width": 3
              },
              "OUTPUT_TRG": {
                "bit": 8,
                "description": "Control bits to adjust the regulator output voltage",
                "width": 5
              },
              "BO_VDD2P5": {
                "bit": 16,
                "description": "Status bit that signals when a brownout is detected on the regulator output."
              },
              "OK_VDD2P5": {
                "bit": 17,
                "description": "Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target"
              },
              "ENABLE_WEAK_LINREG": {
                "bit": 18,
                "description": "Enables the weak 2p5 regulator"
              }
            },
            "REG_2P5_TOG": {
              "ENABLE_LINREG": {
                "bit": 0,
                "description": "Control bit to enable the regulator output."
              },
              "ENABLE_BO": {
                "bit": 1,
                "description": "Control bit to enable the brownout circuitry in the regulator."
              },
              "ENABLE_ILIMIT": {
                "bit": 2,
                "description": "Control bit to enable the current-limit circuitry in the regulator."
              },
              "ENABLE_PULLDOWN": {
                "bit": 3,
                "description": "Control bit to enable the pull-down circuitry in the regulator"
              },
              "BO_OFFSET": {
                "bit": 4,
                "description": "Control bits to adjust the regulator brownout offset voltage in 25mV steps",
                "width": 3
              },
              "OUTPUT_TRG": {
                "bit": 8,
                "description": "Control bits to adjust the regulator output voltage",
                "width": 5
              },
              "BO_VDD2P5": {
                "bit": 16,
                "description": "Status bit that signals when a brownout is detected on the regulator output."
              },
              "OK_VDD2P5": {
                "bit": 17,
                "description": "Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target"
              },
              "ENABLE_WEAK_LINREG": {
                "bit": 18,
                "description": "Enables the weak 2p5 regulator"
              }
            },
            "REG_CORE": {
              "REG0_TARG": {
                "bit": 0,
                "description": "This field defines the target voltage for the ARM core power domain",
                "width": 5
              },
              "REG0_ADJ": {
                "bit": 5,
                "description": "This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.",
                "width": 4
              },
              "REG1_TARG": {
                "bit": 9,
                "description": "This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation.",
                "width": 5
              },
              "REG1_ADJ": {
                "bit": 14,
                "description": "This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.",
                "width": 4
              },
              "REG2_TARG": {
                "bit": 18,
                "description": "This field defines the target voltage for the SOC power domain",
                "width": 5
              },
              "REG2_ADJ": {
                "bit": 23,
                "description": "This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.",
                "width": 4
              },
              "RAMP_RATE": {
                "bit": 27,
                "description": "Regulator voltage ramp rate.",
                "width": 2
              },
              "FET_ODRIVE": {
                "bit": 29,
                "description": "If set, increases the gate drive on power gating FETs to reduce leakage in the off state"
              }
            },
            "REG_CORE_SET": {
              "REG0_TARG": {
                "bit": 0,
                "description": "This field defines the target voltage for the ARM core power domain",
                "width": 5
              },
              "REG0_ADJ": {
                "bit": 5,
                "description": "This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.",
                "width": 4
              },
              "REG1_TARG": {
                "bit": 9,
                "description": "This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation.",
                "width": 5
              },
              "REG1_ADJ": {
                "bit": 14,
                "description": "This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.",
                "width": 4
              },
              "REG2_TARG": {
                "bit": 18,
                "description": "This field defines the target voltage for the SOC power domain",
                "width": 5
              },
              "REG2_ADJ": {
                "bit": 23,
                "description": "This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.",
                "width": 4
              },
              "RAMP_RATE": {
                "bit": 27,
                "description": "Regulator voltage ramp rate.",
                "width": 2
              },
              "FET_ODRIVE": {
                "bit": 29,
                "description": "If set, increases the gate drive on power gating FETs to reduce leakage in the off state"
              }
            },
            "REG_CORE_CLR": {
              "REG0_TARG": {
                "bit": 0,
                "description": "This field defines the target voltage for the ARM core power domain",
                "width": 5
              },
              "REG0_ADJ": {
                "bit": 5,
                "description": "This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.",
                "width": 4
              },
              "REG1_TARG": {
                "bit": 9,
                "description": "This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation.",
                "width": 5
              },
              "REG1_ADJ": {
                "bit": 14,
                "description": "This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.",
                "width": 4
              },
              "REG2_TARG": {
                "bit": 18,
                "description": "This field defines the target voltage for the SOC power domain",
                "width": 5
              },
              "REG2_ADJ": {
                "bit": 23,
                "description": "This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.",
                "width": 4
              },
              "RAMP_RATE": {
                "bit": 27,
                "description": "Regulator voltage ramp rate.",
                "width": 2
              },
              "FET_ODRIVE": {
                "bit": 29,
                "description": "If set, increases the gate drive on power gating FETs to reduce leakage in the off state"
              }
            },
            "REG_CORE_TOG": {
              "REG0_TARG": {
                "bit": 0,
                "description": "This field defines the target voltage for the ARM core power domain",
                "width": 5
              },
              "REG0_ADJ": {
                "bit": 5,
                "description": "This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.",
                "width": 4
              },
              "REG1_TARG": {
                "bit": 9,
                "description": "This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation.",
                "width": 5
              },
              "REG1_ADJ": {
                "bit": 14,
                "description": "This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.",
                "width": 4
              },
              "REG2_TARG": {
                "bit": 18,
                "description": "This field defines the target voltage for the SOC power domain",
                "width": 5
              },
              "REG2_ADJ": {
                "bit": 23,
                "description": "This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.",
                "width": 4
              },
              "RAMP_RATE": {
                "bit": 27,
                "description": "Regulator voltage ramp rate.",
                "width": 2
              },
              "FET_ODRIVE": {
                "bit": 29,
                "description": "If set, increases the gate drive on power gating FETs to reduce leakage in the off state"
              }
            },
            "MISC0": {
              "REFTOP_PWD": {
                "bit": 0,
                "description": "Control bit to power-down the analog bandgap reference circuitry"
              },
              "REFTOP_PWDVBGUP": {
                "bit": 1,
                "description": "Control bit to power down the VBG-up detection circuitry in the analog bandgap."
              },
              "REFTOP_LOWPOWER": {
                "bit": 2,
                "description": "Control bit to enable the low-power mode in the analog bandgap."
              },
              "REFTOP_SELFBIASOFF": {
                "bit": 3,
                "description": "Control bit to disable the self-bias circuit in the analog bandgap"
              },
              "REFTOP_VBGADJ": {
                "bit": 4,
                "description": "no description available",
                "width": 3
              },
              "REFTOP_VBGUP": {
                "bit": 7,
                "description": "Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable."
              },
              "STOP_MODE_CONFIG": {
                "bit": 10,
                "description": "Configure the analog behavior in stop mode.",
                "width": 2
              },
              "DISCON_HIGH_SNVS": {
                "bit": 12,
                "description": "This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN."
              },
              "OSC_I": {
                "bit": 13,
                "description": "This field determines the bias current in the 24MHz oscillator",
                "width": 2
              },
              "OSC_XTALOK": {
                "bit": 15,
                "description": "Status bit that signals that the output of the 24-MHz crystal oscillator is stable"
              },
              "OSC_XTALOK_EN": {
                "bit": 16,
                "description": "This bit enables the detector that signals when the 24MHz crystal oscillator is stable"
              },
              "CLKGATE_CTRL": {
                "bit": 25,
                "description": "This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block"
              },
              "CLKGATE_DELAY": {
                "bit": 26,
                "description": "This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block",
                "width": 3
              },
              "RTC_XTAL_SOURCE": {
                "bit": 29,
                "description": "This field indicates which chip source is being used for the rtc clock."
              },
              "XTAL_24M_PWD": {
                "bit": 30,
                "description": "This field powers down the 24M crystal oscillator if set true."
              }
            },
            "MISC0_SET": {
              "REFTOP_PWD": {
                "bit": 0,
                "description": "Control bit to power-down the analog bandgap reference circuitry"
              },
              "REFTOP_PWDVBGUP": {
                "bit": 1,
                "description": "Control bit to power down the VBG-up detection circuitry in the analog bandgap."
              },
              "REFTOP_LOWPOWER": {
                "bit": 2,
                "description": "Control bit to enable the low-power mode in the analog bandgap."
              },
              "REFTOP_SELFBIASOFF": {
                "bit": 3,
                "description": "Control bit to disable the self-bias circuit in the analog bandgap"
              },
              "REFTOP_VBGADJ": {
                "bit": 4,
                "description": "no description available",
                "width": 3
              },
              "REFTOP_VBGUP": {
                "bit": 7,
                "description": "Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable."
              },
              "STOP_MODE_CONFIG": {
                "bit": 10,
                "description": "Configure the analog behavior in stop mode.",
                "width": 2
              },
              "DISCON_HIGH_SNVS": {
                "bit": 12,
                "description": "This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN."
              },
              "OSC_I": {
                "bit": 13,
                "description": "This field determines the bias current in the 24MHz oscillator",
                "width": 2
              },
              "OSC_XTALOK": {
                "bit": 15,
                "description": "Status bit that signals that the output of the 24-MHz crystal oscillator is stable"
              },
              "OSC_XTALOK_EN": {
                "bit": 16,
                "description": "This bit enables the detector that signals when the 24MHz crystal oscillator is stable"
              },
              "CLKGATE_CTRL": {
                "bit": 25,
                "description": "This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block"
              },
              "CLKGATE_DELAY": {
                "bit": 26,
                "description": "This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block",
                "width": 3
              },
              "RTC_XTAL_SOURCE": {
                "bit": 29,
                "description": "This field indicates which chip source is being used for the rtc clock."
              },
              "XTAL_24M_PWD": {
                "bit": 30,
                "description": "This field powers down the 24M crystal oscillator if set true."
              }
            },
            "MISC0_CLR": {
              "REFTOP_PWD": {
                "bit": 0,
                "description": "Control bit to power-down the analog bandgap reference circuitry"
              },
              "REFTOP_PWDVBGUP": {
                "bit": 1,
                "description": "Control bit to power down the VBG-up detection circuitry in the analog bandgap."
              },
              "REFTOP_LOWPOWER": {
                "bit": 2,
                "description": "Control bit to enable the low-power mode in the analog bandgap."
              },
              "REFTOP_SELFBIASOFF": {
                "bit": 3,
                "description": "Control bit to disable the self-bias circuit in the analog bandgap"
              },
              "REFTOP_VBGADJ": {
                "bit": 4,
                "description": "no description available",
                "width": 3
              },
              "REFTOP_VBGUP": {
                "bit": 7,
                "description": "Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable."
              },
              "STOP_MODE_CONFIG": {
                "bit": 10,
                "description": "Configure the analog behavior in stop mode.",
                "width": 2
              },
              "DISCON_HIGH_SNVS": {
                "bit": 12,
                "description": "This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN."
              },
              "OSC_I": {
                "bit": 13,
                "description": "This field determines the bias current in the 24MHz oscillator",
                "width": 2
              },
              "OSC_XTALOK": {
                "bit": 15,
                "description": "Status bit that signals that the output of the 24-MHz crystal oscillator is stable"
              },
              "OSC_XTALOK_EN": {
                "bit": 16,
                "description": "This bit enables the detector that signals when the 24MHz crystal oscillator is stable"
              },
              "CLKGATE_CTRL": {
                "bit": 25,
                "description": "This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block"
              },
              "CLKGATE_DELAY": {
                "bit": 26,
                "description": "This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block",
                "width": 3
              },
              "RTC_XTAL_SOURCE": {
                "bit": 29,
                "description": "This field indicates which chip source is being used for the rtc clock."
              },
              "XTAL_24M_PWD": {
                "bit": 30,
                "description": "This field powers down the 24M crystal oscillator if set true."
              }
            },
            "MISC0_TOG": {
              "REFTOP_PWD": {
                "bit": 0,
                "description": "Control bit to power-down the analog bandgap reference circuitry"
              },
              "REFTOP_PWDVBGUP": {
                "bit": 1,
                "description": "Control bit to power down the VBG-up detection circuitry in the analog bandgap."
              },
              "REFTOP_LOWPOWER": {
                "bit": 2,
                "description": "Control bit to enable the low-power mode in the analog bandgap."
              },
              "REFTOP_SELFBIASOFF": {
                "bit": 3,
                "description": "Control bit to disable the self-bias circuit in the analog bandgap"
              },
              "REFTOP_VBGADJ": {
                "bit": 4,
                "description": "no description available",
                "width": 3
              },
              "REFTOP_VBGUP": {
                "bit": 7,
                "description": "Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable."
              },
              "STOP_MODE_CONFIG": {
                "bit": 10,
                "description": "Configure the analog behavior in stop mode.",
                "width": 2
              },
              "DISCON_HIGH_SNVS": {
                "bit": 12,
                "description": "This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN."
              },
              "OSC_I": {
                "bit": 13,
                "description": "This field determines the bias current in the 24MHz oscillator",
                "width": 2
              },
              "OSC_XTALOK": {
                "bit": 15,
                "description": "Status bit that signals that the output of the 24-MHz crystal oscillator is stable"
              },
              "OSC_XTALOK_EN": {
                "bit": 16,
                "description": "This bit enables the detector that signals when the 24MHz crystal oscillator is stable"
              },
              "CLKGATE_CTRL": {
                "bit": 25,
                "description": "This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block"
              },
              "CLKGATE_DELAY": {
                "bit": 26,
                "description": "This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block",
                "width": 3
              },
              "RTC_XTAL_SOURCE": {
                "bit": 29,
                "description": "This field indicates which chip source is being used for the rtc clock."
              },
              "XTAL_24M_PWD": {
                "bit": 30,
                "description": "This field powers down the 24M crystal oscillator if set true."
              }
            },
            "MISC1": {
              "PFD_480_AUTOGATE_EN": {
                "bit": 16,
                "description": "This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off"
              },
              "PFD_528_AUTOGATE_EN": {
                "bit": 17,
                "description": "This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off"
              },
              "IRQ_TEMPPANIC": {
                "bit": 27,
                "description": "This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature"
              },
              "IRQ_TEMPLOW": {
                "bit": 28,
                "description": "This status bit is set to one when the temperature sensor low interrupt asserts for low temperature"
              },
              "IRQ_TEMPHIGH": {
                "bit": 29,
                "description": "This status bit is set to one when the temperature sensor high interrupt asserts for high temperature"
              },
              "IRQ_ANA_BO": {
                "bit": 30,
                "description": "This status bit is set to one when when any of the analog regulator brownout interrupts assert"
              },
              "IRQ_DIG_BO": {
                "bit": 31,
                "description": "This status bit is set to one when when any of the digital regulator brownout interrupts assert"
              }
            },
            "MISC1_SET": {
              "PFD_480_AUTOGATE_EN": {
                "bit": 16,
                "description": "This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off"
              },
              "PFD_528_AUTOGATE_EN": {
                "bit": 17,
                "description": "This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off"
              },
              "IRQ_TEMPPANIC": {
                "bit": 27,
                "description": "This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature"
              },
              "IRQ_TEMPLOW": {
                "bit": 28,
                "description": "This status bit is set to one when the temperature sensor low interrupt asserts for low temperature"
              },
              "IRQ_TEMPHIGH": {
                "bit": 29,
                "description": "This status bit is set to one when the temperature sensor high interrupt asserts for high temperature"
              },
              "IRQ_ANA_BO": {
                "bit": 30,
                "description": "This status bit is set to one when when any of the analog regulator brownout interrupts assert"
              },
              "IRQ_DIG_BO": {
                "bit": 31,
                "description": "This status bit is set to one when when any of the digital regulator brownout interrupts assert"
              }
            },
            "MISC1_CLR": {
              "PFD_480_AUTOGATE_EN": {
                "bit": 16,
                "description": "This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off"
              },
              "PFD_528_AUTOGATE_EN": {
                "bit": 17,
                "description": "This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off"
              },
              "IRQ_TEMPPANIC": {
                "bit": 27,
                "description": "This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature"
              },
              "IRQ_TEMPLOW": {
                "bit": 28,
                "description": "This status bit is set to one when the temperature sensor low interrupt asserts for low temperature"
              },
              "IRQ_TEMPHIGH": {
                "bit": 29,
                "description": "This status bit is set to one when the temperature sensor high interrupt asserts for high temperature"
              },
              "IRQ_ANA_BO": {
                "bit": 30,
                "description": "This status bit is set to one when when any of the analog regulator brownout interrupts assert"
              },
              "IRQ_DIG_BO": {
                "bit": 31,
                "description": "This status bit is set to one when when any of the digital regulator brownout interrupts assert"
              }
            },
            "MISC1_TOG": {
              "PFD_480_AUTOGATE_EN": {
                "bit": 16,
                "description": "This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off"
              },
              "PFD_528_AUTOGATE_EN": {
                "bit": 17,
                "description": "This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off"
              },
              "IRQ_TEMPPANIC": {
                "bit": 27,
                "description": "This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature"
              },
              "IRQ_TEMPLOW": {
                "bit": 28,
                "description": "This status bit is set to one when the temperature sensor low interrupt asserts for low temperature"
              },
              "IRQ_TEMPHIGH": {
                "bit": 29,
                "description": "This status bit is set to one when the temperature sensor high interrupt asserts for high temperature"
              },
              "IRQ_ANA_BO": {
                "bit": 30,
                "description": "This status bit is set to one when when any of the analog regulator brownout interrupts assert"
              },
              "IRQ_DIG_BO": {
                "bit": 31,
                "description": "This status bit is set to one when when any of the digital regulator brownout interrupts assert"
              }
            },
            "MISC2": {
              "REG0_BO_OFFSET": {
                "bit": 0,
                "description": "This field defines the brown out voltage offset for the CORE power domain",
                "width": 3
              },
              "REG0_BO_STATUS": {
                "bit": 3,
                "description": "Reg0 brownout status bit."
              },
              "REG0_ENABLE_BO": {
                "bit": 5,
                "description": "Enables the brownout detection."
              },
              "PLL3_disable": {
                "bit": 7,
                "description": "Default value of \"0\""
              },
              "REG1_BO_OFFSET": {
                "bit": 8,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG1_BO_STATUS": {
                "bit": 11,
                "description": "Reg1 brownout status bit."
              },
              "REG1_ENABLE_BO": {
                "bit": 13,
                "description": "Enables the brownout detection."
              },
              "AUDIO_DIV_LSB": {
                "bit": 15,
                "description": "LSB of Post-divider for Audio PLL"
              },
              "REG2_BO_OFFSET": {
                "bit": 16,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG2_BO_STATUS": {
                "bit": 19,
                "description": "Reg2 brownout status bit."
              },
              "REG2_ENABLE_BO": {
                "bit": 21,
                "description": "Enables the brownout detection."
              },
              "REG2_OK": {
                "bit": 22,
                "description": "Signals that the voltage is above the brownout level for the SOC supply"
              },
              "AUDIO_DIV_MSB": {
                "bit": 23,
                "description": "MSB of Post-divider for Audio PLL"
              },
              "REG0_STEP_TIME": {
                "bit": 24,
                "description": "Number of clock periods (24MHz clock).",
                "width": 2
              },
              "REG1_STEP_TIME": {
                "bit": 26,
                "description": "Number of clock periods (24MHz clock).",
                "width": 2
              },
              "REG2_STEP_TIME": {
                "bit": 28,
                "description": "Number of clock periods (24MHz clock).",
                "width": 2
              }
            },
            "MISC2_SET": {
              "REG0_BO_OFFSET": {
                "bit": 0,
                "description": "This field defines the brown out voltage offset for the CORE power domain",
                "width": 3
              },
              "REG0_BO_STATUS": {
                "bit": 3,
                "description": "Reg0 brownout status bit."
              },
              "REG0_ENABLE_BO": {
                "bit": 5,
                "description": "Enables the brownout detection."
              },
              "PLL3_disable": {
                "bit": 7,
                "description": "Default value of \"0\""
              },
              "REG1_BO_OFFSET": {
                "bit": 8,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG1_BO_STATUS": {
                "bit": 11,
                "description": "Reg1 brownout status bit."
              },
              "REG1_ENABLE_BO": {
                "bit": 13,
                "description": "Enables the brownout detection."
              },
              "AUDIO_DIV_LSB": {
                "bit": 15,
                "description": "LSB of Post-divider for Audio PLL"
              },
              "REG2_BO_OFFSET": {
                "bit": 16,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG2_BO_STATUS": {
                "bit": 19,
                "description": "Reg2 brownout status bit."
              },
              "REG2_ENABLE_BO": {
                "bit": 21,
                "description": "Enables the brownout detection."
              },
              "REG2_OK": {
                "bit": 22,
                "description": "Signals that the voltage is above the brownout level for the SOC supply"
              },
              "AUDIO_DIV_MSB": {
                "bit": 23,
                "description": "MSB of Post-divider for Audio PLL"
              },
              "REG0_STEP_TIME": {
                "bit": 24,
                "description": "Number of clock periods (24MHz clock).",
                "width": 2
              },
              "REG1_STEP_TIME": {
                "bit": 26,
                "description": "Number of clock periods (24MHz clock).",
                "width": 2
              },
              "REG2_STEP_TIME": {
                "bit": 28,
                "description": "Number of clock periods (24MHz clock).",
                "width": 2
              }
            },
            "MISC2_CLR": {
              "REG0_BO_OFFSET": {
                "bit": 0,
                "description": "This field defines the brown out voltage offset for the CORE power domain",
                "width": 3
              },
              "REG0_BO_STATUS": {
                "bit": 3,
                "description": "Reg0 brownout status bit."
              },
              "REG0_ENABLE_BO": {
                "bit": 5,
                "description": "Enables the brownout detection."
              },
              "PLL3_disable": {
                "bit": 7,
                "description": "Default value of \"0\""
              },
              "REG1_BO_OFFSET": {
                "bit": 8,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG1_BO_STATUS": {
                "bit": 11,
                "description": "Reg1 brownout status bit."
              },
              "REG1_ENABLE_BO": {
                "bit": 13,
                "description": "Enables the brownout detection."
              },
              "AUDIO_DIV_LSB": {
                "bit": 15,
                "description": "LSB of Post-divider for Audio PLL"
              },
              "REG2_BO_OFFSET": {
                "bit": 16,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG2_BO_STATUS": {
                "bit": 19,
                "description": "Reg2 brownout status bit."
              },
              "REG2_ENABLE_BO": {
                "bit": 21,
                "description": "Enables the brownout detection."
              },
              "REG2_OK": {
                "bit": 22,
                "description": "Signals that the voltage is above the brownout level for the SOC supply"
              },
              "AUDIO_DIV_MSB": {
                "bit": 23,
                "description": "MSB of Post-divider for Audio PLL"
              },
              "REG0_STEP_TIME": {
                "bit": 24,
                "description": "Number of clock periods (24MHz clock).",
                "width": 2
              },
              "REG1_STEP_TIME": {
                "bit": 26,
                "description": "Number of clock periods (24MHz clock).",
                "width": 2
              },
              "REG2_STEP_TIME": {
                "bit": 28,
                "description": "Number of clock periods (24MHz clock).",
                "width": 2
              }
            },
            "MISC2_TOG": {
              "REG0_BO_OFFSET": {
                "bit": 0,
                "description": "This field defines the brown out voltage offset for the CORE power domain",
                "width": 3
              },
              "REG0_BO_STATUS": {
                "bit": 3,
                "description": "Reg0 brownout status bit."
              },
              "REG0_ENABLE_BO": {
                "bit": 5,
                "description": "Enables the brownout detection."
              },
              "PLL3_disable": {
                "bit": 7,
                "description": "Default value of \"0\""
              },
              "REG1_BO_OFFSET": {
                "bit": 8,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG1_BO_STATUS": {
                "bit": 11,
                "description": "Reg1 brownout status bit."
              },
              "REG1_ENABLE_BO": {
                "bit": 13,
                "description": "Enables the brownout detection."
              },
              "AUDIO_DIV_LSB": {
                "bit": 15,
                "description": "LSB of Post-divider for Audio PLL"
              },
              "REG2_BO_OFFSET": {
                "bit": 16,
                "description": "This field defines the brown out voltage offset for the xPU power domain",
                "width": 3
              },
              "REG2_BO_STATUS": {
                "bit": 19,
                "description": "Reg2 brownout status bit."
              },
              "REG2_ENABLE_BO": {
                "bit": 21,
                "description": "Enables the brownout detection."
              },
              "REG2_OK": {
                "bit": 22,
                "description": "Signals that the voltage is above the brownout level for the SOC supply"
              },
              "AUDIO_DIV_MSB": {
                "bit": 23,
                "description": "MSB of Post-divider for Audio PLL"
              },
              "REG0_STEP_TIME": {
                "bit": 24,
                "description": "Number of clock periods (24MHz clock).",
                "width": 2
              },
              "REG1_STEP_TIME": {
                "bit": 26,
                "description": "Number of clock periods (24MHz clock).",
                "width": 2
              },
              "REG2_STEP_TIME": {
                "bit": 28,
                "description": "Number of clock periods (24MHz clock).",
                "width": 2
              }
            }
          }
        },
        "TEMPMON": {
          "instances": [
            {
              "name": "TEMPMON",
              "base": "0x400D8000",
              "irq": 63
            }
          ],
          "registers": {
            "TEMPSENSE0": {
              "offset": "0x180",
              "size": 32,
              "description": "Tempsensor Control Register 0"
            },
            "TEMPSENSE0_SET": {
              "offset": "0x184",
              "size": 32,
              "description": "Tempsensor Control Register 0"
            },
            "TEMPSENSE0_CLR": {
              "offset": "0x188",
              "size": 32,
              "description": "Tempsensor Control Register 0"
            },
            "TEMPSENSE0_TOG": {
              "offset": "0x18C",
              "size": 32,
              "description": "Tempsensor Control Register 0"
            },
            "TEMPSENSE1": {
              "offset": "0x190",
              "size": 32,
              "description": "Tempsensor Control Register 1"
            },
            "TEMPSENSE1_SET": {
              "offset": "0x194",
              "size": 32,
              "description": "Tempsensor Control Register 1"
            },
            "TEMPSENSE1_CLR": {
              "offset": "0x198",
              "size": 32,
              "description": "Tempsensor Control Register 1"
            },
            "TEMPSENSE1_TOG": {
              "offset": "0x19C",
              "size": 32,
              "description": "Tempsensor Control Register 1"
            },
            "TEMPSENSE2": {
              "offset": "0x290",
              "size": 32,
              "description": "Tempsensor Control Register 2"
            },
            "TEMPSENSE2_SET": {
              "offset": "0x294",
              "size": 32,
              "description": "Tempsensor Control Register 2"
            },
            "TEMPSENSE2_CLR": {
              "offset": "0x298",
              "size": 32,
              "description": "Tempsensor Control Register 2"
            },
            "TEMPSENSE2_TOG": {
              "offset": "0x29C",
              "size": 32,
              "description": "Tempsensor Control Register 2"
            }
          },
          "bits": {
            "TEMPSENSE0": {
              "POWER_DOWN": {
                "bit": 0,
                "description": "This bit powers down the temperature sensor."
              },
              "MEASURE_TEMP": {
                "bit": 1,
                "description": "Starts the measurement process"
              },
              "FINISHED": {
                "bit": 2,
                "description": "Indicates that the latest temp is valid"
              },
              "TEMP_CNT": {
                "bit": 8,
                "description": "This bit field contains the last measured temperature count.",
                "width": 12
              },
              "ALARM_VALUE": {
                "bit": 20,
                "description": "This bit field contains the temperature count (raw sensor output) that will generate a high alarm when TEMP_CNT is smaller than this field",
                "width": 12
              }
            },
            "TEMPSENSE0_SET": {
              "POWER_DOWN": {
                "bit": 0,
                "description": "This bit powers down the temperature sensor."
              },
              "MEASURE_TEMP": {
                "bit": 1,
                "description": "Starts the measurement process"
              },
              "FINISHED": {
                "bit": 2,
                "description": "Indicates that the latest temp is valid"
              },
              "TEMP_CNT": {
                "bit": 8,
                "description": "This bit field contains the last measured temperature count.",
                "width": 12
              },
              "ALARM_VALUE": {
                "bit": 20,
                "description": "This bit field contains the temperature count (raw sensor output) that will generate a high alarm when TEMP_CNT is smaller than this field",
                "width": 12
              }
            },
            "TEMPSENSE0_CLR": {
              "POWER_DOWN": {
                "bit": 0,
                "description": "This bit powers down the temperature sensor."
              },
              "MEASURE_TEMP": {
                "bit": 1,
                "description": "Starts the measurement process"
              },
              "FINISHED": {
                "bit": 2,
                "description": "Indicates that the latest temp is valid"
              },
              "TEMP_CNT": {
                "bit": 8,
                "description": "This bit field contains the last measured temperature count.",
                "width": 12
              },
              "ALARM_VALUE": {
                "bit": 20,
                "description": "This bit field contains the temperature count (raw sensor output) that will generate a high alarm when TEMP_CNT is smaller than this field",
                "width": 12
              }
            },
            "TEMPSENSE0_TOG": {
              "POWER_DOWN": {
                "bit": 0,
                "description": "This bit powers down the temperature sensor."
              },
              "MEASURE_TEMP": {
                "bit": 1,
                "description": "Starts the measurement process"
              },
              "FINISHED": {
                "bit": 2,
                "description": "Indicates that the latest temp is valid"
              },
              "TEMP_CNT": {
                "bit": 8,
                "description": "This bit field contains the last measured temperature count.",
                "width": 12
              },
              "ALARM_VALUE": {
                "bit": 20,
                "description": "This bit field contains the temperature count (raw sensor output) that will generate a high alarm when TEMP_CNT is smaller than this field",
                "width": 12
              }
            },
            "TEMPSENSE1": {
              "MEASURE_FREQ": {
                "bit": 0,
                "description": "This bits determines how many RTC clocks to wait before automatically repeating a temperature measurement",
                "width": 16
              }
            },
            "TEMPSENSE1_SET": {
              "MEASURE_FREQ": {
                "bit": 0,
                "description": "This bits determines how many RTC clocks to wait before automatically repeating a temperature measurement",
                "width": 16
              }
            },
            "TEMPSENSE1_CLR": {
              "MEASURE_FREQ": {
                "bit": 0,
                "description": "This bits determines how many RTC clocks to wait before automatically repeating a temperature measurement",
                "width": 16
              }
            },
            "TEMPSENSE1_TOG": {
              "MEASURE_FREQ": {
                "bit": 0,
                "description": "This bits determines how many RTC clocks to wait before automatically repeating a temperature measurement",
                "width": 16
              }
            },
            "TEMPSENSE2": {
              "LOW_ALARM_VALUE": {
                "bit": 0,
                "description": "This bit field contains the temperature count that will generate a low alarm interrupt when the field is exceeded by TEMP_CNT",
                "width": 12
              },
              "PANIC_ALARM_VALUE": {
                "bit": 16,
                "description": "This bit field contains the temperature count that will generate a panic interrupt when TEMP_CNT is smaller than this field",
                "width": 12
              }
            },
            "TEMPSENSE2_SET": {
              "LOW_ALARM_VALUE": {
                "bit": 0,
                "description": "This bit field contains the temperature count that will generate a low alarm interrupt when the field is exceeded by TEMP_CNT",
                "width": 12
              },
              "PANIC_ALARM_VALUE": {
                "bit": 16,
                "description": "This bit field contains the temperature count that will generate a panic interrupt when TEMP_CNT is smaller than this field",
                "width": 12
              }
            },
            "TEMPSENSE2_CLR": {
              "LOW_ALARM_VALUE": {
                "bit": 0,
                "description": "This bit field contains the temperature count that will generate a low alarm interrupt when the field is exceeded by TEMP_CNT",
                "width": 12
              },
              "PANIC_ALARM_VALUE": {
                "bit": 16,
                "description": "This bit field contains the temperature count that will generate a panic interrupt when TEMP_CNT is smaller than this field",
                "width": 12
              }
            },
            "TEMPSENSE2_TOG": {
              "LOW_ALARM_VALUE": {
                "bit": 0,
                "description": "This bit field contains the temperature count that will generate a low alarm interrupt when the field is exceeded by TEMP_CNT",
                "width": 12
              },
              "PANIC_ALARM_VALUE": {
                "bit": 16,
                "description": "This bit field contains the temperature count that will generate a panic interrupt when TEMP_CNT is smaller than this field",
                "width": 12
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB_ANALOG",
              "base": "0x400D8000"
            },
            {
              "name": "USBPHY",
              "base": "0x400D9000",
              "irq": 65
            },
            {
              "name": "USB",
              "base": "0x400E4000",
              "irq": 25
            },
            {
              "name": "USBNC",
              "base": "0x400E4000"
            }
          ],
          "registers": {
            "USB1_VBUS_DETECT": {
              "offset": "0x1A0",
              "size": 32,
              "description": "USB VBUS Detect Register"
            },
            "USB1_VBUS_DETECT_SET": {
              "offset": "0x1A4",
              "size": 32,
              "description": "USB VBUS Detect Register"
            },
            "USB1_VBUS_DETECT_CLR": {
              "offset": "0x1A8",
              "size": 32,
              "description": "USB VBUS Detect Register"
            },
            "USB1_VBUS_DETECT_TOG": {
              "offset": "0x1AC",
              "size": 32,
              "description": "USB VBUS Detect Register"
            },
            "USB1_CHRG_DETECT": {
              "offset": "0x1B0",
              "size": 32,
              "description": "USB Charger Detect Register"
            },
            "USB1_CHRG_DETECT_SET": {
              "offset": "0x1B4",
              "size": 32,
              "description": "USB Charger Detect Register"
            },
            "USB1_CHRG_DETECT_CLR": {
              "offset": "0x1B8",
              "size": 32,
              "description": "USB Charger Detect Register"
            },
            "USB1_CHRG_DETECT_TOG": {
              "offset": "0x1BC",
              "size": 32,
              "description": "USB Charger Detect Register"
            },
            "USB1_VBUS_DETECT_STAT": {
              "offset": "0x1C0",
              "size": 32,
              "description": "USB VBUS Detect Status Register"
            },
            "USB1_CHRG_DETECT_STAT": {
              "offset": "0x1D0",
              "size": 32,
              "description": "USB Charger Detect Status Register"
            },
            "USB1_LOOPBACK": {
              "offset": "0x1E0",
              "size": 32,
              "description": "USB Loopback Test Register"
            },
            "USB1_LOOPBACK_SET": {
              "offset": "0x1E4",
              "size": 32,
              "description": "USB Loopback Test Register"
            },
            "USB1_LOOPBACK_CLR": {
              "offset": "0x1E8",
              "size": 32,
              "description": "USB Loopback Test Register"
            },
            "USB1_LOOPBACK_TOG": {
              "offset": "0x1EC",
              "size": 32,
              "description": "USB Loopback Test Register"
            },
            "USB1_MISC": {
              "offset": "0x1F0",
              "size": 32,
              "description": "USB Misc Register"
            },
            "USB1_MISC_SET": {
              "offset": "0x1F4",
              "size": 32,
              "description": "USB Misc Register"
            },
            "USB1_MISC_CLR": {
              "offset": "0x1F8",
              "size": 32,
              "description": "USB Misc Register"
            },
            "USB1_MISC_TOG": {
              "offset": "0x1FC",
              "size": 32,
              "description": "USB Misc Register"
            },
            "DIGPROG": {
              "offset": "0x260",
              "size": 32,
              "description": "Chip Silicon Version"
            }
          },
          "bits": {
            "USB1_VBUS_DETECT": {
              "VBUSVALID_THRESH": {
                "bit": 0,
                "description": "Set the threshold for the VBUSVALID comparator",
                "width": 3
              },
              "VBUSVALID_PWRUP_CMPS": {
                "bit": 20,
                "description": "Powers up comparators for vbus_valid detector."
              },
              "DISCHARGE_VBUS": {
                "bit": 26,
                "description": "USB OTG discharge VBUS."
              },
              "CHARGE_VBUS": {
                "bit": 27,
                "description": "USB OTG charge VBUS."
              }
            },
            "USB1_VBUS_DETECT_SET": {
              "VBUSVALID_THRESH": {
                "bit": 0,
                "description": "Set the threshold for the VBUSVALID comparator",
                "width": 3
              },
              "VBUSVALID_PWRUP_CMPS": {
                "bit": 20,
                "description": "Powers up comparators for vbus_valid detector."
              },
              "DISCHARGE_VBUS": {
                "bit": 26,
                "description": "USB OTG discharge VBUS."
              },
              "CHARGE_VBUS": {
                "bit": 27,
                "description": "USB OTG charge VBUS."
              }
            },
            "USB1_VBUS_DETECT_CLR": {
              "VBUSVALID_THRESH": {
                "bit": 0,
                "description": "Set the threshold for the VBUSVALID comparator",
                "width": 3
              },
              "VBUSVALID_PWRUP_CMPS": {
                "bit": 20,
                "description": "Powers up comparators for vbus_valid detector."
              },
              "DISCHARGE_VBUS": {
                "bit": 26,
                "description": "USB OTG discharge VBUS."
              },
              "CHARGE_VBUS": {
                "bit": 27,
                "description": "USB OTG charge VBUS."
              }
            },
            "USB1_VBUS_DETECT_TOG": {
              "VBUSVALID_THRESH": {
                "bit": 0,
                "description": "Set the threshold for the VBUSVALID comparator",
                "width": 3
              },
              "VBUSVALID_PWRUP_CMPS": {
                "bit": 20,
                "description": "Powers up comparators for vbus_valid detector."
              },
              "DISCHARGE_VBUS": {
                "bit": 26,
                "description": "USB OTG discharge VBUS."
              },
              "CHARGE_VBUS": {
                "bit": 27,
                "description": "USB OTG charge VBUS."
              }
            },
            "USB1_CHRG_DETECT": {
              "CHK_CONTACT": {
                "bit": 18,
                "description": "Check the contact of USB plug"
              },
              "CHK_CHRG_B": {
                "bit": 19,
                "description": "Check the charger connection"
              },
              "EN_B": {
                "bit": 20,
                "description": "Control the charger detector."
              }
            },
            "USB1_CHRG_DETECT_SET": {
              "CHK_CONTACT": {
                "bit": 18,
                "description": "Check the contact of USB plug"
              },
              "CHK_CHRG_B": {
                "bit": 19,
                "description": "Check the charger connection"
              },
              "EN_B": {
                "bit": 20,
                "description": "Control the charger detector."
              }
            },
            "USB1_CHRG_DETECT_CLR": {
              "CHK_CONTACT": {
                "bit": 18,
                "description": "Check the contact of USB plug"
              },
              "CHK_CHRG_B": {
                "bit": 19,
                "description": "Check the charger connection"
              },
              "EN_B": {
                "bit": 20,
                "description": "Control the charger detector."
              }
            },
            "USB1_CHRG_DETECT_TOG": {
              "CHK_CONTACT": {
                "bit": 18,
                "description": "Check the contact of USB plug"
              },
              "CHK_CHRG_B": {
                "bit": 19,
                "description": "Check the charger connection"
              },
              "EN_B": {
                "bit": 20,
                "description": "Control the charger detector."
              }
            },
            "USB1_VBUS_DETECT_STAT": {
              "SESSEND": {
                "bit": 0,
                "description": "Session End for USB OTG"
              },
              "BVALID": {
                "bit": 1,
                "description": "Indicates VBus is valid for a B-peripheral"
              },
              "AVALID": {
                "bit": 2,
                "description": "Indicates VBus is valid for a A-peripheral"
              },
              "VBUS_VALID": {
                "bit": 3,
                "description": "VBus valid for USB OTG"
              }
            },
            "USB1_CHRG_DETECT_STAT": {
              "PLUG_CONTACT": {
                "bit": 0,
                "description": "State of the USB plug contact detector."
              },
              "CHRG_DETECTED": {
                "bit": 1,
                "description": "State of charger detection. This bit is a read only version of the state of the analog signal."
              },
              "DM_STATE": {
                "bit": 2,
                "description": "DM line state output of the charger detector."
              },
              "DP_STATE": {
                "bit": 3,
                "description": "DP line state output of the charger detector."
              }
            },
            "USB1_LOOPBACK": {
              "UTMI_TESTSTART": {
                "bit": 0,
                "description": "Setting this bit can enable 1"
              }
            },
            "USB1_LOOPBACK_SET": {
              "UTMI_TESTSTART": {
                "bit": 0,
                "description": "Setting this bit can enable 1"
              }
            },
            "USB1_LOOPBACK_CLR": {
              "UTMI_TESTSTART": {
                "bit": 0,
                "description": "Setting this bit can enable 1"
              }
            },
            "USB1_LOOPBACK_TOG": {
              "UTMI_TESTSTART": {
                "bit": 0,
                "description": "Setting this bit can enable 1"
              }
            },
            "USB1_MISC": {
              "HS_USE_EXTERNAL_R": {
                "bit": 0,
                "description": "Use external resistor to generate the current bias for the high speed transmitter"
              },
              "EN_DEGLITCH": {
                "bit": 1,
                "description": "Enable the deglitching circuit of the USB PLL output."
              },
              "EN_CLK_UTMI": {
                "bit": 30,
                "description": "Enables the clk to the UTMI block."
              }
            },
            "USB1_MISC_SET": {
              "HS_USE_EXTERNAL_R": {
                "bit": 0,
                "description": "Use external resistor to generate the current bias for the high speed transmitter"
              },
              "EN_DEGLITCH": {
                "bit": 1,
                "description": "Enable the deglitching circuit of the USB PLL output."
              },
              "EN_CLK_UTMI": {
                "bit": 30,
                "description": "Enables the clk to the UTMI block."
              }
            },
            "USB1_MISC_CLR": {
              "HS_USE_EXTERNAL_R": {
                "bit": 0,
                "description": "Use external resistor to generate the current bias for the high speed transmitter"
              },
              "EN_DEGLITCH": {
                "bit": 1,
                "description": "Enable the deglitching circuit of the USB PLL output."
              },
              "EN_CLK_UTMI": {
                "bit": 30,
                "description": "Enables the clk to the UTMI block."
              }
            },
            "USB1_MISC_TOG": {
              "HS_USE_EXTERNAL_R": {
                "bit": 0,
                "description": "Use external resistor to generate the current bias for the high speed transmitter"
              },
              "EN_DEGLITCH": {
                "bit": 1,
                "description": "Enable the deglitching circuit of the USB PLL output."
              },
              "EN_CLK_UTMI": {
                "bit": 30,
                "description": "Enables the clk to the UTMI block."
              }
            },
            "DIGPROG": {
              "SILICON_REVISION": {
                "bit": 0,
                "description": "Chip silicon revision",
                "width": 32
              }
            }
          }
        },
        "XTALOSC24M": {
          "instances": [
            {
              "name": "XTALOSC24M",
              "base": "0x400D8000"
            }
          ],
          "registers": {
            "MISC0": {
              "offset": "0x150",
              "size": 32,
              "description": "Miscellaneous Register 0"
            },
            "MISC0_SET": {
              "offset": "0x154",
              "size": 32,
              "description": "Miscellaneous Register 0"
            },
            "MISC0_CLR": {
              "offset": "0x158",
              "size": 32,
              "description": "Miscellaneous Register 0"
            },
            "MISC0_TOG": {
              "offset": "0x15C",
              "size": 32,
              "description": "Miscellaneous Register 0"
            },
            "LOWPWR_CTRL": {
              "offset": "0x270",
              "size": 32,
              "description": "XTAL OSC (LP) Control Register"
            },
            "LOWPWR_CTRL_SET": {
              "offset": "0x274",
              "size": 32,
              "description": "XTAL OSC (LP) Control Register"
            },
            "LOWPWR_CTRL_CLR": {
              "offset": "0x278",
              "size": 32,
              "description": "XTAL OSC (LP) Control Register"
            },
            "LOWPWR_CTRL_TOG": {
              "offset": "0x27C",
              "size": 32,
              "description": "XTAL OSC (LP) Control Register"
            },
            "OSC_CONFIG0": {
              "offset": "0x2A0",
              "size": 32,
              "description": "XTAL OSC Configuration 0 Register"
            },
            "OSC_CONFIG0_SET": {
              "offset": "0x2A4",
              "size": 32,
              "description": "XTAL OSC Configuration 0 Register"
            },
            "OSC_CONFIG0_CLR": {
              "offset": "0x2A8",
              "size": 32,
              "description": "XTAL OSC Configuration 0 Register"
            },
            "OSC_CONFIG0_TOG": {
              "offset": "0x2AC",
              "size": 32,
              "description": "XTAL OSC Configuration 0 Register"
            },
            "OSC_CONFIG1": {
              "offset": "0x2B0",
              "size": 32,
              "description": "XTAL OSC Configuration 1 Register"
            },
            "OSC_CONFIG1_SET": {
              "offset": "0x2B4",
              "size": 32,
              "description": "XTAL OSC Configuration 1 Register"
            },
            "OSC_CONFIG1_CLR": {
              "offset": "0x2B8",
              "size": 32,
              "description": "XTAL OSC Configuration 1 Register"
            },
            "OSC_CONFIG1_TOG": {
              "offset": "0x2BC",
              "size": 32,
              "description": "XTAL OSC Configuration 1 Register"
            },
            "OSC_CONFIG2": {
              "offset": "0x2C0",
              "size": 32,
              "description": "XTAL OSC Configuration 2 Register"
            },
            "OSC_CONFIG2_SET": {
              "offset": "0x2C4",
              "size": 32,
              "description": "XTAL OSC Configuration 2 Register"
            },
            "OSC_CONFIG2_CLR": {
              "offset": "0x2C8",
              "size": 32,
              "description": "XTAL OSC Configuration 2 Register"
            },
            "OSC_CONFIG2_TOG": {
              "offset": "0x2CC",
              "size": 32,
              "description": "XTAL OSC Configuration 2 Register"
            }
          },
          "bits": {
            "MISC0": {
              "REFTOP_PWD": {
                "bit": 0,
                "description": "Control bit to power-down the analog bandgap reference circuitry"
              },
              "REFTOP_SELFBIASOFF": {
                "bit": 3,
                "description": "Control bit to disable the self-bias circuit in the analog bandgap"
              },
              "REFTOP_VBGADJ": {
                "bit": 4,
                "description": "Not related to oscillator.",
                "width": 3
              },
              "REFTOP_VBGUP": {
                "bit": 7,
                "description": "Status bit that signals the analog bandgap voltage is up and stable"
              },
              "STOP_MODE_CONFIG": {
                "bit": 10,
                "description": "Configure the analog behavior in stop mode.Not related to oscillator.",
                "width": 2
              },
              "DISCON_HIGH_SNVS": {
                "bit": 12,
                "description": "This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN."
              },
              "OSC_I": {
                "bit": 13,
                "description": "This field determines the bias current in the 24MHz oscillator",
                "width": 2
              },
              "OSC_XTALOK": {
                "bit": 15,
                "description": "Status bit that signals that the output of the 24-MHz crystal oscillator is stable"
              },
              "OSC_XTALOK_EN": {
                "bit": 16,
                "description": "This bit enables the detector that signals when the 24MHz crystal oscillator is stable."
              },
              "CLKGATE_CTRL": {
                "bit": 25,
                "description": "This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block"
              },
              "CLKGATE_DELAY": {
                "bit": 26,
                "description": "This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block",
                "width": 3
              },
              "RTC_XTAL_SOURCE": {
                "bit": 29,
                "description": "This field indicates which chip source is being used for the rtc clock."
              },
              "XTAL_24M_PWD": {
                "bit": 30,
                "description": "This field powers down the 24M crystal oscillator if set true."
              },
              "VID_PLL_PREDIV": {
                "bit": 31,
                "description": "Predivider for the source clock of the PLL's. Not related to oscillator."
              }
            },
            "MISC0_SET": {
              "REFTOP_PWD": {
                "bit": 0,
                "description": "Control bit to power-down the analog bandgap reference circuitry"
              },
              "REFTOP_SELFBIASOFF": {
                "bit": 3,
                "description": "Control bit to disable the self-bias circuit in the analog bandgap"
              },
              "REFTOP_VBGADJ": {
                "bit": 4,
                "description": "Not related to oscillator.",
                "width": 3
              },
              "REFTOP_VBGUP": {
                "bit": 7,
                "description": "Status bit that signals the analog bandgap voltage is up and stable"
              },
              "STOP_MODE_CONFIG": {
                "bit": 10,
                "description": "Configure the analog behavior in stop mode.Not related to oscillator.",
                "width": 2
              },
              "DISCON_HIGH_SNVS": {
                "bit": 12,
                "description": "This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN."
              },
              "OSC_I": {
                "bit": 13,
                "description": "This field determines the bias current in the 24MHz oscillator",
                "width": 2
              },
              "OSC_XTALOK": {
                "bit": 15,
                "description": "Status bit that signals that the output of the 24-MHz crystal oscillator is stable"
              },
              "OSC_XTALOK_EN": {
                "bit": 16,
                "description": "This bit enables the detector that signals when the 24MHz crystal oscillator is stable."
              },
              "CLKGATE_CTRL": {
                "bit": 25,
                "description": "This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block"
              },
              "CLKGATE_DELAY": {
                "bit": 26,
                "description": "This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block",
                "width": 3
              },
              "RTC_XTAL_SOURCE": {
                "bit": 29,
                "description": "This field indicates which chip source is being used for the rtc clock."
              },
              "XTAL_24M_PWD": {
                "bit": 30,
                "description": "This field powers down the 24M crystal oscillator if set true."
              },
              "VID_PLL_PREDIV": {
                "bit": 31,
                "description": "Predivider for the source clock of the PLL's. Not related to oscillator."
              }
            },
            "MISC0_CLR": {
              "REFTOP_PWD": {
                "bit": 0,
                "description": "Control bit to power-down the analog bandgap reference circuitry"
              },
              "REFTOP_SELFBIASOFF": {
                "bit": 3,
                "description": "Control bit to disable the self-bias circuit in the analog bandgap"
              },
              "REFTOP_VBGADJ": {
                "bit": 4,
                "description": "Not related to oscillator.",
                "width": 3
              },
              "REFTOP_VBGUP": {
                "bit": 7,
                "description": "Status bit that signals the analog bandgap voltage is up and stable"
              },
              "STOP_MODE_CONFIG": {
                "bit": 10,
                "description": "Configure the analog behavior in stop mode.Not related to oscillator.",
                "width": 2
              },
              "DISCON_HIGH_SNVS": {
                "bit": 12,
                "description": "This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN."
              },
              "OSC_I": {
                "bit": 13,
                "description": "This field determines the bias current in the 24MHz oscillator",
                "width": 2
              },
              "OSC_XTALOK": {
                "bit": 15,
                "description": "Status bit that signals that the output of the 24-MHz crystal oscillator is stable"
              },
              "OSC_XTALOK_EN": {
                "bit": 16,
                "description": "This bit enables the detector that signals when the 24MHz crystal oscillator is stable."
              },
              "CLKGATE_CTRL": {
                "bit": 25,
                "description": "This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block"
              },
              "CLKGATE_DELAY": {
                "bit": 26,
                "description": "This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block",
                "width": 3
              },
              "RTC_XTAL_SOURCE": {
                "bit": 29,
                "description": "This field indicates which chip source is being used for the rtc clock."
              },
              "XTAL_24M_PWD": {
                "bit": 30,
                "description": "This field powers down the 24M crystal oscillator if set true."
              },
              "VID_PLL_PREDIV": {
                "bit": 31,
                "description": "Predivider for the source clock of the PLL's. Not related to oscillator."
              }
            },
            "MISC0_TOG": {
              "REFTOP_PWD": {
                "bit": 0,
                "description": "Control bit to power-down the analog bandgap reference circuitry"
              },
              "REFTOP_SELFBIASOFF": {
                "bit": 3,
                "description": "Control bit to disable the self-bias circuit in the analog bandgap"
              },
              "REFTOP_VBGADJ": {
                "bit": 4,
                "description": "Not related to oscillator.",
                "width": 3
              },
              "REFTOP_VBGUP": {
                "bit": 7,
                "description": "Status bit that signals the analog bandgap voltage is up and stable"
              },
              "STOP_MODE_CONFIG": {
                "bit": 10,
                "description": "Configure the analog behavior in stop mode.Not related to oscillator.",
                "width": 2
              },
              "DISCON_HIGH_SNVS": {
                "bit": 12,
                "description": "This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN."
              },
              "OSC_I": {
                "bit": 13,
                "description": "This field determines the bias current in the 24MHz oscillator",
                "width": 2
              },
              "OSC_XTALOK": {
                "bit": 15,
                "description": "Status bit that signals that the output of the 24-MHz crystal oscillator is stable"
              },
              "OSC_XTALOK_EN": {
                "bit": 16,
                "description": "This bit enables the detector that signals when the 24MHz crystal oscillator is stable."
              },
              "CLKGATE_CTRL": {
                "bit": 25,
                "description": "This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block"
              },
              "CLKGATE_DELAY": {
                "bit": 26,
                "description": "This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block",
                "width": 3
              },
              "RTC_XTAL_SOURCE": {
                "bit": 29,
                "description": "This field indicates which chip source is being used for the rtc clock."
              },
              "XTAL_24M_PWD": {
                "bit": 30,
                "description": "This field powers down the 24M crystal oscillator if set true."
              },
              "VID_PLL_PREDIV": {
                "bit": 31,
                "description": "Predivider for the source clock of the PLL's. Not related to oscillator."
              }
            },
            "LOWPWR_CTRL": {
              "RC_OSC_EN": {
                "bit": 0,
                "description": "RC Osc. enable control."
              },
              "OSC_SEL": {
                "bit": 4,
                "description": "Select the source for the 24MHz clock."
              },
              "LPBG_SEL": {
                "bit": 5,
                "description": "Bandgap select. Not related to oscillator."
              },
              "LPBG_TEST": {
                "bit": 6,
                "description": "Low power bandgap test bit. Not related to oscillator."
              },
              "REFTOP_IBIAS_OFF": {
                "bit": 7,
                "description": "Low power reftop ibias disable. Not related to oscillator."
              },
              "L1_PWRGATE": {
                "bit": 8,
                "description": "L1 power gate control. Used as software override. Not related to oscillator."
              },
              "L2_PWRGATE": {
                "bit": 9,
                "description": "L2 power gate control. Used as software override. Not related to oscillator."
              },
              "CPU_PWRGATE": {
                "bit": 10,
                "description": "CPU power gate control. Used as software override. Test purpose only Not related to oscillator."
              },
              "DISPLAY_PWRGATE": {
                "bit": 11,
                "description": "Display logic power gate control. Used as software override. Not related to oscillator."
              },
              "RCOSC_CG_OVERRIDE": {
                "bit": 13,
                "description": "For debug purposes only"
              },
              "XTALOSC_PWRUP_DELAY": {
                "bit": 14,
                "description": "Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use",
                "width": 2
              },
              "XTALOSC_PWRUP_STAT": {
                "bit": 16,
                "description": "Status of the 24MHz xtal oscillator."
              },
              "MIX_PWRGATE": {
                "bit": 17,
                "description": "Display power gate control. Used as software mask. Set to zero to force ungated."
              },
              "GPU_PWRGATE": {
                "bit": 18,
                "description": "GPU power gate control. Used as software mask. Set to zero to force ungated."
              }
            },
            "LOWPWR_CTRL_SET": {
              "RC_OSC_EN": {
                "bit": 0,
                "description": "RC Osc. enable control."
              },
              "OSC_SEL": {
                "bit": 4,
                "description": "Select the source for the 24MHz clock."
              },
              "LPBG_SEL": {
                "bit": 5,
                "description": "Bandgap select. Not related to oscillator."
              },
              "LPBG_TEST": {
                "bit": 6,
                "description": "Low power bandgap test bit. Not related to oscillator."
              },
              "REFTOP_IBIAS_OFF": {
                "bit": 7,
                "description": "Low power reftop ibias disable. Not related to oscillator."
              },
              "L1_PWRGATE": {
                "bit": 8,
                "description": "L1 power gate control. Used as software override. Not related to oscillator."
              },
              "L2_PWRGATE": {
                "bit": 9,
                "description": "L2 power gate control. Used as software override. Not related to oscillator."
              },
              "CPU_PWRGATE": {
                "bit": 10,
                "description": "CPU power gate control. Used as software override. Test purpose only Not related to oscillator."
              },
              "DISPLAY_PWRGATE": {
                "bit": 11,
                "description": "Display logic power gate control. Used as software override. Not related to oscillator."
              },
              "RCOSC_CG_OVERRIDE": {
                "bit": 13,
                "description": "For debug purposes only"
              },
              "XTALOSC_PWRUP_DELAY": {
                "bit": 14,
                "description": "Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use",
                "width": 2
              },
              "XTALOSC_PWRUP_STAT": {
                "bit": 16,
                "description": "Status of the 24MHz xtal oscillator."
              },
              "MIX_PWRGATE": {
                "bit": 17,
                "description": "Display power gate control. Used as software mask. Set to zero to force ungated."
              },
              "GPU_PWRGATE": {
                "bit": 18,
                "description": "GPU power gate control. Used as software mask. Set to zero to force ungated."
              }
            },
            "LOWPWR_CTRL_CLR": {
              "RC_OSC_EN": {
                "bit": 0,
                "description": "RC Osc. enable control."
              },
              "OSC_SEL": {
                "bit": 4,
                "description": "Select the source for the 24MHz clock."
              },
              "LPBG_SEL": {
                "bit": 5,
                "description": "Bandgap select. Not related to oscillator."
              },
              "LPBG_TEST": {
                "bit": 6,
                "description": "Low power bandgap test bit. Not related to oscillator."
              },
              "REFTOP_IBIAS_OFF": {
                "bit": 7,
                "description": "Low power reftop ibias disable. Not related to oscillator."
              },
              "L1_PWRGATE": {
                "bit": 8,
                "description": "L1 power gate control. Used as software override. Not related to oscillator."
              },
              "L2_PWRGATE": {
                "bit": 9,
                "description": "L2 power gate control. Used as software override. Not related to oscillator."
              },
              "CPU_PWRGATE": {
                "bit": 10,
                "description": "CPU power gate control. Used as software override. Test purpose only Not related to oscillator."
              },
              "DISPLAY_PWRGATE": {
                "bit": 11,
                "description": "Display logic power gate control. Used as software override. Not related to oscillator."
              },
              "RCOSC_CG_OVERRIDE": {
                "bit": 13,
                "description": "For debug purposes only"
              },
              "XTALOSC_PWRUP_DELAY": {
                "bit": 14,
                "description": "Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use",
                "width": 2
              },
              "XTALOSC_PWRUP_STAT": {
                "bit": 16,
                "description": "Status of the 24MHz xtal oscillator."
              },
              "MIX_PWRGATE": {
                "bit": 17,
                "description": "Display power gate control. Used as software mask. Set to zero to force ungated."
              },
              "GPU_PWRGATE": {
                "bit": 18,
                "description": "GPU power gate control. Used as software mask. Set to zero to force ungated."
              }
            },
            "LOWPWR_CTRL_TOG": {
              "RC_OSC_EN": {
                "bit": 0,
                "description": "RC Osc. enable control."
              },
              "OSC_SEL": {
                "bit": 4,
                "description": "Select the source for the 24MHz clock."
              },
              "LPBG_SEL": {
                "bit": 5,
                "description": "Bandgap select. Not related to oscillator."
              },
              "LPBG_TEST": {
                "bit": 6,
                "description": "Low power bandgap test bit. Not related to oscillator."
              },
              "REFTOP_IBIAS_OFF": {
                "bit": 7,
                "description": "Low power reftop ibias disable. Not related to oscillator."
              },
              "L1_PWRGATE": {
                "bit": 8,
                "description": "L1 power gate control. Used as software override. Not related to oscillator."
              },
              "L2_PWRGATE": {
                "bit": 9,
                "description": "L2 power gate control. Used as software override. Not related to oscillator."
              },
              "CPU_PWRGATE": {
                "bit": 10,
                "description": "CPU power gate control. Used as software override. Test purpose only Not related to oscillator."
              },
              "DISPLAY_PWRGATE": {
                "bit": 11,
                "description": "Display logic power gate control. Used as software override. Not related to oscillator."
              },
              "RCOSC_CG_OVERRIDE": {
                "bit": 13,
                "description": "For debug purposes only"
              },
              "XTALOSC_PWRUP_DELAY": {
                "bit": 14,
                "description": "Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use",
                "width": 2
              },
              "XTALOSC_PWRUP_STAT": {
                "bit": 16,
                "description": "Status of the 24MHz xtal oscillator."
              },
              "MIX_PWRGATE": {
                "bit": 17,
                "description": "Display power gate control. Used as software mask. Set to zero to force ungated."
              },
              "GPU_PWRGATE": {
                "bit": 18,
                "description": "GPU power gate control. Used as software mask. Set to zero to force ungated."
              }
            },
            "OSC_CONFIG0": {
              "START": {
                "bit": 0,
                "description": "Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset."
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enables the tuning logic to calculate new RC tuning values"
              },
              "BYPASS": {
                "bit": 2,
                "description": "Bypasses any calculated RC tuning value and uses the programmed register value."
              },
              "INVERT": {
                "bit": 3,
                "description": "Invert the stepping of the calculated RC tuning value."
              },
              "RC_OSC_PROG": {
                "bit": 4,
                "description": "RC osc. tuning values.",
                "width": 8
              },
              "HYST_PLUS": {
                "bit": 12,
                "description": "Positive hysteresis value",
                "width": 4
              },
              "HYST_MINUS": {
                "bit": 16,
                "description": "Negative hysteresis value",
                "width": 4
              },
              "RC_OSC_PROG_CUR": {
                "bit": 24,
                "description": "The current tuning value in use.",
                "width": 8
              }
            },
            "OSC_CONFIG0_SET": {
              "START": {
                "bit": 0,
                "description": "Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset."
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enables the tuning logic to calculate new RC tuning values"
              },
              "BYPASS": {
                "bit": 2,
                "description": "Bypasses any calculated RC tuning value and uses the programmed register value."
              },
              "INVERT": {
                "bit": 3,
                "description": "Invert the stepping of the calculated RC tuning value."
              },
              "RC_OSC_PROG": {
                "bit": 4,
                "description": "RC osc. tuning values.",
                "width": 8
              },
              "HYST_PLUS": {
                "bit": 12,
                "description": "Positive hysteresis value",
                "width": 4
              },
              "HYST_MINUS": {
                "bit": 16,
                "description": "Negative hysteresis value",
                "width": 4
              },
              "RC_OSC_PROG_CUR": {
                "bit": 24,
                "description": "The current tuning value in use.",
                "width": 8
              }
            },
            "OSC_CONFIG0_CLR": {
              "START": {
                "bit": 0,
                "description": "Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset."
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enables the tuning logic to calculate new RC tuning values"
              },
              "BYPASS": {
                "bit": 2,
                "description": "Bypasses any calculated RC tuning value and uses the programmed register value."
              },
              "INVERT": {
                "bit": 3,
                "description": "Invert the stepping of the calculated RC tuning value."
              },
              "RC_OSC_PROG": {
                "bit": 4,
                "description": "RC osc. tuning values.",
                "width": 8
              },
              "HYST_PLUS": {
                "bit": 12,
                "description": "Positive hysteresis value",
                "width": 4
              },
              "HYST_MINUS": {
                "bit": 16,
                "description": "Negative hysteresis value",
                "width": 4
              },
              "RC_OSC_PROG_CUR": {
                "bit": 24,
                "description": "The current tuning value in use.",
                "width": 8
              }
            },
            "OSC_CONFIG0_TOG": {
              "START": {
                "bit": 0,
                "description": "Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset."
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enables the tuning logic to calculate new RC tuning values"
              },
              "BYPASS": {
                "bit": 2,
                "description": "Bypasses any calculated RC tuning value and uses the programmed register value."
              },
              "INVERT": {
                "bit": 3,
                "description": "Invert the stepping of the calculated RC tuning value."
              },
              "RC_OSC_PROG": {
                "bit": 4,
                "description": "RC osc. tuning values.",
                "width": 8
              },
              "HYST_PLUS": {
                "bit": 12,
                "description": "Positive hysteresis value",
                "width": 4
              },
              "HYST_MINUS": {
                "bit": 16,
                "description": "Negative hysteresis value",
                "width": 4
              },
              "RC_OSC_PROG_CUR": {
                "bit": 24,
                "description": "The current tuning value in use.",
                "width": 8
              }
            },
            "OSC_CONFIG1": {
              "COUNT_RC_TRG": {
                "bit": 0,
                "description": "The target count used to tune the RC OSC frequency",
                "width": 12
              },
              "COUNT_RC_CUR": {
                "bit": 20,
                "description": "The current tuning value in use.",
                "width": 12
              }
            },
            "OSC_CONFIG1_SET": {
              "COUNT_RC_TRG": {
                "bit": 0,
                "description": "The target count used to tune the RC OSC frequency",
                "width": 12
              },
              "COUNT_RC_CUR": {
                "bit": 20,
                "description": "The current tuning value in use.",
                "width": 12
              }
            },
            "OSC_CONFIG1_CLR": {
              "COUNT_RC_TRG": {
                "bit": 0,
                "description": "The target count used to tune the RC OSC frequency",
                "width": 12
              },
              "COUNT_RC_CUR": {
                "bit": 20,
                "description": "The current tuning value in use.",
                "width": 12
              }
            },
            "OSC_CONFIG1_TOG": {
              "COUNT_RC_TRG": {
                "bit": 0,
                "description": "The target count used to tune the RC OSC frequency",
                "width": 12
              },
              "COUNT_RC_CUR": {
                "bit": 20,
                "description": "The current tuning value in use.",
                "width": 12
              }
            },
            "OSC_CONFIG2": {
              "COUNT_1M_TRG": {
                "bit": 0,
                "description": "The target count used to tune the 1MHz clock frequency",
                "width": 12
              },
              "ENABLE_1M": {
                "bit": 16,
                "description": "Enable the 1MHz clock output. 0 - disabled; 1 - enabled."
              },
              "MUX_1M": {
                "bit": 17,
                "description": "Mux the corrected or uncorrected 1MHz clock to the output"
              },
              "CLK_1M_ERR_FL": {
                "bit": 31,
                "description": "Flag indicates that the count_1m count wasn't reached within 1 32kHz period"
              }
            },
            "OSC_CONFIG2_SET": {
              "COUNT_1M_TRG": {
                "bit": 0,
                "description": "The target count used to tune the 1MHz clock frequency",
                "width": 12
              },
              "ENABLE_1M": {
                "bit": 16,
                "description": "Enable the 1MHz clock output. 0 - disabled; 1 - enabled."
              },
              "MUX_1M": {
                "bit": 17,
                "description": "Mux the corrected or uncorrected 1MHz clock to the output"
              },
              "CLK_1M_ERR_FL": {
                "bit": 31,
                "description": "Flag indicates that the count_1m count wasn't reached within 1 32kHz period"
              }
            },
            "OSC_CONFIG2_CLR": {
              "COUNT_1M_TRG": {
                "bit": 0,
                "description": "The target count used to tune the 1MHz clock frequency",
                "width": 12
              },
              "ENABLE_1M": {
                "bit": 16,
                "description": "Enable the 1MHz clock output. 0 - disabled; 1 - enabled."
              },
              "MUX_1M": {
                "bit": 17,
                "description": "Mux the corrected or uncorrected 1MHz clock to the output"
              },
              "CLK_1M_ERR_FL": {
                "bit": 31,
                "description": "Flag indicates that the count_1m count wasn't reached within 1 32kHz period"
              }
            },
            "OSC_CONFIG2_TOG": {
              "COUNT_1M_TRG": {
                "bit": 0,
                "description": "The target count used to tune the 1MHz clock frequency",
                "width": 12
              },
              "ENABLE_1M": {
                "bit": 16,
                "description": "Enable the 1MHz clock output. 0 - disabled; 1 - enabled."
              },
              "MUX_1M": {
                "bit": 17,
                "description": "Mux the corrected or uncorrected 1MHz clock to the output"
              },
              "CLK_1M_ERR_FL": {
                "bit": 31,
                "description": "Flag indicates that the count_1m count wasn't reached within 1 32kHz period"
              }
            }
          }
        },
        "CSU": {
          "instances": [
            {
              "name": "CSU",
              "base": "0x400DC000",
              "irq": 49
            }
          ],
          "registers": {
            "CSL%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Config security level register"
            },
            "HP0": {
              "offset": "0x200",
              "size": 32,
              "description": "HP0 register"
            },
            "SA": {
              "offset": "0x218",
              "size": 32,
              "description": "Secure access register"
            },
            "HPCONTROL0": {
              "offset": "0x358",
              "size": 32,
              "description": "HPCONTROL0 register"
            }
          },
          "bits": {
            "CSL%s": {
              "SUR_S2": {
                "bit": 0,
                "description": "Secure user read access control for the second slave"
              },
              "SSR_S2": {
                "bit": 1,
                "description": "Secure supervisor read access control for the second slave"
              },
              "NUR_S2": {
                "bit": 2,
                "description": "Non-secure user read access control for the second slave"
              },
              "NSR_S2": {
                "bit": 3,
                "description": "Non-secure supervisor read access control for the second slave"
              },
              "SUW_S2": {
                "bit": 4,
                "description": "Secure user write access control for the second slave"
              },
              "SSW_S2": {
                "bit": 5,
                "description": "Secure supervisor write access control for the second slave"
              },
              "NUW_S2": {
                "bit": 6,
                "description": "Non-secure user write access control for the second slave"
              },
              "NSW_S2": {
                "bit": 7,
                "description": "Non-secure supervisor write access control for the second slave"
              },
              "LOCK_S2": {
                "bit": 8,
                "description": "The lock bit corresponding to the second slave. It is written by the secure software."
              },
              "SUR_S1": {
                "bit": 16,
                "description": "Secure user read access control for the first slave"
              },
              "SSR_S1": {
                "bit": 17,
                "description": "Secure supervisor read access control for the first slave"
              },
              "NUR_S1": {
                "bit": 18,
                "description": "Non-secure user read access control for the first slave"
              },
              "NSR_S1": {
                "bit": 19,
                "description": "Non-secure supervisor read access control for the first slave"
              },
              "SUW_S1": {
                "bit": 20,
                "description": "Secure user write access control for the first slave"
              },
              "SSW_S1": {
                "bit": 21,
                "description": "Secure supervisor write access control for the first slave"
              },
              "NUW_S1": {
                "bit": 22,
                "description": "Non-secure user write access control for the first slave"
              },
              "NSW_S1": {
                "bit": 23,
                "description": "Non-secure supervisor write access control for the first slave"
              },
              "LOCK_S1": {
                "bit": 24,
                "description": "The lock bit corresponding to the first slave. It is written by the secure software."
              }
            },
            "HP0": {
              "HP_DMA": {
                "bit": 2,
                "description": "Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the eDMA"
              },
              "L_DMA": {
                "bit": 3,
                "description": "Lock bit set by the TZ software for the eDMA"
              },
              "HP_LCDIF": {
                "bit": 4,
                "description": "Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the LCDIF"
              },
              "L_LCDIF": {
                "bit": 5,
                "description": "Lock bit set by the TZ software for the LCDIF"
              },
              "HP_CSI": {
                "bit": 6,
                "description": "Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the CSI"
              },
              "L_CSI": {
                "bit": 7,
                "description": "Lock bit set by the TZ software for the CSI"
              },
              "HP_PXP": {
                "bit": 8,
                "description": "Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the PXP"
              },
              "L_PXP": {
                "bit": 9,
                "description": "Lock bit set by the TZ software for the PXP"
              },
              "HP_DCP": {
                "bit": 10,
                "description": "Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the DCP"
              },
              "L_DCP": {
                "bit": 11,
                "description": "Lock bit set by the TZ software for the DCP"
              },
              "HP_ENET": {
                "bit": 14,
                "description": "Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the ENET"
              },
              "L_ENET": {
                "bit": 15,
                "description": "Lock bit set by the TZ software for the ENET"
              },
              "HP_USDHC1": {
                "bit": 16,
                "description": "Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the USDHC1"
              },
              "L_USDHC1": {
                "bit": 17,
                "description": "Lock bit set by the TZ software for the USDHC1"
              },
              "HP_USDHC2": {
                "bit": 18,
                "description": "Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the USDHC2"
              },
              "L_USDHC2": {
                "bit": 19,
                "description": "Lock bit set by the TZ software for the USDHC2"
              },
              "HP_TPSMP": {
                "bit": 20,
                "description": "Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the TPSMP"
              },
              "L_TPSMP": {
                "bit": 21,
                "description": "Lock bit set by the TZ software for the TPSMP"
              },
              "HP_USB": {
                "bit": 22,
                "description": "Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the USB"
              },
              "L_USB": {
                "bit": 23,
                "description": "Lock bit set by the TZ software for the USB"
              }
            },
            "SA": {
              "NSA_DMA": {
                "bit": 2,
                "description": "Non-secure access policy indicator bit"
              },
              "L_DMA": {
                "bit": 3,
                "description": "Lock bit set by the TZ software for the eDMA"
              },
              "NSA_LCDIF": {
                "bit": 4,
                "description": "Non-secure access policy indicator bit"
              },
              "L_LCDIF": {
                "bit": 5,
                "description": "Lock bit set by the TZ software for the LCDIF"
              },
              "NSA_CSI": {
                "bit": 6,
                "description": "Non-secure access policy indicator bit"
              },
              "L_CSI": {
                "bit": 7,
                "description": "Lock bit set by the TZ software for the CSI"
              },
              "NSA_PXP": {
                "bit": 8,
                "description": "Non-Secure Access Policy indicator bit"
              },
              "L_PXP": {
                "bit": 9,
                "description": "Lock bit set by the TZ software for the PXP"
              },
              "NSA_DCP": {
                "bit": 10,
                "description": "Non-secure access policy indicator bit"
              },
              "L_DCP": {
                "bit": 11,
                "description": "Lock bit set by the TZ software for the DCP"
              },
              "NSA_ENET": {
                "bit": 14,
                "description": "Non-secure access policy indicator bit"
              },
              "L_ENET": {
                "bit": 15,
                "description": "Lock bit set by the TZ software for the ENET1 and ENET2"
              },
              "NSA_USDHC1": {
                "bit": 16,
                "description": "Non-secure access policy indicator bit"
              },
              "L_USDHC1": {
                "bit": 17,
                "description": "Lock bit set by the TZ software for the USDHC1"
              },
              "NSA_USDHC2": {
                "bit": 18,
                "description": "Non-secure access policy indicator bit"
              },
              "L_USDHC2": {
                "bit": 19,
                "description": "Lock bit set by the TZ software for the USDHC2"
              },
              "NSA_TPSMP": {
                "bit": 20,
                "description": "Non-secure access policy indicator bit"
              },
              "L_TPSMP": {
                "bit": 21,
                "description": "Lock bit set by the TZ software for the TPSMP"
              },
              "NSA_USB": {
                "bit": 22,
                "description": "Non-secure access policy indicator bit"
              },
              "L_USB": {
                "bit": 23,
                "description": "Lock bit set by the TZ software for the USB"
              }
            },
            "HPCONTROL0": {
              "HPC_DMA": {
                "bit": 2,
                "description": "Indicates the privilege/user mode for the eDMA"
              },
              "L_DMA": {
                "bit": 3,
                "description": "Lock bit set by the TZ software for the eDMA"
              },
              "HPC_LCDIF": {
                "bit": 4,
                "description": "Indicates the privilege/user mode for the LCDIF"
              },
              "L_LCDIF": {
                "bit": 5,
                "description": "Lock bit set by the TZ software for the LCDIF"
              },
              "HPC_CSI": {
                "bit": 6,
                "description": "Indicates the privilege/user mode for the CSI"
              },
              "L_CSI": {
                "bit": 7,
                "description": "Lock bit set by the TZ software for the CSI"
              },
              "HPC_PXP": {
                "bit": 8,
                "description": "Indicates the privilege/user mode for the PXP"
              },
              "L_PXP": {
                "bit": 9,
                "description": "Lock bit set by the TZ software for the PXP"
              },
              "HPC_DCP": {
                "bit": 10,
                "description": "Indicates the privilege/user mode for the DCP"
              },
              "L_DCP": {
                "bit": 11,
                "description": "Lock bit set by the TZ software for the DCP"
              },
              "HPC_ENET": {
                "bit": 14,
                "description": "Indicates the privilege/user mode for the ENET"
              },
              "L_ENET": {
                "bit": 15,
                "description": "Lock bit set by the TZ software for the ENET"
              },
              "HPC_USDHC1": {
                "bit": 16,
                "description": "Indicates the privilege/user mode for the USDHC1"
              },
              "L_USDHC1": {
                "bit": 17,
                "description": "Lock bit set by the TZ software for the USDHC1"
              },
              "HPC_USDHC2": {
                "bit": 18,
                "description": "Indicates the privilege/user mode for the USDHC2"
              },
              "L_USDHC2": {
                "bit": 19,
                "description": "Lock bit set by the TZ software for the USDHC2."
              },
              "HPC_TPSMP": {
                "bit": 20,
                "description": "Indicates the privilege/user mode for the TPSMP"
              },
              "L_TPSMP": {
                "bit": 21,
                "description": "Lock bit set by the TZ software for the TPSMP."
              },
              "HPC_USB": {
                "bit": 22,
                "description": "Indicates the privilege/user mode for the USB"
              },
              "L_USB": {
                "bit": 23,
                "description": "Lock bit set by the TZ software for the USB."
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA0",
              "base": "0x400E8000",
              "irq": 0
            },
            {
              "name": "DMAMUX",
              "base": "0x400EC000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "ES": {
              "offset": "0x04",
              "size": 32,
              "description": "Error Status Register"
            },
            "ERQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Enable Request Register"
            },
            "EEI": {
              "offset": "0x14",
              "size": 32,
              "description": "Enable Error Interrupt Register"
            },
            "CEEI": {
              "offset": "0x18",
              "size": 8,
              "description": "Clear Enable Error Interrupt Register"
            },
            "SEEI": {
              "offset": "0x19",
              "size": 8,
              "description": "Set Enable Error Interrupt Register"
            },
            "CERQ": {
              "offset": "0x1A",
              "size": 8,
              "description": "Clear Enable Request Register"
            },
            "SERQ": {
              "offset": "0x1B",
              "size": 8,
              "description": "Set Enable Request Register"
            },
            "CDNE": {
              "offset": "0x1C",
              "size": 8,
              "description": "Clear DONE Status Bit Register"
            },
            "SSRT": {
              "offset": "0x1D",
              "size": 8,
              "description": "Set START Bit Register"
            },
            "CERR": {
              "offset": "0x1E",
              "size": 8,
              "description": "Clear Error Register"
            },
            "CINT": {
              "offset": "0x1F",
              "size": 8,
              "description": "Clear Interrupt Request Register"
            },
            "INT": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Request Register"
            },
            "ERR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Error Register"
            },
            "HRS": {
              "offset": "0x34",
              "size": 32,
              "description": "Hardware Request Status Register"
            },
            "EARS": {
              "offset": "0x44",
              "size": 32,
              "description": "Enable Asynchronous Request in Stop Register"
            },
            "DCHPRI3": {
              "offset": "0x100",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "DCHPRI2": {
              "offset": "0x101",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "DCHPRI1": {
              "offset": "0x102",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "DCHPRI0": {
              "offset": "0x103",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "DCHPRI7": {
              "offset": "0x104",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "DCHPRI6": {
              "offset": "0x105",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "DCHPRI5": {
              "offset": "0x106",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "DCHPRI4": {
              "offset": "0x107",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "DCHPRI11": {
              "offset": "0x108",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "DCHPRI10": {
              "offset": "0x109",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "DCHPRI9": {
              "offset": "0x10A",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "DCHPRI8": {
              "offset": "0x10B",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "DCHPRI15": {
              "offset": "0x10C",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "DCHPRI14": {
              "offset": "0x10D",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "DCHPRI13": {
              "offset": "0x10E",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "DCHPRI12": {
              "offset": "0x10F",
              "size": 8,
              "description": "Channel Priority Register"
            },
            "TCD0_SADDR": {
              "offset": "0x1000",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD0_SOFF": {
              "offset": "0x1004",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD0_ATTR": {
              "offset": "0x1006",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD0_NBYTES_MLNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD0_NBYTES_MLOFFNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD0_NBYTES_MLOFFYES": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD0_SLAST": {
              "offset": "0x100C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD0_DADDR": {
              "offset": "0x1010",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD0_DOFF": {
              "offset": "0x1014",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD0_CITER_ELINKNO": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD0_CITER_ELINKYES": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD0_DLASTSGA": {
              "offset": "0x1018",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD0_CSR": {
              "offset": "0x101C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD0_BITER_ELINKNO": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD0_BITER_ELINKYES": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD1_SADDR": {
              "offset": "0x1020",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD1_SOFF": {
              "offset": "0x1024",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD1_ATTR": {
              "offset": "0x1026",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD1_NBYTES_MLNO": {
              "offset": "0x1028",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD1_NBYTES_MLOFFNO": {
              "offset": "0x1028",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD1_NBYTES_MLOFFYES": {
              "offset": "0x1028",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD1_SLAST": {
              "offset": "0x102C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD1_DADDR": {
              "offset": "0x1030",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD1_DOFF": {
              "offset": "0x1034",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD1_CITER_ELINKNO": {
              "offset": "0x1036",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD1_CITER_ELINKYES": {
              "offset": "0x1036",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD1_DLASTSGA": {
              "offset": "0x1038",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD1_CSR": {
              "offset": "0x103C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD1_BITER_ELINKNO": {
              "offset": "0x103E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD1_BITER_ELINKYES": {
              "offset": "0x103E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD2_SADDR": {
              "offset": "0x1040",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD2_SOFF": {
              "offset": "0x1044",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD2_ATTR": {
              "offset": "0x1046",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD2_NBYTES_MLNO": {
              "offset": "0x1048",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD2_NBYTES_MLOFFNO": {
              "offset": "0x1048",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD2_NBYTES_MLOFFYES": {
              "offset": "0x1048",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD2_SLAST": {
              "offset": "0x104C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD2_DADDR": {
              "offset": "0x1050",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD2_DOFF": {
              "offset": "0x1054",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD2_CITER_ELINKNO": {
              "offset": "0x1056",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD2_CITER_ELINKYES": {
              "offset": "0x1056",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD2_DLASTSGA": {
              "offset": "0x1058",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD2_CSR": {
              "offset": "0x105C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD2_BITER_ELINKNO": {
              "offset": "0x105E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD2_BITER_ELINKYES": {
              "offset": "0x105E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD3_SADDR": {
              "offset": "0x1060",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD3_SOFF": {
              "offset": "0x1064",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD3_ATTR": {
              "offset": "0x1066",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD3_NBYTES_MLNO": {
              "offset": "0x1068",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD3_NBYTES_MLOFFNO": {
              "offset": "0x1068",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD3_NBYTES_MLOFFYES": {
              "offset": "0x1068",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD3_SLAST": {
              "offset": "0x106C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD3_DADDR": {
              "offset": "0x1070",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD3_DOFF": {
              "offset": "0x1074",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD3_CITER_ELINKNO": {
              "offset": "0x1076",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD3_CITER_ELINKYES": {
              "offset": "0x1076",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD3_DLASTSGA": {
              "offset": "0x1078",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD3_CSR": {
              "offset": "0x107C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD3_BITER_ELINKNO": {
              "offset": "0x107E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD3_BITER_ELINKYES": {
              "offset": "0x107E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD4_SADDR": {
              "offset": "0x1080",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD4_SOFF": {
              "offset": "0x1084",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD4_ATTR": {
              "offset": "0x1086",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD4_NBYTES_MLNO": {
              "offset": "0x1088",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD4_NBYTES_MLOFFNO": {
              "offset": "0x1088",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD4_NBYTES_MLOFFYES": {
              "offset": "0x1088",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD4_SLAST": {
              "offset": "0x108C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD4_DADDR": {
              "offset": "0x1090",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD4_DOFF": {
              "offset": "0x1094",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD4_CITER_ELINKNO": {
              "offset": "0x1096",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD4_CITER_ELINKYES": {
              "offset": "0x1096",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD4_DLASTSGA": {
              "offset": "0x1098",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD4_CSR": {
              "offset": "0x109C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD4_BITER_ELINKNO": {
              "offset": "0x109E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD4_BITER_ELINKYES": {
              "offset": "0x109E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD5_SADDR": {
              "offset": "0x10A0",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD5_SOFF": {
              "offset": "0x10A4",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD5_ATTR": {
              "offset": "0x10A6",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD5_NBYTES_MLNO": {
              "offset": "0x10A8",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD5_NBYTES_MLOFFNO": {
              "offset": "0x10A8",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD5_NBYTES_MLOFFYES": {
              "offset": "0x10A8",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD5_SLAST": {
              "offset": "0x10AC",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD5_DADDR": {
              "offset": "0x10B0",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD5_DOFF": {
              "offset": "0x10B4",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD5_CITER_ELINKNO": {
              "offset": "0x10B6",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD5_CITER_ELINKYES": {
              "offset": "0x10B6",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD5_DLASTSGA": {
              "offset": "0x10B8",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD5_CSR": {
              "offset": "0x10BC",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD5_BITER_ELINKNO": {
              "offset": "0x10BE",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD5_BITER_ELINKYES": {
              "offset": "0x10BE",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD6_SADDR": {
              "offset": "0x10C0",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD6_SOFF": {
              "offset": "0x10C4",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD6_ATTR": {
              "offset": "0x10C6",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD6_NBYTES_MLNO": {
              "offset": "0x10C8",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD6_NBYTES_MLOFFNO": {
              "offset": "0x10C8",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD6_NBYTES_MLOFFYES": {
              "offset": "0x10C8",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD6_SLAST": {
              "offset": "0x10CC",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD6_DADDR": {
              "offset": "0x10D0",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD6_DOFF": {
              "offset": "0x10D4",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD6_CITER_ELINKNO": {
              "offset": "0x10D6",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD6_CITER_ELINKYES": {
              "offset": "0x10D6",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD6_DLASTSGA": {
              "offset": "0x10D8",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD6_CSR": {
              "offset": "0x10DC",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD6_BITER_ELINKNO": {
              "offset": "0x10DE",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD6_BITER_ELINKYES": {
              "offset": "0x10DE",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD7_SADDR": {
              "offset": "0x10E0",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD7_SOFF": {
              "offset": "0x10E4",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD7_ATTR": {
              "offset": "0x10E6",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD7_NBYTES_MLNO": {
              "offset": "0x10E8",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD7_NBYTES_MLOFFNO": {
              "offset": "0x10E8",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD7_NBYTES_MLOFFYES": {
              "offset": "0x10E8",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD7_SLAST": {
              "offset": "0x10EC",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD7_DADDR": {
              "offset": "0x10F0",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD7_DOFF": {
              "offset": "0x10F4",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD7_CITER_ELINKNO": {
              "offset": "0x10F6",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD7_CITER_ELINKYES": {
              "offset": "0x10F6",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD7_DLASTSGA": {
              "offset": "0x10F8",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD7_CSR": {
              "offset": "0x10FC",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD7_BITER_ELINKNO": {
              "offset": "0x10FE",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD7_BITER_ELINKYES": {
              "offset": "0x10FE",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD8_SADDR": {
              "offset": "0x1100",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD8_SOFF": {
              "offset": "0x1104",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD8_ATTR": {
              "offset": "0x1106",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD8_NBYTES_MLNO": {
              "offset": "0x1108",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD8_NBYTES_MLOFFNO": {
              "offset": "0x1108",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD8_NBYTES_MLOFFYES": {
              "offset": "0x1108",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD8_SLAST": {
              "offset": "0x110C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD8_DADDR": {
              "offset": "0x1110",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD8_DOFF": {
              "offset": "0x1114",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD8_CITER_ELINKNO": {
              "offset": "0x1116",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD8_CITER_ELINKYES": {
              "offset": "0x1116",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD8_DLASTSGA": {
              "offset": "0x1118",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD8_CSR": {
              "offset": "0x111C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD8_BITER_ELINKNO": {
              "offset": "0x111E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD8_BITER_ELINKYES": {
              "offset": "0x111E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD9_SADDR": {
              "offset": "0x1120",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD9_SOFF": {
              "offset": "0x1124",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD9_ATTR": {
              "offset": "0x1126",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD9_NBYTES_MLNO": {
              "offset": "0x1128",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD9_NBYTES_MLOFFNO": {
              "offset": "0x1128",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD9_NBYTES_MLOFFYES": {
              "offset": "0x1128",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD9_SLAST": {
              "offset": "0x112C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD9_DADDR": {
              "offset": "0x1130",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD9_DOFF": {
              "offset": "0x1134",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD9_CITER_ELINKNO": {
              "offset": "0x1136",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD9_CITER_ELINKYES": {
              "offset": "0x1136",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD9_DLASTSGA": {
              "offset": "0x1138",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD9_CSR": {
              "offset": "0x113C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD9_BITER_ELINKNO": {
              "offset": "0x113E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD9_BITER_ELINKYES": {
              "offset": "0x113E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD10_SADDR": {
              "offset": "0x1140",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD10_SOFF": {
              "offset": "0x1144",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD10_ATTR": {
              "offset": "0x1146",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD10_NBYTES_MLNO": {
              "offset": "0x1148",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD10_NBYTES_MLOFFNO": {
              "offset": "0x1148",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD10_NBYTES_MLOFFYES": {
              "offset": "0x1148",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD10_SLAST": {
              "offset": "0x114C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD10_DADDR": {
              "offset": "0x1150",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD10_DOFF": {
              "offset": "0x1154",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD10_CITER_ELINKNO": {
              "offset": "0x1156",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD10_CITER_ELINKYES": {
              "offset": "0x1156",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD10_DLASTSGA": {
              "offset": "0x1158",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD10_CSR": {
              "offset": "0x115C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD10_BITER_ELINKNO": {
              "offset": "0x115E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD10_BITER_ELINKYES": {
              "offset": "0x115E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD11_SADDR": {
              "offset": "0x1160",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD11_SOFF": {
              "offset": "0x1164",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD11_ATTR": {
              "offset": "0x1166",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD11_NBYTES_MLNO": {
              "offset": "0x1168",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD11_NBYTES_MLOFFNO": {
              "offset": "0x1168",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD11_NBYTES_MLOFFYES": {
              "offset": "0x1168",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD11_SLAST": {
              "offset": "0x116C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD11_DADDR": {
              "offset": "0x1170",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD11_DOFF": {
              "offset": "0x1174",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD11_CITER_ELINKNO": {
              "offset": "0x1176",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD11_CITER_ELINKYES": {
              "offset": "0x1176",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD11_DLASTSGA": {
              "offset": "0x1178",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD11_CSR": {
              "offset": "0x117C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD11_BITER_ELINKNO": {
              "offset": "0x117E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD11_BITER_ELINKYES": {
              "offset": "0x117E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD12_SADDR": {
              "offset": "0x1180",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD12_SOFF": {
              "offset": "0x1184",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD12_ATTR": {
              "offset": "0x1186",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD12_NBYTES_MLNO": {
              "offset": "0x1188",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD12_NBYTES_MLOFFNO": {
              "offset": "0x1188",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD12_NBYTES_MLOFFYES": {
              "offset": "0x1188",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD12_SLAST": {
              "offset": "0x118C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD12_DADDR": {
              "offset": "0x1190",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD12_DOFF": {
              "offset": "0x1194",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD12_CITER_ELINKNO": {
              "offset": "0x1196",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD12_CITER_ELINKYES": {
              "offset": "0x1196",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD12_DLASTSGA": {
              "offset": "0x1198",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD12_CSR": {
              "offset": "0x119C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD12_BITER_ELINKNO": {
              "offset": "0x119E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD12_BITER_ELINKYES": {
              "offset": "0x119E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD13_SADDR": {
              "offset": "0x11A0",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD13_SOFF": {
              "offset": "0x11A4",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD13_ATTR": {
              "offset": "0x11A6",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD13_NBYTES_MLNO": {
              "offset": "0x11A8",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD13_NBYTES_MLOFFNO": {
              "offset": "0x11A8",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD13_NBYTES_MLOFFYES": {
              "offset": "0x11A8",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD13_SLAST": {
              "offset": "0x11AC",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD13_DADDR": {
              "offset": "0x11B0",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD13_DOFF": {
              "offset": "0x11B4",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD13_CITER_ELINKNO": {
              "offset": "0x11B6",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD13_CITER_ELINKYES": {
              "offset": "0x11B6",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD13_DLASTSGA": {
              "offset": "0x11B8",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD13_CSR": {
              "offset": "0x11BC",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD13_BITER_ELINKNO": {
              "offset": "0x11BE",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD13_BITER_ELINKYES": {
              "offset": "0x11BE",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD14_SADDR": {
              "offset": "0x11C0",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD14_SOFF": {
              "offset": "0x11C4",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD14_ATTR": {
              "offset": "0x11C6",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD14_NBYTES_MLNO": {
              "offset": "0x11C8",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD14_NBYTES_MLOFFNO": {
              "offset": "0x11C8",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD14_NBYTES_MLOFFYES": {
              "offset": "0x11C8",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD14_SLAST": {
              "offset": "0x11CC",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD14_DADDR": {
              "offset": "0x11D0",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD14_DOFF": {
              "offset": "0x11D4",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD14_CITER_ELINKNO": {
              "offset": "0x11D6",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD14_CITER_ELINKYES": {
              "offset": "0x11D6",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD14_DLASTSGA": {
              "offset": "0x11D8",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD14_CSR": {
              "offset": "0x11DC",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD14_BITER_ELINKNO": {
              "offset": "0x11DE",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD14_BITER_ELINKYES": {
              "offset": "0x11DE",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD15_SADDR": {
              "offset": "0x11E0",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD15_SOFF": {
              "offset": "0x11E4",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD15_ATTR": {
              "offset": "0x11E6",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD15_NBYTES_MLNO": {
              "offset": "0x11E8",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD15_NBYTES_MLOFFNO": {
              "offset": "0x11E8",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD15_NBYTES_MLOFFYES": {
              "offset": "0x11E8",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD15_SLAST": {
              "offset": "0x11EC",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD15_DADDR": {
              "offset": "0x11F0",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD15_DOFF": {
              "offset": "0x11F4",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD15_CITER_ELINKNO": {
              "offset": "0x11F6",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD15_CITER_ELINKYES": {
              "offset": "0x11F6",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD15_DLASTSGA": {
              "offset": "0x11F8",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD15_CSR": {
              "offset": "0x11FC",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD15_BITER_ELINKNO": {
              "offset": "0x11FE",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD15_BITER_ELINKYES": {
              "offset": "0x11FE",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            }
          },
          "bits": {
            "CR": {
              "EDBG": {
                "bit": 1,
                "description": "Enable Debug"
              },
              "ERCA": {
                "bit": 2,
                "description": "Enable Round Robin Channel Arbitration"
              },
              "HOE": {
                "bit": 4,
                "description": "Halt On Error"
              },
              "HALT": {
                "bit": 5,
                "description": "Halt DMA Operations"
              },
              "CLM": {
                "bit": 6,
                "description": "Continuous Link Mode"
              },
              "EMLM": {
                "bit": 7,
                "description": "Enable Minor Loop Mapping"
              },
              "ECX": {
                "bit": 16,
                "description": "Error Cancel Transfer"
              },
              "CX": {
                "bit": 17,
                "description": "Cancel Transfer"
              },
              "ACTIVE": {
                "bit": 31,
                "description": "DMA Active Status"
              }
            },
            "ES": {
              "DBE": {
                "bit": 0,
                "description": "Destination Bus Error"
              },
              "SBE": {
                "bit": 1,
                "description": "Source Bus Error"
              },
              "SGE": {
                "bit": 2,
                "description": "Scatter/Gather Configuration Error"
              },
              "NCE": {
                "bit": 3,
                "description": "NBYTES/CITER Configuration Error"
              },
              "DOE": {
                "bit": 4,
                "description": "Destination Offset Error"
              },
              "DAE": {
                "bit": 5,
                "description": "Destination Address Error"
              },
              "SOE": {
                "bit": 6,
                "description": "Source Offset Error"
              },
              "SAE": {
                "bit": 7,
                "description": "Source Address Error"
              },
              "ERRCHN": {
                "bit": 8,
                "description": "Error Channel Number or Canceled Channel Number",
                "width": 4
              },
              "CPE": {
                "bit": 14,
                "description": "Channel Priority Error"
              },
              "ECX": {
                "bit": 16,
                "description": "Transfer Canceled"
              },
              "VLD": {
                "bit": 31,
                "description": "VLD"
              }
            },
            "ERQ": {
              "ERQ0": {
                "bit": 0,
                "description": "Enable DMA Request 0"
              },
              "ERQ1": {
                "bit": 1,
                "description": "Enable DMA Request 1"
              },
              "ERQ2": {
                "bit": 2,
                "description": "Enable DMA Request 2"
              },
              "ERQ3": {
                "bit": 3,
                "description": "Enable DMA Request 3"
              },
              "ERQ4": {
                "bit": 4,
                "description": "Enable DMA Request 4"
              },
              "ERQ5": {
                "bit": 5,
                "description": "Enable DMA Request 5"
              },
              "ERQ6": {
                "bit": 6,
                "description": "Enable DMA Request 6"
              },
              "ERQ7": {
                "bit": 7,
                "description": "Enable DMA Request 7"
              },
              "ERQ8": {
                "bit": 8,
                "description": "Enable DMA Request 8"
              },
              "ERQ9": {
                "bit": 9,
                "description": "Enable DMA Request 9"
              },
              "ERQ10": {
                "bit": 10,
                "description": "Enable DMA Request 10"
              },
              "ERQ11": {
                "bit": 11,
                "description": "Enable DMA Request 11"
              },
              "ERQ12": {
                "bit": 12,
                "description": "Enable DMA Request 12"
              },
              "ERQ13": {
                "bit": 13,
                "description": "Enable DMA Request 13"
              },
              "ERQ14": {
                "bit": 14,
                "description": "Enable DMA Request 14"
              },
              "ERQ15": {
                "bit": 15,
                "description": "Enable DMA Request 15"
              }
            },
            "EEI": {
              "EEI0": {
                "bit": 0,
                "description": "Enable Error Interrupt 0"
              },
              "EEI1": {
                "bit": 1,
                "description": "Enable Error Interrupt 1"
              },
              "EEI2": {
                "bit": 2,
                "description": "Enable Error Interrupt 2"
              },
              "EEI3": {
                "bit": 3,
                "description": "Enable Error Interrupt 3"
              },
              "EEI4": {
                "bit": 4,
                "description": "Enable Error Interrupt 4"
              },
              "EEI5": {
                "bit": 5,
                "description": "Enable Error Interrupt 5"
              },
              "EEI6": {
                "bit": 6,
                "description": "Enable Error Interrupt 6"
              },
              "EEI7": {
                "bit": 7,
                "description": "Enable Error Interrupt 7"
              },
              "EEI8": {
                "bit": 8,
                "description": "Enable Error Interrupt 8"
              },
              "EEI9": {
                "bit": 9,
                "description": "Enable Error Interrupt 9"
              },
              "EEI10": {
                "bit": 10,
                "description": "Enable Error Interrupt 10"
              },
              "EEI11": {
                "bit": 11,
                "description": "Enable Error Interrupt 11"
              },
              "EEI12": {
                "bit": 12,
                "description": "Enable Error Interrupt 12"
              },
              "EEI13": {
                "bit": 13,
                "description": "Enable Error Interrupt 13"
              },
              "EEI14": {
                "bit": 14,
                "description": "Enable Error Interrupt 14"
              },
              "EEI15": {
                "bit": 15,
                "description": "Enable Error Interrupt 15"
              }
            },
            "CEEI": {
              "CEEI": {
                "bit": 0,
                "description": "Clear Enable Error Interrupt",
                "width": 4
              },
              "CAEE": {
                "bit": 6,
                "description": "Clear All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SEEI": {
              "SEEI": {
                "bit": 0,
                "description": "Set Enable Error Interrupt",
                "width": 4
              },
              "SAEE": {
                "bit": 6,
                "description": "Sets All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERQ": {
              "CERQ": {
                "bit": 0,
                "description": "Clear Enable Request",
                "width": 4
              },
              "CAER": {
                "bit": 6,
                "description": "Clear All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SERQ": {
              "SERQ": {
                "bit": 0,
                "description": "Set Enable Request",
                "width": 4
              },
              "SAER": {
                "bit": 6,
                "description": "Set All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CDNE": {
              "CDNE": {
                "bit": 0,
                "description": "Clear DONE Bit",
                "width": 4
              },
              "CADN": {
                "bit": 6,
                "description": "Clears All DONE Bits"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SSRT": {
              "SSRT": {
                "bit": 0,
                "description": "Set START Bit",
                "width": 4
              },
              "SAST": {
                "bit": 6,
                "description": "Set All START Bits (activates all channels)"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERR": {
              "CERR": {
                "bit": 0,
                "description": "Clear Error Indicator",
                "width": 4
              },
              "CAEI": {
                "bit": 6,
                "description": "Clear All Error Indicators"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CINT": {
              "CINT": {
                "bit": 0,
                "description": "Clear Interrupt Request",
                "width": 4
              },
              "CAIR": {
                "bit": 6,
                "description": "Clear All Interrupt Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "INT": {
              "INT0": {
                "bit": 0,
                "description": "Interrupt Request 0"
              },
              "INT1": {
                "bit": 1,
                "description": "Interrupt Request 1"
              },
              "INT2": {
                "bit": 2,
                "description": "Interrupt Request 2"
              },
              "INT3": {
                "bit": 3,
                "description": "Interrupt Request 3"
              },
              "INT4": {
                "bit": 4,
                "description": "Interrupt Request 4"
              },
              "INT5": {
                "bit": 5,
                "description": "Interrupt Request 5"
              },
              "INT6": {
                "bit": 6,
                "description": "Interrupt Request 6"
              },
              "INT7": {
                "bit": 7,
                "description": "Interrupt Request 7"
              },
              "INT8": {
                "bit": 8,
                "description": "Interrupt Request 8"
              },
              "INT9": {
                "bit": 9,
                "description": "Interrupt Request 9"
              },
              "INT10": {
                "bit": 10,
                "description": "Interrupt Request 10"
              },
              "INT11": {
                "bit": 11,
                "description": "Interrupt Request 11"
              },
              "INT12": {
                "bit": 12,
                "description": "Interrupt Request 12"
              },
              "INT13": {
                "bit": 13,
                "description": "Interrupt Request 13"
              },
              "INT14": {
                "bit": 14,
                "description": "Interrupt Request 14"
              },
              "INT15": {
                "bit": 15,
                "description": "Interrupt Request 15"
              }
            },
            "ERR": {
              "ERR0": {
                "bit": 0,
                "description": "Error In Channel 0"
              },
              "ERR1": {
                "bit": 1,
                "description": "Error In Channel 1"
              },
              "ERR2": {
                "bit": 2,
                "description": "Error In Channel 2"
              },
              "ERR3": {
                "bit": 3,
                "description": "Error In Channel 3"
              },
              "ERR4": {
                "bit": 4,
                "description": "Error In Channel 4"
              },
              "ERR5": {
                "bit": 5,
                "description": "Error In Channel 5"
              },
              "ERR6": {
                "bit": 6,
                "description": "Error In Channel 6"
              },
              "ERR7": {
                "bit": 7,
                "description": "Error In Channel 7"
              },
              "ERR8": {
                "bit": 8,
                "description": "Error In Channel 8"
              },
              "ERR9": {
                "bit": 9,
                "description": "Error In Channel 9"
              },
              "ERR10": {
                "bit": 10,
                "description": "Error In Channel 10"
              },
              "ERR11": {
                "bit": 11,
                "description": "Error In Channel 11"
              },
              "ERR12": {
                "bit": 12,
                "description": "Error In Channel 12"
              },
              "ERR13": {
                "bit": 13,
                "description": "Error In Channel 13"
              },
              "ERR14": {
                "bit": 14,
                "description": "Error In Channel 14"
              },
              "ERR15": {
                "bit": 15,
                "description": "Error In Channel 15"
              }
            },
            "HRS": {
              "HRS0": {
                "bit": 0,
                "description": "Hardware Request Status Channel 0"
              },
              "HRS1": {
                "bit": 1,
                "description": "Hardware Request Status Channel 1"
              },
              "HRS2": {
                "bit": 2,
                "description": "Hardware Request Status Channel 2"
              },
              "HRS3": {
                "bit": 3,
                "description": "Hardware Request Status Channel 3"
              },
              "HRS4": {
                "bit": 4,
                "description": "Hardware Request Status Channel 4"
              },
              "HRS5": {
                "bit": 5,
                "description": "Hardware Request Status Channel 5"
              },
              "HRS6": {
                "bit": 6,
                "description": "Hardware Request Status Channel 6"
              },
              "HRS7": {
                "bit": 7,
                "description": "Hardware Request Status Channel 7"
              },
              "HRS8": {
                "bit": 8,
                "description": "Hardware Request Status Channel 8"
              },
              "HRS9": {
                "bit": 9,
                "description": "Hardware Request Status Channel 9"
              },
              "HRS10": {
                "bit": 10,
                "description": "Hardware Request Status Channel 10"
              },
              "HRS11": {
                "bit": 11,
                "description": "Hardware Request Status Channel 11"
              },
              "HRS12": {
                "bit": 12,
                "description": "Hardware Request Status Channel 12"
              },
              "HRS13": {
                "bit": 13,
                "description": "Hardware Request Status Channel 13"
              },
              "HRS14": {
                "bit": 14,
                "description": "Hardware Request Status Channel 14"
              },
              "HRS15": {
                "bit": 15,
                "description": "Hardware Request Status Channel 15"
              }
            },
            "EARS": {
              "EDREQ_0": {
                "bit": 0,
                "description": "Enable asynchronous DMA request in stop mode for channel 0."
              },
              "EDREQ_1": {
                "bit": 1,
                "description": "Enable asynchronous DMA request in stop mode for channel 1."
              },
              "EDREQ_2": {
                "bit": 2,
                "description": "Enable asynchronous DMA request in stop mode for channel 2."
              },
              "EDREQ_3": {
                "bit": 3,
                "description": "Enable asynchronous DMA request in stop mode for channel 3."
              },
              "EDREQ_4": {
                "bit": 4,
                "description": "Enable asynchronous DMA request in stop mode for channel 4"
              },
              "EDREQ_5": {
                "bit": 5,
                "description": "Enable asynchronous DMA request in stop mode for channel 5"
              },
              "EDREQ_6": {
                "bit": 6,
                "description": "Enable asynchronous DMA request in stop mode for channel 6"
              },
              "EDREQ_7": {
                "bit": 7,
                "description": "Enable asynchronous DMA request in stop mode for channel 7"
              },
              "EDREQ_8": {
                "bit": 8,
                "description": "Enable asynchronous DMA request in stop mode for channel 8"
              },
              "EDREQ_9": {
                "bit": 9,
                "description": "Enable asynchronous DMA request in stop mode for channel 9"
              },
              "EDREQ_10": {
                "bit": 10,
                "description": "Enable asynchronous DMA request in stop mode for channel 10"
              },
              "EDREQ_11": {
                "bit": 11,
                "description": "Enable asynchronous DMA request in stop mode for channel 11"
              },
              "EDREQ_12": {
                "bit": 12,
                "description": "Enable asynchronous DMA request in stop mode for channel 12"
              },
              "EDREQ_13": {
                "bit": 13,
                "description": "Enable asynchronous DMA request in stop mode for channel 13"
              },
              "EDREQ_14": {
                "bit": 14,
                "description": "Enable asynchronous DMA request in stop mode for channel 14"
              },
              "EDREQ_15": {
                "bit": 15,
                "description": "Enable asynchronous DMA request in stop mode for channel 15"
              }
            },
            "DCHPRI3": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "DCHPRI2": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "DCHPRI1": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "DCHPRI0": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "DCHPRI7": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "DCHPRI6": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "DCHPRI5": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "DCHPRI4": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "DCHPRI11": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "DCHPRI10": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "DCHPRI9": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "DCHPRI8": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "DCHPRI15": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "DCHPRI14": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "DCHPRI13": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "DCHPRI12": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability. This field resets to 0."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This field resets to 0."
              }
            },
            "TCD0_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD0_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD0_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD0_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD0_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD0_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD0_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD0_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD0_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD0_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD0_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD0_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD0_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD0_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD0_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD1_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD1_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD1_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD1_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD1_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD1_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD1_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD1_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD1_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD1_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD1_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD1_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD1_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD1_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD1_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD2_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD2_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD2_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD2_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD2_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD2_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD2_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD2_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD2_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD2_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD2_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD2_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD2_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD2_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD2_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD3_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD3_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD3_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD3_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD3_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD3_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD3_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD3_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD3_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD3_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD3_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD3_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD3_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD3_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD3_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD4_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD4_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD4_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD4_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD4_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD4_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD4_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD4_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD4_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD4_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD4_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD4_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD4_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD4_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD4_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD5_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD5_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD5_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD5_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD5_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD5_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD5_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD5_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD5_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD5_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD5_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD5_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD5_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD5_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD5_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD6_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD6_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD6_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD6_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD6_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD6_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD6_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD6_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD6_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD6_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD6_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD6_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD6_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD6_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD6_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD7_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD7_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD7_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD7_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD7_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD7_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD7_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD7_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD7_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD7_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD7_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD7_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD7_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD7_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD7_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD8_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD8_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD8_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD8_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD8_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD8_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD8_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD8_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD8_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD8_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD8_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD8_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD8_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD8_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD8_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD9_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD9_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD9_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD9_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD9_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD9_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD9_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD9_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD9_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD9_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD9_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD9_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD9_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD9_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD9_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD10_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD10_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD10_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD10_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD10_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD10_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD10_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD10_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD10_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD10_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD10_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD10_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD10_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD10_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD10_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD11_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD11_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD11_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD11_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD11_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD11_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD11_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD11_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD11_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD11_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD11_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD11_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD11_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD11_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD11_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD12_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD12_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD12_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD12_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD12_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD12_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD12_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD12_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD12_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD12_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD12_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD12_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD12_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD12_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD12_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD13_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD13_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD13_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD13_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD13_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD13_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD13_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD13_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD13_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD13_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD13_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD13_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD13_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD13_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD13_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD14_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD14_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD14_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD14_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD14_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD14_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD14_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD14_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD14_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD14_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD14_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD14_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD14_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD14_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD14_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD15_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD15_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD15_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD15_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD15_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD15_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD15_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD15_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD15_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD15_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD15_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD15_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "DLASTSGA",
                "width": 32
              }
            },
            "TCD15_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD15_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD15_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            }
          }
        },
        "DCP": {
          "instances": [
            {
              "name": "DCP",
              "base": "0x400F0000",
              "irq": 50
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "DCP control register 0"
            },
            "CTRL_SET": {
              "offset": "0x04",
              "size": 32,
              "description": "DCP control register 0"
            },
            "CTRL_CLR": {
              "offset": "0x08",
              "size": 32,
              "description": "DCP control register 0"
            },
            "CTRL_TOG": {
              "offset": "0x0C",
              "size": 32,
              "description": "DCP control register 0"
            },
            "STAT": {
              "offset": "0x10",
              "size": 32,
              "description": "DCP status register"
            },
            "STAT_SET": {
              "offset": "0x14",
              "size": 32,
              "description": "DCP status register"
            },
            "STAT_CLR": {
              "offset": "0x18",
              "size": 32,
              "description": "DCP status register"
            },
            "STAT_TOG": {
              "offset": "0x1C",
              "size": 32,
              "description": "DCP status register"
            },
            "CHANNELCTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "DCP channel control register"
            },
            "CHANNELCTRL_SET": {
              "offset": "0x24",
              "size": 32,
              "description": "DCP channel control register"
            },
            "CHANNELCTRL_CLR": {
              "offset": "0x28",
              "size": 32,
              "description": "DCP channel control register"
            },
            "CHANNELCTRL_TOG": {
              "offset": "0x2C",
              "size": 32,
              "description": "DCP channel control register"
            },
            "CAPABILITY0": {
              "offset": "0x30",
              "size": 32,
              "description": "DCP capability 0 register"
            },
            "CAPABILITY1": {
              "offset": "0x40",
              "size": 32,
              "description": "DCP capability 1 register"
            },
            "CONTEXT": {
              "offset": "0x50",
              "size": 32,
              "description": "DCP context buffer pointer"
            },
            "KEY": {
              "offset": "0x60",
              "size": 32,
              "description": "DCP key index"
            },
            "KEYDATA": {
              "offset": "0x70",
              "size": 32,
              "description": "DCP key data"
            },
            "PACKET0": {
              "offset": "0x80",
              "size": 32,
              "description": "DCP work packet 0 status register"
            },
            "PACKET1": {
              "offset": "0x90",
              "size": 32,
              "description": "DCP work packet 1 status register"
            },
            "PACKET2": {
              "offset": "0xA0",
              "size": 32,
              "description": "DCP work packet 2 status register"
            },
            "PACKET3": {
              "offset": "0xB0",
              "size": 32,
              "description": "DCP work packet 3 status register"
            },
            "PACKET4": {
              "offset": "0xC0",
              "size": 32,
              "description": "DCP work packet 4 status register"
            },
            "PACKET5": {
              "offset": "0xD0",
              "size": 32,
              "description": "DCP work packet 5 status register"
            },
            "PACKET6": {
              "offset": "0xE0",
              "size": 32,
              "description": "DCP work packet 6 status register"
            },
            "CH0CMDPTR": {
              "offset": "0x100",
              "size": 32,
              "description": "DCP channel 0 command pointer address register"
            },
            "CH0SEMA": {
              "offset": "0x110",
              "size": 32,
              "description": "DCP channel 0 semaphore register"
            },
            "CH0STAT": {
              "offset": "0x120",
              "size": 32,
              "description": "DCP channel 0 status register"
            },
            "CH0STAT_SET": {
              "offset": "0x124",
              "size": 32,
              "description": "DCP channel 0 status register"
            },
            "CH0STAT_CLR": {
              "offset": "0x128",
              "size": 32,
              "description": "DCP channel 0 status register"
            },
            "CH0STAT_TOG": {
              "offset": "0x12C",
              "size": 32,
              "description": "DCP channel 0 status register"
            },
            "CH0OPTS": {
              "offset": "0x130",
              "size": 32,
              "description": "DCP channel 0 options register"
            },
            "CH0OPTS_SET": {
              "offset": "0x134",
              "size": 32,
              "description": "DCP channel 0 options register"
            },
            "CH0OPTS_CLR": {
              "offset": "0x138",
              "size": 32,
              "description": "DCP channel 0 options register"
            },
            "CH0OPTS_TOG": {
              "offset": "0x13C",
              "size": 32,
              "description": "DCP channel 0 options register"
            },
            "CH1CMDPTR": {
              "offset": "0x140",
              "size": 32,
              "description": "DCP channel 1 command pointer address register"
            },
            "CH1SEMA": {
              "offset": "0x150",
              "size": 32,
              "description": "DCP channel 1 semaphore register"
            },
            "CH1STAT": {
              "offset": "0x160",
              "size": 32,
              "description": "DCP channel 1 status register"
            },
            "CH1STAT_SET": {
              "offset": "0x164",
              "size": 32,
              "description": "DCP channel 1 status register"
            },
            "CH1STAT_CLR": {
              "offset": "0x168",
              "size": 32,
              "description": "DCP channel 1 status register"
            },
            "CH1STAT_TOG": {
              "offset": "0x16C",
              "size": 32,
              "description": "DCP channel 1 status register"
            },
            "CH1OPTS": {
              "offset": "0x170",
              "size": 32,
              "description": "DCP channel 1 options register"
            },
            "CH1OPTS_SET": {
              "offset": "0x174",
              "size": 32,
              "description": "DCP channel 1 options register"
            },
            "CH1OPTS_CLR": {
              "offset": "0x178",
              "size": 32,
              "description": "DCP channel 1 options register"
            },
            "CH1OPTS_TOG": {
              "offset": "0x17C",
              "size": 32,
              "description": "DCP channel 1 options register"
            },
            "CH2CMDPTR": {
              "offset": "0x180",
              "size": 32,
              "description": "DCP channel 2 command pointer address register"
            },
            "CH2SEMA": {
              "offset": "0x190",
              "size": 32,
              "description": "DCP channel 2 semaphore register"
            },
            "CH2STAT": {
              "offset": "0x1A0",
              "size": 32,
              "description": "DCP channel 2 status register"
            },
            "CH2STAT_SET": {
              "offset": "0x1A4",
              "size": 32,
              "description": "DCP channel 2 status register"
            },
            "CH2STAT_CLR": {
              "offset": "0x1A8",
              "size": 32,
              "description": "DCP channel 2 status register"
            },
            "CH2STAT_TOG": {
              "offset": "0x1AC",
              "size": 32,
              "description": "DCP channel 2 status register"
            },
            "CH2OPTS": {
              "offset": "0x1B0",
              "size": 32,
              "description": "DCP channel 2 options register"
            },
            "CH2OPTS_SET": {
              "offset": "0x1B4",
              "size": 32,
              "description": "DCP channel 2 options register"
            },
            "CH2OPTS_CLR": {
              "offset": "0x1B8",
              "size": 32,
              "description": "DCP channel 2 options register"
            },
            "CH2OPTS_TOG": {
              "offset": "0x1BC",
              "size": 32,
              "description": "DCP channel 2 options register"
            },
            "CH3CMDPTR": {
              "offset": "0x1C0",
              "size": 32,
              "description": "DCP channel 3 command pointer address register"
            },
            "CH3SEMA": {
              "offset": "0x1D0",
              "size": 32,
              "description": "DCP channel 3 semaphore register"
            },
            "CH3STAT": {
              "offset": "0x1E0",
              "size": 32,
              "description": "DCP channel 3 status register"
            },
            "CH3STAT_SET": {
              "offset": "0x1E4",
              "size": 32,
              "description": "DCP channel 3 status register"
            },
            "CH3STAT_CLR": {
              "offset": "0x1E8",
              "size": 32,
              "description": "DCP channel 3 status register"
            },
            "CH3STAT_TOG": {
              "offset": "0x1EC",
              "size": 32,
              "description": "DCP channel 3 status register"
            },
            "CH3OPTS": {
              "offset": "0x1F0",
              "size": 32,
              "description": "DCP channel 3 options register"
            },
            "CH3OPTS_SET": {
              "offset": "0x1F4",
              "size": 32,
              "description": "DCP channel 3 options register"
            },
            "CH3OPTS_CLR": {
              "offset": "0x1F8",
              "size": 32,
              "description": "DCP channel 3 options register"
            },
            "CH3OPTS_TOG": {
              "offset": "0x1FC",
              "size": 32,
              "description": "DCP channel 3 options register"
            },
            "DBGSELECT": {
              "offset": "0x400",
              "size": 32,
              "description": "DCP debug select register"
            },
            "DBGDATA": {
              "offset": "0x410",
              "size": 32,
              "description": "DCP debug data register"
            },
            "PAGETABLE": {
              "offset": "0x420",
              "size": 32,
              "description": "DCP page table register"
            },
            "VERSION": {
              "offset": "0x430",
              "size": 32,
              "description": "DCP version register"
            }
          },
          "bits": {
            "CTRL": {
              "CHANNEL_INTERRUPT_ENABLE": {
                "bit": 0,
                "description": "Per-channel interrupt enable bit",
                "width": 8
              },
              "ENABLE_CONTEXT_SWITCHING": {
                "bit": 21,
                "description": "Enable automatic context switching for the channels"
              },
              "ENABLE_CONTEXT_CACHING": {
                "bit": 22,
                "description": "The software must set this bit to enable the caching of contexts between the operations"
              },
              "GATHER_RESIDUAL_WRITES": {
                "bit": 23,
                "description": "The software must set this bit to enable the ragged writes to the unaligned buffers to be gathered between multiple write operations"
              },
              "PRESENT_SHA": {
                "bit": 28,
                "description": "Indicates whether the SHA1/SHA2 functions are present."
              },
              "PRESENT_CRYPTO": {
                "bit": 29,
                "description": "Indicates whether the crypto (cipher/hash) functions are present."
              },
              "CLKGATE": {
                "bit": 30,
                "description": "This bit must be set to zero for a normal operation"
              },
              "SFTRST": {
                "bit": 31,
                "description": "Set this bit to zero to enable a normal DCP operation"
              }
            },
            "CTRL_SET": {
              "CHANNEL_INTERRUPT_ENABLE": {
                "bit": 0,
                "description": "Per-channel interrupt enable bit",
                "width": 8
              },
              "ENABLE_CONTEXT_SWITCHING": {
                "bit": 21,
                "description": "Enable automatic context switching for the channels"
              },
              "ENABLE_CONTEXT_CACHING": {
                "bit": 22,
                "description": "The software must set this bit to enable the caching of contexts between the operations"
              },
              "GATHER_RESIDUAL_WRITES": {
                "bit": 23,
                "description": "The software must set this bit to enable the ragged writes to the unaligned buffers to be gathered between multiple write operations"
              },
              "PRESENT_SHA": {
                "bit": 28,
                "description": "Indicates whether the SHA1/SHA2 functions are present."
              },
              "PRESENT_CRYPTO": {
                "bit": 29,
                "description": "Indicates whether the crypto (cipher/hash) functions are present."
              },
              "CLKGATE": {
                "bit": 30,
                "description": "This bit must be set to zero for a normal operation"
              },
              "SFTRST": {
                "bit": 31,
                "description": "Set this bit to zero to enable a normal DCP operation"
              }
            },
            "CTRL_CLR": {
              "CHANNEL_INTERRUPT_ENABLE": {
                "bit": 0,
                "description": "Per-channel interrupt enable bit",
                "width": 8
              },
              "ENABLE_CONTEXT_SWITCHING": {
                "bit": 21,
                "description": "Enable automatic context switching for the channels"
              },
              "ENABLE_CONTEXT_CACHING": {
                "bit": 22,
                "description": "The software must set this bit to enable the caching of contexts between the operations"
              },
              "GATHER_RESIDUAL_WRITES": {
                "bit": 23,
                "description": "The software must set this bit to enable the ragged writes to the unaligned buffers to be gathered between multiple write operations"
              },
              "PRESENT_SHA": {
                "bit": 28,
                "description": "Indicates whether the SHA1/SHA2 functions are present."
              },
              "PRESENT_CRYPTO": {
                "bit": 29,
                "description": "Indicates whether the crypto (cipher/hash) functions are present."
              },
              "CLKGATE": {
                "bit": 30,
                "description": "This bit must be set to zero for a normal operation"
              },
              "SFTRST": {
                "bit": 31,
                "description": "Set this bit to zero to enable a normal DCP operation"
              }
            },
            "CTRL_TOG": {
              "CHANNEL_INTERRUPT_ENABLE": {
                "bit": 0,
                "description": "Per-channel interrupt enable bit",
                "width": 8
              },
              "ENABLE_CONTEXT_SWITCHING": {
                "bit": 21,
                "description": "Enable automatic context switching for the channels"
              },
              "ENABLE_CONTEXT_CACHING": {
                "bit": 22,
                "description": "The software must set this bit to enable the caching of contexts between the operations"
              },
              "GATHER_RESIDUAL_WRITES": {
                "bit": 23,
                "description": "The software must set this bit to enable the ragged writes to the unaligned buffers to be gathered between multiple write operations"
              },
              "PRESENT_SHA": {
                "bit": 28,
                "description": "Indicates whether the SHA1/SHA2 functions are present."
              },
              "PRESENT_CRYPTO": {
                "bit": 29,
                "description": "Indicates whether the crypto (cipher/hash) functions are present."
              },
              "CLKGATE": {
                "bit": 30,
                "description": "This bit must be set to zero for a normal operation"
              },
              "SFTRST": {
                "bit": 31,
                "description": "Set this bit to zero to enable a normal DCP operation"
              }
            },
            "STAT": {
              "IRQ": {
                "bit": 0,
                "description": "Indicates which channels have pending interrupt requests",
                "width": 4
              },
              "READY_CHANNELS": {
                "bit": 16,
                "description": "Indicates which channels are ready to proceed with a transfer (the active channel is also included)",
                "width": 8
              },
              "CUR_CHANNEL": {
                "bit": 24,
                "description": "Current (active) channel (encoded)",
                "width": 4
              },
              "OTP_KEY_READY": {
                "bit": 28,
                "description": "When set, it indicates that the OTP key is shifted from the fuse block and is ready for use."
              }
            },
            "STAT_SET": {
              "IRQ": {
                "bit": 0,
                "description": "Indicates which channels have pending interrupt requests",
                "width": 4
              },
              "READY_CHANNELS": {
                "bit": 16,
                "description": "Indicates which channels are ready to proceed with a transfer (the active channel is also included)",
                "width": 8
              },
              "CUR_CHANNEL": {
                "bit": 24,
                "description": "Current (active) channel (encoded)",
                "width": 4
              },
              "OTP_KEY_READY": {
                "bit": 28,
                "description": "When set, it indicates that the OTP key is shifted from the fuse block and is ready for use."
              }
            },
            "STAT_CLR": {
              "IRQ": {
                "bit": 0,
                "description": "Indicates which channels have pending interrupt requests",
                "width": 4
              },
              "READY_CHANNELS": {
                "bit": 16,
                "description": "Indicates which channels are ready to proceed with a transfer (the active channel is also included)",
                "width": 8
              },
              "CUR_CHANNEL": {
                "bit": 24,
                "description": "Current (active) channel (encoded)",
                "width": 4
              },
              "OTP_KEY_READY": {
                "bit": 28,
                "description": "When set, it indicates that the OTP key is shifted from the fuse block and is ready for use."
              }
            },
            "STAT_TOG": {
              "IRQ": {
                "bit": 0,
                "description": "Indicates which channels have pending interrupt requests",
                "width": 4
              },
              "READY_CHANNELS": {
                "bit": 16,
                "description": "Indicates which channels are ready to proceed with a transfer (the active channel is also included)",
                "width": 8
              },
              "CUR_CHANNEL": {
                "bit": 24,
                "description": "Current (active) channel (encoded)",
                "width": 4
              },
              "OTP_KEY_READY": {
                "bit": 28,
                "description": "When set, it indicates that the OTP key is shifted from the fuse block and is ready for use."
              }
            },
            "CHANNELCTRL": {
              "ENABLE_CHANNEL": {
                "bit": 0,
                "description": "Setting a bit in this field enables the DMA channel associated with it",
                "width": 8
              },
              "HIGH_PRIORITY_CHANNEL": {
                "bit": 8,
                "description": "Setting a bit in this field causes the corresponding channel to have high-priority arbitration",
                "width": 8
              },
              "CH0_IRQ_MERGED": {
                "bit": 16,
                "description": "Indicates that the interrupt for channel 0 must be merged with the other interrupts on the shared dcp_irq interrupt"
              }
            },
            "CHANNELCTRL_SET": {
              "ENABLE_CHANNEL": {
                "bit": 0,
                "description": "Setting a bit in this field enables the DMA channel associated with it",
                "width": 8
              },
              "HIGH_PRIORITY_CHANNEL": {
                "bit": 8,
                "description": "Setting a bit in this field causes the corresponding channel to have high-priority arbitration",
                "width": 8
              },
              "CH0_IRQ_MERGED": {
                "bit": 16,
                "description": "Indicates that the interrupt for channel 0 must be merged with the other interrupts on the shared dcp_irq interrupt"
              }
            },
            "CHANNELCTRL_CLR": {
              "ENABLE_CHANNEL": {
                "bit": 0,
                "description": "Setting a bit in this field enables the DMA channel associated with it",
                "width": 8
              },
              "HIGH_PRIORITY_CHANNEL": {
                "bit": 8,
                "description": "Setting a bit in this field causes the corresponding channel to have high-priority arbitration",
                "width": 8
              },
              "CH0_IRQ_MERGED": {
                "bit": 16,
                "description": "Indicates that the interrupt for channel 0 must be merged with the other interrupts on the shared dcp_irq interrupt"
              }
            },
            "CHANNELCTRL_TOG": {
              "ENABLE_CHANNEL": {
                "bit": 0,
                "description": "Setting a bit in this field enables the DMA channel associated with it",
                "width": 8
              },
              "HIGH_PRIORITY_CHANNEL": {
                "bit": 8,
                "description": "Setting a bit in this field causes the corresponding channel to have high-priority arbitration",
                "width": 8
              },
              "CH0_IRQ_MERGED": {
                "bit": 16,
                "description": "Indicates that the interrupt for channel 0 must be merged with the other interrupts on the shared dcp_irq interrupt"
              }
            },
            "CAPABILITY0": {
              "NUM_KEYS": {
                "bit": 0,
                "description": "Encoded value indicating the number of key-storage locations implemented in the design",
                "width": 8
              },
              "NUM_CHANNELS": {
                "bit": 8,
                "description": "Encoded value indicating the number of channels implemented in the design",
                "width": 4
              },
              "DISABLE_UNIQUE_KEY": {
                "bit": 29,
                "description": "Write to a 1 to disable the per-device unique key"
              },
              "DISABLE_DECRYPT": {
                "bit": 31,
                "description": "Write to 1 to disable the decryption"
              }
            },
            "CAPABILITY1": {
              "CIPHER_ALGORITHMS": {
                "bit": 0,
                "description": "One-hot field indicating which cipher algorithms are available",
                "width": 16
              },
              "HASH_ALGORITHMS": {
                "bit": 16,
                "description": "One-hot field indicating which hashing features are implemented in the hardware",
                "width": 16
              }
            },
            "CONTEXT": {
              "ADDR": {
                "bit": 0,
                "description": "Context pointer address",
                "width": 32
              }
            },
            "KEY": {
              "SUBWORD": {
                "bit": 0,
                "description": "Key subword pointer",
                "width": 2
              },
              "INDEX": {
                "bit": 4,
                "description": "Key index pointer. The valid indices are 0-[number_keys].",
                "width": 2
              }
            },
            "KEYDATA": {
              "DATA": {
                "bit": 0,
                "description": "Word 0 data for the key. This is the least-significant word.",
                "width": 32
              }
            },
            "PACKET0": {
              "ADDR": {
                "bit": 0,
                "description": "Next pointer register",
                "width": 32
              }
            },
            "PACKET1": {
              "INTERRUPT": {
                "bit": 0,
                "description": "Reflects whether the channel must issue an interrupt upon the completion of the packet."
              },
              "DECR_SEMAPHORE": {
                "bit": 1,
                "description": "Reflects whether the channel's semaphore must be decremented at the end of the current operation"
              },
              "CHAIN": {
                "bit": 2,
                "description": "Reflects whether the next command pointer register must be loaded into the channel's current descriptor pointer"
              },
              "CHAIN_CONTIGUOUS": {
                "bit": 3,
                "description": "Reflects whether the next packet's address is located following this packet's payload."
              },
              "ENABLE_MEMCOPY": {
                "bit": 4,
                "description": "Reflects whether the selected hashing function should be enabled for this operation."
              },
              "ENABLE_CIPHER": {
                "bit": 5,
                "description": "Reflects whether the selected cipher function must be enabled for this operation."
              },
              "ENABLE_HASH": {
                "bit": 6,
                "description": "Reflects whether the selected hashing function must be enabled for this operation."
              },
              "ENABLE_BLIT": {
                "bit": 7,
                "description": "Reflects whether the DCP must perform a blit operation"
              },
              "CIPHER_ENCRYPT": {
                "bit": 8,
                "description": "When the cipher block is enabled, this bit indicates whether the operation is encryption or decryption"
              },
              "CIPHER_INIT": {
                "bit": 9,
                "description": "Reflects whether the cipher block must load the initialization vector from the payload for this operation"
              },
              "OTP_KEY": {
                "bit": 10,
                "description": "Reflects whether a hardware-based key must be used"
              },
              "PAYLOAD_KEY": {
                "bit": 11,
                "description": "When set, it indicates the payload contains the key"
              },
              "HASH_INIT": {
                "bit": 12,
                "description": "Reflects whether the current hashing block is the initial block in the hashing operation, so the hash registers must be initialized before the operation"
              },
              "HASH_TERM": {
                "bit": 13,
                "description": "Reflects whether the current hashing block is the final block in the hashing operation, so the hash padding must be applied by the hardware"
              },
              "CHECK_HASH": {
                "bit": 14,
                "description": "Reflects whether the calculated hash value must be compared to the hash provided in the payload."
              },
              "HASH_OUTPUT": {
                "bit": 15,
                "description": "When the hashing is enabled, this bit controls whether the input or output data is hashed."
              },
              "CONSTANT_FILL": {
                "bit": 16,
                "description": "When this bit is set (MEMCOPY and BLIT modes only), the DCP simply fills the destination buffer with the value found in the source address field"
              },
              "TEST_SEMA_IRQ": {
                "bit": 17,
                "description": "This bit is used to test the channel semaphore transition to 0. FOR TEST USE ONLY!"
              },
              "KEY_BYTESWAP": {
                "bit": 18,
                "description": "Reflects whether the DCP engine swaps the key bytes (big-endian key)."
              },
              "KEY_WORDSWAP": {
                "bit": 19,
                "description": "Reflects whether the DCP engine swaps the key words (big-endian key)."
              },
              "INPUT_BYTESWAP": {
                "bit": 20,
                "description": "Reflects whether the DCP engine byteswaps the input data (big-endian data)."
              },
              "INPUT_WORDSWAP": {
                "bit": 21,
                "description": "Reflects whether the DCP engine wordswaps the input data (big-endian data)."
              },
              "OUTPUT_BYTESWAP": {
                "bit": 22,
                "description": "Reflects whether the DCP engine byteswaps the output data (big-endian data)."
              },
              "OUTPUT_WORDSWAP": {
                "bit": 23,
                "description": "Reflects whether the DCP engine wordswaps the output data (big-endian data)."
              },
              "TAG": {
                "bit": 24,
                "description": "Packet Tag",
                "width": 8
              }
            },
            "PACKET2": {
              "CIPHER_SELECT": {
                "bit": 0,
                "description": "Cipher selection field",
                "width": 4
              },
              "CIPHER_MODE": {
                "bit": 4,
                "description": "Cipher mode selection field. Reflects the mode of operation for the cipher operations.",
                "width": 4
              },
              "KEY_SELECT": {
                "bit": 8,
                "description": "Key selection field",
                "width": 8
              },
              "HASH_SELECT": {
                "bit": 16,
                "description": "Hash Selection Field",
                "width": 4
              },
              "CIPHER_CFG": {
                "bit": 24,
                "description": "Cipher configuration bits. Optional configuration bits are required for the ciphers.",
                "width": 8
              }
            },
            "PACKET3": {
              "ADDR": {
                "bit": 0,
                "description": "Source buffer address pointer",
                "width": 32
              }
            },
            "PACKET4": {
              "ADDR": {
                "bit": 0,
                "description": "Destination buffer address pointer",
                "width": 32
              }
            },
            "PACKET5": {
              "COUNT": {
                "bit": 0,
                "description": "Byte count register. This value is the working value and updates as the operation proceeds.",
                "width": 32
              }
            },
            "PACKET6": {
              "ADDR": {
                "bit": 0,
                "description": "This regiser reflects the payload pointer for the current control packet.",
                "width": 32
              }
            },
            "CH0CMDPTR": {
              "ADDR": {
                "bit": 0,
                "description": "Pointer to the descriptor structure to be processed for channel 0.",
                "width": 32
              }
            },
            "CH0SEMA": {
              "INCREMENT": {
                "bit": 0,
                "description": "The value written to this field is added to the semaphore count in an atomic way such that the simultaneous software adds and DCP hardware substracts happening on the same clock are protected",
                "width": 8
              },
              "VALUE": {
                "bit": 16,
                "description": "This read-only field shows the current (instantaneous) value of the semaphore counter.",
                "width": 8
              }
            },
            "CH0STAT": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet payload"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates the additional error codes for some of the error conditions",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure",
                "width": 8
              }
            },
            "CH0STAT_SET": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet payload"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates the additional error codes for some of the error conditions",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure",
                "width": 8
              }
            },
            "CH0STAT_CLR": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet payload"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates the additional error codes for some of the error conditions",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure",
                "width": 8
              }
            },
            "CH0STAT_TOG": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet payload"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates the additional error codes for some of the error conditions",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure",
                "width": 8
              }
            },
            "CH0OPTS": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "CH0OPTS_SET": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "CH0OPTS_CLR": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "CH0OPTS_TOG": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "CH1CMDPTR": {
              "ADDR": {
                "bit": 0,
                "description": "Pointer to the descriptor structure to be processed for channel 1.",
                "width": 32
              }
            },
            "CH1SEMA": {
              "INCREMENT": {
                "bit": 0,
                "description": "The value written to this field is added to the semaphore count in an atomic way, such that the simultaneous software adds and the DCP hardware substracts happening on the same clock are protected",
                "width": 8
              },
              "VALUE": {
                "bit": 16,
                "description": "This read-only field shows the current (instantaneous) value of the semaphore counter.",
                "width": 8
              }
            },
            "CH1STAT": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates the additional error codes for some of the error conditions.",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure.",
                "width": 8
              }
            },
            "CH1STAT_SET": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates the additional error codes for some of the error conditions.",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure.",
                "width": 8
              }
            },
            "CH1STAT_CLR": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates the additional error codes for some of the error conditions.",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure.",
                "width": 8
              }
            },
            "CH1STAT_TOG": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates the additional error codes for some of the error conditions.",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure.",
                "width": 8
              }
            },
            "CH1OPTS": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "CH1OPTS_SET": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "CH1OPTS_CLR": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "CH1OPTS_TOG": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "CH2CMDPTR": {
              "ADDR": {
                "bit": 0,
                "description": "Pointer to the descriptor structure to be processed for channel 2.",
                "width": 32
              }
            },
            "CH2SEMA": {
              "INCREMENT": {
                "bit": 0,
                "description": "The value written to this field is added to the semaphore count in an atomic way, such that the simultaneous software adds and DCP hardware substracts happening on the same clock are protected",
                "width": 8
              },
              "VALUE": {
                "bit": 16,
                "description": "This read-only field shows the current (instantaneous) value of the semaphore counter.",
                "width": 8
              }
            },
            "CH2STAT": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates additional error codes for some of the error conditions.",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure.",
                "width": 8
              }
            },
            "CH2STAT_SET": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates additional error codes for some of the error conditions.",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure.",
                "width": 8
              }
            },
            "CH2STAT_CLR": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates additional error codes for some of the error conditions.",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure.",
                "width": 8
              }
            },
            "CH2STAT_TOG": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates additional error codes for some of the error conditions.",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure.",
                "width": 8
              }
            },
            "CH2OPTS": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "CH2OPTS_SET": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "CH2OPTS_CLR": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "CH2OPTS_TOG": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "CH3CMDPTR": {
              "ADDR": {
                "bit": 0,
                "description": "Pointer to the descriptor structure to be processed for channel 3.",
                "width": 32
              }
            },
            "CH3SEMA": {
              "INCREMENT": {
                "bit": 0,
                "description": "The value written to this field is added to the semaphore count in an atomic way, such that the simultaneous software adds and DCP hardware substracts happening on the same clock are protected",
                "width": 8
              },
              "VALUE": {
                "bit": 16,
                "description": "This read-only field shows the current (instantaneous) value of the semaphore counter.",
                "width": 8
              }
            },
            "CH3STAT": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload or when writing the status back to the packet paylaod"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates additional error codes for some of the error conditions.",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure.",
                "width": 8
              }
            },
            "CH3STAT_SET": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload or when writing the status back to the packet paylaod"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates additional error codes for some of the error conditions.",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure.",
                "width": 8
              }
            },
            "CH3STAT_CLR": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload or when writing the status back to the packet paylaod"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates additional error codes for some of the error conditions.",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure.",
                "width": 8
              }
            },
            "CH3STAT_TOG": {
              "HASH_MISMATCH": {
                "bit": 1,
                "description": "This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit"
              },
              "ERROR_SETUP": {
                "bit": 2,
                "description": "This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)"
              },
              "ERROR_PACKET": {
                "bit": 3,
                "description": "This bit indicates that a bus error occurred when reading the packet or payload or when writing the status back to the packet paylaod"
              },
              "ERROR_SRC": {
                "bit": 4,
                "description": "This bit indicates that a bus error occurred when reading from the source buffer"
              },
              "ERROR_DST": {
                "bit": 5,
                "description": "This bit indicates that a bus error occurred when storing to the destination buffer"
              },
              "ERROR_PAGEFAULT": {
                "bit": 6,
                "description": "This bit indicates that a page fault occurred while converting a virtual address to a physical address"
              },
              "ERROR_CODE": {
                "bit": 16,
                "description": "Indicates additional error codes for some of the error conditions.",
                "width": 8
              },
              "TAG": {
                "bit": 24,
                "description": "Indicates the tag from the last completed packet in the command structure.",
                "width": 8
              }
            },
            "CH3OPTS": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "CH3OPTS_SET": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "CH3OPTS_CLR": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "CH3OPTS_TOG": {
              "RECOVERY_TIMER": {
                "bit": 0,
                "description": "This field indicates the recovery time for the channel",
                "width": 16
              }
            },
            "DBGSELECT": {
              "INDEX": {
                "bit": 0,
                "description": "Selects a value to read via the debug data register.",
                "width": 8
              }
            },
            "DBGDATA": {
              "DATA": {
                "bit": 0,
                "description": "Debug data",
                "width": 32
              }
            },
            "PAGETABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Page table enable control"
              },
              "FLUSH": {
                "bit": 1,
                "description": "Page table flush control. To flush the TLB, write this bit to 1 and then back to 0."
              },
              "BASE": {
                "bit": 2,
                "description": "Page table base address",
                "width": 30
              }
            },
            "VERSION": {
              "STEP": {
                "bit": 0,
                "description": "Fixed read-only value reflecting the stepping of the version of the design implementation.",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Fixed read-only value reflecting the MINOR version of the design implementation.",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Fixed read-only value reflecting the MAJOR version of the design implementation.",
                "width": 8
              }
            }
          }
        },
        "GPC": {
          "instances": [
            {
              "name": "GPC",
              "base": "0x400F4000",
              "irq": 66
            }
          ],
          "registers": {
            "CNTR": {
              "offset": "0x00",
              "size": 32,
              "description": "GPC Interface control register"
            },
            "IMR1": {
              "offset": "0x08",
              "size": 32,
              "description": "IRQ masking register 1"
            },
            "IMR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "IRQ masking register 2"
            },
            "IMR3": {
              "offset": "0x10",
              "size": 32,
              "description": "IRQ masking register 3"
            },
            "IMR4": {
              "offset": "0x14",
              "size": 32,
              "description": "IRQ masking register 4"
            },
            "ISR1": {
              "offset": "0x18",
              "size": 32,
              "description": "IRQ status resister 1"
            },
            "ISR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "IRQ status resister 2"
            },
            "ISR3": {
              "offset": "0x20",
              "size": 32,
              "description": "IRQ status resister 3"
            },
            "ISR4": {
              "offset": "0x24",
              "size": 32,
              "description": "IRQ status resister 4"
            },
            "IMR5": {
              "offset": "0x34",
              "size": 32,
              "description": "IRQ masking register 5"
            },
            "ISR5": {
              "offset": "0x38",
              "size": 32,
              "description": "IRQ status resister 5"
            }
          },
          "bits": {
            "CNTR": {
              "MEGA_PDN_REQ": {
                "bit": 2,
                "description": "MEGA domain power down request"
              },
              "MEGA_PUP_REQ": {
                "bit": 3,
                "description": "MEGA domain power up request"
              },
              "PDRAM0_PGE": {
                "bit": 22,
                "description": "FlexRAM PDRAM0 Power Gate Enable"
              }
            },
            "IMR1": {
              "IMR1": {
                "bit": 0,
                "description": "IRQ[31:0] masking bits: 1-irq masked, 0-irq is not masked",
                "width": 32
              }
            },
            "IMR2": {
              "IMR2": {
                "bit": 0,
                "description": "IRQ[63:32] masking bits: 1-irq masked, 0-irq is not masked",
                "width": 32
              }
            },
            "IMR3": {
              "IMR3": {
                "bit": 0,
                "description": "IRQ[95:64] masking bits: 1-irq masked, 0-irq is not masked",
                "width": 32
              }
            },
            "IMR4": {
              "IMR4": {
                "bit": 0,
                "description": "IRQ[127:96] masking bits: 1-irq masked, 0-irq is not masked",
                "width": 32
              }
            },
            "ISR1": {
              "ISR1": {
                "bit": 0,
                "description": "IRQ[31:0] status, read only",
                "width": 32
              }
            },
            "ISR2": {
              "ISR2": {
                "bit": 0,
                "description": "IRQ[63:32] status, read only",
                "width": 32
              }
            },
            "ISR3": {
              "ISR3": {
                "bit": 0,
                "description": "IRQ[95:64] status, read only",
                "width": 32
              }
            },
            "ISR4": {
              "ISR4": {
                "bit": 0,
                "description": "IRQ[127:96] status, read only",
                "width": 32
              }
            },
            "IMR5": {
              "IMR5": {
                "bit": 0,
                "description": "IRQ[159:128] masking bits: 1-irq masked, 0-irq is not masked",
                "width": 32
              }
            },
            "ISR5": {
              "ISR4": {
                "bit": 0,
                "description": "IRQ[159:128] status, read only",
                "width": 32
              }
            }
          }
        },
        "PGC": {
          "instances": [
            {
              "name": "PGC",
              "base": "0x400F4000"
            }
          ],
          "registers": {
            "MEGA_CTRL": {
              "offset": "0x220",
              "size": 32,
              "description": "PGC Mega Control Register"
            },
            "MEGA_PUPSCR": {
              "offset": "0x224",
              "size": 32,
              "description": "PGC Mega Power Up Sequence Control Register"
            },
            "MEGA_PDNSCR": {
              "offset": "0x228",
              "size": 32,
              "description": "PGC Mega Pull Down Sequence Control Register"
            },
            "MEGA_SR": {
              "offset": "0x22C",
              "size": 32,
              "description": "PGC Mega Power Gating Controller Status Register"
            },
            "CPU_CTRL": {
              "offset": "0x2A0",
              "size": 32,
              "description": "PGC CPU Control Register"
            },
            "CPU_PUPSCR": {
              "offset": "0x2A4",
              "size": 32,
              "description": "PGC CPU Power Up Sequence Control Register"
            },
            "CPU_PDNSCR": {
              "offset": "0x2A8",
              "size": 32,
              "description": "PGC CPU Pull Down Sequence Control Register"
            },
            "CPU_SR": {
              "offset": "0x2AC",
              "size": 32,
              "description": "PGC CPU Power Gating Controller Status Register"
            }
          },
          "bits": {
            "MEGA_CTRL": {
              "PCR": {
                "bit": 0,
                "description": "Power Control PCR must not change from power-down request (pdn_req) assertion until the target subsystem is completely powered up"
              }
            },
            "MEGA_PUPSCR": {
              "SW": {
                "bit": 0,
                "description": "After a power-up request (pup_req assertion), the PGC waits a number of IPG clocks equal to the value of SW before asserting power toggle on/off signal (switch_b)",
                "width": 6
              },
              "SW2ISO": {
                "bit": 8,
                "description": "After asserting power toggle on/off signal (switch_b), the PGC waits a number of IPG clocks equal to the value of SW2ISO before negating isolation",
                "width": 6
              }
            },
            "MEGA_PDNSCR": {
              "ISO": {
                "bit": 0,
                "description": "After a power-down request (pdn_req assertion), the PGC waits a number of IPG clocks equal to the value of ISO before asserting isolation",
                "width": 6
              },
              "ISO2SW": {
                "bit": 8,
                "description": "After asserting isolation, the PGC waits a number of IPG clocks equal to the value of ISO2SW before negating power toggle on/off signal (switch_b)",
                "width": 6
              }
            },
            "MEGA_SR": {
              "PSR": {
                "bit": 0,
                "description": "Power status"
              }
            },
            "CPU_CTRL": {
              "PCR": {
                "bit": 0,
                "description": "Power Control PCR must not change from power-down request (pdn_req) assertion until the target subsystem is completely powered up"
              }
            },
            "CPU_PUPSCR": {
              "SW": {
                "bit": 0,
                "description": "There are two different silicon revisions: 1",
                "width": 6
              },
              "SW2ISO": {
                "bit": 8,
                "description": "There are two different silicon revisions: 1",
                "width": 6
              }
            },
            "CPU_PDNSCR": {
              "ISO": {
                "bit": 0,
                "description": "After a power-down request (pdn_req assertion), the PGC waits a number of 32k clocks equal to the value of ISO before asserting isolation",
                "width": 6
              },
              "ISO2SW": {
                "bit": 8,
                "description": "After asserting isolation, the PGC waits a number of 32k clocks equal to the value of ISO2SW before negating",
                "width": 6
              }
            },
            "CPU_SR": {
              "PSR": {
                "bit": 0,
                "description": "Power status"
              }
            }
          }
        },
        "SRC": {
          "instances": [
            {
              "name": "SRC",
              "base": "0x400F8000",
              "irq": 40
            }
          ],
          "registers": {
            "SCR": {
              "offset": "0x00",
              "size": 32,
              "description": "SRC Control Register"
            },
            "SBMR1": {
              "offset": "0x04",
              "size": 32,
              "description": "SRC Boot Mode Register 1"
            },
            "SRSR": {
              "offset": "0x08",
              "size": 32,
              "description": "SRC Reset Status Register"
            },
            "SBMR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "SRC Boot Mode Register 2"
            },
            "GPR1": {
              "offset": "0x20",
              "size": 32,
              "description": "SRC General Purpose Register 1"
            },
            "GPR2": {
              "offset": "0x24",
              "size": 32,
              "description": "SRC General Purpose Register 2"
            },
            "GPR3": {
              "offset": "0x28",
              "size": 32,
              "description": "SRC General Purpose Register 3"
            },
            "GPR4": {
              "offset": "0x2C",
              "size": 32,
              "description": "SRC General Purpose Register 4"
            },
            "GPR5": {
              "offset": "0x30",
              "size": 32,
              "description": "SRC General Purpose Register 5"
            },
            "GPR6": {
              "offset": "0x34",
              "size": 32,
              "description": "SRC General Purpose Register 6"
            },
            "GPR7": {
              "offset": "0x38",
              "size": 32,
              "description": "SRC General Purpose Register 7"
            },
            "GPR8": {
              "offset": "0x3C",
              "size": 32,
              "description": "SRC General Purpose Register 8"
            },
            "GPR9": {
              "offset": "0x40",
              "size": 32,
              "description": "SRC General Purpose Register 9"
            },
            "GPR10": {
              "offset": "0x44",
              "size": 32,
              "description": "SRC General Purpose Register 10"
            }
          },
          "bits": {
            "SCR": {
              "lockup_rst": {
                "bit": 4,
                "description": "lockup reset enable bit"
              },
              "mask_wdog_rst": {
                "bit": 7,
                "description": "Mask wdog_rst_b source",
                "width": 4
              },
              "core0_rst": {
                "bit": 13,
                "description": "Software reset for core0 only"
              },
              "core0_dbg_rst": {
                "bit": 17,
                "description": "Software reset for core0 debug only"
              },
              "dbg_rst_msk_pg": {
                "bit": 25,
                "description": "Do not assert debug resets after power gating event of core"
              },
              "mask_wdog3_rst": {
                "bit": 28,
                "description": "Mask wdog3_rst_b source",
                "width": 4
              }
            },
            "SBMR1": {
              "BOOT_CFG1": {
                "bit": 0,
                "description": "Refer to fusemap.",
                "width": 8
              },
              "BOOT_CFG2": {
                "bit": 8,
                "description": "Refer to fusemap.",
                "width": 8
              },
              "BOOT_CFG3": {
                "bit": 16,
                "description": "Refer to fusemap.",
                "width": 8
              },
              "BOOT_CFG4": {
                "bit": 24,
                "description": "Refer to fusemap.",
                "width": 8
              }
            },
            "SRSR": {
              "ipp_reset_b": {
                "bit": 0,
                "description": "Indicates whether reset was the result of ipp_reset_b pin (Power-up sequence)"
              },
              "lockup": {
                "bit": 1,
                "description": "Indicates a reset has been caused by CPU lockup."
              },
              "csu_reset_b": {
                "bit": 2,
                "description": "Indicates whether the reset was the result of the csu_reset_b input."
              },
              "ipp_user_reset_b": {
                "bit": 3,
                "description": "Indicates whether the reset was the result of the ipp_user_reset_b qualified reset."
              },
              "wdog_rst_b": {
                "bit": 4,
                "description": "IC Watchdog Time-out reset"
              },
              "jtag_rst_b": {
                "bit": 5,
                "description": "HIGH - Z JTAG reset. Indicates whether the reset was the result of HIGH-Z reset from JTAG."
              },
              "jtag_sw_rst": {
                "bit": 6,
                "description": "JTAG software reset"
              },
              "wdog3_rst_b": {
                "bit": 7,
                "description": "IC Watchdog3 Time-out reset"
              },
              "tempsense_rst_b": {
                "bit": 8,
                "description": "Temper Sensor software reset"
              }
            },
            "SBMR2": {
              "SEC_CONFIG": {
                "bit": 0,
                "description": "SECONFIG[1] shows the state of the SECONFIG[1] fuse",
                "width": 2
              },
              "DIR_BT_DIS": {
                "bit": 3,
                "description": "DIR_BT_DIS shows the state of the DIR_BT_DIS fuse"
              },
              "BT_FUSE_SEL": {
                "bit": 4,
                "description": "BT_FUSE_SEL (connected to gpio bt_fuse_sel) shows the state of the BT_FUSE_SEL fuse"
              },
              "BMOD": {
                "bit": 24,
                "description": "BMOD[1:0] shows the latched state of the BOOT_MODE1 and BOOT_MODE0 signals on the rising edge of POR_B",
                "width": 2
              }
            },
            "GPR1": {
              "PERSISTENT_ENTRY0": {
                "bit": 0,
                "description": "Holds entry function for core0 for waking-up from low power mode",
                "width": 32
              }
            },
            "GPR2": {
              "PERSISTENT_ARG0": {
                "bit": 0,
                "description": "Holds argument of entry function for core0 for waking-up from low power mode",
                "width": 32
              }
            },
            "GPR10": {
              "PERSIST_REDUNDANT_BOOT": {
                "bit": 26,
                "description": "This field identifies which image must be used - 0/1/2/3",
                "width": 2
              },
              "PERSIST_SECONDARY_BOOT": {
                "bit": 30,
                "description": "This bit identifies which image must be used - primary and secondary"
              }
            }
          }
        },
        "ROMC": {
          "instances": [
            {
              "name": "ROMC",
              "base": "0x40180000"
            }
          ],
          "registers": {
            "ROMPATCH%sD": {
              "offset": "0xD4",
              "size": 32,
              "description": "ROMC Data Registers"
            },
            "ROMPATCHCNTL": {
              "offset": "0xF4",
              "size": 32,
              "description": "ROMC Control Register"
            },
            "ROMPATCHENH": {
              "offset": "0xF8",
              "size": 32,
              "description": "ROMC Enable Register High"
            },
            "ROMPATCHENL": {
              "offset": "0xFC",
              "size": 32,
              "description": "ROMC Enable Register Low"
            },
            "ROMPATCH%sA": {
              "offset": "0x100",
              "size": 32,
              "description": "ROMC Address Registers"
            },
            "ROMPATCHSR": {
              "offset": "0x208",
              "size": 32,
              "description": "ROMC Status Register"
            }
          },
          "bits": {
            "ROMPATCH%sD": {
              "DATAX": {
                "bit": 0,
                "description": "Data Fix Registers - Stores the data used for 1-word data fix operations",
                "width": 32
              }
            },
            "ROMPATCHCNTL": {
              "DATAFIX": {
                "bit": 0,
                "description": "Data Fix Enable - Controls the use of the first 8 address comparators for 1-word data fix or for code patch routine",
                "width": 8
              },
              "DIS": {
                "bit": 29,
                "description": "ROMC Disable -- This bit, when set, disables all ROMC operations"
              }
            },
            "ROMPATCHENL": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable Address Comparator - This bit enables the corresponding address comparator to trigger an event",
                "width": 16
              }
            },
            "ROMPATCH%sA": {
              "THUMBX": {
                "bit": 0,
                "description": "THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch"
              },
              "ADDRX": {
                "bit": 1,
                "description": "Address Comparator Registers - Indicates the memory address to be watched",
                "width": 22
              }
            },
            "ROMPATCHSR": {
              "SOURCE": {
                "bit": 0,
                "description": "ROMC Source Number - Binary encoding of the number of the address comparator which has an address match in the most recent patch event on ROMC AHB",
                "width": 6
              },
              "SW": {
                "bit": 17,
                "description": "ROMC AHB Multiple Address Comparator matches Indicator - Indicates that multiple address comparator matches occurred"
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "LPUART1",
              "base": "0x40184000",
              "irq": 20
            },
            {
              "name": "LPUART2",
              "base": "0x40188000",
              "irq": 21
            },
            {
              "name": "LPUART3",
              "base": "0x4018C000",
              "irq": 22
            },
            {
              "name": "LPUART4",
              "base": "0x40190000",
              "irq": 23
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "GLOBAL": {
              "offset": "0x08",
              "size": 32,
              "description": "LPUART Global Register"
            },
            "PINCFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "LPUART Pin Configuration Register"
            },
            "BAUD": {
              "offset": "0x10",
              "size": 32,
              "description": "LPUART Baud Rate Register"
            },
            "STAT": {
              "offset": "0x14",
              "size": 32,
              "description": "LPUART Status Register"
            },
            "CTRL": {
              "offset": "0x18",
              "size": 32,
              "description": "LPUART Control Register"
            },
            "DATA": {
              "offset": "0x1C",
              "size": 32,
              "description": "LPUART Data Register"
            },
            "MATCH": {
              "offset": "0x20",
              "size": 32,
              "description": "LPUART Match Address Register"
            },
            "MODIR": {
              "offset": "0x24",
              "size": 32,
              "description": "LPUART Modem IrDA Register"
            },
            "FIFO": {
              "offset": "0x28",
              "size": 32,
              "description": "LPUART FIFO Register"
            },
            "WATER": {
              "offset": "0x2C",
              "size": 32,
              "description": "LPUART Watermark Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Identification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "TXFIFO": {
                "bit": 0,
                "description": "Transmit FIFO Size",
                "width": 8
              },
              "RXFIFO": {
                "bit": 8,
                "description": "Receive FIFO Size",
                "width": 8
              }
            },
            "GLOBAL": {
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              }
            },
            "PINCFG": {
              "TRGSEL": {
                "bit": 0,
                "description": "Trigger Select",
                "width": 2
              }
            },
            "BAUD": {
              "SBR": {
                "bit": 0,
                "description": "Baud Rate Modulo Divisor.",
                "width": 13
              },
              "SBNS": {
                "bit": 13,
                "description": "Stop Bit Number Select"
              },
              "RXEDGIE": {
                "bit": 14,
                "description": "RX Input Active Edge Interrupt Enable"
              },
              "LBKDIE": {
                "bit": 15,
                "description": "LIN Break Detect Interrupt Enable"
              },
              "RESYNCDIS": {
                "bit": 16,
                "description": "Resynchronization Disable"
              },
              "BOTHEDGE": {
                "bit": 17,
                "description": "Both Edge Sampling"
              },
              "MATCFG": {
                "bit": 18,
                "description": "Match Configuration",
                "width": 2
              },
              "RIDMAE": {
                "bit": 20,
                "description": "Receiver Idle DMA Enable"
              },
              "RDMAE": {
                "bit": 21,
                "description": "Receiver Full DMA Enable"
              },
              "TDMAE": {
                "bit": 23,
                "description": "Transmitter DMA Enable"
              },
              "OSR": {
                "bit": 24,
                "description": "Oversampling Ratio",
                "width": 5
              },
              "M10": {
                "bit": 29,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 30,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 31,
                "description": "Match Address Mode Enable 1"
              }
            },
            "STAT": {
              "MA2F": {
                "bit": 14,
                "description": "Match 2 Flag"
              },
              "MA1F": {
                "bit": 15,
                "description": "Match 1 Flag"
              },
              "PF": {
                "bit": 16,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 17,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 18,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 19,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 20,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 21,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 22,
                "description": "Transmission Complete Flag"
              },
              "TDRE": {
                "bit": 23,
                "description": "Transmit Data Register Empty Flag"
              },
              "RAF": {
                "bit": 24,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 25,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 26,
                "description": "Break Character Generation Length"
              },
              "RWUID": {
                "bit": 27,
                "description": "Receive Wake Up Idle Detect"
              },
              "RXINV": {
                "bit": 28,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 29,
                "description": "MSB First"
              },
              "RXEDGIF": {
                "bit": 30,
                "description": "RXD Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 31,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "CTRL": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-Bit or 8-Bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "DOZEEN": {
                "bit": 6,
                "description": "Doze Enable"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              },
              "IDLECFG": {
                "bit": 8,
                "description": "Idle Configuration",
                "width": 3
              },
              "M7": {
                "bit": 11,
                "description": "7-Bit Mode Select"
              },
              "MA2IE": {
                "bit": 14,
                "description": "Match 2 Interrupt Enable"
              },
              "MA1IE": {
                "bit": 15,
                "description": "Match 1 Interrupt Enable"
              },
              "SBK": {
                "bit": 16,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 17,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 18,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 19,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 20,
                "description": "Idle Line Interrupt Enable"
              },
              "RIE": {
                "bit": 21,
                "description": "Receiver Interrupt Enable"
              },
              "TCIE": {
                "bit": 22,
                "description": "Transmission Complete Interrupt Enable for"
              },
              "TIE": {
                "bit": 23,
                "description": "Transmit Interrupt Enable"
              },
              "PEIE": {
                "bit": 24,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 25,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 26,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 27,
                "description": "Overrun Interrupt Enable"
              },
              "TXINV": {
                "bit": 28,
                "description": "Transmit Data Inversion"
              },
              "TXDIR": {
                "bit": 29,
                "description": "TXD Pin Direction in Single-Wire Mode"
              },
              "R9T8": {
                "bit": 30,
                "description": "Receive Bit 9 / Transmit Bit 8"
              },
              "R8T9": {
                "bit": 31,
                "description": "Receive Bit 8 / Transmit Bit 9"
              }
            },
            "DATA": {
              "R0T0": {
                "bit": 0,
                "description": "R0T0"
              },
              "R1T1": {
                "bit": 1,
                "description": "R1T1"
              },
              "R2T2": {
                "bit": 2,
                "description": "R2T2"
              },
              "R3T3": {
                "bit": 3,
                "description": "R3T3"
              },
              "R4T4": {
                "bit": 4,
                "description": "R4T4"
              },
              "R5T5": {
                "bit": 5,
                "description": "R5T5"
              },
              "R6T6": {
                "bit": 6,
                "description": "R6T6"
              },
              "R7T7": {
                "bit": 7,
                "description": "R7T7"
              },
              "R8T8": {
                "bit": 8,
                "description": "R8T8"
              },
              "R9T9": {
                "bit": 9,
                "description": "R9T9"
              },
              "IDLINE": {
                "bit": 11,
                "description": "Idle Line"
              },
              "RXEMPT": {
                "bit": 12,
                "description": "Receive Buffer Empty"
              },
              "FRETSC": {
                "bit": 13,
                "description": "Frame Error / Transmit Special Character"
              },
              "PARITYE": {
                "bit": 14,
                "description": "PARITYE"
              },
              "NOISY": {
                "bit": 15,
                "description": "NOISY"
              }
            },
            "MATCH": {
              "MA1": {
                "bit": 0,
                "description": "Match Address 1",
                "width": 10
              },
              "MA2": {
                "bit": 16,
                "description": "Match Address 2",
                "width": 10
              }
            },
            "MODIR": {
              "TXCTSE": {
                "bit": 0,
                "description": "Transmitter clear-to-send enable"
              },
              "TXRTSE": {
                "bit": 1,
                "description": "Transmitter request-to-send enable"
              },
              "TXRTSPOL": {
                "bit": 2,
                "description": "Transmitter request-to-send polarity"
              },
              "RXRTSE": {
                "bit": 3,
                "description": "Receiver request-to-send enable"
              },
              "TXCTSC": {
                "bit": 4,
                "description": "Transmit CTS Configuration"
              },
              "TXCTSSRC": {
                "bit": 5,
                "description": "Transmit CTS Source"
              },
              "RTSWATER": {
                "bit": 8,
                "description": "Receive RTS Configuration",
                "width": 2
              },
              "TNP": {
                "bit": 16,
                "description": "Transmitter narrow pulse",
                "width": 2
              },
              "IREN": {
                "bit": 18,
                "description": "Infrared enable"
              }
            },
            "FIFO": {
              "RXFIFOSIZE": {
                "bit": 0,
                "description": "Receive FIFO Buffer Depth",
                "width": 3
              },
              "RXFE": {
                "bit": 3,
                "description": "Receive FIFO Enable"
              },
              "TXFIFOSIZE": {
                "bit": 4,
                "description": "Transmit FIFO Buffer Depth",
                "width": 3
              },
              "TXFE": {
                "bit": 7,
                "description": "Transmit FIFO Enable"
              },
              "RXUFE": {
                "bit": 8,
                "description": "Receive FIFO Underflow Interrupt Enable"
              },
              "TXOFE": {
                "bit": 9,
                "description": "Transmit FIFO Overflow Interrupt Enable"
              },
              "RXIDEN": {
                "bit": 10,
                "description": "Receiver Idle Empty Enable",
                "width": 3
              },
              "RXFLUSH": {
                "bit": 14,
                "description": "Receive FIFO/Buffer Flush"
              },
              "TXFLUSH": {
                "bit": 15,
                "description": "Transmit FIFO/Buffer Flush"
              },
              "RXUF": {
                "bit": 16,
                "description": "Receiver Buffer Underflow Flag"
              },
              "TXOF": {
                "bit": 17,
                "description": "Transmitter Buffer Overflow Flag"
              },
              "RXEMPT": {
                "bit": 22,
                "description": "Receive Buffer/FIFO Empty"
              },
              "TXEMPT": {
                "bit": 23,
                "description": "Transmit Buffer/FIFO Empty"
              }
            },
            "WATER": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit Watermark",
                "width": 2
              },
              "TXCOUNT": {
                "bit": 8,
                "description": "Transmit Counter",
                "width": 3
              },
              "RXWATER": {
                "bit": 16,
                "description": "Receive Watermark",
                "width": 2
              },
              "RXCOUNT": {
                "bit": 24,
                "description": "Receive Counter",
                "width": 3
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "LPI2C1",
              "base": "0x401A4000",
              "irq": 28
            },
            {
              "name": "LPI2C2",
              "base": "0x401A8000",
              "irq": 29
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "MCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Master Control Register"
            },
            "MSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Master Status Register"
            },
            "MIER": {
              "offset": "0x18",
              "size": 32,
              "description": "Master Interrupt Enable Register"
            },
            "MDER": {
              "offset": "0x1C",
              "size": 32,
              "description": "Master DMA Enable Register"
            },
            "MCFGR0": {
              "offset": "0x20",
              "size": 32,
              "description": "Master Configuration Register 0"
            },
            "MCFGR1": {
              "offset": "0x24",
              "size": 32,
              "description": "Master Configuration Register 1"
            },
            "MCFGR2": {
              "offset": "0x28",
              "size": 32,
              "description": "Master Configuration Register 2"
            },
            "MCFGR3": {
              "offset": "0x2C",
              "size": 32,
              "description": "Master Configuration Register 3"
            },
            "MDMR": {
              "offset": "0x40",
              "size": 32,
              "description": "Master Data Match Register"
            },
            "MCCR0": {
              "offset": "0x48",
              "size": 32,
              "description": "Master Clock Configuration Register 0"
            },
            "MCCR1": {
              "offset": "0x50",
              "size": 32,
              "description": "Master Clock Configuration Register 1"
            },
            "MFCR": {
              "offset": "0x58",
              "size": 32,
              "description": "Master FIFO Control Register"
            },
            "MFSR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Master FIFO Status Register"
            },
            "MTDR": {
              "offset": "0x60",
              "size": 32,
              "description": "Master Transmit Data Register"
            },
            "MRDR": {
              "offset": "0x70",
              "size": 32,
              "description": "Master Receive Data Register"
            },
            "SCR": {
              "offset": "0x110",
              "size": 32,
              "description": "Slave Control Register"
            },
            "SSR": {
              "offset": "0x114",
              "size": 32,
              "description": "Slave Status Register"
            },
            "SIER": {
              "offset": "0x118",
              "size": 32,
              "description": "Slave Interrupt Enable Register"
            },
            "SDER": {
              "offset": "0x11C",
              "size": 32,
              "description": "Slave DMA Enable Register"
            },
            "SCFGR1": {
              "offset": "0x124",
              "size": 32,
              "description": "Slave Configuration Register 1"
            },
            "SCFGR2": {
              "offset": "0x128",
              "size": 32,
              "description": "Slave Configuration Register 2"
            },
            "SAMR": {
              "offset": "0x140",
              "size": 32,
              "description": "Slave Address Match Register"
            },
            "SASR": {
              "offset": "0x150",
              "size": 32,
              "description": "Slave Address Status Register"
            },
            "STAR": {
              "offset": "0x154",
              "size": 32,
              "description": "Slave Transmit ACK Register"
            },
            "STDR": {
              "offset": "0x160",
              "size": 32,
              "description": "Slave Transmit Data Register"
            },
            "SRDR": {
              "offset": "0x170",
              "size": 32,
              "description": "Slave Receive Data Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "MTXFIFO": {
                "bit": 0,
                "description": "Master Transmit FIFO Size",
                "width": 4
              },
              "MRXFIFO": {
                "bit": 8,
                "description": "Master Receive FIFO Size",
                "width": 4
              }
            },
            "MCR": {
              "MEN": {
                "bit": 0,
                "description": "Master Enable"
              },
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "DOZEN": {
                "bit": 2,
                "description": "Doze mode enable"
              },
              "DBGEN": {
                "bit": 3,
                "description": "Debug Enable"
              },
              "RTF": {
                "bit": 8,
                "description": "Reset Transmit FIFO"
              },
              "RRF": {
                "bit": 9,
                "description": "Reset Receive FIFO"
              }
            },
            "MSR": {
              "TDF": {
                "bit": 0,
                "description": "Transmit Data Flag"
              },
              "RDF": {
                "bit": 1,
                "description": "Receive Data Flag"
              },
              "EPF": {
                "bit": 8,
                "description": "End Packet Flag"
              },
              "SDF": {
                "bit": 9,
                "description": "STOP Detect Flag"
              },
              "NDF": {
                "bit": 10,
                "description": "NACK Detect Flag"
              },
              "ALF": {
                "bit": 11,
                "description": "Arbitration Lost Flag"
              },
              "FEF": {
                "bit": 12,
                "description": "FIFO Error Flag"
              },
              "PLTF": {
                "bit": 13,
                "description": "Pin Low Timeout Flag"
              },
              "DMF": {
                "bit": 14,
                "description": "Data Match Flag"
              },
              "MBF": {
                "bit": 24,
                "description": "Master Busy Flag"
              },
              "BBF": {
                "bit": 25,
                "description": "Bus Busy Flag"
              }
            },
            "MIER": {
              "TDIE": {
                "bit": 0,
                "description": "Transmit Data Interrupt Enable"
              },
              "RDIE": {
                "bit": 1,
                "description": "Receive Data Interrupt Enable"
              },
              "EPIE": {
                "bit": 8,
                "description": "End Packet Interrupt Enable"
              },
              "SDIE": {
                "bit": 9,
                "description": "STOP Detect Interrupt Enable"
              },
              "NDIE": {
                "bit": 10,
                "description": "NACK Detect Interrupt Enable"
              },
              "ALIE": {
                "bit": 11,
                "description": "Arbitration Lost Interrupt Enable"
              },
              "FEIE": {
                "bit": 12,
                "description": "FIFO Error Interrupt Enable"
              },
              "PLTIE": {
                "bit": 13,
                "description": "Pin Low Timeout Interrupt Enable"
              },
              "DMIE": {
                "bit": 14,
                "description": "Data Match Interrupt Enable"
              }
            },
            "MDER": {
              "TDDE": {
                "bit": 0,
                "description": "Transmit Data DMA Enable"
              },
              "RDDE": {
                "bit": 1,
                "description": "Receive Data DMA Enable"
              }
            },
            "MCFGR0": {
              "HREN": {
                "bit": 0,
                "description": "Host Request Enable"
              },
              "HRPOL": {
                "bit": 1,
                "description": "Host Request Polarity"
              },
              "HRSEL": {
                "bit": 2,
                "description": "Host Request Select"
              },
              "CIRFIFO": {
                "bit": 8,
                "description": "Circular FIFO Enable"
              },
              "RDMO": {
                "bit": 9,
                "description": "Receive Data Match Only"
              }
            },
            "MCFGR1": {
              "PRESCALE": {
                "bit": 0,
                "description": "Prescaler",
                "width": 3
              },
              "AUTOSTOP": {
                "bit": 8,
                "description": "Automatic STOP Generation"
              },
              "IGNACK": {
                "bit": 9,
                "description": "IGNACK"
              },
              "TIMECFG": {
                "bit": 10,
                "description": "Timeout Configuration"
              },
              "MATCFG": {
                "bit": 16,
                "description": "Match Configuration",
                "width": 3
              },
              "PINCFG": {
                "bit": 24,
                "description": "Pin Configuration",
                "width": 3
              }
            },
            "MCFGR2": {
              "BUSIDLE": {
                "bit": 0,
                "description": "Bus Idle Timeout",
                "width": 12
              },
              "FILTSCL": {
                "bit": 16,
                "description": "Glitch Filter SCL",
                "width": 4
              },
              "FILTSDA": {
                "bit": 24,
                "description": "Glitch Filter SDA",
                "width": 4
              }
            },
            "MCFGR3": {
              "PINLOW": {
                "bit": 8,
                "description": "Pin Low Timeout",
                "width": 12
              }
            },
            "MDMR": {
              "MATCH0": {
                "bit": 0,
                "description": "Match 0 Value",
                "width": 8
              },
              "MATCH1": {
                "bit": 16,
                "description": "Match 1 Value",
                "width": 8
              }
            },
            "MCCR0": {
              "CLKLO": {
                "bit": 0,
                "description": "Clock Low Period",
                "width": 6
              },
              "CLKHI": {
                "bit": 8,
                "description": "Clock High Period",
                "width": 6
              },
              "SETHOLD": {
                "bit": 16,
                "description": "Setup Hold Delay",
                "width": 6
              },
              "DATAVD": {
                "bit": 24,
                "description": "Data Valid Delay",
                "width": 6
              }
            },
            "MCCR1": {
              "CLKLO": {
                "bit": 0,
                "description": "Clock Low Period",
                "width": 6
              },
              "CLKHI": {
                "bit": 8,
                "description": "Clock High Period",
                "width": 6
              },
              "SETHOLD": {
                "bit": 16,
                "description": "Setup Hold Delay",
                "width": 6
              },
              "DATAVD": {
                "bit": 24,
                "description": "Data Valid Delay",
                "width": 6
              }
            },
            "MFCR": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit FIFO Watermark",
                "width": 2
              },
              "RXWATER": {
                "bit": 16,
                "description": "Receive FIFO Watermark",
                "width": 2
              }
            },
            "MFSR": {
              "TXCOUNT": {
                "bit": 0,
                "description": "Transmit FIFO Count",
                "width": 3
              },
              "RXCOUNT": {
                "bit": 16,
                "description": "Receive FIFO Count",
                "width": 3
              }
            },
            "MTDR": {
              "DATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 8
              },
              "CMD": {
                "bit": 8,
                "description": "Command Data",
                "width": 3
              }
            },
            "MRDR": {
              "DATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 8
              },
              "RXEMPTY": {
                "bit": 14,
                "description": "RX Empty"
              }
            },
            "SCR": {
              "SEN": {
                "bit": 0,
                "description": "Slave Enable"
              },
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "FILTEN": {
                "bit": 4,
                "description": "Filter Enable"
              },
              "FILTDZ": {
                "bit": 5,
                "description": "Filter Doze Enable"
              },
              "RTF": {
                "bit": 8,
                "description": "Reset Transmit FIFO"
              },
              "RRF": {
                "bit": 9,
                "description": "Reset Receive FIFO"
              }
            },
            "SSR": {
              "TDF": {
                "bit": 0,
                "description": "Transmit Data Flag"
              },
              "RDF": {
                "bit": 1,
                "description": "Receive Data Flag"
              },
              "AVF": {
                "bit": 2,
                "description": "Address Valid Flag"
              },
              "TAF": {
                "bit": 3,
                "description": "Transmit ACK Flag"
              },
              "RSF": {
                "bit": 8,
                "description": "Repeated Start Flag"
              },
              "SDF": {
                "bit": 9,
                "description": "STOP Detect Flag"
              },
              "BEF": {
                "bit": 10,
                "description": "Bit Error Flag"
              },
              "FEF": {
                "bit": 11,
                "description": "FIFO Error Flag"
              },
              "AM0F": {
                "bit": 12,
                "description": "Address Match 0 Flag"
              },
              "AM1F": {
                "bit": 13,
                "description": "Address Match 1 Flag"
              },
              "GCF": {
                "bit": 14,
                "description": "General Call Flag"
              },
              "SARF": {
                "bit": 15,
                "description": "SMBus Alert Response Flag"
              },
              "SBF": {
                "bit": 24,
                "description": "Slave Busy Flag"
              },
              "BBF": {
                "bit": 25,
                "description": "Bus Busy Flag"
              }
            },
            "SIER": {
              "TDIE": {
                "bit": 0,
                "description": "Transmit Data Interrupt Enable"
              },
              "RDIE": {
                "bit": 1,
                "description": "Receive Data Interrupt Enable"
              },
              "AVIE": {
                "bit": 2,
                "description": "Address Valid Interrupt Enable"
              },
              "TAIE": {
                "bit": 3,
                "description": "Transmit ACK Interrupt Enable"
              },
              "RSIE": {
                "bit": 8,
                "description": "Repeated Start Interrupt Enable"
              },
              "SDIE": {
                "bit": 9,
                "description": "STOP Detect Interrupt Enable"
              },
              "BEIE": {
                "bit": 10,
                "description": "Bit Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 11,
                "description": "FIFO Error Interrupt Enable"
              },
              "AM0IE": {
                "bit": 12,
                "description": "Address Match 0 Interrupt Enable"
              },
              "AM1F": {
                "bit": 13,
                "description": "Address Match 1 Interrupt Enable"
              },
              "GCIE": {
                "bit": 14,
                "description": "General Call Interrupt Enable"
              },
              "SARIE": {
                "bit": 15,
                "description": "SMBus Alert Response Interrupt Enable"
              }
            },
            "SDER": {
              "TDDE": {
                "bit": 0,
                "description": "Transmit Data DMA Enable"
              },
              "RDDE": {
                "bit": 1,
                "description": "Receive Data DMA Enable"
              },
              "AVDE": {
                "bit": 2,
                "description": "Address Valid DMA Enable"
              }
            },
            "SCFGR1": {
              "ADRSTALL": {
                "bit": 0,
                "description": "Address SCL Stall"
              },
              "RXSTALL": {
                "bit": 1,
                "description": "RX SCL Stall"
              },
              "TXDSTALL": {
                "bit": 2,
                "description": "TX Data SCL Stall"
              },
              "ACKSTALL": {
                "bit": 3,
                "description": "ACK SCL Stall"
              },
              "GCEN": {
                "bit": 8,
                "description": "General Call Enable"
              },
              "SAEN": {
                "bit": 9,
                "description": "SMBus Alert Enable"
              },
              "TXCFG": {
                "bit": 10,
                "description": "Transmit Flag Configuration"
              },
              "RXCFG": {
                "bit": 11,
                "description": "Receive Data Configuration"
              },
              "IGNACK": {
                "bit": 12,
                "description": "Ignore NACK"
              },
              "HSMEN": {
                "bit": 13,
                "description": "High Speed Mode Enable"
              },
              "ADDRCFG": {
                "bit": 16,
                "description": "Address Configuration",
                "width": 3
              }
            },
            "SCFGR2": {
              "CLKHOLD": {
                "bit": 0,
                "description": "Clock Hold Time",
                "width": 4
              },
              "DATAVD": {
                "bit": 8,
                "description": "Data Valid Delay",
                "width": 6
              },
              "FILTSCL": {
                "bit": 16,
                "description": "Glitch Filter SCL",
                "width": 4
              },
              "FILTSDA": {
                "bit": 24,
                "description": "Glitch Filter SDA",
                "width": 4
              }
            },
            "SAMR": {
              "ADDR0": {
                "bit": 1,
                "description": "Address 0 Value",
                "width": 10
              },
              "ADDR1": {
                "bit": 17,
                "description": "Address 1 Value",
                "width": 10
              }
            },
            "SASR": {
              "RADDR": {
                "bit": 0,
                "description": "Received Address",
                "width": 11
              },
              "ANV": {
                "bit": 14,
                "description": "Address Not Valid"
              }
            },
            "STAR": {
              "TXNACK": {
                "bit": 0,
                "description": "Transmit NACK"
              }
            },
            "STDR": {
              "DATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 8
              }
            },
            "SRDR": {
              "DATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 8
              },
              "RXEMPTY": {
                "bit": 14,
                "description": "RX Empty"
              },
              "SOF": {
                "bit": 15,
                "description": "Start Of Frame"
              }
            }
          }
        },
        "FLEXIO1": {
          "instances": [
            {
              "name": "FLEXIO1",
              "base": "0x401AC000",
              "irq": 68
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "FlexIO Control Register"
            },
            "PIN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin State Register"
            },
            "SHIFTSTAT": {
              "offset": "0x10",
              "size": 32,
              "description": "Shifter Status Register"
            },
            "SHIFTERR": {
              "offset": "0x14",
              "size": 32,
              "description": "Shifter Error Register"
            },
            "TIMSTAT": {
              "offset": "0x18",
              "size": 32,
              "description": "Timer Status Register"
            },
            "SHIFTSIEN": {
              "offset": "0x20",
              "size": 32,
              "description": "Shifter Status Interrupt Enable"
            },
            "SHIFTEIEN": {
              "offset": "0x24",
              "size": 32,
              "description": "Shifter Error Interrupt Enable"
            },
            "TIMIEN": {
              "offset": "0x28",
              "size": 32,
              "description": "Timer Interrupt Enable Register"
            },
            "SHIFTSDEN": {
              "offset": "0x30",
              "size": 32,
              "description": "Shifter Status DMA Enable"
            },
            "SHIFTSTATE": {
              "offset": "0x40",
              "size": 32,
              "description": "Shifter State Register"
            },
            "SHIFTCTL[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "Shifter Control N Register"
            },
            "SHIFTCFG[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "Shifter Configuration N Register"
            },
            "SHIFTBUF[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "Shifter Buffer N Register"
            },
            "SHIFTBUFBIS[%s]": {
              "offset": "0x280",
              "size": 32,
              "description": "Shifter Buffer N Bit Swapped Register"
            },
            "SHIFTBUFBYS[%s]": {
              "offset": "0x300",
              "size": 32,
              "description": "Shifter Buffer N Byte Swapped Register"
            },
            "SHIFTBUFBBS[%s]": {
              "offset": "0x380",
              "size": 32,
              "description": "Shifter Buffer N Bit Byte Swapped Register"
            },
            "TIMCTL[%s]": {
              "offset": "0x400",
              "size": 32,
              "description": "Timer Control N Register"
            },
            "TIMCFG[%s]": {
              "offset": "0x480",
              "size": 32,
              "description": "Timer Configuration N Register"
            },
            "TIMCMP[%s]": {
              "offset": "0x500",
              "size": 32,
              "description": "Timer Compare N Register"
            },
            "SHIFTBUFNBS[%s]": {
              "offset": "0x680",
              "size": 32,
              "description": "Shifter Buffer N Nibble Byte Swapped Register"
            },
            "SHIFTBUFHWS[%s]": {
              "offset": "0x700",
              "size": 32,
              "description": "Shifter Buffer N Half Word Swapped Register"
            },
            "SHIFTBUFNIS[%s]": {
              "offset": "0x780",
              "size": 32,
              "description": "Shifter Buffer N Nibble Swapped Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "SHIFTER": {
                "bit": 0,
                "description": "Shifter Number",
                "width": 8
              },
              "TIMER": {
                "bit": 8,
                "description": "Timer Number",
                "width": 8
              },
              "PIN": {
                "bit": 16,
                "description": "Pin Number",
                "width": 8
              },
              "TRIGGER": {
                "bit": 24,
                "description": "Trigger Number",
                "width": 8
              }
            },
            "CTRL": {
              "FLEXEN": {
                "bit": 0,
                "description": "FlexIO Enable"
              },
              "SWRST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "FASTACC": {
                "bit": 2,
                "description": "Fast Access"
              },
              "DBGE": {
                "bit": 30,
                "description": "Debug Enable"
              },
              "DOZEN": {
                "bit": 31,
                "description": "Doze Enable"
              }
            },
            "PIN": {
              "PDI": {
                "bit": 0,
                "description": "Pin Data Input",
                "width": 32
              }
            },
            "SHIFTSTAT": {
              "SSF": {
                "bit": 0,
                "description": "Shifter Status Flag",
                "width": 8
              }
            },
            "SHIFTERR": {
              "SEF": {
                "bit": 0,
                "description": "Shifter Error Flags",
                "width": 8
              }
            },
            "TIMSTAT": {
              "TSF": {
                "bit": 0,
                "description": "Timer Status Flags",
                "width": 8
              }
            },
            "SHIFTSIEN": {
              "SSIE": {
                "bit": 0,
                "description": "Shifter Status Interrupt Enable",
                "width": 8
              }
            },
            "SHIFTEIEN": {
              "SEIE": {
                "bit": 0,
                "description": "Shifter Error Interrupt Enable",
                "width": 8
              }
            },
            "TIMIEN": {
              "TEIE": {
                "bit": 0,
                "description": "Timer Status Interrupt Enable",
                "width": 8
              }
            },
            "SHIFTSDEN": {
              "SSDE": {
                "bit": 0,
                "description": "Shifter Status DMA Enable",
                "width": 8
              }
            },
            "SHIFTSTATE": {
              "STATE": {
                "bit": 0,
                "description": "Current State Pointer",
                "width": 3
              }
            },
            "SHIFTCTL[%s]": {
              "SMOD": {
                "bit": 0,
                "description": "Shifter Mode",
                "width": 3
              },
              "PINPOL": {
                "bit": 7,
                "description": "Shifter Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Shifter Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Shifter Pin Configuration",
                "width": 2
              },
              "TIMPOL": {
                "bit": 23,
                "description": "Timer Polarity"
              },
              "TIMSEL": {
                "bit": 24,
                "description": "Timer Select",
                "width": 3
              }
            },
            "SHIFTCFG[%s]": {
              "SSTART": {
                "bit": 0,
                "description": "Shifter Start bit",
                "width": 2
              },
              "SSTOP": {
                "bit": 4,
                "description": "Shifter Stop bit",
                "width": 2
              },
              "INSRC": {
                "bit": 8,
                "description": "Input Source"
              },
              "PWIDTH": {
                "bit": 16,
                "description": "Parallel Width",
                "width": 5
              }
            },
            "SHIFTBUF[%s]": {
              "SHIFTBUF": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBIS[%s]": {
              "SHIFTBUFBIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBYS[%s]": {
              "SHIFTBUFBYS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBBS[%s]": {
              "SHIFTBUFBBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "TIMCTL[%s]": {
              "TIMOD": {
                "bit": 0,
                "description": "Timer Mode",
                "width": 2
              },
              "PINPOL": {
                "bit": 7,
                "description": "Timer Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Timer Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Timer Pin Configuration",
                "width": 2
              },
              "TRGSRC": {
                "bit": 22,
                "description": "Trigger Source"
              },
              "TRGPOL": {
                "bit": 23,
                "description": "Trigger Polarity"
              },
              "TRGSEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 6
              }
            },
            "TIMCFG[%s]": {
              "TSTART": {
                "bit": 1,
                "description": "Timer Start Bit"
              },
              "TSTOP": {
                "bit": 4,
                "description": "Timer Stop Bit",
                "width": 2
              },
              "TIMENA": {
                "bit": 8,
                "description": "Timer Enable",
                "width": 3
              },
              "TIMDIS": {
                "bit": 12,
                "description": "Timer Disable",
                "width": 3
              },
              "TIMRST": {
                "bit": 16,
                "description": "Timer Reset",
                "width": 3
              },
              "TIMDEC": {
                "bit": 20,
                "description": "Timer Decrement",
                "width": 2
              },
              "TIMOUT": {
                "bit": 24,
                "description": "Timer Output",
                "width": 2
              }
            },
            "TIMCMP[%s]": {
              "CMP": {
                "bit": 0,
                "description": "Timer Compare Value",
                "width": 16
              }
            },
            "SHIFTBUFNBS[%s]": {
              "SHIFTBUFNBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFHWS[%s]": {
              "SHIFTBUFHWS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFNIS[%s]": {
              "SHIFTBUFNIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO1",
              "base": "0x401B8000",
              "irq": 70
            },
            {
              "name": "GPIO5",
              "base": "0x400C0000",
              "irq": 73
            },
            {
              "name": "GPIO2",
              "base": "0x42000000",
              "irq": 72
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO data register"
            },
            "GDIR": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO direction register"
            },
            "PSR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO pad status register"
            },
            "ICR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO interrupt configuration register1"
            },
            "ICR2": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO interrupt configuration register2"
            },
            "IMR": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO interrupt mask register"
            },
            "ISR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO interrupt status register"
            },
            "EDGE_SEL": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO edge select register"
            },
            "DR_SET": {
              "offset": "0x84",
              "size": 32,
              "description": "GPIO data register SET"
            },
            "DR_CLEAR": {
              "offset": "0x88",
              "size": 32,
              "description": "GPIO data register CLEAR"
            },
            "DR_TOGGLE": {
              "offset": "0x8C",
              "size": 32,
              "description": "GPIO data register TOGGLE"
            }
          },
          "bits": {
            "DR": {
              "DR": {
                "bit": 0,
                "description": "DR",
                "width": 32
              }
            },
            "GDIR": {
              "GDIR": {
                "bit": 0,
                "description": "GDIR",
                "width": 32
              }
            },
            "PSR": {
              "PSR": {
                "bit": 0,
                "description": "PSR",
                "width": 32
              }
            },
            "ICR1": {
              "ICR0": {
                "bit": 0,
                "description": "ICR0",
                "width": 2
              },
              "ICR1": {
                "bit": 2,
                "description": "ICR1",
                "width": 2
              },
              "ICR2": {
                "bit": 4,
                "description": "ICR2",
                "width": 2
              },
              "ICR3": {
                "bit": 6,
                "description": "ICR3",
                "width": 2
              },
              "ICR4": {
                "bit": 8,
                "description": "ICR4",
                "width": 2
              },
              "ICR5": {
                "bit": 10,
                "description": "ICR5",
                "width": 2
              },
              "ICR6": {
                "bit": 12,
                "description": "ICR6",
                "width": 2
              },
              "ICR7": {
                "bit": 14,
                "description": "ICR7",
                "width": 2
              },
              "ICR8": {
                "bit": 16,
                "description": "ICR8",
                "width": 2
              },
              "ICR9": {
                "bit": 18,
                "description": "ICR9",
                "width": 2
              },
              "ICR10": {
                "bit": 20,
                "description": "ICR10",
                "width": 2
              },
              "ICR11": {
                "bit": 22,
                "description": "ICR11",
                "width": 2
              },
              "ICR12": {
                "bit": 24,
                "description": "ICR12",
                "width": 2
              },
              "ICR13": {
                "bit": 26,
                "description": "ICR13",
                "width": 2
              },
              "ICR14": {
                "bit": 28,
                "description": "ICR14",
                "width": 2
              },
              "ICR15": {
                "bit": 30,
                "description": "ICR15",
                "width": 2
              }
            },
            "ICR2": {
              "ICR16": {
                "bit": 0,
                "description": "ICR16",
                "width": 2
              },
              "ICR17": {
                "bit": 2,
                "description": "ICR17",
                "width": 2
              },
              "ICR18": {
                "bit": 4,
                "description": "ICR18",
                "width": 2
              },
              "ICR19": {
                "bit": 6,
                "description": "ICR19",
                "width": 2
              },
              "ICR20": {
                "bit": 8,
                "description": "ICR20",
                "width": 2
              },
              "ICR21": {
                "bit": 10,
                "description": "ICR21",
                "width": 2
              },
              "ICR22": {
                "bit": 12,
                "description": "ICR22",
                "width": 2
              },
              "ICR23": {
                "bit": 14,
                "description": "ICR23",
                "width": 2
              },
              "ICR24": {
                "bit": 16,
                "description": "ICR24",
                "width": 2
              },
              "ICR25": {
                "bit": 18,
                "description": "ICR25",
                "width": 2
              },
              "ICR26": {
                "bit": 20,
                "description": "ICR26",
                "width": 2
              },
              "ICR27": {
                "bit": 22,
                "description": "ICR27",
                "width": 2
              },
              "ICR28": {
                "bit": 24,
                "description": "ICR28",
                "width": 2
              },
              "ICR29": {
                "bit": 26,
                "description": "ICR29",
                "width": 2
              },
              "ICR30": {
                "bit": 28,
                "description": "ICR30",
                "width": 2
              },
              "ICR31": {
                "bit": 30,
                "description": "ICR31",
                "width": 2
              }
            },
            "IMR": {
              "IMR": {
                "bit": 0,
                "description": "IMR",
                "width": 32
              }
            },
            "ISR": {
              "ISR": {
                "bit": 0,
                "description": "ISR",
                "width": 32
              }
            },
            "EDGE_SEL": {
              "GPIO_EDGE_SEL": {
                "bit": 0,
                "description": "GPIO_EDGE_SEL",
                "width": 32
              }
            },
            "DR_SET": {
              "DR_SET": {
                "bit": 0,
                "description": "DR_SET",
                "width": 32
              }
            },
            "DR_CLEAR": {
              "DR_CLEAR": {
                "bit": 0,
                "description": "DR_CLEAR",
                "width": 32
              }
            },
            "DR_TOGGLE": {
              "DR_TOGGLE": {
                "bit": 0,
                "description": "DR_TOGGLE",
                "width": 32
              }
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "PWM1",
              "base": "0x401CC000",
              "irq": 34
            }
          ],
          "registers": {
            "SM0CNT": {
              "offset": "0x00",
              "size": 16,
              "description": "Counter Register"
            },
            "SM0INIT": {
              "offset": "0x02",
              "size": 16,
              "description": "Initial Count Register"
            },
            "SM0CTRL2": {
              "offset": "0x04",
              "size": 16,
              "description": "Control 2 Register"
            },
            "SM0CTRL": {
              "offset": "0x06",
              "size": 16,
              "description": "Control Register"
            },
            "SM0VAL0": {
              "offset": "0x0A",
              "size": 16,
              "description": "Value Register 0"
            },
            "SM0FRACVAL1": {
              "offset": "0x0C",
              "size": 16,
              "description": "Fractional Value Register 1"
            },
            "SM0VAL1": {
              "offset": "0x0E",
              "size": 16,
              "description": "Value Register 1"
            },
            "SM0FRACVAL2": {
              "offset": "0x10",
              "size": 16,
              "description": "Fractional Value Register 2"
            },
            "SM0VAL2": {
              "offset": "0x12",
              "size": 16,
              "description": "Value Register 2"
            },
            "SM0FRACVAL3": {
              "offset": "0x14",
              "size": 16,
              "description": "Fractional Value Register 3"
            },
            "SM0VAL3": {
              "offset": "0x16",
              "size": 16,
              "description": "Value Register 3"
            },
            "SM0FRACVAL4": {
              "offset": "0x18",
              "size": 16,
              "description": "Fractional Value Register 4"
            },
            "SM0VAL4": {
              "offset": "0x1A",
              "size": 16,
              "description": "Value Register 4"
            },
            "SM0FRACVAL5": {
              "offset": "0x1C",
              "size": 16,
              "description": "Fractional Value Register 5"
            },
            "SM0VAL5": {
              "offset": "0x1E",
              "size": 16,
              "description": "Value Register 5"
            },
            "SM0FRCTRL": {
              "offset": "0x20",
              "size": 16,
              "description": "Fractional Control Register"
            },
            "SM0OCTRL": {
              "offset": "0x22",
              "size": 16,
              "description": "Output Control Register"
            },
            "SM0STS": {
              "offset": "0x24",
              "size": 16,
              "description": "Status Register"
            },
            "SM0INTEN": {
              "offset": "0x26",
              "size": 16,
              "description": "Interrupt Enable Register"
            },
            "SM0DMAEN": {
              "offset": "0x28",
              "size": 16,
              "description": "DMA Enable Register"
            },
            "SM0TCTRL": {
              "offset": "0x2A",
              "size": 16,
              "description": "Output Trigger Control Register"
            },
            "SM0DISMAP0": {
              "offset": "0x2C",
              "size": 16,
              "description": "Fault Disable Mapping Register 0"
            },
            "SM0DISMAP1": {
              "offset": "0x2E",
              "size": 16,
              "description": "Fault Disable Mapping Register 1"
            },
            "SM0DTCNT0": {
              "offset": "0x30",
              "size": 16,
              "description": "Deadtime Count Register 0"
            },
            "SM0DTCNT1": {
              "offset": "0x32",
              "size": 16,
              "description": "Deadtime Count Register 1"
            },
            "SM0CAPTCTRLA": {
              "offset": "0x34",
              "size": 16,
              "description": "Capture Control A Register"
            },
            "SM0CAPTCOMPA": {
              "offset": "0x36",
              "size": 16,
              "description": "Capture Compare A Register"
            },
            "SM0CAPTCTRLB": {
              "offset": "0x38",
              "size": 16,
              "description": "Capture Control B Register"
            },
            "SM0CAPTCOMPB": {
              "offset": "0x3A",
              "size": 16,
              "description": "Capture Compare B Register"
            },
            "SM0CAPTCTRLX": {
              "offset": "0x3C",
              "size": 16,
              "description": "Capture Control X Register"
            },
            "SM0CAPTCOMPX": {
              "offset": "0x3E",
              "size": 16,
              "description": "Capture Compare X Register"
            },
            "SM0CVAL0": {
              "offset": "0x40",
              "size": 16,
              "description": "Capture Value 0 Register"
            },
            "SM0CVAL0CYC": {
              "offset": "0x42",
              "size": 16,
              "description": "Capture Value 0 Cycle Register"
            },
            "SM0CVAL1": {
              "offset": "0x44",
              "size": 16,
              "description": "Capture Value 1 Register"
            },
            "SM0CVAL1CYC": {
              "offset": "0x46",
              "size": 16,
              "description": "Capture Value 1 Cycle Register"
            },
            "SM0CVAL2": {
              "offset": "0x48",
              "size": 16,
              "description": "Capture Value 2 Register"
            },
            "SM0CVAL2CYC": {
              "offset": "0x4A",
              "size": 16,
              "description": "Capture Value 2 Cycle Register"
            },
            "SM0CVAL3": {
              "offset": "0x4C",
              "size": 16,
              "description": "Capture Value 3 Register"
            },
            "SM0CVAL3CYC": {
              "offset": "0x4E",
              "size": 16,
              "description": "Capture Value 3 Cycle Register"
            },
            "SM0CVAL4": {
              "offset": "0x50",
              "size": 16,
              "description": "Capture Value 4 Register"
            },
            "SM0CVAL4CYC": {
              "offset": "0x52",
              "size": 16,
              "description": "Capture Value 4 Cycle Register"
            },
            "SM0CVAL5": {
              "offset": "0x54",
              "size": 16,
              "description": "Capture Value 5 Register"
            },
            "SM0CVAL5CYC": {
              "offset": "0x56",
              "size": 16,
              "description": "Capture Value 5 Cycle Register"
            },
            "SM0PHASEDLY": {
              "offset": "0x58",
              "size": 16,
              "description": "Phase Delay Register"
            },
            "SM1CNT": {
              "offset": "0x60",
              "size": 16,
              "description": "Counter Register"
            },
            "SM1INIT": {
              "offset": "0x62",
              "size": 16,
              "description": "Initial Count Register"
            },
            "SM1CTRL2": {
              "offset": "0x64",
              "size": 16,
              "description": "Control 2 Register"
            },
            "SM1CTRL": {
              "offset": "0x66",
              "size": 16,
              "description": "Control Register"
            },
            "SM1VAL0": {
              "offset": "0x6A",
              "size": 16,
              "description": "Value Register 0"
            },
            "SM1FRACVAL1": {
              "offset": "0x6C",
              "size": 16,
              "description": "Fractional Value Register 1"
            },
            "SM1VAL1": {
              "offset": "0x6E",
              "size": 16,
              "description": "Value Register 1"
            },
            "SM1FRACVAL2": {
              "offset": "0x70",
              "size": 16,
              "description": "Fractional Value Register 2"
            },
            "SM1VAL2": {
              "offset": "0x72",
              "size": 16,
              "description": "Value Register 2"
            },
            "SM1FRACVAL3": {
              "offset": "0x74",
              "size": 16,
              "description": "Fractional Value Register 3"
            },
            "SM1VAL3": {
              "offset": "0x76",
              "size": 16,
              "description": "Value Register 3"
            },
            "SM1FRACVAL4": {
              "offset": "0x78",
              "size": 16,
              "description": "Fractional Value Register 4"
            },
            "SM1VAL4": {
              "offset": "0x7A",
              "size": 16,
              "description": "Value Register 4"
            },
            "SM1FRACVAL5": {
              "offset": "0x7C",
              "size": 16,
              "description": "Fractional Value Register 5"
            },
            "SM1VAL5": {
              "offset": "0x7E",
              "size": 16,
              "description": "Value Register 5"
            },
            "SM1FRCTRL": {
              "offset": "0x80",
              "size": 16,
              "description": "Fractional Control Register"
            },
            "SM1OCTRL": {
              "offset": "0x82",
              "size": 16,
              "description": "Output Control Register"
            },
            "SM1STS": {
              "offset": "0x84",
              "size": 16,
              "description": "Status Register"
            },
            "SM1INTEN": {
              "offset": "0x86",
              "size": 16,
              "description": "Interrupt Enable Register"
            },
            "SM1DMAEN": {
              "offset": "0x88",
              "size": 16,
              "description": "DMA Enable Register"
            },
            "SM1TCTRL": {
              "offset": "0x8A",
              "size": 16,
              "description": "Output Trigger Control Register"
            },
            "SM1DISMAP0": {
              "offset": "0x8C",
              "size": 16,
              "description": "Fault Disable Mapping Register 0"
            },
            "SM1DISMAP1": {
              "offset": "0x8E",
              "size": 16,
              "description": "Fault Disable Mapping Register 1"
            },
            "SM1DTCNT0": {
              "offset": "0x90",
              "size": 16,
              "description": "Deadtime Count Register 0"
            },
            "SM1DTCNT1": {
              "offset": "0x92",
              "size": 16,
              "description": "Deadtime Count Register 1"
            },
            "SM1CAPTCTRLA": {
              "offset": "0x94",
              "size": 16,
              "description": "Capture Control A Register"
            },
            "SM1CAPTCOMPA": {
              "offset": "0x96",
              "size": 16,
              "description": "Capture Compare A Register"
            },
            "SM1CAPTCTRLB": {
              "offset": "0x98",
              "size": 16,
              "description": "Capture Control B Register"
            },
            "SM1CAPTCOMPB": {
              "offset": "0x9A",
              "size": 16,
              "description": "Capture Compare B Register"
            },
            "SM1CAPTCTRLX": {
              "offset": "0x9C",
              "size": 16,
              "description": "Capture Control X Register"
            },
            "SM1CAPTCOMPX": {
              "offset": "0x9E",
              "size": 16,
              "description": "Capture Compare X Register"
            },
            "SM1CVAL0": {
              "offset": "0xA0",
              "size": 16,
              "description": "Capture Value 0 Register"
            },
            "SM1CVAL0CYC": {
              "offset": "0xA2",
              "size": 16,
              "description": "Capture Value 0 Cycle Register"
            },
            "SM1CVAL1": {
              "offset": "0xA4",
              "size": 16,
              "description": "Capture Value 1 Register"
            },
            "SM1CVAL1CYC": {
              "offset": "0xA6",
              "size": 16,
              "description": "Capture Value 1 Cycle Register"
            },
            "SM1CVAL2": {
              "offset": "0xA8",
              "size": 16,
              "description": "Capture Value 2 Register"
            },
            "SM1CVAL2CYC": {
              "offset": "0xAA",
              "size": 16,
              "description": "Capture Value 2 Cycle Register"
            },
            "SM1CVAL3": {
              "offset": "0xAC",
              "size": 16,
              "description": "Capture Value 3 Register"
            },
            "SM1CVAL3CYC": {
              "offset": "0xAE",
              "size": 16,
              "description": "Capture Value 3 Cycle Register"
            },
            "SM1CVAL4": {
              "offset": "0xB0",
              "size": 16,
              "description": "Capture Value 4 Register"
            },
            "SM1CVAL4CYC": {
              "offset": "0xB2",
              "size": 16,
              "description": "Capture Value 4 Cycle Register"
            },
            "SM1CVAL5": {
              "offset": "0xB4",
              "size": 16,
              "description": "Capture Value 5 Register"
            },
            "SM1CVAL5CYC": {
              "offset": "0xB6",
              "size": 16,
              "description": "Capture Value 5 Cycle Register"
            },
            "SM1PHASEDLY": {
              "offset": "0xB8",
              "size": 16,
              "description": "Phase Delay Register"
            },
            "SM2CNT": {
              "offset": "0xC0",
              "size": 16,
              "description": "Counter Register"
            },
            "SM2INIT": {
              "offset": "0xC2",
              "size": 16,
              "description": "Initial Count Register"
            },
            "SM2CTRL2": {
              "offset": "0xC4",
              "size": 16,
              "description": "Control 2 Register"
            },
            "SM2CTRL": {
              "offset": "0xC6",
              "size": 16,
              "description": "Control Register"
            },
            "SM2VAL0": {
              "offset": "0xCA",
              "size": 16,
              "description": "Value Register 0"
            },
            "SM2FRACVAL1": {
              "offset": "0xCC",
              "size": 16,
              "description": "Fractional Value Register 1"
            },
            "SM2VAL1": {
              "offset": "0xCE",
              "size": 16,
              "description": "Value Register 1"
            },
            "SM2FRACVAL2": {
              "offset": "0xD0",
              "size": 16,
              "description": "Fractional Value Register 2"
            },
            "SM2VAL2": {
              "offset": "0xD2",
              "size": 16,
              "description": "Value Register 2"
            },
            "SM2FRACVAL3": {
              "offset": "0xD4",
              "size": 16,
              "description": "Fractional Value Register 3"
            },
            "SM2VAL3": {
              "offset": "0xD6",
              "size": 16,
              "description": "Value Register 3"
            },
            "SM2FRACVAL4": {
              "offset": "0xD8",
              "size": 16,
              "description": "Fractional Value Register 4"
            },
            "SM2VAL4": {
              "offset": "0xDA",
              "size": 16,
              "description": "Value Register 4"
            },
            "SM2FRACVAL5": {
              "offset": "0xDC",
              "size": 16,
              "description": "Fractional Value Register 5"
            },
            "SM2VAL5": {
              "offset": "0xDE",
              "size": 16,
              "description": "Value Register 5"
            },
            "SM2FRCTRL": {
              "offset": "0xE0",
              "size": 16,
              "description": "Fractional Control Register"
            },
            "SM2OCTRL": {
              "offset": "0xE2",
              "size": 16,
              "description": "Output Control Register"
            },
            "SM2STS": {
              "offset": "0xE4",
              "size": 16,
              "description": "Status Register"
            },
            "SM2INTEN": {
              "offset": "0xE6",
              "size": 16,
              "description": "Interrupt Enable Register"
            },
            "SM2DMAEN": {
              "offset": "0xE8",
              "size": 16,
              "description": "DMA Enable Register"
            },
            "SM2TCTRL": {
              "offset": "0xEA",
              "size": 16,
              "description": "Output Trigger Control Register"
            },
            "SM2DISMAP0": {
              "offset": "0xEC",
              "size": 16,
              "description": "Fault Disable Mapping Register 0"
            },
            "SM2DISMAP1": {
              "offset": "0xEE",
              "size": 16,
              "description": "Fault Disable Mapping Register 1"
            },
            "SM2DTCNT0": {
              "offset": "0xF0",
              "size": 16,
              "description": "Deadtime Count Register 0"
            },
            "SM2DTCNT1": {
              "offset": "0xF2",
              "size": 16,
              "description": "Deadtime Count Register 1"
            },
            "SM2CAPTCTRLA": {
              "offset": "0xF4",
              "size": 16,
              "description": "Capture Control A Register"
            },
            "SM2CAPTCOMPA": {
              "offset": "0xF6",
              "size": 16,
              "description": "Capture Compare A Register"
            },
            "SM2CAPTCTRLB": {
              "offset": "0xF8",
              "size": 16,
              "description": "Capture Control B Register"
            },
            "SM2CAPTCOMPB": {
              "offset": "0xFA",
              "size": 16,
              "description": "Capture Compare B Register"
            },
            "SM2CAPTCTRLX": {
              "offset": "0xFC",
              "size": 16,
              "description": "Capture Control X Register"
            },
            "SM2CAPTCOMPX": {
              "offset": "0xFE",
              "size": 16,
              "description": "Capture Compare X Register"
            },
            "SM2CVAL0": {
              "offset": "0x100",
              "size": 16,
              "description": "Capture Value 0 Register"
            },
            "SM2CVAL0CYC": {
              "offset": "0x102",
              "size": 16,
              "description": "Capture Value 0 Cycle Register"
            },
            "SM2CVAL1": {
              "offset": "0x104",
              "size": 16,
              "description": "Capture Value 1 Register"
            },
            "SM2CVAL1CYC": {
              "offset": "0x106",
              "size": 16,
              "description": "Capture Value 1 Cycle Register"
            },
            "SM2CVAL2": {
              "offset": "0x108",
              "size": 16,
              "description": "Capture Value 2 Register"
            },
            "SM2CVAL2CYC": {
              "offset": "0x10A",
              "size": 16,
              "description": "Capture Value 2 Cycle Register"
            },
            "SM2CVAL3": {
              "offset": "0x10C",
              "size": 16,
              "description": "Capture Value 3 Register"
            },
            "SM2CVAL3CYC": {
              "offset": "0x10E",
              "size": 16,
              "description": "Capture Value 3 Cycle Register"
            },
            "SM2CVAL4": {
              "offset": "0x110",
              "size": 16,
              "description": "Capture Value 4 Register"
            },
            "SM2CVAL4CYC": {
              "offset": "0x112",
              "size": 16,
              "description": "Capture Value 4 Cycle Register"
            },
            "SM2CVAL5": {
              "offset": "0x114",
              "size": 16,
              "description": "Capture Value 5 Register"
            },
            "SM2CVAL5CYC": {
              "offset": "0x116",
              "size": 16,
              "description": "Capture Value 5 Cycle Register"
            },
            "SM2PHASEDLY": {
              "offset": "0x118",
              "size": 16,
              "description": "Phase Delay Register"
            },
            "SM3CNT": {
              "offset": "0x120",
              "size": 16,
              "description": "Counter Register"
            },
            "SM3INIT": {
              "offset": "0x122",
              "size": 16,
              "description": "Initial Count Register"
            },
            "SM3CTRL2": {
              "offset": "0x124",
              "size": 16,
              "description": "Control 2 Register"
            },
            "SM3CTRL": {
              "offset": "0x126",
              "size": 16,
              "description": "Control Register"
            },
            "SM3VAL0": {
              "offset": "0x12A",
              "size": 16,
              "description": "Value Register 0"
            },
            "SM3FRACVAL1": {
              "offset": "0x12C",
              "size": 16,
              "description": "Fractional Value Register 1"
            },
            "SM3VAL1": {
              "offset": "0x12E",
              "size": 16,
              "description": "Value Register 1"
            },
            "SM3FRACVAL2": {
              "offset": "0x130",
              "size": 16,
              "description": "Fractional Value Register 2"
            },
            "SM3VAL2": {
              "offset": "0x132",
              "size": 16,
              "description": "Value Register 2"
            },
            "SM3FRACVAL3": {
              "offset": "0x134",
              "size": 16,
              "description": "Fractional Value Register 3"
            },
            "SM3VAL3": {
              "offset": "0x136",
              "size": 16,
              "description": "Value Register 3"
            },
            "SM3FRACVAL4": {
              "offset": "0x138",
              "size": 16,
              "description": "Fractional Value Register 4"
            },
            "SM3VAL4": {
              "offset": "0x13A",
              "size": 16,
              "description": "Value Register 4"
            },
            "SM3FRACVAL5": {
              "offset": "0x13C",
              "size": 16,
              "description": "Fractional Value Register 5"
            },
            "SM3VAL5": {
              "offset": "0x13E",
              "size": 16,
              "description": "Value Register 5"
            },
            "SM3FRCTRL": {
              "offset": "0x140",
              "size": 16,
              "description": "Fractional Control Register"
            },
            "SM3OCTRL": {
              "offset": "0x142",
              "size": 16,
              "description": "Output Control Register"
            },
            "SM3STS": {
              "offset": "0x144",
              "size": 16,
              "description": "Status Register"
            },
            "SM3INTEN": {
              "offset": "0x146",
              "size": 16,
              "description": "Interrupt Enable Register"
            },
            "SM3DMAEN": {
              "offset": "0x148",
              "size": 16,
              "description": "DMA Enable Register"
            },
            "SM3TCTRL": {
              "offset": "0x14A",
              "size": 16,
              "description": "Output Trigger Control Register"
            },
            "SM3DISMAP0": {
              "offset": "0x14C",
              "size": 16,
              "description": "Fault Disable Mapping Register 0"
            },
            "SM3DISMAP1": {
              "offset": "0x14E",
              "size": 16,
              "description": "Fault Disable Mapping Register 1"
            },
            "SM3DTCNT0": {
              "offset": "0x150",
              "size": 16,
              "description": "Deadtime Count Register 0"
            },
            "SM3DTCNT1": {
              "offset": "0x152",
              "size": 16,
              "description": "Deadtime Count Register 1"
            },
            "SM3CAPTCTRLA": {
              "offset": "0x154",
              "size": 16,
              "description": "Capture Control A Register"
            },
            "SM3CAPTCOMPA": {
              "offset": "0x156",
              "size": 16,
              "description": "Capture Compare A Register"
            },
            "SM3CAPTCTRLB": {
              "offset": "0x158",
              "size": 16,
              "description": "Capture Control B Register"
            },
            "SM3CAPTCOMPB": {
              "offset": "0x15A",
              "size": 16,
              "description": "Capture Compare B Register"
            },
            "SM3CAPTCTRLX": {
              "offset": "0x15C",
              "size": 16,
              "description": "Capture Control X Register"
            },
            "SM3CAPTCOMPX": {
              "offset": "0x15E",
              "size": 16,
              "description": "Capture Compare X Register"
            },
            "SM3CVAL0": {
              "offset": "0x160",
              "size": 16,
              "description": "Capture Value 0 Register"
            },
            "SM3CVAL0CYC": {
              "offset": "0x162",
              "size": 16,
              "description": "Capture Value 0 Cycle Register"
            },
            "SM3CVAL1": {
              "offset": "0x164",
              "size": 16,
              "description": "Capture Value 1 Register"
            },
            "SM3CVAL1CYC": {
              "offset": "0x166",
              "size": 16,
              "description": "Capture Value 1 Cycle Register"
            },
            "SM3CVAL2": {
              "offset": "0x168",
              "size": 16,
              "description": "Capture Value 2 Register"
            },
            "SM3CVAL2CYC": {
              "offset": "0x16A",
              "size": 16,
              "description": "Capture Value 2 Cycle Register"
            },
            "SM3CVAL3": {
              "offset": "0x16C",
              "size": 16,
              "description": "Capture Value 3 Register"
            },
            "SM3CVAL3CYC": {
              "offset": "0x16E",
              "size": 16,
              "description": "Capture Value 3 Cycle Register"
            },
            "SM3CVAL4": {
              "offset": "0x170",
              "size": 16,
              "description": "Capture Value 4 Register"
            },
            "SM3CVAL4CYC": {
              "offset": "0x172",
              "size": 16,
              "description": "Capture Value 4 Cycle Register"
            },
            "SM3CVAL5": {
              "offset": "0x174",
              "size": 16,
              "description": "Capture Value 5 Register"
            },
            "SM3CVAL5CYC": {
              "offset": "0x176",
              "size": 16,
              "description": "Capture Value 5 Cycle Register"
            },
            "SM3PHASEDLY": {
              "offset": "0x178",
              "size": 16,
              "description": "Phase Delay Register"
            },
            "OUTEN": {
              "offset": "0x180",
              "size": 16,
              "description": "Output Enable Register"
            },
            "MASK": {
              "offset": "0x182",
              "size": 16,
              "description": "Mask Register"
            },
            "SWCOUT": {
              "offset": "0x184",
              "size": 16,
              "description": "Software Controlled Output Register"
            },
            "DTSRCSEL": {
              "offset": "0x186",
              "size": 16,
              "description": "PWM Source Select Register"
            },
            "MCTRL": {
              "offset": "0x188",
              "size": 16,
              "description": "Master Control Register"
            },
            "MCTRL2": {
              "offset": "0x18A",
              "size": 16,
              "description": "Master Control 2 Register"
            },
            "FCTRL0": {
              "offset": "0x18C",
              "size": 16,
              "description": "Fault Control Register"
            },
            "FSTS0": {
              "offset": "0x18E",
              "size": 16,
              "description": "Fault Status Register"
            },
            "FFILT0": {
              "offset": "0x190",
              "size": 16,
              "description": "Fault Filter Register"
            },
            "FTST0": {
              "offset": "0x192",
              "size": 16,
              "description": "Fault Test Register"
            },
            "FCTRL20": {
              "offset": "0x194",
              "size": 16,
              "description": "Fault Control 2 Register"
            }
          },
          "bits": {
            "SM0CNT": {
              "CNT": {
                "bit": 0,
                "description": "Counter Register Bits",
                "width": 16
              }
            },
            "SM0INIT": {
              "INIT": {
                "bit": 0,
                "description": "Initial Count Register Bits",
                "width": 16
              }
            },
            "SM0CTRL2": {
              "CLK_SEL": {
                "bit": 0,
                "description": "Clock Source Select",
                "width": 2
              },
              "RELOAD_SEL": {
                "bit": 2,
                "description": "Reload Source Select"
              },
              "FORCE_SEL": {
                "bit": 3,
                "description": "This read/write bit determines the source of the FORCE OUTPUT signal for this submodule.",
                "width": 3
              },
              "FORCE": {
                "bit": 6,
                "description": "Force Initialization"
              },
              "FRCEN": {
                "bit": 7,
                "description": "FRCEN"
              },
              "INIT_SEL": {
                "bit": 8,
                "description": "Initialization Control Select",
                "width": 2
              },
              "PWMX_INIT": {
                "bit": 10,
                "description": "PWM_X Initial Value"
              },
              "PWM45_INIT": {
                "bit": 11,
                "description": "PWM45 Initial Value"
              },
              "PWM23_INIT": {
                "bit": 12,
                "description": "PWM23 Initial Value"
              },
              "INDEP": {
                "bit": 13,
                "description": "Independent or Complementary Pair Operation"
              },
              "WAITEN": {
                "bit": 14,
                "description": "WAIT Enable"
              },
              "DBGEN": {
                "bit": 15,
                "description": "Debug Enable"
              }
            },
            "SM0CTRL": {
              "DBLEN": {
                "bit": 0,
                "description": "Double Switching Enable"
              },
              "DBLX": {
                "bit": 1,
                "description": "PWMX Double Switching Enable"
              },
              "LDMOD": {
                "bit": 2,
                "description": "Load Mode Select"
              },
              "SPLIT": {
                "bit": 3,
                "description": "Split the DBLPWM signal to PWMA and PWMB"
              },
              "PRSC": {
                "bit": 4,
                "description": "Prescaler",
                "width": 3
              },
              "COMPMODE": {
                "bit": 7,
                "description": "Compare Mode"
              },
              "DT": {
                "bit": 8,
                "description": "Deadtime",
                "width": 2
              },
              "FULL": {
                "bit": 10,
                "description": "Full Cycle Reload"
              },
              "HALF": {
                "bit": 11,
                "description": "Half Cycle Reload"
              },
              "LDFQ": {
                "bit": 12,
                "description": "Load Frequency",
                "width": 4
              }
            },
            "SM0VAL0": {
              "VAL0": {
                "bit": 0,
                "description": "Value Register 0",
                "width": 16
              }
            },
            "SM0FRACVAL1": {
              "FRACVAL1": {
                "bit": 11,
                "description": "Fractional Value 1 Register",
                "width": 5
              }
            },
            "SM0VAL1": {
              "VAL1": {
                "bit": 0,
                "description": "Value Register 1",
                "width": 16
              }
            },
            "SM0FRACVAL2": {
              "FRACVAL2": {
                "bit": 11,
                "description": "Fractional Value 2",
                "width": 5
              }
            },
            "SM0VAL2": {
              "VAL2": {
                "bit": 0,
                "description": "Value Register 2",
                "width": 16
              }
            },
            "SM0FRACVAL3": {
              "FRACVAL3": {
                "bit": 11,
                "description": "Fractional Value 3",
                "width": 5
              }
            },
            "SM0VAL3": {
              "VAL3": {
                "bit": 0,
                "description": "Value Register 3",
                "width": 16
              }
            },
            "SM0FRACVAL4": {
              "FRACVAL4": {
                "bit": 11,
                "description": "Fractional Value 4",
                "width": 5
              }
            },
            "SM0VAL4": {
              "VAL4": {
                "bit": 0,
                "description": "Value Register 4",
                "width": 16
              }
            },
            "SM0FRACVAL5": {
              "FRACVAL5": {
                "bit": 11,
                "description": "Fractional Value 5",
                "width": 5
              }
            },
            "SM0VAL5": {
              "VAL5": {
                "bit": 0,
                "description": "Value Register 5",
                "width": 16
              }
            },
            "SM0FRCTRL": {
              "FRAC1_EN": {
                "bit": 1,
                "description": "Fractional Cycle PWM Period Enable"
              },
              "FRAC23_EN": {
                "bit": 2,
                "description": "Fractional Cycle Placement Enable for PWM_A"
              },
              "FRAC45_EN": {
                "bit": 4,
                "description": "Fractional Cycle Placement Enable for PWM_B"
              },
              "FRAC_PU": {
                "bit": 8,
                "description": "Fractional Delay Circuit Power Up"
              },
              "TEST": {
                "bit": 15,
                "description": "Test Status Bit"
              }
            },
            "SM0OCTRL": {
              "PWMXFS": {
                "bit": 0,
                "description": "PWM_X Fault State",
                "width": 2
              },
              "PWMBFS": {
                "bit": 2,
                "description": "PWM_B Fault State",
                "width": 2
              },
              "PWMAFS": {
                "bit": 4,
                "description": "PWM_A Fault State",
                "width": 2
              },
              "POLX": {
                "bit": 8,
                "description": "PWM_X Output Polarity"
              },
              "POLB": {
                "bit": 9,
                "description": "PWM_B Output Polarity"
              },
              "POLA": {
                "bit": 10,
                "description": "PWM_A Output Polarity"
              },
              "PWMX_IN": {
                "bit": 13,
                "description": "PWM_X Input"
              },
              "PWMB_IN": {
                "bit": 14,
                "description": "PWM_B Input"
              },
              "PWMA_IN": {
                "bit": 15,
                "description": "PWM_A Input"
              }
            },
            "SM0STS": {
              "CMPF": {
                "bit": 0,
                "description": "Compare Flags",
                "width": 6
              },
              "CFX0": {
                "bit": 6,
                "description": "Capture Flag X0"
              },
              "CFX1": {
                "bit": 7,
                "description": "Capture Flag X1"
              },
              "CFB0": {
                "bit": 8,
                "description": "Capture Flag B0"
              },
              "CFB1": {
                "bit": 9,
                "description": "Capture Flag B1"
              },
              "CFA0": {
                "bit": 10,
                "description": "Capture Flag A0"
              },
              "CFA1": {
                "bit": 11,
                "description": "Capture Flag A1"
              },
              "RF": {
                "bit": 12,
                "description": "Reload Flag"
              },
              "REF": {
                "bit": 13,
                "description": "Reload Error Flag"
              },
              "RUF": {
                "bit": 14,
                "description": "Registers Updated Flag"
              }
            },
            "SM0INTEN": {
              "CMPIE": {
                "bit": 0,
                "description": "Compare Interrupt Enables",
                "width": 6
              },
              "CX0IE": {
                "bit": 6,
                "description": "Capture X 0 Interrupt Enable"
              },
              "CX1IE": {
                "bit": 7,
                "description": "Capture X 1 Interrupt Enable"
              },
              "CB0IE": {
                "bit": 8,
                "description": "Capture B 0 Interrupt Enable"
              },
              "CB1IE": {
                "bit": 9,
                "description": "Capture B 1 Interrupt Enable"
              },
              "CA0IE": {
                "bit": 10,
                "description": "Capture A 0 Interrupt Enable"
              },
              "CA1IE": {
                "bit": 11,
                "description": "Capture A 1 Interrupt Enable"
              },
              "RIE": {
                "bit": 12,
                "description": "Reload Interrupt Enable"
              },
              "REIE": {
                "bit": 13,
                "description": "Reload Error Interrupt Enable"
              }
            },
            "SM0DMAEN": {
              "CX0DE": {
                "bit": 0,
                "description": "Capture X0 FIFO DMA Enable"
              },
              "CX1DE": {
                "bit": 1,
                "description": "Capture X1 FIFO DMA Enable"
              },
              "CB0DE": {
                "bit": 2,
                "description": "Capture B0 FIFO DMA Enable"
              },
              "CB1DE": {
                "bit": 3,
                "description": "Capture B1 FIFO DMA Enable"
              },
              "CA0DE": {
                "bit": 4,
                "description": "Capture A0 FIFO DMA Enable"
              },
              "CA1DE": {
                "bit": 5,
                "description": "Capture A1 FIFO DMA Enable"
              },
              "CAPTDE": {
                "bit": 6,
                "description": "Capture DMA Enable Source Select",
                "width": 2
              },
              "FAND": {
                "bit": 8,
                "description": "FIFO Watermark AND Control"
              },
              "VALDE": {
                "bit": 9,
                "description": "Value Registers DMA Enable"
              }
            },
            "SM0TCTRL": {
              "OUT_TRIG_EN": {
                "bit": 0,
                "description": "Output Trigger Enables",
                "width": 6
              },
              "TRGFRQ": {
                "bit": 12,
                "description": "Trigger frequency"
              },
              "PWBOT1": {
                "bit": 14,
                "description": "Output Trigger 1 Source Select"
              },
              "PWAOT0": {
                "bit": 15,
                "description": "Output Trigger 0 Source Select"
              }
            },
            "SM0DISMAP0": {
              "DIS0A": {
                "bit": 0,
                "description": "PWM_A Fault Disable Mask 0",
                "width": 4
              },
              "DIS0B": {
                "bit": 4,
                "description": "PWM_B Fault Disable Mask 0",
                "width": 4
              },
              "DIS0X": {
                "bit": 8,
                "description": "PWM_X Fault Disable Mask 0",
                "width": 4
              }
            },
            "SM0DISMAP1": {
              "DIS1A": {
                "bit": 0,
                "description": "PWM_A Fault Disable Mask 1",
                "width": 4
              },
              "DIS1B": {
                "bit": 4,
                "description": "PWM_B Fault Disable Mask 1",
                "width": 4
              },
              "DIS1X": {
                "bit": 8,
                "description": "PWM_X Fault Disable Mask 1",
                "width": 4
              }
            },
            "SM0DTCNT0": {
              "DTCNT0": {
                "bit": 0,
                "description": "DTCNT0",
                "width": 16
              }
            },
            "SM0DTCNT1": {
              "DTCNT1": {
                "bit": 0,
                "description": "DTCNT1",
                "width": 16
              }
            },
            "SM0CAPTCTRLA": {
              "ARMA": {
                "bit": 0,
                "description": "Arm A"
              },
              "ONESHOTA": {
                "bit": 1,
                "description": "One Shot Mode A"
              },
              "EDGA0": {
                "bit": 2,
                "description": "Edge A 0",
                "width": 2
              },
              "EDGA1": {
                "bit": 4,
                "description": "Edge A 1",
                "width": 2
              },
              "INP_SELA": {
                "bit": 6,
                "description": "Input Select A"
              },
              "EDGCNTA_EN": {
                "bit": 7,
                "description": "Edge Counter A Enable"
              },
              "CFAWM": {
                "bit": 8,
                "description": "Capture A FIFOs Water Mark",
                "width": 2
              },
              "CA0CNT": {
                "bit": 10,
                "description": "Capture A0 FIFO Word Count",
                "width": 3
              },
              "CA1CNT": {
                "bit": 13,
                "description": "Capture A1 FIFO Word Count",
                "width": 3
              }
            },
            "SM0CAPTCOMPA": {
              "EDGCMPA": {
                "bit": 0,
                "description": "Edge Compare A",
                "width": 8
              },
              "EDGCNTA": {
                "bit": 8,
                "description": "Edge Counter A",
                "width": 8
              }
            },
            "SM0CAPTCTRLB": {
              "ARMB": {
                "bit": 0,
                "description": "Arm B"
              },
              "ONESHOTB": {
                "bit": 1,
                "description": "One Shot Mode B"
              },
              "EDGB0": {
                "bit": 2,
                "description": "Edge B 0",
                "width": 2
              },
              "EDGB1": {
                "bit": 4,
                "description": "Edge B 1",
                "width": 2
              },
              "INP_SELB": {
                "bit": 6,
                "description": "Input Select B"
              },
              "EDGCNTB_EN": {
                "bit": 7,
                "description": "Edge Counter B Enable"
              },
              "CFBWM": {
                "bit": 8,
                "description": "Capture B FIFOs Water Mark",
                "width": 2
              },
              "CB0CNT": {
                "bit": 10,
                "description": "Capture B0 FIFO Word Count",
                "width": 3
              },
              "CB1CNT": {
                "bit": 13,
                "description": "Capture B1 FIFO Word Count",
                "width": 3
              }
            },
            "SM0CAPTCOMPB": {
              "EDGCMPB": {
                "bit": 0,
                "description": "Edge Compare B",
                "width": 8
              },
              "EDGCNTB": {
                "bit": 8,
                "description": "Edge Counter B",
                "width": 8
              }
            },
            "SM0CAPTCTRLX": {
              "ARMX": {
                "bit": 0,
                "description": "Arm X"
              },
              "ONESHOTX": {
                "bit": 1,
                "description": "One Shot Mode Aux"
              },
              "EDGX0": {
                "bit": 2,
                "description": "Edge X 0",
                "width": 2
              },
              "EDGX1": {
                "bit": 4,
                "description": "Edge X 1",
                "width": 2
              },
              "INP_SELX": {
                "bit": 6,
                "description": "Input Select X"
              },
              "EDGCNTX_EN": {
                "bit": 7,
                "description": "Edge Counter X Enable"
              },
              "CFXWM": {
                "bit": 8,
                "description": "Capture X FIFOs Water Mark",
                "width": 2
              },
              "CX0CNT": {
                "bit": 10,
                "description": "Capture X0 FIFO Word Count",
                "width": 3
              },
              "CX1CNT": {
                "bit": 13,
                "description": "Capture X1 FIFO Word Count",
                "width": 3
              }
            },
            "SM0CAPTCOMPX": {
              "EDGCMPX": {
                "bit": 0,
                "description": "Edge Compare X",
                "width": 8
              },
              "EDGCNTX": {
                "bit": 8,
                "description": "Edge Counter X",
                "width": 8
              }
            },
            "SM0CVAL0": {
              "CAPTVAL0": {
                "bit": 0,
                "description": "CAPTVAL0",
                "width": 16
              }
            },
            "SM0CVAL0CYC": {
              "CVAL0CYC": {
                "bit": 0,
                "description": "CVAL0CYC",
                "width": 4
              }
            },
            "SM0CVAL1": {
              "CAPTVAL1": {
                "bit": 0,
                "description": "CAPTVAL1",
                "width": 16
              }
            },
            "SM0CVAL1CYC": {
              "CVAL1CYC": {
                "bit": 0,
                "description": "CVAL1CYC",
                "width": 4
              }
            },
            "SM0CVAL2": {
              "CAPTVAL2": {
                "bit": 0,
                "description": "CAPTVAL2",
                "width": 16
              }
            },
            "SM0CVAL2CYC": {
              "CVAL2CYC": {
                "bit": 0,
                "description": "CVAL2CYC",
                "width": 4
              }
            },
            "SM0CVAL3": {
              "CAPTVAL3": {
                "bit": 0,
                "description": "CAPTVAL3",
                "width": 16
              }
            },
            "SM0CVAL3CYC": {
              "CVAL3CYC": {
                "bit": 0,
                "description": "CVAL3CYC",
                "width": 4
              }
            },
            "SM0CVAL4": {
              "CAPTVAL4": {
                "bit": 0,
                "description": "CAPTVAL4",
                "width": 16
              }
            },
            "SM0CVAL4CYC": {
              "CVAL4CYC": {
                "bit": 0,
                "description": "CVAL4CYC",
                "width": 4
              }
            },
            "SM0CVAL5": {
              "CAPTVAL5": {
                "bit": 0,
                "description": "CAPTVAL5",
                "width": 16
              }
            },
            "SM0CVAL5CYC": {
              "CVAL5CYC": {
                "bit": 0,
                "description": "CVAL5CYC",
                "width": 4
              }
            },
            "SM0PHASEDLY": {
              "PHASEDLY": {
                "bit": 0,
                "description": "Initial Count Register Bits",
                "width": 16
              }
            },
            "SM1CNT": {
              "CNT": {
                "bit": 0,
                "description": "Counter Register Bits",
                "width": 16
              }
            },
            "SM1INIT": {
              "INIT": {
                "bit": 0,
                "description": "Initial Count Register Bits",
                "width": 16
              }
            },
            "SM1CTRL2": {
              "CLK_SEL": {
                "bit": 0,
                "description": "Clock Source Select",
                "width": 2
              },
              "RELOAD_SEL": {
                "bit": 2,
                "description": "Reload Source Select"
              },
              "FORCE_SEL": {
                "bit": 3,
                "description": "This read/write bit determines the source of the FORCE OUTPUT signal for this submodule.",
                "width": 3
              },
              "FORCE": {
                "bit": 6,
                "description": "Force Initialization"
              },
              "FRCEN": {
                "bit": 7,
                "description": "FRCEN"
              },
              "INIT_SEL": {
                "bit": 8,
                "description": "Initialization Control Select",
                "width": 2
              },
              "PWMX_INIT": {
                "bit": 10,
                "description": "PWM_X Initial Value"
              },
              "PWM45_INIT": {
                "bit": 11,
                "description": "PWM45 Initial Value"
              },
              "PWM23_INIT": {
                "bit": 12,
                "description": "PWM23 Initial Value"
              },
              "INDEP": {
                "bit": 13,
                "description": "Independent or Complementary Pair Operation"
              },
              "WAITEN": {
                "bit": 14,
                "description": "WAIT Enable"
              },
              "DBGEN": {
                "bit": 15,
                "description": "Debug Enable"
              }
            },
            "SM1CTRL": {
              "DBLEN": {
                "bit": 0,
                "description": "Double Switching Enable"
              },
              "DBLX": {
                "bit": 1,
                "description": "PWMX Double Switching Enable"
              },
              "LDMOD": {
                "bit": 2,
                "description": "Load Mode Select"
              },
              "SPLIT": {
                "bit": 3,
                "description": "Split the DBLPWM signal to PWMA and PWMB"
              },
              "PRSC": {
                "bit": 4,
                "description": "Prescaler",
                "width": 3
              },
              "COMPMODE": {
                "bit": 7,
                "description": "Compare Mode"
              },
              "DT": {
                "bit": 8,
                "description": "Deadtime",
                "width": 2
              },
              "FULL": {
                "bit": 10,
                "description": "Full Cycle Reload"
              },
              "HALF": {
                "bit": 11,
                "description": "Half Cycle Reload"
              },
              "LDFQ": {
                "bit": 12,
                "description": "Load Frequency",
                "width": 4
              }
            },
            "SM1VAL0": {
              "VAL0": {
                "bit": 0,
                "description": "Value Register 0",
                "width": 16
              }
            },
            "SM1FRACVAL1": {
              "FRACVAL1": {
                "bit": 11,
                "description": "Fractional Value 1 Register",
                "width": 5
              }
            },
            "SM1VAL1": {
              "VAL1": {
                "bit": 0,
                "description": "Value Register 1",
                "width": 16
              }
            },
            "SM1FRACVAL2": {
              "FRACVAL2": {
                "bit": 11,
                "description": "Fractional Value 2",
                "width": 5
              }
            },
            "SM1VAL2": {
              "VAL2": {
                "bit": 0,
                "description": "Value Register 2",
                "width": 16
              }
            },
            "SM1FRACVAL3": {
              "FRACVAL3": {
                "bit": 11,
                "description": "Fractional Value 3",
                "width": 5
              }
            },
            "SM1VAL3": {
              "VAL3": {
                "bit": 0,
                "description": "Value Register 3",
                "width": 16
              }
            },
            "SM1FRACVAL4": {
              "FRACVAL4": {
                "bit": 11,
                "description": "Fractional Value 4",
                "width": 5
              }
            },
            "SM1VAL4": {
              "VAL4": {
                "bit": 0,
                "description": "Value Register 4",
                "width": 16
              }
            },
            "SM1FRACVAL5": {
              "FRACVAL5": {
                "bit": 11,
                "description": "Fractional Value 5",
                "width": 5
              }
            },
            "SM1VAL5": {
              "VAL5": {
                "bit": 0,
                "description": "Value Register 5",
                "width": 16
              }
            },
            "SM1FRCTRL": {
              "FRAC1_EN": {
                "bit": 1,
                "description": "Fractional Cycle PWM Period Enable"
              },
              "FRAC23_EN": {
                "bit": 2,
                "description": "Fractional Cycle Placement Enable for PWM_A"
              },
              "FRAC45_EN": {
                "bit": 4,
                "description": "Fractional Cycle Placement Enable for PWM_B"
              },
              "FRAC_PU": {
                "bit": 8,
                "description": "Fractional Delay Circuit Power Up"
              },
              "TEST": {
                "bit": 15,
                "description": "Test Status Bit"
              }
            },
            "SM1OCTRL": {
              "PWMXFS": {
                "bit": 0,
                "description": "PWM_X Fault State",
                "width": 2
              },
              "PWMBFS": {
                "bit": 2,
                "description": "PWM_B Fault State",
                "width": 2
              },
              "PWMAFS": {
                "bit": 4,
                "description": "PWM_A Fault State",
                "width": 2
              },
              "POLX": {
                "bit": 8,
                "description": "PWM_X Output Polarity"
              },
              "POLB": {
                "bit": 9,
                "description": "PWM_B Output Polarity"
              },
              "POLA": {
                "bit": 10,
                "description": "PWM_A Output Polarity"
              },
              "PWMX_IN": {
                "bit": 13,
                "description": "PWM_X Input"
              },
              "PWMB_IN": {
                "bit": 14,
                "description": "PWM_B Input"
              },
              "PWMA_IN": {
                "bit": 15,
                "description": "PWM_A Input"
              }
            },
            "SM1STS": {
              "CMPF": {
                "bit": 0,
                "description": "Compare Flags",
                "width": 6
              },
              "CFX0": {
                "bit": 6,
                "description": "Capture Flag X0"
              },
              "CFX1": {
                "bit": 7,
                "description": "Capture Flag X1"
              },
              "CFB0": {
                "bit": 8,
                "description": "Capture Flag B0"
              },
              "CFB1": {
                "bit": 9,
                "description": "Capture Flag B1"
              },
              "CFA0": {
                "bit": 10,
                "description": "Capture Flag A0"
              },
              "CFA1": {
                "bit": 11,
                "description": "Capture Flag A1"
              },
              "RF": {
                "bit": 12,
                "description": "Reload Flag"
              },
              "REF": {
                "bit": 13,
                "description": "Reload Error Flag"
              },
              "RUF": {
                "bit": 14,
                "description": "Registers Updated Flag"
              }
            },
            "SM1INTEN": {
              "CMPIE": {
                "bit": 0,
                "description": "Compare Interrupt Enables",
                "width": 6
              },
              "CX0IE": {
                "bit": 6,
                "description": "Capture X 0 Interrupt Enable"
              },
              "CX1IE": {
                "bit": 7,
                "description": "Capture X 1 Interrupt Enable"
              },
              "CB0IE": {
                "bit": 8,
                "description": "Capture B 0 Interrupt Enable"
              },
              "CB1IE": {
                "bit": 9,
                "description": "Capture B 1 Interrupt Enable"
              },
              "CA0IE": {
                "bit": 10,
                "description": "Capture A 0 Interrupt Enable"
              },
              "CA1IE": {
                "bit": 11,
                "description": "Capture A 1 Interrupt Enable"
              },
              "RIE": {
                "bit": 12,
                "description": "Reload Interrupt Enable"
              },
              "REIE": {
                "bit": 13,
                "description": "Reload Error Interrupt Enable"
              }
            },
            "SM1DMAEN": {
              "CX0DE": {
                "bit": 0,
                "description": "Capture X0 FIFO DMA Enable"
              },
              "CX1DE": {
                "bit": 1,
                "description": "Capture X1 FIFO DMA Enable"
              },
              "CB0DE": {
                "bit": 2,
                "description": "Capture B0 FIFO DMA Enable"
              },
              "CB1DE": {
                "bit": 3,
                "description": "Capture B1 FIFO DMA Enable"
              },
              "CA0DE": {
                "bit": 4,
                "description": "Capture A0 FIFO DMA Enable"
              },
              "CA1DE": {
                "bit": 5,
                "description": "Capture A1 FIFO DMA Enable"
              },
              "CAPTDE": {
                "bit": 6,
                "description": "Capture DMA Enable Source Select",
                "width": 2
              },
              "FAND": {
                "bit": 8,
                "description": "FIFO Watermark AND Control"
              },
              "VALDE": {
                "bit": 9,
                "description": "Value Registers DMA Enable"
              }
            },
            "SM1TCTRL": {
              "OUT_TRIG_EN": {
                "bit": 0,
                "description": "Output Trigger Enables",
                "width": 6
              },
              "TRGFRQ": {
                "bit": 12,
                "description": "Trigger frequency"
              },
              "PWBOT1": {
                "bit": 14,
                "description": "Output Trigger 1 Source Select"
              },
              "PWAOT0": {
                "bit": 15,
                "description": "Output Trigger 0 Source Select"
              }
            },
            "SM1DISMAP0": {
              "DIS0A": {
                "bit": 0,
                "description": "PWM_A Fault Disable Mask 0",
                "width": 4
              },
              "DIS0B": {
                "bit": 4,
                "description": "PWM_B Fault Disable Mask 0",
                "width": 4
              },
              "DIS0X": {
                "bit": 8,
                "description": "PWM_X Fault Disable Mask 0",
                "width": 4
              }
            },
            "SM1DISMAP1": {
              "DIS1A": {
                "bit": 0,
                "description": "PWM_A Fault Disable Mask 1",
                "width": 4
              },
              "DIS1B": {
                "bit": 4,
                "description": "PWM_B Fault Disable Mask 1",
                "width": 4
              },
              "DIS1X": {
                "bit": 8,
                "description": "PWM_X Fault Disable Mask 1",
                "width": 4
              }
            },
            "SM1DTCNT0": {
              "DTCNT0": {
                "bit": 0,
                "description": "DTCNT0",
                "width": 16
              }
            },
            "SM1DTCNT1": {
              "DTCNT1": {
                "bit": 0,
                "description": "DTCNT1",
                "width": 16
              }
            },
            "SM1CAPTCTRLA": {
              "ARMA": {
                "bit": 0,
                "description": "Arm A"
              },
              "ONESHOTA": {
                "bit": 1,
                "description": "One Shot Mode A"
              },
              "EDGA0": {
                "bit": 2,
                "description": "Edge A 0",
                "width": 2
              },
              "EDGA1": {
                "bit": 4,
                "description": "Edge A 1",
                "width": 2
              },
              "INP_SELA": {
                "bit": 6,
                "description": "Input Select A"
              },
              "EDGCNTA_EN": {
                "bit": 7,
                "description": "Edge Counter A Enable"
              },
              "CFAWM": {
                "bit": 8,
                "description": "Capture A FIFOs Water Mark",
                "width": 2
              },
              "CA0CNT": {
                "bit": 10,
                "description": "Capture A0 FIFO Word Count",
                "width": 3
              },
              "CA1CNT": {
                "bit": 13,
                "description": "Capture A1 FIFO Word Count",
                "width": 3
              }
            },
            "SM1CAPTCOMPA": {
              "EDGCMPA": {
                "bit": 0,
                "description": "Edge Compare A",
                "width": 8
              },
              "EDGCNTA": {
                "bit": 8,
                "description": "Edge Counter A",
                "width": 8
              }
            },
            "SM1CAPTCTRLB": {
              "ARMB": {
                "bit": 0,
                "description": "Arm B"
              },
              "ONESHOTB": {
                "bit": 1,
                "description": "One Shot Mode B"
              },
              "EDGB0": {
                "bit": 2,
                "description": "Edge B 0",
                "width": 2
              },
              "EDGB1": {
                "bit": 4,
                "description": "Edge B 1",
                "width": 2
              },
              "INP_SELB": {
                "bit": 6,
                "description": "Input Select B"
              },
              "EDGCNTB_EN": {
                "bit": 7,
                "description": "Edge Counter B Enable"
              },
              "CFBWM": {
                "bit": 8,
                "description": "Capture B FIFOs Water Mark",
                "width": 2
              },
              "CB0CNT": {
                "bit": 10,
                "description": "Capture B0 FIFO Word Count",
                "width": 3
              },
              "CB1CNT": {
                "bit": 13,
                "description": "Capture B1 FIFO Word Count",
                "width": 3
              }
            },
            "SM1CAPTCOMPB": {
              "EDGCMPB": {
                "bit": 0,
                "description": "Edge Compare B",
                "width": 8
              },
              "EDGCNTB": {
                "bit": 8,
                "description": "Edge Counter B",
                "width": 8
              }
            },
            "SM1CAPTCTRLX": {
              "ARMX": {
                "bit": 0,
                "description": "Arm X"
              },
              "ONESHOTX": {
                "bit": 1,
                "description": "One Shot Mode Aux"
              },
              "EDGX0": {
                "bit": 2,
                "description": "Edge X 0",
                "width": 2
              },
              "EDGX1": {
                "bit": 4,
                "description": "Edge X 1",
                "width": 2
              },
              "INP_SELX": {
                "bit": 6,
                "description": "Input Select X"
              },
              "EDGCNTX_EN": {
                "bit": 7,
                "description": "Edge Counter X Enable"
              },
              "CFXWM": {
                "bit": 8,
                "description": "Capture X FIFOs Water Mark",
                "width": 2
              },
              "CX0CNT": {
                "bit": 10,
                "description": "Capture X0 FIFO Word Count",
                "width": 3
              },
              "CX1CNT": {
                "bit": 13,
                "description": "Capture X1 FIFO Word Count",
                "width": 3
              }
            },
            "SM1CAPTCOMPX": {
              "EDGCMPX": {
                "bit": 0,
                "description": "Edge Compare X",
                "width": 8
              },
              "EDGCNTX": {
                "bit": 8,
                "description": "Edge Counter X",
                "width": 8
              }
            },
            "SM1CVAL0": {
              "CAPTVAL0": {
                "bit": 0,
                "description": "CAPTVAL0",
                "width": 16
              }
            },
            "SM1CVAL0CYC": {
              "CVAL0CYC": {
                "bit": 0,
                "description": "CVAL0CYC",
                "width": 4
              }
            },
            "SM1CVAL1": {
              "CAPTVAL1": {
                "bit": 0,
                "description": "CAPTVAL1",
                "width": 16
              }
            },
            "SM1CVAL1CYC": {
              "CVAL1CYC": {
                "bit": 0,
                "description": "CVAL1CYC",
                "width": 4
              }
            },
            "SM1CVAL2": {
              "CAPTVAL2": {
                "bit": 0,
                "description": "CAPTVAL2",
                "width": 16
              }
            },
            "SM1CVAL2CYC": {
              "CVAL2CYC": {
                "bit": 0,
                "description": "CVAL2CYC",
                "width": 4
              }
            },
            "SM1CVAL3": {
              "CAPTVAL3": {
                "bit": 0,
                "description": "CAPTVAL3",
                "width": 16
              }
            },
            "SM1CVAL3CYC": {
              "CVAL3CYC": {
                "bit": 0,
                "description": "CVAL3CYC",
                "width": 4
              }
            },
            "SM1CVAL4": {
              "CAPTVAL4": {
                "bit": 0,
                "description": "CAPTVAL4",
                "width": 16
              }
            },
            "SM1CVAL4CYC": {
              "CVAL4CYC": {
                "bit": 0,
                "description": "CVAL4CYC",
                "width": 4
              }
            },
            "SM1CVAL5": {
              "CAPTVAL5": {
                "bit": 0,
                "description": "CAPTVAL5",
                "width": 16
              }
            },
            "SM1CVAL5CYC": {
              "CVAL5CYC": {
                "bit": 0,
                "description": "CVAL5CYC",
                "width": 4
              }
            },
            "SM1PHASEDLY": {
              "PHASEDLY": {
                "bit": 0,
                "description": "Initial Count Register Bits",
                "width": 16
              }
            },
            "SM2CNT": {
              "CNT": {
                "bit": 0,
                "description": "Counter Register Bits",
                "width": 16
              }
            },
            "SM2INIT": {
              "INIT": {
                "bit": 0,
                "description": "Initial Count Register Bits",
                "width": 16
              }
            },
            "SM2CTRL2": {
              "CLK_SEL": {
                "bit": 0,
                "description": "Clock Source Select",
                "width": 2
              },
              "RELOAD_SEL": {
                "bit": 2,
                "description": "Reload Source Select"
              },
              "FORCE_SEL": {
                "bit": 3,
                "description": "This read/write bit determines the source of the FORCE OUTPUT signal for this submodule.",
                "width": 3
              },
              "FORCE": {
                "bit": 6,
                "description": "Force Initialization"
              },
              "FRCEN": {
                "bit": 7,
                "description": "FRCEN"
              },
              "INIT_SEL": {
                "bit": 8,
                "description": "Initialization Control Select",
                "width": 2
              },
              "PWMX_INIT": {
                "bit": 10,
                "description": "PWM_X Initial Value"
              },
              "PWM45_INIT": {
                "bit": 11,
                "description": "PWM45 Initial Value"
              },
              "PWM23_INIT": {
                "bit": 12,
                "description": "PWM23 Initial Value"
              },
              "INDEP": {
                "bit": 13,
                "description": "Independent or Complementary Pair Operation"
              },
              "WAITEN": {
                "bit": 14,
                "description": "WAIT Enable"
              },
              "DBGEN": {
                "bit": 15,
                "description": "Debug Enable"
              }
            },
            "SM2CTRL": {
              "DBLEN": {
                "bit": 0,
                "description": "Double Switching Enable"
              },
              "DBLX": {
                "bit": 1,
                "description": "PWMX Double Switching Enable"
              },
              "LDMOD": {
                "bit": 2,
                "description": "Load Mode Select"
              },
              "SPLIT": {
                "bit": 3,
                "description": "Split the DBLPWM signal to PWMA and PWMB"
              },
              "PRSC": {
                "bit": 4,
                "description": "Prescaler",
                "width": 3
              },
              "COMPMODE": {
                "bit": 7,
                "description": "Compare Mode"
              },
              "DT": {
                "bit": 8,
                "description": "Deadtime",
                "width": 2
              },
              "FULL": {
                "bit": 10,
                "description": "Full Cycle Reload"
              },
              "HALF": {
                "bit": 11,
                "description": "Half Cycle Reload"
              },
              "LDFQ": {
                "bit": 12,
                "description": "Load Frequency",
                "width": 4
              }
            },
            "SM2VAL0": {
              "VAL0": {
                "bit": 0,
                "description": "Value Register 0",
                "width": 16
              }
            },
            "SM2FRACVAL1": {
              "FRACVAL1": {
                "bit": 11,
                "description": "Fractional Value 1 Register",
                "width": 5
              }
            },
            "SM2VAL1": {
              "VAL1": {
                "bit": 0,
                "description": "Value Register 1",
                "width": 16
              }
            },
            "SM2FRACVAL2": {
              "FRACVAL2": {
                "bit": 11,
                "description": "Fractional Value 2",
                "width": 5
              }
            },
            "SM2VAL2": {
              "VAL2": {
                "bit": 0,
                "description": "Value Register 2",
                "width": 16
              }
            },
            "SM2FRACVAL3": {
              "FRACVAL3": {
                "bit": 11,
                "description": "Fractional Value 3",
                "width": 5
              }
            },
            "SM2VAL3": {
              "VAL3": {
                "bit": 0,
                "description": "Value Register 3",
                "width": 16
              }
            },
            "SM2FRACVAL4": {
              "FRACVAL4": {
                "bit": 11,
                "description": "Fractional Value 4",
                "width": 5
              }
            },
            "SM2VAL4": {
              "VAL4": {
                "bit": 0,
                "description": "Value Register 4",
                "width": 16
              }
            },
            "SM2FRACVAL5": {
              "FRACVAL5": {
                "bit": 11,
                "description": "Fractional Value 5",
                "width": 5
              }
            },
            "SM2VAL5": {
              "VAL5": {
                "bit": 0,
                "description": "Value Register 5",
                "width": 16
              }
            },
            "SM2FRCTRL": {
              "FRAC1_EN": {
                "bit": 1,
                "description": "Fractional Cycle PWM Period Enable"
              },
              "FRAC23_EN": {
                "bit": 2,
                "description": "Fractional Cycle Placement Enable for PWM_A"
              },
              "FRAC45_EN": {
                "bit": 4,
                "description": "Fractional Cycle Placement Enable for PWM_B"
              },
              "FRAC_PU": {
                "bit": 8,
                "description": "Fractional Delay Circuit Power Up"
              },
              "TEST": {
                "bit": 15,
                "description": "Test Status Bit"
              }
            },
            "SM2OCTRL": {
              "PWMXFS": {
                "bit": 0,
                "description": "PWM_X Fault State",
                "width": 2
              },
              "PWMBFS": {
                "bit": 2,
                "description": "PWM_B Fault State",
                "width": 2
              },
              "PWMAFS": {
                "bit": 4,
                "description": "PWM_A Fault State",
                "width": 2
              },
              "POLX": {
                "bit": 8,
                "description": "PWM_X Output Polarity"
              },
              "POLB": {
                "bit": 9,
                "description": "PWM_B Output Polarity"
              },
              "POLA": {
                "bit": 10,
                "description": "PWM_A Output Polarity"
              },
              "PWMX_IN": {
                "bit": 13,
                "description": "PWM_X Input"
              },
              "PWMB_IN": {
                "bit": 14,
                "description": "PWM_B Input"
              },
              "PWMA_IN": {
                "bit": 15,
                "description": "PWM_A Input"
              }
            },
            "SM2STS": {
              "CMPF": {
                "bit": 0,
                "description": "Compare Flags",
                "width": 6
              },
              "CFX0": {
                "bit": 6,
                "description": "Capture Flag X0"
              },
              "CFX1": {
                "bit": 7,
                "description": "Capture Flag X1"
              },
              "CFB0": {
                "bit": 8,
                "description": "Capture Flag B0"
              },
              "CFB1": {
                "bit": 9,
                "description": "Capture Flag B1"
              },
              "CFA0": {
                "bit": 10,
                "description": "Capture Flag A0"
              },
              "CFA1": {
                "bit": 11,
                "description": "Capture Flag A1"
              },
              "RF": {
                "bit": 12,
                "description": "Reload Flag"
              },
              "REF": {
                "bit": 13,
                "description": "Reload Error Flag"
              },
              "RUF": {
                "bit": 14,
                "description": "Registers Updated Flag"
              }
            },
            "SM2INTEN": {
              "CMPIE": {
                "bit": 0,
                "description": "Compare Interrupt Enables",
                "width": 6
              },
              "CX0IE": {
                "bit": 6,
                "description": "Capture X 0 Interrupt Enable"
              },
              "CX1IE": {
                "bit": 7,
                "description": "Capture X 1 Interrupt Enable"
              },
              "CB0IE": {
                "bit": 8,
                "description": "Capture B 0 Interrupt Enable"
              },
              "CB1IE": {
                "bit": 9,
                "description": "Capture B 1 Interrupt Enable"
              },
              "CA0IE": {
                "bit": 10,
                "description": "Capture A 0 Interrupt Enable"
              },
              "CA1IE": {
                "bit": 11,
                "description": "Capture A 1 Interrupt Enable"
              },
              "RIE": {
                "bit": 12,
                "description": "Reload Interrupt Enable"
              },
              "REIE": {
                "bit": 13,
                "description": "Reload Error Interrupt Enable"
              }
            },
            "SM2DMAEN": {
              "CX0DE": {
                "bit": 0,
                "description": "Capture X0 FIFO DMA Enable"
              },
              "CX1DE": {
                "bit": 1,
                "description": "Capture X1 FIFO DMA Enable"
              },
              "CB0DE": {
                "bit": 2,
                "description": "Capture B0 FIFO DMA Enable"
              },
              "CB1DE": {
                "bit": 3,
                "description": "Capture B1 FIFO DMA Enable"
              },
              "CA0DE": {
                "bit": 4,
                "description": "Capture A0 FIFO DMA Enable"
              },
              "CA1DE": {
                "bit": 5,
                "description": "Capture A1 FIFO DMA Enable"
              },
              "CAPTDE": {
                "bit": 6,
                "description": "Capture DMA Enable Source Select",
                "width": 2
              },
              "FAND": {
                "bit": 8,
                "description": "FIFO Watermark AND Control"
              },
              "VALDE": {
                "bit": 9,
                "description": "Value Registers DMA Enable"
              }
            },
            "SM2TCTRL": {
              "OUT_TRIG_EN": {
                "bit": 0,
                "description": "Output Trigger Enables",
                "width": 6
              },
              "TRGFRQ": {
                "bit": 12,
                "description": "Trigger frequency"
              },
              "PWBOT1": {
                "bit": 14,
                "description": "Output Trigger 1 Source Select"
              },
              "PWAOT0": {
                "bit": 15,
                "description": "Output Trigger 0 Source Select"
              }
            },
            "SM2DISMAP0": {
              "DIS0A": {
                "bit": 0,
                "description": "PWM_A Fault Disable Mask 0",
                "width": 4
              },
              "DIS0B": {
                "bit": 4,
                "description": "PWM_B Fault Disable Mask 0",
                "width": 4
              },
              "DIS0X": {
                "bit": 8,
                "description": "PWM_X Fault Disable Mask 0",
                "width": 4
              }
            },
            "SM2DISMAP1": {
              "DIS1A": {
                "bit": 0,
                "description": "PWM_A Fault Disable Mask 1",
                "width": 4
              },
              "DIS1B": {
                "bit": 4,
                "description": "PWM_B Fault Disable Mask 1",
                "width": 4
              },
              "DIS1X": {
                "bit": 8,
                "description": "PWM_X Fault Disable Mask 1",
                "width": 4
              }
            },
            "SM2DTCNT0": {
              "DTCNT0": {
                "bit": 0,
                "description": "DTCNT0",
                "width": 16
              }
            },
            "SM2DTCNT1": {
              "DTCNT1": {
                "bit": 0,
                "description": "DTCNT1",
                "width": 16
              }
            },
            "SM2CAPTCTRLA": {
              "ARMA": {
                "bit": 0,
                "description": "Arm A"
              },
              "ONESHOTA": {
                "bit": 1,
                "description": "One Shot Mode A"
              },
              "EDGA0": {
                "bit": 2,
                "description": "Edge A 0",
                "width": 2
              },
              "EDGA1": {
                "bit": 4,
                "description": "Edge A 1",
                "width": 2
              },
              "INP_SELA": {
                "bit": 6,
                "description": "Input Select A"
              },
              "EDGCNTA_EN": {
                "bit": 7,
                "description": "Edge Counter A Enable"
              },
              "CFAWM": {
                "bit": 8,
                "description": "Capture A FIFOs Water Mark",
                "width": 2
              },
              "CA0CNT": {
                "bit": 10,
                "description": "Capture A0 FIFO Word Count",
                "width": 3
              },
              "CA1CNT": {
                "bit": 13,
                "description": "Capture A1 FIFO Word Count",
                "width": 3
              }
            },
            "SM2CAPTCOMPA": {
              "EDGCMPA": {
                "bit": 0,
                "description": "Edge Compare A",
                "width": 8
              },
              "EDGCNTA": {
                "bit": 8,
                "description": "Edge Counter A",
                "width": 8
              }
            },
            "SM2CAPTCTRLB": {
              "ARMB": {
                "bit": 0,
                "description": "Arm B"
              },
              "ONESHOTB": {
                "bit": 1,
                "description": "One Shot Mode B"
              },
              "EDGB0": {
                "bit": 2,
                "description": "Edge B 0",
                "width": 2
              },
              "EDGB1": {
                "bit": 4,
                "description": "Edge B 1",
                "width": 2
              },
              "INP_SELB": {
                "bit": 6,
                "description": "Input Select B"
              },
              "EDGCNTB_EN": {
                "bit": 7,
                "description": "Edge Counter B Enable"
              },
              "CFBWM": {
                "bit": 8,
                "description": "Capture B FIFOs Water Mark",
                "width": 2
              },
              "CB0CNT": {
                "bit": 10,
                "description": "Capture B0 FIFO Word Count",
                "width": 3
              },
              "CB1CNT": {
                "bit": 13,
                "description": "Capture B1 FIFO Word Count",
                "width": 3
              }
            },
            "SM2CAPTCOMPB": {
              "EDGCMPB": {
                "bit": 0,
                "description": "Edge Compare B",
                "width": 8
              },
              "EDGCNTB": {
                "bit": 8,
                "description": "Edge Counter B",
                "width": 8
              }
            },
            "SM2CAPTCTRLX": {
              "ARMX": {
                "bit": 0,
                "description": "Arm X"
              },
              "ONESHOTX": {
                "bit": 1,
                "description": "One Shot Mode Aux"
              },
              "EDGX0": {
                "bit": 2,
                "description": "Edge X 0",
                "width": 2
              },
              "EDGX1": {
                "bit": 4,
                "description": "Edge X 1",
                "width": 2
              },
              "INP_SELX": {
                "bit": 6,
                "description": "Input Select X"
              },
              "EDGCNTX_EN": {
                "bit": 7,
                "description": "Edge Counter X Enable"
              },
              "CFXWM": {
                "bit": 8,
                "description": "Capture X FIFOs Water Mark",
                "width": 2
              },
              "CX0CNT": {
                "bit": 10,
                "description": "Capture X0 FIFO Word Count",
                "width": 3
              },
              "CX1CNT": {
                "bit": 13,
                "description": "Capture X1 FIFO Word Count",
                "width": 3
              }
            },
            "SM2CAPTCOMPX": {
              "EDGCMPX": {
                "bit": 0,
                "description": "Edge Compare X",
                "width": 8
              },
              "EDGCNTX": {
                "bit": 8,
                "description": "Edge Counter X",
                "width": 8
              }
            },
            "SM2CVAL0": {
              "CAPTVAL0": {
                "bit": 0,
                "description": "CAPTVAL0",
                "width": 16
              }
            },
            "SM2CVAL0CYC": {
              "CVAL0CYC": {
                "bit": 0,
                "description": "CVAL0CYC",
                "width": 4
              }
            },
            "SM2CVAL1": {
              "CAPTVAL1": {
                "bit": 0,
                "description": "CAPTVAL1",
                "width": 16
              }
            },
            "SM2CVAL1CYC": {
              "CVAL1CYC": {
                "bit": 0,
                "description": "CVAL1CYC",
                "width": 4
              }
            },
            "SM2CVAL2": {
              "CAPTVAL2": {
                "bit": 0,
                "description": "CAPTVAL2",
                "width": 16
              }
            },
            "SM2CVAL2CYC": {
              "CVAL2CYC": {
                "bit": 0,
                "description": "CVAL2CYC",
                "width": 4
              }
            },
            "SM2CVAL3": {
              "CAPTVAL3": {
                "bit": 0,
                "description": "CAPTVAL3",
                "width": 16
              }
            },
            "SM2CVAL3CYC": {
              "CVAL3CYC": {
                "bit": 0,
                "description": "CVAL3CYC",
                "width": 4
              }
            },
            "SM2CVAL4": {
              "CAPTVAL4": {
                "bit": 0,
                "description": "CAPTVAL4",
                "width": 16
              }
            },
            "SM2CVAL4CYC": {
              "CVAL4CYC": {
                "bit": 0,
                "description": "CVAL4CYC",
                "width": 4
              }
            },
            "SM2CVAL5": {
              "CAPTVAL5": {
                "bit": 0,
                "description": "CAPTVAL5",
                "width": 16
              }
            },
            "SM2CVAL5CYC": {
              "CVAL5CYC": {
                "bit": 0,
                "description": "CVAL5CYC",
                "width": 4
              }
            },
            "SM2PHASEDLY": {
              "PHASEDLY": {
                "bit": 0,
                "description": "Initial Count Register Bits",
                "width": 16
              }
            },
            "SM3CNT": {
              "CNT": {
                "bit": 0,
                "description": "Counter Register Bits",
                "width": 16
              }
            },
            "SM3INIT": {
              "INIT": {
                "bit": 0,
                "description": "Initial Count Register Bits",
                "width": 16
              }
            },
            "SM3CTRL2": {
              "CLK_SEL": {
                "bit": 0,
                "description": "Clock Source Select",
                "width": 2
              },
              "RELOAD_SEL": {
                "bit": 2,
                "description": "Reload Source Select"
              },
              "FORCE_SEL": {
                "bit": 3,
                "description": "This read/write bit determines the source of the FORCE OUTPUT signal for this submodule.",
                "width": 3
              },
              "FORCE": {
                "bit": 6,
                "description": "Force Initialization"
              },
              "FRCEN": {
                "bit": 7,
                "description": "FRCEN"
              },
              "INIT_SEL": {
                "bit": 8,
                "description": "Initialization Control Select",
                "width": 2
              },
              "PWMX_INIT": {
                "bit": 10,
                "description": "PWM_X Initial Value"
              },
              "PWM45_INIT": {
                "bit": 11,
                "description": "PWM45 Initial Value"
              },
              "PWM23_INIT": {
                "bit": 12,
                "description": "PWM23 Initial Value"
              },
              "INDEP": {
                "bit": 13,
                "description": "Independent or Complementary Pair Operation"
              },
              "WAITEN": {
                "bit": 14,
                "description": "WAIT Enable"
              },
              "DBGEN": {
                "bit": 15,
                "description": "Debug Enable"
              }
            },
            "SM3CTRL": {
              "DBLEN": {
                "bit": 0,
                "description": "Double Switching Enable"
              },
              "DBLX": {
                "bit": 1,
                "description": "PWMX Double Switching Enable"
              },
              "LDMOD": {
                "bit": 2,
                "description": "Load Mode Select"
              },
              "SPLIT": {
                "bit": 3,
                "description": "Split the DBLPWM signal to PWMA and PWMB"
              },
              "PRSC": {
                "bit": 4,
                "description": "Prescaler",
                "width": 3
              },
              "COMPMODE": {
                "bit": 7,
                "description": "Compare Mode"
              },
              "DT": {
                "bit": 8,
                "description": "Deadtime",
                "width": 2
              },
              "FULL": {
                "bit": 10,
                "description": "Full Cycle Reload"
              },
              "HALF": {
                "bit": 11,
                "description": "Half Cycle Reload"
              },
              "LDFQ": {
                "bit": 12,
                "description": "Load Frequency",
                "width": 4
              }
            },
            "SM3VAL0": {
              "VAL0": {
                "bit": 0,
                "description": "Value Register 0",
                "width": 16
              }
            },
            "SM3FRACVAL1": {
              "FRACVAL1": {
                "bit": 11,
                "description": "Fractional Value 1 Register",
                "width": 5
              }
            },
            "SM3VAL1": {
              "VAL1": {
                "bit": 0,
                "description": "Value Register 1",
                "width": 16
              }
            },
            "SM3FRACVAL2": {
              "FRACVAL2": {
                "bit": 11,
                "description": "Fractional Value 2",
                "width": 5
              }
            },
            "SM3VAL2": {
              "VAL2": {
                "bit": 0,
                "description": "Value Register 2",
                "width": 16
              }
            },
            "SM3FRACVAL3": {
              "FRACVAL3": {
                "bit": 11,
                "description": "Fractional Value 3",
                "width": 5
              }
            },
            "SM3VAL3": {
              "VAL3": {
                "bit": 0,
                "description": "Value Register 3",
                "width": 16
              }
            },
            "SM3FRACVAL4": {
              "FRACVAL4": {
                "bit": 11,
                "description": "Fractional Value 4",
                "width": 5
              }
            },
            "SM3VAL4": {
              "VAL4": {
                "bit": 0,
                "description": "Value Register 4",
                "width": 16
              }
            },
            "SM3FRACVAL5": {
              "FRACVAL5": {
                "bit": 11,
                "description": "Fractional Value 5",
                "width": 5
              }
            },
            "SM3VAL5": {
              "VAL5": {
                "bit": 0,
                "description": "Value Register 5",
                "width": 16
              }
            },
            "SM3FRCTRL": {
              "FRAC1_EN": {
                "bit": 1,
                "description": "Fractional Cycle PWM Period Enable"
              },
              "FRAC23_EN": {
                "bit": 2,
                "description": "Fractional Cycle Placement Enable for PWM_A"
              },
              "FRAC45_EN": {
                "bit": 4,
                "description": "Fractional Cycle Placement Enable for PWM_B"
              },
              "FRAC_PU": {
                "bit": 8,
                "description": "Fractional Delay Circuit Power Up"
              },
              "TEST": {
                "bit": 15,
                "description": "Test Status Bit"
              }
            },
            "SM3OCTRL": {
              "PWMXFS": {
                "bit": 0,
                "description": "PWM_X Fault State",
                "width": 2
              },
              "PWMBFS": {
                "bit": 2,
                "description": "PWM_B Fault State",
                "width": 2
              },
              "PWMAFS": {
                "bit": 4,
                "description": "PWM_A Fault State",
                "width": 2
              },
              "POLX": {
                "bit": 8,
                "description": "PWM_X Output Polarity"
              },
              "POLB": {
                "bit": 9,
                "description": "PWM_B Output Polarity"
              },
              "POLA": {
                "bit": 10,
                "description": "PWM_A Output Polarity"
              },
              "PWMX_IN": {
                "bit": 13,
                "description": "PWM_X Input"
              },
              "PWMB_IN": {
                "bit": 14,
                "description": "PWM_B Input"
              },
              "PWMA_IN": {
                "bit": 15,
                "description": "PWM_A Input"
              }
            },
            "SM3STS": {
              "CMPF": {
                "bit": 0,
                "description": "Compare Flags",
                "width": 6
              },
              "CFX0": {
                "bit": 6,
                "description": "Capture Flag X0"
              },
              "CFX1": {
                "bit": 7,
                "description": "Capture Flag X1"
              },
              "CFB0": {
                "bit": 8,
                "description": "Capture Flag B0"
              },
              "CFB1": {
                "bit": 9,
                "description": "Capture Flag B1"
              },
              "CFA0": {
                "bit": 10,
                "description": "Capture Flag A0"
              },
              "CFA1": {
                "bit": 11,
                "description": "Capture Flag A1"
              },
              "RF": {
                "bit": 12,
                "description": "Reload Flag"
              },
              "REF": {
                "bit": 13,
                "description": "Reload Error Flag"
              },
              "RUF": {
                "bit": 14,
                "description": "Registers Updated Flag"
              }
            },
            "SM3INTEN": {
              "CMPIE": {
                "bit": 0,
                "description": "Compare Interrupt Enables",
                "width": 6
              },
              "CX0IE": {
                "bit": 6,
                "description": "Capture X 0 Interrupt Enable"
              },
              "CX1IE": {
                "bit": 7,
                "description": "Capture X 1 Interrupt Enable"
              },
              "CB0IE": {
                "bit": 8,
                "description": "Capture B 0 Interrupt Enable"
              },
              "CB1IE": {
                "bit": 9,
                "description": "Capture B 1 Interrupt Enable"
              },
              "CA0IE": {
                "bit": 10,
                "description": "Capture A 0 Interrupt Enable"
              },
              "CA1IE": {
                "bit": 11,
                "description": "Capture A 1 Interrupt Enable"
              },
              "RIE": {
                "bit": 12,
                "description": "Reload Interrupt Enable"
              },
              "REIE": {
                "bit": 13,
                "description": "Reload Error Interrupt Enable"
              }
            },
            "SM3DMAEN": {
              "CX0DE": {
                "bit": 0,
                "description": "Capture X0 FIFO DMA Enable"
              },
              "CX1DE": {
                "bit": 1,
                "description": "Capture X1 FIFO DMA Enable"
              },
              "CB0DE": {
                "bit": 2,
                "description": "Capture B0 FIFO DMA Enable"
              },
              "CB1DE": {
                "bit": 3,
                "description": "Capture B1 FIFO DMA Enable"
              },
              "CA0DE": {
                "bit": 4,
                "description": "Capture A0 FIFO DMA Enable"
              },
              "CA1DE": {
                "bit": 5,
                "description": "Capture A1 FIFO DMA Enable"
              },
              "CAPTDE": {
                "bit": 6,
                "description": "Capture DMA Enable Source Select",
                "width": 2
              },
              "FAND": {
                "bit": 8,
                "description": "FIFO Watermark AND Control"
              },
              "VALDE": {
                "bit": 9,
                "description": "Value Registers DMA Enable"
              }
            },
            "SM3TCTRL": {
              "OUT_TRIG_EN": {
                "bit": 0,
                "description": "Output Trigger Enables",
                "width": 6
              },
              "TRGFRQ": {
                "bit": 12,
                "description": "Trigger frequency"
              },
              "PWBOT1": {
                "bit": 14,
                "description": "Output Trigger 1 Source Select"
              },
              "PWAOT0": {
                "bit": 15,
                "description": "Output Trigger 0 Source Select"
              }
            },
            "SM3DISMAP0": {
              "DIS0A": {
                "bit": 0,
                "description": "PWM_A Fault Disable Mask 0",
                "width": 4
              },
              "DIS0B": {
                "bit": 4,
                "description": "PWM_B Fault Disable Mask 0",
                "width": 4
              },
              "DIS0X": {
                "bit": 8,
                "description": "PWM_X Fault Disable Mask 0",
                "width": 4
              }
            },
            "SM3DISMAP1": {
              "DIS1A": {
                "bit": 0,
                "description": "PWM_A Fault Disable Mask 1",
                "width": 4
              },
              "DIS1B": {
                "bit": 4,
                "description": "PWM_B Fault Disable Mask 1",
                "width": 4
              },
              "DIS1X": {
                "bit": 8,
                "description": "PWM_X Fault Disable Mask 1",
                "width": 4
              }
            },
            "SM3DTCNT0": {
              "DTCNT0": {
                "bit": 0,
                "description": "DTCNT0",
                "width": 16
              }
            },
            "SM3DTCNT1": {
              "DTCNT1": {
                "bit": 0,
                "description": "DTCNT1",
                "width": 16
              }
            },
            "SM3CAPTCTRLA": {
              "ARMA": {
                "bit": 0,
                "description": "Arm A"
              },
              "ONESHOTA": {
                "bit": 1,
                "description": "One Shot Mode A"
              },
              "EDGA0": {
                "bit": 2,
                "description": "Edge A 0",
                "width": 2
              },
              "EDGA1": {
                "bit": 4,
                "description": "Edge A 1",
                "width": 2
              },
              "INP_SELA": {
                "bit": 6,
                "description": "Input Select A"
              },
              "EDGCNTA_EN": {
                "bit": 7,
                "description": "Edge Counter A Enable"
              },
              "CFAWM": {
                "bit": 8,
                "description": "Capture A FIFOs Water Mark",
                "width": 2
              },
              "CA0CNT": {
                "bit": 10,
                "description": "Capture A0 FIFO Word Count",
                "width": 3
              },
              "CA1CNT": {
                "bit": 13,
                "description": "Capture A1 FIFO Word Count",
                "width": 3
              }
            },
            "SM3CAPTCOMPA": {
              "EDGCMPA": {
                "bit": 0,
                "description": "Edge Compare A",
                "width": 8
              },
              "EDGCNTA": {
                "bit": 8,
                "description": "Edge Counter A",
                "width": 8
              }
            },
            "SM3CAPTCTRLB": {
              "ARMB": {
                "bit": 0,
                "description": "Arm B"
              },
              "ONESHOTB": {
                "bit": 1,
                "description": "One Shot Mode B"
              },
              "EDGB0": {
                "bit": 2,
                "description": "Edge B 0",
                "width": 2
              },
              "EDGB1": {
                "bit": 4,
                "description": "Edge B 1",
                "width": 2
              },
              "INP_SELB": {
                "bit": 6,
                "description": "Input Select B"
              },
              "EDGCNTB_EN": {
                "bit": 7,
                "description": "Edge Counter B Enable"
              },
              "CFBWM": {
                "bit": 8,
                "description": "Capture B FIFOs Water Mark",
                "width": 2
              },
              "CB0CNT": {
                "bit": 10,
                "description": "Capture B0 FIFO Word Count",
                "width": 3
              },
              "CB1CNT": {
                "bit": 13,
                "description": "Capture B1 FIFO Word Count",
                "width": 3
              }
            },
            "SM3CAPTCOMPB": {
              "EDGCMPB": {
                "bit": 0,
                "description": "Edge Compare B",
                "width": 8
              },
              "EDGCNTB": {
                "bit": 8,
                "description": "Edge Counter B",
                "width": 8
              }
            },
            "SM3CAPTCTRLX": {
              "ARMX": {
                "bit": 0,
                "description": "Arm X"
              },
              "ONESHOTX": {
                "bit": 1,
                "description": "One Shot Mode Aux"
              },
              "EDGX0": {
                "bit": 2,
                "description": "Edge X 0",
                "width": 2
              },
              "EDGX1": {
                "bit": 4,
                "description": "Edge X 1",
                "width": 2
              },
              "INP_SELX": {
                "bit": 6,
                "description": "Input Select X"
              },
              "EDGCNTX_EN": {
                "bit": 7,
                "description": "Edge Counter X Enable"
              },
              "CFXWM": {
                "bit": 8,
                "description": "Capture X FIFOs Water Mark",
                "width": 2
              },
              "CX0CNT": {
                "bit": 10,
                "description": "Capture X0 FIFO Word Count",
                "width": 3
              },
              "CX1CNT": {
                "bit": 13,
                "description": "Capture X1 FIFO Word Count",
                "width": 3
              }
            },
            "SM3CAPTCOMPX": {
              "EDGCMPX": {
                "bit": 0,
                "description": "Edge Compare X",
                "width": 8
              },
              "EDGCNTX": {
                "bit": 8,
                "description": "Edge Counter X",
                "width": 8
              }
            },
            "SM3CVAL0": {
              "CAPTVAL0": {
                "bit": 0,
                "description": "CAPTVAL0",
                "width": 16
              }
            },
            "SM3CVAL0CYC": {
              "CVAL0CYC": {
                "bit": 0,
                "description": "CVAL0CYC",
                "width": 4
              }
            },
            "SM3CVAL1": {
              "CAPTVAL1": {
                "bit": 0,
                "description": "CAPTVAL1",
                "width": 16
              }
            },
            "SM3CVAL1CYC": {
              "CVAL1CYC": {
                "bit": 0,
                "description": "CVAL1CYC",
                "width": 4
              }
            },
            "SM3CVAL2": {
              "CAPTVAL2": {
                "bit": 0,
                "description": "CAPTVAL2",
                "width": 16
              }
            },
            "SM3CVAL2CYC": {
              "CVAL2CYC": {
                "bit": 0,
                "description": "CVAL2CYC",
                "width": 4
              }
            },
            "SM3CVAL3": {
              "CAPTVAL3": {
                "bit": 0,
                "description": "CAPTVAL3",
                "width": 16
              }
            },
            "SM3CVAL3CYC": {
              "CVAL3CYC": {
                "bit": 0,
                "description": "CVAL3CYC",
                "width": 4
              }
            },
            "SM3CVAL4": {
              "CAPTVAL4": {
                "bit": 0,
                "description": "CAPTVAL4",
                "width": 16
              }
            },
            "SM3CVAL4CYC": {
              "CVAL4CYC": {
                "bit": 0,
                "description": "CVAL4CYC",
                "width": 4
              }
            },
            "SM3CVAL5": {
              "CAPTVAL5": {
                "bit": 0,
                "description": "CAPTVAL5",
                "width": 16
              }
            },
            "SM3CVAL5CYC": {
              "CVAL5CYC": {
                "bit": 0,
                "description": "CVAL5CYC",
                "width": 4
              }
            },
            "SM3PHASEDLY": {
              "PHASEDLY": {
                "bit": 0,
                "description": "Initial Count Register Bits",
                "width": 16
              }
            },
            "OUTEN": {
              "PWMX_EN": {
                "bit": 0,
                "description": "PWM_X Output Enables",
                "width": 4
              },
              "PWMB_EN": {
                "bit": 4,
                "description": "PWM_B Output Enables",
                "width": 4
              },
              "PWMA_EN": {
                "bit": 8,
                "description": "PWM_A Output Enables",
                "width": 4
              }
            },
            "MASK": {
              "MASKX": {
                "bit": 0,
                "description": "PWM_X Masks",
                "width": 4
              },
              "MASKB": {
                "bit": 4,
                "description": "PWM_B Masks",
                "width": 4
              },
              "MASKA": {
                "bit": 8,
                "description": "PWM_A Masks",
                "width": 4
              },
              "UPDATE_MASK": {
                "bit": 12,
                "description": "Update Mask Bits Immediately",
                "width": 4
              }
            },
            "SWCOUT": {
              "SM0OUT45": {
                "bit": 0,
                "description": "Submodule 0 Software Controlled Output 45"
              },
              "SM0OUT23": {
                "bit": 1,
                "description": "Submodule 0 Software Controlled Output 23"
              },
              "SM1OUT45": {
                "bit": 2,
                "description": "Submodule 1 Software Controlled Output 45"
              },
              "SM1OUT23": {
                "bit": 3,
                "description": "Submodule 1 Software Controlled Output 23"
              },
              "SM2OUT45": {
                "bit": 4,
                "description": "Submodule 2 Software Controlled Output 45"
              },
              "SM2OUT23": {
                "bit": 5,
                "description": "Submodule 2 Software Controlled Output 23"
              },
              "SM3OUT45": {
                "bit": 6,
                "description": "Submodule 3 Software Controlled Output 45"
              },
              "SM3OUT23": {
                "bit": 7,
                "description": "Submodule 3 Software Controlled Output 23"
              }
            },
            "DTSRCSEL": {
              "SM0SEL45": {
                "bit": 0,
                "description": "Submodule 0 PWM45 Control Select",
                "width": 2
              },
              "SM0SEL23": {
                "bit": 2,
                "description": "Submodule 0 PWM23 Control Select",
                "width": 2
              },
              "SM1SEL45": {
                "bit": 4,
                "description": "Submodule 1 PWM45 Control Select",
                "width": 2
              },
              "SM1SEL23": {
                "bit": 6,
                "description": "Submodule 1 PWM23 Control Select",
                "width": 2
              },
              "SM2SEL45": {
                "bit": 8,
                "description": "Submodule 2 PWM45 Control Select",
                "width": 2
              },
              "SM2SEL23": {
                "bit": 10,
                "description": "Submodule 2 PWM23 Control Select",
                "width": 2
              },
              "SM3SEL45": {
                "bit": 12,
                "description": "Submodule 3 PWM45 Control Select",
                "width": 2
              },
              "SM3SEL23": {
                "bit": 14,
                "description": "Submodule 3 PWM23 Control Select",
                "width": 2
              }
            },
            "MCTRL": {
              "LDOK": {
                "bit": 0,
                "description": "Load Okay",
                "width": 4
              },
              "CLDOK": {
                "bit": 4,
                "description": "Clear Load Okay",
                "width": 4
              },
              "RUN": {
                "bit": 8,
                "description": "Run",
                "width": 4
              },
              "IPOL": {
                "bit": 12,
                "description": "Current Polarity",
                "width": 4
              }
            },
            "MCTRL2": {
              "MONPLL": {
                "bit": 0,
                "description": "Monitor PLL State",
                "width": 2
              }
            },
            "FCTRL0": {
              "FIE": {
                "bit": 0,
                "description": "Fault Interrupt Enables",
                "width": 4
              },
              "FSAFE": {
                "bit": 4,
                "description": "Fault Safety Mode",
                "width": 4
              },
              "FAUTO": {
                "bit": 8,
                "description": "Automatic Fault Clearing",
                "width": 4
              },
              "FLVL": {
                "bit": 12,
                "description": "Fault Level",
                "width": 4
              }
            },
            "FSTS0": {
              "FFLAG": {
                "bit": 0,
                "description": "Fault Flags",
                "width": 4
              },
              "FFULL": {
                "bit": 4,
                "description": "Full Cycle",
                "width": 4
              },
              "FFPIN": {
                "bit": 8,
                "description": "Filtered Fault Pins",
                "width": 4
              },
              "FHALF": {
                "bit": 12,
                "description": "Half Cycle Fault Recovery",
                "width": 4
              }
            },
            "FFILT0": {
              "FILT_PER": {
                "bit": 0,
                "description": "Fault Filter Period",
                "width": 8
              },
              "FILT_CNT": {
                "bit": 8,
                "description": "Fault Filter Count",
                "width": 3
              },
              "GSTR": {
                "bit": 15,
                "description": "Fault Glitch Stretch Enable"
              }
            },
            "FTST0": {
              "FTEST": {
                "bit": 0,
                "description": "Fault Test"
              }
            },
            "FCTRL20": {
              "NOCOMB": {
                "bit": 0,
                "description": "No Combinational Path From Fault Input To PWM Output",
                "width": 4
              }
            }
          }
        },
        "SPDIF": {
          "instances": [
            {
              "name": "SPDIF",
              "base": "0x401DC000",
              "irq": 60
            }
          ],
          "registers": {
            "SCR": {
              "offset": "0x00",
              "size": 32,
              "description": "SPDIF Configuration Register"
            },
            "SRCD": {
              "offset": "0x04",
              "size": 32,
              "description": "CDText Control Register"
            },
            "SRPC": {
              "offset": "0x08",
              "size": 32,
              "description": "PhaseConfig Register"
            },
            "SIE": {
              "offset": "0x0C",
              "size": 32,
              "description": "InterruptEn Register"
            },
            "SIC": {
              "offset": "0x10",
              "size": 32,
              "description": "InterruptClear Register"
            },
            "SIS": {
              "offset": "0x10",
              "size": 32,
              "description": "InterruptStat Register"
            },
            "SRL": {
              "offset": "0x14",
              "size": 32,
              "description": "SPDIFRxLeft Register"
            },
            "SRR": {
              "offset": "0x18",
              "size": 32,
              "description": "SPDIFRxRight Register"
            },
            "SRCSH": {
              "offset": "0x1C",
              "size": 32,
              "description": "SPDIFRxCChannel_h Register"
            },
            "SRCSL": {
              "offset": "0x20",
              "size": 32,
              "description": "SPDIFRxCChannel_l Register"
            },
            "SRU": {
              "offset": "0x24",
              "size": 32,
              "description": "UchannelRx Register"
            },
            "SRQ": {
              "offset": "0x28",
              "size": 32,
              "description": "QchannelRx Register"
            },
            "STL": {
              "offset": "0x2C",
              "size": 32,
              "description": "SPDIFTxLeft Register"
            },
            "STR": {
              "offset": "0x30",
              "size": 32,
              "description": "SPDIFTxRight Register"
            },
            "STCSCH": {
              "offset": "0x34",
              "size": 32,
              "description": "SPDIFTxCChannelCons_h Register"
            },
            "STCSCL": {
              "offset": "0x38",
              "size": 32,
              "description": "SPDIFTxCChannelCons_l Register"
            },
            "SRFM": {
              "offset": "0x44",
              "size": 32,
              "description": "FreqMeas Register"
            },
            "STC": {
              "offset": "0x50",
              "size": 32,
              "description": "SPDIFTxClk Register"
            }
          },
          "bits": {
            "SCR": {
              "USrc_Sel": {
                "bit": 0,
                "description": "no description available",
                "width": 2
              },
              "TxSel": {
                "bit": 2,
                "description": "no description available",
                "width": 3
              },
              "ValCtrl": {
                "bit": 5,
                "description": "no description available"
              },
              "DMA_TX_En": {
                "bit": 8,
                "description": "DMA Transmit Request Enable (Tx FIFO empty)"
              },
              "DMA_Rx_En": {
                "bit": 9,
                "description": "DMA Receive Request Enable (RX FIFO full)"
              },
              "TxFIFO_Ctrl": {
                "bit": 10,
                "description": "no description available",
                "width": 2
              },
              "soft_reset": {
                "bit": 12,
                "description": "When write 1 to this bit, it will cause SPDIF software reset"
              },
              "LOW_POWER": {
                "bit": 13,
                "description": "When write 1 to this bit, it will cause SPDIF enter low-power mode"
              },
              "TxFIFOEmpty_Sel": {
                "bit": 15,
                "description": "no description available",
                "width": 2
              },
              "TxAutoSync": {
                "bit": 17,
                "description": "no description available"
              },
              "RxAutoSync": {
                "bit": 18,
                "description": "no description available"
              },
              "RxFIFOFull_Sel": {
                "bit": 19,
                "description": "no description available",
                "width": 2
              },
              "RxFIFO_Rst": {
                "bit": 21,
                "description": "no description available"
              },
              "RxFIFO_Off_On": {
                "bit": 22,
                "description": "no description available"
              },
              "RxFIFO_Ctrl": {
                "bit": 23,
                "description": "no description available"
              }
            },
            "SRCD": {
              "USyncMode": {
                "bit": 1,
                "description": "no description available"
              }
            },
            "SRPC": {
              "GainSel": {
                "bit": 3,
                "description": "Gain selection:",
                "width": 3
              },
              "LOCK": {
                "bit": 6,
                "description": "LOCK bit to show that the internal DPLL is locked, read only"
              },
              "ClkSrc_Sel": {
                "bit": 7,
                "description": "Clock source selection, all other settings not shown are reserved:",
                "width": 4
              }
            },
            "SIE": {
              "RxFIFOFul": {
                "bit": 0,
                "description": "SPDIF Rx FIFO full, can't be cleared with reg. IntClear. To clear it, read from Rx FIFO."
              },
              "TxEm": {
                "bit": 1,
                "description": "SPDIF Tx FIFO empty, can't be cleared with reg. IntClear. To clear it, write toTx FIFO."
              },
              "LockLoss": {
                "bit": 2,
                "description": "SPDIF receiver loss of lock"
              },
              "RxFIFOResyn": {
                "bit": 3,
                "description": "Rx FIFO resync"
              },
              "RxFIFOUnOv": {
                "bit": 4,
                "description": "Rx FIFO underrun/overrun"
              },
              "UQErr": {
                "bit": 5,
                "description": "U/Q Channel framing error"
              },
              "UQSync": {
                "bit": 6,
                "description": "U/Q Channel sync found"
              },
              "QRxOv": {
                "bit": 7,
                "description": "Q Channel receive register overrun"
              },
              "QRxFul": {
                "bit": 8,
                "description": "Q Channel receive register full, can't be cleared with reg"
              },
              "URxOv": {
                "bit": 9,
                "description": "U Channel receive register overrun"
              },
              "URxFul": {
                "bit": 10,
                "description": "U Channel receive register full, can't be cleared with reg"
              },
              "BitErr": {
                "bit": 14,
                "description": "SPDIF receiver found parity bit error"
              },
              "SymErr": {
                "bit": 15,
                "description": "SPDIF receiver found illegal symbol"
              },
              "ValNoGood": {
                "bit": 16,
                "description": "SPDIF validity flag no good"
              },
              "CNew": {
                "bit": 17,
                "description": "SPDIF receive change in value of control channel"
              },
              "TxResyn": {
                "bit": 18,
                "description": "SPDIF Tx FIFO resync"
              },
              "TxUnOv": {
                "bit": 19,
                "description": "SPDIF Tx FIFO under/overrun"
              },
              "Lock": {
                "bit": 20,
                "description": "SPDIF receiver's DPLL is locked"
              }
            },
            "SIC": {
              "LockLoss": {
                "bit": 2,
                "description": "SPDIF receiver loss of lock"
              },
              "RxFIFOResyn": {
                "bit": 3,
                "description": "Rx FIFO resync"
              },
              "RxFIFOUnOv": {
                "bit": 4,
                "description": "Rx FIFO underrun/overrun"
              },
              "UQErr": {
                "bit": 5,
                "description": "U/Q Channel framing error"
              },
              "UQSync": {
                "bit": 6,
                "description": "U/Q Channel sync found"
              },
              "QRxOv": {
                "bit": 7,
                "description": "Q Channel receive register overrun"
              },
              "URxOv": {
                "bit": 9,
                "description": "U Channel receive register overrun"
              },
              "BitErr": {
                "bit": 14,
                "description": "SPDIF receiver found parity bit error"
              },
              "SymErr": {
                "bit": 15,
                "description": "SPDIF receiver found illegal symbol"
              },
              "ValNoGood": {
                "bit": 16,
                "description": "SPDIF validity flag no good"
              },
              "CNew": {
                "bit": 17,
                "description": "SPDIF receive change in value of control channel"
              },
              "TxResyn": {
                "bit": 18,
                "description": "SPDIF Tx FIFO resync"
              },
              "TxUnOv": {
                "bit": 19,
                "description": "SPDIF Tx FIFO under/overrun"
              },
              "Lock": {
                "bit": 20,
                "description": "SPDIF receiver's DPLL is locked"
              }
            },
            "SIS": {
              "RxFIFOFul": {
                "bit": 0,
                "description": "SPDIF Rx FIFO full, can't be cleared with reg. IntClear. To clear it, read from Rx FIFO."
              },
              "TxEm": {
                "bit": 1,
                "description": "SPDIF Tx FIFO empty, can't be cleared with reg. IntClear. To clear it, write toTx FIFO."
              },
              "LockLoss": {
                "bit": 2,
                "description": "SPDIF receiver loss of lock"
              },
              "RxFIFOResyn": {
                "bit": 3,
                "description": "Rx FIFO resync"
              },
              "RxFIFOUnOv": {
                "bit": 4,
                "description": "Rx FIFO underrun/overrun"
              },
              "UQErr": {
                "bit": 5,
                "description": "U/Q Channel framing error"
              },
              "UQSync": {
                "bit": 6,
                "description": "U/Q Channel sync found"
              },
              "QRxOv": {
                "bit": 7,
                "description": "Q Channel receive register overrun"
              },
              "QRxFul": {
                "bit": 8,
                "description": "Q Channel receive register full, can't be cleared with reg"
              },
              "URxOv": {
                "bit": 9,
                "description": "U Channel receive register overrun"
              },
              "URxFul": {
                "bit": 10,
                "description": "U Channel receive register full, can't be cleared with reg"
              },
              "BitErr": {
                "bit": 14,
                "description": "SPDIF receiver found parity bit error"
              },
              "SymErr": {
                "bit": 15,
                "description": "SPDIF receiver found illegal symbol"
              },
              "ValNoGood": {
                "bit": 16,
                "description": "SPDIF validity flag no good"
              },
              "CNew": {
                "bit": 17,
                "description": "SPDIF receive change in value of control channel"
              },
              "TxResyn": {
                "bit": 18,
                "description": "SPDIF Tx FIFO resync"
              },
              "TxUnOv": {
                "bit": 19,
                "description": "SPDIF Tx FIFO under/overrun"
              },
              "Lock": {
                "bit": 20,
                "description": "SPDIF receiver's DPLL is locked"
              }
            },
            "SRL": {
              "RxDataLeft": {
                "bit": 0,
                "description": "Processor receive SPDIF data left",
                "width": 24
              }
            },
            "SRR": {
              "RxDataRight": {
                "bit": 0,
                "description": "Processor receive SPDIF data right",
                "width": 24
              }
            },
            "SRCSH": {
              "RxCChannel_h": {
                "bit": 0,
                "description": "SPDIF receive C channel register, contains first 24 bits of C channel without interpretation",
                "width": 24
              }
            },
            "SRCSL": {
              "RxCChannel_l": {
                "bit": 0,
                "description": "SPDIF receive C channel register, contains next 24 bits of C channel without interpretation",
                "width": 24
              }
            },
            "SRU": {
              "RxUChannel": {
                "bit": 0,
                "description": "SPDIF receive U channel register, contains next 3 U channel bytes",
                "width": 24
              }
            },
            "SRQ": {
              "RxQChannel": {
                "bit": 0,
                "description": "SPDIF receive Q channel register, contains next 3 Q channel bytes",
                "width": 24
              }
            },
            "STL": {
              "TxDataLeft": {
                "bit": 0,
                "description": "SPDIF transmit left channel data. It is write-only, and always returns zeros when read",
                "width": 24
              }
            },
            "STR": {
              "TxDataRight": {
                "bit": 0,
                "description": "SPDIF transmit right channel data. It is write-only, and always returns zeros when read",
                "width": 24
              }
            },
            "STCSCH": {
              "TxCChannelCons_h": {
                "bit": 0,
                "description": "SPDIF transmit Cons",
                "width": 24
              }
            },
            "STCSCL": {
              "TxCChannelCons_l": {
                "bit": 0,
                "description": "SPDIF transmit Cons",
                "width": 24
              }
            },
            "SRFM": {
              "FreqMeas": {
                "bit": 0,
                "description": "Frequency measurement data",
                "width": 24
              }
            },
            "STC": {
              "TxClk_DF": {
                "bit": 0,
                "description": "Divider factor (1-128)",
                "width": 7
              },
              "tx_all_clk_en": {
                "bit": 7,
                "description": "Spdif transfer clock enable. When data is going to be transfered, this bit should be set to1."
              },
              "TxClk_Source": {
                "bit": 8,
                "description": "no description available",
                "width": 3
              },
              "SYSCLK_DF": {
                "bit": 11,
                "description": "system clock divider factor, 2~512.",
                "width": 9
              }
            }
          }
        },
        "SAI1": {
          "instances": [
            {
              "name": "SAI1",
              "base": "0x401E0000",
              "irq": 56
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "TCSR": {
              "offset": "0x08",
              "size": 32,
              "description": "SAI Transmit Control Register"
            },
            "TCR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "SAI Transmit Configuration 1 Register"
            },
            "TCR2": {
              "offset": "0x10",
              "size": 32,
              "description": "SAI Transmit Configuration 2 Register"
            },
            "TCR3": {
              "offset": "0x14",
              "size": 32,
              "description": "SAI Transmit Configuration 3 Register"
            },
            "TCR4": {
              "offset": "0x18",
              "size": 32,
              "description": "SAI Transmit Configuration 4 Register"
            },
            "TCR5": {
              "offset": "0x1C",
              "size": 32,
              "description": "SAI Transmit Configuration 5 Register"
            },
            "TDR[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "SAI Transmit Data Register"
            },
            "TFR[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "SAI Transmit FIFO Register"
            },
            "TMR": {
              "offset": "0x60",
              "size": 32,
              "description": "SAI Transmit Mask Register"
            },
            "RCSR": {
              "offset": "0x88",
              "size": 32,
              "description": "SAI Receive Control Register"
            },
            "RCR1": {
              "offset": "0x8C",
              "size": 32,
              "description": "SAI Receive Configuration 1 Register"
            },
            "RCR2": {
              "offset": "0x90",
              "size": 32,
              "description": "SAI Receive Configuration 2 Register"
            },
            "RCR3": {
              "offset": "0x94",
              "size": 32,
              "description": "SAI Receive Configuration 3 Register"
            },
            "RCR4": {
              "offset": "0x98",
              "size": 32,
              "description": "SAI Receive Configuration 4 Register"
            },
            "RCR5": {
              "offset": "0x9C",
              "size": 32,
              "description": "SAI Receive Configuration 5 Register"
            },
            "RDR[%s]": {
              "offset": "0xA0",
              "size": 32,
              "description": "SAI Receive Data Register"
            },
            "RFR[%s]": {
              "offset": "0xC0",
              "size": 32,
              "description": "SAI Receive FIFO Register"
            },
            "RMR": {
              "offset": "0xE0",
              "size": 32,
              "description": "SAI Receive Mask Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "DATALINE": {
                "bit": 0,
                "description": "Number of Datalines",
                "width": 4
              },
              "FIFO": {
                "bit": 8,
                "description": "FIFO Size",
                "width": 4
              },
              "FRAME": {
                "bit": 16,
                "description": "Frame Size",
                "width": 4
              }
            },
            "TCSR": {
              "FRDE": {
                "bit": 0,
                "description": "FIFO Request DMA Enable"
              },
              "FWDE": {
                "bit": 1,
                "description": "FIFO Warning DMA Enable"
              },
              "FRIE": {
                "bit": 8,
                "description": "FIFO Request Interrupt Enable"
              },
              "FWIE": {
                "bit": 9,
                "description": "FIFO Warning Interrupt Enable"
              },
              "FEIE": {
                "bit": 10,
                "description": "FIFO Error Interrupt Enable"
              },
              "SEIE": {
                "bit": 11,
                "description": "Sync Error Interrupt Enable"
              },
              "WSIE": {
                "bit": 12,
                "description": "Word Start Interrupt Enable"
              },
              "FRF": {
                "bit": 16,
                "description": "FIFO Request Flag"
              },
              "FWF": {
                "bit": 17,
                "description": "FIFO Warning Flag"
              },
              "FEF": {
                "bit": 18,
                "description": "FIFO Error Flag"
              },
              "SEF": {
                "bit": 19,
                "description": "Sync Error Flag"
              },
              "WSF": {
                "bit": 20,
                "description": "Word Start Flag"
              },
              "SR": {
                "bit": 24,
                "description": "Software Reset"
              },
              "FR": {
                "bit": 25,
                "description": "FIFO Reset"
              },
              "BCE": {
                "bit": 28,
                "description": "Bit Clock Enable"
              },
              "DBGE": {
                "bit": 29,
                "description": "Debug Enable"
              },
              "STOPE": {
                "bit": 30,
                "description": "Stop Enable"
              },
              "TE": {
                "bit": 31,
                "description": "Transmitter Enable"
              }
            },
            "TCR1": {
              "TFW": {
                "bit": 0,
                "description": "Transmit FIFO Watermark",
                "width": 5
              }
            },
            "TCR2": {
              "DIV": {
                "bit": 0,
                "description": "Bit Clock Divide",
                "width": 8
              },
              "BCD": {
                "bit": 24,
                "description": "Bit Clock Direction"
              },
              "BCP": {
                "bit": 25,
                "description": "Bit Clock Polarity"
              },
              "MSEL": {
                "bit": 26,
                "description": "MCLK Select",
                "width": 2
              },
              "BCI": {
                "bit": 28,
                "description": "Bit Clock Input"
              },
              "BCS": {
                "bit": 29,
                "description": "Bit Clock Swap"
              },
              "SYNC": {
                "bit": 30,
                "description": "Synchronous Mode",
                "width": 2
              }
            },
            "TCR3": {
              "WDFL": {
                "bit": 0,
                "description": "Word Flag Configuration",
                "width": 5
              },
              "TCE": {
                "bit": 16,
                "description": "Transmit Channel Enable",
                "width": 2
              },
              "CFR": {
                "bit": 24,
                "description": "Channel FIFO Reset",
                "width": 2
              }
            },
            "TCR4": {
              "FSD": {
                "bit": 0,
                "description": "Frame Sync Direction"
              },
              "FSP": {
                "bit": 1,
                "description": "Frame Sync Polarity"
              },
              "ONDEM": {
                "bit": 2,
                "description": "On Demand Mode"
              },
              "FSE": {
                "bit": 3,
                "description": "Frame Sync Early"
              },
              "MF": {
                "bit": 4,
                "description": "MSB First"
              },
              "CHMOD": {
                "bit": 5,
                "description": "Channel Mode"
              },
              "SYWD": {
                "bit": 8,
                "description": "Sync Width",
                "width": 5
              },
              "FRSZ": {
                "bit": 16,
                "description": "Frame size",
                "width": 5
              },
              "FPACK": {
                "bit": 24,
                "description": "FIFO Packing Mode",
                "width": 2
              },
              "FCOMB": {
                "bit": 26,
                "description": "FIFO Combine Mode",
                "width": 2
              },
              "FCONT": {
                "bit": 28,
                "description": "FIFO Continue on Error"
              }
            },
            "TCR5": {
              "FBT": {
                "bit": 8,
                "description": "First Bit Shifted",
                "width": 5
              },
              "W0W": {
                "bit": 16,
                "description": "Word 0 Width",
                "width": 5
              },
              "WNW": {
                "bit": 24,
                "description": "Word N Width",
                "width": 5
              }
            },
            "TDR[%s]": {
              "TDR": {
                "bit": 0,
                "description": "Transmit Data Register",
                "width": 32
              }
            },
            "TFR[%s]": {
              "RFP": {
                "bit": 0,
                "description": "Read FIFO Pointer",
                "width": 6
              },
              "WFP": {
                "bit": 16,
                "description": "Write FIFO Pointer",
                "width": 6
              },
              "WCP": {
                "bit": 31,
                "description": "Write Channel Pointer"
              }
            },
            "TMR": {
              "TWM": {
                "bit": 0,
                "description": "Transmit Word Mask",
                "width": 32
              }
            },
            "RCSR": {
              "FRDE": {
                "bit": 0,
                "description": "FIFO Request DMA Enable"
              },
              "FWDE": {
                "bit": 1,
                "description": "FIFO Warning DMA Enable"
              },
              "FRIE": {
                "bit": 8,
                "description": "FIFO Request Interrupt Enable"
              },
              "FWIE": {
                "bit": 9,
                "description": "FIFO Warning Interrupt Enable"
              },
              "FEIE": {
                "bit": 10,
                "description": "FIFO Error Interrupt Enable"
              },
              "SEIE": {
                "bit": 11,
                "description": "Sync Error Interrupt Enable"
              },
              "WSIE": {
                "bit": 12,
                "description": "Word Start Interrupt Enable"
              },
              "FRF": {
                "bit": 16,
                "description": "FIFO Request Flag"
              },
              "FWF": {
                "bit": 17,
                "description": "FIFO Warning Flag"
              },
              "FEF": {
                "bit": 18,
                "description": "FIFO Error Flag"
              },
              "SEF": {
                "bit": 19,
                "description": "Sync Error Flag"
              },
              "WSF": {
                "bit": 20,
                "description": "Word Start Flag"
              },
              "SR": {
                "bit": 24,
                "description": "Software Reset"
              },
              "FR": {
                "bit": 25,
                "description": "FIFO Reset"
              },
              "BCE": {
                "bit": 28,
                "description": "Bit Clock Enable"
              },
              "DBGE": {
                "bit": 29,
                "description": "Debug Enable"
              },
              "STOPE": {
                "bit": 30,
                "description": "Stop Enable"
              },
              "RE": {
                "bit": 31,
                "description": "Receiver Enable"
              }
            },
            "RCR1": {
              "RFW": {
                "bit": 0,
                "description": "Receive FIFO Watermark",
                "width": 5
              }
            },
            "RCR2": {
              "DIV": {
                "bit": 0,
                "description": "Bit Clock Divide",
                "width": 8
              },
              "BCD": {
                "bit": 24,
                "description": "Bit Clock Direction"
              },
              "BCP": {
                "bit": 25,
                "description": "Bit Clock Polarity"
              },
              "MSEL": {
                "bit": 26,
                "description": "MCLK Select",
                "width": 2
              },
              "BCI": {
                "bit": 28,
                "description": "Bit Clock Input"
              },
              "BCS": {
                "bit": 29,
                "description": "Bit Clock Swap"
              },
              "SYNC": {
                "bit": 30,
                "description": "Synchronous Mode",
                "width": 2
              }
            },
            "RCR3": {
              "WDFL": {
                "bit": 0,
                "description": "Word Flag Configuration",
                "width": 5
              },
              "RCE": {
                "bit": 16,
                "description": "Receive Channel Enable",
                "width": 2
              },
              "CFR": {
                "bit": 24,
                "description": "Channel FIFO Reset",
                "width": 2
              }
            },
            "RCR4": {
              "FSD": {
                "bit": 0,
                "description": "Frame Sync Direction"
              },
              "FSP": {
                "bit": 1,
                "description": "Frame Sync Polarity"
              },
              "ONDEM": {
                "bit": 2,
                "description": "On Demand Mode"
              },
              "FSE": {
                "bit": 3,
                "description": "Frame Sync Early"
              },
              "MF": {
                "bit": 4,
                "description": "MSB First"
              },
              "SYWD": {
                "bit": 8,
                "description": "Sync Width",
                "width": 5
              },
              "FRSZ": {
                "bit": 16,
                "description": "Frame Size",
                "width": 5
              },
              "FPACK": {
                "bit": 24,
                "description": "FIFO Packing Mode",
                "width": 2
              },
              "FCOMB": {
                "bit": 26,
                "description": "FIFO Combine Mode",
                "width": 2
              },
              "FCONT": {
                "bit": 28,
                "description": "FIFO Continue on Error"
              }
            },
            "RCR5": {
              "FBT": {
                "bit": 8,
                "description": "First Bit Shifted",
                "width": 5
              },
              "W0W": {
                "bit": 16,
                "description": "Word 0 Width",
                "width": 5
              },
              "WNW": {
                "bit": 24,
                "description": "Word N Width",
                "width": 5
              }
            },
            "RDR[%s]": {
              "RDR": {
                "bit": 0,
                "description": "Receive Data Register",
                "width": 32
              }
            },
            "RFR[%s]": {
              "RFP": {
                "bit": 0,
                "description": "Read FIFO Pointer",
                "width": 6
              },
              "RCP": {
                "bit": 15,
                "description": "Receive Channel Pointer"
              },
              "WFP": {
                "bit": 16,
                "description": "Write FIFO Pointer",
                "width": 6
              }
            },
            "RMR": {
              "RWM": {
                "bit": 0,
                "description": "Receive Word Mask",
                "width": 32
              }
            }
          }
        },
        "SAI3": {
          "instances": [
            {
              "name": "SAI3",
              "base": "0x401E8000",
              "irq": 58
            }
          ],
          "registers": {}
        },
        "GPT1": {
          "instances": [
            {
              "name": "GPT1",
              "base": "0x401EC000",
              "irq": 30
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "GPT Control Register"
            },
            "PR": {
              "offset": "0x04",
              "size": 32,
              "description": "GPT Prescaler Register"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPT Status Register"
            },
            "IR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPT Interrupt Register"
            },
            "OCR1": {
              "offset": "0x10",
              "size": 32,
              "description": "GPT Output Compare Register 1"
            },
            "OCR2": {
              "offset": "0x14",
              "size": 32,
              "description": "GPT Output Compare Register 2"
            },
            "OCR3": {
              "offset": "0x18",
              "size": 32,
              "description": "GPT Output Compare Register 3"
            },
            "ICR1": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPT Input Capture Register 1"
            },
            "ICR2": {
              "offset": "0x20",
              "size": 32,
              "description": "GPT Input Capture Register 2"
            },
            "CNT": {
              "offset": "0x24",
              "size": 32,
              "description": "GPT Counter Register"
            }
          },
          "bits": {
            "CR": {
              "EN": {
                "bit": 0,
                "description": "GPT Enable"
              },
              "ENMOD": {
                "bit": 1,
                "description": "GPT Enable mode"
              },
              "DBGEN": {
                "bit": 2,
                "description": "GPT debug mode enable"
              },
              "WAITEN": {
                "bit": 3,
                "description": "GPT Wait Mode enable"
              },
              "DOZEEN": {
                "bit": 4,
                "description": "GPT Doze Mode Enable"
              },
              "STOPEN": {
                "bit": 5,
                "description": "GPT Stop Mode enable"
              },
              "CLKSRC": {
                "bit": 6,
                "description": "Clock Source select",
                "width": 3
              },
              "FRR": {
                "bit": 9,
                "description": "Free-Run or Restart mode"
              },
              "EN_24M": {
                "bit": 10,
                "description": "Enable 24 MHz clock input from crystal"
              },
              "SWR": {
                "bit": 15,
                "description": "Software reset"
              },
              "IM1": {
                "bit": 16,
                "description": "See IM2",
                "width": 2
              },
              "IM2": {
                "bit": 18,
                "description": "IM2 (bits 19-18, Input Capture Channel 2 operating mode) IM1 (bits 17-16, Input Capture Channel 1 operating mode) The IMn bit field determines the transition on the input pin (for Input capture channel n), which will trigger a capture event",
                "width": 2
              },
              "OM1": {
                "bit": 20,
                "description": "See OM3",
                "width": 3
              },
              "OM2": {
                "bit": 23,
                "description": "See OM3",
                "width": 3
              },
              "OM3": {
                "bit": 26,
                "description": "OM3 (bits 28-26) controls the Output Compare Channel 3 operating mode",
                "width": 3
              },
              "FO1": {
                "bit": 29,
                "description": "See F03"
              },
              "FO2": {
                "bit": 30,
                "description": "See F03"
              },
              "FO3": {
                "bit": 31,
                "description": "FO3 Force Output Compare Channel 3 FO2 Force Output Compare Channel 2 FO1 Force Output Compare Channel 1 The FOn bit causes the pin action programmed for the timer Output Compare n pin (according to the OMn bits in this register)"
              }
            },
            "PR": {
              "PRESCALER": {
                "bit": 0,
                "description": "Prescaler bits",
                "width": 12
              },
              "PRESCALER24M": {
                "bit": 12,
                "description": "Prescaler bits",
                "width": 4
              }
            },
            "SR": {
              "OF1": {
                "bit": 0,
                "description": "See OF3"
              },
              "OF2": {
                "bit": 1,
                "description": "See OF3"
              },
              "OF3": {
                "bit": 2,
                "description": "OF3 Output Compare 3 Flag OF2 Output Compare 2 Flag OF1 Output Compare 1 Flag The OFn bit indicates that a compare event has occurred on Output Compare channel n"
              },
              "IF1": {
                "bit": 3,
                "description": "See IF2"
              },
              "IF2": {
                "bit": 4,
                "description": "IF2 Input capture 2 Flag IF1 Input capture 1 Flag The IFn bit indicates that a capture event has occurred on Input Capture channel n"
              },
              "ROV": {
                "bit": 5,
                "description": "Rollover Flag"
              }
            },
            "IR": {
              "OF1IE": {
                "bit": 0,
                "description": "See OF3IE"
              },
              "OF2IE": {
                "bit": 1,
                "description": "See OF3IE"
              },
              "OF3IE": {
                "bit": 2,
                "description": "OF3IE Output Compare 3 Interrupt Enable OF2IE Output Compare 2 Interrupt Enable OF1IE Output Compare 1 Interrupt Enable The OFnIE bit controls the Output Compare Channel n interrupt"
              },
              "IF1IE": {
                "bit": 3,
                "description": "See IF2IE"
              },
              "IF2IE": {
                "bit": 4,
                "description": "IF2IE Input capture 2 Interrupt Enable IF1IE Input capture 1 Interrupt Enable The IFnIE bit controls the IFnIE Input Capture n Interrupt Enable"
              },
              "ROVIE": {
                "bit": 5,
                "description": "Rollover Interrupt Enable. The ROVIE bit controls the Rollover interrupt."
              }
            },
            "OCR1": {
              "COMP": {
                "bit": 0,
                "description": "Compare Value",
                "width": 32
              }
            },
            "OCR2": {
              "COMP": {
                "bit": 0,
                "description": "Compare Value",
                "width": 32
              }
            },
            "OCR3": {
              "COMP": {
                "bit": 0,
                "description": "Compare Value",
                "width": 32
              }
            },
            "ICR1": {
              "CAPT": {
                "bit": 0,
                "description": "Capture Value",
                "width": 32
              }
            },
            "ICR2": {
              "CAPT": {
                "bit": 0,
                "description": "Capture Value",
                "width": 32
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value. The COUNT bits show the current count value of the GPT counter.",
                "width": 32
              }
            }
          }
        },
        "GPT2": {
          "instances": [
            {
              "name": "GPT2",
              "base": "0x401F0000",
              "irq": 31
            }
          ],
          "registers": {}
        },
        "OCOTP": {
          "instances": [
            {
              "name": "OCOTP",
              "base": "0x401F4000"
            }
          ],
          "registers": {
            "HW_OCOTP_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "OTP Controller Control Register"
            },
            "HW_OCOTP_CTRL_SET": {
              "offset": "0x04",
              "size": 32,
              "description": "OTP Controller Control Register"
            },
            "HW_OCOTP_CTRL_CLR": {
              "offset": "0x08",
              "size": 32,
              "description": "OTP Controller Control Register"
            },
            "HW_OCOTP_CTRL_TOG": {
              "offset": "0x0C",
              "size": 32,
              "description": "OTP Controller Control Register"
            },
            "HW_OCOTP_TIMING": {
              "offset": "0x10",
              "size": 32,
              "description": "OTP Controller Timing Register"
            },
            "HW_OCOTP_DATA": {
              "offset": "0x20",
              "size": 32,
              "description": "OTP Controller Write Data Register"
            },
            "HW_OCOTP_READ_CTRL": {
              "offset": "0x30",
              "size": 32,
              "description": "OTP Controller Write Data Register"
            },
            "HW_OCOTP_READ_FUSE_DATA": {
              "offset": "0x40",
              "size": 32,
              "description": "OTP Controller Read Data Register"
            },
            "HW_OCOTP_SW_STICKY": {
              "offset": "0x50",
              "size": 32,
              "description": "Sticky bit Register"
            },
            "HW_OCOTP_SCS": {
              "offset": "0x60",
              "size": 32,
              "description": "Software Controllable Signals Register"
            },
            "HW_OCOTP_SCS_SET": {
              "offset": "0x64",
              "size": 32,
              "description": "Software Controllable Signals Register"
            },
            "HW_OCOTP_SCS_CLR": {
              "offset": "0x68",
              "size": 32,
              "description": "Software Controllable Signals Register"
            },
            "HW_OCOTP_SCS_TOG": {
              "offset": "0x6C",
              "size": 32,
              "description": "Software Controllable Signals Register"
            },
            "HW_OCOTP_VERSION": {
              "offset": "0x90",
              "size": 32,
              "description": "OTP Controller Version Register"
            },
            "HW_OCOTP_TIMING2": {
              "offset": "0x100",
              "size": 32,
              "description": "OTP Controller Timing Register 2"
            },
            "HW_OCOTP_LOCK": {
              "offset": "0x400",
              "size": 32,
              "description": "Value of OTP Bank0 Word0 (Lock controls)"
            },
            "HW_OCOTP_CFG0": {
              "offset": "0x410",
              "size": 32,
              "description": "Value of OTP Bank0 Word1 (Configuration and Manufacturing Info.)"
            },
            "HW_OCOTP_CFG1": {
              "offset": "0x420",
              "size": 32,
              "description": "Value of OTP Bank0 Word2 (Configuration and Manufacturing Info.)"
            },
            "HW_OCOTP_CFG2": {
              "offset": "0x430",
              "size": 32,
              "description": "Value of OTP Bank0 Word3 (Configuration and Manufacturing Info.)"
            },
            "HW_OCOTP_CFG3": {
              "offset": "0x440",
              "size": 32,
              "description": "Value of OTP Bank0 Word4 (Configuration and Manufacturing Info.)"
            },
            "HW_OCOTP_CFG4": {
              "offset": "0x450",
              "size": 32,
              "description": "Value of OTP Bank0 Word5 (Configuration and Manufacturing Info.)"
            },
            "HW_OCOTP_CFG5": {
              "offset": "0x460",
              "size": 32,
              "description": "Value of OTP Bank0 Word6 (Configuration and Manufacturing Info.)"
            },
            "HW_OCOTP_CFG6": {
              "offset": "0x470",
              "size": 32,
              "description": "Value of OTP Bank0 Word7 (Configuration and Manufacturing Info.)"
            },
            "HW_OCOTP_MEM0": {
              "offset": "0x480",
              "size": 32,
              "description": "Value of OTP Bank1 Word0 (Memory Related Info.)"
            },
            "HW_OCOTP_MEM1": {
              "offset": "0x490",
              "size": 32,
              "description": "Value of OTP Bank1 Word1 (Memory Related Info.)"
            },
            "HW_OCOTP_MEM2": {
              "offset": "0x4A0",
              "size": 32,
              "description": "Value of OTP Bank1 Word2 (Memory Related Info.)"
            },
            "HW_OCOTP_MEM3": {
              "offset": "0x4B0",
              "size": 32,
              "description": "Value of OTP Bank1 Word3 (Memory Related Info.)"
            },
            "HW_OCOTP_MEM4": {
              "offset": "0x4C0",
              "size": 32,
              "description": "Value of OTP Bank1 Word4 (Memory Related Info.)"
            },
            "HW_OCOTP_ANA0": {
              "offset": "0x4D0",
              "size": 32,
              "description": "Value of OTP Bank1 Word5 (Analog Info.)"
            },
            "HW_OCOTP_ANA1": {
              "offset": "0x4E0",
              "size": 32,
              "description": "Value of OTP Bank1 Word6 (Analog Info.)"
            },
            "HW_OCOTP_ANA2": {
              "offset": "0x4F0",
              "size": 32,
              "description": "Value of OTP Bank1 Word7 (Analog Info.)"
            },
            "HW_OCOTP_SRK0": {
              "offset": "0x580",
              "size": 32,
              "description": "Shadow Register for OTP Bank3 Word0 (SRK Hash)"
            },
            "HW_OCOTP_SRK1": {
              "offset": "0x590",
              "size": 32,
              "description": "Shadow Register for OTP Bank3 Word1 (SRK Hash)"
            },
            "HW_OCOTP_SRK2": {
              "offset": "0x5A0",
              "size": 32,
              "description": "Shadow Register for OTP Bank3 Word2 (SRK Hash)"
            },
            "HW_OCOTP_SRK3": {
              "offset": "0x5B0",
              "size": 32,
              "description": "Shadow Register for OTP Bank3 Word3 (SRK Hash)"
            },
            "HW_OCOTP_SRK4": {
              "offset": "0x5C0",
              "size": 32,
              "description": "Shadow Register for OTP Bank3 Word4 (SRK Hash)"
            },
            "HW_OCOTP_SRK5": {
              "offset": "0x5D0",
              "size": 32,
              "description": "Shadow Register for OTP Bank3 Word5 (SRK Hash)"
            },
            "HW_OCOTP_SRK6": {
              "offset": "0x5E0",
              "size": 32,
              "description": "Shadow Register for OTP Bank3 Word6 (SRK Hash)"
            },
            "HW_OCOTP_SRK7": {
              "offset": "0x5F0",
              "size": 32,
              "description": "Shadow Register for OTP Bank3 Word7 (SRK Hash)"
            },
            "HW_OCOTP_SJC_RESP0": {
              "offset": "0x600",
              "size": 32,
              "description": "Value of OTP Bank4 Word0 (Secure JTAG Response Field)"
            },
            "HW_OCOTP_SJC_RESP1": {
              "offset": "0x610",
              "size": 32,
              "description": "Value of OTP Bank4 Word1 (Secure JTAG Response Field)"
            },
            "HW_OCOTP_MAC0": {
              "offset": "0x620",
              "size": 32,
              "description": "Value of OTP Bank4 Word2 (MAC Address)"
            },
            "HW_OCOTP_MAC1": {
              "offset": "0x630",
              "size": 32,
              "description": "Value of OTP Bank4 Word3 (MAC Address)"
            },
            "HW_OCOTP_GP3": {
              "offset": "0x640",
              "size": 32,
              "description": "Value of OTP Bank4 Word4 (MAC Address)"
            },
            "HW_OCOTP_GP1": {
              "offset": "0x660",
              "size": 32,
              "description": "Value of OTP Bank4 Word6 (General Purpose Customer Defined Info)"
            },
            "HW_OCOTP_GP2": {
              "offset": "0x670",
              "size": 32,
              "description": "Value of OTP Bank4 Word7 (General Purpose Customer Defined Info)"
            },
            "HW_OCOTP_SW_GP1": {
              "offset": "0x680",
              "size": 32,
              "description": "Value of OTP Bank5 Word0 (SW GP1)"
            },
            "HW_OCOTP_SW_GP20": {
              "offset": "0x690",
              "size": 32,
              "description": "Value of OTP Bank5 Word1 (SW GP2)"
            },
            "HW_OCOTP_SW_GP21": {
              "offset": "0x6A0",
              "size": 32,
              "description": "Value of OTP Bank5 Word2 (SW GP2)"
            },
            "HW_OCOTP_SW_GP22": {
              "offset": "0x6B0",
              "size": 32,
              "description": "Value of OTP Bank5 Word3 (SW GP2)"
            },
            "HW_OCOTP_SW_GP23": {
              "offset": "0x6C0",
              "size": 32,
              "description": "Value of OTP Bank5 Word4 (SW GP2)"
            },
            "HW_OCOTP_MISC_CONF0": {
              "offset": "0x6D0",
              "size": 32,
              "description": "Value of OTP Bank5 Word5 (Misc Conf)"
            },
            "HW_OCOTP_MISC_CONF1": {
              "offset": "0x6E0",
              "size": 32,
              "description": "Value of OTP Bank5 Word6 (Misc Conf)"
            },
            "HW_OCOTP_SRK_REVOKE": {
              "offset": "0x6F0",
              "size": 32,
              "description": "Value of OTP Bank5 Word7 (SRK Revoke)"
            }
          },
          "bits": {
            "HW_OCOTP_CTRL": {
              "ADDR": {
                "bit": 0,
                "description": "OTP write and read access address register",
                "width": 6
              },
              "BUSY": {
                "bit": 8,
                "description": "OTP controller status bit"
              },
              "ERROR": {
                "bit": 9,
                "description": "Set by the controller when an access to a locked region(OTP or shadow register) is requested"
              },
              "RELOAD_SHADOWS": {
                "bit": 10,
                "description": "Set to force re-loading the shadow registers (HW/SW capability and LOCK)"
              },
              "WR_UNLOCK": {
                "bit": 16,
                "description": "Write 0x3E77 to enable OTP write accesses",
                "width": 16
              }
            },
            "HW_OCOTP_CTRL_SET": {
              "ADDR": {
                "bit": 0,
                "description": "OTP write and read access address register",
                "width": 6
              },
              "BUSY": {
                "bit": 8,
                "description": "OTP controller status bit"
              },
              "ERROR": {
                "bit": 9,
                "description": "Set by the controller when an access to a locked region(OTP or shadow register) is requested"
              },
              "RELOAD_SHADOWS": {
                "bit": 10,
                "description": "Set to force re-loading the shadow registers (HW/SW capability and LOCK)"
              },
              "WR_UNLOCK": {
                "bit": 16,
                "description": "Write 0x3E77 to enable OTP write accesses",
                "width": 16
              }
            },
            "HW_OCOTP_CTRL_CLR": {
              "ADDR": {
                "bit": 0,
                "description": "OTP write and read access address register",
                "width": 6
              },
              "BUSY": {
                "bit": 8,
                "description": "OTP controller status bit"
              },
              "ERROR": {
                "bit": 9,
                "description": "Set by the controller when an access to a locked region(OTP or shadow register) is requested"
              },
              "RELOAD_SHADOWS": {
                "bit": 10,
                "description": "Set to force re-loading the shadow registers (HW/SW capability and LOCK)"
              },
              "WR_UNLOCK": {
                "bit": 16,
                "description": "Write 0x3E77 to enable OTP write accesses",
                "width": 16
              }
            },
            "HW_OCOTP_CTRL_TOG": {
              "ADDR": {
                "bit": 0,
                "description": "OTP write and read access address register",
                "width": 6
              },
              "BUSY": {
                "bit": 8,
                "description": "OTP controller status bit"
              },
              "ERROR": {
                "bit": 9,
                "description": "Set by the controller when an access to a locked region(OTP or shadow register) is requested"
              },
              "RELOAD_SHADOWS": {
                "bit": 10,
                "description": "Set to force re-loading the shadow registers (HW/SW capability and LOCK)"
              },
              "WR_UNLOCK": {
                "bit": 16,
                "description": "Write 0x3E77 to enable OTP write accesses",
                "width": 16
              }
            },
            "HW_OCOTP_TIMING": {
              "STROBE_PROG": {
                "bit": 0,
                "description": "This count value specifies the strobe period in one time write OTP",
                "width": 12
              },
              "RELAX": {
                "bit": 12,
                "description": "This count value specifies the time to add to all default timing parameters other than the Tpgm and Trd",
                "width": 4
              },
              "STROBE_READ": {
                "bit": 16,
                "description": "This count value specifies the strobe period in one time read OTP",
                "width": 6
              },
              "WAIT": {
                "bit": 22,
                "description": "This count value specifies time interval between auto read and write access in one time program",
                "width": 6
              }
            },
            "HW_OCOTP_DATA": {
              "DATA": {
                "bit": 0,
                "description": "Used to initiate a write to OTP",
                "width": 32
              }
            },
            "HW_OCOTP_READ_CTRL": {
              "READ_FUSE": {
                "bit": 0,
                "description": "Used to initiate a read to OTP"
              }
            },
            "HW_OCOTP_READ_FUSE_DATA": {
              "DATA": {
                "bit": 0,
                "description": "The data read from OTP",
                "width": 32
              }
            },
            "HW_OCOTP_SW_STICKY": {
              "SRK_REVOKE_LOCK": {
                "bit": 1,
                "description": "Shadow register write and OTP write lock for SRK_REVOKE region"
              },
              "FIELD_RETURN_LOCK": {
                "bit": 2,
                "description": "Shadow register write and OTP write lock for FIELD_RETURN region"
              }
            },
            "HW_OCOTP_SCS": {
              "HAB_JDE": {
                "bit": 0,
                "description": "HAB JTAG Debug Enable"
              },
              "SPARE": {
                "bit": 1,
                "description": "Unallocated read/write bits for implementation specific software use.",
                "width": 30
              },
              "LOCK": {
                "bit": 31,
                "description": "When set, all of the bits in this register are locked and can not be changed through SW programming"
              }
            },
            "HW_OCOTP_SCS_SET": {
              "HAB_JDE": {
                "bit": 0,
                "description": "HAB JTAG Debug Enable"
              },
              "SPARE": {
                "bit": 1,
                "description": "Unallocated read/write bits for implementation specific software use.",
                "width": 30
              },
              "LOCK": {
                "bit": 31,
                "description": "When set, all of the bits in this register are locked and can not be changed through SW programming"
              }
            },
            "HW_OCOTP_SCS_CLR": {
              "HAB_JDE": {
                "bit": 0,
                "description": "HAB JTAG Debug Enable"
              },
              "SPARE": {
                "bit": 1,
                "description": "Unallocated read/write bits for implementation specific software use.",
                "width": 30
              },
              "LOCK": {
                "bit": 31,
                "description": "When set, all of the bits in this register are locked and can not be changed through SW programming"
              }
            },
            "HW_OCOTP_SCS_TOG": {
              "HAB_JDE": {
                "bit": 0,
                "description": "HAB JTAG Debug Enable"
              },
              "SPARE": {
                "bit": 1,
                "description": "Unallocated read/write bits for implementation specific software use.",
                "width": 30
              },
              "LOCK": {
                "bit": 31,
                "description": "When set, all of the bits in this register are locked and can not be changed through SW programming"
              }
            },
            "HW_OCOTP_VERSION": {
              "STEP": {
                "bit": 0,
                "description": "Fixed read-only value reflecting the stepping of the RTL version.",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Fixed read-only value reflecting the MINOR field of the RTL version.",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Fixed read-only value reflecting the MAJOR field of the RTL version.",
                "width": 8
              }
            },
            "HW_OCOTP_TIMING2": {
              "RELAX_PROG": {
                "bit": 0,
                "description": "This count value specifies the strobe period in one time write OTP",
                "width": 12
              },
              "RELAX_READ": {
                "bit": 16,
                "description": "This count value specifies the strobe period in one time read OTP",
                "width": 6
              },
              "RELAX1": {
                "bit": 22,
                "description": "This count value specifies time interval between auto read and write access in one time program",
                "width": 8
              }
            },
            "HW_OCOTP_LOCK": {
              "TESTER": {
                "bit": 0,
                "description": "Status of shadow register and OTP write lock for tester region",
                "width": 2
              },
              "BOOT_CFG": {
                "bit": 2,
                "description": "Status of shadow register and OTP write lock for boot_cfg region",
                "width": 2
              },
              "MEM_TRIM": {
                "bit": 4,
                "description": "Status of shadow register and OTP write lock for mem_trim region",
                "width": 2
              },
              "SJC_RESP": {
                "bit": 6,
                "description": "Status of shadow register read and write, OTP read and write lock for sjc_resp region"
              },
              "MAC_ADDR": {
                "bit": 8,
                "description": "Status of shadow register and OTP write lock for mac_addr region",
                "width": 2
              },
              "GP1": {
                "bit": 10,
                "description": "Status of shadow register and OTP write lock for gp1 region",
                "width": 2
              },
              "GP2": {
                "bit": 12,
                "description": "Status of shadow register and OTP write lock for gp2 region",
                "width": 2
              },
              "OTPMK_MSB": {
                "bit": 15,
                "description": "Status of shadow register read and write, OTP read and write lock for otpmk region (MSB)"
              },
              "SW_GP1": {
                "bit": 16,
                "description": "Status of shadow register and OTP write lock for sw_gp1 region"
              },
              "OTPMK_LSB": {
                "bit": 17,
                "description": "Status of shadow register read and write, OTP read and write lock for otpmk region (LSB)"
              },
              "ANALOG": {
                "bit": 18,
                "description": "Status of shadow register and OTP write lock for analog region",
                "width": 2
              },
              "OTPMK_CRC": {
                "bit": 20,
                "description": "Status of shadow register and OTP write lock for otpmk_crc region"
              },
              "SW_GP2_LOCK": {
                "bit": 21,
                "description": "Status of shadow register and OTP write lock for sw_gp2 region"
              },
              "MISC_CONF": {
                "bit": 22,
                "description": "Status of shadow register and OTP write lock for misc_conf region"
              },
              "SW_GP2_RLOCK": {
                "bit": 23,
                "description": "Status of shadow register and OTP read lock for sw_gp2 region"
              },
              "GP3": {
                "bit": 26,
                "description": "Status of shadow register and OTP write lock for gp3 region",
                "width": 2
              },
              "FIELD_RETURN": {
                "bit": 28,
                "description": "Reserved",
                "width": 4
              }
            },
            "HW_OCOTP_CFG0": {
              "BITS": {
                "bit": 0,
                "description": "This register contains 32 bits of the Unique ID and SJC_CHALLENGE field",
                "width": 32
              }
            },
            "HW_OCOTP_CFG1": {
              "BITS": {
                "bit": 0,
                "description": "This register contains 32 bits of the Unique ID and SJC_CHALLENGE field",
                "width": 32
              }
            },
            "HW_OCOTP_CFG2": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 0, word 3 (ADDR = 0x03)",
                "width": 32
              }
            },
            "HW_OCOTP_CFG3": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 0, word 4 (ADDR = 0x04)",
                "width": 32
              }
            },
            "HW_OCOTP_CFG4": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 0, word 5 (ADDR = 0x05)",
                "width": 32
              }
            },
            "HW_OCOTP_CFG5": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 0, word 6 (ADDR = 0x06)",
                "width": 32
              }
            },
            "HW_OCOTP_CFG6": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 0, word 7 (ADDR = 0x07)",
                "width": 32
              }
            },
            "HW_OCOTP_MEM0": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP bank 1, word 0 (ADDR = 0x08)",
                "width": 32
              }
            },
            "HW_OCOTP_MEM1": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP bank 1, word 1 (ADDR = 0x09)",
                "width": 32
              }
            },
            "HW_OCOTP_MEM2": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP bank 1, word 2 (ADDR = 0x0A)",
                "width": 32
              }
            },
            "HW_OCOTP_MEM3": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP bank 1, word 3 (ADDR = 0x0B)",
                "width": 32
              }
            },
            "HW_OCOTP_MEM4": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP bank 1, word 4 (ADDR = 0x0C)",
                "width": 32
              }
            },
            "HW_OCOTP_ANA0": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP bank 1, word 5 (ADDR = 0x0D)",
                "width": 32
              }
            },
            "HW_OCOTP_ANA1": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP bank 1, word 6 (ADDR = 0x0E)",
                "width": 32
              }
            },
            "HW_OCOTP_ANA2": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP bank 1, word 7 (ADDR = 0x0F)",
                "width": 32
              }
            },
            "HW_OCOTP_SRK0": {
              "BITS": {
                "bit": 0,
                "description": "Shadow register for the hash of the Super Root Key word0 (Copy of OTP Bank 3, word 0 (ADDR = 0x1C))",
                "width": 32
              }
            },
            "HW_OCOTP_SRK1": {
              "BITS": {
                "bit": 0,
                "description": "Shadow register for the hash of the Super Root Key word1 (Copy of OTP Bank 3, word 1 (ADDR = 0x1D))",
                "width": 32
              }
            },
            "HW_OCOTP_SRK2": {
              "BITS": {
                "bit": 0,
                "description": "Shadow register for the hash of the Super Root Key word2 (Copy of OTP Bank 3, word 2 (ADDR = 0x1E))",
                "width": 32
              }
            },
            "HW_OCOTP_SRK3": {
              "BITS": {
                "bit": 0,
                "description": "Shadow register for the hash of the Super Root Key word3 (Copy of OTP Bank 3, word 3 (ADDR = 0x1F))",
                "width": 32
              }
            },
            "HW_OCOTP_SRK4": {
              "BITS": {
                "bit": 0,
                "description": "Shadow register for the hash of the Super Root Key word4 (Copy of OTP Bank 3, word 4 (ADDR = 0x20))",
                "width": 32
              }
            },
            "HW_OCOTP_SRK5": {
              "BITS": {
                "bit": 0,
                "description": "Shadow register for the hash of the Super Root Key word5 (Copy of OTP Bank 3, word 5 (ADDR = 0x21))",
                "width": 32
              }
            },
            "HW_OCOTP_SRK6": {
              "BITS": {
                "bit": 0,
                "description": "Shadow register for the hash of the Super Root Key word6 (Copy of OTP Bank 3, word 6 (ADDR = 0x22))",
                "width": 32
              }
            },
            "HW_OCOTP_SRK7": {
              "BITS": {
                "bit": 0,
                "description": "Shadow register for the hash of the Super Root Key word7 (Copy of OTP Bank 3, word 7 (ADDR = 0x23))",
                "width": 32
              }
            },
            "HW_OCOTP_SJC_RESP0": {
              "BITS": {
                "bit": 0,
                "description": "Shadow register for the SJC_RESP Key word0 (Copy of OTP Bank 4, word 0 (ADDR = 0x20))",
                "width": 32
              }
            },
            "HW_OCOTP_SJC_RESP1": {
              "BITS": {
                "bit": 0,
                "description": "Shadow register for the SJC_RESP Key word1 (Copy of OTP Bank 4, word 1 (ADDR = 0x21))",
                "width": 32
              }
            },
            "HW_OCOTP_MAC0": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 4, word 2 (ADDR = 0x22).",
                "width": 32
              }
            },
            "HW_OCOTP_MAC1": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 4, word 3 (ADDR = 0x23).",
                "width": 32
              }
            },
            "HW_OCOTP_GP3": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 4, word 4 (ADDR = 0x24).",
                "width": 32
              }
            },
            "HW_OCOTP_GP1": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 4, word 6 (ADDR = 0x26).",
                "width": 32
              }
            },
            "HW_OCOTP_GP2": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 4, word 7 (ADDR = 0x27).",
                "width": 32
              }
            },
            "HW_OCOTP_SW_GP1": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 5, word 0 (ADDR = 0x28).",
                "width": 32
              }
            },
            "HW_OCOTP_SW_GP20": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 5, word 1 (ADDR = 0x29).",
                "width": 32
              }
            },
            "HW_OCOTP_SW_GP21": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 5, word 2 (ADDR = 0x2a).",
                "width": 32
              }
            },
            "HW_OCOTP_SW_GP22": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 5, word 3 (ADDR = 0x2b).",
                "width": 32
              }
            },
            "HW_OCOTP_SW_GP23": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 5, word 4 (ADDR = 0x2c).",
                "width": 32
              }
            },
            "HW_OCOTP_MISC_CONF0": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 5, word 5 (ADDR = 0x2d).",
                "width": 32
              }
            },
            "HW_OCOTP_MISC_CONF1": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 5, word 6 (ADDR = 0x2e).",
                "width": 32
              }
            },
            "HW_OCOTP_SRK_REVOKE": {
              "BITS": {
                "bit": 0,
                "description": "Reflects value of OTP Bank 5, word 7 (ADDR = 0x2f).",
                "width": 32
              }
            }
          }
        },
        "KPP": {
          "instances": [
            {
              "name": "KPP",
              "base": "0x401FC000",
              "irq": 39
            }
          ],
          "registers": {
            "KPCR": {
              "offset": "0x00",
              "size": 16,
              "description": "Keypad Control Register"
            },
            "KPSR": {
              "offset": "0x02",
              "size": 16,
              "description": "Keypad Status Register"
            },
            "KDDR": {
              "offset": "0x04",
              "size": 16,
              "description": "Keypad Data Direction Register"
            },
            "KPDR": {
              "offset": "0x06",
              "size": 16,
              "description": "Keypad Data Register"
            }
          },
          "bits": {
            "KPCR": {
              "KRE": {
                "bit": 0,
                "description": "Keypad Row Enable",
                "width": 8
              },
              "KCO": {
                "bit": 8,
                "description": "Keypad Column Strobe Open-Drain Enable",
                "width": 8
              }
            },
            "KPSR": {
              "KPKD": {
                "bit": 0,
                "description": "Keypad Key Depress"
              },
              "KPKR": {
                "bit": 1,
                "description": "Keypad Key Release"
              },
              "KDSC": {
                "bit": 2,
                "description": "Key Depress Synchronizer Clear"
              },
              "KRSS": {
                "bit": 3,
                "description": "Key Release Synchronizer Set"
              },
              "KDIE": {
                "bit": 8,
                "description": "Keypad Key Depress Interrupt Enable"
              },
              "KRIE": {
                "bit": 9,
                "description": "Keypad Release Interrupt Enable"
              }
            },
            "KDDR": {
              "KRDD": {
                "bit": 0,
                "description": "Keypad Row Data Direction",
                "width": 8
              },
              "KCDD": {
                "bit": 8,
                "description": "Keypad Column Data Direction Register",
                "width": 8
              }
            },
            "KPDR": {
              "KRD": {
                "bit": 0,
                "description": "Keypad Row Data",
                "width": 8
              },
              "KCD": {
                "bit": 8,
                "description": "Keypad Column Data",
                "width": 8
              }
            }
          }
        },
        "SystemControl": {
          "instances": [
            {
              "name": "SystemControl",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "ACTLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Auxiliary Control Register,"
            },
            "CPUID": {
              "offset": "0xD00",
              "size": 32,
              "description": "CPUID Base Register"
            },
            "ICSR": {
              "offset": "0xD04",
              "size": 32,
              "description": "Interrupt Control and State Register"
            },
            "VTOR": {
              "offset": "0xD08",
              "size": 32,
              "description": "Vector Table Offset Register"
            },
            "AIRCR": {
              "offset": "0xD0C",
              "size": 32,
              "description": "Application Interrupt and Reset Control Register"
            },
            "SCR": {
              "offset": "0xD10",
              "size": 32,
              "description": "System Control Register"
            },
            "CCR": {
              "offset": "0xD14",
              "size": 32,
              "description": "Configuration and Control Register"
            },
            "SHPR1": {
              "offset": "0xD18",
              "size": 32,
              "description": "System Handler Priority Register 1"
            },
            "SHPR2": {
              "offset": "0xD1C",
              "size": 32,
              "description": "System Handler Priority Register 2"
            },
            "SHPR3": {
              "offset": "0xD20",
              "size": 32,
              "description": "System Handler Priority Register 3"
            },
            "SHCSR": {
              "offset": "0xD24",
              "size": 32,
              "description": "System Handler Control and State Register"
            },
            "CFSR": {
              "offset": "0xD28",
              "size": 32,
              "description": "Configurable Fault Status Register"
            },
            "HFSR": {
              "offset": "0xD2C",
              "size": 32,
              "description": "HardFault Status register"
            },
            "DFSR": {
              "offset": "0xD30",
              "size": 32,
              "description": "Debug Fault Status Register"
            },
            "MMFAR": {
              "offset": "0xD34",
              "size": 32,
              "description": "MemManage Fault Address Register"
            },
            "BFAR": {
              "offset": "0xD38",
              "size": 32,
              "description": "BusFault Address Register"
            },
            "ID_PFR0": {
              "offset": "0xD40",
              "size": 32,
              "description": "Processor Feature Register 0"
            },
            "ID_PFR1": {
              "offset": "0xD44",
              "size": 32,
              "description": "Processor Feature Register 1"
            },
            "ID_DFR0": {
              "offset": "0xD48",
              "size": 32,
              "description": "Debug Feature Register"
            },
            "ID_AFR0": {
              "offset": "0xD4C",
              "size": 32,
              "description": "Auxiliary Feature Register"
            },
            "ID_MMFR0": {
              "offset": "0xD50",
              "size": 32,
              "description": "Memory Model Feature Register 0"
            },
            "ID_MMFR1": {
              "offset": "0xD54",
              "size": 32,
              "description": "Memory Model Feature Register 1"
            },
            "ID_MMFR2": {
              "offset": "0xD58",
              "size": 32,
              "description": "Memory Model Feature Register 2"
            },
            "ID_MMFR3": {
              "offset": "0xD5C",
              "size": 32,
              "description": "Memory Model Feature Register 3"
            },
            "ID_ISAR0": {
              "offset": "0xD60",
              "size": 32,
              "description": "Instruction Set Attributes Register 0"
            },
            "ID_ISAR1": {
              "offset": "0xD64",
              "size": 32,
              "description": "Instruction Set Attributes Register 1"
            },
            "ID_ISAR2": {
              "offset": "0xD68",
              "size": 32,
              "description": "Instruction Set Attributes Register 2"
            },
            "ID_ISAR3": {
              "offset": "0xD6C",
              "size": 32,
              "description": "Instruction Set Attributes Register 3"
            },
            "ID_ISAR4": {
              "offset": "0xD70",
              "size": 32,
              "description": "Instruction Set Attributes Register 4"
            },
            "CLIDR": {
              "offset": "0xD78",
              "size": 32,
              "description": "Cache Level ID register"
            },
            "CTR": {
              "offset": "0xD7C",
              "size": 32,
              "description": "Cache Type register"
            },
            "CCSIDR": {
              "offset": "0xD80",
              "size": 32,
              "description": "Cache Size ID Register"
            },
            "CSSELR": {
              "offset": "0xD84",
              "size": 32,
              "description": "Cache Size Selection Register"
            },
            "CPACR": {
              "offset": "0xD88",
              "size": 32,
              "description": "Coprocessor Access Control Register"
            },
            "STIR": {
              "offset": "0xF00",
              "size": 32,
              "description": "Instruction cache invalidate all to Point of Unification (PoU)"
            },
            "ICIALLU": {
              "offset": "0xF50",
              "size": 32,
              "description": "Instruction cache invalidate all to Point of Unification (PoU)"
            },
            "ICIMVAU": {
              "offset": "0xF58",
              "size": 32,
              "description": "Instruction cache invalidate by address to PoU"
            },
            "DCIMVAC": {
              "offset": "0xF5C",
              "size": 32,
              "description": "Data cache invalidate by address to Point of Coherency (PoC)"
            },
            "DCISW": {
              "offset": "0xF60",
              "size": 32,
              "description": "Data cache invalidate by set/way"
            },
            "DCCMVAU": {
              "offset": "0xF64",
              "size": 32,
              "description": "Data cache by address to PoU"
            },
            "DCCMVAC": {
              "offset": "0xF68",
              "size": 32,
              "description": "Data cache clean by address to PoC"
            },
            "DCCSW": {
              "offset": "0xF6C",
              "size": 32,
              "description": "Data cache clean by set/way"
            },
            "DCCIMVAC": {
              "offset": "0xF70",
              "size": 32,
              "description": "Data cache clean and invalidate by address to PoC"
            },
            "DCCISW": {
              "offset": "0xF74",
              "size": 32,
              "description": "Data cache clean and invalidate by set/way"
            },
            "CM7_ITCMCR": {
              "offset": "0xF90",
              "size": 32,
              "description": "Instruction Tightly-Coupled Memory Control Register"
            },
            "CM7_DTCMCR": {
              "offset": "0xF94",
              "size": 32,
              "description": "Data Tightly-Coupled Memory Control Register"
            },
            "CM7_AHBPCR": {
              "offset": "0xF98",
              "size": 32,
              "description": "AHBP Control Register"
            },
            "CM7_CACR": {
              "offset": "0xF9C",
              "size": 32,
              "description": "L1 Cache Control Register"
            },
            "CM7_AHBSCR": {
              "offset": "0xFA0",
              "size": 32,
              "description": "AHB Slave Control Register"
            },
            "CM7_ABFSR": {
              "offset": "0xFA8",
              "size": 32,
              "description": "Auxiliary Bus Fault Status Register"
            }
          },
          "bits": {
            "ACTLR": {
              "DISFOLD": {
                "bit": 2,
                "description": "Disables folding of IT instructions."
              },
              "FPEXCODIS": {
                "bit": 10,
                "description": "Disables FPU exception outputs."
              },
              "DISRAMODE": {
                "bit": 11,
                "description": "Disables dynamic read allocate mode for Write-Back Write-Allocate memory regions."
              },
              "DISITMATBFLUSH": {
                "bit": 12,
                "description": "Disables ITM and DWT ATB flush."
              },
              "DISBTACREAD": {
                "bit": 13,
                "description": "Disables BTAC read."
              },
              "DISBTACALLOC": {
                "bit": 14,
                "description": "Disables BTAC allocate."
              },
              "DISCRITAXIRUR": {
                "bit": 15,
                "description": "Disables critical AXI Read-Under-Read."
              },
              "DISDI": {
                "bit": 16,
                "description": "Disables dual-issued.",
                "width": 5
              },
              "DISISSCH1": {
                "bit": 21,
                "description": "Disables dual-issued.",
                "width": 5
              },
              "DISDYNADD": {
                "bit": 26,
                "description": "Disables dynamic allocation of ADD and SUB instructions"
              },
              "DISCRITAXIRUW": {
                "bit": 27,
                "description": "Disables critical AXI read-under-write"
              },
              "DISFPUISSOPT": {
                "bit": 28,
                "description": "Disables critical AXI read-under-write"
              }
            },
            "CPUID": {
              "REVISION": {
                "bit": 0,
                "description": "Indicates patch release: 0x0 = Patch 0",
                "width": 4
              },
              "PARTNO": {
                "bit": 4,
                "description": "Indicates part number",
                "width": 12
              },
              "ARCHITECTURE": {
                "bit": 16,
                "description": "ARCHITECTURE",
                "width": 4
              },
              "VARIANT": {
                "bit": 20,
                "description": "Indicates processor revision: 0x2 = Revision 2",
                "width": 4
              },
              "IMPLEMENTER": {
                "bit": 24,
                "description": "Implementer code",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active exception number",
                "width": 9
              },
              "RETTOBASE": {
                "bit": 11,
                "description": "Indicates whether there are preempted active exceptions"
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Exception number of the highest priority pending enabled exception",
                "width": 9
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Interrupt pending flag, excluding NMI and Faults"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "SysTick exception clear-pending bit"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "SysTick exception set-pending bit"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "PendSV clear-pending bit"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "PendSV set-pending bit"
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "NMI set-pending bit"
              }
            },
            "VTOR": {
              "TBLOFF": {
                "bit": 7,
                "description": "Vector table base offset",
                "width": 25
              }
            },
            "AIRCR": {
              "VECTRESET": {
                "bit": 0,
                "description": "Writing 1 to this bit causes a local system reset"
              },
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "Writing 1 to this bit clears all active state information for fixed and configurable exceptions."
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "System reset request"
              },
              "PRIGROUP": {
                "bit": 8,
                "description": "Interrupt priority grouping field. This field determines the split of group priority from subpriority.",
                "width": 3
              },
              "ENDIANNESS": {
                "bit": 15,
                "description": "Data endianness"
              },
              "VECTKEY": {
                "bit": 16,
                "description": "Register key",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "Indicates sleep-on-exit when returning from Handler mode to Thread mode"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "Controls whether the processor uses sleep or deep sleep as its low power mode"
              },
              "SEVONPEND": {
                "bit": 4,
                "description": "Send Event on Pending bit"
              }
            },
            "CCR": {
              "NONBASETHRDENA": {
                "bit": 0,
                "description": "Indicates how the processor enters Thread mode"
              },
              "USERSETMPEND": {
                "bit": 1,
                "description": "Enables unprivileged software access to the STIR"
              },
              "UNALIGN_TRP": {
                "bit": 3,
                "description": "Enables unaligned access traps"
              },
              "DIV_0_TRP": {
                "bit": 4,
                "description": "Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0"
              },
              "BFHFNMIGN": {
                "bit": 8,
                "description": "Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions."
              },
              "STKALIGN": {
                "bit": 9,
                "description": "Indicates stack alignment on exception entry"
              },
              "DC": {
                "bit": 16,
                "description": "Enables L1 data cache."
              },
              "IC": {
                "bit": 17,
                "description": "Enables L1 instruction cache."
              },
              "BP": {
                "bit": 18,
                "description": "Always reads-as-one. It indicates branch prediction is enabled."
              }
            },
            "SHPR1": {
              "PRI_4": {
                "bit": 0,
                "description": "Priority of system handler 4, MemManage",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "Priority of system handler 5, BusFault",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "Priority of system handler 6, UsageFault",
                "width": 8
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 24,
                "description": "Priority of system handler 11, SVCall",
                "width": 8
              }
            },
            "SHPR3": {
              "PRI_14": {
                "bit": 16,
                "description": "Priority of system handler 14, PendSV",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of system handler 15, SysTick exception",
                "width": 8
              }
            },
            "SHCSR": {
              "MEMFAULTACT": {
                "bit": 0,
                "description": "MemManage exception active bit"
              },
              "BUSFAULTACT": {
                "bit": 1,
                "description": "BusFault exception active bit"
              },
              "USGFAULTACT": {
                "bit": 3,
                "description": "UsageFault exception active bit"
              },
              "SVCALLACT": {
                "bit": 7,
                "description": "SVCall active bit"
              },
              "MONITORACT": {
                "bit": 8,
                "description": "Debug monitor active bit"
              },
              "PENDSVACT": {
                "bit": 10,
                "description": "PendSV exception active bit"
              },
              "SYSTICKACT": {
                "bit": 11,
                "description": "SysTick exception active bit"
              },
              "USGFAULTPENDED": {
                "bit": 12,
                "description": "UsageFault exception pending bit"
              },
              "MEMFAULTPENDED": {
                "bit": 13,
                "description": "MemManage exception pending bit"
              },
              "BUSFAULTPENDED": {
                "bit": 14,
                "description": "BusFault exception pending bit"
              },
              "SVCALLPENDED": {
                "bit": 15,
                "description": "SVCall pending bit"
              },
              "MEMFAULTENA": {
                "bit": 16,
                "description": "MemManage enable bit"
              },
              "BUSFAULTENA": {
                "bit": 17,
                "description": "BusFault enable bit"
              },
              "USGFAULTENA": {
                "bit": 18,
                "description": "UsageFault enable bit"
              }
            },
            "CFSR": {
              "IACCVIOL": {
                "bit": 0,
                "description": "Instruction access violation flag"
              },
              "DACCVIOL": {
                "bit": 1,
                "description": "Data access violation flag"
              },
              "MUNSTKERR": {
                "bit": 3,
                "description": "MemManage fault on unstacking for a return from exception"
              },
              "MSTKERR": {
                "bit": 4,
                "description": "MemManage fault on stacking for exception entry"
              },
              "MLSPERR": {
                "bit": 5,
                "description": "MemManage fault occurred during floating-point lazy state preservation"
              },
              "MMARVALID": {
                "bit": 7,
                "description": "MemManage Fault Address Register (MMFAR) valid flag"
              },
              "IBUSERR": {
                "bit": 8,
                "description": "Instruction bus error"
              },
              "PRECISERR": {
                "bit": 9,
                "description": "Precise data bus error"
              },
              "IMPRECISERR": {
                "bit": 10,
                "description": "Imprecise data bus error"
              },
              "UNSTKERR": {
                "bit": 11,
                "description": "BusFault on unstacking for a return from exception"
              },
              "STKERR": {
                "bit": 12,
                "description": "BusFault on stacking for exception entry"
              },
              "LSPERR": {
                "bit": 13,
                "description": "Bus fault occurred during floating-point lazy state preservation"
              },
              "BFARVALID": {
                "bit": 15,
                "description": "BusFault Address Register (BFAR) valid flag"
              },
              "UNDEFINSTR": {
                "bit": 16,
                "description": "Undefined instruction UsageFault"
              },
              "INVSTATE": {
                "bit": 17,
                "description": "Invalid state UsageFault"
              },
              "INVPC": {
                "bit": 18,
                "description": "Invalid PC load UsageFault, caused by an invalid PC load by EXC_RETURN"
              },
              "NOCP": {
                "bit": 19,
                "description": "No coprocessor UsageFault"
              },
              "UNALIGNED": {
                "bit": 24,
                "description": "Unaligned access UsageFault"
              },
              "DIVBYZERO": {
                "bit": 25,
                "description": "Divide by zero UsageFault"
              }
            },
            "HFSR": {
              "VECTTBL": {
                "bit": 1,
                "description": "Indicates a BusFault on a vector table read during exception processing."
              },
              "FORCED": {
                "bit": 30,
                "description": "Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handles, either because of priority or because it is disabled."
              },
              "DEBUGEVT": {
                "bit": 31,
                "description": "Reserved for Debug use. When writing to the register you must write 0 to this bit, otherwise behavior is Unpredictable."
              }
            },
            "DFSR": {
              "HALTED": {
                "bit": 0,
                "description": "Indicates a debug event generated by either a C_HALT or C_STEP request, triggered by a write to the DHCSR or a step request triggered by setting DEMCR.MON_STEP to 1."
              },
              "BKPT": {
                "bit": 1,
                "description": "Debug event generated by BKPT instruction execution or a breakpoint match in FPB"
              },
              "DWTTRAP": {
                "bit": 2,
                "description": "Debug event generated by the DWT"
              },
              "VCATCH": {
                "bit": 3,
                "description": "Indicates triggering of a Vector catch"
              },
              "EXTERNAL": {
                "bit": 4,
                "description": "Debug event generated because of the assertion of an external debug request"
              }
            },
            "MMFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address of MemManage fault location",
                "width": 32
              }
            },
            "BFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address of the BusFault location",
                "width": 32
              }
            },
            "ID_PFR0": {
              "STATE0": {
                "bit": 0,
                "description": "ARM instruction set support",
                "width": 4
              },
              "STATE1": {
                "bit": 4,
                "description": "Thumb instruction set support",
                "width": 4
              },
              "STATE2": {
                "bit": 8,
                "description": "ARMv7-M unused",
                "width": 4
              },
              "STATE3": {
                "bit": 12,
                "description": "ARMv7-M unused",
                "width": 4
              }
            },
            "ID_PFR1": {
              "PROGMODEL": {
                "bit": 8,
                "description": "M profile programmers' model",
                "width": 4
              }
            },
            "ID_DFR0": {
              "DEBUGMODEL": {
                "bit": 20,
                "description": "Support for memory-mapped debug model for M profile processors",
                "width": 4
              }
            },
            "ID_AFR0": {
              "IMPLEMENTATION_DEFINED0": {
                "bit": 0,
                "description": "Gives information about the IMPLEMENTATION DEFINED features of a processor implementation.",
                "width": 4
              },
              "IMPLEMENTATION_DEFINED1": {
                "bit": 4,
                "description": "Gives information about the IMPLEMENTATION DEFINED features of a processor implementation.",
                "width": 4
              },
              "IMPLEMENTATION_DEFINED2": {
                "bit": 8,
                "description": "Gives information about the IMPLEMENTATION DEFINED features of a processor implementation.",
                "width": 4
              },
              "IMPLEMENTATION_DEFINED3": {
                "bit": 12,
                "description": "Gives information about the IMPLEMENTATION DEFINED features of a processor implementation.",
                "width": 4
              }
            },
            "ID_MMFR0": {
              "PMSASUPPORT": {
                "bit": 4,
                "description": "Indicates support for a PMSA",
                "width": 4
              },
              "OUTERMOST_SHAREABILITY": {
                "bit": 8,
                "description": "Indicates the outermost shareability domain implemented",
                "width": 4
              },
              "SHAREABILITY_LEVELS": {
                "bit": 12,
                "description": "Indicates the number of shareability levels implemented",
                "width": 4
              },
              "TCM_SUPPORT": {
                "bit": 16,
                "description": "Indicates the support for Tightly Coupled Memory",
                "width": 4
              },
              "AUXILIARY_REGISTERS": {
                "bit": 20,
                "description": "Indicates the support for Auxiliary registers",
                "width": 4
              }
            },
            "ID_MMFR1": {
              "ID_MMFR1": {
                "bit": 0,
                "description": "Gives information about the implemented memory model and memory management support.",
                "width": 32
              }
            },
            "ID_MMFR2": {
              "WFI_STALL": {
                "bit": 24,
                "description": "Indicates the support for Wait For Interrupt (WFI) stalling",
                "width": 4
              }
            },
            "ID_MMFR3": {
              "ID_MMFR3": {
                "bit": 0,
                "description": "Gives information about the implemented memory model and memory management support.",
                "width": 32
              }
            },
            "ID_ISAR0": {
              "BITCOUNT_INSTRS": {
                "bit": 4,
                "description": "Indicates the supported Bit Counting instructions",
                "width": 4
              },
              "BITFIELD_INSTRS": {
                "bit": 8,
                "description": "Indicates the supported BitField instructions",
                "width": 4
              },
              "CMPBRANCH_INSTRS": {
                "bit": 12,
                "description": "Indicates the supported combined Compare and Branch instructions",
                "width": 4
              },
              "COPROC_INSTRS": {
                "bit": 16,
                "description": "Indicates the supported Coprocessor instructions",
                "width": 4
              },
              "DEBUG_INSTRS": {
                "bit": 20,
                "description": "Indicates the supported Debug instructions",
                "width": 4
              },
              "DIVIDE_INSTRS": {
                "bit": 24,
                "description": "Indicates the supported Divide instructions",
                "width": 4
              }
            },
            "ID_ISAR1": {
              "EXTEND_INSTRS": {
                "bit": 12,
                "description": "Indicates the supported Extend instructions",
                "width": 4
              },
              "IFTHEN_INSTRS": {
                "bit": 16,
                "description": "Indicates the supported IfThen instructions",
                "width": 4
              },
              "IMMEDIATE_INSTRS": {
                "bit": 20,
                "description": "Indicates the support for data-processing instructions with long immediate",
                "width": 4
              },
              "INTERWORK_INSTRS": {
                "bit": 24,
                "description": "Indicates the supported Interworking instructions",
                "width": 4
              }
            },
            "ID_ISAR2": {
              "LOADSTORE_INSTRS": {
                "bit": 0,
                "description": "Indicates the supported additional load and store instructions",
                "width": 4
              },
              "MEMHINT_INSTRS": {
                "bit": 4,
                "description": "Indicates the supported Memory Hint instructions",
                "width": 4
              },
              "MULTIACCESSINT_INSTRS": {
                "bit": 8,
                "description": "Indicates the support for multi-access interruptible instructions",
                "width": 4
              },
              "MULT_INSTRS": {
                "bit": 12,
                "description": "Indicates the supported additional Multiply instructions",
                "width": 4
              },
              "MULTS_INSTRS": {
                "bit": 16,
                "description": "Indicates the supported advanced signed Multiply instructions",
                "width": 4
              },
              "MULTU_INSTRS": {
                "bit": 20,
                "description": "Indicates the supported advanced unsigned Multiply instructions",
                "width": 4
              },
              "REVERSAL_INSTRS": {
                "bit": 28,
                "description": "Indicates the supported Reversal instructions",
                "width": 4
              }
            },
            "ID_ISAR3": {
              "SATURATE_INSTRS": {
                "bit": 0,
                "description": "Indicates the supported Saturate instructions",
                "width": 4
              },
              "SIMD_INSTRS": {
                "bit": 4,
                "description": "Indicates the supported SIMD instructions",
                "width": 4
              },
              "SVC_INSTRS": {
                "bit": 8,
                "description": "Indicates the supported SVC instructions",
                "width": 4
              },
              "SYNCHPRIM_INSTRS": {
                "bit": 12,
                "description": "Together with the ID_ISAR4[SYNCHPRIM_INSTRS_FRAC] indicates the supported Synchronization Primitives",
                "width": 4
              },
              "TABBRANCH_INSTRS": {
                "bit": 16,
                "description": "Indicates the supported Table Branch instructions",
                "width": 4
              },
              "THUMBCOPY_INSTRS": {
                "bit": 20,
                "description": "Indicates the supported non flag-setting MOV instructions",
                "width": 4
              },
              "TRUENOP_INSTRS": {
                "bit": 24,
                "description": "Indicates the supported non flag-setting MOV instructions",
                "width": 4
              }
            },
            "ID_ISAR4": {
              "UNPRIV_INSTRS": {
                "bit": 0,
                "description": "Indicates the supported unprivileged instructions. These are the instruction variants indicated by a T suffix.",
                "width": 4
              },
              "WITHSHIFTS_INSTRS": {
                "bit": 4,
                "description": "Indicates the support for instructions with shifts",
                "width": 4
              },
              "WRITEBACK_INSTRS": {
                "bit": 8,
                "description": "Indicates the support for Writeback addressing modes",
                "width": 4
              },
              "BARRIER_INSTRS": {
                "bit": 16,
                "description": "Indicates the supported Barrier instructions",
                "width": 4
              },
              "SYNCHPRIM_INSTRS_FRAC": {
                "bit": 20,
                "description": "Together with the ID_ISAR3[SYNCHPRIM_INSTRS] indicates the supported Synchronization Primitives",
                "width": 4
              },
              "PSR_M_INSTRS": {
                "bit": 24,
                "description": "Indicates the supported M profile instructions to modify the PSRs",
                "width": 4
              }
            },
            "CLIDR": {
              "CL1": {
                "bit": 0,
                "description": "Indicate the type of cache implemented at level 1.",
                "width": 3
              },
              "CL2": {
                "bit": 3,
                "description": "Indicate the type of cache implemented at level 2.",
                "width": 3
              },
              "CL3": {
                "bit": 6,
                "description": "Indicate the type of cache implemented at level 3.",
                "width": 3
              },
              "CL4": {
                "bit": 9,
                "description": "Indicate the type of cache implemented at level 4.",
                "width": 3
              },
              "CL5": {
                "bit": 12,
                "description": "Indicate the type of cache implemented at level 5.",
                "width": 3
              },
              "CL6": {
                "bit": 15,
                "description": "Indicate the type of cache implemented at level 6.",
                "width": 3
              },
              "CL7": {
                "bit": 18,
                "description": "Indicate the type of cache implemented at level 7.",
                "width": 3
              },
              "LOUIS": {
                "bit": 21,
                "description": "Level of Unification Inner Shareable for the cache hierarchy. This field is RAZ.",
                "width": 3
              },
              "LOC": {
                "bit": 24,
                "description": "Level of Coherency for the cache hierarchy",
                "width": 3
              },
              "LOU": {
                "bit": 27,
                "description": "Level of Unification for the cache hierarchy",
                "width": 3
              }
            },
            "CTR": {
              "IMINLINE": {
                "bit": 0,
                "description": "Log2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the processor.",
                "width": 4
              },
              "DMINLINE": {
                "bit": 16,
                "description": "Log2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the processor.",
                "width": 4
              },
              "ERG": {
                "bit": 20,
                "description": "Exclusives Reservation Granule. The maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions, encoded as Log2 of the number of words.",
                "width": 4
              },
              "CWG": {
                "bit": 24,
                "description": "Cache Write-back Granule. The maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified, encoded as Log2 of the number of words.",
                "width": 4
              },
              "FORMAT": {
                "bit": 29,
                "description": "Indicates the implemented CTR format.",
                "width": 3
              }
            },
            "CCSIDR": {
              "LINESIZE": {
                "bit": 0,
                "description": "(Log2(Number of words in cache line)) - 2.",
                "width": 3
              },
              "ASSOCIATIVITY": {
                "bit": 3,
                "description": "(Associativity of cache) - 1, therefore a value of 0 indicates an associativity of 1. The associativity does not have to be a power of 2.",
                "width": 10
              },
              "NUMSETS": {
                "bit": 13,
                "description": "(Number of sets in cache) - 1, therefore a value of 0 indicates 1 set in the cache. The number of sets does not have to be a power of 2.",
                "width": 15
              },
              "WA": {
                "bit": 28,
                "description": "Indicates whether the cache level supports write-allocation"
              },
              "RA": {
                "bit": 29,
                "description": "Indicates whether the cache level supports read-allocation"
              },
              "WB": {
                "bit": 30,
                "description": "Indicates whether the cache level supports write-back"
              },
              "WT": {
                "bit": 31,
                "description": "Indicates whether the cache level supports write-through"
              }
            },
            "CSSELR": {
              "IND": {
                "bit": 0,
                "description": "Instruction not data bit"
              },
              "LEVEL": {
                "bit": 1,
                "description": "Cache level of required cache",
                "width": 3
              }
            },
            "CPACR": {
              "CP0": {
                "bit": 0,
                "description": "Access privileges for coprocessor 0.",
                "width": 2
              },
              "CP1": {
                "bit": 2,
                "description": "Access privileges for coprocessor 1.",
                "width": 2
              },
              "CP2": {
                "bit": 4,
                "description": "Access privileges for coprocessor 2.",
                "width": 2
              },
              "CP3": {
                "bit": 6,
                "description": "Access privileges for coprocessor 3.",
                "width": 2
              },
              "CP4": {
                "bit": 8,
                "description": "Access privileges for coprocessor 4.",
                "width": 2
              },
              "CP5": {
                "bit": 10,
                "description": "Access privileges for coprocessor 5.",
                "width": 2
              },
              "CP6": {
                "bit": 12,
                "description": "Access privileges for coprocessor 6.",
                "width": 2
              },
              "CP7": {
                "bit": 14,
                "description": "Access privileges for coprocessor 7.",
                "width": 2
              },
              "CP10": {
                "bit": 20,
                "description": "Access privileges for coprocessor 10.",
                "width": 2
              },
              "CP11": {
                "bit": 22,
                "description": "Access privileges for coprocessor 11.",
                "width": 2
              }
            },
            "STIR": {
              "INTID": {
                "bit": 0,
                "description": "Indicates the interrupt to be triggered",
                "width": 9
              }
            },
            "ICIALLU": {
              "ICIALLU": {
                "bit": 0,
                "description": "I-cache invalidate all to PoU",
                "width": 32
              }
            },
            "ICIMVAU": {
              "ICIMVAU": {
                "bit": 0,
                "description": "I-cache invalidate by MVA to PoU",
                "width": 32
              }
            },
            "DCIMVAC": {
              "DCIMVAC": {
                "bit": 0,
                "description": "D-cache invalidate by MVA to PoC",
                "width": 32
              }
            },
            "DCISW": {
              "DCISW": {
                "bit": 0,
                "description": "D-cache invalidate by set-way",
                "width": 32
              }
            },
            "DCCMVAU": {
              "DCCMVAU": {
                "bit": 0,
                "description": "D-cache clean by MVA to PoU",
                "width": 32
              }
            },
            "DCCMVAC": {
              "DCCMVAC": {
                "bit": 0,
                "description": "D-cache clean by MVA to PoC",
                "width": 32
              }
            },
            "DCCSW": {
              "DCCSW": {
                "bit": 0,
                "description": "D-cache clean by set-way",
                "width": 32
              }
            },
            "DCCIMVAC": {
              "DCCIMVAC": {
                "bit": 0,
                "description": "D-cache clean and invalidate by MVA to PoC",
                "width": 32
              }
            },
            "DCCISW": {
              "DCCISW": {
                "bit": 0,
                "description": "D-cache clean and invalidate by set-way",
                "width": 32
              }
            },
            "CM7_ITCMCR": {
              "EN": {
                "bit": 0,
                "description": "TCM enable. When a TCM is disabled all accesses are made to the AXIM interface."
              },
              "RMW": {
                "bit": 1,
                "description": "Read-Modify-Write (RMW) enable. Indicates that all writes to TCM, that are not the full width of the TCM RAM, use a RMW sequence."
              },
              "RETEN": {
                "bit": 2,
                "description": "Retry phase enable. When enabled the processor guarantees to honor the retry output on the corresponding TCM interface, re-executing the instruction which carried out the TCM access."
              },
              "SZ": {
                "bit": 3,
                "description": "TCM size. Indicates the size of the relevant TCM.",
                "width": 4
              }
            },
            "CM7_DTCMCR": {
              "EN": {
                "bit": 0,
                "description": "TCM enable. When a TCM is disabled all accesses are made to the AXIM interface."
              },
              "RMW": {
                "bit": 1,
                "description": "Read-Modify-Write (RMW) enable. Indicates that all writes to TCM, that are not the full width of the TCM RAM, use a RMW sequence."
              },
              "RETEN": {
                "bit": 2,
                "description": "Retry phase enable. When enabled the processor guarantees to honor the retry output on the corresponding TCM interface, re-executing the instruction which carried out the TCM access."
              },
              "SZ": {
                "bit": 3,
                "description": "TCM size. Indicates the size of the relevant TCM.",
                "width": 4
              }
            },
            "CM7_AHBPCR": {
              "EN": {
                "bit": 0,
                "description": "AHBP enable."
              },
              "SZ": {
                "bit": 1,
                "description": "AHBP size.",
                "width": 3
              }
            },
            "CM7_CACR": {
              "SIWT": {
                "bit": 0,
                "description": "Shared cacheable-is-WT for data cache. Enables limited cache coherency usage."
              },
              "ECCDIS": {
                "bit": 1,
                "description": "Enables ECC in the instruction and data cache."
              },
              "FORCEWT": {
                "bit": 2,
                "description": "Enables Force Write-Through in the data cache."
              }
            },
            "CM7_AHBSCR": {
              "CTL": {
                "bit": 0,
                "description": "AHBS prioritization control.",
                "width": 2
              },
              "TPRI": {
                "bit": 2,
                "description": "Threshold execution priority for AHBS traffic demotion.",
                "width": 9
              },
              "INITCOUNT": {
                "bit": 11,
                "description": "Fairness counter initialization value.",
                "width": 5
              }
            },
            "CM7_ABFSR": {
              "ITCM": {
                "bit": 0,
                "description": "Asynchronous fault on ITCM interface."
              },
              "DTCM": {
                "bit": 1,
                "description": "Asynchronous fault on DTCM interface."
              },
              "AHBP": {
                "bit": 2,
                "description": "Asynchronous fault on AHBP interface."
              },
              "AXIM": {
                "bit": 3,
                "description": "Asynchronous fault on AXIM interface."
              },
              "EPPB": {
                "bit": 4,
                "description": "Asynchronous fault on EPPB interface."
              },
              "AXIMTYPE": {
                "bit": 8,
                "description": "Indicates the type of fault on the AXIM interface. Only valid when AXIM is 1.",
                "width": 2
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100",
              "irq": 0
            }
          ],
          "registers": {
            "NVICISER0": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICISER1": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICISER2": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICISER3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICICER0": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICICER1": {
              "offset": "0x84",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICICER2": {
              "offset": "0x88",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICICER3": {
              "offset": "0x8C",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICISPR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICISPR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICISPR2": {
              "offset": "0x108",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICISPR3": {
              "offset": "0x10C",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICICPR0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICICPR1": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICICPR2": {
              "offset": "0x188",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICICPR3": {
              "offset": "0x18C",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICIABR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIABR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIABR2": {
              "offset": "0x208",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIABR3": {
              "offset": "0x20C",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIP0": {
              "offset": "0x300",
              "size": 8,
              "description": "Interrupt Priority Register 0"
            },
            "NVICIP1": {
              "offset": "0x301",
              "size": 8,
              "description": "Interrupt Priority Register 1"
            },
            "NVICIP2": {
              "offset": "0x302",
              "size": 8,
              "description": "Interrupt Priority Register 2"
            },
            "NVICIP3": {
              "offset": "0x303",
              "size": 8,
              "description": "Interrupt Priority Register 3"
            },
            "NVICIP4": {
              "offset": "0x304",
              "size": 8,
              "description": "Interrupt Priority Register 4"
            },
            "NVICIP5": {
              "offset": "0x305",
              "size": 8,
              "description": "Interrupt Priority Register 5"
            },
            "NVICIP6": {
              "offset": "0x306",
              "size": 8,
              "description": "Interrupt Priority Register 6"
            },
            "NVICIP7": {
              "offset": "0x307",
              "size": 8,
              "description": "Interrupt Priority Register 7"
            },
            "NVICIP8": {
              "offset": "0x308",
              "size": 8,
              "description": "Interrupt Priority Register 8"
            },
            "NVICIP9": {
              "offset": "0x309",
              "size": 8,
              "description": "Interrupt Priority Register 9"
            },
            "NVICIP10": {
              "offset": "0x30A",
              "size": 8,
              "description": "Interrupt Priority Register 10"
            },
            "NVICIP11": {
              "offset": "0x30B",
              "size": 8,
              "description": "Interrupt Priority Register 11"
            },
            "NVICIP12": {
              "offset": "0x30C",
              "size": 8,
              "description": "Interrupt Priority Register 12"
            },
            "NVICIP13": {
              "offset": "0x30D",
              "size": 8,
              "description": "Interrupt Priority Register 13"
            },
            "NVICIP14": {
              "offset": "0x30E",
              "size": 8,
              "description": "Interrupt Priority Register 14"
            },
            "NVICIP15": {
              "offset": "0x30F",
              "size": 8,
              "description": "Interrupt Priority Register 15"
            },
            "NVICIP16": {
              "offset": "0x310",
              "size": 8,
              "description": "Interrupt Priority Register 16"
            },
            "NVICIP17": {
              "offset": "0x311",
              "size": 8,
              "description": "Interrupt Priority Register 17"
            },
            "NVICIP18": {
              "offset": "0x312",
              "size": 8,
              "description": "Interrupt Priority Register 18"
            },
            "NVICIP19": {
              "offset": "0x313",
              "size": 8,
              "description": "Interrupt Priority Register 19"
            },
            "NVICIP20": {
              "offset": "0x314",
              "size": 8,
              "description": "Interrupt Priority Register 20"
            },
            "NVICIP21": {
              "offset": "0x315",
              "size": 8,
              "description": "Interrupt Priority Register 21"
            },
            "NVICIP22": {
              "offset": "0x316",
              "size": 8,
              "description": "Interrupt Priority Register 22"
            },
            "NVICIP23": {
              "offset": "0x317",
              "size": 8,
              "description": "Interrupt Priority Register 23"
            },
            "NVICIP24": {
              "offset": "0x318",
              "size": 8,
              "description": "Interrupt Priority Register 24"
            },
            "NVICIP25": {
              "offset": "0x319",
              "size": 8,
              "description": "Interrupt Priority Register 25"
            },
            "NVICIP26": {
              "offset": "0x31A",
              "size": 8,
              "description": "Interrupt Priority Register 26"
            },
            "NVICIP27": {
              "offset": "0x31B",
              "size": 8,
              "description": "Interrupt Priority Register 27"
            },
            "NVICIP28": {
              "offset": "0x31C",
              "size": 8,
              "description": "Interrupt Priority Register 28"
            },
            "NVICIP29": {
              "offset": "0x31D",
              "size": 8,
              "description": "Interrupt Priority Register 29"
            },
            "NVICIP30": {
              "offset": "0x31E",
              "size": 8,
              "description": "Interrupt Priority Register 30"
            },
            "NVICIP31": {
              "offset": "0x31F",
              "size": 8,
              "description": "Interrupt Priority Register 31"
            },
            "NVICIP32": {
              "offset": "0x320",
              "size": 8,
              "description": "Interrupt Priority Register 32"
            },
            "NVICIP33": {
              "offset": "0x321",
              "size": 8,
              "description": "Interrupt Priority Register 33"
            },
            "NVICIP34": {
              "offset": "0x322",
              "size": 8,
              "description": "Interrupt Priority Register 34"
            },
            "NVICIP35": {
              "offset": "0x323",
              "size": 8,
              "description": "Interrupt Priority Register 35"
            },
            "NVICIP36": {
              "offset": "0x324",
              "size": 8,
              "description": "Interrupt Priority Register 36"
            },
            "NVICIP37": {
              "offset": "0x325",
              "size": 8,
              "description": "Interrupt Priority Register 37"
            },
            "NVICIP38": {
              "offset": "0x326",
              "size": 8,
              "description": "Interrupt Priority Register 38"
            },
            "NVICIP39": {
              "offset": "0x327",
              "size": 8,
              "description": "Interrupt Priority Register 39"
            },
            "NVICIP40": {
              "offset": "0x328",
              "size": 8,
              "description": "Interrupt Priority Register 40"
            },
            "NVICIP41": {
              "offset": "0x329",
              "size": 8,
              "description": "Interrupt Priority Register 41"
            },
            "NVICIP42": {
              "offset": "0x32A",
              "size": 8,
              "description": "Interrupt Priority Register 42"
            },
            "NVICIP43": {
              "offset": "0x32B",
              "size": 8,
              "description": "Interrupt Priority Register 43"
            },
            "NVICIP44": {
              "offset": "0x32C",
              "size": 8,
              "description": "Interrupt Priority Register 44"
            },
            "NVICIP45": {
              "offset": "0x32D",
              "size": 8,
              "description": "Interrupt Priority Register 45"
            },
            "NVICIP46": {
              "offset": "0x32E",
              "size": 8,
              "description": "Interrupt Priority Register 46"
            },
            "NVICIP47": {
              "offset": "0x32F",
              "size": 8,
              "description": "Interrupt Priority Register 47"
            },
            "NVICIP48": {
              "offset": "0x330",
              "size": 8,
              "description": "Interrupt Priority Register 48"
            },
            "NVICIP49": {
              "offset": "0x331",
              "size": 8,
              "description": "Interrupt Priority Register 49"
            },
            "NVICIP50": {
              "offset": "0x332",
              "size": 8,
              "description": "Interrupt Priority Register 50"
            },
            "NVICIP51": {
              "offset": "0x333",
              "size": 8,
              "description": "Interrupt Priority Register 51"
            },
            "NVICIP52": {
              "offset": "0x334",
              "size": 8,
              "description": "Interrupt Priority Register 52"
            },
            "NVICIP53": {
              "offset": "0x335",
              "size": 8,
              "description": "Interrupt Priority Register 53"
            },
            "NVICIP54": {
              "offset": "0x336",
              "size": 8,
              "description": "Interrupt Priority Register 54"
            },
            "NVICIP55": {
              "offset": "0x337",
              "size": 8,
              "description": "Interrupt Priority Register 55"
            },
            "NVICIP56": {
              "offset": "0x338",
              "size": 8,
              "description": "Interrupt Priority Register 56"
            },
            "NVICIP57": {
              "offset": "0x339",
              "size": 8,
              "description": "Interrupt Priority Register 57"
            },
            "NVICIP58": {
              "offset": "0x33A",
              "size": 8,
              "description": "Interrupt Priority Register 58"
            },
            "NVICIP59": {
              "offset": "0x33B",
              "size": 8,
              "description": "Interrupt Priority Register 59"
            },
            "NVICIP60": {
              "offset": "0x33C",
              "size": 8,
              "description": "Interrupt Priority Register 60"
            },
            "NVICIP61": {
              "offset": "0x33D",
              "size": 8,
              "description": "Interrupt Priority Register 61"
            },
            "NVICIP62": {
              "offset": "0x33E",
              "size": 8,
              "description": "Interrupt Priority Register 62"
            },
            "NVICIP63": {
              "offset": "0x33F",
              "size": 8,
              "description": "Interrupt Priority Register 63"
            },
            "NVICIP64": {
              "offset": "0x340",
              "size": 8,
              "description": "Interrupt Priority Register 64"
            },
            "NVICIP65": {
              "offset": "0x341",
              "size": 8,
              "description": "Interrupt Priority Register 65"
            },
            "NVICIP66": {
              "offset": "0x342",
              "size": 8,
              "description": "Interrupt Priority Register 66"
            },
            "NVICIP67": {
              "offset": "0x343",
              "size": 8,
              "description": "Interrupt Priority Register 67"
            },
            "NVICIP68": {
              "offset": "0x344",
              "size": 8,
              "description": "Interrupt Priority Register 68"
            },
            "NVICIP69": {
              "offset": "0x345",
              "size": 8,
              "description": "Interrupt Priority Register 69"
            },
            "NVICIP70": {
              "offset": "0x346",
              "size": 8,
              "description": "Interrupt Priority Register 70"
            },
            "NVICIP71": {
              "offset": "0x347",
              "size": 8,
              "description": "Interrupt Priority Register 71"
            },
            "NVICIP72": {
              "offset": "0x348",
              "size": 8,
              "description": "Interrupt Priority Register 72"
            },
            "NVICIP73": {
              "offset": "0x349",
              "size": 8,
              "description": "Interrupt Priority Register 73"
            },
            "NVICIP74": {
              "offset": "0x34A",
              "size": 8,
              "description": "Interrupt Priority Register 74"
            },
            "NVICIP75": {
              "offset": "0x34B",
              "size": 8,
              "description": "Interrupt Priority Register 75"
            },
            "NVICIP76": {
              "offset": "0x34C",
              "size": 8,
              "description": "Interrupt Priority Register 76"
            },
            "NVICIP77": {
              "offset": "0x34D",
              "size": 8,
              "description": "Interrupt Priority Register 77"
            },
            "NVICIP78": {
              "offset": "0x34E",
              "size": 8,
              "description": "Interrupt Priority Register 78"
            },
            "NVICIP79": {
              "offset": "0x34F",
              "size": 8,
              "description": "Interrupt Priority Register 79"
            },
            "NVICSTIR": {
              "offset": "0xE00",
              "size": 32,
              "description": "Software Trigger Interrupt Register"
            }
          },
          "bits": {
            "NVICISER0": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICISER1": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICISER2": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICISER3": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICICER1": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICICER2": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICICER3": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICISPR1": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICISPR2": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICISPR3": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICICPR1": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICICPR2": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICICPR3": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICIABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIABR1": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIABR2": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIABR3": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIP0": {
              "PRI0": {
                "bit": 4,
                "description": "Priority of the INT_DMA0 interrupt 0",
                "width": 4
              }
            },
            "NVICIP1": {
              "PRI1": {
                "bit": 4,
                "description": "Priority of the INT_DMA1 interrupt 1",
                "width": 4
              }
            },
            "NVICIP2": {
              "PRI2": {
                "bit": 4,
                "description": "Priority of the INT_DMA2 interrupt 2",
                "width": 4
              }
            },
            "NVICIP3": {
              "PRI3": {
                "bit": 4,
                "description": "Priority of the INT_DMA3 interrupt 3",
                "width": 4
              }
            },
            "NVICIP4": {
              "PRI4": {
                "bit": 4,
                "description": "Priority of the INT_DMA4 interrupt 4",
                "width": 4
              }
            },
            "NVICIP5": {
              "PRI5": {
                "bit": 4,
                "description": "Priority of the INT_DMA5 interrupt 5",
                "width": 4
              }
            },
            "NVICIP6": {
              "PRI6": {
                "bit": 4,
                "description": "Priority of the INT_DMA6 interrupt 6",
                "width": 4
              }
            },
            "NVICIP7": {
              "PRI7": {
                "bit": 4,
                "description": "Priority of the INT_DMA7 interrupt 7",
                "width": 4
              }
            },
            "NVICIP8": {
              "PRI8": {
                "bit": 4,
                "description": "Priority of the INT_DMA8 interrupt 8",
                "width": 4
              }
            },
            "NVICIP9": {
              "PRI9": {
                "bit": 4,
                "description": "Priority of the INT_DMA9 interrupt 9",
                "width": 4
              }
            },
            "NVICIP10": {
              "PRI10": {
                "bit": 4,
                "description": "Priority of the INT_DMA10 interrupt 10",
                "width": 4
              }
            },
            "NVICIP11": {
              "PRI11": {
                "bit": 4,
                "description": "Priority of the INT_DMA11 interrupt 11",
                "width": 4
              }
            },
            "NVICIP12": {
              "PRI12": {
                "bit": 4,
                "description": "Priority of the INT_DMA12 interrupt 12",
                "width": 4
              }
            },
            "NVICIP13": {
              "PRI13": {
                "bit": 4,
                "description": "Priority of the INT_DMA13 interrupt 13",
                "width": 4
              }
            },
            "NVICIP14": {
              "PRI14": {
                "bit": 4,
                "description": "Priority of the INT_DMA14 interrupt 14",
                "width": 4
              }
            },
            "NVICIP15": {
              "PRI15": {
                "bit": 4,
                "description": "Priority of the INT_DMA15 interrupt 15",
                "width": 4
              }
            },
            "NVICIP16": {
              "PRI16": {
                "bit": 4,
                "description": "Priority of the INT_DMA_ERROR interrupt 16",
                "width": 4
              }
            },
            "NVICIP17": {
              "PRI17": {
                "bit": 4,
                "description": "Priority of the INT_CTI0_ERROR interrupt 17",
                "width": 4
              }
            },
            "NVICIP18": {
              "PRI18": {
                "bit": 4,
                "description": "Priority of the INT_CTI1_ERROR interrupt 18",
                "width": 4
              }
            },
            "NVICIP19": {
              "PRI19": {
                "bit": 4,
                "description": "Priority of the INT_CORE interrupt 19",
                "width": 4
              }
            },
            "NVICIP20": {
              "PRI20": {
                "bit": 4,
                "description": "Priority of the INT_LPUART1 interrupt 20",
                "width": 4
              }
            },
            "NVICIP21": {
              "PRI21": {
                "bit": 4,
                "description": "Priority of the INT_LPUART2 interrupt 21",
                "width": 4
              }
            },
            "NVICIP22": {
              "PRI22": {
                "bit": 4,
                "description": "Priority of the INT_LPUART3 interrupt 22",
                "width": 4
              }
            },
            "NVICIP23": {
              "PRI23": {
                "bit": 4,
                "description": "Priority of the INT_LPUART4 interrupt 23",
                "width": 4
              }
            },
            "NVICIP24": {
              "PRI24": {
                "bit": 4,
                "description": "Priority of the INT_PIT interrupt 24",
                "width": 4
              }
            },
            "NVICIP25": {
              "PRI25": {
                "bit": 4,
                "description": "Priority of the INT_USB_OTG1 interrupt 25",
                "width": 4
              }
            },
            "NVICIP26": {
              "PRI26": {
                "bit": 4,
                "description": "Priority of the INT_FLEXSPI interrupt 26",
                "width": 4
              }
            },
            "NVICIP27": {
              "PRI27": {
                "bit": 4,
                "description": "Priority of the INT_FLEXRAM interrupt 27",
                "width": 4
              }
            },
            "NVICIP28": {
              "PRI28": {
                "bit": 4,
                "description": "Priority of the INT_LPI2C1 interrupt 28",
                "width": 4
              }
            },
            "NVICIP29": {
              "PRI29": {
                "bit": 4,
                "description": "Priority of the INT_LPI2C2 interrupt 29",
                "width": 4
              }
            },
            "NVICIP30": {
              "PRI30": {
                "bit": 4,
                "description": "Priority of the INT_GPT1 interrupt 30",
                "width": 4
              }
            },
            "NVICIP31": {
              "PRI31": {
                "bit": 4,
                "description": "Priority of the INT_GPT2 interrupt 31",
                "width": 4
              }
            },
            "NVICIP32": {
              "PRI32": {
                "bit": 4,
                "description": "Priority of the INT_LPSPI1 interrupt 32",
                "width": 4
              }
            },
            "NVICIP33": {
              "PRI33": {
                "bit": 4,
                "description": "Priority of the INT_LPSPI2 interrupt 33",
                "width": 4
              }
            },
            "NVICIP34": {
              "PRI34": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_0 interrupt 34",
                "width": 4
              }
            },
            "NVICIP35": {
              "PRI35": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_1 interrupt 35",
                "width": 4
              }
            },
            "NVICIP36": {
              "PRI36": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_2 interrupt 36",
                "width": 4
              }
            },
            "NVICIP37": {
              "PRI37": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_3 interrupt 37",
                "width": 4
              }
            },
            "NVICIP38": {
              "PRI38": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_FAULT interrupt 38",
                "width": 4
              }
            },
            "NVICIP39": {
              "PRI39": {
                "bit": 4,
                "description": "Priority of the INT_KPP interrupt 39",
                "width": 4
              }
            },
            "NVICIP40": {
              "PRI40": {
                "bit": 4,
                "description": "Priority of the INT_SRC interrupt 40",
                "width": 4
              }
            },
            "NVICIP41": {
              "PRI41": {
                "bit": 4,
                "description": "Priority of the INT_GPR_IRQ interrupt 41",
                "width": 4
              }
            },
            "NVICIP42": {
              "PRI42": {
                "bit": 4,
                "description": "Priority of the INT_CCM_1 interrupt 42",
                "width": 4
              }
            },
            "NVICIP43": {
              "PRI43": {
                "bit": 4,
                "description": "Priority of the INT_CCM_2 interrupt 43",
                "width": 4
              }
            },
            "NVICIP44": {
              "PRI44": {
                "bit": 4,
                "description": "Priority of the INT_EWM interrupt 44",
                "width": 4
              }
            },
            "NVICIP45": {
              "PRI45": {
                "bit": 4,
                "description": "Priority of the INT_WDOG2 interrupt 45",
                "width": 4
              }
            },
            "NVICIP46": {
              "PRI46": {
                "bit": 4,
                "description": "Priority of the INT_SNVS_HP_WRAPPER interrupt 46",
                "width": 4
              }
            },
            "NVICIP47": {
              "PRI47": {
                "bit": 4,
                "description": "Priority of the INT_SNVS_HP_WRAPPER_TZ interrupt 47",
                "width": 4
              }
            },
            "NVICIP48": {
              "PRI48": {
                "bit": 4,
                "description": "Priority of the INT_SNVS_LP_WRAPPER interrupt 48",
                "width": 4
              }
            },
            "NVICIP49": {
              "PRI49": {
                "bit": 4,
                "description": "Priority of the INT_CSU interrupt 49",
                "width": 4
              }
            },
            "NVICIP50": {
              "PRI50": {
                "bit": 4,
                "description": "Priority of the INT_DCP interrupt 50",
                "width": 4
              }
            },
            "NVICIP51": {
              "PRI51": {
                "bit": 4,
                "description": "Priority of the INT_DCP_VMI interrupt 51",
                "width": 4
              }
            },
            "NVICIP52": {
              "PRI52": {
                "bit": 4,
                "description": "Priority of the INT_Reserved68 interrupt 52",
                "width": 4
              }
            },
            "NVICIP53": {
              "PRI53": {
                "bit": 4,
                "description": "Priority of the INT_TRNG interrupt 53",
                "width": 4
              }
            },
            "NVICIP54": {
              "PRI54": {
                "bit": 4,
                "description": "Priority of the INT_Reserved70 interrupt 54",
                "width": 4
              }
            },
            "NVICIP55": {
              "PRI55": {
                "bit": 4,
                "description": "Priority of the INT_Reserved71 interrupt 55",
                "width": 4
              }
            },
            "NVICIP56": {
              "PRI56": {
                "bit": 4,
                "description": "Priority of the INT_SAI1 interrupt 56",
                "width": 4
              }
            },
            "NVICIP57": {
              "PRI57": {
                "bit": 4,
                "description": "Priority of the INT_RTWDOG interrupt 57",
                "width": 4
              }
            },
            "NVICIP58": {
              "PRI58": {
                "bit": 4,
                "description": "Priority of the INT_SAI3_RX interrupt 58",
                "width": 4
              }
            },
            "NVICIP59": {
              "PRI59": {
                "bit": 4,
                "description": "Priority of the INT_SAI3_TX interrupt 59",
                "width": 4
              }
            },
            "NVICIP60": {
              "PRI60": {
                "bit": 4,
                "description": "Priority of the INT_SPDIF interrupt 60",
                "width": 4
              }
            },
            "NVICIP61": {
              "PRI61": {
                "bit": 4,
                "description": "Priority of the INT_PMU interrupt 61",
                "width": 4
              }
            },
            "NVICIP62": {
              "PRI62": {
                "bit": 4,
                "description": "Priority of the INT_XBAR1_IRQ_0_1_2_3 interrupt 62",
                "width": 4
              }
            },
            "NVICIP63": {
              "PRI63": {
                "bit": 4,
                "description": "Priority of the INT_TEMP_LOW_HIGH interrupt 63",
                "width": 4
              }
            },
            "NVICIP64": {
              "PRI64": {
                "bit": 4,
                "description": "Priority of the INT_TEMP_PANIC interrupt 64",
                "width": 4
              }
            },
            "NVICIP65": {
              "PRI65": {
                "bit": 4,
                "description": "Priority of the INT_USB_PHY interrupt 65",
                "width": 4
              }
            },
            "NVICIP66": {
              "PRI66": {
                "bit": 4,
                "description": "Priority of the INT_GPC interrupt 66",
                "width": 4
              }
            },
            "NVICIP67": {
              "PRI67": {
                "bit": 4,
                "description": "Priority of the INT_ADC1 interrupt 67",
                "width": 4
              }
            },
            "NVICIP68": {
              "PRI68": {
                "bit": 4,
                "description": "Priority of the INT_FLEXIO1 interrupt 68",
                "width": 4
              }
            },
            "NVICIP69": {
              "PRI69": {
                "bit": 4,
                "description": "Priority of the INT_DCDC interrupt 69",
                "width": 4
              }
            },
            "NVICIP70": {
              "PRI70": {
                "bit": 4,
                "description": "Priority of the INT_GPIO1_Combined_0_15 interrupt 70",
                "width": 4
              }
            },
            "NVICIP71": {
              "PRI71": {
                "bit": 4,
                "description": "Priority of the INT_GPIO1_Combined_16_31 interrupt 71",
                "width": 4
              }
            },
            "NVICIP72": {
              "PRI72": {
                "bit": 4,
                "description": "Priority of the INT_GPIO2_Combined_0_15 interrupt 72",
                "width": 4
              }
            },
            "NVICIP73": {
              "PRI73": {
                "bit": 4,
                "description": "Priority of the INT_GPIO5_Combined_0_15 interrupt 73",
                "width": 4
              }
            },
            "NVICIP74": {
              "PRI74": {
                "bit": 4,
                "description": "Priority of the INT_WDOG1 interrupt 74",
                "width": 4
              }
            },
            "NVICIP75": {
              "PRI75": {
                "bit": 4,
                "description": "Priority of the INT_ADC_ETC_IRQ0 interrupt 75",
                "width": 4
              }
            },
            "NVICIP76": {
              "PRI76": {
                "bit": 4,
                "description": "Priority of the INT_ADC_ETC_IRQ1 interrupt 76",
                "width": 4
              }
            },
            "NVICIP77": {
              "PRI77": {
                "bit": 4,
                "description": "Priority of the INT_ADC_ETC_IRQ2 interrupt 77",
                "width": 4
              }
            },
            "NVICIP78": {
              "PRI78": {
                "bit": 4,
                "description": "Priority of the INT_ADC_ETC_IRQ3 interrupt 78",
                "width": 4
              }
            },
            "NVICIP79": {
              "PRI79": {
                "bit": 4,
                "description": "Priority of the INT_ADC_ETC_ERROR_IRQ interrupt 79",
                "width": 4
              }
            },
            "NVICSTIR": {
              "INTID": {
                "bit": 0,
                "description": "Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3.",
                "width": 9
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 96,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "DMA0_IRQHandler"
          },
          {
            "number": 17,
            "name": "DMA1_IRQHandler"
          },
          {
            "number": 18,
            "name": "DMA2_IRQHandler"
          },
          {
            "number": 19,
            "name": "DMA3_IRQHandler"
          },
          {
            "number": 20,
            "name": "DMA4_IRQHandler"
          },
          {
            "number": 21,
            "name": "DMA5_IRQHandler"
          },
          {
            "number": 22,
            "name": "DMA6_IRQHandler"
          },
          {
            "number": 23,
            "name": "DMA7_IRQHandler"
          },
          {
            "number": 24,
            "name": "DMA8_IRQHandler"
          },
          {
            "number": 25,
            "name": "DMA9_IRQHandler"
          },
          {
            "number": 26,
            "name": "DMA10_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA11_IRQHandler"
          },
          {
            "number": 28,
            "name": "DMA12_IRQHandler"
          },
          {
            "number": 29,
            "name": "DMA13_IRQHandler"
          },
          {
            "number": 30,
            "name": "DMA14_IRQHandler"
          },
          {
            "number": 31,
            "name": "DMA15_IRQHandler"
          },
          {
            "number": 32,
            "name": "DMA_ERROR_IRQHandler"
          },
          {
            "number": 33,
            "name": "CTI0_ERROR_IRQHandler"
          },
          {
            "number": 34,
            "name": "CTI1_ERROR_IRQHandler"
          },
          {
            "number": 35,
            "name": "CORE_IRQHandler"
          },
          {
            "number": 36,
            "name": "LPUART1_IRQHandler"
          },
          {
            "number": 37,
            "name": "LPUART2_IRQHandler"
          },
          {
            "number": 38,
            "name": "LPUART3_IRQHandler"
          },
          {
            "number": 39,
            "name": "LPUART4_IRQHandler"
          },
          {
            "number": 40,
            "name": "PIT_IRQHandler"
          },
          {
            "number": 41,
            "name": "USB_OTG1_IRQHandler"
          },
          {
            "number": 42,
            "name": "FLEXSPI_IRQHandler"
          },
          {
            "number": 43,
            "name": "FLEXRAM_IRQHandler"
          },
          {
            "number": 44,
            "name": "LPI2C1_IRQHandler"
          },
          {
            "number": 45,
            "name": "LPI2C2_IRQHandler"
          },
          {
            "number": 46,
            "name": "GPT1_IRQHandler"
          },
          {
            "number": 47,
            "name": "GPT2_IRQHandler"
          },
          {
            "number": 48,
            "name": "LPSPI1_IRQHandler"
          },
          {
            "number": 49,
            "name": "LPSPI2_IRQHandler"
          },
          {
            "number": 50,
            "name": "PWM1_0_IRQHandler"
          },
          {
            "number": 51,
            "name": "PWM1_1_IRQHandler"
          },
          {
            "number": 52,
            "name": "PWM1_2_IRQHandler"
          },
          {
            "number": 53,
            "name": "PWM1_3_IRQHandler"
          },
          {
            "number": 54,
            "name": "PWM1_FAULT_IRQHandler"
          },
          {
            "number": 55,
            "name": "KPP_IRQHandler"
          },
          {
            "number": 56,
            "name": "SRC_IRQHandler"
          },
          {
            "number": 57,
            "name": "GPR_IRQ_IRQHandler"
          },
          {
            "number": 58,
            "name": "CCM_1_IRQHandler"
          },
          {
            "number": 59,
            "name": "CCM_2_IRQHandler"
          },
          {
            "number": 60,
            "name": "EWM_IRQHandler"
          },
          {
            "number": 61,
            "name": "WDOG2_IRQHandler"
          },
          {
            "number": 62,
            "name": "SNVS_HP_WRAPPER_IRQHandler"
          },
          {
            "number": 63,
            "name": "SNVS_HP_WRAPPER_TZ_IRQHandler"
          },
          {
            "number": 64,
            "name": "SNVS_LP_WRAPPER_IRQHandler"
          },
          {
            "number": 65,
            "name": "CSU_IRQHandler"
          },
          {
            "number": 66,
            "name": "DCP_IRQHandler"
          },
          {
            "number": 67,
            "name": "DCP_VMI_IRQHandler"
          },
          {
            "number": 68,
            "name": "Reserved68_IRQHandler"
          },
          {
            "number": 69,
            "name": "TRNG_IRQHandler"
          },
          {
            "number": 70,
            "name": "Reserved70_IRQHandler"
          },
          {
            "number": 71,
            "name": "Reserved71_IRQHandler"
          },
          {
            "number": 72,
            "name": "SAI1_IRQHandler"
          },
          {
            "number": 73,
            "name": "RTWDOG_IRQHandler"
          },
          {
            "number": 74,
            "name": "SAI3_RX_IRQHandler"
          },
          {
            "number": 75,
            "name": "SAI3_TX_IRQHandler"
          },
          {
            "number": 76,
            "name": "SPDIF_IRQHandler"
          },
          {
            "number": 77,
            "name": "PMU_IRQHandler"
          },
          {
            "number": 78,
            "name": "XBAR1_IRQ_0_1_2_3_IRQHandler"
          },
          {
            "number": 79,
            "name": "TEMP_LOW_HIGH_IRQHandler"
          },
          {
            "number": 80,
            "name": "TEMP_PANIC_IRQHandler"
          },
          {
            "number": 81,
            "name": "USB_PHY_IRQHandler"
          },
          {
            "number": 82,
            "name": "GPC_IRQHandler"
          },
          {
            "number": 83,
            "name": "ADC1_IRQHandler"
          },
          {
            "number": 84,
            "name": "FLEXIO1_IRQHandler"
          },
          {
            "number": 85,
            "name": "DCDC_IRQHandler"
          },
          {
            "number": 86,
            "name": "GPIO1_Combined_0_15_IRQHandler"
          },
          {
            "number": 87,
            "name": "GPIO1_Combined_16_31_IRQHandler"
          },
          {
            "number": 88,
            "name": "GPIO2_Combined_0_15_IRQHandler"
          },
          {
            "number": 89,
            "name": "GPIO5_Combined_0_15_IRQHandler"
          },
          {
            "number": 90,
            "name": "WDOG1_IRQHandler"
          },
          {
            "number": 91,
            "name": "ADC_ETC_IRQ0_IRQHandler"
          },
          {
            "number": 92,
            "name": "ADC_ETC_IRQ1_IRQHandler"
          },
          {
            "number": 93,
            "name": "ADC_ETC_IRQ2_IRQHandler"
          },
          {
            "number": 94,
            "name": "ADC_ETC_IRQ3_IRQHandler"
          },
          {
            "number": 95,
            "name": "ADC_ETC_ERROR_IRQ_IRQHandler"
          }
        ]
      }
    }
  }
}