

================================================================
== Vivado HLS Report for 'CONV'
================================================================
* Date:           Tue Apr  2 18:08:09 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.321|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  106062|  106062|  106062|  106062|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  10001|  10001|         3|          1|          1|  10000|    yes   |
        |- Loop 2  |      9|      9|         2|          1|          1|      9|    yes   |
        |- Loop 3  |  86439|  86439|         5|          1|          1|  86436|    yes   |
        |- Loop 4  |   9605|   9605|         3|          1|          1|   9604|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      0|       0|    655|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       16|      -|      16|      2|
|Multiplexer      |        -|      -|       -|     89|
|Register         |        0|      -|     381|     32|
+-----------------+---------+-------+--------+-------+
|Total            |       16|      3|     397|    778|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |CNN_mac_muladd_7nbkb_U1  |CNN_mac_muladd_7nbkb  | i0 + i1 * i2 |
    |CNN_mac_muladd_7nbkb_U2  |CNN_mac_muladd_7nbkb  | i0 * i1 + i2 |
    |CNN_mac_muladd_7nbkb_U3  |CNN_mac_muladd_7nbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------+------------+---------+----+----+-------+-----+------+-------------+
    |  Memory |   Module   | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------+------------+---------+----+----+-------+-----+------+-------------+
    |IBRAM_U  |CONV_IBRAM  |        8|   0|   0|  10000|    8|     1|        80000|
    |OBRAM_U  |CONV_OBRAM  |        8|   0|   0|   9604|    8|     1|        76832|
    |WBRAM_U  |CONV_WBRAM  |        0|  16|   2|      9|    8|     1|           72|
    +---------+------------+---------+----+----+-------+-----+------+-------------+
    |Total    |            |       16|  16|   2|  19613|   24|     3|       156904|
    +---------+------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_20_fu_788_p2                  |     *    |      0|  0|  30|           7|           7|
    |tmp_21_mid1_fu_886_p2             |     *    |      0|  0|  30|           7|           7|
    |tmp_25_fu_1041_p2                 |     *    |      0|  0|  41|           8|           8|
    |i_2_fu_394_p2                     |     +    |      0|  0|   7|           7|           1|
    |i_3_fu_863_p2                     |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten13_op_fu_698_p2     |     +    |      0|  0|  14|          14|           1|
    |indvar_flatten34_op_fu_712_p2     |     +    |      0|  0|  16|          16|           1|
    |indvar_flatten_next3_fu_606_p2    |     +    |      0|  0|  17|          17|           1|
    |indvar_flatten_next7_fu_476_p2    |     +    |      0|  0|   6|           4|           1|
    |indvar_flatten_next_fu_388_p2     |     +    |      0|  0|  14|          14|           1|
    |j_2_fu_422_p2                     |     +    |      0|  0|   7|           7|           1|
    |j_3_fu_692_p2                     |     +    |      0|  0|   7|           7|           1|
    |k_1_fu_1082_p2                    |     +    |      0|  0|  14|          14|           1|
    |m_2_fu_482_p2                     |     +    |      0|  0|   3|           2|           1|
    |m_3_fu_794_p2                     |     +    |      0|  0|   3|           2|           1|
    |n_2_fu_564_p2                     |     +    |      0|  0|   3|           2|           1|
    |n_3_fu_829_p2                     |     +    |      0|  0|   3|           2|           1|
    |sum_fu_554_p2                     |     +    |      0|  0|   6|           6|           6|
    |tmp_10_fu_590_p2                  |     +    |      0|  0|   8|           5|           5|
    |tmp_16_fu_760_p2                  |     +    |      0|  0|   6|           6|           6|
    |tmp_19_fu_782_p2                  |     +    |      0|  0|   7|           7|           7|
    |tmp_19_mid1_fu_873_p2             |     +    |      0|  0|   7|           7|           7|
    |tmp_23_fu_1020_p2                 |     +    |      0|  0|   7|           7|           7|
    |tmp_27_fu_909_p2                  |     +    |      0|  0|  14|          14|          14|
    |tmp_29_fu_1061_p2                 |     +    |      0|  0|   8|           8|           8|
    |tmp_33_fu_986_p2                  |     +    |      0|  0|   8|          64|          64|
    |tmp_8_fu_544_p2                   |     +    |      0|  0|   7|           5|           5|
    |x_assign_cast_fu_1102_p2          |     +    |      0|  0|   7|           7|           7|
    |x_assign_fu_1097_p2               |     +    |      0|  0|   8|           8|           8|
    |tmp_14_fu_746_p2                  |     -    |      0|  0|   7|           5|           5|
    |tmp_26_fu_929_p2                  |     -    |      0|  0|   7|           5|           5|
    |tmp_2_fu_584_p2                   |     -    |      0|  0|   8|           5|           5|
    |tmp_31_fu_953_p2                  |     -    |      0|  0|   8|          64|          64|
    |tmp_6_fu_464_p2                   |     -    |      0|  0|   7|           5|           5|
    |tmp_6_mid1_fu_518_p2              |     -    |      0|  0|   7|           5|           5|
    |exitcond1_mid1_fu_666_p2          |    and   |      0|  0|   1|           1|           1|
    |exitcond1_mid_fu_630_p2           |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten15_m_fu_642_p2    |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_400_p2               |   icmp   |      0|  0|   3|           7|           6|
    |exitcond2_fu_488_p2               |   icmp   |      0|  0|   1|           2|           2|
    |exitcond3_fu_624_p2               |   icmp   |      0|  0|   3|           7|           6|
    |exitcond_flatten1_fu_612_p2       |   icmp   |      0|  0|   7|          16|          15|
    |exitcond_flatten2_fu_636_p2       |   icmp   |      0|  0|   6|          14|          14|
    |exitcond_flatten3_fu_600_p2       |   icmp   |      0|  0|   8|          17|          17|
    |exitcond_flatten8_fu_470_p2       |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_flatten_fu_382_p2        |   icmp   |      0|  0|   6|          14|          14|
    |exitcond_fu_1076_p2               |   icmp   |      0|  0|   6|          14|          14|
    |tmp_15_fu_1107_p2                 |   icmp   |      0|  0|   4|           8|           1|
    |tmp_18_fu_772_p2                  |   icmp   |      0|  0|   1|           2|           1|
    |tmp_18_mid1_fu_1004_p2            |   icmp   |      0|  0|   1|           2|           1|
    |tmp_18_mid_fu_969_p2              |   icmp   |      0|  0|   1|           2|           1|
    |not_exitcond_flatten_1_fu_660_p2  |    or    |      0|  0|   1|           1|           1|
    |tmp_17_fu_766_p2                  |    or    |      0|  0|   2|           2|           2|
    |tmp_17_mid1_fu_1000_p2            |    or    |      0|  0|   2|           2|           2|
    |tmp_32_fu_648_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp_34_fu_672_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp_35_fu_678_p2                  |    or    |      0|  0|   1|           1|           1|
    |OBRAM_d1                          |  select  |      0|  0|   8|           1|           8|
    |i_1_mid2_fu_899_p3                |  select  |      0|  0|   7|           1|           7|
    |i_1_mid_fu_835_p3                 |  select  |      0|  0|   7|           1|           1|
    |indvar_flatten_next1_fu_704_p3    |  select  |      0|  0|  14|           1|           1|
    |indvar_flatten_next2_fu_718_p3    |  select  |      0|  0|  16|           1|           1|
    |j_1_mid2_fu_684_p3                |  select  |      0|  0|   7|           1|           1|
    |j_mid2_fu_406_p3                  |  select  |      0|  0|   7|           1|           1|
    |n_1_mid_fu_800_p3                 |  select  |      0|  0|   2|           1|           1|
    |n_mid2_fu_494_p3                  |  select  |      0|  0|   2|           1|           1|
    |tmp_17_cast_mid2_fu_842_p3        |  select  |      0|  0|   2|           1|           2|
    |tmp_18_mid2_fu_1010_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_18_mid3_fu_974_p3             |  select  |      0|  0|   2|           1|           1|
    |tmp_19_cast_mid255_v_fu_959_p3    |  select  |      0|  0|   6|           1|           6|
    |tmp_19_cast_mid2_v_fu_992_p3      |  select  |      0|  0|  64|           1|          64|
    |tmp_20_mid2_fu_879_p3             |  select  |      0|  0|   7|           1|           7|
    |tmp_20_mid4_fu_849_p3             |  select  |      0|  0|   7|           1|           7|
    |tmp_20_mid_fu_822_p3              |  select  |      0|  0|   7|           1|           7|
    |tmp_21_mid2_fu_892_p3             |  select  |      0|  0|  14|           1|          14|
    |tmp_21_mid_fu_856_p3              |  select  |      0|  0|  14|           1|           1|
    |tmp_3_mid2_v_v_fu_414_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_6_mid2_fu_524_p3              |  select  |      0|  0|   5|           1|           5|
    |tmp_7_mid2_v_fu_532_p3            |  select  |      0|  0|   2|           1|           2|
    |tmp_8_cast_mid2_fu_807_p3         |  select  |      0|  0|   2|           1|           2|
    |x_assign_1_fu_1113_p3             |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1           |    xor   |      0|  0|   2|           2|           1|
    |exitcond_flatten15_n_fu_654_p2    |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_618_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 655|         526|         546|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |IBRAM_address0                |   3|          3|   14|         42|
    |OBRAM_address0                |   3|          3|   14|         42|
    |WBRAM_address0                |   3|          3|    4|         12|
    |ap_NS_fsm                     |   5|         10|    1|         10|
    |ap_enable_reg_pp0_iter1       |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   3|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   3|          3|    1|          3|
    |ap_enable_reg_pp2_iter2       |   3|          2|    1|          2|
    |ap_enable_reg_pp2_iter4       |   3|          2|    1|          2|
    |ap_enable_reg_pp3_iter1       |   3|          2|    1|          2|
    |ap_enable_reg_pp3_iter2       |   3|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_243_p4    |   3|          2|    7|         14|
    |ap_phi_mux_m_1_phi_fu_342_p4  |   3|          2|    2|          4|
    |ap_phi_mux_m_phi_fu_276_p4    |   3|          2|    2|          4|
    |ap_phi_mux_n_1_phi_fu_353_p4  |   3|          2|    2|          4|
    |i_1_reg_360                   |   3|          2|    7|         14|
    |i_reg_239                     |   3|          2|    7|         14|
    |indvar_flatten1_reg_294       |   3|          2|   17|         34|
    |indvar_flatten2_reg_305       |   3|          2|   16|         32|
    |indvar_flatten3_reg_316       |   3|          2|   14|         28|
    |indvar_flatten6_reg_261       |   3|          2|    4|          8|
    |indvar_flatten_reg_228        |   3|          2|   14|         28|
    |j_1_reg_327                   |   3|          2|    7|         14|
    |j_reg_250                     |   3|          2|    7|         14|
    |k_reg_371                     |   3|          2|   14|         28|
    |m_1_reg_338                   |   3|          2|    2|          4|
    |m_reg_272                     |   3|          2|    2|          4|
    |n_1_reg_349                   |   3|          2|    2|          4|
    |n_reg_283                     |   3|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  89|         70|  168|        377|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |OBRAM_addr_1_reg_1367                        |  14|   0|   14|          0|
    |ap_CS_fsm                                    |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                      |   1|   0|    1|          0|
    |exitcond1_mid1_reg_1266                      |   1|   0|    1|          0|
    |exitcond_flatten15_m_reg_1252                |   1|   0|    1|          0|
    |exitcond_flatten15_m_reg_1252_pp2_iter1_reg  |   1|   0|    1|          0|
    |exitcond_flatten1_reg_1243                   |   1|   0|    1|          0|
    |exitcond_flatten1_reg_1243_pp2_iter1_reg     |   1|   0|    1|          0|
    |exitcond_flatten3_reg_1234                   |   1|   0|    1|          0|
    |exitcond_flatten8_reg_1203                   |   1|   0|    1|          0|
    |exitcond_flatten_reg_1162                    |   1|   0|    1|          0|
    |exitcond_flatten_reg_1162_pp0_iter1_reg      |   1|   0|    1|          0|
    |exitcond_reg_1378                            |   1|   0|    1|          0|
    |exitcond_reg_1378_pp3_iter1_reg              |   1|   0|    1|          0|
    |i_1_reg_360                                  |   7|   0|    7|          0|
    |i_reg_239                                    |   7|   0|    7|          0|
    |indvar_flatten1_reg_294                      |  17|   0|   17|          0|
    |indvar_flatten2_reg_305                      |  16|   0|   16|          0|
    |indvar_flatten3_reg_316                      |  14|   0|   14|          0|
    |indvar_flatten6_reg_261                      |   4|   0|    4|          0|
    |indvar_flatten_reg_228                       |  14|   0|   14|          0|
    |j_1_mid2_reg_1273                            |   7|   0|    7|          0|
    |j_1_mid2_reg_1273_pp2_iter1_reg              |   7|   0|    7|          0|
    |j_1_reg_327                                  |   7|   0|    7|          0|
    |j_mid2_reg_1171                              |   7|   0|    7|          0|
    |j_reg_250                                    |   7|   0|    7|          0|
    |k_reg_371                                    |  14|   0|   14|          0|
    |m_1_reg_338                                  |   2|   0|    2|          0|
    |m_3_reg_1304                                 |   2|   0|    2|          0|
    |m_reg_272                                    |   2|   0|    2|          0|
    |n_1_reg_349                                  |   2|   0|    2|          0|
    |n_3_reg_1319                                 |   2|   0|    2|          0|
    |n_reg_283                                    |   2|   0|    2|          0|
    |temp_reg_1361                                |   8|   0|    8|          0|
    |tmp_11_cast_reg_1219                         |   2|   0|    5|          3|
    |tmp_13_reg_1387                              |  14|   0|   64|         50|
    |tmp_13_reg_1387_pp3_iter1_reg                |  14|   0|   64|         50|
    |tmp_16_reg_1294                              |   6|   0|    6|          0|
    |tmp_17_cast_mid2_reg_1325                    |   2|   0|    2|          0|
    |tmp_18_mid2_reg_1351                         |   1|   0|    1|          0|
    |tmp_18_mid2_reg_1351_pp2_iter3_reg           |   1|   0|    1|          0|
    |tmp_18_reg_1299                              |   1|   0|    1|          0|
    |tmp_20_mid2_reg_1331                         |   7|   0|    7|          0|
    |tmp_21_reg_1373                              |   7|   0|    7|          0|
    |tmp_27_reg_1341                              |  14|   0|   14|          0|
    |tmp_27_reg_1341_pp2_iter2_reg                |  14|   0|   14|          0|
    |tmp_32_reg_1260                              |   1|   0|    1|          0|
    |tmp_3_mid2_v_v_reg_1176                      |   7|   0|    7|          0|
    |tmp_4_reg_1193                               |  14|   0|   14|          0|
    |tmp_7_mid2_v_reg_1212                        |   2|   0|    2|          0|
    |tmp_8_cast_mid2_reg_1311                     |   2|   0|    2|          0|
    |tmp_reg_1198                                 |   6|   0|    6|          0|
    |x_assign_1_reg_1397                          |   7|   0|    7|          0|
    |exitcond_flatten3_reg_1234                   |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 381|  32|  421|        103|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      CONV     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      CONV     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      CONV     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      CONV     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      CONV     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      CONV     | return value |
|input_img_address0   | out |   14|  ap_memory |   input_img   |     array    |
|input_img_ce0        | out |    1|  ap_memory |   input_img   |     array    |
|input_img_q0         |  in |    8|  ap_memory |   input_img   |     array    |
|kernel_address0      | out |    5|  ap_memory |     kernel    |     array    |
|kernel_ce0           | out |    1|  ap_memory |     kernel    |     array    |
|kernel_q0            |  in |    8|  ap_memory |     kernel    |     array    |
|kernel_offset        |  in |    8|   ap_none  | kernel_offset |    scalar    |
|bias                 |  in |    8|   ap_none  |      bias     |    scalar    |
|output_img_address0  | out |   14|  ap_memory |   output_img  |     array    |
|output_img_ce0       | out |    1|  ap_memory |   output_img  |     array    |
|output_img_we0       | out |    1|  ap_memory |   output_img  |     array    |
|output_img_d0        | out |    8|  ap_memory |   output_img  |     array    |
+---------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 5
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
  Pipeline-2 : II = 1, D = 5, States = { 9 10 11 12 13 }
  Pipeline-3 : II = 1, D = 3, States = { 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	8  / (exitcond_flatten8)
	7  / (!exitcond_flatten8)
7 --> 
	6  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	14  / (exitcond_flatten3)
	11  / (!exitcond_flatten3)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	9  / true
14 --> 
	15  / true
15 --> 
	18  / (exitcond)
	16  / (!exitcond)
16 --> 
	17  / true
17 --> 
	15  / true
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([10000 x i8]* %input_img, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bias_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bias)"   --->   Operation 20 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_offset)"   --->   Operation 21 'read' 'kernel_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.77ns)   --->   "%IBRAM = alloca [10000 x i8], align 1" [source/CNN.cpp:17]   --->   Operation 22 'alloca' 'IBRAM' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 23 [1/1] (2.77ns)   --->   "%OBRAM = alloca [9604 x i8], align 16" [source/CNN.cpp:18]   --->   Operation 23 'alloca' 'OBRAM' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 24 [1/1] (1.75ns)   --->   "%WBRAM = alloca [9 x i8], align 1" [source/CNN.cpp:20]   --->   Operation 24 'alloca' 'WBRAM' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "br label %.preheader14" [source/CNN.cpp:28]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %0 ], [ %indvar_flatten_next, %.preheader14.preheader ]"   --->   Operation 26 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %tmp_3_mid2_v_v, %.preheader14.preheader ]" [source/CNN.cpp:31]   --->   Operation 27 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j = phi i7 [ 0, %0 ], [ %j_2, %.preheader14.preheader ]"   --->   Operation 28 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.98ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten, -6384"   --->   Operation 29 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.52ns)   --->   "%indvar_flatten_next = add i14 %indvar_flatten, 1"   --->   Operation 30 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader13.preheader, label %.preheader14.preheader"   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.31ns)   --->   "%i_2 = add i7 %i, 1" [source/CNN.cpp:28]   --->   Operation 32 'add' 'i_2' <Predicate = (!exitcond_flatten)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.06ns)   --->   "%exitcond1 = icmp eq i7 %j, -28" [source/CNN.cpp:29]   --->   Operation 33 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns)   --->   "%j_mid2 = select i1 %exitcond1, i7 0, i7 %j" [source/CNN.cpp:29]   --->   Operation 34 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.80ns)   --->   "%tmp_3_mid2_v_v = select i1 %exitcond1, i7 %i_2, i7 %i" [source/CNN.cpp:31]   --->   Operation 35 'select' 'tmp_3_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.31ns)   --->   "%j_2 = add i7 %j_mid2, 1" [source/CNN.cpp:29]   --->   Operation 36 'add' 'j_2' <Predicate = (!exitcond_flatten)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.32>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3_mid2_v = zext i7 %tmp_3_mid2_v_v to i14" [source/CNN.cpp:31]   --->   Operation 37 'zext' 'tmp_3_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.82ns) (grouped into DSP with root node tmp_s)   --->   "%tmp_3_mid2 = mul i14 %tmp_3_mid2_v, 100" [source/CNN.cpp:31]   --->   Operation 38 'mul' 'tmp_3_mid2' <Predicate = (!exitcond_flatten)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4_mid2_cast = zext i7 %tmp_3_mid2_v_v to i14" [source/CNN.cpp:31]   --->   Operation 39 'zext' 'tmp_4_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.82ns) (grouped into DSP with root node tmp_4)   --->   "%tmp_3 = mul i14 %tmp_4_mid2_cast, 100" [source/CNN.cpp:31]   --->   Operation 40 'mul' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i7 %j_mid2 to i14" [source/CNN.cpp:31]   --->   Operation 41 'zext' 'tmp_9_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp_s = add i14 %tmp_9_cast, %tmp_3_mid2" [source/CNN.cpp:31]   --->   Operation 42 'add' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = zext i14 %tmp_s to i64" [source/CNN.cpp:31]   --->   Operation 43 'zext' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr [10000 x i8]* %input_img, i64 0, i64 %tmp_1" [source/CNN.cpp:31]   --->   Operation 44 'getelementptr' 'input_img_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.77ns)   --->   "%input_img_load = load i8* %input_img_addr, align 1" [source/CNN.cpp:31]   --->   Operation 45 'load' 'input_img_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10000> <RAM>
ST_3 : Operation 46 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp_4 = add i14 %tmp_3, %tmp_9_cast" [source/CNN.cpp:31]   --->   Operation 46 'add' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [source/CNN.cpp:29]   --->   Operation 47 'specregionbegin' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [source/CNN.cpp:30]   --->   Operation 48 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (2.77ns)   --->   "%input_img_load = load i8* %input_img_addr, align 1" [source/CNN.cpp:31]   --->   Operation 49 'load' 'input_img_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10000> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i14 %tmp_4 to i64" [source/CNN.cpp:31]   --->   Operation 50 'zext' 'tmp_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%IBRAM_addr = getelementptr [10000 x i8]* %IBRAM, i64 0, i64 %tmp_4_cast" [source/CNN.cpp:31]   --->   Operation 51 'getelementptr' 'IBRAM_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.77ns)   --->   "store i8 %input_img_load, i8* %IBRAM_addr, align 1" [source/CNN.cpp:31]   --->   Operation 52 'store' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_5)" [source/CNN.cpp:32]   --->   Operation 53 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader14" [source/CNN.cpp:29]   --->   Operation 54 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.46>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %kernel_offset_read to i6" [source/CNN.cpp:40]   --->   Operation 55 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.46ns)   --->   "br label %.preheader12" [source/CNN.cpp:37]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.46>

State 6 <SV = 3> <Delay = 5.68>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i4 [ 0, %.preheader13.preheader ], [ %indvar_flatten_next7, %.preheader13 ]"   --->   Operation 57 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%m = phi i2 [ 0, %.preheader13.preheader ], [ %tmp_7_mid2_v, %.preheader13 ]" [source/CNN.cpp:40]   --->   Operation 58 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%n = phi i2 [ 0, %.preheader13.preheader ], [ %n_2, %.preheader13 ]"   --->   Operation 59 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5_cast7 = zext i2 %m to i5" [source/CNN.cpp:40]   --->   Operation 60 'zext' 'tmp_5_cast7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m, i2 0)" [source/CNN.cpp:40]   --->   Operation 61 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %p_shl to i5" [source/CNN.cpp:40]   --->   Operation 62 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.99ns)   --->   "%tmp_6 = sub i5 %p_shl_cast, %tmp_5_cast7" [source/CNN.cpp:40]   --->   Operation 63 'sub' 'tmp_6' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.96ns)   --->   "%exitcond_flatten8 = icmp eq i4 %indvar_flatten6, -7"   --->   Operation 64 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.99ns)   --->   "%indvar_flatten_next7 = add i4 %indvar_flatten6, 1"   --->   Operation 65 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.preheader9.preheader, label %.preheader13"   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.63ns)   --->   "%m_2 = add i2 %m, 1" [source/CNN.cpp:37]   --->   Operation 67 'add' 'm_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.50ns)   --->   "%exitcond2 = icmp eq i2 %n, -1" [source/CNN.cpp:38]   --->   Operation 68 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten8)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.81ns)   --->   "%n_mid2 = select i1 %exitcond2, i2 0, i2 %n" [source/CNN.cpp:38]   --->   Operation 69 'select' 'n_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5_cast7_mid1 = zext i2 %m_2 to i5" [source/CNN.cpp:40]   --->   Operation 70 'zext' 'tmp_5_cast7_mid1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m_2, i2 0)" [source/CNN.cpp:40]   --->   Operation 71 'bitconcatenate' 'p_shl_mid1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i4 %p_shl_mid1 to i5" [source/CNN.cpp:40]   --->   Operation 72 'zext' 'p_shl_cast_mid1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.99ns)   --->   "%tmp_6_mid1 = sub i5 %p_shl_cast_mid1, %tmp_5_cast7_mid1" [source/CNN.cpp:40]   --->   Operation 73 'sub' 'tmp_6_mid1' <Predicate = (!exitcond_flatten8)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_8)   --->   "%tmp_6_mid2 = select i1 %exitcond2, i5 %tmp_6_mid1, i5 %tmp_6" [source/CNN.cpp:40]   --->   Operation 74 'select' 'tmp_6_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.81ns)   --->   "%tmp_7_mid2_v = select i1 %exitcond2, i2 %m_2, i2 %m" [source/CNN.cpp:40]   --->   Operation 75 'select' 'tmp_7_mid2_v' <Predicate = (!exitcond_flatten8)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i2 %n_mid2 to i5" [source/CNN.cpp:40]   --->   Operation 76 'zext' 'tmp_11_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_8 = add i5 %tmp_11_cast, %tmp_6_mid2" [source/CNN.cpp:40]   --->   Operation 77 'add' 'tmp_8' <Predicate = (!exitcond_flatten8)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i5 %tmp_8 to i6" [source/CNN.cpp:40]   --->   Operation 78 'sext' 'tmp_13_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.28ns)   --->   "%sum = add i6 %tmp, %tmp_13_cast" [source/CNN.cpp:40]   --->   Operation 79 'add' 'sum' <Predicate = (!exitcond_flatten8)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%sum_cast = zext i6 %sum to i64" [source/CNN.cpp:40]   --->   Operation 80 'zext' 'sum_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [27 x i8]* %kernel, i64 0, i64 %sum_cast" [source/CNN.cpp:40]   --->   Operation 81 'getelementptr' 'kernel_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (1.75ns)   --->   "%kernel_load = load i8* %kernel_addr, align 1" [source/CNN.cpp:40]   --->   Operation 82 'load' 'kernel_load' <Predicate = (!exitcond_flatten8)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 83 [1/1] (0.63ns)   --->   "%n_2 = add i2 %n_mid2, 1" [source/CNN.cpp:38]   --->   Operation 83 'add' 'n_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 4.54>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_7_mid2_cast = zext i2 %tmp_7_mid2_v to i5" [source/CNN.cpp:40]   --->   Operation 84 'zext' 'tmp_7_mid2_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_7_mid2_v, i2 0)" [source/CNN.cpp:40]   --->   Operation 85 'bitconcatenate' 'tmp_7' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_7 to i5" [source/CNN.cpp:40]   --->   Operation 86 'zext' 'p_shl1_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_2 = sub i5 %p_shl1_cast, %tmp_7_mid2_cast" [source/CNN.cpp:40]   --->   Operation 87 'sub' 'tmp_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [source/CNN.cpp:38]   --->   Operation 88 'specregionbegin' 'tmp_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [source/CNN.cpp:39]   --->   Operation 89 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_7 : Operation 90 [1/2] (1.75ns)   --->   "%kernel_load = load i8* %kernel_addr, align 1" [source/CNN.cpp:40]   --->   Operation 90 'load' 'kernel_load' <Predicate = (!exitcond_flatten8)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 91 [1/1] (2.79ns) (root node of TernaryAdder)   --->   "%tmp_10 = add i5 %tmp_2, %tmp_11_cast" [source/CNN.cpp:40]   --->   Operation 91 'add' 'tmp_10' <Predicate = (!exitcond_flatten8)> <Delay = 2.79> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i5 %tmp_10 to i64" [source/CNN.cpp:40]   --->   Operation 92 'sext' 'tmp_30_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%WBRAM_addr = getelementptr [9 x i8]* %WBRAM, i64 0, i64 %tmp_30_cast" [source/CNN.cpp:40]   --->   Operation 93 'getelementptr' 'WBRAM_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.75ns)   --->   "store i8 %kernel_load, i8* %WBRAM_addr, align 1" [source/CNN.cpp:40]   --->   Operation 94 'store' <Predicate = (!exitcond_flatten8)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_9)" [source/CNN.cpp:41]   --->   Operation 95 'specregionend' 'empty_26' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "br label %.preheader12" [source/CNN.cpp:38]   --->   Operation 96 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.46>
ST_8 : Operation 97 [1/1] (0.46ns)   --->   "br label %.preheader9" [source/CNN.cpp:55]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.46>

State 9 <SV = 5> <Delay = 5.86>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i17 [ %indvar_flatten_next3, %.loopexit ], [ 0, %.preheader9.preheader ]"   --->   Operation 98 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i16 [ %indvar_flatten_next2, %.loopexit ], [ 0, %.preheader9.preheader ]"   --->   Operation 99 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i14 [ %indvar_flatten_next1, %.loopexit ], [ 0, %.preheader9.preheader ]" [source/CNN.cpp:52]   --->   Operation 100 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%j_1 = phi i7 [ %j_3, %.loopexit ], [ 0, %.preheader9.preheader ]"   --->   Operation 101 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (2.11ns)   --->   "%exitcond_flatten3 = icmp eq i17 %indvar_flatten1, -44636"   --->   Operation 102 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (1.55ns)   --->   "%indvar_flatten_next3 = add i17 %indvar_flatten1, 1"   --->   Operation 103 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (2.13ns)   --->   "%exitcond_flatten1 = icmp eq i16 %indvar_flatten2, 28812"   --->   Operation 104 'icmp' 'exitcond_flatten1' <Predicate = (!exitcond_flatten3)> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.80ns)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten1, true" [source/CNN.cpp:52]   --->   Operation 105 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (1.06ns)   --->   "%exitcond3 = icmp eq i7 %j_1, -30" [source/CNN.cpp:52]   --->   Operation 106 'icmp' 'exitcond3' <Predicate = (!exitcond_flatten3)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid1)   --->   "%exitcond1_mid = and i1 %exitcond3, %not_exitcond_flatten" [source/CNN.cpp:52]   --->   Operation 107 'and' 'exitcond1_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (1.98ns)   --->   "%exitcond_flatten2 = icmp eq i14 %indvar_flatten3, -6780" [source/CNN.cpp:52]   --->   Operation 108 'icmp' 'exitcond_flatten2' <Predicate = (!exitcond_flatten3)> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.80ns)   --->   "%exitcond_flatten15_m = and i1 %exitcond_flatten2, %not_exitcond_flatten" [source/CNN.cpp:52]   --->   Operation 109 'and' 'exitcond_flatten15_m' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.80ns)   --->   "%tmp_32 = or i1 %exitcond_flatten15_m, %exitcond_flatten1" [source/CNN.cpp:52]   --->   Operation 110 'or' 'tmp_32' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid1)   --->   "%exitcond_flatten15_n = xor i1 %exitcond_flatten2, true" [source/CNN.cpp:52]   --->   Operation 111 'xor' 'exitcond_flatten15_n' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid1)   --->   "%not_exitcond_flatten_1 = or i1 %exitcond_flatten1, %exitcond_flatten15_n" [source/CNN.cpp:52]   --->   Operation 112 'or' 'not_exitcond_flatten_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.80ns) (out node of the LUT)   --->   "%exitcond1_mid1 = and i1 %exitcond1_mid, %not_exitcond_flatten_1" [source/CNN.cpp:52]   --->   Operation 113 'and' 'exitcond1_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node j_1_mid2)   --->   "%tmp_34 = or i1 %exitcond1_mid1, %exitcond_flatten15_m" [source/CNN.cpp:52]   --->   Operation 114 'or' 'tmp_34' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node j_1_mid2)   --->   "%tmp_35 = or i1 %tmp_34, %exitcond_flatten1" [source/CNN.cpp:52]   --->   Operation 115 'or' 'tmp_35' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.80ns) (out node of the LUT)   --->   "%j_1_mid2 = select i1 %tmp_35, i7 0, i7 %j_1" [source/CNN.cpp:52]   --->   Operation 116 'select' 'j_1_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (1.31ns)   --->   "%j_3 = add i7 %j_1_mid2, 1" [source/CNN.cpp:52]   --->   Operation 117 'add' 'j_3' <Predicate = (!exitcond_flatten3)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (1.52ns)   --->   "%indvar_flatten13_op = add i14 %indvar_flatten3, 1" [source/CNN.cpp:52]   --->   Operation 118 'add' 'indvar_flatten13_op' <Predicate = (!exitcond_flatten3)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.58ns)   --->   "%indvar_flatten_next1 = select i1 %tmp_32, i14 1, i14 %indvar_flatten13_op" [source/CNN.cpp:52]   --->   Operation 119 'select' 'indvar_flatten_next1' <Predicate = (!exitcond_flatten3)> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (1.54ns)   --->   "%indvar_flatten34_op = add i16 %indvar_flatten2, 1"   --->   Operation 120 'add' 'indvar_flatten34_op' <Predicate = (!exitcond_flatten3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.62ns)   --->   "%indvar_flatten_next2 = select i1 %exitcond_flatten1, i16 1, i16 %indvar_flatten34_op"   --->   Operation 121 'select' 'indvar_flatten_next2' <Predicate = (!exitcond_flatten3)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 6> <Delay = 7.26>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%m_1 = phi i2 [ %tmp_8_cast_mid2, %.loopexit ], [ 0, %.preheader9.preheader ]" [source/CNN.cpp:55]   --->   Operation 122 'phi' 'm_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%n_1 = phi i2 [ %tmp_17_cast_mid2, %.loopexit ], [ 0, %.preheader9.preheader ]" [source/CNN.cpp:55]   --->   Operation 123 'phi' 'n_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%i_1 = phi i7 [ %i_1_mid2, %.loopexit ], [ 0, %.preheader9.preheader ]" [source/CNN.cpp:52]   --->   Operation 124 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i2 %m_1 to i7" [source/CNN.cpp:55]   --->   Operation 125 'zext' 'tmp_8_cast' <Predicate = (!exitcond_flatten1 & !exitcond_flatten15_m & !exitcond1_mid1)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_8_cast1 = zext i2 %m_1 to i5" [source/CNN.cpp:55]   --->   Operation 126 'zext' 'tmp_8_cast1' <Predicate = (!exitcond_flatten1 & !exitcond_flatten15_m)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m_1, i2 0)" [source/CNN.cpp:55]   --->   Operation 127 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond_flatten1 & !exitcond_flatten15_m)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp_11 to i5" [source/CNN.cpp:55]   --->   Operation 128 'zext' 'p_shl2_cast' <Predicate = (!exitcond_flatten1 & !exitcond_flatten15_m)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.99ns)   --->   "%tmp_14 = sub i5 %p_shl2_cast, %tmp_8_cast1" [source/CNN.cpp:55]   --->   Operation 129 'sub' 'tmp_14' <Predicate = (!exitcond_flatten1 & !exitcond_flatten15_m)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i5 %tmp_14 to i6" [source/CNN.cpp:55]   --->   Operation 130 'sext' 'tmp_32_cast' <Predicate = (!exitcond_flatten1 & !exitcond_flatten15_m)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i2 %n_1 to i6" [source/CNN.cpp:55]   --->   Operation 131 'zext' 'tmp_16_cast' <Predicate = (!exitcond_flatten1 & !exitcond_flatten15_m)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (1.02ns)   --->   "%tmp_16 = add i6 %tmp_32_cast, %tmp_16_cast" [source/CNN.cpp:55]   --->   Operation 132 'add' 'tmp_16' <Predicate = (!exitcond_flatten1 & !exitcond_flatten15_m)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_17 = or i2 %n_1, %m_1" [source/CNN.cpp:56]   --->   Operation 133 'or' 'tmp_17' <Predicate = (!exitcond_flatten1 & !exitcond_flatten15_m)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_18 = icmp eq i2 %tmp_17, 0" [source/CNN.cpp:56]   --->   Operation 134 'icmp' 'tmp_18' <Predicate = (!exitcond_flatten1 & !exitcond_flatten15_m)> <Delay = 0.80> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_22_cast3 = zext i7 %i_1 to i14" [source/CNN.cpp:57]   --->   Operation 135 'zext' 'tmp_22_cast3' <Predicate = (!tmp_32 & !exitcond1_mid1)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (1.31ns)   --->   "%tmp_19 = add i7 %i_1, %tmp_8_cast" [source/CNN.cpp:54]   --->   Operation 136 'add' 'tmp_19' <Predicate = (!exitcond_flatten1 & !exitcond_flatten15_m & !exitcond1_mid1)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (3.61ns)   --->   "%tmp_20 = mul i14 %tmp_22_cast3, 98" [source/CNN.cpp:57]   --->   Operation 137 'mul' 'tmp_20' <Predicate = (!tmp_32 & !exitcond1_mid1)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %.preheader.preheader, label %.loopexit"   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.63ns)   --->   "%m_3 = add i2 %m_1, 1" [source/CNN.cpp:49]   --->   Operation 139 'add' 'm_3' <Predicate = (!exitcond_flatten3)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.81ns)   --->   "%n_1_mid = select i1 %exitcond_flatten1, i2 0, i2 %n_1" [source/CNN.cpp:55]   --->   Operation 140 'select' 'n_1_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.81ns)   --->   "%tmp_8_cast_mid2 = select i1 %exitcond_flatten1, i2 %m_3, i2 %m_1" [source/CNN.cpp:55]   --->   Operation 141 'select' 'tmp_8_cast_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_8_cast_mid2_cast = zext i2 %tmp_8_cast_mid2 to i7" [source/CNN.cpp:55]   --->   Operation 142 'zext' 'tmp_8_cast_mid2_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_mid4)   --->   "%tmp_8_mid1_cast1 = zext i2 %m_3 to i7" [source/CNN.cpp:49]   --->   Operation 143 'zext' 'tmp_8_mid1_cast1' <Predicate = (!exitcond_flatten3 & exitcond_flatten1 & !exitcond_flatten15_m & !exitcond1_mid1)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_mid4)   --->   "%tmp_20_mid = select i1 %exitcond_flatten1, i7 %tmp_8_mid1_cast1, i7 %tmp_19" [source/CNN.cpp:54]   --->   Operation 144 'select' 'tmp_20_mid' <Predicate = (!exitcond_flatten3 & !exitcond_flatten15_m & !exitcond1_mid1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.63ns)   --->   "%n_3 = add i2 %n_1_mid, 1" [source/CNN.cpp:50]   --->   Operation 145 'add' 'n_3' <Predicate = (!exitcond_flatten3)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.80ns)   --->   "%i_1_mid = select i1 %tmp_32, i7 0, i7 %i_1" [source/CNN.cpp:52]   --->   Operation 146 'select' 'i_1_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.81ns)   --->   "%tmp_17_cast_mid2 = select i1 %exitcond_flatten15_m, i2 %n_3, i2 %n_1_mid" [source/CNN.cpp:55]   --->   Operation 147 'select' 'tmp_17_cast_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_20_mid4 = select i1 %exitcond_flatten15_m, i7 %tmp_8_cast_mid2_cast, i7 %tmp_20_mid" [source/CNN.cpp:54]   --->   Operation 148 'select' 'tmp_20_mid4' <Predicate = (!exitcond_flatten3 & !exitcond1_mid1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_21_mid = select i1 %tmp_32, i14 0, i14 %tmp_20" [source/CNN.cpp:57]   --->   Operation 149 'select' 'tmp_21_mid' <Predicate = (!exitcond_flatten3 & !exitcond1_mid1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (1.31ns)   --->   "%i_3 = add i7 %i_1_mid, 1" [source/CNN.cpp:51]   --->   Operation 150 'add' 'i_3' <Predicate = (!exitcond_flatten3)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_22_cast3_mid1 = zext i7 %i_3 to i14" [source/CNN.cpp:57]   --->   Operation 151 'zext' 'tmp_22_cast3_mid1' <Predicate = (!exitcond_flatten3 & exitcond1_mid1)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (1.31ns)   --->   "%tmp_19_mid1 = add i7 %i_3, %tmp_8_cast_mid2_cast" [source/CNN.cpp:54]   --->   Operation 152 'add' 'tmp_19_mid1' <Predicate = (!exitcond_flatten3 & exitcond1_mid1)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_20_mid2 = select i1 %exitcond1_mid1, i7 %tmp_19_mid1, i7 %tmp_20_mid4" [source/CNN.cpp:54]   --->   Operation 153 'select' 'tmp_20_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (3.61ns)   --->   "%tmp_21_mid1 = mul i14 %tmp_22_cast3_mid1, 98" [source/CNN.cpp:57]   --->   Operation 154 'mul' 'tmp_21_mid1' <Predicate = (!exitcond_flatten3 & exitcond1_mid1)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_21_mid2 = select i1 %exitcond1_mid1, i14 %tmp_21_mid1, i14 %tmp_21_mid" [source/CNN.cpp:57]   --->   Operation 155 'select' 'tmp_21_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.80ns)   --->   "%i_1_mid2 = select i1 %exitcond1_mid1, i7 %i_3, i7 %i_1_mid" [source/CNN.cpp:52]   --->   Operation 156 'select' 'i_1_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_26_cast2 = zext i7 %j_1_mid2 to i14" [source/CNN.cpp:54]   --->   Operation 157 'zext' 'tmp_26_cast2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (1.52ns) (out node of the LUT)   --->   "%tmp_27 = add i14 %tmp_26_cast2, %tmp_21_mid2" [source/CNN.cpp:57]   --->   Operation 158 'add' 'tmp_27' <Predicate = (!exitcond_flatten3)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 8.32>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_8_mid1_cast = zext i2 %m_3 to i5" [source/CNN.cpp:49]   --->   Operation 159 'zext' 'tmp_8_mid1_cast' <Predicate = (!exitcond_flatten3 & exitcond_flatten1 & !exitcond_flatten15_m)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_24 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m_3, i2 0)" [source/CNN.cpp:49]   --->   Operation 160 'bitconcatenate' 'tmp_24' <Predicate = (!exitcond_flatten3 & exitcond_flatten1 & !exitcond_flatten15_m)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %tmp_24 to i5" [source/CNN.cpp:55]   --->   Operation 161 'zext' 'p_shl3_cast' <Predicate = (!exitcond_flatten3 & exitcond_flatten1 & !exitcond_flatten15_m)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.99ns)   --->   "%tmp_26 = sub i5 %p_shl3_cast, %tmp_8_mid1_cast" [source/CNN.cpp:55]   --->   Operation 162 'sub' 'tmp_26' <Predicate = (!exitcond_flatten3 & exitcond_flatten1 & !exitcond_flatten15_m)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_cast_mid2_v)   --->   "%tmp_35_cast = sext i5 %tmp_26 to i6" [source/CNN.cpp:55]   --->   Operation 163 'sext' 'tmp_35_cast' <Predicate = (!exitcond_flatten3 & exitcond_flatten1 & !exitcond_flatten15_m)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_8_mid2_cast = zext i2 %tmp_8_cast_mid2 to i64" [source/CNN.cpp:55]   --->   Operation 164 'zext' 'tmp_8_mid2_cast' <Predicate = (!exitcond_flatten3 & exitcond_flatten15_m)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_30 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_8_cast_mid2, i2 0)" [source/CNN.cpp:55]   --->   Operation 165 'bitconcatenate' 'tmp_30' <Predicate = (!exitcond_flatten3 & exitcond_flatten15_m)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%p_shl4 = zext i4 %tmp_30 to i64" [source/CNN.cpp:55]   --->   Operation 166 'zext' 'p_shl4' <Predicate = (!exitcond_flatten3 & exitcond_flatten15_m)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_31 = sub i64 %p_shl4, %tmp_8_mid2_cast" [source/CNN.cpp:55]   --->   Operation 167 'sub' 'tmp_31' <Predicate = (!exitcond_flatten3 & exitcond_flatten15_m)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_cast_mid2_v)   --->   "%tmp_19_cast_mid255_v = select i1 %exitcond_flatten1, i6 %tmp_35_cast, i6 %tmp_16" [source/CNN.cpp:56]   --->   Operation 168 'select' 'tmp_19_cast_mid255_v' <Predicate = (!exitcond_flatten3 & !exitcond_flatten15_m)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_cast_mid2_v)   --->   "%tmp_19_cast_mid255_v_1 = sext i6 %tmp_19_cast_mid255_v to i64" [source/CNN.cpp:56]   --->   Operation 169 'sext' 'tmp_19_cast_mid255_v_1' <Predicate = (!exitcond_flatten3 & !exitcond_flatten15_m)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.50ns)   --->   "%tmp_18_mid = icmp eq i2 %m_3, 0" [source/CNN.cpp:56]   --->   Operation 170 'icmp' 'tmp_18_mid' <Predicate = (!exitcond_flatten3 & exitcond_flatten1 & !exitcond_flatten15_m)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp_18_mid2)   --->   "%tmp_18_mid3 = select i1 %exitcond_flatten1, i1 %tmp_18_mid, i1 %tmp_18" [source/CNN.cpp:56]   --->   Operation 171 'select' 'tmp_18_mid3' <Predicate = (!exitcond_flatten3 & !exitcond_flatten15_m)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_17_cast_mid2_cas = zext i2 %tmp_17_cast_mid2 to i7" [source/CNN.cpp:55]   --->   Operation 172 'zext' 'tmp_17_cast_mid2_cas' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_16_mid1 = zext i2 %n_3 to i64" [source/CNN.cpp:55]   --->   Operation 173 'zext' 'tmp_16_mid1' <Predicate = (!exitcond_flatten3 & exitcond_flatten15_m)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (2.79ns) (root node of TernaryAdder)   --->   "%tmp_33 = add i64 %tmp_31, %tmp_16_mid1" [source/CNN.cpp:55]   --->   Operation 174 'add' 'tmp_33' <Predicate = (!exitcond_flatten3 & exitcond_flatten15_m)> <Delay = 2.79> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 175 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_19_cast_mid2_v = select i1 %exitcond_flatten15_m, i64 %tmp_33, i64 %tmp_19_cast_mid255_v_1" [source/CNN.cpp:56]   --->   Operation 175 'select' 'tmp_19_cast_mid2_v' <Predicate = (!exitcond_flatten3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%WBRAM_addr_1 = getelementptr [9 x i8]* %WBRAM, i64 0, i64 %tmp_19_cast_mid2_v" [source/CNN.cpp:55]   --->   Operation 176 'getelementptr' 'WBRAM_addr_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_11 : Operation 177 [2/2] (1.75ns)   --->   "%WBRAM_load = load i8* %WBRAM_addr_1, align 1" [source/CNN.cpp:56]   --->   Operation 177 'load' 'WBRAM_load' <Predicate = (!exitcond_flatten3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp_18_mid1)   --->   "%tmp_17_mid1 = or i2 %n_3, %tmp_8_cast_mid2" [source/CNN.cpp:56]   --->   Operation 178 'or' 'tmp_17_mid1' <Predicate = (!exitcond_flatten3 & exitcond_flatten15_m)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_18_mid1 = icmp eq i2 %tmp_17_mid1, 0" [source/CNN.cpp:56]   --->   Operation 179 'icmp' 'tmp_18_mid1' <Predicate = (!exitcond_flatten3 & exitcond_flatten15_m)> <Delay = 0.80> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_18_mid2 = select i1 %exitcond_flatten15_m, i1 %tmp_18_mid1, i1 %tmp_18_mid3" [source/CNN.cpp:56]   --->   Operation 180 'select' 'tmp_18_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_20_mid2_cast = zext i7 %tmp_20_mid2 to i14" [source/CNN.cpp:54]   --->   Operation 181 'zext' 'tmp_20_mid2_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (2.82ns) (grouped into DSP with root node tmp_37)   --->   "%tmp_36 = mul i14 %tmp_20_mid2_cast, 100" [source/CNN.cpp:54]   --->   Operation 182 'mul' 'tmp_36' <Predicate = (!exitcond_flatten3)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 183 [1/1] (1.31ns)   --->   "%tmp_23 = add i7 %j_1_mid2, %tmp_17_cast_mid2_cas" [source/CNN.cpp:54]   --->   Operation 183 'add' 'tmp_23' <Predicate = (!exitcond_flatten3)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i7 %tmp_23 to i14" [source/CNN.cpp:54]   --->   Operation 184 'zext' 'tmp_24_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp_37 = add i14 %tmp_36, %tmp_24_cast" [source/CNN.cpp:54]   --->   Operation 185 'add' 'tmp_37' <Predicate = (!exitcond_flatten3)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i14 %tmp_37 to i64" [source/CNN.cpp:54]   --->   Operation 186 'zext' 'tmp_43_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%IBRAM_addr_1 = getelementptr [10000 x i8]* %IBRAM, i64 0, i64 %tmp_43_cast" [source/CNN.cpp:54]   --->   Operation 187 'getelementptr' 'IBRAM_addr_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_11 : Operation 188 [2/2] (2.77ns)   --->   "%input_pixel = load i8* %IBRAM_addr_1, align 1" [source/CNN.cpp:54]   --->   Operation 188 'load' 'input_pixel' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 12 <SV = 8> <Delay = 6.38>
ST_12 : Operation 189 [1/2] (1.75ns)   --->   "%WBRAM_load = load i8* %WBRAM_addr_1, align 1" [source/CNN.cpp:56]   --->   Operation 189 'load' 'WBRAM_load' <Predicate = (!exitcond_flatten3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_19_cast_mid2 = sext i8 %WBRAM_load to i16" [source/CNN.cpp:56]   --->   Operation 190 'sext' 'tmp_19_cast_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_12 : Operation 191 [1/2] (2.77ns)   --->   "%input_pixel = load i8* %IBRAM_addr_1, align 1" [source/CNN.cpp:54]   --->   Operation 191 'load' 'input_pixel' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_29_cast = sext i8 %input_pixel to i16" [source/CNN.cpp:55]   --->   Operation 192 'sext' 'tmp_29_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (3.61ns)   --->   "%tmp_25 = mul i16 %tmp_29_cast, %tmp_19_cast_mid2" [source/CNN.cpp:55]   --->   Operation 193 'mul' 'tmp_25' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%temp = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_25, i32 8, i32 15)" [source/CNN.cpp:55]   --->   Operation 194 'partselect' 'temp' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_28 = zext i14 %tmp_27 to i64" [source/CNN.cpp:57]   --->   Operation 195 'zext' 'tmp_28' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%OBRAM_addr_1 = getelementptr inbounds [9604 x i8]* %OBRAM, i64 0, i64 %tmp_28" [source/CNN.cpp:57]   --->   Operation 196 'getelementptr' 'OBRAM_addr_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_12 : Operation 197 [2/2] (2.77ns)   --->   "%OBRAM_load_1 = load i8* %OBRAM_addr_1, align 1" [source/CNN.cpp:59]   --->   Operation 197 'load' 'OBRAM_load_1' <Predicate = (!exitcond_flatten3 & !tmp_18_mid2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 13 <SV = 9> <Delay = 7.29>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [source/CNN.cpp:52]   --->   Operation 198 'specregionbegin' 'tmp_22' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [source/CNN.cpp:53]   --->   Operation 199 'specpipeline' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_13 : Operation 200 [1/2] (2.77ns)   --->   "%OBRAM_load_1 = load i8* %OBRAM_addr_1, align 1" [source/CNN.cpp:59]   --->   Operation 200 'load' 'OBRAM_load_1' <Predicate = (!exitcond_flatten3 & !tmp_18_mid2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_13 : Operation 201 [1/1] (1.30ns)   --->   "%tmp_29 = add i8 %temp, %OBRAM_load_1" [source/CNN.cpp:59]   --->   Operation 201 'add' 'tmp_29' <Predicate = (!exitcond_flatten3 & !tmp_18_mid2)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.44ns) (out node of the LUT)   --->   "%storemerge = select i1 %tmp_18_mid2, i8 %temp, i8 %tmp_29" [source/CNN.cpp:59]   --->   Operation 202 'select' 'storemerge' <Predicate = (!exitcond_flatten3)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (2.77ns)   --->   "store i8 %storemerge, i8* %OBRAM_addr_1, align 1" [source/CNN.cpp:57]   --->   Operation 203 'store' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_22)" [source/CNN.cpp:60]   --->   Operation 204 'specregionend' 'empty_27' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "br label %.preheader9" [source/CNN.cpp:52]   --->   Operation 205 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.46>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i8 %bias_read to i7"   --->   Operation 206 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.46ns)   --->   "br label %.preheader" [source/CNN.cpp:66]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.46>

State 15 <SV = 8> <Delay = 2.77>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%k = phi i14 [ %k_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 208 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (1.98ns)   --->   "%exitcond = icmp eq i14 %k, -6780" [source/CNN.cpp:66]   --->   Operation 209 'icmp' 'exitcond' <Predicate = true> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9604, i64 9604, i64 9604)"   --->   Operation 210 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (1.52ns)   --->   "%k_1 = add i14 %k, 1" [source/CNN.cpp:66]   --->   Operation 211 'add' 'k_1' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [source/CNN.cpp:66]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_13 = zext i14 %k to i64" [source/CNN.cpp:68]   --->   Operation 213 'zext' 'tmp_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%OBRAM_addr = getelementptr inbounds [9604 x i8]* %OBRAM, i64 0, i64 %tmp_13" [source/CNN.cpp:68]   --->   Operation 214 'getelementptr' 'OBRAM_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 215 [2/2] (2.77ns)   --->   "%OBRAM_load = load i8* %OBRAM_addr, align 1" [source/CNN.cpp:68]   --->   Operation 215 'load' 'OBRAM_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 16 <SV = 9> <Delay = 6.19>
ST_16 : Operation 216 [1/2] (2.77ns)   --->   "%OBRAM_load = load i8* %OBRAM_addr, align 1" [source/CNN.cpp:68]   --->   Operation 216 'load' 'OBRAM_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i8 %OBRAM_load to i7" [source/CNN.cpp:68]   --->   Operation 217 'trunc' 'tmp_38' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (1.30ns)   --->   "%x_assign = add i8 %bias_read, %OBRAM_load" [source/CNN.cpp:68]   --->   Operation 218 'add' 'x_assign' <Predicate = (!exitcond)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (1.31ns)   --->   "%x_assign_cast = add i7 %tmp_38, %tmp_21" [source/CNN.cpp:4->source/CNN.cpp:68]   --->   Operation 219 'add' 'x_assign_cast' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (1.31ns)   --->   "%tmp_15 = icmp sgt i8 %x_assign, 0" [source/CNN.cpp:6->source/CNN.cpp:68]   --->   Operation 220 'icmp' 'tmp_15' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 221 [1/1] (0.80ns)   --->   "%x_assign_1 = select i1 %tmp_15, i7 %x_assign_cast, i7 0" [source/CNN.cpp:6->source/CNN.cpp:68]   --->   Operation 221 'select' 'x_assign_1' <Predicate = (!exitcond)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 10> <Delay = 2.77>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [source/CNN.cpp:66]   --->   Operation 222 'specregionbegin' 'tmp_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [source/CNN.cpp:67]   --->   Operation 223 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%x_assign_1_cast = zext i7 %x_assign_1 to i8" [source/CNN.cpp:6->source/CNN.cpp:68]   --->   Operation 224 'zext' 'x_assign_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%output_img_addr = getelementptr [9604 x i8]* %output_img, i64 0, i64 %tmp_13" [source/CNN.cpp:68]   --->   Operation 225 'getelementptr' 'output_img_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (2.77ns)   --->   "store i8 %x_assign_1_cast, i8* %output_img_addr, align 1" [source/CNN.cpp:68]   --->   Operation 226 'store' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_12)" [source/CNN.cpp:69]   --->   Operation 227 'specregionend' 'empty_29' <Predicate = (!exitcond)> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "br label %.preheader" [source/CNN.cpp:66]   --->   Operation 228 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 18 <SV = 9> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "ret void" [source/CNN.cpp:71]   --->   Operation 229 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_19            (specmemcore      ) [ 0000000000000000000]
bias_read              (read             ) [ 0011111111111111110]
kernel_offset_read     (read             ) [ 0011110000000000000]
IBRAM                  (alloca           ) [ 0011111111111100000]
OBRAM                  (alloca           ) [ 0011111111111111110]
WBRAM                  (alloca           ) [ 0011111111111100000]
StgValue_25            (br               ) [ 0111100000000000000]
indvar_flatten         (phi              ) [ 0010000000000000000]
i                      (phi              ) [ 0010000000000000000]
j                      (phi              ) [ 0010000000000000000]
exitcond_flatten       (icmp             ) [ 0011100000000000000]
indvar_flatten_next    (add              ) [ 0111100000000000000]
StgValue_31            (br               ) [ 0000000000000000000]
i_2                    (add              ) [ 0000000000000000000]
exitcond1              (icmp             ) [ 0000000000000000000]
j_mid2                 (select           ) [ 0011000000000000000]
tmp_3_mid2_v_v         (select           ) [ 0111100000000000000]
j_2                    (add              ) [ 0111100000000000000]
tmp_3_mid2_v           (zext             ) [ 0000000000000000000]
tmp_3_mid2             (mul              ) [ 0000000000000000000]
tmp_4_mid2_cast        (zext             ) [ 0000000000000000000]
tmp_3                  (mul              ) [ 0000000000000000000]
tmp_9_cast             (zext             ) [ 0000000000000000000]
tmp_s                  (add              ) [ 0000000000000000000]
tmp_1                  (zext             ) [ 0000000000000000000]
input_img_addr         (getelementptr    ) [ 0010100000000000000]
tmp_4                  (add              ) [ 0010100000000000000]
tmp_5                  (specregionbegin  ) [ 0000000000000000000]
StgValue_48            (specpipeline     ) [ 0000000000000000000]
input_img_load         (load             ) [ 0000000000000000000]
tmp_4_cast             (zext             ) [ 0000000000000000000]
IBRAM_addr             (getelementptr    ) [ 0000000000000000000]
StgValue_52            (store            ) [ 0000000000000000000]
empty                  (specregionend    ) [ 0000000000000000000]
StgValue_54            (br               ) [ 0111100000000000000]
tmp                    (trunc            ) [ 0000001100000000000]
StgValue_56            (br               ) [ 0000011100000000000]
indvar_flatten6        (phi              ) [ 0000001000000000000]
m                      (phi              ) [ 0000001000000000000]
n                      (phi              ) [ 0000001000000000000]
tmp_5_cast7            (zext             ) [ 0000000000000000000]
p_shl                  (bitconcatenate   ) [ 0000000000000000000]
p_shl_cast             (zext             ) [ 0000000000000000000]
tmp_6                  (sub              ) [ 0000000000000000000]
exitcond_flatten8      (icmp             ) [ 0000001100000000000]
indvar_flatten_next7   (add              ) [ 0000011100000000000]
StgValue_66            (br               ) [ 0000000000000000000]
m_2                    (add              ) [ 0000000000000000000]
exitcond2              (icmp             ) [ 0000000000000000000]
n_mid2                 (select           ) [ 0000000000000000000]
tmp_5_cast7_mid1       (zext             ) [ 0000000000000000000]
p_shl_mid1             (bitconcatenate   ) [ 0000000000000000000]
p_shl_cast_mid1        (zext             ) [ 0000000000000000000]
tmp_6_mid1             (sub              ) [ 0000000000000000000]
tmp_6_mid2             (select           ) [ 0000000000000000000]
tmp_7_mid2_v           (select           ) [ 0000011100000000000]
tmp_11_cast            (zext             ) [ 0000001100000000000]
tmp_8                  (add              ) [ 0000000000000000000]
tmp_13_cast            (sext             ) [ 0000000000000000000]
sum                    (add              ) [ 0000000000000000000]
sum_cast               (zext             ) [ 0000000000000000000]
kernel_addr            (getelementptr    ) [ 0000001100000000000]
n_2                    (add              ) [ 0000011100000000000]
tmp_7_mid2_cast        (zext             ) [ 0000000000000000000]
tmp_7                  (bitconcatenate   ) [ 0000000000000000000]
p_shl1_cast            (zext             ) [ 0000000000000000000]
tmp_2                  (sub              ) [ 0000000000000000000]
tmp_9                  (specregionbegin  ) [ 0000000000000000000]
StgValue_89            (specpipeline     ) [ 0000000000000000000]
kernel_load            (load             ) [ 0000000000000000000]
tmp_10                 (add              ) [ 0000000000000000000]
tmp_30_cast            (sext             ) [ 0000000000000000000]
WBRAM_addr             (getelementptr    ) [ 0000000000000000000]
StgValue_94            (store            ) [ 0000000000000000000]
empty_26               (specregionend    ) [ 0000000000000000000]
StgValue_96            (br               ) [ 0000011100000000000]
StgValue_97            (br               ) [ 0000000011111100000]
indvar_flatten1        (phi              ) [ 0000000001000000000]
indvar_flatten2        (phi              ) [ 0000000001000000000]
indvar_flatten3        (phi              ) [ 0000000001000000000]
j_1                    (phi              ) [ 0000000001000000000]
exitcond_flatten3      (icmp             ) [ 0000000001111100000]
indvar_flatten_next3   (add              ) [ 0000000011111100000]
exitcond_flatten1      (icmp             ) [ 0000000001110000000]
not_exitcond_flatten   (xor              ) [ 0000000000000000000]
exitcond3              (icmp             ) [ 0000000000000000000]
exitcond1_mid          (and              ) [ 0000000000000000000]
exitcond_flatten2      (icmp             ) [ 0000000000000000000]
exitcond_flatten15_m   (and              ) [ 0000000001110000000]
tmp_32                 (or               ) [ 0000000001100000000]
exitcond_flatten15_n   (xor              ) [ 0000000000000000000]
not_exitcond_flatten_1 (or               ) [ 0000000000000000000]
exitcond1_mid1         (and              ) [ 0000000001100000000]
tmp_34                 (or               ) [ 0000000000000000000]
tmp_35                 (or               ) [ 0000000000000000000]
j_1_mid2               (select           ) [ 0000000001110000000]
j_3                    (add              ) [ 0000000011111100000]
indvar_flatten13_op    (add              ) [ 0000000000000000000]
indvar_flatten_next1   (select           ) [ 0000000011111100000]
indvar_flatten34_op    (add              ) [ 0000000000000000000]
indvar_flatten_next2   (select           ) [ 0000000011111100000]
m_1                    (phi              ) [ 0000000001100000000]
n_1                    (phi              ) [ 0000000001100000000]
i_1                    (phi              ) [ 0000000001100000000]
tmp_8_cast             (zext             ) [ 0000000000000000000]
tmp_8_cast1            (zext             ) [ 0000000000000000000]
tmp_11                 (bitconcatenate   ) [ 0000000000000000000]
p_shl2_cast            (zext             ) [ 0000000000000000000]
tmp_14                 (sub              ) [ 0000000000000000000]
tmp_32_cast            (sext             ) [ 0000000000000000000]
tmp_16_cast            (zext             ) [ 0000000000000000000]
tmp_16                 (add              ) [ 0000000001010000000]
tmp_17                 (or               ) [ 0000000000000000000]
tmp_18                 (icmp             ) [ 0000000001010000000]
tmp_22_cast3           (zext             ) [ 0000000000000000000]
tmp_19                 (add              ) [ 0000000000000000000]
tmp_20                 (mul              ) [ 0000000000000000000]
StgValue_138           (br               ) [ 0000000000000000000]
m_3                    (add              ) [ 0000000001010000000]
n_1_mid                (select           ) [ 0000000000000000000]
tmp_8_cast_mid2        (select           ) [ 0000000011111100000]
tmp_8_cast_mid2_cast   (zext             ) [ 0000000000000000000]
tmp_8_mid1_cast1       (zext             ) [ 0000000000000000000]
tmp_20_mid             (select           ) [ 0000000000000000000]
n_3                    (add              ) [ 0000000001010000000]
i_1_mid                (select           ) [ 0000000000000000000]
tmp_17_cast_mid2       (select           ) [ 0000000011111100000]
tmp_20_mid4            (select           ) [ 0000000000000000000]
tmp_21_mid             (select           ) [ 0000000000000000000]
i_3                    (add              ) [ 0000000000000000000]
tmp_22_cast3_mid1      (zext             ) [ 0000000000000000000]
tmp_19_mid1            (add              ) [ 0000000000000000000]
tmp_20_mid2            (select           ) [ 0000000001010000000]
tmp_21_mid1            (mul              ) [ 0000000000000000000]
tmp_21_mid2            (select           ) [ 0000000000000000000]
i_1_mid2               (select           ) [ 0000000011111100000]
tmp_26_cast2           (zext             ) [ 0000000000000000000]
tmp_27                 (add              ) [ 0000000001011000000]
tmp_8_mid1_cast        (zext             ) [ 0000000000000000000]
tmp_24                 (bitconcatenate   ) [ 0000000000000000000]
p_shl3_cast            (zext             ) [ 0000000000000000000]
tmp_26                 (sub              ) [ 0000000000000000000]
tmp_35_cast            (sext             ) [ 0000000000000000000]
tmp_8_mid2_cast        (zext             ) [ 0000000000000000000]
tmp_30                 (bitconcatenate   ) [ 0000000000000000000]
p_shl4                 (zext             ) [ 0000000000000000000]
tmp_31                 (sub              ) [ 0000000000000000000]
tmp_19_cast_mid255_v   (select           ) [ 0000000000000000000]
tmp_19_cast_mid255_v_1 (sext             ) [ 0000000000000000000]
tmp_18_mid             (icmp             ) [ 0000000000000000000]
tmp_18_mid3            (select           ) [ 0000000000000000000]
tmp_17_cast_mid2_cas   (zext             ) [ 0000000000000000000]
tmp_16_mid1            (zext             ) [ 0000000000000000000]
tmp_33                 (add              ) [ 0000000000000000000]
tmp_19_cast_mid2_v     (select           ) [ 0000000000000000000]
WBRAM_addr_1           (getelementptr    ) [ 0000000001001000000]
tmp_17_mid1            (or               ) [ 0000000000000000000]
tmp_18_mid1            (icmp             ) [ 0000000000000000000]
tmp_18_mid2            (select           ) [ 0000000001001100000]
tmp_20_mid2_cast       (zext             ) [ 0000000000000000000]
tmp_36                 (mul              ) [ 0000000000000000000]
tmp_23                 (add              ) [ 0000000000000000000]
tmp_24_cast            (zext             ) [ 0000000000000000000]
tmp_37                 (add              ) [ 0000000000000000000]
tmp_43_cast            (zext             ) [ 0000000000000000000]
IBRAM_addr_1           (getelementptr    ) [ 0000000001001000000]
WBRAM_load             (load             ) [ 0000000000000000000]
tmp_19_cast_mid2       (sext             ) [ 0000000000000000000]
input_pixel            (load             ) [ 0000000000000000000]
tmp_29_cast            (sext             ) [ 0000000000000000000]
tmp_25                 (mul              ) [ 0000000000000000000]
temp                   (partselect       ) [ 0000000001000100000]
tmp_28                 (zext             ) [ 0000000000000000000]
OBRAM_addr_1           (getelementptr    ) [ 0000000001000100000]
tmp_22                 (specregionbegin  ) [ 0000000000000000000]
StgValue_199           (specpipeline     ) [ 0000000000000000000]
OBRAM_load_1           (load             ) [ 0000000000000000000]
tmp_29                 (add              ) [ 0000000000000000000]
storemerge             (select           ) [ 0000000000000000000]
StgValue_203           (store            ) [ 0000000000000000000]
empty_27               (specregionend    ) [ 0000000000000000000]
StgValue_205           (br               ) [ 0000000011111100000]
tmp_21                 (trunc            ) [ 0000000000000001110]
StgValue_207           (br               ) [ 0000000000000011110]
k                      (phi              ) [ 0000000000000001000]
exitcond               (icmp             ) [ 0000000000000001110]
empty_28               (speclooptripcount) [ 0000000000000000000]
k_1                    (add              ) [ 0000000000000011110]
StgValue_212           (br               ) [ 0000000000000000000]
tmp_13                 (zext             ) [ 0000000000000001110]
OBRAM_addr             (getelementptr    ) [ 0000000000000001100]
OBRAM_load             (load             ) [ 0000000000000000000]
tmp_38                 (trunc            ) [ 0000000000000000000]
x_assign               (add              ) [ 0000000000000000000]
x_assign_cast          (add              ) [ 0000000000000000000]
tmp_15                 (icmp             ) [ 0000000000000000000]
x_assign_1             (select           ) [ 0000000000000001010]
tmp_12                 (specregionbegin  ) [ 0000000000000000000]
StgValue_223           (specpipeline     ) [ 0000000000000000000]
x_assign_1_cast        (zext             ) [ 0000000000000000000]
output_img_addr        (getelementptr    ) [ 0000000000000000000]
StgValue_226           (store            ) [ 0000000000000000000]
empty_29               (specregionend    ) [ 0000000000000000000]
StgValue_228           (br               ) [ 0000000000000011110]
StgValue_229           (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_img">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_img"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_img">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_img"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="IBRAM_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IBRAM/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="OBRAM_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OBRAM/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="WBRAM_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="WBRAM/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="bias_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="kernel_offset_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_offset_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="input_img_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="14" slack="0"/>
<pin id="130" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_img_addr/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_img_load/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="IBRAM_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="14" slack="0"/>
<pin id="143" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IBRAM_addr/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_52/4 input_pixel/11 "/>
</bind>
</comp>

<comp id="152" class="1004" name="kernel_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="WBRAM_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WBRAM_addr/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_94/7 WBRAM_load/11 "/>
</bind>
</comp>

<comp id="178" class="1004" name="WBRAM_addr_1_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WBRAM_addr_1/11 "/>
</bind>
</comp>

<comp id="185" class="1004" name="IBRAM_addr_1_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="14" slack="0"/>
<pin id="189" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IBRAM_addr_1/11 "/>
</bind>
</comp>

<comp id="192" class="1004" name="OBRAM_addr_1_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="14" slack="0"/>
<pin id="196" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OBRAM_addr_1/12 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="14" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="1"/>
<pin id="204" dir="0" index="4" bw="14" slack="0"/>
<pin id="205" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
<pin id="207" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="OBRAM_load_1/12 StgValue_203/13 OBRAM_load/15 "/>
</bind>
</comp>

<comp id="208" class="1004" name="OBRAM_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="14" slack="0"/>
<pin id="212" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OBRAM_addr/15 "/>
</bind>
</comp>

<comp id="215" class="1004" name="output_img_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="14" slack="2"/>
<pin id="219" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_img_addr/17 "/>
</bind>
</comp>

<comp id="222" class="1004" name="StgValue_226_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="14" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_226/17 "/>
</bind>
</comp>

<comp id="228" class="1005" name="indvar_flatten_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="14" slack="1"/>
<pin id="230" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="indvar_flatten_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="14" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="1"/>
<pin id="241" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="7" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="j_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="1"/>
<pin id="252" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="j_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="7" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="indvar_flatten6_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="1"/>
<pin id="263" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="indvar_flatten6_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/6 "/>
</bind>
</comp>

<comp id="272" class="1005" name="m_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="1"/>
<pin id="274" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="m_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="2" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="283" class="1005" name="n_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="1"/>
<pin id="285" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="n_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="2" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="294" class="1005" name="indvar_flatten1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="17" slack="1"/>
<pin id="296" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="indvar_flatten1_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="17" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/9 "/>
</bind>
</comp>

<comp id="305" class="1005" name="indvar_flatten2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="1"/>
<pin id="307" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="indvar_flatten2_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/9 "/>
</bind>
</comp>

<comp id="316" class="1005" name="indvar_flatten3_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="14" slack="1"/>
<pin id="318" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="indvar_flatten3_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="14" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/9 "/>
</bind>
</comp>

<comp id="327" class="1005" name="j_1_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="1"/>
<pin id="329" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="j_1_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="1" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="338" class="1005" name="m_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="2"/>
<pin id="340" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="m_1 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="m_1_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="2"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_1/10 "/>
</bind>
</comp>

<comp id="349" class="1005" name="n_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="2"/>
<pin id="351" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="n_1 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="n_1_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="1" slack="2"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_1/10 "/>
</bind>
</comp>

<comp id="360" class="1005" name="i_1_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="2"/>
<pin id="362" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="i_1_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="2"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="371" class="1005" name="k_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="1"/>
<pin id="373" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="k_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="14" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/15 "/>
</bind>
</comp>

<comp id="382" class="1004" name="exitcond_flatten_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="14" slack="0"/>
<pin id="384" dir="0" index="1" bw="14" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="indvar_flatten_next_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="i_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="exitcond1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="0" index="1" bw="7" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="j_mid2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="7" slack="0"/>
<pin id="409" dir="0" index="2" bw="7" slack="0"/>
<pin id="410" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_3_mid2_v_v_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="7" slack="0"/>
<pin id="417" dir="0" index="2" bw="7" slack="0"/>
<pin id="418" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="j_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_3_mid2_v_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="1"/>
<pin id="430" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_mid2_v/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_4_mid2_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="1"/>
<pin id="433" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_mid2_cast/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_9_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="1"/>
<pin id="436" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="14" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_4_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="14" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="2"/>
<pin id="447" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_5_cast7_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast7/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_shl_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="0" index="1" bw="2" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_shl_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_6_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="0" index="1" bw="2" slack="0"/>
<pin id="467" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="exitcond_flatten8_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="0" index="1" bw="4" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="indvar_flatten_next7_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="m_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="exitcond2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="0" index="1" bw="2" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="n_mid2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="2" slack="0"/>
<pin id="497" dir="0" index="2" bw="2" slack="0"/>
<pin id="498" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_mid2/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_5_cast7_mid1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast7_mid1/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_shl_mid1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="0" index="1" bw="2" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_shl_cast_mid1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="0"/>
<pin id="516" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_6_mid1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6_mid1/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_6_mid2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="5" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6_mid2/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_7_mid2_v_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="2" slack="0"/>
<pin id="535" dir="0" index="2" bw="2" slack="0"/>
<pin id="536" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_mid2_v/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_11_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_8_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="0"/>
<pin id="546" dir="0" index="1" bw="5" slack="0"/>
<pin id="547" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_13_cast_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sum_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="1"/>
<pin id="556" dir="0" index="1" bw="5" slack="0"/>
<pin id="557" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sum_cast_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="6" slack="0"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="n_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_7_mid2_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="1"/>
<pin id="572" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_mid2_cast/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_7_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="0"/>
<pin id="575" dir="0" index="1" bw="2" slack="1"/>
<pin id="576" dir="0" index="2" bw="1" slack="0"/>
<pin id="577" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_shl1_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="0"/>
<pin id="582" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_2_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_10_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="1"/>
<pin id="593" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_30_cast_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_cast/7 "/>
</bind>
</comp>

<comp id="600" class="1004" name="exitcond_flatten3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="17" slack="0"/>
<pin id="602" dir="0" index="1" bw="17" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten3/9 "/>
</bind>
</comp>

<comp id="606" class="1004" name="indvar_flatten_next3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="17" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next3/9 "/>
</bind>
</comp>

<comp id="612" class="1004" name="exitcond_flatten1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="0"/>
<pin id="614" dir="0" index="1" bw="16" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="not_exitcond_flatten_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/9 "/>
</bind>
</comp>

<comp id="624" class="1004" name="exitcond3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="0" index="1" bw="7" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/9 "/>
</bind>
</comp>

<comp id="630" class="1004" name="exitcond1_mid_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond1_mid/9 "/>
</bind>
</comp>

<comp id="636" class="1004" name="exitcond_flatten2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="14" slack="0"/>
<pin id="638" dir="0" index="1" bw="14" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/9 "/>
</bind>
</comp>

<comp id="642" class="1004" name="exitcond_flatten15_m_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten15_m/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_32_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_32/9 "/>
</bind>
</comp>

<comp id="654" class="1004" name="exitcond_flatten15_n_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten15_n/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="not_exitcond_flatten_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten_1/9 "/>
</bind>
</comp>

<comp id="666" class="1004" name="exitcond1_mid1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond1_mid1/9 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_34_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_34/9 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_35_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_35/9 "/>
</bind>
</comp>

<comp id="684" class="1004" name="j_1_mid2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="7" slack="0"/>
<pin id="687" dir="0" index="2" bw="7" slack="0"/>
<pin id="688" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid2/9 "/>
</bind>
</comp>

<comp id="692" class="1004" name="j_3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="7" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/9 "/>
</bind>
</comp>

<comp id="698" class="1004" name="indvar_flatten13_op_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="14" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten13_op/9 "/>
</bind>
</comp>

<comp id="704" class="1004" name="indvar_flatten_next1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="14" slack="0"/>
<pin id="707" dir="0" index="2" bw="14" slack="0"/>
<pin id="708" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next1/9 "/>
</bind>
</comp>

<comp id="712" class="1004" name="indvar_flatten34_op_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten34_op/9 "/>
</bind>
</comp>

<comp id="718" class="1004" name="indvar_flatten_next2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="16" slack="0"/>
<pin id="721" dir="0" index="2" bw="16" slack="0"/>
<pin id="722" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next2/9 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_8_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="2" slack="0"/>
<pin id="728" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/10 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_8_cast1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="2" slack="0"/>
<pin id="732" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast1/10 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_11_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="4" slack="0"/>
<pin id="736" dir="0" index="1" bw="2" slack="0"/>
<pin id="737" dir="0" index="2" bw="1" slack="0"/>
<pin id="738" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_shl2_cast_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="0"/>
<pin id="744" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/10 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_14_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="0"/>
<pin id="748" dir="0" index="1" bw="2" slack="0"/>
<pin id="749" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_32_cast_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="5" slack="0"/>
<pin id="754" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/10 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_16_cast_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="2" slack="0"/>
<pin id="758" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/10 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_16_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="0"/>
<pin id="762" dir="0" index="1" bw="2" slack="0"/>
<pin id="763" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/10 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_17_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="2" slack="0"/>
<pin id="768" dir="0" index="1" bw="2" slack="0"/>
<pin id="769" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/10 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_18_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="2" slack="0"/>
<pin id="774" dir="0" index="1" bw="2" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_22_cast3_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="7" slack="0"/>
<pin id="780" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast3/10 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_19_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="7" slack="0"/>
<pin id="784" dir="0" index="1" bw="2" slack="0"/>
<pin id="785" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_20_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="7" slack="0"/>
<pin id="790" dir="0" index="1" bw="8" slack="0"/>
<pin id="791" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="794" class="1004" name="m_3_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="2" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/10 "/>
</bind>
</comp>

<comp id="800" class="1004" name="n_1_mid_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="0" index="1" bw="2" slack="0"/>
<pin id="803" dir="0" index="2" bw="2" slack="0"/>
<pin id="804" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_1_mid/10 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_8_cast_mid2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="0" index="1" bw="2" slack="0"/>
<pin id="810" dir="0" index="2" bw="2" slack="0"/>
<pin id="811" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8_cast_mid2/10 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_8_cast_mid2_cast_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="2" slack="0"/>
<pin id="816" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast_mid2_cast/10 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_8_mid1_cast1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="2" slack="0"/>
<pin id="820" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_mid1_cast1/10 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_20_mid_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="1"/>
<pin id="824" dir="0" index="1" bw="7" slack="0"/>
<pin id="825" dir="0" index="2" bw="7" slack="0"/>
<pin id="826" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20_mid/10 "/>
</bind>
</comp>

<comp id="829" class="1004" name="n_3_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="2" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_3/10 "/>
</bind>
</comp>

<comp id="835" class="1004" name="i_1_mid_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="0" index="1" bw="7" slack="0"/>
<pin id="838" dir="0" index="2" bw="7" slack="0"/>
<pin id="839" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid/10 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_17_cast_mid2_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="0" index="1" bw="2" slack="0"/>
<pin id="845" dir="0" index="2" bw="2" slack="0"/>
<pin id="846" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_17_cast_mid2/10 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_20_mid4_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="1"/>
<pin id="851" dir="0" index="1" bw="7" slack="0"/>
<pin id="852" dir="0" index="2" bw="7" slack="0"/>
<pin id="853" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20_mid4/10 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_21_mid_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="1"/>
<pin id="858" dir="0" index="1" bw="14" slack="0"/>
<pin id="859" dir="0" index="2" bw="14" slack="0"/>
<pin id="860" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21_mid/10 "/>
</bind>
</comp>

<comp id="863" class="1004" name="i_3_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="7" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_22_cast3_mid1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="7" slack="0"/>
<pin id="871" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast3_mid1/10 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_19_mid1_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="7" slack="0"/>
<pin id="875" dir="0" index="1" bw="2" slack="0"/>
<pin id="876" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19_mid1/10 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_20_mid2_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="1"/>
<pin id="881" dir="0" index="1" bw="7" slack="0"/>
<pin id="882" dir="0" index="2" bw="7" slack="0"/>
<pin id="883" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20_mid2/10 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_21_mid1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="7" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_21_mid1/10 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp_21_mid2_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="0" index="1" bw="14" slack="0"/>
<pin id="895" dir="0" index="2" bw="14" slack="0"/>
<pin id="896" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21_mid2/10 "/>
</bind>
</comp>

<comp id="899" class="1004" name="i_1_mid2_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="0" index="1" bw="7" slack="0"/>
<pin id="902" dir="0" index="2" bw="7" slack="0"/>
<pin id="903" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_26_cast2_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="7" slack="1"/>
<pin id="908" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast2/10 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_27_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="7" slack="0"/>
<pin id="911" dir="0" index="1" bw="14" slack="0"/>
<pin id="912" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/10 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_8_mid1_cast_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="2" slack="1"/>
<pin id="917" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_mid1_cast/11 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_24_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="4" slack="0"/>
<pin id="920" dir="0" index="1" bw="2" slack="1"/>
<pin id="921" dir="0" index="2" bw="1" slack="0"/>
<pin id="922" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/11 "/>
</bind>
</comp>

<comp id="925" class="1004" name="p_shl3_cast_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="4" slack="0"/>
<pin id="927" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/11 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_26_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="4" slack="0"/>
<pin id="931" dir="0" index="1" bw="2" slack="0"/>
<pin id="932" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_26/11 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_35_cast_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="5" slack="0"/>
<pin id="937" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast/11 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_8_mid2_cast_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="2" slack="1"/>
<pin id="941" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_mid2_cast/11 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_30_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="4" slack="0"/>
<pin id="944" dir="0" index="1" bw="2" slack="1"/>
<pin id="945" dir="0" index="2" bw="1" slack="0"/>
<pin id="946" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/11 "/>
</bind>
</comp>

<comp id="949" class="1004" name="p_shl4_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="4" slack="0"/>
<pin id="951" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4/11 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_31_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="4" slack="0"/>
<pin id="955" dir="0" index="1" bw="2" slack="0"/>
<pin id="956" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_31/11 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_19_cast_mid255_v_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="2"/>
<pin id="961" dir="0" index="1" bw="6" slack="0"/>
<pin id="962" dir="0" index="2" bw="6" slack="1"/>
<pin id="963" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19_cast_mid255_v/11 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_19_cast_mid255_v_1_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="6" slack="0"/>
<pin id="967" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_cast_mid255_v_1/11 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_18_mid_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="2" slack="1"/>
<pin id="971" dir="0" index="1" bw="2" slack="0"/>
<pin id="972" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18_mid/11 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_18_mid3_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="2"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="0" index="2" bw="1" slack="1"/>
<pin id="978" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18_mid3/11 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_17_cast_mid2_cas_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="2" slack="1"/>
<pin id="982" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast_mid2_cas/11 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_16_mid1_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="2" slack="1"/>
<pin id="985" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_mid1/11 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_33_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="5" slack="0"/>
<pin id="988" dir="0" index="1" bw="2" slack="0"/>
<pin id="989" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/11 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_19_cast_mid2_v_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="2"/>
<pin id="994" dir="0" index="1" bw="64" slack="0"/>
<pin id="995" dir="0" index="2" bw="64" slack="0"/>
<pin id="996" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19_cast_mid2_v/11 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tmp_17_mid1_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="2" slack="1"/>
<pin id="1002" dir="0" index="1" bw="2" slack="1"/>
<pin id="1003" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17_mid1/11 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_18_mid1_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="2" slack="0"/>
<pin id="1006" dir="0" index="1" bw="2" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18_mid1/11 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_18_mid2_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="2"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="0" index="2" bw="1" slack="0"/>
<pin id="1014" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18_mid2/11 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="tmp_20_mid2_cast_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="7" slack="1"/>
<pin id="1019" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_mid2_cast/11 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_23_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="7" slack="2"/>
<pin id="1022" dir="0" index="1" bw="2" slack="0"/>
<pin id="1023" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/11 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp_24_cast_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="7" slack="0"/>
<pin id="1027" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/11 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="tmp_43_cast_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="14" slack="0"/>
<pin id="1031" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/11 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_19_cast_mid2_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="0"/>
<pin id="1035" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_cast_mid2/12 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_29_cast_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="0"/>
<pin id="1039" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_cast/12 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_25_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="0"/>
<pin id="1043" dir="0" index="1" bw="8" slack="0"/>
<pin id="1044" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_25/12 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="temp_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="0"/>
<pin id="1049" dir="0" index="1" bw="16" slack="0"/>
<pin id="1050" dir="0" index="2" bw="5" slack="0"/>
<pin id="1051" dir="0" index="3" bw="5" slack="0"/>
<pin id="1052" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp/12 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_28_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="14" slack="2"/>
<pin id="1059" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/12 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_29_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="8" slack="1"/>
<pin id="1063" dir="0" index="1" bw="8" slack="0"/>
<pin id="1064" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/13 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="storemerge_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="2"/>
<pin id="1068" dir="0" index="1" bw="8" slack="1"/>
<pin id="1069" dir="0" index="2" bw="8" slack="0"/>
<pin id="1070" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/13 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="tmp_21_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="7"/>
<pin id="1075" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/14 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="exitcond_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="14" slack="0"/>
<pin id="1078" dir="0" index="1" bw="14" slack="0"/>
<pin id="1079" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/15 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="k_1_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="14" slack="0"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/15 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_13_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="14" slack="0"/>
<pin id="1090" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/15 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_38_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="8" slack="0"/>
<pin id="1095" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/16 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="x_assign_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="8" slack="9"/>
<pin id="1099" dir="0" index="1" bw="8" slack="0"/>
<pin id="1100" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_assign/16 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="x_assign_cast_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="7" slack="0"/>
<pin id="1104" dir="0" index="1" bw="7" slack="2"/>
<pin id="1105" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_assign_cast/16 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="tmp_15_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="0"/>
<pin id="1109" dir="0" index="1" bw="8" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/16 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="x_assign_1_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="7" slack="0"/>
<pin id="1116" dir="0" index="2" bw="7" slack="0"/>
<pin id="1117" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_1/16 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="x_assign_1_cast_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="7" slack="1"/>
<pin id="1123" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_assign_1_cast/17 "/>
</bind>
</comp>

<comp id="1125" class="1007" name="grp_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="7" slack="0"/>
<pin id="1127" dir="0" index="1" bw="14" slack="0"/>
<pin id="1128" dir="0" index="2" bw="7" slack="0"/>
<pin id="1129" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_3_mid2/3 tmp_s/3 "/>
</bind>
</comp>

<comp id="1134" class="1007" name="grp_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="7" slack="0"/>
<pin id="1136" dir="0" index="1" bw="14" slack="0"/>
<pin id="1137" dir="0" index="2" bw="7" slack="0"/>
<pin id="1138" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_3/3 tmp_4/3 "/>
</bind>
</comp>

<comp id="1142" class="1007" name="grp_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="7" slack="0"/>
<pin id="1144" dir="0" index="1" bw="14" slack="0"/>
<pin id="1145" dir="0" index="2" bw="7" slack="0"/>
<pin id="1146" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_36/11 tmp_37/11 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="bias_read_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="8" slack="7"/>
<pin id="1153" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="bias_read "/>
</bind>
</comp>

<comp id="1157" class="1005" name="kernel_offset_read_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="8" slack="2"/>
<pin id="1159" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kernel_offset_read "/>
</bind>
</comp>

<comp id="1162" class="1005" name="exitcond_flatten_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="1"/>
<pin id="1164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1166" class="1005" name="indvar_flatten_next_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="14" slack="0"/>
<pin id="1168" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1171" class="1005" name="j_mid2_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="7" slack="1"/>
<pin id="1173" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="tmp_3_mid2_v_v_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="7" slack="0"/>
<pin id="1178" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3_mid2_v_v "/>
</bind>
</comp>

<comp id="1183" class="1005" name="j_2_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="7" slack="0"/>
<pin id="1185" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="input_img_addr_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="14" slack="1"/>
<pin id="1190" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_img_addr "/>
</bind>
</comp>

<comp id="1193" class="1005" name="tmp_4_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="14" slack="1"/>
<pin id="1195" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="tmp_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="6" slack="1"/>
<pin id="1200" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1203" class="1005" name="exitcond_flatten8_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="1"/>
<pin id="1205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="indvar_flatten_next7_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="4" slack="0"/>
<pin id="1209" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="tmp_7_mid2_v_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="2" slack="0"/>
<pin id="1214" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_7_mid2_v "/>
</bind>
</comp>

<comp id="1219" class="1005" name="tmp_11_cast_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="5" slack="1"/>
<pin id="1221" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_cast "/>
</bind>
</comp>

<comp id="1224" class="1005" name="kernel_addr_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="5" slack="1"/>
<pin id="1226" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1229" class="1005" name="n_2_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="2" slack="0"/>
<pin id="1231" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="exitcond_flatten3_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="1"/>
<pin id="1236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten3 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="indvar_flatten_next3_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="17" slack="0"/>
<pin id="1240" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next3 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="exitcond_flatten1_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="1"/>
<pin id="1245" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="exitcond_flatten15_m_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="1"/>
<pin id="1254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten15_m "/>
</bind>
</comp>

<comp id="1260" class="1005" name="tmp_32_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="1"/>
<pin id="1262" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="exitcond1_mid1_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="1" slack="1"/>
<pin id="1268" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond1_mid1 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="j_1_mid2_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="7" slack="1"/>
<pin id="1275" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1_mid2 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="j_3_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="7" slack="0"/>
<pin id="1281" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="indvar_flatten_next1_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="14" slack="0"/>
<pin id="1286" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="indvar_flatten_next2_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="16" slack="0"/>
<pin id="1291" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="tmp_16_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="6" slack="1"/>
<pin id="1296" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="tmp_18_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="1"/>
<pin id="1301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="m_3_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="2" slack="1"/>
<pin id="1306" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="tmp_8_cast_mid2_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="2" slack="0"/>
<pin id="1313" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_8_cast_mid2 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="n_3_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="2" slack="1"/>
<pin id="1321" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n_3 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="tmp_17_cast_mid2_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="2" slack="0"/>
<pin id="1327" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_17_cast_mid2 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="tmp_20_mid2_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="7" slack="1"/>
<pin id="1333" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_mid2 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="i_1_mid2_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="7" slack="0"/>
<pin id="1338" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1_mid2 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="tmp_27_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="14" slack="2"/>
<pin id="1343" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="WBRAM_addr_1_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="4" slack="1"/>
<pin id="1348" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="WBRAM_addr_1 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="tmp_18_mid2_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="1"/>
<pin id="1353" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18_mid2 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="IBRAM_addr_1_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="14" slack="1"/>
<pin id="1358" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="IBRAM_addr_1 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="temp_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="8" slack="1"/>
<pin id="1363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="1367" class="1005" name="OBRAM_addr_1_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="14" slack="1"/>
<pin id="1369" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_addr_1 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="tmp_21_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="7" slack="2"/>
<pin id="1375" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="exitcond_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="1" slack="1"/>
<pin id="1380" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1382" class="1005" name="k_1_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="14" slack="0"/>
<pin id="1384" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="tmp_13_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="64" slack="2"/>
<pin id="1389" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="OBRAM_addr_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="14" slack="1"/>
<pin id="1394" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_addr "/>
</bind>
</comp>

<comp id="1397" class="1005" name="x_assign_1_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="7" slack="1"/>
<pin id="1399" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="133" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="159" pin="3"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="178" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="185" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="50" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="66" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="68" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="22" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="330"><net_src comp="24" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="341"><net_src comp="52" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="363"><net_src comp="24" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="374"><net_src comp="22" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="232" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="26" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="232" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="28" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="243" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="30" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="254" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="32" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="24" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="254" pin="4"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="400" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="394" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="243" pin="4"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="406" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="30" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="440"><net_src comp="437" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="444"><net_src comp="441" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="451"><net_src comp="276" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="54" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="276" pin="4"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="52" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="448" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="265" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="56" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="265" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="58" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="276" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="60" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="287" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="62" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="52" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="287" pin="4"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="482" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="54" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="482" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="52" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="502" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="488" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="464" pin="2"/><net_sink comp="524" pin=2"/></net>

<net id="537"><net_src comp="488" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="482" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="276" pin="4"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="494" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="524" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="554" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="568"><net_src comp="494" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="60" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="578"><net_src comp="54" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="52" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="583"><net_src comp="573" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="570" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="604"><net_src comp="298" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="70" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="298" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="72" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="309" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="74" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="76" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="331" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="78" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="618" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="320" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="80" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="618" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="612" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="636" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="76" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="612" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="630" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="660" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="642" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="612" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="24" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="331" pin="4"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="30" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="320" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="28" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="648" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="28" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="698" pin="2"/><net_sink comp="704" pin=2"/></net>

<net id="716"><net_src comp="309" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="82" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="723"><net_src comp="612" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="82" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="712" pin="2"/><net_sink comp="718" pin=2"/></net>

<net id="729"><net_src comp="342" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="342" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="54" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="342" pin="4"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="52" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="745"><net_src comp="734" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="742" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="730" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="353" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="752" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="756" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="353" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="342" pin="4"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="52" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="364" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="364" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="726" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="778" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="84" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="342" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="60" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="805"><net_src comp="52" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="806"><net_src comp="353" pin="4"/><net_sink comp="800" pin=2"/></net>

<net id="812"><net_src comp="794" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="813"><net_src comp="342" pin="4"/><net_sink comp="807" pin=2"/></net>

<net id="817"><net_src comp="807" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="794" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="827"><net_src comp="818" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="828"><net_src comp="782" pin="2"/><net_sink comp="822" pin=2"/></net>

<net id="833"><net_src comp="800" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="60" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="840"><net_src comp="24" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="841"><net_src comp="364" pin="4"/><net_sink comp="835" pin=2"/></net>

<net id="847"><net_src comp="829" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="848"><net_src comp="800" pin="3"/><net_sink comp="842" pin=2"/></net>

<net id="854"><net_src comp="814" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="855"><net_src comp="822" pin="3"/><net_sink comp="849" pin=2"/></net>

<net id="861"><net_src comp="22" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="862"><net_src comp="788" pin="2"/><net_sink comp="856" pin=2"/></net>

<net id="867"><net_src comp="835" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="30" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="863" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="863" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="814" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="884"><net_src comp="873" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="885"><net_src comp="849" pin="3"/><net_sink comp="879" pin=2"/></net>

<net id="890"><net_src comp="869" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="84" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="897"><net_src comp="886" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="898"><net_src comp="856" pin="3"/><net_sink comp="892" pin=2"/></net>

<net id="904"><net_src comp="863" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="905"><net_src comp="835" pin="3"/><net_sink comp="899" pin=2"/></net>

<net id="913"><net_src comp="906" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="892" pin="3"/><net_sink comp="909" pin=1"/></net>

<net id="923"><net_src comp="54" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="52" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="928"><net_src comp="918" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="925" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="915" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="938"><net_src comp="929" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="947"><net_src comp="54" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="52" pin="0"/><net_sink comp="942" pin=2"/></net>

<net id="952"><net_src comp="942" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="957"><net_src comp="949" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="939" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="964"><net_src comp="935" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="968"><net_src comp="959" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="973"><net_src comp="52" pin="0"/><net_sink comp="969" pin=1"/></net>

<net id="979"><net_src comp="969" pin="2"/><net_sink comp="974" pin=1"/></net>

<net id="990"><net_src comp="953" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="983" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="997"><net_src comp="986" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="998"><net_src comp="965" pin="1"/><net_sink comp="992" pin=2"/></net>

<net id="999"><net_src comp="992" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="1008"><net_src comp="1000" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="52" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1015"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1016"><net_src comp="974" pin="3"/><net_sink comp="1010" pin=2"/></net>

<net id="1024"><net_src comp="980" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1028"><net_src comp="1020" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="1029" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1036"><net_src comp="171" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1040"><net_src comp="145" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1045"><net_src comp="1037" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1033" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1053"><net_src comp="86" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1054"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1055"><net_src comp="88" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1056"><net_src comp="90" pin="0"/><net_sink comp="1047" pin=3"/></net>

<net id="1060"><net_src comp="1057" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="1065"><net_src comp="198" pin="3"/><net_sink comp="1061" pin=1"/></net>

<net id="1071"><net_src comp="1061" pin="2"/><net_sink comp="1066" pin=2"/></net>

<net id="1072"><net_src comp="1066" pin="3"/><net_sink comp="198" pin=4"/></net>

<net id="1080"><net_src comp="375" pin="4"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="80" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="375" pin="4"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="28" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1091"><net_src comp="375" pin="4"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1096"><net_src comp="198" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1101"><net_src comp="198" pin="3"/><net_sink comp="1097" pin=1"/></net>

<net id="1106"><net_src comp="1093" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1111"><net_src comp="1097" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="98" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1118"><net_src comp="1107" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1119"><net_src comp="1102" pin="2"/><net_sink comp="1113" pin=1"/></net>

<net id="1120"><net_src comp="24" pin="0"/><net_sink comp="1113" pin=2"/></net>

<net id="1124"><net_src comp="1121" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1130"><net_src comp="428" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="34" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1132"><net_src comp="434" pin="1"/><net_sink comp="1125" pin=2"/></net>

<net id="1133"><net_src comp="1125" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="1139"><net_src comp="431" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="34" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1141"><net_src comp="434" pin="1"/><net_sink comp="1134" pin=2"/></net>

<net id="1147"><net_src comp="1017" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1148"><net_src comp="34" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1149"><net_src comp="1025" pin="1"/><net_sink comp="1142" pin=2"/></net>

<net id="1150"><net_src comp="1142" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1154"><net_src comp="114" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1160"><net_src comp="120" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1165"><net_src comp="382" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1169"><net_src comp="388" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1174"><net_src comp="406" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1179"><net_src comp="414" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1182"><net_src comp="1176" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1186"><net_src comp="422" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1191"><net_src comp="126" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1196"><net_src comp="1134" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1201"><net_src comp="445" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1206"><net_src comp="470" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1210"><net_src comp="476" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1215"><net_src comp="532" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1217"><net_src comp="1212" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1218"><net_src comp="1212" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="1222"><net_src comp="540" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1227"><net_src comp="152" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1232"><net_src comp="564" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1237"><net_src comp="600" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1241"><net_src comp="606" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1246"><net_src comp="612" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1248"><net_src comp="1243" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1249"><net_src comp="1243" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1250"><net_src comp="1243" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1251"><net_src comp="1243" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1255"><net_src comp="642" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1258"><net_src comp="1252" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1259"><net_src comp="1252" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1263"><net_src comp="648" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1269"><net_src comp="666" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1272"><net_src comp="1266" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1276"><net_src comp="684" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1282"><net_src comp="692" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1287"><net_src comp="704" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1292"><net_src comp="718" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1297"><net_src comp="760" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="959" pin=2"/></net>

<net id="1302"><net_src comp="772" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="974" pin=2"/></net>

<net id="1307"><net_src comp="794" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1310"><net_src comp="1304" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1314"><net_src comp="807" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1316"><net_src comp="1311" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1317"><net_src comp="1311" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="1318"><net_src comp="1311" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1322"><net_src comp="829" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1328"><net_src comp="842" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1334"><net_src comp="879" pin="3"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1339"><net_src comp="899" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1344"><net_src comp="909" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1349"><net_src comp="178" pin="3"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1354"><net_src comp="1010" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1359"><net_src comp="185" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="1364"><net_src comp="1047" pin="4"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1370"><net_src comp="192" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1376"><net_src comp="1073" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1381"><net_src comp="1076" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1385"><net_src comp="1082" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1390"><net_src comp="1088" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1395"><net_src comp="208" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1400"><net_src comp="1113" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="1121" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel | {}
	Port: output_img | {17 }
 - Input state : 
	Port: CONV : input_img | {3 4 }
	Port: CONV : kernel | {6 7 }
	Port: CONV : kernel_offset | {1 }
	Port: CONV : bias | {1 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_31 : 2
		i_2 : 1
		exitcond1 : 1
		j_mid2 : 2
		tmp_3_mid2_v_v : 2
		j_2 : 3
	State 3
		tmp_3_mid2 : 1
		tmp_3 : 1
		tmp_s : 2
		tmp_1 : 3
		input_img_addr : 4
		input_img_load : 5
		tmp_4 : 2
	State 4
		IBRAM_addr : 1
		StgValue_52 : 2
		empty : 1
	State 5
	State 6
		tmp_5_cast7 : 1
		p_shl : 1
		p_shl_cast : 2
		tmp_6 : 3
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		StgValue_66 : 2
		m_2 : 1
		exitcond2 : 1
		n_mid2 : 2
		tmp_5_cast7_mid1 : 2
		p_shl_mid1 : 2
		p_shl_cast_mid1 : 3
		tmp_6_mid1 : 4
		tmp_6_mid2 : 5
		tmp_7_mid2_v : 2
		tmp_11_cast : 3
		tmp_8 : 6
		tmp_13_cast : 7
		sum : 8
		sum_cast : 9
		kernel_addr : 10
		kernel_load : 11
		n_2 : 3
	State 7
		p_shl1_cast : 1
		tmp_2 : 2
		tmp_10 : 3
		tmp_30_cast : 4
		WBRAM_addr : 5
		StgValue_94 : 6
		empty_26 : 1
	State 8
	State 9
		exitcond_flatten3 : 1
		indvar_flatten_next3 : 1
		exitcond_flatten1 : 1
		not_exitcond_flatten : 2
		exitcond3 : 1
		exitcond1_mid : 2
		exitcond_flatten2 : 1
		exitcond_flatten15_m : 2
		tmp_32 : 2
		exitcond_flatten15_n : 2
		not_exitcond_flatten_1 : 2
		exitcond1_mid1 : 2
		tmp_34 : 2
		tmp_35 : 2
		j_1_mid2 : 2
		j_3 : 3
		indvar_flatten13_op : 1
		indvar_flatten_next1 : 2
		indvar_flatten34_op : 1
		indvar_flatten_next2 : 2
	State 10
		tmp_8_cast : 1
		tmp_8_cast1 : 1
		tmp_11 : 1
		p_shl2_cast : 2
		tmp_14 : 3
		tmp_32_cast : 4
		tmp_16_cast : 1
		tmp_16 : 5
		tmp_17 : 1
		tmp_18 : 1
		tmp_22_cast3 : 1
		tmp_19 : 2
		tmp_20 : 2
		m_3 : 1
		n_1_mid : 1
		tmp_8_cast_mid2 : 2
		tmp_8_cast_mid2_cast : 3
		tmp_8_mid1_cast1 : 2
		tmp_20_mid : 3
		n_3 : 2
		i_1_mid : 1
		tmp_17_cast_mid2 : 3
		tmp_20_mid4 : 4
		tmp_21_mid : 3
		i_3 : 2
		tmp_22_cast3_mid1 : 3
		tmp_19_mid1 : 4
		tmp_20_mid2 : 5
		tmp_21_mid1 : 4
		tmp_21_mid2 : 5
		i_1_mid2 : 3
		tmp_27 : 6
	State 11
		p_shl3_cast : 1
		tmp_26 : 2
		tmp_35_cast : 3
		p_shl4 : 1
		tmp_31 : 2
		tmp_19_cast_mid255_v : 4
		tmp_19_cast_mid255_v_1 : 5
		tmp_18_mid3 : 1
		tmp_33 : 3
		tmp_19_cast_mid2_v : 6
		WBRAM_addr_1 : 7
		WBRAM_load : 8
		tmp_18_mid2 : 1
		tmp_36 : 1
		tmp_23 : 1
		tmp_24_cast : 2
		tmp_37 : 3
		tmp_43_cast : 4
		IBRAM_addr_1 : 5
		input_pixel : 6
	State 12
		tmp_19_cast_mid2 : 1
		tmp_29_cast : 1
		tmp_25 : 2
		temp : 3
		OBRAM_addr_1 : 1
		OBRAM_load_1 : 2
	State 13
		tmp_29 : 1
		storemerge : 2
		StgValue_203 : 3
		empty_27 : 1
	State 14
	State 15
		exitcond : 1
		k_1 : 1
		StgValue_212 : 2
		tmp_13 : 1
		OBRAM_addr : 2
		OBRAM_load : 3
	State 16
		tmp_38 : 1
		x_assign : 1
		x_assign_cast : 2
		tmp_15 : 2
		x_assign_1 : 3
	State 17
		StgValue_226 : 1
		empty_29 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |          j_mid2_fu_406         |    0    |    0    |    7    |
|          |      tmp_3_mid2_v_v_fu_414     |    0    |    0    |    7    |
|          |          n_mid2_fu_494         |    0    |    0    |    2    |
|          |        tmp_6_mid2_fu_524       |    0    |    0    |    5    |
|          |       tmp_7_mid2_v_fu_532      |    0    |    0    |    2    |
|          |         j_1_mid2_fu_684        |    0    |    0    |    7    |
|          |   indvar_flatten_next1_fu_704  |    0    |    0    |    14   |
|          |   indvar_flatten_next2_fu_718  |    0    |    0    |    16   |
|          |         n_1_mid_fu_800         |    0    |    0    |    2    |
|          |     tmp_8_cast_mid2_fu_807     |    0    |    0    |    2    |
|          |        tmp_20_mid_fu_822       |    0    |    0    |    7    |
|  select  |         i_1_mid_fu_835         |    0    |    0    |    7    |
|          |     tmp_17_cast_mid2_fu_842    |    0    |    0    |    2    |
|          |       tmp_20_mid4_fu_849       |    0    |    0    |    7    |
|          |        tmp_21_mid_fu_856       |    0    |    0    |    14   |
|          |       tmp_20_mid2_fu_879       |    0    |    0    |    7    |
|          |       tmp_21_mid2_fu_892       |    0    |    0    |    14   |
|          |         i_1_mid2_fu_899        |    0    |    0    |    7    |
|          |   tmp_19_cast_mid255_v_fu_959  |    0    |    0    |    6    |
|          |       tmp_18_mid3_fu_974       |    0    |    0    |    2    |
|          |    tmp_19_cast_mid2_v_fu_992   |    0    |    0    |    64   |
|          |       tmp_18_mid2_fu_1010      |    0    |    0    |    2    |
|          |       storemerge_fu_1066       |    0    |    0    |    8    |
|          |       x_assign_1_fu_1113       |    0    |    0    |    7    |
|----------|--------------------------------|---------|---------|---------|
|          |   indvar_flatten_next_fu_388   |    0    |    0    |    14   |
|          |           i_2_fu_394           |    0    |    0    |    7    |
|          |           j_2_fu_422           |    0    |    0    |    7    |
|          |   indvar_flatten_next7_fu_476  |    0    |    0    |    6    |
|          |           m_2_fu_482           |    0    |    0    |    3    |
|          |          tmp_8_fu_544          |    0    |    0    |    7    |
|          |           sum_fu_554           |    0    |    0    |    6    |
|          |           n_2_fu_564           |    0    |    0    |    3    |
|          |          tmp_10_fu_590         |    0    |    0    |    8    |
|          |   indvar_flatten_next3_fu_606  |    0    |    0    |    17   |
|          |           j_3_fu_692           |    0    |    0    |    7    |
|          |   indvar_flatten13_op_fu_698   |    0    |    0    |    14   |
|    add   |   indvar_flatten34_op_fu_712   |    0    |    0    |    16   |
|          |          tmp_16_fu_760         |    0    |    0    |    7    |
|          |          tmp_19_fu_782         |    0    |    0    |    7    |
|          |           m_3_fu_794           |    0    |    0    |    3    |
|          |           n_3_fu_829           |    0    |    0    |    3    |
|          |           i_3_fu_863           |    0    |    0    |    7    |
|          |       tmp_19_mid1_fu_873       |    0    |    0    |    7    |
|          |          tmp_27_fu_909         |    0    |    0    |    14   |
|          |          tmp_33_fu_986         |    0    |    0    |    8    |
|          |         tmp_23_fu_1020         |    0    |    0    |    7    |
|          |         tmp_29_fu_1061         |    0    |    0    |    8    |
|          |           k_1_fu_1082          |    0    |    0    |    14   |
|          |        x_assign_fu_1097        |    0    |    0    |    8    |
|          |      x_assign_cast_fu_1102     |    0    |    0    |    7    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_20_fu_788         |    0    |    0    |    41   |
|    mul   |       tmp_21_mid1_fu_886       |    0    |    0    |    41   |
|          |         tmp_25_fu_1041         |    0    |    0    |    41   |
|----------|--------------------------------|---------|---------|---------|
|          |     exitcond_flatten_fu_382    |    0    |    0    |    6    |
|          |        exitcond1_fu_400        |    0    |    0    |    3    |
|          |    exitcond_flatten8_fu_470    |    0    |    0    |    2    |
|          |        exitcond2_fu_488        |    0    |    0    |    1    |
|          |    exitcond_flatten3_fu_600    |    0    |    0    |    8    |
|          |    exitcond_flatten1_fu_612    |    0    |    0    |    7    |
|   icmp   |        exitcond3_fu_624        |    0    |    0    |    3    |
|          |    exitcond_flatten2_fu_636    |    0    |    0    |    6    |
|          |          tmp_18_fu_772         |    0    |    0    |    1    |
|          |        tmp_18_mid_fu_969       |    0    |    0    |    1    |
|          |       tmp_18_mid1_fu_1004      |    0    |    0    |    1    |
|          |        exitcond_fu_1076        |    0    |    0    |    6    |
|          |         tmp_15_fu_1107         |    0    |    0    |    4    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_6_fu_464          |    0    |    0    |    6    |
|          |        tmp_6_mid1_fu_518       |    0    |    0    |    6    |
|    sub   |          tmp_2_fu_584          |    0    |    0    |    8    |
|          |          tmp_14_fu_746         |    0    |    0    |    6    |
|          |          tmp_26_fu_929         |    0    |    0    |    6    |
|          |          tmp_31_fu_953         |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_32_fu_648         |    0    |    0    |    1    |
|          |  not_exitcond_flatten_1_fu_660 |    0    |    0    |    1    |
|    or    |          tmp_34_fu_672         |    0    |    0    |    1    |
|          |          tmp_35_fu_678         |    0    |    0    |    1    |
|          |          tmp_17_fu_766         |    0    |    0    |    2    |
|          |       tmp_17_mid1_fu_1000      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |      exitcond1_mid_fu_630      |    0    |    0    |    1    |
|    and   |   exitcond_flatten15_m_fu_642  |    0    |    0    |    1    |
|          |      exitcond1_mid1_fu_666     |    0    |    0    |    1    |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_1125          |    1    |    0    |    0    |
|  muladd  |           grp_fu_1134          |    1    |    0    |    0    |
|          |           grp_fu_1142          |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |   not_exitcond_flatten_fu_618  |    0    |    0    |    1    |
|          |   exitcond_flatten15_n_fu_654  |    0    |    0    |    1    |
|----------|--------------------------------|---------|---------|---------|
|   read   |      bias_read_read_fu_114     |    0    |    0    |    0    |
|          | kernel_offset_read_read_fu_120 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       tmp_3_mid2_v_fu_428      |    0    |    0    |    0    |
|          |     tmp_4_mid2_cast_fu_431     |    0    |    0    |    0    |
|          |        tmp_9_cast_fu_434       |    0    |    0    |    0    |
|          |          tmp_1_fu_437          |    0    |    0    |    0    |
|          |        tmp_4_cast_fu_441       |    0    |    0    |    0    |
|          |       tmp_5_cast7_fu_448       |    0    |    0    |    0    |
|          |        p_shl_cast_fu_460       |    0    |    0    |    0    |
|          |     tmp_5_cast7_mid1_fu_502    |    0    |    0    |    0    |
|          |     p_shl_cast_mid1_fu_514     |    0    |    0    |    0    |
|          |       tmp_11_cast_fu_540       |    0    |    0    |    0    |
|          |         sum_cast_fu_559        |    0    |    0    |    0    |
|          |     tmp_7_mid2_cast_fu_570     |    0    |    0    |    0    |
|          |       p_shl1_cast_fu_580       |    0    |    0    |    0    |
|          |        tmp_8_cast_fu_726       |    0    |    0    |    0    |
|          |       tmp_8_cast1_fu_730       |    0    |    0    |    0    |
|          |       p_shl2_cast_fu_742       |    0    |    0    |    0    |
|   zext   |       tmp_16_cast_fu_756       |    0    |    0    |    0    |
|          |       tmp_22_cast3_fu_778      |    0    |    0    |    0    |
|          |   tmp_8_cast_mid2_cast_fu_814  |    0    |    0    |    0    |
|          |     tmp_8_mid1_cast1_fu_818    |    0    |    0    |    0    |
|          |    tmp_22_cast3_mid1_fu_869    |    0    |    0    |    0    |
|          |       tmp_26_cast2_fu_906      |    0    |    0    |    0    |
|          |     tmp_8_mid1_cast_fu_915     |    0    |    0    |    0    |
|          |       p_shl3_cast_fu_925       |    0    |    0    |    0    |
|          |     tmp_8_mid2_cast_fu_939     |    0    |    0    |    0    |
|          |          p_shl4_fu_949         |    0    |    0    |    0    |
|          |   tmp_17_cast_mid2_cas_fu_980  |    0    |    0    |    0    |
|          |       tmp_16_mid1_fu_983       |    0    |    0    |    0    |
|          |    tmp_20_mid2_cast_fu_1017    |    0    |    0    |    0    |
|          |       tmp_24_cast_fu_1025      |    0    |    0    |    0    |
|          |       tmp_43_cast_fu_1029      |    0    |    0    |    0    |
|          |         tmp_28_fu_1057         |    0    |    0    |    0    |
|          |         tmp_13_fu_1088         |    0    |    0    |    0    |
|          |     x_assign_1_cast_fu_1121    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           tmp_fu_445           |    0    |    0    |    0    |
|   trunc  |         tmp_21_fu_1073         |    0    |    0    |    0    |
|          |         tmp_38_fu_1093         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          p_shl_fu_452          |    0    |    0    |    0    |
|          |        p_shl_mid1_fu_506       |    0    |    0    |    0    |
|bitconcatenate|          tmp_7_fu_573          |    0    |    0    |    0    |
|          |          tmp_11_fu_734         |    0    |    0    |    0    |
|          |          tmp_24_fu_918         |    0    |    0    |    0    |
|          |          tmp_30_fu_942         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       tmp_13_cast_fu_550       |    0    |    0    |    0    |
|          |       tmp_30_cast_fu_595       |    0    |    0    |    0    |
|          |       tmp_32_cast_fu_752       |    0    |    0    |    0    |
|   sext   |       tmp_35_cast_fu_935       |    0    |    0    |    0    |
|          |  tmp_19_cast_mid255_v_1_fu_965 |    0    |    0    |    0    |
|          |    tmp_19_cast_mid2_fu_1033    |    0    |    0    |    0    |
|          |       tmp_29_cast_fu_1037      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|          temp_fu_1047          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    3    |    0    |   658   |
|----------|--------------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|IBRAM|    8   |    0   |    0   |
|OBRAM|    8   |    0   |    0   |
|WBRAM|    0   |   16   |    2   |
+-----+--------+--------+--------+
|Total|   16   |   16   |    2   |
+-----+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    IBRAM_addr_1_reg_1356    |   14   |
|    OBRAM_addr_1_reg_1367    |   14   |
|     OBRAM_addr_reg_1392     |   14   |
|    WBRAM_addr_1_reg_1346    |    4   |
|      bias_read_reg_1151     |    8   |
|   exitcond1_mid1_reg_1266   |    1   |
|exitcond_flatten15_m_reg_1252|    1   |
|  exitcond_flatten1_reg_1243 |    1   |
|  exitcond_flatten3_reg_1234 |    1   |
|  exitcond_flatten8_reg_1203 |    1   |
|  exitcond_flatten_reg_1162  |    1   |
|      exitcond_reg_1378      |    1   |
|      i_1_mid2_reg_1336      |    7   |
|         i_1_reg_360         |    7   |
|          i_reg_239          |    7   |
|   indvar_flatten1_reg_294   |   17   |
|   indvar_flatten2_reg_305   |   16   |
|   indvar_flatten3_reg_316   |   14   |
|   indvar_flatten6_reg_261   |    4   |
|indvar_flatten_next1_reg_1284|   14   |
|indvar_flatten_next2_reg_1289|   16   |
|indvar_flatten_next3_reg_1238|   17   |
|indvar_flatten_next7_reg_1207|    4   |
| indvar_flatten_next_reg_1166|   14   |
|    indvar_flatten_reg_228   |   14   |
|   input_img_addr_reg_1188   |   14   |
|      j_1_mid2_reg_1273      |    7   |
|         j_1_reg_327         |    7   |
|         j_2_reg_1183        |    7   |
|         j_3_reg_1279        |    7   |
|       j_mid2_reg_1171       |    7   |
|          j_reg_250          |    7   |
|         k_1_reg_1382        |   14   |
|          k_reg_371          |   14   |
|     kernel_addr_reg_1224    |    5   |
| kernel_offset_read_reg_1157 |    8   |
|         m_1_reg_338         |    2   |
|         m_3_reg_1304        |    2   |
|          m_reg_272          |    2   |
|         n_1_reg_349         |    2   |
|         n_2_reg_1229        |    2   |
|         n_3_reg_1319        |    2   |
|          n_reg_283          |    2   |
|        temp_reg_1361        |    8   |
|     tmp_11_cast_reg_1219    |    5   |
|       tmp_13_reg_1387       |   64   |
|       tmp_16_reg_1294       |    6   |
|  tmp_17_cast_mid2_reg_1325  |    2   |
|     tmp_18_mid2_reg_1351    |    1   |
|       tmp_18_reg_1299       |    1   |
|     tmp_20_mid2_reg_1331    |    7   |
|       tmp_21_reg_1373       |    7   |
|       tmp_27_reg_1341       |   14   |
|       tmp_32_reg_1260       |    1   |
|   tmp_3_mid2_v_v_reg_1176   |    7   |
|        tmp_4_reg_1193       |   14   |
|    tmp_7_mid2_v_reg_1212    |    2   |
|   tmp_8_cast_mid2_reg_1311  |    2   |
|         tmp_reg_1198        |    6   |
|     x_assign_1_reg_1397     |    7   |
+-----------------------------+--------+
|            Total            |   477  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_133 |  p0  |   2  |  14  |   28   ||    3    |
| grp_access_fu_145 |  p0  |   3  |  14  |   42   ||    3    |
| grp_access_fu_159 |  p0  |   2  |   5  |   10   ||    3    |
| grp_access_fu_171 |  p0  |   3  |   4  |   12   ||    3    |
| grp_access_fu_198 |  p0  |   4  |  14  |   56   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   148  ||  3.605  ||    15   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   658  |
|   Memory  |   16   |    -   |    -   |   16   |    2   |
|Multiplexer|    -   |    -   |    3   |    -   |   15   |
|  Register |    -   |    -   |    -   |   477  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |    3   |    3   |   493  |   675  |
+-----------+--------+--------+--------+--------+--------+
