// Seed: 692851104
module module_0 (
    output tri1  id_0,
    output wire  id_1,
    input  tri0  id_2
    , id_11,
    input  tri1  id_3,
    output wire  id_4,
    input  wor   id_5,
    input  tri0  id_6,
    input  wand  id_7,
    input  wire  id_8,
    input  uwire id_9
);
  wire [1 : 1 'b0] id_12;
  logic id_13;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input wire id_2
    , id_9,
    input wor id_3,
    input uwire id_4,
    output tri id_5,
    input tri1 id_6,
    output supply0 id_7
);
  always id_9 <= ~-1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_3,
      id_5,
      id_3,
      id_6,
      id_1,
      id_3,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
