
IO_Tile_1_17

 (3 1)  (45 273)  (45 273)  IO control bit: IOUP_REN_1

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0

 (12 10)  (52 283)  (52 283)  routing T_1_17.lc_trk_g1_2 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (22 283)  (22 283)  IOB_1 IO Functioning bit
 (4 11)  (34 282)  (34 282)  routing T_1_17.span12_vert_18 <X> T_1_17.lc_trk_g1_2
 (6 11)  (36 282)  (36 282)  routing T_1_17.span12_vert_18 <X> T_1_17.lc_trk_g1_2
 (7 11)  (37 282)  (37 282)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_18 lc_trk_g1_2
 (12 11)  (52 282)  (52 282)  routing T_1_17.lc_trk_g1_2 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (53 282)  (53 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (23 285)  (23 285)  IOB_1 IO Functioning bit
 (16 14)  (22 287)  (22 287)  IOB_1 IO Functioning bit


IO_Tile_2_17

 (3 1)  (99 273)  (99 273)  IO control bit: IOUP_REN_1

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0

 (12 10)  (106 283)  (106 283)  routing T_2_17.lc_trk_g1_2 <X> T_2_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (76 283)  (76 283)  IOB_1 IO Functioning bit
 (5 11)  (89 282)  (89 282)  routing T_2_17.span4_vert_18 <X> T_2_17.lc_trk_g1_2
 (6 11)  (90 282)  (90 282)  routing T_2_17.span4_vert_18 <X> T_2_17.lc_trk_g1_2
 (7 11)  (91 282)  (91 282)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_18 lc_trk_g1_2
 (12 11)  (106 282)  (106 282)  routing T_2_17.lc_trk_g1_2 <X> T_2_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (107 282)  (107 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (77 285)  (77 285)  IOB_1 IO Functioning bit
 (16 14)  (76 287)  (76 287)  IOB_1 IO Functioning bit


IO_Tile_3_17

 (3 1)  (153 273)  (153 273)  IO control bit: IOUP_REN_1

 (5 4)  (143 276)  (143 276)  routing T_3_17.span4_vert_21 <X> T_3_17.lc_trk_g0_5
 (6 4)  (144 276)  (144 276)  routing T_3_17.span4_vert_21 <X> T_3_17.lc_trk_g0_5
 (7 4)  (145 276)  (145 276)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_21 lc_trk_g0_5
 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (13 7)  (161 278)  (161 278)  routing T_3_17.span4_vert_13 <X> T_3_17.span4_horz_r_2
 (14 7)  (162 278)  (162 278)  routing T_3_17.span4_vert_13 <X> T_3_17.span4_horz_r_2
 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0

 (13 10)  (161 283)  (161 283)  routing T_3_17.lc_trk_g0_5 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 283)  (130 283)  IOB_1 IO Functioning bit
 (13 11)  (161 282)  (161 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 285)  (131 285)  IOB_1 IO Functioning bit
 (16 14)  (130 287)  (130 287)  IOB_1 IO Functioning bit


IO_Tile_4_17

 (16 0)  (172 272)  (172 272)  IOB_0 IO Functioning bit
 (3 1)  (195 273)  (195 273)  IO control bit: IOUP_REN_1

 (4 2)  (184 275)  (184 275)  routing T_4_17.span4_vert_34 <X> T_4_17.lc_trk_g0_2
 (5 3)  (185 274)  (185 274)  routing T_4_17.span4_vert_34 <X> T_4_17.lc_trk_g0_2
 (6 3)  (186 274)  (186 274)  routing T_4_17.span4_vert_34 <X> T_4_17.lc_trk_g0_2
 (7 3)  (187 274)  (187 274)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
 (17 3)  (173 274)  (173 274)  IOB_0 IO Functioning bit
 (16 4)  (172 276)  (172 276)  IOB_0 IO Functioning bit
 (12 5)  (202 277)  (202 277)  routing T_4_17.lc_trk_g0_2 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (203 277)  (203 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (194 279)  (194 279)  IO control bit: IOUP_REN_0

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0

 (12 10)  (202 283)  (202 283)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (203 283)  (203 283)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (172 283)  (172 283)  IOB_1 IO Functioning bit
 (12 11)  (202 282)  (202 282)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (203 282)  (203 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (173 285)  (173 285)  IOB_1 IO Functioning bit
 (16 14)  (172 287)  (172 287)  IOB_1 IO Functioning bit
 (4 15)  (184 286)  (184 286)  routing T_4_17.span4_horz_r_6 <X> T_4_17.lc_trk_g1_6
 (5 15)  (185 286)  (185 286)  routing T_4_17.span4_horz_r_6 <X> T_4_17.lc_trk_g1_6
 (7 15)  (187 286)  (187 286)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_5_17

 (16 0)  (226 272)  (226 272)  IOB_0 IO Functioning bit
 (3 1)  (249 273)  (249 273)  IO control bit: IOUP_REN_1

 (17 3)  (227 274)  (227 274)  IOB_0 IO Functioning bit
 (12 4)  (256 276)  (256 276)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (257 276)  (257 276)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (226 276)  (226 276)  IOB_0 IO Functioning bit
 (12 5)  (256 277)  (256 277)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (257 277)  (257 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (248 279)  (248 279)  IO control bit: IOUP_REN_0

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (5 6)  (239 279)  (239 279)  routing T_5_17.span4_vert_39 <X> T_5_17.lc_trk_g0_7
 (6 6)  (240 279)  (240 279)  routing T_5_17.span4_vert_39 <X> T_5_17.lc_trk_g0_7
 (7 6)  (241 279)  (241 279)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (242 279)  (242 279)  routing T_5_17.span4_vert_39 <X> T_5_17.lc_trk_g0_7
 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0

 (13 10)  (257 283)  (257 283)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (226 283)  (226 283)  IOB_1 IO Functioning bit
 (12 11)  (256 282)  (256 282)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (257 282)  (257 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (227 285)  (227 285)  IOB_1 IO Functioning bit
 (6 14)  (240 287)  (240 287)  routing T_5_17.span4_vert_15 <X> T_5_17.lc_trk_g1_7
 (7 14)  (241 287)  (241 287)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (242 287)  (242 287)  routing T_5_17.span4_vert_15 <X> T_5_17.lc_trk_g1_7
 (16 14)  (226 287)  (226 287)  IOB_1 IO Functioning bit
 (8 15)  (242 286)  (242 286)  routing T_5_17.span4_vert_15 <X> T_5_17.lc_trk_g1_7


IO_Tile_6_17

 (16 0)  (280 272)  (280 272)  IOB_0 IO Functioning bit
 (3 1)  (303 273)  (303 273)  IO control bit: GIOUP1_REN_1

 (5 2)  (293 275)  (293 275)  routing T_6_17.span4_vert_35 <X> T_6_17.lc_trk_g0_3
 (6 2)  (294 275)  (294 275)  routing T_6_17.span4_vert_35 <X> T_6_17.lc_trk_g0_3
 (7 2)  (295 275)  (295 275)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (296 275)  (296 275)  routing T_6_17.span4_vert_35 <X> T_6_17.lc_trk_g0_3
 (17 3)  (281 274)  (281 274)  IOB_0 IO Functioning bit
 (4 4)  (292 276)  (292 276)  routing T_6_17.span4_vert_36 <X> T_6_17.lc_trk_g0_4
 (13 4)  (311 276)  (311 276)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (280 276)  (280 276)  IOB_0 IO Functioning bit
 (5 5)  (293 277)  (293 277)  routing T_6_17.span4_vert_36 <X> T_6_17.lc_trk_g0_4
 (6 5)  (294 277)  (294 277)  routing T_6_17.span4_vert_36 <X> T_6_17.lc_trk_g0_4
 (7 5)  (295 277)  (295 277)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
 (13 5)  (311 277)  (311 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (302 279)  (302 279)  IO control bit: GIOUP1_REN_0

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0

 (16 10)  (280 283)  (280 283)  IOB_1 IO Functioning bit
 (12 11)  (310 282)  (310 282)  routing T_6_17.lc_trk_g0_3 <X> T_6_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (311 282)  (311 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (281 285)  (281 285)  IOB_1 IO Functioning bit
 (16 14)  (280 287)  (280 287)  IOB_1 IO Functioning bit


IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



LogicTile_2_16

 (14 0)  (86 256)  (86 256)  routing T_2_16.sp4_v_b_0 <X> T_2_16.lc_trk_g0_0
 (16 1)  (88 257)  (88 257)  routing T_2_16.sp4_v_b_0 <X> T_2_16.lc_trk_g0_0
 (17 1)  (89 257)  (89 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (2 2)  (74 258)  (74 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (16 2)  (88 258)  (88 258)  routing T_2_16.sp4_v_b_13 <X> T_2_16.lc_trk_g0_5
 (17 2)  (89 258)  (89 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (90 258)  (90 258)  routing T_2_16.sp4_v_b_13 <X> T_2_16.lc_trk_g0_5
 (22 2)  (94 258)  (94 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (95 258)  (95 258)  routing T_2_16.sp4_v_b_23 <X> T_2_16.lc_trk_g0_7
 (24 2)  (96 258)  (96 258)  routing T_2_16.sp4_v_b_23 <X> T_2_16.lc_trk_g0_7
 (0 3)  (72 259)  (72 259)  routing T_2_16.glb_netwk_1 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (18 3)  (90 259)  (90 259)  routing T_2_16.sp4_v_b_13 <X> T_2_16.lc_trk_g0_5
 (26 4)  (98 260)  (98 260)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 260)  (101 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 260)  (102 260)  routing T_2_16.lc_trk_g0_5 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 260)  (103 260)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 260)  (104 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 260)  (108 260)  LC_2 Logic Functioning bit
 (43 4)  (115 260)  (115 260)  LC_2 Logic Functioning bit
 (45 4)  (117 260)  (117 260)  LC_2 Logic Functioning bit
 (46 4)  (118 260)  (118 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (98 261)  (98 261)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 261)  (99 261)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 261)  (100 261)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 261)  (101 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 261)  (103 261)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 261)  (104 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (41 5)  (113 261)  (113 261)  LC_2 Logic Functioning bit
 (42 5)  (114 261)  (114 261)  LC_2 Logic Functioning bit
 (26 8)  (98 264)  (98 264)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 264)  (101 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 264)  (102 264)  routing T_2_16.lc_trk_g0_5 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 264)  (103 264)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 264)  (104 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (108 264)  (108 264)  LC_4 Logic Functioning bit
 (38 8)  (110 264)  (110 264)  LC_4 Logic Functioning bit
 (39 8)  (111 264)  (111 264)  LC_4 Logic Functioning bit
 (45 8)  (117 264)  (117 264)  LC_4 Logic Functioning bit
 (26 9)  (98 265)  (98 265)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 265)  (99 265)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 265)  (100 265)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 265)  (101 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 265)  (103 265)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 265)  (104 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (40 9)  (112 265)  (112 265)  LC_4 Logic Functioning bit
 (43 9)  (115 265)  (115 265)  LC_4 Logic Functioning bit
 (46 9)  (118 265)  (118 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 14)  (93 270)  (93 270)  routing T_2_16.sp4_v_t_26 <X> T_2_16.lc_trk_g3_7
 (22 14)  (94 270)  (94 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (95 270)  (95 270)  routing T_2_16.sp4_v_t_26 <X> T_2_16.lc_trk_g3_7
 (21 15)  (93 271)  (93 271)  routing T_2_16.sp4_v_t_26 <X> T_2_16.lc_trk_g3_7


LogicTile_5_16

 (11 2)  (233 258)  (233 258)  routing T_5_16.sp4_h_l_44 <X> T_5_16.sp4_v_t_39


LogicTile_6_16

 (10 3)  (286 259)  (286 259)  routing T_6_16.sp4_h_l_45 <X> T_6_16.sp4_v_t_36


IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



LogicTile_1_15

 (15 0)  (33 240)  (33 240)  routing T_1_15.bot_op_1 <X> T_1_15.lc_trk_g0_1
 (17 0)  (35 240)  (35 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (15 1)  (33 241)  (33 241)  routing T_1_15.bot_op_0 <X> T_1_15.lc_trk_g0_0
 (17 1)  (35 241)  (35 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (2 2)  (20 242)  (20 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (33 242)  (33 242)  routing T_1_15.bot_op_5 <X> T_1_15.lc_trk_g0_5
 (17 2)  (35 242)  (35 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (0 3)  (18 243)  (18 243)  routing T_1_15.glb_netwk_1 <X> T_1_15.wire_logic_cluster/lc_7/clk
 (22 3)  (40 243)  (40 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (42 243)  (42 243)  routing T_1_15.bot_op_6 <X> T_1_15.lc_trk_g0_6
 (29 6)  (47 246)  (47 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 246)  (49 246)  routing T_1_15.lc_trk_g0_6 <X> T_1_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 246)  (50 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (53 246)  (53 246)  routing T_1_15.lc_trk_g0_5 <X> T_1_15.input_2_3
 (38 6)  (56 246)  (56 246)  LC_3 Logic Functioning bit
 (45 6)  (63 246)  (63 246)  LC_3 Logic Functioning bit
 (52 6)  (70 246)  (70 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (29 7)  (47 247)  (47 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 247)  (49 247)  routing T_1_15.lc_trk_g0_6 <X> T_1_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 247)  (50 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (55 247)  (55 247)  LC_3 Logic Functioning bit
 (40 7)  (58 247)  (58 247)  LC_3 Logic Functioning bit
 (41 7)  (59 247)  (59 247)  LC_3 Logic Functioning bit
 (29 12)  (47 252)  (47 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 252)  (49 252)  routing T_1_15.lc_trk_g0_5 <X> T_1_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 252)  (50 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (53 252)  (53 252)  routing T_1_15.lc_trk_g0_6 <X> T_1_15.input_2_6
 (38 12)  (56 252)  (56 252)  LC_6 Logic Functioning bit
 (41 12)  (59 252)  (59 252)  LC_6 Logic Functioning bit
 (45 12)  (63 252)  (63 252)  LC_6 Logic Functioning bit
 (51 12)  (69 252)  (69 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (29 13)  (47 253)  (47 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (50 253)  (50 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (53 253)  (53 253)  routing T_1_15.lc_trk_g0_6 <X> T_1_15.input_2_6
 (38 13)  (56 253)  (56 253)  LC_6 Logic Functioning bit
 (40 13)  (58 253)  (58 253)  LC_6 Logic Functioning bit
 (41 13)  (59 253)  (59 253)  LC_6 Logic Functioning bit
 (43 13)  (61 253)  (61 253)  LC_6 Logic Functioning bit


LogicTile_2_15

 (21 0)  (93 240)  (93 240)  routing T_2_15.sp4_v_b_11 <X> T_2_15.lc_trk_g0_3
 (22 0)  (94 240)  (94 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (95 240)  (95 240)  routing T_2_15.sp4_v_b_11 <X> T_2_15.lc_trk_g0_3
 (21 1)  (93 241)  (93 241)  routing T_2_15.sp4_v_b_11 <X> T_2_15.lc_trk_g0_3
 (2 2)  (74 242)  (74 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (11 2)  (83 242)  (83 242)  routing T_2_15.sp4_v_b_11 <X> T_2_15.sp4_v_t_39
 (16 2)  (88 242)  (88 242)  routing T_2_15.sp4_v_b_13 <X> T_2_15.lc_trk_g0_5
 (17 2)  (89 242)  (89 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (90 242)  (90 242)  routing T_2_15.sp4_v_b_13 <X> T_2_15.lc_trk_g0_5
 (27 2)  (99 242)  (99 242)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 242)  (100 242)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 242)  (101 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 242)  (102 242)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 242)  (104 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 242)  (105 242)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 242)  (106 242)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 242)  (107 242)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.input_2_1
 (38 2)  (110 242)  (110 242)  LC_1 Logic Functioning bit
 (39 2)  (111 242)  (111 242)  LC_1 Logic Functioning bit
 (40 2)  (112 242)  (112 242)  LC_1 Logic Functioning bit
 (45 2)  (117 242)  (117 242)  LC_1 Logic Functioning bit
 (0 3)  (72 243)  (72 243)  routing T_2_15.glb_netwk_1 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (12 3)  (84 243)  (84 243)  routing T_2_15.sp4_v_b_11 <X> T_2_15.sp4_v_t_39
 (18 3)  (90 243)  (90 243)  routing T_2_15.sp4_v_b_13 <X> T_2_15.lc_trk_g0_5
 (27 3)  (99 243)  (99 243)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 243)  (100 243)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 243)  (101 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 243)  (104 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (105 243)  (105 243)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.input_2_1
 (34 3)  (106 243)  (106 243)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.input_2_1
 (35 3)  (107 243)  (107 243)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.input_2_1
 (42 3)  (114 243)  (114 243)  LC_1 Logic Functioning bit
 (47 3)  (119 243)  (119 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (27 4)  (99 244)  (99 244)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 244)  (100 244)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 244)  (101 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 244)  (103 244)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 244)  (104 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 244)  (105 244)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 244)  (106 244)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 244)  (107 244)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.input_2_2
 (36 4)  (108 244)  (108 244)  LC_2 Logic Functioning bit
 (37 4)  (109 244)  (109 244)  LC_2 Logic Functioning bit
 (43 4)  (115 244)  (115 244)  LC_2 Logic Functioning bit
 (45 4)  (117 244)  (117 244)  LC_2 Logic Functioning bit
 (27 5)  (99 245)  (99 245)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 245)  (100 245)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 245)  (101 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 245)  (103 245)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 245)  (104 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (105 245)  (105 245)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.input_2_2
 (34 5)  (106 245)  (106 245)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.input_2_2
 (40 5)  (112 245)  (112 245)  LC_2 Logic Functioning bit
 (41 5)  (113 245)  (113 245)  LC_2 Logic Functioning bit
 (53 5)  (125 245)  (125 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (28 6)  (100 246)  (100 246)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 246)  (101 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 246)  (103 246)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 246)  (104 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 246)  (105 246)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 246)  (106 246)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 246)  (107 246)  routing T_2_15.lc_trk_g0_5 <X> T_2_15.input_2_3
 (37 6)  (109 246)  (109 246)  LC_3 Logic Functioning bit
 (38 6)  (110 246)  (110 246)  LC_3 Logic Functioning bit
 (39 6)  (111 246)  (111 246)  LC_3 Logic Functioning bit
 (45 6)  (117 246)  (117 246)  LC_3 Logic Functioning bit
 (26 7)  (98 247)  (98 247)  routing T_2_15.lc_trk_g0_3 <X> T_2_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 247)  (101 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 247)  (102 247)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 247)  (103 247)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 247)  (104 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (110 247)  (110 247)  LC_3 Logic Functioning bit
 (39 7)  (111 247)  (111 247)  LC_3 Logic Functioning bit
 (40 7)  (112 247)  (112 247)  LC_3 Logic Functioning bit
 (46 7)  (118 247)  (118 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (25 8)  (97 248)  (97 248)  routing T_2_15.bnl_op_2 <X> T_2_15.lc_trk_g2_2
 (22 9)  (94 249)  (94 249)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (97 249)  (97 249)  routing T_2_15.bnl_op_2 <X> T_2_15.lc_trk_g2_2
 (27 10)  (99 250)  (99 250)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 250)  (100 250)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 250)  (101 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 250)  (102 250)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 250)  (104 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 250)  (105 250)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 250)  (106 250)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 250)  (107 250)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.input_2_5
 (36 10)  (108 250)  (108 250)  LC_5 Logic Functioning bit
 (41 10)  (113 250)  (113 250)  LC_5 Logic Functioning bit
 (43 10)  (115 250)  (115 250)  LC_5 Logic Functioning bit
 (45 10)  (117 250)  (117 250)  LC_5 Logic Functioning bit
 (51 10)  (123 250)  (123 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (27 11)  (99 251)  (99 251)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 251)  (100 251)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 251)  (101 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 251)  (104 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (105 251)  (105 251)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.input_2_5
 (34 11)  (106 251)  (106 251)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.input_2_5
 (35 11)  (107 251)  (107 251)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.input_2_5
 (36 11)  (108 251)  (108 251)  LC_5 Logic Functioning bit
 (39 11)  (111 251)  (111 251)  LC_5 Logic Functioning bit
 (42 11)  (114 251)  (114 251)  LC_5 Logic Functioning bit
 (14 12)  (86 252)  (86 252)  routing T_2_15.bnl_op_0 <X> T_2_15.lc_trk_g3_0
 (17 12)  (89 252)  (89 252)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (90 252)  (90 252)  routing T_2_15.bnl_op_1 <X> T_2_15.lc_trk_g3_1
 (27 12)  (99 252)  (99 252)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 252)  (100 252)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 252)  (101 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 252)  (103 252)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 252)  (104 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 252)  (105 252)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 252)  (106 252)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 252)  (107 252)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.input_2_6
 (36 12)  (108 252)  (108 252)  LC_6 Logic Functioning bit
 (42 12)  (114 252)  (114 252)  LC_6 Logic Functioning bit
 (45 12)  (117 252)  (117 252)  LC_6 Logic Functioning bit
 (14 13)  (86 253)  (86 253)  routing T_2_15.bnl_op_0 <X> T_2_15.lc_trk_g3_0
 (17 13)  (89 253)  (89 253)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (90 253)  (90 253)  routing T_2_15.bnl_op_1 <X> T_2_15.lc_trk_g3_1
 (27 13)  (99 253)  (99 253)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 253)  (100 253)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 253)  (101 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 253)  (103 253)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 253)  (104 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (105 253)  (105 253)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.input_2_6
 (34 13)  (106 253)  (106 253)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.input_2_6
 (36 13)  (108 253)  (108 253)  LC_6 Logic Functioning bit
 (38 13)  (110 253)  (110 253)  LC_6 Logic Functioning bit
 (53 13)  (125 253)  (125 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (17 14)  (89 254)  (89 254)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (90 254)  (90 254)  routing T_2_15.bnl_op_5 <X> T_2_15.lc_trk_g3_5
 (21 14)  (93 254)  (93 254)  routing T_2_15.bnl_op_7 <X> T_2_15.lc_trk_g3_7
 (22 14)  (94 254)  (94 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (97 254)  (97 254)  routing T_2_15.bnl_op_6 <X> T_2_15.lc_trk_g3_6
 (18 15)  (90 255)  (90 255)  routing T_2_15.bnl_op_5 <X> T_2_15.lc_trk_g3_5
 (21 15)  (93 255)  (93 255)  routing T_2_15.bnl_op_7 <X> T_2_15.lc_trk_g3_7
 (22 15)  (94 255)  (94 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (97 255)  (97 255)  routing T_2_15.bnl_op_6 <X> T_2_15.lc_trk_g3_6


RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (134 241)  (134 241)  routing T_3_15.sp4_h_r_1 <X> T_3_15.sp4_v_b_1


LogicTile_4_15

 (3 0)  (171 240)  (171 240)  routing T_4_15.sp12_h_r_0 <X> T_4_15.sp12_v_b_0
 (3 1)  (171 241)  (171 241)  routing T_4_15.sp12_h_r_0 <X> T_4_15.sp12_v_b_0
 (19 13)  (187 253)  (187 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (8 15)  (176 255)  (176 255)  routing T_4_15.sp4_h_l_47 <X> T_4_15.sp4_v_t_47


LogicTile_6_15

 (11 14)  (287 254)  (287 254)  routing T_6_15.sp4_h_l_43 <X> T_6_15.sp4_v_t_46


RAM_Tile_10_15

 (5 1)  (501 241)  (501 241)  routing T_10_15.sp4_h_r_0 <X> T_10_15.sp4_v_b_0
 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (1 0)  (647 240)  (647 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (17 3)  (663 243)  (663 243)  IOB_0 IO Functioning bit
 (17 5)  (663 245)  (663 245)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (648 246)  (648 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1



IO_Tile_0_14

 (16 0)  (1 224)  (1 224)  IOB_0 IO Functioning bit
 (3 1)  (14 225)  (14 225)  IO control bit: BIOLEFT_REN_1

 (6 1)  (11 225)  (11 225)  routing T_0_14.span12_horz_8 <X> T_0_14.lc_trk_g0_0
 (7 1)  (10 225)  (10 225)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_8 lc_trk_g0_0
 (17 3)  (0 227)  (0 227)  IOB_0 IO Functioning bit
 (16 4)  (1 228)  (1 228)  IOB_0 IO Functioning bit
 (13 5)  (4 229)  (4 229)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 230)  (15 230)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0

 (12 10)  (5 234)  (5 234)  routing T_0_14.lc_trk_g1_2 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 234)  (1 234)  IOB_1 IO Functioning bit
 (6 11)  (11 235)  (11 235)  routing T_0_14.span12_horz_10 <X> T_0_14.lc_trk_g1_2
 (7 11)  (10 235)  (10 235)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
 (12 11)  (5 235)  (5 235)  routing T_0_14.lc_trk_g1_2 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 235)  (4 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 237)  (0 237)  IOB_1 IO Functioning bit
 (16 14)  (1 238)  (1 238)  IOB_1 IO Functioning bit


LogicTile_1_14

 (31 0)  (49 224)  (49 224)  routing T_1_14.lc_trk_g0_5 <X> T_1_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 224)  (50 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (54 224)  (54 224)  LC_0 Logic Functioning bit
 (37 0)  (55 224)  (55 224)  LC_0 Logic Functioning bit
 (38 0)  (56 224)  (56 224)  LC_0 Logic Functioning bit
 (39 0)  (57 224)  (57 224)  LC_0 Logic Functioning bit
 (45 0)  (63 224)  (63 224)  LC_0 Logic Functioning bit
 (36 1)  (54 225)  (54 225)  LC_0 Logic Functioning bit
 (37 1)  (55 225)  (55 225)  LC_0 Logic Functioning bit
 (38 1)  (56 225)  (56 225)  LC_0 Logic Functioning bit
 (39 1)  (57 225)  (57 225)  LC_0 Logic Functioning bit
 (2 2)  (20 226)  (20 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (16 2)  (34 226)  (34 226)  routing T_1_14.sp4_v_b_5 <X> T_1_14.lc_trk_g0_5
 (17 2)  (35 226)  (35 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (36 226)  (36 226)  routing T_1_14.sp4_v_b_5 <X> T_1_14.lc_trk_g0_5
 (32 2)  (50 226)  (50 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 226)  (51 226)  routing T_1_14.lc_trk_g2_2 <X> T_1_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 226)  (54 226)  LC_1 Logic Functioning bit
 (37 2)  (55 226)  (55 226)  LC_1 Logic Functioning bit
 (38 2)  (56 226)  (56 226)  LC_1 Logic Functioning bit
 (39 2)  (57 226)  (57 226)  LC_1 Logic Functioning bit
 (45 2)  (63 226)  (63 226)  LC_1 Logic Functioning bit
 (0 3)  (18 227)  (18 227)  routing T_1_14.glb_netwk_1 <X> T_1_14.wire_logic_cluster/lc_7/clk
 (31 3)  (49 227)  (49 227)  routing T_1_14.lc_trk_g2_2 <X> T_1_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 227)  (54 227)  LC_1 Logic Functioning bit
 (37 3)  (55 227)  (55 227)  LC_1 Logic Functioning bit
 (38 3)  (56 227)  (56 227)  LC_1 Logic Functioning bit
 (39 3)  (57 227)  (57 227)  LC_1 Logic Functioning bit
 (1 4)  (19 228)  (19 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (16 4)  (34 228)  (34 228)  routing T_1_14.sp4_v_b_9 <X> T_1_14.lc_trk_g1_1
 (17 4)  (35 228)  (35 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (36 228)  (36 228)  routing T_1_14.sp4_v_b_9 <X> T_1_14.lc_trk_g1_1
 (21 4)  (39 228)  (39 228)  routing T_1_14.bnr_op_3 <X> T_1_14.lc_trk_g1_3
 (22 4)  (40 228)  (40 228)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (32 4)  (50 228)  (50 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 228)  (51 228)  routing T_1_14.lc_trk_g2_3 <X> T_1_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 228)  (54 228)  LC_2 Logic Functioning bit
 (37 4)  (55 228)  (55 228)  LC_2 Logic Functioning bit
 (38 4)  (56 228)  (56 228)  LC_2 Logic Functioning bit
 (39 4)  (57 228)  (57 228)  LC_2 Logic Functioning bit
 (45 4)  (63 228)  (63 228)  LC_2 Logic Functioning bit
 (0 5)  (18 229)  (18 229)  routing T_1_14.lc_trk_g1_3 <X> T_1_14.wire_logic_cluster/lc_7/cen
 (1 5)  (19 229)  (19 229)  routing T_1_14.lc_trk_g1_3 <X> T_1_14.wire_logic_cluster/lc_7/cen
 (18 5)  (36 229)  (36 229)  routing T_1_14.sp4_v_b_9 <X> T_1_14.lc_trk_g1_1
 (21 5)  (39 229)  (39 229)  routing T_1_14.bnr_op_3 <X> T_1_14.lc_trk_g1_3
 (31 5)  (49 229)  (49 229)  routing T_1_14.lc_trk_g2_3 <X> T_1_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 229)  (54 229)  LC_2 Logic Functioning bit
 (37 5)  (55 229)  (55 229)  LC_2 Logic Functioning bit
 (38 5)  (56 229)  (56 229)  LC_2 Logic Functioning bit
 (39 5)  (57 229)  (57 229)  LC_2 Logic Functioning bit
 (53 5)  (71 229)  (71 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 8)  (40 232)  (40 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (41 232)  (41 232)  routing T_1_14.sp12_v_b_11 <X> T_1_14.lc_trk_g2_3
 (22 9)  (40 233)  (40 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (32 10)  (50 234)  (50 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 234)  (52 234)  routing T_1_14.lc_trk_g1_1 <X> T_1_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 234)  (54 234)  LC_5 Logic Functioning bit
 (37 10)  (55 234)  (55 234)  LC_5 Logic Functioning bit
 (38 10)  (56 234)  (56 234)  LC_5 Logic Functioning bit
 (39 10)  (57 234)  (57 234)  LC_5 Logic Functioning bit
 (45 10)  (63 234)  (63 234)  LC_5 Logic Functioning bit
 (17 11)  (35 235)  (35 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (36 11)  (54 235)  (54 235)  LC_5 Logic Functioning bit
 (37 11)  (55 235)  (55 235)  LC_5 Logic Functioning bit
 (38 11)  (56 235)  (56 235)  LC_5 Logic Functioning bit
 (39 11)  (57 235)  (57 235)  LC_5 Logic Functioning bit
 (5 12)  (23 236)  (23 236)  routing T_1_14.sp4_v_t_44 <X> T_1_14.sp4_h_r_9
 (16 12)  (34 236)  (34 236)  routing T_1_14.sp12_v_t_14 <X> T_1_14.lc_trk_g3_1
 (17 12)  (35 236)  (35 236)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (26 12)  (44 236)  (44 236)  routing T_1_14.lc_trk_g2_4 <X> T_1_14.wire_logic_cluster/lc_6/in_0
 (36 12)  (54 236)  (54 236)  LC_6 Logic Functioning bit
 (38 12)  (56 236)  (56 236)  LC_6 Logic Functioning bit
 (41 12)  (59 236)  (59 236)  LC_6 Logic Functioning bit
 (43 12)  (61 236)  (61 236)  LC_6 Logic Functioning bit
 (45 12)  (63 236)  (63 236)  LC_6 Logic Functioning bit
 (18 13)  (36 237)  (36 237)  routing T_1_14.sp12_v_t_14 <X> T_1_14.lc_trk_g3_1
 (28 13)  (46 237)  (46 237)  routing T_1_14.lc_trk_g2_4 <X> T_1_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 237)  (47 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (55 237)  (55 237)  LC_6 Logic Functioning bit
 (39 13)  (57 237)  (57 237)  LC_6 Logic Functioning bit
 (40 13)  (58 237)  (58 237)  LC_6 Logic Functioning bit
 (42 13)  (60 237)  (60 237)  LC_6 Logic Functioning bit
 (32 14)  (50 238)  (50 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 238)  (51 238)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 238)  (52 238)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 238)  (54 238)  LC_7 Logic Functioning bit
 (37 14)  (55 238)  (55 238)  LC_7 Logic Functioning bit
 (38 14)  (56 238)  (56 238)  LC_7 Logic Functioning bit
 (39 14)  (57 238)  (57 238)  LC_7 Logic Functioning bit
 (45 14)  (63 238)  (63 238)  LC_7 Logic Functioning bit
 (36 15)  (54 239)  (54 239)  LC_7 Logic Functioning bit
 (37 15)  (55 239)  (55 239)  LC_7 Logic Functioning bit
 (38 15)  (56 239)  (56 239)  LC_7 Logic Functioning bit
 (39 15)  (57 239)  (57 239)  LC_7 Logic Functioning bit
 (53 15)  (71 239)  (71 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_14

 (2 2)  (74 226)  (74 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (93 226)  (93 226)  routing T_2_14.lft_op_7 <X> T_2_14.lc_trk_g0_7
 (22 2)  (94 226)  (94 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (96 226)  (96 226)  routing T_2_14.lft_op_7 <X> T_2_14.lc_trk_g0_7
 (0 3)  (72 227)  (72 227)  routing T_2_14.glb_netwk_1 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (14 4)  (86 228)  (86 228)  routing T_2_14.lft_op_0 <X> T_2_14.lc_trk_g1_0
 (15 4)  (87 228)  (87 228)  routing T_2_14.lft_op_1 <X> T_2_14.lc_trk_g1_1
 (17 4)  (89 228)  (89 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (90 228)  (90 228)  routing T_2_14.lft_op_1 <X> T_2_14.lc_trk_g1_1
 (25 4)  (97 228)  (97 228)  routing T_2_14.lft_op_2 <X> T_2_14.lc_trk_g1_2
 (27 4)  (99 228)  (99 228)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 228)  (101 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 228)  (103 228)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 228)  (104 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (110 228)  (110 228)  LC_2 Logic Functioning bit
 (39 4)  (111 228)  (111 228)  LC_2 Logic Functioning bit
 (40 4)  (112 228)  (112 228)  LC_2 Logic Functioning bit
 (45 4)  (117 228)  (117 228)  LC_2 Logic Functioning bit
 (47 4)  (119 228)  (119 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (87 229)  (87 229)  routing T_2_14.lft_op_0 <X> T_2_14.lc_trk_g1_0
 (17 5)  (89 229)  (89 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (94 229)  (94 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (96 229)  (96 229)  routing T_2_14.lft_op_2 <X> T_2_14.lc_trk_g1_2
 (27 5)  (99 229)  (99 229)  routing T_2_14.lc_trk_g3_1 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 229)  (100 229)  routing T_2_14.lc_trk_g3_1 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 229)  (101 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 229)  (102 229)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 229)  (103 229)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 229)  (104 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (105 229)  (105 229)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.input_2_2
 (35 5)  (107 229)  (107 229)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.input_2_2
 (42 5)  (114 229)  (114 229)  LC_2 Logic Functioning bit
 (15 6)  (87 230)  (87 230)  routing T_2_14.lft_op_5 <X> T_2_14.lc_trk_g1_5
 (17 6)  (89 230)  (89 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (90 230)  (90 230)  routing T_2_14.lft_op_5 <X> T_2_14.lc_trk_g1_5
 (25 6)  (97 230)  (97 230)  routing T_2_14.lft_op_6 <X> T_2_14.lc_trk_g1_6
 (26 6)  (98 230)  (98 230)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 230)  (99 230)  routing T_2_14.lc_trk_g3_1 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 230)  (100 230)  routing T_2_14.lc_trk_g3_1 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 230)  (101 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 230)  (104 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 230)  (105 230)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (38 6)  (110 230)  (110 230)  LC_3 Logic Functioning bit
 (42 6)  (114 230)  (114 230)  LC_3 Logic Functioning bit
 (43 6)  (115 230)  (115 230)  LC_3 Logic Functioning bit
 (45 6)  (117 230)  (117 230)  LC_3 Logic Functioning bit
 (47 6)  (119 230)  (119 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (94 231)  (94 231)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (96 231)  (96 231)  routing T_2_14.lft_op_6 <X> T_2_14.lc_trk_g1_6
 (26 7)  (98 231)  (98 231)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 231)  (101 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 231)  (103 231)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 231)  (104 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (106 231)  (106 231)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.input_2_3
 (35 7)  (107 231)  (107 231)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.input_2_3
 (40 7)  (112 231)  (112 231)  LC_3 Logic Functioning bit
 (42 7)  (114 231)  (114 231)  LC_3 Logic Functioning bit
 (25 8)  (97 232)  (97 232)  routing T_2_14.bnl_op_2 <X> T_2_14.lc_trk_g2_2
 (22 9)  (94 233)  (94 233)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (97 233)  (97 233)  routing T_2_14.bnl_op_2 <X> T_2_14.lc_trk_g2_2
 (27 10)  (99 234)  (99 234)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 234)  (101 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 234)  (102 234)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 234)  (104 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 234)  (106 234)  routing T_2_14.lc_trk_g1_1 <X> T_2_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 234)  (107 234)  routing T_2_14.lc_trk_g1_6 <X> T_2_14.input_2_5
 (38 10)  (110 234)  (110 234)  LC_5 Logic Functioning bit
 (39 10)  (111 234)  (111 234)  LC_5 Logic Functioning bit
 (45 10)  (117 234)  (117 234)  LC_5 Logic Functioning bit
 (27 11)  (99 235)  (99 235)  routing T_2_14.lc_trk_g1_0 <X> T_2_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 235)  (101 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 235)  (104 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (106 235)  (106 235)  routing T_2_14.lc_trk_g1_6 <X> T_2_14.input_2_5
 (35 11)  (107 235)  (107 235)  routing T_2_14.lc_trk_g1_6 <X> T_2_14.input_2_5
 (37 11)  (109 235)  (109 235)  LC_5 Logic Functioning bit
 (38 11)  (110 235)  (110 235)  LC_5 Logic Functioning bit
 (41 11)  (113 235)  (113 235)  LC_5 Logic Functioning bit
 (51 11)  (123 235)  (123 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (89 236)  (89 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (90 236)  (90 236)  routing T_2_14.bnl_op_1 <X> T_2_14.lc_trk_g3_1
 (18 13)  (90 237)  (90 237)  routing T_2_14.bnl_op_1 <X> T_2_14.lc_trk_g3_1


LogicTile_5_14

 (11 2)  (233 226)  (233 226)  routing T_5_14.sp4_h_l_44 <X> T_5_14.sp4_v_t_39


IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (16 0)  (1 208)  (1 208)  IOB_0 IO Functioning bit
 (3 1)  (14 209)  (14 209)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 211)  (0 211)  IOB_0 IO Functioning bit
 (4 4)  (13 212)  (13 212)  routing T_0_13.span12_horz_4 <X> T_0_13.lc_trk_g0_4
 (13 4)  (4 212)  (4 212)  routing T_0_13.lc_trk_g0_4 <X> T_0_13.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 212)  (1 212)  IOB_0 IO Functioning bit
 (4 5)  (13 213)  (13 213)  routing T_0_13.span12_horz_4 <X> T_0_13.lc_trk_g0_4
 (5 5)  (12 213)  (12 213)  routing T_0_13.span12_horz_4 <X> T_0_13.lc_trk_g0_4
 (7 5)  (10 213)  (10 213)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (13 5)  (4 213)  (4 213)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 214)  (15 214)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0

 (5 9)  (12 217)  (12 217)  routing T_0_13.span4_horz_16 <X> T_0_13.lc_trk_g1_0
 (6 9)  (11 217)  (11 217)  routing T_0_13.span4_horz_16 <X> T_0_13.lc_trk_g1_0
 (7 9)  (10 217)  (10 217)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
 (12 10)  (5 218)  (5 218)  routing T_0_13.lc_trk_g1_0 <X> T_0_13.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 218)  (1 218)  IOB_1 IO Functioning bit
 (13 11)  (4 219)  (4 219)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 221)  (0 221)  IOB_1 IO Functioning bit
 (16 14)  (1 222)  (1 222)  IOB_1 IO Functioning bit


LogicTile_1_13

 (2 1)  (20 209)  (20 209)  Column buffer control bit: LH_colbuf_cntl_1

 (2 2)  (20 210)  (20 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (32 210)  (32 210)  routing T_1_13.sp4_v_t_1 <X> T_1_13.lc_trk_g0_4
 (31 2)  (49 210)  (49 210)  routing T_1_13.lc_trk_g0_4 <X> T_1_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 210)  (50 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (54 210)  (54 210)  LC_1 Logic Functioning bit
 (37 2)  (55 210)  (55 210)  LC_1 Logic Functioning bit
 (38 2)  (56 210)  (56 210)  LC_1 Logic Functioning bit
 (39 2)  (57 210)  (57 210)  LC_1 Logic Functioning bit
 (45 2)  (63 210)  (63 210)  LC_1 Logic Functioning bit
 (46 2)  (64 210)  (64 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (18 211)  (18 211)  routing T_1_13.glb_netwk_1 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (14 3)  (32 211)  (32 211)  routing T_1_13.sp4_v_t_1 <X> T_1_13.lc_trk_g0_4
 (16 3)  (34 211)  (34 211)  routing T_1_13.sp4_v_t_1 <X> T_1_13.lc_trk_g0_4
 (17 3)  (35 211)  (35 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (36 3)  (54 211)  (54 211)  LC_1 Logic Functioning bit
 (37 3)  (55 211)  (55 211)  LC_1 Logic Functioning bit
 (38 3)  (56 211)  (56 211)  LC_1 Logic Functioning bit
 (39 3)  (57 211)  (57 211)  LC_1 Logic Functioning bit
 (53 3)  (71 211)  (71 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (18 212)  (18 212)  routing T_1_13.lc_trk_g3_3 <X> T_1_13.wire_logic_cluster/lc_7/cen
 (1 4)  (19 212)  (19 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (43 212)  (43 212)  routing T_1_13.sp4_v_b_10 <X> T_1_13.lc_trk_g1_2
 (32 4)  (50 212)  (50 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 212)  (52 212)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 212)  (54 212)  LC_2 Logic Functioning bit
 (37 4)  (55 212)  (55 212)  LC_2 Logic Functioning bit
 (38 4)  (56 212)  (56 212)  LC_2 Logic Functioning bit
 (39 4)  (57 212)  (57 212)  LC_2 Logic Functioning bit
 (45 4)  (63 212)  (63 212)  LC_2 Logic Functioning bit
 (0 5)  (18 213)  (18 213)  routing T_1_13.lc_trk_g3_3 <X> T_1_13.wire_logic_cluster/lc_7/cen
 (1 5)  (19 213)  (19 213)  routing T_1_13.lc_trk_g3_3 <X> T_1_13.wire_logic_cluster/lc_7/cen
 (22 5)  (40 213)  (40 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (41 213)  (41 213)  routing T_1_13.sp4_v_b_10 <X> T_1_13.lc_trk_g1_2
 (25 5)  (43 213)  (43 213)  routing T_1_13.sp4_v_b_10 <X> T_1_13.lc_trk_g1_2
 (31 5)  (49 213)  (49 213)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 213)  (54 213)  LC_2 Logic Functioning bit
 (37 5)  (55 213)  (55 213)  LC_2 Logic Functioning bit
 (38 5)  (56 213)  (56 213)  LC_2 Logic Functioning bit
 (39 5)  (57 213)  (57 213)  LC_2 Logic Functioning bit
 (53 5)  (71 213)  (71 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 12)  (39 220)  (39 220)  routing T_1_13.rgt_op_3 <X> T_1_13.lc_trk_g3_3
 (22 12)  (40 220)  (40 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (42 220)  (42 220)  routing T_1_13.rgt_op_3 <X> T_1_13.lc_trk_g3_3


LogicTile_2_13

 (16 0)  (88 208)  (88 208)  routing T_2_13.sp4_v_b_9 <X> T_2_13.lc_trk_g0_1
 (17 0)  (89 208)  (89 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (90 208)  (90 208)  routing T_2_13.sp4_v_b_9 <X> T_2_13.lc_trk_g0_1
 (25 0)  (97 208)  (97 208)  routing T_2_13.lft_op_2 <X> T_2_13.lc_trk_g0_2
 (26 0)  (98 208)  (98 208)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 208)  (99 208)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 208)  (100 208)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 208)  (101 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 208)  (103 208)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 208)  (104 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 208)  (105 208)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 208)  (108 208)  LC_0 Logic Functioning bit
 (41 0)  (113 208)  (113 208)  LC_0 Logic Functioning bit
 (43 0)  (115 208)  (115 208)  LC_0 Logic Functioning bit
 (45 0)  (117 208)  (117 208)  LC_0 Logic Functioning bit
 (47 0)  (119 208)  (119 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (2 1)  (74 209)  (74 209)  Column buffer control bit: LH_colbuf_cntl_1

 (18 1)  (90 209)  (90 209)  routing T_2_13.sp4_v_b_9 <X> T_2_13.lc_trk_g0_1
 (22 1)  (94 209)  (94 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (96 209)  (96 209)  routing T_2_13.lft_op_2 <X> T_2_13.lc_trk_g0_2
 (26 1)  (98 209)  (98 209)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 209)  (99 209)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 209)  (100 209)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 209)  (101 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 209)  (102 209)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 209)  (103 209)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 209)  (104 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (107 209)  (107 209)  routing T_2_13.lc_trk_g0_2 <X> T_2_13.input_2_0
 (36 1)  (108 209)  (108 209)  LC_0 Logic Functioning bit
 (39 1)  (111 209)  (111 209)  LC_0 Logic Functioning bit
 (42 1)  (114 209)  (114 209)  LC_0 Logic Functioning bit
 (2 2)  (74 210)  (74 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (72 211)  (72 211)  routing T_2_13.glb_netwk_1 <X> T_2_13.wire_logic_cluster/lc_7/clk
 (16 4)  (88 212)  (88 212)  routing T_2_13.sp4_v_b_9 <X> T_2_13.lc_trk_g1_1
 (17 4)  (89 212)  (89 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (90 212)  (90 212)  routing T_2_13.sp4_v_b_9 <X> T_2_13.lc_trk_g1_1
 (18 5)  (90 213)  (90 213)  routing T_2_13.sp4_v_b_9 <X> T_2_13.lc_trk_g1_1
 (25 6)  (97 214)  (97 214)  routing T_2_13.wire_logic_cluster/lc_6/out <X> T_2_13.lc_trk_g1_6
 (26 6)  (98 214)  (98 214)  routing T_2_13.lc_trk_g1_6 <X> T_2_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 214)  (99 214)  routing T_2_13.lc_trk_g1_1 <X> T_2_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 214)  (101 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 214)  (104 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 214)  (105 214)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.wire_logic_cluster/lc_3/in_3
 (22 7)  (94 215)  (94 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (98 215)  (98 215)  routing T_2_13.lc_trk_g1_6 <X> T_2_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 215)  (99 215)  routing T_2_13.lc_trk_g1_6 <X> T_2_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 215)  (101 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 215)  (103 215)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.wire_logic_cluster/lc_3/in_3
 (41 7)  (113 215)  (113 215)  LC_3 Logic Functioning bit
 (43 7)  (115 215)  (115 215)  LC_3 Logic Functioning bit
 (26 8)  (98 216)  (98 216)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 216)  (99 216)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 216)  (100 216)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 216)  (101 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 216)  (103 216)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 216)  (104 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 216)  (105 216)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_4/in_3
 (39 8)  (111 216)  (111 216)  LC_4 Logic Functioning bit
 (45 8)  (117 216)  (117 216)  LC_4 Logic Functioning bit
 (22 9)  (94 217)  (94 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (98 217)  (98 217)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 217)  (99 217)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 217)  (100 217)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 217)  (101 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 217)  (102 217)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 217)  (103 217)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 217)  (104 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (107 217)  (107 217)  routing T_2_13.lc_trk_g0_2 <X> T_2_13.input_2_4
 (36 9)  (108 217)  (108 217)  LC_4 Logic Functioning bit
 (37 9)  (109 217)  (109 217)  LC_4 Logic Functioning bit
 (40 9)  (112 217)  (112 217)  LC_4 Logic Functioning bit
 (47 9)  (119 217)  (119 217)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (22 10)  (94 218)  (94 218)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (96 218)  (96 218)  routing T_2_13.tnl_op_7 <X> T_2_13.lc_trk_g2_7
 (21 11)  (93 219)  (93 219)  routing T_2_13.tnl_op_7 <X> T_2_13.lc_trk_g2_7
 (29 12)  (101 220)  (101 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 220)  (103 220)  routing T_2_13.lc_trk_g1_6 <X> T_2_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 220)  (104 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 220)  (106 220)  routing T_2_13.lc_trk_g1_6 <X> T_2_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (109 220)  (109 220)  LC_6 Logic Functioning bit
 (39 12)  (111 220)  (111 220)  LC_6 Logic Functioning bit
 (45 12)  (117 220)  (117 220)  LC_6 Logic Functioning bit
 (22 13)  (94 221)  (94 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (96 221)  (96 221)  routing T_2_13.tnl_op_2 <X> T_2_13.lc_trk_g3_2
 (25 13)  (97 221)  (97 221)  routing T_2_13.tnl_op_2 <X> T_2_13.lc_trk_g3_2
 (26 13)  (98 221)  (98 221)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 221)  (100 221)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 221)  (101 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 221)  (103 221)  routing T_2_13.lc_trk_g1_6 <X> T_2_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 221)  (108 221)  LC_6 Logic Functioning bit
 (38 13)  (110 221)  (110 221)  LC_6 Logic Functioning bit
 (41 13)  (113 221)  (113 221)  LC_6 Logic Functioning bit
 (43 13)  (115 221)  (115 221)  LC_6 Logic Functioning bit
 (22 14)  (94 222)  (94 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (95 222)  (95 222)  routing T_2_13.sp4_h_r_31 <X> T_2_13.lc_trk_g3_7
 (24 14)  (96 222)  (96 222)  routing T_2_13.sp4_h_r_31 <X> T_2_13.lc_trk_g3_7
 (21 15)  (93 223)  (93 223)  routing T_2_13.sp4_h_r_31 <X> T_2_13.lc_trk_g3_7


RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13



LogicTile_5_13



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (4 3)  (13 195)  (13 195)  routing T_0_12.span4_horz_26 <X> T_0_12.lc_trk_g0_2
 (5 3)  (12 195)  (12 195)  routing T_0_12.span4_horz_26 <X> T_0_12.lc_trk_g0_2
 (6 3)  (11 195)  (11 195)  routing T_0_12.span4_horz_26 <X> T_0_12.lc_trk_g0_2
 (7 3)  (10 195)  (10 195)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_26 lc_trk_g0_2
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (12 5)  (5 197)  (5 197)  routing T_0_12.lc_trk_g0_2 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12

 (2 1)  (20 193)  (20 193)  Column buffer control bit: LH_colbuf_cntl_1



LogicTile_2_12

 (2 1)  (74 193)  (74 193)  Column buffer control bit: LH_colbuf_cntl_1

 (2 2)  (74 194)  (74 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (12 2)  (84 194)  (84 194)  routing T_2_12.sp4_v_t_39 <X> T_2_12.sp4_h_l_39
 (0 3)  (72 195)  (72 195)  routing T_2_12.glb_netwk_1 <X> T_2_12.wire_logic_cluster/lc_7/clk
 (11 3)  (83 195)  (83 195)  routing T_2_12.sp4_v_t_39 <X> T_2_12.sp4_h_l_39
 (0 4)  (72 196)  (72 196)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_7/cen
 (1 4)  (73 196)  (73 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (98 196)  (98 196)  routing T_2_12.lc_trk_g2_4 <X> T_2_12.wire_logic_cluster/lc_2/in_0
 (36 4)  (108 196)  (108 196)  LC_2 Logic Functioning bit
 (38 4)  (110 196)  (110 196)  LC_2 Logic Functioning bit
 (41 4)  (113 196)  (113 196)  LC_2 Logic Functioning bit
 (43 4)  (115 196)  (115 196)  LC_2 Logic Functioning bit
 (45 4)  (117 196)  (117 196)  LC_2 Logic Functioning bit
 (0 5)  (72 197)  (72 197)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_7/cen
 (1 5)  (73 197)  (73 197)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_7/cen
 (28 5)  (100 197)  (100 197)  routing T_2_12.lc_trk_g2_4 <X> T_2_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 197)  (101 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (109 197)  (109 197)  LC_2 Logic Functioning bit
 (39 5)  (111 197)  (111 197)  LC_2 Logic Functioning bit
 (40 5)  (112 197)  (112 197)  LC_2 Logic Functioning bit
 (42 5)  (114 197)  (114 197)  LC_2 Logic Functioning bit
 (51 5)  (123 197)  (123 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (87 198)  (87 198)  routing T_2_12.sp4_h_r_21 <X> T_2_12.lc_trk_g1_5
 (16 6)  (88 198)  (88 198)  routing T_2_12.sp4_h_r_21 <X> T_2_12.lc_trk_g1_5
 (17 6)  (89 198)  (89 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (90 198)  (90 198)  routing T_2_12.sp4_h_r_21 <X> T_2_12.lc_trk_g1_5
 (18 7)  (90 199)  (90 199)  routing T_2_12.sp4_h_r_21 <X> T_2_12.lc_trk_g1_5
 (14 11)  (86 203)  (86 203)  routing T_2_12.sp4_r_v_b_36 <X> T_2_12.lc_trk_g2_4
 (17 11)  (89 203)  (89 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 12)  (93 204)  (93 204)  routing T_2_12.sp4_v_t_22 <X> T_2_12.lc_trk_g3_3
 (22 12)  (94 204)  (94 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (95 204)  (95 204)  routing T_2_12.sp4_v_t_22 <X> T_2_12.lc_trk_g3_3
 (21 13)  (93 205)  (93 205)  routing T_2_12.sp4_v_t_22 <X> T_2_12.lc_trk_g3_3
 (1 14)  (73 206)  (73 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 207)  (72 207)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (73 207)  (73 207)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_12



LogicTile_4_12

 (2 1)  (170 193)  (170 193)  Column buffer control bit: LH_colbuf_cntl_1



LogicTile_5_12

 (2 1)  (224 193)  (224 193)  Column buffer control bit: LH_colbuf_cntl_1

 (13 11)  (235 203)  (235 203)  routing T_5_12.sp4_v_b_3 <X> T_5_12.sp4_h_l_45


LogicTile_6_12

 (2 1)  (278 193)  (278 193)  Column buffer control bit: LH_colbuf_cntl_1



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



LogicTile_1_11

 (14 0)  (32 176)  (32 176)  routing T_1_11.wire_logic_cluster/lc_0/out <X> T_1_11.lc_trk_g0_0
 (15 0)  (33 176)  (33 176)  routing T_1_11.bot_op_1 <X> T_1_11.lc_trk_g0_1
 (17 0)  (35 176)  (35 176)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (39 176)  (39 176)  routing T_1_11.wire_logic_cluster/lc_3/out <X> T_1_11.lc_trk_g0_3
 (22 0)  (40 176)  (40 176)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (46 176)  (46 176)  routing T_1_11.lc_trk_g2_1 <X> T_1_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 176)  (47 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 176)  (50 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 176)  (52 176)  routing T_1_11.lc_trk_g1_0 <X> T_1_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 176)  (54 176)  LC_0 Logic Functioning bit
 (37 0)  (55 176)  (55 176)  LC_0 Logic Functioning bit
 (38 0)  (56 176)  (56 176)  LC_0 Logic Functioning bit
 (42 0)  (60 176)  (60 176)  LC_0 Logic Functioning bit
 (43 0)  (61 176)  (61 176)  LC_0 Logic Functioning bit
 (45 0)  (63 176)  (63 176)  LC_0 Logic Functioning bit
 (52 0)  (70 176)  (70 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (35 177)  (35 177)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (40 177)  (40 177)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (42 177)  (42 177)  routing T_1_11.bot_op_2 <X> T_1_11.lc_trk_g0_2
 (26 1)  (44 177)  (44 177)  routing T_1_11.lc_trk_g0_2 <X> T_1_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 177)  (47 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 177)  (50 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (54 177)  (54 177)  LC_0 Logic Functioning bit
 (42 1)  (60 177)  (60 177)  LC_0 Logic Functioning bit
 (43 1)  (61 177)  (61 177)  LC_0 Logic Functioning bit
 (2 2)  (20 178)  (20 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (44 178)  (44 178)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 178)  (45 178)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 178)  (46 178)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 178)  (47 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 178)  (48 178)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 178)  (50 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 178)  (51 178)  routing T_1_11.lc_trk_g3_1 <X> T_1_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 178)  (52 178)  routing T_1_11.lc_trk_g3_1 <X> T_1_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 178)  (54 178)  LC_1 Logic Functioning bit
 (37 2)  (55 178)  (55 178)  LC_1 Logic Functioning bit
 (38 2)  (56 178)  (56 178)  LC_1 Logic Functioning bit
 (39 2)  (57 178)  (57 178)  LC_1 Logic Functioning bit
 (43 2)  (61 178)  (61 178)  LC_1 Logic Functioning bit
 (45 2)  (63 178)  (63 178)  LC_1 Logic Functioning bit
 (0 3)  (18 179)  (18 179)  routing T_1_11.glb_netwk_1 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (15 3)  (33 179)  (33 179)  routing T_1_11.bot_op_4 <X> T_1_11.lc_trk_g0_4
 (17 3)  (35 179)  (35 179)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (44 179)  (44 179)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 179)  (45 179)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 179)  (47 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 179)  (48 179)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (50 179)  (50 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (52 179)  (52 179)  routing T_1_11.lc_trk_g1_0 <X> T_1_11.input_2_1
 (36 3)  (54 179)  (54 179)  LC_1 Logic Functioning bit
 (38 3)  (56 179)  (56 179)  LC_1 Logic Functioning bit
 (39 3)  (57 179)  (57 179)  LC_1 Logic Functioning bit
 (51 3)  (69 179)  (69 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (26 4)  (44 180)  (44 180)  routing T_1_11.lc_trk_g0_4 <X> T_1_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (46 180)  (46 180)  routing T_1_11.lc_trk_g2_1 <X> T_1_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 180)  (47 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 180)  (49 180)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 180)  (50 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 180)  (52 180)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 180)  (54 180)  LC_2 Logic Functioning bit
 (37 4)  (55 180)  (55 180)  LC_2 Logic Functioning bit
 (38 4)  (56 180)  (56 180)  LC_2 Logic Functioning bit
 (42 4)  (60 180)  (60 180)  LC_2 Logic Functioning bit
 (43 4)  (61 180)  (61 180)  LC_2 Logic Functioning bit
 (45 4)  (63 180)  (63 180)  LC_2 Logic Functioning bit
 (15 5)  (33 181)  (33 181)  routing T_1_11.bot_op_0 <X> T_1_11.lc_trk_g1_0
 (17 5)  (35 181)  (35 181)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (29 5)  (47 181)  (47 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 181)  (49 181)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 181)  (50 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (51 181)  (51 181)  routing T_1_11.lc_trk_g2_2 <X> T_1_11.input_2_2
 (35 5)  (53 181)  (53 181)  routing T_1_11.lc_trk_g2_2 <X> T_1_11.input_2_2
 (36 5)  (54 181)  (54 181)  LC_2 Logic Functioning bit
 (42 5)  (60 181)  (60 181)  LC_2 Logic Functioning bit
 (43 5)  (61 181)  (61 181)  LC_2 Logic Functioning bit
 (51 5)  (69 181)  (69 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (32 182)  (32 182)  routing T_1_11.wire_logic_cluster/lc_4/out <X> T_1_11.lc_trk_g1_4
 (15 6)  (33 182)  (33 182)  routing T_1_11.bot_op_5 <X> T_1_11.lc_trk_g1_5
 (17 6)  (35 182)  (35 182)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (47 182)  (47 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 182)  (48 182)  routing T_1_11.lc_trk_g0_4 <X> T_1_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 182)  (50 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (54 182)  (54 182)  LC_3 Logic Functioning bit
 (41 6)  (59 182)  (59 182)  LC_3 Logic Functioning bit
 (43 6)  (61 182)  (61 182)  LC_3 Logic Functioning bit
 (45 6)  (63 182)  (63 182)  LC_3 Logic Functioning bit
 (52 6)  (70 182)  (70 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (35 183)  (35 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (40 183)  (40 183)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (42 183)  (42 183)  routing T_1_11.bot_op_6 <X> T_1_11.lc_trk_g1_6
 (26 7)  (44 183)  (44 183)  routing T_1_11.lc_trk_g0_3 <X> T_1_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 183)  (47 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 183)  (49 183)  routing T_1_11.lc_trk_g0_2 <X> T_1_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 183)  (50 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (51 183)  (51 183)  routing T_1_11.lc_trk_g2_1 <X> T_1_11.input_2_3
 (36 7)  (54 183)  (54 183)  LC_3 Logic Functioning bit
 (37 7)  (55 183)  (55 183)  LC_3 Logic Functioning bit
 (39 7)  (57 183)  (57 183)  LC_3 Logic Functioning bit
 (40 7)  (58 183)  (58 183)  LC_3 Logic Functioning bit
 (42 7)  (60 183)  (60 183)  LC_3 Logic Functioning bit
 (15 8)  (33 184)  (33 184)  routing T_1_11.sp4_h_r_25 <X> T_1_11.lc_trk_g2_1
 (16 8)  (34 184)  (34 184)  routing T_1_11.sp4_h_r_25 <X> T_1_11.lc_trk_g2_1
 (17 8)  (35 184)  (35 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (43 184)  (43 184)  routing T_1_11.wire_logic_cluster/lc_2/out <X> T_1_11.lc_trk_g2_2
 (26 8)  (44 184)  (44 184)  routing T_1_11.lc_trk_g1_5 <X> T_1_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 184)  (45 184)  routing T_1_11.lc_trk_g1_4 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 184)  (47 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 184)  (48 184)  routing T_1_11.lc_trk_g1_4 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 184)  (49 184)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 184)  (50 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 184)  (52 184)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 184)  (53 184)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.input_2_4
 (36 8)  (54 184)  (54 184)  LC_4 Logic Functioning bit
 (41 8)  (59 184)  (59 184)  LC_4 Logic Functioning bit
 (43 8)  (61 184)  (61 184)  LC_4 Logic Functioning bit
 (45 8)  (63 184)  (63 184)  LC_4 Logic Functioning bit
 (51 8)  (69 184)  (69 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (36 185)  (36 185)  routing T_1_11.sp4_h_r_25 <X> T_1_11.lc_trk_g2_1
 (22 9)  (40 185)  (40 185)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (45 185)  (45 185)  routing T_1_11.lc_trk_g1_5 <X> T_1_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 185)  (47 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 185)  (49 185)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 185)  (50 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (51 185)  (51 185)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.input_2_4
 (34 9)  (52 185)  (52 185)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.input_2_4
 (35 9)  (53 185)  (53 185)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.input_2_4
 (36 9)  (54 185)  (54 185)  LC_4 Logic Functioning bit
 (37 9)  (55 185)  (55 185)  LC_4 Logic Functioning bit
 (38 9)  (56 185)  (56 185)  LC_4 Logic Functioning bit
 (41 9)  (59 185)  (59 185)  LC_4 Logic Functioning bit
 (43 9)  (61 185)  (61 185)  LC_4 Logic Functioning bit
 (21 10)  (39 186)  (39 186)  routing T_1_11.wire_logic_cluster/lc_7/out <X> T_1_11.lc_trk_g2_7
 (22 10)  (40 186)  (40 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 12)  (35 188)  (35 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 188)  (36 188)  routing T_1_11.wire_logic_cluster/lc_1/out <X> T_1_11.lc_trk_g3_1
 (29 12)  (47 188)  (47 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 188)  (49 188)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 188)  (50 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 188)  (51 188)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 188)  (52 188)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (53 188)  (53 188)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.input_2_6
 (36 12)  (54 188)  (54 188)  LC_6 Logic Functioning bit
 (37 12)  (55 188)  (55 188)  LC_6 Logic Functioning bit
 (39 12)  (57 188)  (57 188)  LC_6 Logic Functioning bit
 (43 12)  (61 188)  (61 188)  LC_6 Logic Functioning bit
 (45 12)  (63 188)  (63 188)  LC_6 Logic Functioning bit
 (51 12)  (69 188)  (69 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (44 189)  (44 189)  routing T_1_11.lc_trk_g0_2 <X> T_1_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 189)  (47 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 189)  (49 189)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 189)  (50 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (51 189)  (51 189)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.input_2_6
 (34 13)  (52 189)  (52 189)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.input_2_6
 (35 13)  (53 189)  (53 189)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.input_2_6
 (36 13)  (54 189)  (54 189)  LC_6 Logic Functioning bit
 (37 13)  (55 189)  (55 189)  LC_6 Logic Functioning bit
 (38 13)  (56 189)  (56 189)  LC_6 Logic Functioning bit
 (39 13)  (57 189)  (57 189)  LC_6 Logic Functioning bit
 (0 14)  (18 190)  (18 190)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 190)  (19 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (34 190)  (34 190)  routing T_1_11.sp4_v_t_16 <X> T_1_11.lc_trk_g3_5
 (17 14)  (35 190)  (35 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (36 190)  (36 190)  routing T_1_11.sp4_v_t_16 <X> T_1_11.lc_trk_g3_5
 (22 14)  (40 190)  (40 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (41 190)  (41 190)  routing T_1_11.sp4_h_r_31 <X> T_1_11.lc_trk_g3_7
 (24 14)  (42 190)  (42 190)  routing T_1_11.sp4_h_r_31 <X> T_1_11.lc_trk_g3_7
 (25 14)  (43 190)  (43 190)  routing T_1_11.wire_logic_cluster/lc_6/out <X> T_1_11.lc_trk_g3_6
 (26 14)  (44 190)  (44 190)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 190)  (45 190)  routing T_1_11.lc_trk_g1_5 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 190)  (47 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 190)  (48 190)  routing T_1_11.lc_trk_g1_5 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 190)  (50 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (54 190)  (54 190)  LC_7 Logic Functioning bit
 (41 14)  (59 190)  (59 190)  LC_7 Logic Functioning bit
 (43 14)  (61 190)  (61 190)  LC_7 Logic Functioning bit
 (45 14)  (63 190)  (63 190)  LC_7 Logic Functioning bit
 (0 15)  (18 191)  (18 191)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 191)  (19 191)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.wire_logic_cluster/lc_7/s_r
 (21 15)  (39 191)  (39 191)  routing T_1_11.sp4_h_r_31 <X> T_1_11.lc_trk_g3_7
 (22 15)  (40 191)  (40 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (44 191)  (44 191)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 191)  (46 191)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 191)  (47 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 191)  (49 191)  routing T_1_11.lc_trk_g0_2 <X> T_1_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 191)  (50 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (51 191)  (51 191)  routing T_1_11.lc_trk_g2_1 <X> T_1_11.input_2_7
 (36 15)  (54 191)  (54 191)  LC_7 Logic Functioning bit
 (37 15)  (55 191)  (55 191)  LC_7 Logic Functioning bit
 (39 15)  (57 191)  (57 191)  LC_7 Logic Functioning bit
 (40 15)  (58 191)  (58 191)  LC_7 Logic Functioning bit
 (42 15)  (60 191)  (60 191)  LC_7 Logic Functioning bit
 (53 15)  (71 191)  (71 191)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_11

 (21 12)  (93 188)  (93 188)  routing T_2_11.sp4_v_t_14 <X> T_2_11.lc_trk_g3_3
 (22 12)  (94 188)  (94 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (95 188)  (95 188)  routing T_2_11.sp4_v_t_14 <X> T_2_11.lc_trk_g3_3
 (21 14)  (93 190)  (93 190)  routing T_2_11.bnl_op_7 <X> T_2_11.lc_trk_g3_7
 (22 14)  (94 190)  (94 190)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (99 190)  (99 190)  routing T_2_11.lc_trk_g3_3 <X> T_2_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 190)  (100 190)  routing T_2_11.lc_trk_g3_3 <X> T_2_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 190)  (101 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 190)  (103 190)  routing T_2_11.lc_trk_g3_7 <X> T_2_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 190)  (104 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 190)  (105 190)  routing T_2_11.lc_trk_g3_7 <X> T_2_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 190)  (106 190)  routing T_2_11.lc_trk_g3_7 <X> T_2_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 190)  (108 190)  LC_7 Logic Functioning bit
 (37 14)  (109 190)  (109 190)  LC_7 Logic Functioning bit
 (38 14)  (110 190)  (110 190)  LC_7 Logic Functioning bit
 (39 14)  (111 190)  (111 190)  LC_7 Logic Functioning bit
 (41 14)  (113 190)  (113 190)  LC_7 Logic Functioning bit
 (43 14)  (115 190)  (115 190)  LC_7 Logic Functioning bit
 (51 14)  (123 190)  (123 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (93 191)  (93 191)  routing T_2_11.bnl_op_7 <X> T_2_11.lc_trk_g3_7
 (30 15)  (102 191)  (102 191)  routing T_2_11.lc_trk_g3_3 <X> T_2_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 191)  (103 191)  routing T_2_11.lc_trk_g3_7 <X> T_2_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 191)  (108 191)  LC_7 Logic Functioning bit
 (37 15)  (109 191)  (109 191)  LC_7 Logic Functioning bit
 (38 15)  (110 191)  (110 191)  LC_7 Logic Functioning bit
 (39 15)  (111 191)  (111 191)  LC_7 Logic Functioning bit
 (41 15)  (113 191)  (113 191)  LC_7 Logic Functioning bit
 (43 15)  (115 191)  (115 191)  LC_7 Logic Functioning bit


RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control

 (8 2)  (134 178)  (134 178)  routing T_3_11.sp4_v_t_36 <X> T_3_11.sp4_h_l_36
 (9 2)  (135 178)  (135 178)  routing T_3_11.sp4_v_t_36 <X> T_3_11.sp4_h_l_36
 (12 9)  (138 185)  (138 185)  routing T_3_11.sp4_h_r_8 <X> T_3_11.sp4_v_b_8
 (8 10)  (134 186)  (134 186)  routing T_3_11.sp4_v_t_36 <X> T_3_11.sp4_h_l_42
 (9 10)  (135 186)  (135 186)  routing T_3_11.sp4_v_t_36 <X> T_3_11.sp4_h_l_42
 (10 10)  (136 186)  (136 186)  routing T_3_11.sp4_v_t_36 <X> T_3_11.sp4_h_l_42


LogicTile_4_11

 (14 2)  (182 178)  (182 178)  routing T_4_11.bnr_op_4 <X> T_4_11.lc_trk_g0_4
 (21 2)  (189 178)  (189 178)  routing T_4_11.bnr_op_7 <X> T_4_11.lc_trk_g0_7
 (22 2)  (190 178)  (190 178)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (14 3)  (182 179)  (182 179)  routing T_4_11.bnr_op_4 <X> T_4_11.lc_trk_g0_4
 (17 3)  (185 179)  (185 179)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (189 179)  (189 179)  routing T_4_11.bnr_op_7 <X> T_4_11.lc_trk_g0_7
 (25 4)  (193 180)  (193 180)  routing T_4_11.bnr_op_2 <X> T_4_11.lc_trk_g1_2
 (22 5)  (190 181)  (190 181)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (193 181)  (193 181)  routing T_4_11.bnr_op_2 <X> T_4_11.lc_trk_g1_2
 (17 6)  (185 182)  (185 182)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (186 182)  (186 182)  routing T_4_11.bnr_op_5 <X> T_4_11.lc_trk_g1_5
 (18 7)  (186 183)  (186 183)  routing T_4_11.bnr_op_5 <X> T_4_11.lc_trk_g1_5
 (26 12)  (194 188)  (194 188)  routing T_4_11.lc_trk_g0_4 <X> T_4_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 188)  (195 188)  routing T_4_11.lc_trk_g1_2 <X> T_4_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 188)  (197 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (199 188)  (199 188)  routing T_4_11.lc_trk_g0_7 <X> T_4_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 188)  (200 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (203 188)  (203 188)  routing T_4_11.lc_trk_g1_5 <X> T_4_11.input_2_6
 (29 13)  (197 189)  (197 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 189)  (198 189)  routing T_4_11.lc_trk_g1_2 <X> T_4_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 189)  (199 189)  routing T_4_11.lc_trk_g0_7 <X> T_4_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (200 189)  (200 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (202 189)  (202 189)  routing T_4_11.lc_trk_g1_5 <X> T_4_11.input_2_6
 (39 13)  (207 189)  (207 189)  LC_6 Logic Functioning bit


LogicTile_5_11

 (27 0)  (249 176)  (249 176)  routing T_5_11.lc_trk_g1_0 <X> T_5_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 176)  (251 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (254 176)  (254 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (259 176)  (259 176)  LC_0 Logic Functioning bit
 (39 0)  (261 176)  (261 176)  LC_0 Logic Functioning bit
 (41 0)  (263 176)  (263 176)  LC_0 Logic Functioning bit
 (43 0)  (265 176)  (265 176)  LC_0 Logic Functioning bit
 (45 0)  (267 176)  (267 176)  LC_0 Logic Functioning bit
 (37 1)  (259 177)  (259 177)  LC_0 Logic Functioning bit
 (39 1)  (261 177)  (261 177)  LC_0 Logic Functioning bit
 (41 1)  (263 177)  (263 177)  LC_0 Logic Functioning bit
 (43 1)  (265 177)  (265 177)  LC_0 Logic Functioning bit
 (47 1)  (269 177)  (269 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (271 177)  (271 177)  Carry_In_Mux bit 

 (2 2)  (224 178)  (224 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (222 179)  (222 179)  routing T_5_11.glb_netwk_1 <X> T_5_11.wire_logic_cluster/lc_7/clk
 (14 4)  (236 180)  (236 180)  routing T_5_11.wire_logic_cluster/lc_0/out <X> T_5_11.lc_trk_g1_0
 (17 5)  (239 181)  (239 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 6)  (239 182)  (239 182)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (240 182)  (240 182)  routing T_5_11.bnr_op_5 <X> T_5_11.lc_trk_g1_5
 (18 7)  (240 183)  (240 183)  routing T_5_11.bnr_op_5 <X> T_5_11.lc_trk_g1_5
 (1 14)  (223 190)  (223 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (222 191)  (222 191)  routing T_5_11.lc_trk_g1_5 <X> T_5_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (223 191)  (223 191)  routing T_5_11.lc_trk_g1_5 <X> T_5_11.wire_logic_cluster/lc_7/s_r


LogicTile_6_11

 (27 2)  (303 178)  (303 178)  routing T_6_11.lc_trk_g3_5 <X> T_6_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (304 178)  (304 178)  routing T_6_11.lc_trk_g3_5 <X> T_6_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 178)  (305 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 178)  (306 178)  routing T_6_11.lc_trk_g3_5 <X> T_6_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (307 178)  (307 178)  routing T_6_11.lc_trk_g2_4 <X> T_6_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 178)  (308 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 178)  (309 178)  routing T_6_11.lc_trk_g2_4 <X> T_6_11.wire_logic_cluster/lc_1/in_3
 (41 2)  (317 178)  (317 178)  LC_1 Logic Functioning bit
 (43 2)  (319 178)  (319 178)  LC_1 Logic Functioning bit
 (22 3)  (298 179)  (298 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (299 179)  (299 179)  routing T_6_11.sp4_h_r_6 <X> T_6_11.lc_trk_g0_6
 (24 3)  (300 179)  (300 179)  routing T_6_11.sp4_h_r_6 <X> T_6_11.lc_trk_g0_6
 (25 3)  (301 179)  (301 179)  routing T_6_11.sp4_h_r_6 <X> T_6_11.lc_trk_g0_6
 (41 3)  (317 179)  (317 179)  LC_1 Logic Functioning bit
 (43 3)  (319 179)  (319 179)  LC_1 Logic Functioning bit
 (51 3)  (327 179)  (327 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (27 4)  (303 180)  (303 180)  routing T_6_11.lc_trk_g1_4 <X> T_6_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 180)  (305 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 180)  (306 180)  routing T_6_11.lc_trk_g1_4 <X> T_6_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 180)  (307 180)  routing T_6_11.lc_trk_g2_7 <X> T_6_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 180)  (308 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 180)  (309 180)  routing T_6_11.lc_trk_g2_7 <X> T_6_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (311 180)  (311 180)  routing T_6_11.lc_trk_g0_6 <X> T_6_11.input_2_2
 (41 4)  (317 180)  (317 180)  LC_2 Logic Functioning bit
 (26 5)  (302 181)  (302 181)  routing T_6_11.lc_trk_g2_2 <X> T_6_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 181)  (304 181)  routing T_6_11.lc_trk_g2_2 <X> T_6_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 181)  (305 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 181)  (307 181)  routing T_6_11.lc_trk_g2_7 <X> T_6_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 181)  (308 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (311 181)  (311 181)  routing T_6_11.lc_trk_g0_6 <X> T_6_11.input_2_2
 (15 7)  (291 183)  (291 183)  routing T_6_11.bot_op_4 <X> T_6_11.lc_trk_g1_4
 (17 7)  (293 183)  (293 183)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (25 8)  (301 184)  (301 184)  routing T_6_11.bnl_op_2 <X> T_6_11.lc_trk_g2_2
 (5 9)  (281 185)  (281 185)  routing T_6_11.sp4_h_r_6 <X> T_6_11.sp4_v_b_6
 (22 9)  (298 185)  (298 185)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (301 185)  (301 185)  routing T_6_11.bnl_op_2 <X> T_6_11.lc_trk_g2_2
 (14 10)  (290 186)  (290 186)  routing T_6_11.bnl_op_4 <X> T_6_11.lc_trk_g2_4
 (21 10)  (297 186)  (297 186)  routing T_6_11.bnl_op_7 <X> T_6_11.lc_trk_g2_7
 (22 10)  (298 186)  (298 186)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (14 11)  (290 187)  (290 187)  routing T_6_11.bnl_op_4 <X> T_6_11.lc_trk_g2_4
 (17 11)  (293 187)  (293 187)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (297 187)  (297 187)  routing T_6_11.bnl_op_7 <X> T_6_11.lc_trk_g2_7
 (17 14)  (293 190)  (293 190)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (294 190)  (294 190)  routing T_6_11.bnl_op_5 <X> T_6_11.lc_trk_g3_5
 (18 15)  (294 191)  (294 191)  routing T_6_11.bnl_op_5 <X> T_6_11.lc_trk_g3_5


RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control

 (5 10)  (501 186)  (501 186)  routing T_10_11.sp4_v_t_37 <X> T_10_11.sp4_h_l_43
 (4 11)  (500 187)  (500 187)  routing T_10_11.sp4_v_t_37 <X> T_10_11.sp4_h_l_43
 (6 11)  (502 187)  (502 187)  routing T_10_11.sp4_v_t_37 <X> T_10_11.sp4_h_l_43


IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



LogicTile_1_10

 (17 0)  (35 160)  (35 160)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (36 160)  (36 160)  routing T_1_10.bnr_op_1 <X> T_1_10.lc_trk_g0_1
 (22 0)  (40 160)  (40 160)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (42 160)  (42 160)  routing T_1_10.bot_op_3 <X> T_1_10.lc_trk_g0_3
 (26 0)  (44 160)  (44 160)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 160)  (47 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 160)  (50 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 160)  (52 160)  routing T_1_10.lc_trk_g1_0 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (41 0)  (59 160)  (59 160)  LC_0 Logic Functioning bit
 (43 0)  (61 160)  (61 160)  LC_0 Logic Functioning bit
 (18 1)  (36 161)  (36 161)  routing T_1_10.bnr_op_1 <X> T_1_10.lc_trk_g0_1
 (28 1)  (46 161)  (46 161)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 161)  (47 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (27 2)  (45 162)  (45 162)  routing T_1_10.lc_trk_g1_1 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 162)  (47 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 162)  (49 162)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 162)  (50 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 162)  (51 162)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 162)  (54 162)  LC_1 Logic Functioning bit
 (38 2)  (56 162)  (56 162)  LC_1 Logic Functioning bit
 (27 3)  (45 163)  (45 163)  routing T_1_10.lc_trk_g1_0 <X> T_1_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 163)  (47 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (17 4)  (35 164)  (35 164)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (36 164)  (36 164)  routing T_1_10.bnr_op_1 <X> T_1_10.lc_trk_g1_1
 (29 4)  (47 164)  (47 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 164)  (50 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 164)  (52 164)  routing T_1_10.lc_trk_g1_2 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (40 4)  (58 164)  (58 164)  LC_2 Logic Functioning bit
 (42 4)  (60 164)  (60 164)  LC_2 Logic Functioning bit
 (15 5)  (33 165)  (33 165)  routing T_1_10.bot_op_0 <X> T_1_10.lc_trk_g1_0
 (17 5)  (35 165)  (35 165)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (36 165)  (36 165)  routing T_1_10.bnr_op_1 <X> T_1_10.lc_trk_g1_1
 (22 5)  (40 165)  (40 165)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (42 165)  (42 165)  routing T_1_10.bot_op_2 <X> T_1_10.lc_trk_g1_2
 (30 5)  (48 165)  (48 165)  routing T_1_10.lc_trk_g0_3 <X> T_1_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 165)  (49 165)  routing T_1_10.lc_trk_g1_2 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (40 5)  (58 165)  (58 165)  LC_2 Logic Functioning bit
 (42 5)  (60 165)  (60 165)  LC_2 Logic Functioning bit
 (27 6)  (45 166)  (45 166)  routing T_1_10.lc_trk_g1_1 <X> T_1_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 166)  (47 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 166)  (50 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 166)  (51 166)  routing T_1_10.lc_trk_g2_2 <X> T_1_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 166)  (54 166)  LC_3 Logic Functioning bit
 (38 6)  (56 166)  (56 166)  LC_3 Logic Functioning bit
 (31 7)  (49 167)  (49 167)  routing T_1_10.lc_trk_g2_2 <X> T_1_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 167)  (54 167)  LC_3 Logic Functioning bit
 (38 7)  (56 167)  (56 167)  LC_3 Logic Functioning bit
 (25 8)  (43 168)  (43 168)  routing T_1_10.rgt_op_2 <X> T_1_10.lc_trk_g2_2
 (26 8)  (44 168)  (44 168)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_4/in_0
 (29 8)  (47 168)  (47 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 168)  (50 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 168)  (52 168)  routing T_1_10.lc_trk_g1_0 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (22 9)  (40 169)  (40 169)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 169)  (42 169)  routing T_1_10.rgt_op_2 <X> T_1_10.lc_trk_g2_2
 (28 9)  (46 169)  (46 169)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 169)  (47 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (40 9)  (58 169)  (58 169)  LC_4 Logic Functioning bit
 (42 9)  (60 169)  (60 169)  LC_4 Logic Functioning bit
 (14 10)  (32 170)  (32 170)  routing T_1_10.rgt_op_4 <X> T_1_10.lc_trk_g2_4
 (27 10)  (45 170)  (45 170)  routing T_1_10.lc_trk_g1_1 <X> T_1_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 170)  (47 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 170)  (49 170)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 170)  (50 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 170)  (51 170)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (15 11)  (33 171)  (33 171)  routing T_1_10.rgt_op_4 <X> T_1_10.lc_trk_g2_4
 (17 11)  (35 171)  (35 171)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (45 171)  (45 171)  routing T_1_10.lc_trk_g1_0 <X> T_1_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 171)  (47 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (55 171)  (55 171)  LC_5 Logic Functioning bit
 (39 11)  (57 171)  (57 171)  LC_5 Logic Functioning bit
 (27 12)  (45 172)  (45 172)  routing T_1_10.lc_trk_g1_2 <X> T_1_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 172)  (47 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 172)  (50 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (41 12)  (59 172)  (59 172)  LC_6 Logic Functioning bit
 (43 12)  (61 172)  (61 172)  LC_6 Logic Functioning bit
 (30 13)  (48 173)  (48 173)  routing T_1_10.lc_trk_g1_2 <X> T_1_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 173)  (49 173)  routing T_1_10.lc_trk_g0_3 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (41 13)  (59 173)  (59 173)  LC_6 Logic Functioning bit
 (43 13)  (61 173)  (61 173)  LC_6 Logic Functioning bit
 (27 14)  (45 174)  (45 174)  routing T_1_10.lc_trk_g1_1 <X> T_1_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 174)  (47 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 174)  (49 174)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 174)  (50 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 174)  (51 174)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 174)  (54 174)  LC_7 Logic Functioning bit
 (50 14)  (68 174)  (68 174)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (45 175)  (45 175)  routing T_1_10.lc_trk_g1_0 <X> T_1_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 175)  (47 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0


LogicTile_2_10

 (15 0)  (87 160)  (87 160)  routing T_2_10.bot_op_1 <X> T_2_10.lc_trk_g0_1
 (17 0)  (89 160)  (89 160)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (93 160)  (93 160)  routing T_2_10.sp4_h_r_11 <X> T_2_10.lc_trk_g0_3
 (22 0)  (94 160)  (94 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (95 160)  (95 160)  routing T_2_10.sp4_h_r_11 <X> T_2_10.lc_trk_g0_3
 (24 0)  (96 160)  (96 160)  routing T_2_10.sp4_h_r_11 <X> T_2_10.lc_trk_g0_3
 (16 1)  (88 161)  (88 161)  routing T_2_10.sp12_h_r_8 <X> T_2_10.lc_trk_g0_0
 (17 1)  (89 161)  (89 161)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (74 162)  (74 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (86 162)  (86 162)  routing T_2_10.wire_logic_cluster/lc_4/out <X> T_2_10.lc_trk_g0_4
 (22 2)  (94 162)  (94 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (95 162)  (95 162)  routing T_2_10.sp4_h_r_7 <X> T_2_10.lc_trk_g0_7
 (24 2)  (96 162)  (96 162)  routing T_2_10.sp4_h_r_7 <X> T_2_10.lc_trk_g0_7
 (25 2)  (97 162)  (97 162)  routing T_2_10.lft_op_6 <X> T_2_10.lc_trk_g0_6
 (26 2)  (98 162)  (98 162)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_1/in_0
 (31 2)  (103 162)  (103 162)  routing T_2_10.lc_trk_g0_4 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 162)  (104 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (109 162)  (109 162)  LC_1 Logic Functioning bit
 (39 2)  (111 162)  (111 162)  LC_1 Logic Functioning bit
 (0 3)  (72 163)  (72 163)  routing T_2_10.glb_netwk_1 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (17 3)  (89 163)  (89 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (93 163)  (93 163)  routing T_2_10.sp4_h_r_7 <X> T_2_10.lc_trk_g0_7
 (22 3)  (94 163)  (94 163)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (96 163)  (96 163)  routing T_2_10.lft_op_6 <X> T_2_10.lc_trk_g0_6
 (26 3)  (98 163)  (98 163)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 163)  (99 163)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 163)  (101 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (108 163)  (108 163)  LC_1 Logic Functioning bit
 (38 3)  (110 163)  (110 163)  LC_1 Logic Functioning bit
 (15 4)  (87 164)  (87 164)  routing T_2_10.sp4_h_r_9 <X> T_2_10.lc_trk_g1_1
 (16 4)  (88 164)  (88 164)  routing T_2_10.sp4_h_r_9 <X> T_2_10.lc_trk_g1_1
 (17 4)  (89 164)  (89 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (90 164)  (90 164)  routing T_2_10.sp4_h_r_9 <X> T_2_10.lc_trk_g1_1
 (26 4)  (98 164)  (98 164)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 164)  (101 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 164)  (104 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 164)  (105 164)  routing T_2_10.lc_trk_g3_0 <X> T_2_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 164)  (106 164)  routing T_2_10.lc_trk_g3_0 <X> T_2_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (109 164)  (109 164)  LC_2 Logic Functioning bit
 (42 4)  (114 164)  (114 164)  LC_2 Logic Functioning bit
 (43 4)  (115 164)  (115 164)  LC_2 Logic Functioning bit
 (45 4)  (117 164)  (117 164)  LC_2 Logic Functioning bit
 (46 4)  (118 164)  (118 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (119 164)  (119 164)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (122 164)  (122 164)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (86 165)  (86 165)  routing T_2_10.sp4_h_r_0 <X> T_2_10.lc_trk_g1_0
 (15 5)  (87 165)  (87 165)  routing T_2_10.sp4_h_r_0 <X> T_2_10.lc_trk_g1_0
 (16 5)  (88 165)  (88 165)  routing T_2_10.sp4_h_r_0 <X> T_2_10.lc_trk_g1_0
 (17 5)  (89 165)  (89 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (98 165)  (98 165)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 165)  (101 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (108 165)  (108 165)  LC_2 Logic Functioning bit
 (37 5)  (109 165)  (109 165)  LC_2 Logic Functioning bit
 (42 5)  (114 165)  (114 165)  LC_2 Logic Functioning bit
 (43 5)  (115 165)  (115 165)  LC_2 Logic Functioning bit
 (26 6)  (98 166)  (98 166)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 166)  (99 166)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 166)  (100 166)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 166)  (101 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 166)  (102 166)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 166)  (104 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 166)  (106 166)  routing T_2_10.lc_trk_g1_1 <X> T_2_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 166)  (107 166)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.input_2_3
 (36 6)  (108 166)  (108 166)  LC_3 Logic Functioning bit
 (37 6)  (109 166)  (109 166)  LC_3 Logic Functioning bit
 (38 6)  (110 166)  (110 166)  LC_3 Logic Functioning bit
 (40 6)  (112 166)  (112 166)  LC_3 Logic Functioning bit
 (41 6)  (113 166)  (113 166)  LC_3 Logic Functioning bit
 (42 6)  (114 166)  (114 166)  LC_3 Logic Functioning bit
 (43 6)  (115 166)  (115 166)  LC_3 Logic Functioning bit
 (22 7)  (94 167)  (94 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (95 167)  (95 167)  routing T_2_10.sp4_h_r_6 <X> T_2_10.lc_trk_g1_6
 (24 7)  (96 167)  (96 167)  routing T_2_10.sp4_h_r_6 <X> T_2_10.lc_trk_g1_6
 (25 7)  (97 167)  (97 167)  routing T_2_10.sp4_h_r_6 <X> T_2_10.lc_trk_g1_6
 (26 7)  (98 167)  (98 167)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 167)  (101 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (104 167)  (104 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (106 167)  (106 167)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.input_2_3
 (35 7)  (107 167)  (107 167)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.input_2_3
 (36 7)  (108 167)  (108 167)  LC_3 Logic Functioning bit
 (37 7)  (109 167)  (109 167)  LC_3 Logic Functioning bit
 (38 7)  (110 167)  (110 167)  LC_3 Logic Functioning bit
 (39 7)  (111 167)  (111 167)  LC_3 Logic Functioning bit
 (40 7)  (112 167)  (112 167)  LC_3 Logic Functioning bit
 (41 7)  (113 167)  (113 167)  LC_3 Logic Functioning bit
 (42 7)  (114 167)  (114 167)  LC_3 Logic Functioning bit
 (43 7)  (115 167)  (115 167)  LC_3 Logic Functioning bit
 (27 8)  (99 168)  (99 168)  routing T_2_10.lc_trk_g1_0 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 168)  (101 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 168)  (104 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (110 168)  (110 168)  LC_4 Logic Functioning bit
 (45 8)  (117 168)  (117 168)  LC_4 Logic Functioning bit
 (47 8)  (119 168)  (119 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (122 168)  (122 168)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (101 169)  (101 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 169)  (103 169)  routing T_2_10.lc_trk_g0_3 <X> T_2_10.wire_logic_cluster/lc_4/in_3
 (14 12)  (86 172)  (86 172)  routing T_2_10.bnl_op_0 <X> T_2_10.lc_trk_g3_0
 (17 12)  (89 172)  (89 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 172)  (90 172)  routing T_2_10.wire_logic_cluster/lc_1/out <X> T_2_10.lc_trk_g3_1
 (26 12)  (98 172)  (98 172)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 172)  (101 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 172)  (104 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 172)  (105 172)  routing T_2_10.lc_trk_g3_0 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 172)  (106 172)  routing T_2_10.lc_trk_g3_0 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 172)  (108 172)  LC_6 Logic Functioning bit
 (45 12)  (117 172)  (117 172)  LC_6 Logic Functioning bit
 (46 12)  (118 172)  (118 172)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (123 172)  (123 172)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (86 173)  (86 173)  routing T_2_10.bnl_op_0 <X> T_2_10.lc_trk_g3_0
 (17 13)  (89 173)  (89 173)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (98 173)  (98 173)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 173)  (101 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 173)  (104 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (105 173)  (105 173)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.input_2_6
 (34 13)  (106 173)  (106 173)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.input_2_6
 (17 14)  (89 174)  (89 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_4_10

 (25 0)  (193 160)  (193 160)  routing T_4_10.sp4_h_r_10 <X> T_4_10.lc_trk_g0_2
 (31 0)  (199 160)  (199 160)  routing T_4_10.lc_trk_g3_6 <X> T_4_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 160)  (200 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 160)  (201 160)  routing T_4_10.lc_trk_g3_6 <X> T_4_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 160)  (202 160)  routing T_4_10.lc_trk_g3_6 <X> T_4_10.wire_logic_cluster/lc_0/in_3
 (39 0)  (207 160)  (207 160)  LC_0 Logic Functioning bit
 (14 1)  (182 161)  (182 161)  routing T_4_10.sp12_h_r_16 <X> T_4_10.lc_trk_g0_0
 (16 1)  (184 161)  (184 161)  routing T_4_10.sp12_h_r_16 <X> T_4_10.lc_trk_g0_0
 (17 1)  (185 161)  (185 161)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (190 161)  (190 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (191 161)  (191 161)  routing T_4_10.sp4_h_r_10 <X> T_4_10.lc_trk_g0_2
 (24 1)  (192 161)  (192 161)  routing T_4_10.sp4_h_r_10 <X> T_4_10.lc_trk_g0_2
 (28 1)  (196 161)  (196 161)  routing T_4_10.lc_trk_g2_0 <X> T_4_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 161)  (197 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 161)  (199 161)  routing T_4_10.lc_trk_g3_6 <X> T_4_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 161)  (200 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (203 161)  (203 161)  routing T_4_10.lc_trk_g0_2 <X> T_4_10.input_2_0
 (38 1)  (206 161)  (206 161)  LC_0 Logic Functioning bit
 (2 2)  (170 162)  (170 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (182 162)  (182 162)  routing T_4_10.wire_logic_cluster/lc_4/out <X> T_4_10.lc_trk_g0_4
 (26 2)  (194 162)  (194 162)  routing T_4_10.lc_trk_g1_6 <X> T_4_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (195 162)  (195 162)  routing T_4_10.lc_trk_g1_3 <X> T_4_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 162)  (197 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (199 162)  (199 162)  routing T_4_10.lc_trk_g0_4 <X> T_4_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 162)  (200 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (206 162)  (206 162)  LC_1 Logic Functioning bit
 (41 2)  (209 162)  (209 162)  LC_1 Logic Functioning bit
 (43 2)  (211 162)  (211 162)  LC_1 Logic Functioning bit
 (45 2)  (213 162)  (213 162)  LC_1 Logic Functioning bit
 (50 2)  (218 162)  (218 162)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (168 163)  (168 163)  routing T_4_10.glb_netwk_1 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (17 3)  (185 163)  (185 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (194 163)  (194 163)  routing T_4_10.lc_trk_g1_6 <X> T_4_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (195 163)  (195 163)  routing T_4_10.lc_trk_g1_6 <X> T_4_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 163)  (197 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 163)  (198 163)  routing T_4_10.lc_trk_g1_3 <X> T_4_10.wire_logic_cluster/lc_1/in_1
 (36 3)  (204 163)  (204 163)  LC_1 Logic Functioning bit
 (38 3)  (206 163)  (206 163)  LC_1 Logic Functioning bit
 (41 3)  (209 163)  (209 163)  LC_1 Logic Functioning bit
 (43 3)  (211 163)  (211 163)  LC_1 Logic Functioning bit
 (21 4)  (189 164)  (189 164)  routing T_4_10.wire_logic_cluster/lc_3/out <X> T_4_10.lc_trk_g1_3
 (22 4)  (190 164)  (190 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (194 164)  (194 164)  routing T_4_10.lc_trk_g2_4 <X> T_4_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (195 164)  (195 164)  routing T_4_10.lc_trk_g3_2 <X> T_4_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 164)  (196 164)  routing T_4_10.lc_trk_g3_2 <X> T_4_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 164)  (197 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 164)  (200 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 164)  (201 164)  routing T_4_10.lc_trk_g2_1 <X> T_4_10.wire_logic_cluster/lc_2/in_3
 (47 4)  (215 164)  (215 164)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (28 5)  (196 165)  (196 165)  routing T_4_10.lc_trk_g2_4 <X> T_4_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 165)  (197 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 165)  (198 165)  routing T_4_10.lc_trk_g3_2 <X> T_4_10.wire_logic_cluster/lc_2/in_1
 (37 5)  (205 165)  (205 165)  LC_2 Logic Functioning bit
 (39 5)  (207 165)  (207 165)  LC_2 Logic Functioning bit
 (14 6)  (182 166)  (182 166)  routing T_4_10.sp12_h_l_3 <X> T_4_10.lc_trk_g1_4
 (22 6)  (190 166)  (190 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (191 166)  (191 166)  routing T_4_10.sp4_h_r_7 <X> T_4_10.lc_trk_g1_7
 (24 6)  (192 166)  (192 166)  routing T_4_10.sp4_h_r_7 <X> T_4_10.lc_trk_g1_7
 (28 6)  (196 166)  (196 166)  routing T_4_10.lc_trk_g2_6 <X> T_4_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 166)  (197 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 166)  (198 166)  routing T_4_10.lc_trk_g2_6 <X> T_4_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (200 166)  (200 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (205 166)  (205 166)  LC_3 Logic Functioning bit
 (39 6)  (207 166)  (207 166)  LC_3 Logic Functioning bit
 (14 7)  (182 167)  (182 167)  routing T_4_10.sp12_h_l_3 <X> T_4_10.lc_trk_g1_4
 (15 7)  (183 167)  (183 167)  routing T_4_10.sp12_h_l_3 <X> T_4_10.lc_trk_g1_4
 (17 7)  (185 167)  (185 167)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (189 167)  (189 167)  routing T_4_10.sp4_h_r_7 <X> T_4_10.lc_trk_g1_7
 (22 7)  (190 167)  (190 167)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (192 167)  (192 167)  routing T_4_10.top_op_6 <X> T_4_10.lc_trk_g1_6
 (25 7)  (193 167)  (193 167)  routing T_4_10.top_op_6 <X> T_4_10.lc_trk_g1_6
 (28 7)  (196 167)  (196 167)  routing T_4_10.lc_trk_g2_1 <X> T_4_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 167)  (197 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 167)  (198 167)  routing T_4_10.lc_trk_g2_6 <X> T_4_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 167)  (199 167)  routing T_4_10.lc_trk_g0_2 <X> T_4_10.wire_logic_cluster/lc_3/in_3
 (37 7)  (205 167)  (205 167)  LC_3 Logic Functioning bit
 (39 7)  (207 167)  (207 167)  LC_3 Logic Functioning bit
 (40 7)  (208 167)  (208 167)  LC_3 Logic Functioning bit
 (42 7)  (210 167)  (210 167)  LC_3 Logic Functioning bit
 (9 8)  (177 168)  (177 168)  routing T_4_10.sp4_h_l_41 <X> T_4_10.sp4_h_r_7
 (10 8)  (178 168)  (178 168)  routing T_4_10.sp4_h_l_41 <X> T_4_10.sp4_h_r_7
 (17 8)  (185 168)  (185 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (186 168)  (186 168)  routing T_4_10.wire_logic_cluster/lc_1/out <X> T_4_10.lc_trk_g2_1
 (21 8)  (189 168)  (189 168)  routing T_4_10.rgt_op_3 <X> T_4_10.lc_trk_g2_3
 (22 8)  (190 168)  (190 168)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (192 168)  (192 168)  routing T_4_10.rgt_op_3 <X> T_4_10.lc_trk_g2_3
 (28 8)  (196 168)  (196 168)  routing T_4_10.lc_trk_g2_3 <X> T_4_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 168)  (197 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 168)  (200 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 168)  (201 168)  routing T_4_10.lc_trk_g3_0 <X> T_4_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (202 168)  (202 168)  routing T_4_10.lc_trk_g3_0 <X> T_4_10.wire_logic_cluster/lc_4/in_3
 (46 8)  (214 168)  (214 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (183 169)  (183 169)  routing T_4_10.tnr_op_0 <X> T_4_10.lc_trk_g2_0
 (17 9)  (185 169)  (185 169)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (27 9)  (195 169)  (195 169)  routing T_4_10.lc_trk_g3_1 <X> T_4_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 169)  (196 169)  routing T_4_10.lc_trk_g3_1 <X> T_4_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 169)  (197 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 169)  (198 169)  routing T_4_10.lc_trk_g2_3 <X> T_4_10.wire_logic_cluster/lc_4/in_1
 (41 9)  (209 169)  (209 169)  LC_4 Logic Functioning bit
 (43 9)  (211 169)  (211 169)  LC_4 Logic Functioning bit
 (14 10)  (182 170)  (182 170)  routing T_4_10.rgt_op_4 <X> T_4_10.lc_trk_g2_4
 (31 10)  (199 170)  (199 170)  routing T_4_10.lc_trk_g1_7 <X> T_4_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 170)  (200 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (202 170)  (202 170)  routing T_4_10.lc_trk_g1_7 <X> T_4_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (203 170)  (203 170)  routing T_4_10.lc_trk_g1_4 <X> T_4_10.input_2_5
 (39 10)  (207 170)  (207 170)  LC_5 Logic Functioning bit
 (15 11)  (183 171)  (183 171)  routing T_4_10.rgt_op_4 <X> T_4_10.lc_trk_g2_4
 (17 11)  (185 171)  (185 171)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (190 171)  (190 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (191 171)  (191 171)  routing T_4_10.sp4_h_r_30 <X> T_4_10.lc_trk_g2_6
 (24 11)  (192 171)  (192 171)  routing T_4_10.sp4_h_r_30 <X> T_4_10.lc_trk_g2_6
 (25 11)  (193 171)  (193 171)  routing T_4_10.sp4_h_r_30 <X> T_4_10.lc_trk_g2_6
 (28 11)  (196 171)  (196 171)  routing T_4_10.lc_trk_g2_1 <X> T_4_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 171)  (197 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (199 171)  (199 171)  routing T_4_10.lc_trk_g1_7 <X> T_4_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (200 171)  (200 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (202 171)  (202 171)  routing T_4_10.lc_trk_g1_4 <X> T_4_10.input_2_5
 (38 11)  (206 171)  (206 171)  LC_5 Logic Functioning bit
 (14 12)  (182 172)  (182 172)  routing T_4_10.rgt_op_0 <X> T_4_10.lc_trk_g3_0
 (15 12)  (183 172)  (183 172)  routing T_4_10.rgt_op_1 <X> T_4_10.lc_trk_g3_1
 (17 12)  (185 172)  (185 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (186 172)  (186 172)  routing T_4_10.rgt_op_1 <X> T_4_10.lc_trk_g3_1
 (22 12)  (190 172)  (190 172)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (191 172)  (191 172)  routing T_4_10.sp12_v_b_11 <X> T_4_10.lc_trk_g3_3
 (25 12)  (193 172)  (193 172)  routing T_4_10.rgt_op_2 <X> T_4_10.lc_trk_g3_2
 (27 12)  (195 172)  (195 172)  routing T_4_10.lc_trk_g1_4 <X> T_4_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 172)  (197 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 172)  (198 172)  routing T_4_10.lc_trk_g1_4 <X> T_4_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (200 172)  (200 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 172)  (201 172)  routing T_4_10.lc_trk_g2_1 <X> T_4_10.wire_logic_cluster/lc_6/in_3
 (42 12)  (210 172)  (210 172)  LC_6 Logic Functioning bit
 (15 13)  (183 173)  (183 173)  routing T_4_10.rgt_op_0 <X> T_4_10.lc_trk_g3_0
 (17 13)  (185 173)  (185 173)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (190 173)  (190 173)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (192 173)  (192 173)  routing T_4_10.rgt_op_2 <X> T_4_10.lc_trk_g3_2
 (29 13)  (197 173)  (197 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (200 173)  (200 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (201 173)  (201 173)  routing T_4_10.lc_trk_g3_3 <X> T_4_10.input_2_6
 (34 13)  (202 173)  (202 173)  routing T_4_10.lc_trk_g3_3 <X> T_4_10.input_2_6
 (35 13)  (203 173)  (203 173)  routing T_4_10.lc_trk_g3_3 <X> T_4_10.input_2_6
 (25 14)  (193 174)  (193 174)  routing T_4_10.rgt_op_6 <X> T_4_10.lc_trk_g3_6
 (32 14)  (200 174)  (200 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (204 174)  (204 174)  LC_7 Logic Functioning bit
 (38 14)  (206 174)  (206 174)  LC_7 Logic Functioning bit
 (42 14)  (210 174)  (210 174)  LC_7 Logic Functioning bit
 (43 14)  (211 174)  (211 174)  LC_7 Logic Functioning bit
 (50 14)  (218 174)  (218 174)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (190 175)  (190 175)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (192 175)  (192 175)  routing T_4_10.rgt_op_6 <X> T_4_10.lc_trk_g3_6
 (31 15)  (199 175)  (199 175)  routing T_4_10.lc_trk_g0_2 <X> T_4_10.wire_logic_cluster/lc_7/in_3
 (37 15)  (205 175)  (205 175)  LC_7 Logic Functioning bit
 (39 15)  (207 175)  (207 175)  LC_7 Logic Functioning bit
 (42 15)  (210 175)  (210 175)  LC_7 Logic Functioning bit
 (43 15)  (211 175)  (211 175)  LC_7 Logic Functioning bit


LogicTile_5_10

 (5 0)  (227 160)  (227 160)  routing T_5_10.sp4_h_l_44 <X> T_5_10.sp4_h_r_0
 (27 0)  (249 160)  (249 160)  routing T_5_10.lc_trk_g1_0 <X> T_5_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 160)  (251 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 160)  (253 160)  routing T_5_10.lc_trk_g0_7 <X> T_5_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 160)  (254 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (257 160)  (257 160)  routing T_5_10.lc_trk_g1_7 <X> T_5_10.input_2_0
 (36 0)  (258 160)  (258 160)  LC_0 Logic Functioning bit
 (37 0)  (259 160)  (259 160)  LC_0 Logic Functioning bit
 (38 0)  (260 160)  (260 160)  LC_0 Logic Functioning bit
 (39 0)  (261 160)  (261 160)  LC_0 Logic Functioning bit
 (44 0)  (266 160)  (266 160)  LC_0 Logic Functioning bit
 (45 0)  (267 160)  (267 160)  LC_0 Logic Functioning bit
 (4 1)  (226 161)  (226 161)  routing T_5_10.sp4_h_l_44 <X> T_5_10.sp4_h_r_0
 (31 1)  (253 161)  (253 161)  routing T_5_10.lc_trk_g0_7 <X> T_5_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 161)  (254 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (256 161)  (256 161)  routing T_5_10.lc_trk_g1_7 <X> T_5_10.input_2_0
 (35 1)  (257 161)  (257 161)  routing T_5_10.lc_trk_g1_7 <X> T_5_10.input_2_0
 (40 1)  (262 161)  (262 161)  LC_0 Logic Functioning bit
 (41 1)  (263 161)  (263 161)  LC_0 Logic Functioning bit
 (42 1)  (264 161)  (264 161)  LC_0 Logic Functioning bit
 (43 1)  (265 161)  (265 161)  LC_0 Logic Functioning bit
 (2 2)  (224 162)  (224 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (22 2)  (244 162)  (244 162)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (246 162)  (246 162)  routing T_5_10.bot_op_7 <X> T_5_10.lc_trk_g0_7
 (27 2)  (249 162)  (249 162)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (250 162)  (250 162)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 162)  (251 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 162)  (254 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (258 162)  (258 162)  LC_1 Logic Functioning bit
 (37 2)  (259 162)  (259 162)  LC_1 Logic Functioning bit
 (38 2)  (260 162)  (260 162)  LC_1 Logic Functioning bit
 (39 2)  (261 162)  (261 162)  LC_1 Logic Functioning bit
 (44 2)  (266 162)  (266 162)  LC_1 Logic Functioning bit
 (45 2)  (267 162)  (267 162)  LC_1 Logic Functioning bit
 (0 3)  (222 163)  (222 163)  routing T_5_10.glb_netwk_1 <X> T_5_10.wire_logic_cluster/lc_7/clk
 (40 3)  (262 163)  (262 163)  LC_1 Logic Functioning bit
 (41 3)  (263 163)  (263 163)  LC_1 Logic Functioning bit
 (42 3)  (264 163)  (264 163)  LC_1 Logic Functioning bit
 (43 3)  (265 163)  (265 163)  LC_1 Logic Functioning bit
 (14 4)  (236 164)  (236 164)  routing T_5_10.wire_logic_cluster/lc_0/out <X> T_5_10.lc_trk_g1_0
 (21 4)  (243 164)  (243 164)  routing T_5_10.wire_logic_cluster/lc_3/out <X> T_5_10.lc_trk_g1_3
 (22 4)  (244 164)  (244 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (247 164)  (247 164)  routing T_5_10.wire_logic_cluster/lc_2/out <X> T_5_10.lc_trk_g1_2
 (27 4)  (249 164)  (249 164)  routing T_5_10.lc_trk_g1_2 <X> T_5_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 164)  (251 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 164)  (254 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (258 164)  (258 164)  LC_2 Logic Functioning bit
 (37 4)  (259 164)  (259 164)  LC_2 Logic Functioning bit
 (38 4)  (260 164)  (260 164)  LC_2 Logic Functioning bit
 (39 4)  (261 164)  (261 164)  LC_2 Logic Functioning bit
 (44 4)  (266 164)  (266 164)  LC_2 Logic Functioning bit
 (45 4)  (267 164)  (267 164)  LC_2 Logic Functioning bit
 (17 5)  (239 165)  (239 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (244 165)  (244 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (252 165)  (252 165)  routing T_5_10.lc_trk_g1_2 <X> T_5_10.wire_logic_cluster/lc_2/in_1
 (40 5)  (262 165)  (262 165)  LC_2 Logic Functioning bit
 (41 5)  (263 165)  (263 165)  LC_2 Logic Functioning bit
 (42 5)  (264 165)  (264 165)  LC_2 Logic Functioning bit
 (43 5)  (265 165)  (265 165)  LC_2 Logic Functioning bit
 (17 6)  (239 166)  (239 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (240 166)  (240 166)  routing T_5_10.wire_logic_cluster/lc_5/out <X> T_5_10.lc_trk_g1_5
 (22 6)  (244 166)  (244 166)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (246 166)  (246 166)  routing T_5_10.bot_op_7 <X> T_5_10.lc_trk_g1_7
 (25 6)  (247 166)  (247 166)  routing T_5_10.wire_logic_cluster/lc_6/out <X> T_5_10.lc_trk_g1_6
 (27 6)  (249 166)  (249 166)  routing T_5_10.lc_trk_g1_3 <X> T_5_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 166)  (251 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 166)  (254 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (258 166)  (258 166)  LC_3 Logic Functioning bit
 (37 6)  (259 166)  (259 166)  LC_3 Logic Functioning bit
 (38 6)  (260 166)  (260 166)  LC_3 Logic Functioning bit
 (39 6)  (261 166)  (261 166)  LC_3 Logic Functioning bit
 (44 6)  (266 166)  (266 166)  LC_3 Logic Functioning bit
 (45 6)  (267 166)  (267 166)  LC_3 Logic Functioning bit
 (22 7)  (244 167)  (244 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (252 167)  (252 167)  routing T_5_10.lc_trk_g1_3 <X> T_5_10.wire_logic_cluster/lc_3/in_1
 (40 7)  (262 167)  (262 167)  LC_3 Logic Functioning bit
 (41 7)  (263 167)  (263 167)  LC_3 Logic Functioning bit
 (42 7)  (264 167)  (264 167)  LC_3 Logic Functioning bit
 (43 7)  (265 167)  (265 167)  LC_3 Logic Functioning bit
 (27 8)  (249 168)  (249 168)  routing T_5_10.lc_trk_g3_4 <X> T_5_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 168)  (250 168)  routing T_5_10.lc_trk_g3_4 <X> T_5_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 168)  (251 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 168)  (252 168)  routing T_5_10.lc_trk_g3_4 <X> T_5_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 168)  (254 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (258 168)  (258 168)  LC_4 Logic Functioning bit
 (37 8)  (259 168)  (259 168)  LC_4 Logic Functioning bit
 (38 8)  (260 168)  (260 168)  LC_4 Logic Functioning bit
 (39 8)  (261 168)  (261 168)  LC_4 Logic Functioning bit
 (44 8)  (266 168)  (266 168)  LC_4 Logic Functioning bit
 (45 8)  (267 168)  (267 168)  LC_4 Logic Functioning bit
 (40 9)  (262 169)  (262 169)  LC_4 Logic Functioning bit
 (41 9)  (263 169)  (263 169)  LC_4 Logic Functioning bit
 (42 9)  (264 169)  (264 169)  LC_4 Logic Functioning bit
 (43 9)  (265 169)  (265 169)  LC_4 Logic Functioning bit
 (27 10)  (249 170)  (249 170)  routing T_5_10.lc_trk_g1_5 <X> T_5_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 170)  (251 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 170)  (252 170)  routing T_5_10.lc_trk_g1_5 <X> T_5_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 170)  (254 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (258 170)  (258 170)  LC_5 Logic Functioning bit
 (37 10)  (259 170)  (259 170)  LC_5 Logic Functioning bit
 (38 10)  (260 170)  (260 170)  LC_5 Logic Functioning bit
 (39 10)  (261 170)  (261 170)  LC_5 Logic Functioning bit
 (44 10)  (266 170)  (266 170)  LC_5 Logic Functioning bit
 (45 10)  (267 170)  (267 170)  LC_5 Logic Functioning bit
 (40 11)  (262 171)  (262 171)  LC_5 Logic Functioning bit
 (41 11)  (263 171)  (263 171)  LC_5 Logic Functioning bit
 (42 11)  (264 171)  (264 171)  LC_5 Logic Functioning bit
 (43 11)  (265 171)  (265 171)  LC_5 Logic Functioning bit
 (47 11)  (269 171)  (269 171)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (239 172)  (239 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (240 172)  (240 172)  routing T_5_10.wire_logic_cluster/lc_1/out <X> T_5_10.lc_trk_g3_1
 (27 12)  (249 172)  (249 172)  routing T_5_10.lc_trk_g1_6 <X> T_5_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 172)  (251 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 172)  (252 172)  routing T_5_10.lc_trk_g1_6 <X> T_5_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (254 172)  (254 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (258 172)  (258 172)  LC_6 Logic Functioning bit
 (37 12)  (259 172)  (259 172)  LC_6 Logic Functioning bit
 (38 12)  (260 172)  (260 172)  LC_6 Logic Functioning bit
 (39 12)  (261 172)  (261 172)  LC_6 Logic Functioning bit
 (44 12)  (266 172)  (266 172)  LC_6 Logic Functioning bit
 (45 12)  (267 172)  (267 172)  LC_6 Logic Functioning bit
 (30 13)  (252 173)  (252 173)  routing T_5_10.lc_trk_g1_6 <X> T_5_10.wire_logic_cluster/lc_6/in_1
 (40 13)  (262 173)  (262 173)  LC_6 Logic Functioning bit
 (41 13)  (263 173)  (263 173)  LC_6 Logic Functioning bit
 (42 13)  (264 173)  (264 173)  LC_6 Logic Functioning bit
 (43 13)  (265 173)  (265 173)  LC_6 Logic Functioning bit
 (47 13)  (269 173)  (269 173)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (222 174)  (222 174)  routing T_5_10.lc_trk_g3_5 <X> T_5_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 174)  (223 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (236 174)  (236 174)  routing T_5_10.wire_logic_cluster/lc_4/out <X> T_5_10.lc_trk_g3_4
 (15 14)  (237 174)  (237 174)  routing T_5_10.rgt_op_5 <X> T_5_10.lc_trk_g3_5
 (17 14)  (239 174)  (239 174)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (240 174)  (240 174)  routing T_5_10.rgt_op_5 <X> T_5_10.lc_trk_g3_5
 (21 14)  (243 174)  (243 174)  routing T_5_10.wire_logic_cluster/lc_7/out <X> T_5_10.lc_trk_g3_7
 (22 14)  (244 174)  (244 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (249 174)  (249 174)  routing T_5_10.lc_trk_g3_7 <X> T_5_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 174)  (250 174)  routing T_5_10.lc_trk_g3_7 <X> T_5_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 174)  (251 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 174)  (252 174)  routing T_5_10.lc_trk_g3_7 <X> T_5_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (254 174)  (254 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (258 174)  (258 174)  LC_7 Logic Functioning bit
 (37 14)  (259 174)  (259 174)  LC_7 Logic Functioning bit
 (38 14)  (260 174)  (260 174)  LC_7 Logic Functioning bit
 (39 14)  (261 174)  (261 174)  LC_7 Logic Functioning bit
 (44 14)  (266 174)  (266 174)  LC_7 Logic Functioning bit
 (45 14)  (267 174)  (267 174)  LC_7 Logic Functioning bit
 (0 15)  (222 175)  (222 175)  routing T_5_10.lc_trk_g3_5 <X> T_5_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (223 175)  (223 175)  routing T_5_10.lc_trk_g3_5 <X> T_5_10.wire_logic_cluster/lc_7/s_r
 (17 15)  (239 175)  (239 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (252 175)  (252 175)  routing T_5_10.lc_trk_g3_7 <X> T_5_10.wire_logic_cluster/lc_7/in_1
 (40 15)  (262 175)  (262 175)  LC_7 Logic Functioning bit
 (41 15)  (263 175)  (263 175)  LC_7 Logic Functioning bit
 (42 15)  (264 175)  (264 175)  LC_7 Logic Functioning bit
 (43 15)  (265 175)  (265 175)  LC_7 Logic Functioning bit
 (47 15)  (269 175)  (269 175)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_6_10

 (21 0)  (297 160)  (297 160)  routing T_6_10.lft_op_3 <X> T_6_10.lc_trk_g0_3
 (22 0)  (298 160)  (298 160)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (300 160)  (300 160)  routing T_6_10.lft_op_3 <X> T_6_10.lc_trk_g0_3
 (25 0)  (301 160)  (301 160)  routing T_6_10.lft_op_2 <X> T_6_10.lc_trk_g0_2
 (26 0)  (302 160)  (302 160)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (303 160)  (303 160)  routing T_6_10.lc_trk_g3_0 <X> T_6_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 160)  (304 160)  routing T_6_10.lc_trk_g3_0 <X> T_6_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 160)  (305 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (307 160)  (307 160)  routing T_6_10.lc_trk_g1_6 <X> T_6_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 160)  (308 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (310 160)  (310 160)  routing T_6_10.lc_trk_g1_6 <X> T_6_10.wire_logic_cluster/lc_0/in_3
 (6 1)  (282 161)  (282 161)  routing T_6_10.sp4_h_l_37 <X> T_6_10.sp4_h_r_0
 (14 1)  (290 161)  (290 161)  routing T_6_10.sp4_h_r_0 <X> T_6_10.lc_trk_g0_0
 (15 1)  (291 161)  (291 161)  routing T_6_10.sp4_h_r_0 <X> T_6_10.lc_trk_g0_0
 (16 1)  (292 161)  (292 161)  routing T_6_10.sp4_h_r_0 <X> T_6_10.lc_trk_g0_0
 (17 1)  (293 161)  (293 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (298 161)  (298 161)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (300 161)  (300 161)  routing T_6_10.lft_op_2 <X> T_6_10.lc_trk_g0_2
 (26 1)  (302 161)  (302 161)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (303 161)  (303 161)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 161)  (304 161)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 161)  (305 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (307 161)  (307 161)  routing T_6_10.lc_trk_g1_6 <X> T_6_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (308 161)  (308 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (313 161)  (313 161)  LC_0 Logic Functioning bit
 (2 2)  (278 162)  (278 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (290 162)  (290 162)  routing T_6_10.lft_op_4 <X> T_6_10.lc_trk_g0_4
 (15 2)  (291 162)  (291 162)  routing T_6_10.lft_op_5 <X> T_6_10.lc_trk_g0_5
 (17 2)  (293 162)  (293 162)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (294 162)  (294 162)  routing T_6_10.lft_op_5 <X> T_6_10.lc_trk_g0_5
 (21 2)  (297 162)  (297 162)  routing T_6_10.lft_op_7 <X> T_6_10.lc_trk_g0_7
 (22 2)  (298 162)  (298 162)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (300 162)  (300 162)  routing T_6_10.lft_op_7 <X> T_6_10.lc_trk_g0_7
 (25 2)  (301 162)  (301 162)  routing T_6_10.lft_op_6 <X> T_6_10.lc_trk_g0_6
 (28 2)  (304 162)  (304 162)  routing T_6_10.lc_trk_g2_4 <X> T_6_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 162)  (305 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 162)  (306 162)  routing T_6_10.lc_trk_g2_4 <X> T_6_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (307 162)  (307 162)  routing T_6_10.lc_trk_g1_5 <X> T_6_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 162)  (308 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 162)  (310 162)  routing T_6_10.lc_trk_g1_5 <X> T_6_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (313 162)  (313 162)  LC_1 Logic Functioning bit
 (39 2)  (315 162)  (315 162)  LC_1 Logic Functioning bit
 (45 2)  (321 162)  (321 162)  LC_1 Logic Functioning bit
 (50 2)  (326 162)  (326 162)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (276 163)  (276 163)  routing T_6_10.glb_netwk_1 <X> T_6_10.wire_logic_cluster/lc_7/clk
 (15 3)  (291 163)  (291 163)  routing T_6_10.lft_op_4 <X> T_6_10.lc_trk_g0_4
 (17 3)  (293 163)  (293 163)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (298 163)  (298 163)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (300 163)  (300 163)  routing T_6_10.lft_op_6 <X> T_6_10.lc_trk_g0_6
 (26 3)  (302 163)  (302 163)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (303 163)  (303 163)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 163)  (305 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (313 163)  (313 163)  LC_1 Logic Functioning bit
 (39 3)  (315 163)  (315 163)  LC_1 Logic Functioning bit
 (42 3)  (318 163)  (318 163)  LC_1 Logic Functioning bit
 (47 3)  (323 163)  (323 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (290 164)  (290 164)  routing T_6_10.lft_op_0 <X> T_6_10.lc_trk_g1_0
 (15 4)  (291 164)  (291 164)  routing T_6_10.lft_op_1 <X> T_6_10.lc_trk_g1_1
 (17 4)  (293 164)  (293 164)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (294 164)  (294 164)  routing T_6_10.lft_op_1 <X> T_6_10.lc_trk_g1_1
 (29 4)  (305 164)  (305 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 164)  (306 164)  routing T_6_10.lc_trk_g0_5 <X> T_6_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (308 164)  (308 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (15 5)  (291 165)  (291 165)  routing T_6_10.lft_op_0 <X> T_6_10.lc_trk_g1_0
 (17 5)  (293 165)  (293 165)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (298 165)  (298 165)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (300 165)  (300 165)  routing T_6_10.top_op_2 <X> T_6_10.lc_trk_g1_2
 (25 5)  (301 165)  (301 165)  routing T_6_10.top_op_2 <X> T_6_10.lc_trk_g1_2
 (27 5)  (303 165)  (303 165)  routing T_6_10.lc_trk_g1_1 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 165)  (305 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 165)  (307 165)  routing T_6_10.lc_trk_g0_3 <X> T_6_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 165)  (308 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (311 165)  (311 165)  routing T_6_10.lc_trk_g0_2 <X> T_6_10.input_2_2
 (36 5)  (312 165)  (312 165)  LC_2 Logic Functioning bit
 (14 6)  (290 166)  (290 166)  routing T_6_10.wire_logic_cluster/lc_4/out <X> T_6_10.lc_trk_g1_4
 (15 6)  (291 166)  (291 166)  routing T_6_10.sp4_h_r_13 <X> T_6_10.lc_trk_g1_5
 (16 6)  (292 166)  (292 166)  routing T_6_10.sp4_h_r_13 <X> T_6_10.lc_trk_g1_5
 (17 6)  (293 166)  (293 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (294 166)  (294 166)  routing T_6_10.sp4_h_r_13 <X> T_6_10.lc_trk_g1_5
 (22 6)  (298 166)  (298 166)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (300 166)  (300 166)  routing T_6_10.bot_op_7 <X> T_6_10.lc_trk_g1_7
 (25 6)  (301 166)  (301 166)  routing T_6_10.lft_op_6 <X> T_6_10.lc_trk_g1_6
 (26 6)  (302 166)  (302 166)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_3/in_0
 (29 6)  (305 166)  (305 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 166)  (306 166)  routing T_6_10.lc_trk_g0_4 <X> T_6_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (307 166)  (307 166)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 166)  (308 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 166)  (309 166)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (313 166)  (313 166)  LC_3 Logic Functioning bit
 (50 6)  (326 166)  (326 166)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (293 167)  (293 167)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (298 167)  (298 167)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (300 167)  (300 167)  routing T_6_10.lft_op_6 <X> T_6_10.lc_trk_g1_6
 (26 7)  (302 167)  (302 167)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (303 167)  (303 167)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 167)  (304 167)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 167)  (305 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (307 167)  (307 167)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_3/in_3
 (26 8)  (302 168)  (302 168)  routing T_6_10.lc_trk_g1_7 <X> T_6_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (303 168)  (303 168)  routing T_6_10.lc_trk_g3_4 <X> T_6_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (304 168)  (304 168)  routing T_6_10.lc_trk_g3_4 <X> T_6_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 168)  (305 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 168)  (306 168)  routing T_6_10.lc_trk_g3_4 <X> T_6_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (307 168)  (307 168)  routing T_6_10.lc_trk_g1_4 <X> T_6_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 168)  (308 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 168)  (310 168)  routing T_6_10.lc_trk_g1_4 <X> T_6_10.wire_logic_cluster/lc_4/in_3
 (39 8)  (315 168)  (315 168)  LC_4 Logic Functioning bit
 (40 8)  (316 168)  (316 168)  LC_4 Logic Functioning bit
 (45 8)  (321 168)  (321 168)  LC_4 Logic Functioning bit
 (50 8)  (326 168)  (326 168)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (290 169)  (290 169)  routing T_6_10.tnl_op_0 <X> T_6_10.lc_trk_g2_0
 (15 9)  (291 169)  (291 169)  routing T_6_10.tnl_op_0 <X> T_6_10.lc_trk_g2_0
 (17 9)  (293 169)  (293 169)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (302 169)  (302 169)  routing T_6_10.lc_trk_g1_7 <X> T_6_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 169)  (303 169)  routing T_6_10.lc_trk_g1_7 <X> T_6_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 169)  (305 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (39 9)  (315 169)  (315 169)  LC_4 Logic Functioning bit
 (5 10)  (281 170)  (281 170)  routing T_6_10.sp4_v_b_6 <X> T_6_10.sp4_h_l_43
 (25 10)  (301 170)  (301 170)  routing T_6_10.wire_logic_cluster/lc_6/out <X> T_6_10.lc_trk_g2_6
 (26 10)  (302 170)  (302 170)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_5/in_0
 (32 10)  (308 170)  (308 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 170)  (309 170)  routing T_6_10.lc_trk_g3_1 <X> T_6_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (310 170)  (310 170)  routing T_6_10.lc_trk_g3_1 <X> T_6_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (312 170)  (312 170)  LC_5 Logic Functioning bit
 (37 10)  (313 170)  (313 170)  LC_5 Logic Functioning bit
 (38 10)  (314 170)  (314 170)  LC_5 Logic Functioning bit
 (39 10)  (315 170)  (315 170)  LC_5 Logic Functioning bit
 (41 10)  (317 170)  (317 170)  LC_5 Logic Functioning bit
 (43 10)  (319 170)  (319 170)  LC_5 Logic Functioning bit
 (16 11)  (292 171)  (292 171)  routing T_6_10.sp12_v_b_12 <X> T_6_10.lc_trk_g2_4
 (17 11)  (293 171)  (293 171)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (298 171)  (298 171)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (302 171)  (302 171)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (303 171)  (303 171)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (304 171)  (304 171)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 171)  (305 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (312 171)  (312 171)  LC_5 Logic Functioning bit
 (37 11)  (313 171)  (313 171)  LC_5 Logic Functioning bit
 (38 11)  (314 171)  (314 171)  LC_5 Logic Functioning bit
 (39 11)  (315 171)  (315 171)  LC_5 Logic Functioning bit
 (40 11)  (316 171)  (316 171)  LC_5 Logic Functioning bit
 (42 11)  (318 171)  (318 171)  LC_5 Logic Functioning bit
 (17 12)  (293 172)  (293 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (294 172)  (294 172)  routing T_6_10.wire_logic_cluster/lc_1/out <X> T_6_10.lc_trk_g3_1
 (26 12)  (302 172)  (302 172)  routing T_6_10.lc_trk_g0_6 <X> T_6_10.wire_logic_cluster/lc_6/in_0
 (29 12)  (305 172)  (305 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 172)  (306 172)  routing T_6_10.lc_trk_g0_7 <X> T_6_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (308 172)  (308 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (310 172)  (310 172)  routing T_6_10.lc_trk_g1_0 <X> T_6_10.wire_logic_cluster/lc_6/in_3
 (14 13)  (290 173)  (290 173)  routing T_6_10.tnl_op_0 <X> T_6_10.lc_trk_g3_0
 (15 13)  (291 173)  (291 173)  routing T_6_10.tnl_op_0 <X> T_6_10.lc_trk_g3_0
 (17 13)  (293 173)  (293 173)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (26 13)  (302 173)  (302 173)  routing T_6_10.lc_trk_g0_6 <X> T_6_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 173)  (305 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (306 173)  (306 173)  routing T_6_10.lc_trk_g0_7 <X> T_6_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (308 173)  (308 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (309 173)  (309 173)  routing T_6_10.lc_trk_g2_0 <X> T_6_10.input_2_6
 (40 13)  (316 173)  (316 173)  LC_6 Logic Functioning bit
 (22 14)  (298 174)  (298 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (299 174)  (299 174)  routing T_6_10.sp4_v_b_47 <X> T_6_10.lc_trk_g3_7
 (24 14)  (300 174)  (300 174)  routing T_6_10.sp4_v_b_47 <X> T_6_10.lc_trk_g3_7
 (25 14)  (301 174)  (301 174)  routing T_6_10.bnl_op_6 <X> T_6_10.lc_trk_g3_6
 (26 14)  (302 174)  (302 174)  routing T_6_10.lc_trk_g1_6 <X> T_6_10.wire_logic_cluster/lc_7/in_0
 (29 14)  (305 174)  (305 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (308 174)  (308 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (310 174)  (310 174)  routing T_6_10.lc_trk_g1_1 <X> T_6_10.wire_logic_cluster/lc_7/in_3
 (41 14)  (317 174)  (317 174)  LC_7 Logic Functioning bit
 (16 15)  (292 175)  (292 175)  routing T_6_10.sp12_v_b_12 <X> T_6_10.lc_trk_g3_4
 (17 15)  (293 175)  (293 175)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (298 175)  (298 175)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (301 175)  (301 175)  routing T_6_10.bnl_op_6 <X> T_6_10.lc_trk_g3_6
 (26 15)  (302 175)  (302 175)  routing T_6_10.lc_trk_g1_6 <X> T_6_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (303 175)  (303 175)  routing T_6_10.lc_trk_g1_6 <X> T_6_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 175)  (305 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 175)  (306 175)  routing T_6_10.lc_trk_g0_2 <X> T_6_10.wire_logic_cluster/lc_7/in_1
 (32 15)  (308 175)  (308 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (309 175)  (309 175)  routing T_6_10.lc_trk_g3_0 <X> T_6_10.input_2_7
 (34 15)  (310 175)  (310 175)  routing T_6_10.lc_trk_g3_0 <X> T_6_10.input_2_7


IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



LogicTile_1_9

 (14 0)  (32 144)  (32 144)  routing T_1_9.wire_logic_cluster/lc_0/out <X> T_1_9.lc_trk_g0_0
 (22 0)  (40 144)  (40 144)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (42 144)  (42 144)  routing T_1_9.top_op_3 <X> T_1_9.lc_trk_g0_3
 (28 0)  (46 144)  (46 144)  routing T_1_9.lc_trk_g2_1 <X> T_1_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 144)  (47 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 144)  (50 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 144)  (51 144)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 144)  (52 144)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 144)  (55 144)  LC_0 Logic Functioning bit
 (38 0)  (56 144)  (56 144)  LC_0 Logic Functioning bit
 (42 0)  (60 144)  (60 144)  LC_0 Logic Functioning bit
 (43 0)  (61 144)  (61 144)  LC_0 Logic Functioning bit
 (45 0)  (63 144)  (63 144)  LC_0 Logic Functioning bit
 (17 1)  (35 145)  (35 145)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (39 145)  (39 145)  routing T_1_9.top_op_3 <X> T_1_9.lc_trk_g0_3
 (26 1)  (44 145)  (44 145)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 145)  (46 145)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 145)  (47 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 145)  (49 145)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 145)  (50 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (54 145)  (54 145)  LC_0 Logic Functioning bit
 (37 1)  (55 145)  (55 145)  LC_0 Logic Functioning bit
 (42 1)  (60 145)  (60 145)  LC_0 Logic Functioning bit
 (43 1)  (61 145)  (61 145)  LC_0 Logic Functioning bit
 (2 2)  (20 146)  (20 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (5 2)  (23 146)  (23 146)  routing T_1_9.sp4_h_r_9 <X> T_1_9.sp4_h_l_37
 (0 3)  (18 147)  (18 147)  routing T_1_9.glb_netwk_1 <X> T_1_9.wire_logic_cluster/lc_7/clk
 (4 3)  (22 147)  (22 147)  routing T_1_9.sp4_h_r_9 <X> T_1_9.sp4_h_l_37
 (21 4)  (39 148)  (39 148)  routing T_1_9.wire_logic_cluster/lc_3/out <X> T_1_9.lc_trk_g1_3
 (22 4)  (40 148)  (40 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (46 148)  (46 148)  routing T_1_9.lc_trk_g2_1 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 148)  (47 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 148)  (50 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 148)  (51 148)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 148)  (52 148)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 148)  (55 148)  LC_2 Logic Functioning bit
 (39 4)  (57 148)  (57 148)  LC_2 Logic Functioning bit
 (41 4)  (59 148)  (59 148)  LC_2 Logic Functioning bit
 (43 4)  (61 148)  (61 148)  LC_2 Logic Functioning bit
 (45 4)  (63 148)  (63 148)  LC_2 Logic Functioning bit
 (26 5)  (44 149)  (44 149)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 149)  (46 149)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 149)  (47 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 149)  (49 149)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 149)  (54 149)  LC_2 Logic Functioning bit
 (37 5)  (55 149)  (55 149)  LC_2 Logic Functioning bit
 (38 5)  (56 149)  (56 149)  LC_2 Logic Functioning bit
 (39 5)  (57 149)  (57 149)  LC_2 Logic Functioning bit
 (11 6)  (29 150)  (29 150)  routing T_1_9.sp4_h_l_37 <X> T_1_9.sp4_v_t_40
 (29 6)  (47 150)  (47 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 150)  (50 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 150)  (52 150)  routing T_1_9.lc_trk_g1_3 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (37 6)  (55 150)  (55 150)  LC_3 Logic Functioning bit
 (38 6)  (56 150)  (56 150)  LC_3 Logic Functioning bit
 (39 6)  (57 150)  (57 150)  LC_3 Logic Functioning bit
 (43 6)  (61 150)  (61 150)  LC_3 Logic Functioning bit
 (45 6)  (63 150)  (63 150)  LC_3 Logic Functioning bit
 (26 7)  (44 151)  (44 151)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 151)  (45 151)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 151)  (46 151)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 151)  (47 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 151)  (49 151)  routing T_1_9.lc_trk_g1_3 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 151)  (50 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (53 151)  (53 151)  routing T_1_9.lc_trk_g0_3 <X> T_1_9.input_2_3
 (36 7)  (54 151)  (54 151)  LC_3 Logic Functioning bit
 (37 7)  (55 151)  (55 151)  LC_3 Logic Functioning bit
 (38 7)  (56 151)  (56 151)  LC_3 Logic Functioning bit
 (39 7)  (57 151)  (57 151)  LC_3 Logic Functioning bit
 (15 8)  (33 152)  (33 152)  routing T_1_9.rgt_op_1 <X> T_1_9.lc_trk_g2_1
 (17 8)  (35 152)  (35 152)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (36 152)  (36 152)  routing T_1_9.rgt_op_1 <X> T_1_9.lc_trk_g2_1
 (22 9)  (40 153)  (40 153)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (42 153)  (42 153)  routing T_1_9.tnr_op_2 <X> T_1_9.lc_trk_g2_2
 (14 10)  (32 154)  (32 154)  routing T_1_9.sp4_h_r_44 <X> T_1_9.lc_trk_g2_4
 (14 11)  (32 155)  (32 155)  routing T_1_9.sp4_h_r_44 <X> T_1_9.lc_trk_g2_4
 (15 11)  (33 155)  (33 155)  routing T_1_9.sp4_h_r_44 <X> T_1_9.lc_trk_g2_4
 (16 11)  (34 155)  (34 155)  routing T_1_9.sp4_h_r_44 <X> T_1_9.lc_trk_g2_4
 (17 11)  (35 155)  (35 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (25 12)  (43 156)  (43 156)  routing T_1_9.wire_logic_cluster/lc_2/out <X> T_1_9.lc_trk_g3_2
 (22 13)  (40 157)  (40 157)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (18 158)  (18 158)  routing T_1_9.lc_trk_g2_4 <X> T_1_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 158)  (19 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (19 159)  (19 159)  routing T_1_9.lc_trk_g2_4 <X> T_1_9.wire_logic_cluster/lc_7/s_r


LogicTile_2_9

 (22 1)  (94 145)  (94 145)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (96 145)  (96 145)  routing T_2_9.top_op_2 <X> T_2_9.lc_trk_g0_2
 (25 1)  (97 145)  (97 145)  routing T_2_9.top_op_2 <X> T_2_9.lc_trk_g0_2
 (2 2)  (74 146)  (74 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (86 146)  (86 146)  routing T_2_9.sp4_h_l_9 <X> T_2_9.lc_trk_g0_4
 (27 2)  (99 146)  (99 146)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 146)  (100 146)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 146)  (101 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 146)  (104 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (109 146)  (109 146)  LC_1 Logic Functioning bit
 (39 2)  (111 146)  (111 146)  LC_1 Logic Functioning bit
 (41 2)  (113 146)  (113 146)  LC_1 Logic Functioning bit
 (43 2)  (115 146)  (115 146)  LC_1 Logic Functioning bit
 (45 2)  (117 146)  (117 146)  LC_1 Logic Functioning bit
 (0 3)  (72 147)  (72 147)  routing T_2_9.glb_netwk_1 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (14 3)  (86 147)  (86 147)  routing T_2_9.sp4_h_l_9 <X> T_2_9.lc_trk_g0_4
 (15 3)  (87 147)  (87 147)  routing T_2_9.sp4_h_l_9 <X> T_2_9.lc_trk_g0_4
 (16 3)  (88 147)  (88 147)  routing T_2_9.sp4_h_l_9 <X> T_2_9.lc_trk_g0_4
 (17 3)  (89 147)  (89 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (31 3)  (103 147)  (103 147)  routing T_2_9.lc_trk_g0_2 <X> T_2_9.wire_logic_cluster/lc_1/in_3
 (37 3)  (109 147)  (109 147)  LC_1 Logic Functioning bit
 (39 3)  (111 147)  (111 147)  LC_1 Logic Functioning bit
 (41 3)  (113 147)  (113 147)  LC_1 Logic Functioning bit
 (43 3)  (115 147)  (115 147)  LC_1 Logic Functioning bit
 (4 6)  (76 150)  (76 150)  routing T_2_9.sp4_h_r_3 <X> T_2_9.sp4_v_t_38
 (5 7)  (77 151)  (77 151)  routing T_2_9.sp4_h_r_3 <X> T_2_9.sp4_v_t_38
 (17 12)  (89 156)  (89 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 156)  (90 156)  routing T_2_9.wire_logic_cluster/lc_1/out <X> T_2_9.lc_trk_g3_1
 (1 14)  (73 158)  (73 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (77 158)  (77 158)  routing T_2_9.sp4_v_t_38 <X> T_2_9.sp4_h_l_44
 (1 15)  (73 159)  (73 159)  routing T_2_9.lc_trk_g0_4 <X> T_2_9.wire_logic_cluster/lc_7/s_r
 (4 15)  (76 159)  (76 159)  routing T_2_9.sp4_v_t_38 <X> T_2_9.sp4_h_l_44
 (6 15)  (78 159)  (78 159)  routing T_2_9.sp4_v_t_38 <X> T_2_9.sp4_h_l_44


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control

 (8 15)  (134 159)  (134 159)  routing T_3_9.sp4_h_r_4 <X> T_3_9.sp4_v_t_47
 (9 15)  (135 159)  (135 159)  routing T_3_9.sp4_h_r_4 <X> T_3_9.sp4_v_t_47
 (10 15)  (136 159)  (136 159)  routing T_3_9.sp4_h_r_4 <X> T_3_9.sp4_v_t_47


LogicTile_5_9

 (27 0)  (249 144)  (249 144)  routing T_5_9.lc_trk_g1_0 <X> T_5_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 144)  (251 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 144)  (253 144)  routing T_5_9.lc_trk_g0_7 <X> T_5_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 144)  (254 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (26 1)  (248 145)  (248 145)  routing T_5_9.lc_trk_g1_3 <X> T_5_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (249 145)  (249 145)  routing T_5_9.lc_trk_g1_3 <X> T_5_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 145)  (251 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (253 145)  (253 145)  routing T_5_9.lc_trk_g0_7 <X> T_5_9.wire_logic_cluster/lc_0/in_3
 (40 1)  (262 145)  (262 145)  LC_0 Logic Functioning bit
 (42 1)  (264 145)  (264 145)  LC_0 Logic Functioning bit
 (2 2)  (224 146)  (224 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (237 146)  (237 146)  routing T_5_9.top_op_5 <X> T_5_9.lc_trk_g0_5
 (17 2)  (239 146)  (239 146)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (244 146)  (244 146)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (246 146)  (246 146)  routing T_5_9.top_op_7 <X> T_5_9.lc_trk_g0_7
 (26 2)  (248 146)  (248 146)  routing T_5_9.lc_trk_g0_5 <X> T_5_9.wire_logic_cluster/lc_1/in_0
 (29 2)  (251 146)  (251 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 146)  (252 146)  routing T_5_9.lc_trk_g0_4 <X> T_5_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 146)  (253 146)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 146)  (254 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 146)  (255 146)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.wire_logic_cluster/lc_1/in_3
 (40 2)  (262 146)  (262 146)  LC_1 Logic Functioning bit
 (41 2)  (263 146)  (263 146)  LC_1 Logic Functioning bit
 (42 2)  (264 146)  (264 146)  LC_1 Logic Functioning bit
 (43 2)  (265 146)  (265 146)  LC_1 Logic Functioning bit
 (50 2)  (272 146)  (272 146)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (222 147)  (222 147)  routing T_5_9.glb_netwk_1 <X> T_5_9.wire_logic_cluster/lc_7/clk
 (14 3)  (236 147)  (236 147)  routing T_5_9.top_op_4 <X> T_5_9.lc_trk_g0_4
 (15 3)  (237 147)  (237 147)  routing T_5_9.top_op_4 <X> T_5_9.lc_trk_g0_4
 (17 3)  (239 147)  (239 147)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (240 147)  (240 147)  routing T_5_9.top_op_5 <X> T_5_9.lc_trk_g0_5
 (21 3)  (243 147)  (243 147)  routing T_5_9.top_op_7 <X> T_5_9.lc_trk_g0_7
 (29 3)  (251 147)  (251 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (259 147)  (259 147)  LC_1 Logic Functioning bit
 (40 3)  (262 147)  (262 147)  LC_1 Logic Functioning bit
 (41 3)  (263 147)  (263 147)  LC_1 Logic Functioning bit
 (42 3)  (264 147)  (264 147)  LC_1 Logic Functioning bit
 (43 3)  (265 147)  (265 147)  LC_1 Logic Functioning bit
 (22 4)  (244 148)  (244 148)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (246 148)  (246 148)  routing T_5_9.top_op_3 <X> T_5_9.lc_trk_g1_3
 (26 4)  (248 148)  (248 148)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.wire_logic_cluster/lc_2/in_0
 (31 4)  (253 148)  (253 148)  routing T_5_9.lc_trk_g2_7 <X> T_5_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 148)  (254 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 148)  (255 148)  routing T_5_9.lc_trk_g2_7 <X> T_5_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 148)  (258 148)  LC_2 Logic Functioning bit
 (37 4)  (259 148)  (259 148)  LC_2 Logic Functioning bit
 (40 4)  (262 148)  (262 148)  LC_2 Logic Functioning bit
 (42 4)  (264 148)  (264 148)  LC_2 Logic Functioning bit
 (50 4)  (272 148)  (272 148)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (236 149)  (236 149)  routing T_5_9.top_op_0 <X> T_5_9.lc_trk_g1_0
 (15 5)  (237 149)  (237 149)  routing T_5_9.top_op_0 <X> T_5_9.lc_trk_g1_0
 (17 5)  (239 149)  (239 149)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (243 149)  (243 149)  routing T_5_9.top_op_3 <X> T_5_9.lc_trk_g1_3
 (28 5)  (250 149)  (250 149)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 149)  (251 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (253 149)  (253 149)  routing T_5_9.lc_trk_g2_7 <X> T_5_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (258 149)  (258 149)  LC_2 Logic Functioning bit
 (37 5)  (259 149)  (259 149)  LC_2 Logic Functioning bit
 (41 5)  (263 149)  (263 149)  LC_2 Logic Functioning bit
 (43 5)  (265 149)  (265 149)  LC_2 Logic Functioning bit
 (26 6)  (248 150)  (248 150)  routing T_5_9.lc_trk_g2_5 <X> T_5_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (249 150)  (249 150)  routing T_5_9.lc_trk_g3_3 <X> T_5_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 150)  (250 150)  routing T_5_9.lc_trk_g3_3 <X> T_5_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 150)  (251 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (253 150)  (253 150)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 150)  (254 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 150)  (255 150)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 150)  (256 150)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 150)  (258 150)  LC_3 Logic Functioning bit
 (37 6)  (259 150)  (259 150)  LC_3 Logic Functioning bit
 (38 6)  (260 150)  (260 150)  LC_3 Logic Functioning bit
 (41 6)  (263 150)  (263 150)  LC_3 Logic Functioning bit
 (43 6)  (265 150)  (265 150)  LC_3 Logic Functioning bit
 (45 6)  (267 150)  (267 150)  LC_3 Logic Functioning bit
 (50 6)  (272 150)  (272 150)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (250 151)  (250 151)  routing T_5_9.lc_trk_g2_5 <X> T_5_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 151)  (251 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 151)  (252 151)  routing T_5_9.lc_trk_g3_3 <X> T_5_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (253 151)  (253 151)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (258 151)  (258 151)  LC_3 Logic Functioning bit
 (37 7)  (259 151)  (259 151)  LC_3 Logic Functioning bit
 (38 7)  (260 151)  (260 151)  LC_3 Logic Functioning bit
 (39 7)  (261 151)  (261 151)  LC_3 Logic Functioning bit
 (40 7)  (262 151)  (262 151)  LC_3 Logic Functioning bit
 (41 7)  (263 151)  (263 151)  LC_3 Logic Functioning bit
 (42 7)  (264 151)  (264 151)  LC_3 Logic Functioning bit
 (43 7)  (265 151)  (265 151)  LC_3 Logic Functioning bit
 (46 7)  (268 151)  (268 151)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (269 151)  (269 151)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (273 151)  (273 151)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 10)  (237 154)  (237 154)  routing T_5_9.tnl_op_5 <X> T_5_9.lc_trk_g2_5
 (17 10)  (239 154)  (239 154)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (244 154)  (244 154)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (246 154)  (246 154)  routing T_5_9.tnr_op_7 <X> T_5_9.lc_trk_g2_7
 (15 11)  (237 155)  (237 155)  routing T_5_9.tnr_op_4 <X> T_5_9.lc_trk_g2_4
 (17 11)  (239 155)  (239 155)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (240 155)  (240 155)  routing T_5_9.tnl_op_5 <X> T_5_9.lc_trk_g2_5
 (15 12)  (237 156)  (237 156)  routing T_5_9.tnl_op_1 <X> T_5_9.lc_trk_g3_1
 (17 12)  (239 156)  (239 156)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (244 156)  (244 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (247 156)  (247 156)  routing T_5_9.wire_logic_cluster/lc_2/out <X> T_5_9.lc_trk_g3_2
 (26 12)  (248 156)  (248 156)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_6/in_0
 (28 12)  (250 156)  (250 156)  routing T_5_9.lc_trk_g2_5 <X> T_5_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 156)  (251 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 156)  (252 156)  routing T_5_9.lc_trk_g2_5 <X> T_5_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (254 156)  (254 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 156)  (255 156)  routing T_5_9.lc_trk_g3_2 <X> T_5_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (256 156)  (256 156)  routing T_5_9.lc_trk_g3_2 <X> T_5_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 156)  (258 156)  LC_6 Logic Functioning bit
 (37 12)  (259 156)  (259 156)  LC_6 Logic Functioning bit
 (38 12)  (260 156)  (260 156)  LC_6 Logic Functioning bit
 (41 12)  (263 156)  (263 156)  LC_6 Logic Functioning bit
 (42 12)  (264 156)  (264 156)  LC_6 Logic Functioning bit
 (43 12)  (265 156)  (265 156)  LC_6 Logic Functioning bit
 (45 12)  (267 156)  (267 156)  LC_6 Logic Functioning bit
 (46 12)  (268 156)  (268 156)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (18 13)  (240 157)  (240 157)  routing T_5_9.tnl_op_1 <X> T_5_9.lc_trk_g3_1
 (22 13)  (244 157)  (244 157)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (248 157)  (248 157)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_6/in_0
 (27 13)  (249 157)  (249 157)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 157)  (250 157)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 157)  (251 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (253 157)  (253 157)  routing T_5_9.lc_trk_g3_2 <X> T_5_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (254 157)  (254 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (255 157)  (255 157)  routing T_5_9.lc_trk_g3_3 <X> T_5_9.input_2_6
 (34 13)  (256 157)  (256 157)  routing T_5_9.lc_trk_g3_3 <X> T_5_9.input_2_6
 (35 13)  (257 157)  (257 157)  routing T_5_9.lc_trk_g3_3 <X> T_5_9.input_2_6
 (36 13)  (258 157)  (258 157)  LC_6 Logic Functioning bit
 (37 13)  (259 157)  (259 157)  LC_6 Logic Functioning bit
 (38 13)  (260 157)  (260 157)  LC_6 Logic Functioning bit
 (39 13)  (261 157)  (261 157)  LC_6 Logic Functioning bit
 (41 13)  (263 157)  (263 157)  LC_6 Logic Functioning bit
 (42 13)  (264 157)  (264 157)  LC_6 Logic Functioning bit
 (43 13)  (265 157)  (265 157)  LC_6 Logic Functioning bit
 (5 14)  (227 158)  (227 158)  routing T_5_9.sp4_h_r_6 <X> T_5_9.sp4_h_l_44
 (22 14)  (244 158)  (244 158)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (246 158)  (246 158)  routing T_5_9.tnl_op_7 <X> T_5_9.lc_trk_g3_7
 (27 14)  (249 158)  (249 158)  routing T_5_9.lc_trk_g3_1 <X> T_5_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 158)  (250 158)  routing T_5_9.lc_trk_g3_1 <X> T_5_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 158)  (251 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (253 158)  (253 158)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 158)  (254 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 158)  (255 158)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 158)  (258 158)  LC_7 Logic Functioning bit
 (37 14)  (259 158)  (259 158)  LC_7 Logic Functioning bit
 (38 14)  (260 158)  (260 158)  LC_7 Logic Functioning bit
 (39 14)  (261 158)  (261 158)  LC_7 Logic Functioning bit
 (41 14)  (263 158)  (263 158)  LC_7 Logic Functioning bit
 (43 14)  (265 158)  (265 158)  LC_7 Logic Functioning bit
 (4 15)  (226 159)  (226 159)  routing T_5_9.sp4_h_r_6 <X> T_5_9.sp4_h_l_44
 (21 15)  (243 159)  (243 159)  routing T_5_9.tnl_op_7 <X> T_5_9.lc_trk_g3_7
 (36 15)  (258 159)  (258 159)  LC_7 Logic Functioning bit
 (37 15)  (259 159)  (259 159)  LC_7 Logic Functioning bit
 (38 15)  (260 159)  (260 159)  LC_7 Logic Functioning bit
 (39 15)  (261 159)  (261 159)  LC_7 Logic Functioning bit
 (41 15)  (263 159)  (263 159)  LC_7 Logic Functioning bit
 (43 15)  (265 159)  (265 159)  LC_7 Logic Functioning bit


LogicTile_6_9

 (25 2)  (301 146)  (301 146)  routing T_6_9.lft_op_6 <X> T_6_9.lc_trk_g0_6
 (22 3)  (298 147)  (298 147)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (300 147)  (300 147)  routing T_6_9.lft_op_6 <X> T_6_9.lc_trk_g0_6
 (19 6)  (295 150)  (295 150)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (25 10)  (301 154)  (301 154)  routing T_6_9.sp4_v_b_30 <X> T_6_9.lc_trk_g2_6
 (22 11)  (298 155)  (298 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (299 155)  (299 155)  routing T_6_9.sp4_v_b_30 <X> T_6_9.lc_trk_g2_6
 (28 14)  (304 158)  (304 158)  routing T_6_9.lc_trk_g2_6 <X> T_6_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 158)  (305 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 158)  (306 158)  routing T_6_9.lc_trk_g2_6 <X> T_6_9.wire_logic_cluster/lc_7/in_1
 (31 14)  (307 158)  (307 158)  routing T_6_9.lc_trk_g0_6 <X> T_6_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 158)  (308 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (312 158)  (312 158)  LC_7 Logic Functioning bit
 (38 14)  (314 158)  (314 158)  LC_7 Logic Functioning bit
 (40 14)  (316 158)  (316 158)  LC_7 Logic Functioning bit
 (41 14)  (317 158)  (317 158)  LC_7 Logic Functioning bit
 (42 14)  (318 158)  (318 158)  LC_7 Logic Functioning bit
 (43 14)  (319 158)  (319 158)  LC_7 Logic Functioning bit
 (30 15)  (306 159)  (306 159)  routing T_6_9.lc_trk_g2_6 <X> T_6_9.wire_logic_cluster/lc_7/in_1
 (31 15)  (307 159)  (307 159)  routing T_6_9.lc_trk_g0_6 <X> T_6_9.wire_logic_cluster/lc_7/in_3
 (36 15)  (312 159)  (312 159)  LC_7 Logic Functioning bit
 (38 15)  (314 159)  (314 159)  LC_7 Logic Functioning bit
 (40 15)  (316 159)  (316 159)  LC_7 Logic Functioning bit
 (41 15)  (317 159)  (317 159)  LC_7 Logic Functioning bit
 (42 15)  (318 159)  (318 159)  LC_7 Logic Functioning bit
 (43 15)  (319 159)  (319 159)  LC_7 Logic Functioning bit


RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_6

 (3 1)  (649 97)  (649 97)  IO control bit: IORIGHT_REN_1

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0

 (12 10)  (658 106)  (658 106)  routing T_13_6.lc_trk_g1_6 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (659 106)  (659 106)  routing T_13_6.lc_trk_g1_6 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (662 106)  (662 106)  IOB_1 IO Functioning bit
 (12 11)  (658 107)  (658 107)  routing T_13_6.lc_trk_g1_6 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (659 107)  (659 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (663 109)  (663 109)  IOB_1 IO Functioning bit
 (16 14)  (662 110)  (662 110)  IOB_1 IO Functioning bit
 (4 15)  (650 111)  (650 111)  routing T_13_6.span4_vert_b_6 <X> T_13_6.lc_trk_g1_6
 (5 15)  (651 111)  (651 111)  routing T_13_6.span4_vert_b_6 <X> T_13_6.lc_trk_g1_6
 (7 15)  (653 111)  (653 111)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5



LogicTile_2_5



RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5



LogicTile_5_5



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4



LogicTile_2_4



RAM_Tile_3_4



LogicTile_4_4



LogicTile_5_4



LogicTile_6_4

 (3 6)  (279 70)  (279 70)  routing T_6_4.sp12_h_r_0 <X> T_6_4.sp12_v_t_23
 (3 7)  (279 71)  (279 71)  routing T_6_4.sp12_h_r_0 <X> T_6_4.sp12_v_t_23


LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 1)  (649 65)  (649 65)  IO control bit: IORIGHT_REN_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0

 (17 9)  (663 73)  (663 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (2 11)  (648 75)  (648 75)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_14
 (17 13)  (663 77)  (663 77)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (1 1)  (331 142)  (331 142)  routing T_0_0.padin_1 <X> T_0_0.glb_netwk_1


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


