module ALU(
	input clk,
	input [31:0] num1, num2,
	output reg [31:0] result
);

