c461c677a8cb ("clk: tegra: Fix Tegra PWM parent clock")
f4eccc7fea20 ("clk: tegra30: Add hda clock default rates to clock driver")
41a1f096e94c ("clk: tegra20/30: Explicitly set parent clock for Video Decoder")
9caec6620f25 ("clk: tegra210: Fix default rates for HDA clocks")
845d782d9144 ("clk: tegra: Fix maximum audio sync clock for Tegra124/210")
26f8590c4a1f ("clk: tegra: Make vic03 a child of pll_c3")
c485ad63abb4 ("clk: tegra: Specify VDE clock rate")
