
Automotive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2dc  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  0800b41c  0800b41c  0001b41c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7b4  0800b7b4  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  0800b7b4  0800b7b4  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b7b4  0800b7b4  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7b4  0800b7b4  0001b7b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b7b8  0800b7b8  0001b7b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  0800b7bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003894  20000014  0800b7d0  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200038a8  0800b7d0  000238a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002dc67  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005a23  00000000  00000000  0004dca4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001ae8  00000000  00000000  000536c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001860  00000000  00000000  000551b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001eaef  00000000  00000000  00056a10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002038e  00000000  00000000  000754ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ab607  00000000  00000000  0009588d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00140e94  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006bbc  00000000  00000000  00140f10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000014 	.word	0x20000014
 800015c:	00000000 	.word	0x00000000
 8000160:	0800b404 	.word	0x0800b404

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000018 	.word	0x20000018
 800017c:	0800b404 	.word	0x0800b404

08000180 <__aeabi_frsub>:
 8000180:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__addsf3>
 8000186:	bf00      	nop

08000188 <__aeabi_fsub>:
 8000188:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800018c <__addsf3>:
 800018c:	0042      	lsls	r2, r0, #1
 800018e:	bf1f      	itttt	ne
 8000190:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000194:	ea92 0f03 	teqne	r2, r3
 8000198:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800019c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80001a0:	d06a      	beq.n	8000278 <__addsf3+0xec>
 80001a2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001a6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80001aa:	bfc1      	itttt	gt
 80001ac:	18d2      	addgt	r2, r2, r3
 80001ae:	4041      	eorgt	r1, r0
 80001b0:	4048      	eorgt	r0, r1
 80001b2:	4041      	eorgt	r1, r0
 80001b4:	bfb8      	it	lt
 80001b6:	425b      	neglt	r3, r3
 80001b8:	2b19      	cmp	r3, #25
 80001ba:	bf88      	it	hi
 80001bc:	4770      	bxhi	lr
 80001be:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80001c2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001c6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001ca:	bf18      	it	ne
 80001cc:	4240      	negne	r0, r0
 80001ce:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001d2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001d6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001da:	bf18      	it	ne
 80001dc:	4249      	negne	r1, r1
 80001de:	ea92 0f03 	teq	r2, r3
 80001e2:	d03f      	beq.n	8000264 <__addsf3+0xd8>
 80001e4:	f1a2 0201 	sub.w	r2, r2, #1
 80001e8:	fa41 fc03 	asr.w	ip, r1, r3
 80001ec:	eb10 000c 	adds.w	r0, r0, ip
 80001f0:	f1c3 0320 	rsb	r3, r3, #32
 80001f4:	fa01 f103 	lsl.w	r1, r1, r3
 80001f8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001fc:	d502      	bpl.n	8000204 <__addsf3+0x78>
 80001fe:	4249      	negs	r1, r1
 8000200:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000204:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000208:	d313      	bcc.n	8000232 <__addsf3+0xa6>
 800020a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800020e:	d306      	bcc.n	800021e <__addsf3+0x92>
 8000210:	0840      	lsrs	r0, r0, #1
 8000212:	ea4f 0131 	mov.w	r1, r1, rrx
 8000216:	f102 0201 	add.w	r2, r2, #1
 800021a:	2afe      	cmp	r2, #254	; 0xfe
 800021c:	d251      	bcs.n	80002c2 <__addsf3+0x136>
 800021e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000222:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000226:	bf08      	it	eq
 8000228:	f020 0001 	biceq.w	r0, r0, #1
 800022c:	ea40 0003 	orr.w	r0, r0, r3
 8000230:	4770      	bx	lr
 8000232:	0049      	lsls	r1, r1, #1
 8000234:	eb40 0000 	adc.w	r0, r0, r0
 8000238:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 800023c:	f1a2 0201 	sub.w	r2, r2, #1
 8000240:	d1ed      	bne.n	800021e <__addsf3+0x92>
 8000242:	fab0 fc80 	clz	ip, r0
 8000246:	f1ac 0c08 	sub.w	ip, ip, #8
 800024a:	ebb2 020c 	subs.w	r2, r2, ip
 800024e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000252:	bfaa      	itet	ge
 8000254:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000258:	4252      	neglt	r2, r2
 800025a:	4318      	orrge	r0, r3
 800025c:	bfbc      	itt	lt
 800025e:	40d0      	lsrlt	r0, r2
 8000260:	4318      	orrlt	r0, r3
 8000262:	4770      	bx	lr
 8000264:	f092 0f00 	teq	r2, #0
 8000268:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800026c:	bf06      	itte	eq
 800026e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000272:	3201      	addeq	r2, #1
 8000274:	3b01      	subne	r3, #1
 8000276:	e7b5      	b.n	80001e4 <__addsf3+0x58>
 8000278:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800027c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000280:	bf18      	it	ne
 8000282:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000286:	d021      	beq.n	80002cc <__addsf3+0x140>
 8000288:	ea92 0f03 	teq	r2, r3
 800028c:	d004      	beq.n	8000298 <__addsf3+0x10c>
 800028e:	f092 0f00 	teq	r2, #0
 8000292:	bf08      	it	eq
 8000294:	4608      	moveq	r0, r1
 8000296:	4770      	bx	lr
 8000298:	ea90 0f01 	teq	r0, r1
 800029c:	bf1c      	itt	ne
 800029e:	2000      	movne	r0, #0
 80002a0:	4770      	bxne	lr
 80002a2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80002a6:	d104      	bne.n	80002b2 <__addsf3+0x126>
 80002a8:	0040      	lsls	r0, r0, #1
 80002aa:	bf28      	it	cs
 80002ac:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80002b0:	4770      	bx	lr
 80002b2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80002b6:	bf3c      	itt	cc
 80002b8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80002bc:	4770      	bxcc	lr
 80002be:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002c2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002c6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002ca:	4770      	bx	lr
 80002cc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002d0:	bf16      	itet	ne
 80002d2:	4608      	movne	r0, r1
 80002d4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002d8:	4601      	movne	r1, r0
 80002da:	0242      	lsls	r2, r0, #9
 80002dc:	bf06      	itte	eq
 80002de:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002e2:	ea90 0f01 	teqeq	r0, r1
 80002e6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002ea:	4770      	bx	lr

080002ec <__aeabi_ui2f>:
 80002ec:	f04f 0300 	mov.w	r3, #0
 80002f0:	e004      	b.n	80002fc <__aeabi_i2f+0x8>
 80002f2:	bf00      	nop

080002f4 <__aeabi_i2f>:
 80002f4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002f8:	bf48      	it	mi
 80002fa:	4240      	negmi	r0, r0
 80002fc:	ea5f 0c00 	movs.w	ip, r0
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000308:	4601      	mov	r1, r0
 800030a:	f04f 0000 	mov.w	r0, #0
 800030e:	e01c      	b.n	800034a <__aeabi_l2f+0x2a>

08000310 <__aeabi_ul2f>:
 8000310:	ea50 0201 	orrs.w	r2, r0, r1
 8000314:	bf08      	it	eq
 8000316:	4770      	bxeq	lr
 8000318:	f04f 0300 	mov.w	r3, #0
 800031c:	e00a      	b.n	8000334 <__aeabi_l2f+0x14>
 800031e:	bf00      	nop

08000320 <__aeabi_l2f>:
 8000320:	ea50 0201 	orrs.w	r2, r0, r1
 8000324:	bf08      	it	eq
 8000326:	4770      	bxeq	lr
 8000328:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800032c:	d502      	bpl.n	8000334 <__aeabi_l2f+0x14>
 800032e:	4240      	negs	r0, r0
 8000330:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000334:	ea5f 0c01 	movs.w	ip, r1
 8000338:	bf02      	ittt	eq
 800033a:	4684      	moveq	ip, r0
 800033c:	4601      	moveq	r1, r0
 800033e:	2000      	moveq	r0, #0
 8000340:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000344:	bf08      	it	eq
 8000346:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800034a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800034e:	fabc f28c 	clz	r2, ip
 8000352:	3a08      	subs	r2, #8
 8000354:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000358:	db10      	blt.n	800037c <__aeabi_l2f+0x5c>
 800035a:	fa01 fc02 	lsl.w	ip, r1, r2
 800035e:	4463      	add	r3, ip
 8000360:	fa00 fc02 	lsl.w	ip, r0, r2
 8000364:	f1c2 0220 	rsb	r2, r2, #32
 8000368:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800036c:	fa20 f202 	lsr.w	r2, r0, r2
 8000370:	eb43 0002 	adc.w	r0, r3, r2
 8000374:	bf08      	it	eq
 8000376:	f020 0001 	biceq.w	r0, r0, #1
 800037a:	4770      	bx	lr
 800037c:	f102 0220 	add.w	r2, r2, #32
 8000380:	fa01 fc02 	lsl.w	ip, r1, r2
 8000384:	f1c2 0220 	rsb	r2, r2, #32
 8000388:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800038c:	fa21 f202 	lsr.w	r2, r1, r2
 8000390:	eb43 0002 	adc.w	r0, r3, r2
 8000394:	bf08      	it	eq
 8000396:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800039a:	4770      	bx	lr

0800039c <__aeabi_fmul>:
 800039c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80003a0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003a4:	bf1e      	ittt	ne
 80003a6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003aa:	ea92 0f0c 	teqne	r2, ip
 80003ae:	ea93 0f0c 	teqne	r3, ip
 80003b2:	d06f      	beq.n	8000494 <__aeabi_fmul+0xf8>
 80003b4:	441a      	add	r2, r3
 80003b6:	ea80 0c01 	eor.w	ip, r0, r1
 80003ba:	0240      	lsls	r0, r0, #9
 80003bc:	bf18      	it	ne
 80003be:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003c2:	d01e      	beq.n	8000402 <__aeabi_fmul+0x66>
 80003c4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003c8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003cc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003d0:	fba0 3101 	umull	r3, r1, r0, r1
 80003d4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003d8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003dc:	bf3e      	ittt	cc
 80003de:	0049      	lslcc	r1, r1, #1
 80003e0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003e4:	005b      	lslcc	r3, r3, #1
 80003e6:	ea40 0001 	orr.w	r0, r0, r1
 80003ea:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ee:	2afd      	cmp	r2, #253	; 0xfd
 80003f0:	d81d      	bhi.n	800042e <__aeabi_fmul+0x92>
 80003f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003f6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003fa:	bf08      	it	eq
 80003fc:	f020 0001 	biceq.w	r0, r0, #1
 8000400:	4770      	bx	lr
 8000402:	f090 0f00 	teq	r0, #0
 8000406:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800040a:	bf08      	it	eq
 800040c:	0249      	lsleq	r1, r1, #9
 800040e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000412:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000416:	3a7f      	subs	r2, #127	; 0x7f
 8000418:	bfc2      	ittt	gt
 800041a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800041e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000422:	4770      	bxgt	lr
 8000424:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000428:	f04f 0300 	mov.w	r3, #0
 800042c:	3a01      	subs	r2, #1
 800042e:	dc5d      	bgt.n	80004ec <__aeabi_fmul+0x150>
 8000430:	f112 0f19 	cmn.w	r2, #25
 8000434:	bfdc      	itt	le
 8000436:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800043a:	4770      	bxle	lr
 800043c:	f1c2 0200 	rsb	r2, r2, #0
 8000440:	0041      	lsls	r1, r0, #1
 8000442:	fa21 f102 	lsr.w	r1, r1, r2
 8000446:	f1c2 0220 	rsb	r2, r2, #32
 800044a:	fa00 fc02 	lsl.w	ip, r0, r2
 800044e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000452:	f140 0000 	adc.w	r0, r0, #0
 8000456:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800045a:	bf08      	it	eq
 800045c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000460:	4770      	bx	lr
 8000462:	f092 0f00 	teq	r2, #0
 8000466:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800046a:	bf02      	ittt	eq
 800046c:	0040      	lsleq	r0, r0, #1
 800046e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000472:	3a01      	subeq	r2, #1
 8000474:	d0f9      	beq.n	800046a <__aeabi_fmul+0xce>
 8000476:	ea40 000c 	orr.w	r0, r0, ip
 800047a:	f093 0f00 	teq	r3, #0
 800047e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000482:	bf02      	ittt	eq
 8000484:	0049      	lsleq	r1, r1, #1
 8000486:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800048a:	3b01      	subeq	r3, #1
 800048c:	d0f9      	beq.n	8000482 <__aeabi_fmul+0xe6>
 800048e:	ea41 010c 	orr.w	r1, r1, ip
 8000492:	e78f      	b.n	80003b4 <__aeabi_fmul+0x18>
 8000494:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000498:	ea92 0f0c 	teq	r2, ip
 800049c:	bf18      	it	ne
 800049e:	ea93 0f0c 	teqne	r3, ip
 80004a2:	d00a      	beq.n	80004ba <__aeabi_fmul+0x11e>
 80004a4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80004a8:	bf18      	it	ne
 80004aa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80004ae:	d1d8      	bne.n	8000462 <__aeabi_fmul+0xc6>
 80004b0:	ea80 0001 	eor.w	r0, r0, r1
 80004b4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004b8:	4770      	bx	lr
 80004ba:	f090 0f00 	teq	r0, #0
 80004be:	bf17      	itett	ne
 80004c0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004c4:	4608      	moveq	r0, r1
 80004c6:	f091 0f00 	teqne	r1, #0
 80004ca:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004ce:	d014      	beq.n	80004fa <__aeabi_fmul+0x15e>
 80004d0:	ea92 0f0c 	teq	r2, ip
 80004d4:	d101      	bne.n	80004da <__aeabi_fmul+0x13e>
 80004d6:	0242      	lsls	r2, r0, #9
 80004d8:	d10f      	bne.n	80004fa <__aeabi_fmul+0x15e>
 80004da:	ea93 0f0c 	teq	r3, ip
 80004de:	d103      	bne.n	80004e8 <__aeabi_fmul+0x14c>
 80004e0:	024b      	lsls	r3, r1, #9
 80004e2:	bf18      	it	ne
 80004e4:	4608      	movne	r0, r1
 80004e6:	d108      	bne.n	80004fa <__aeabi_fmul+0x15e>
 80004e8:	ea80 0001 	eor.w	r0, r0, r1
 80004ec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004f0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004f8:	4770      	bx	lr
 80004fa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004fe:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000502:	4770      	bx	lr

08000504 <__aeabi_fdiv>:
 8000504:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000508:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800050c:	bf1e      	ittt	ne
 800050e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000512:	ea92 0f0c 	teqne	r2, ip
 8000516:	ea93 0f0c 	teqne	r3, ip
 800051a:	d069      	beq.n	80005f0 <__aeabi_fdiv+0xec>
 800051c:	eba2 0203 	sub.w	r2, r2, r3
 8000520:	ea80 0c01 	eor.w	ip, r0, r1
 8000524:	0249      	lsls	r1, r1, #9
 8000526:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800052a:	d037      	beq.n	800059c <__aeabi_fdiv+0x98>
 800052c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000530:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000534:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000538:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800053c:	428b      	cmp	r3, r1
 800053e:	bf38      	it	cc
 8000540:	005b      	lslcc	r3, r3, #1
 8000542:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000546:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800054a:	428b      	cmp	r3, r1
 800054c:	bf24      	itt	cs
 800054e:	1a5b      	subcs	r3, r3, r1
 8000550:	ea40 000c 	orrcs.w	r0, r0, ip
 8000554:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000558:	bf24      	itt	cs
 800055a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800055e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000562:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000566:	bf24      	itt	cs
 8000568:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800056c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000570:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000574:	bf24      	itt	cs
 8000576:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800057a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800057e:	011b      	lsls	r3, r3, #4
 8000580:	bf18      	it	ne
 8000582:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000586:	d1e0      	bne.n	800054a <__aeabi_fdiv+0x46>
 8000588:	2afd      	cmp	r2, #253	; 0xfd
 800058a:	f63f af50 	bhi.w	800042e <__aeabi_fmul+0x92>
 800058e:	428b      	cmp	r3, r1
 8000590:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000594:	bf08      	it	eq
 8000596:	f020 0001 	biceq.w	r0, r0, #1
 800059a:	4770      	bx	lr
 800059c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80005a0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80005a4:	327f      	adds	r2, #127	; 0x7f
 80005a6:	bfc2      	ittt	gt
 80005a8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80005ac:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005b0:	4770      	bxgt	lr
 80005b2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005b6:	f04f 0300 	mov.w	r3, #0
 80005ba:	3a01      	subs	r2, #1
 80005bc:	e737      	b.n	800042e <__aeabi_fmul+0x92>
 80005be:	f092 0f00 	teq	r2, #0
 80005c2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005c6:	bf02      	ittt	eq
 80005c8:	0040      	lsleq	r0, r0, #1
 80005ca:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005ce:	3a01      	subeq	r2, #1
 80005d0:	d0f9      	beq.n	80005c6 <__aeabi_fdiv+0xc2>
 80005d2:	ea40 000c 	orr.w	r0, r0, ip
 80005d6:	f093 0f00 	teq	r3, #0
 80005da:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005de:	bf02      	ittt	eq
 80005e0:	0049      	lsleq	r1, r1, #1
 80005e2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005e6:	3b01      	subeq	r3, #1
 80005e8:	d0f9      	beq.n	80005de <__aeabi_fdiv+0xda>
 80005ea:	ea41 010c 	orr.w	r1, r1, ip
 80005ee:	e795      	b.n	800051c <__aeabi_fdiv+0x18>
 80005f0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005f4:	ea92 0f0c 	teq	r2, ip
 80005f8:	d108      	bne.n	800060c <__aeabi_fdiv+0x108>
 80005fa:	0242      	lsls	r2, r0, #9
 80005fc:	f47f af7d 	bne.w	80004fa <__aeabi_fmul+0x15e>
 8000600:	ea93 0f0c 	teq	r3, ip
 8000604:	f47f af70 	bne.w	80004e8 <__aeabi_fmul+0x14c>
 8000608:	4608      	mov	r0, r1
 800060a:	e776      	b.n	80004fa <__aeabi_fmul+0x15e>
 800060c:	ea93 0f0c 	teq	r3, ip
 8000610:	d104      	bne.n	800061c <__aeabi_fdiv+0x118>
 8000612:	024b      	lsls	r3, r1, #9
 8000614:	f43f af4c 	beq.w	80004b0 <__aeabi_fmul+0x114>
 8000618:	4608      	mov	r0, r1
 800061a:	e76e      	b.n	80004fa <__aeabi_fmul+0x15e>
 800061c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000620:	bf18      	it	ne
 8000622:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000626:	d1ca      	bne.n	80005be <__aeabi_fdiv+0xba>
 8000628:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800062c:	f47f af5c 	bne.w	80004e8 <__aeabi_fmul+0x14c>
 8000630:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000634:	f47f af3c 	bne.w	80004b0 <__aeabi_fmul+0x114>
 8000638:	e75f      	b.n	80004fa <__aeabi_fmul+0x15e>
 800063a:	bf00      	nop

0800063c <__aeabi_f2iz>:
 800063c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000640:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000644:	d30f      	bcc.n	8000666 <__aeabi_f2iz+0x2a>
 8000646:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800064a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800064e:	d90d      	bls.n	800066c <__aeabi_f2iz+0x30>
 8000650:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000654:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000658:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800065c:	fa23 f002 	lsr.w	r0, r3, r2
 8000660:	bf18      	it	ne
 8000662:	4240      	negne	r0, r0
 8000664:	4770      	bx	lr
 8000666:	f04f 0000 	mov.w	r0, #0
 800066a:	4770      	bx	lr
 800066c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000670:	d101      	bne.n	8000676 <__aeabi_f2iz+0x3a>
 8000672:	0242      	lsls	r2, r0, #9
 8000674:	d105      	bne.n	8000682 <__aeabi_f2iz+0x46>
 8000676:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800067a:	bf08      	it	eq
 800067c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000680:	4770      	bx	lr
 8000682:	f04f 0000 	mov.w	r0, #0
 8000686:	4770      	bx	lr

08000688 <h_bridge_init>:
	evgroup_drive_evbit_permitted,
	evgroup_drive_evbit_N,

} drive_evgroup_bits_t;

bool h_bridge_init(void) {
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800068c:	2108      	movs	r1, #8
 800068e:	4808      	ldr	r0, [pc, #32]	; (80006b0 <h_bridge_init+0x28>)
 8000690:	f005 ff7e 	bl	8006590 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000694:	2100      	movs	r1, #0
 8000696:	4807      	ldr	r0, [pc, #28]	; (80006b4 <h_bridge_init+0x2c>)
 8000698:	f005 ff7a 	bl	8006590 <HAL_TIM_PWM_Start>

	h_bridge_set_left_duty(0);
 800069c:	2000      	movs	r0, #0
 800069e:	f000 f80b 	bl	80006b8 <h_bridge_set_left_duty>
	h_bridge_set_right_duty(0);
 80006a2:	2000      	movs	r0, #0
 80006a4:	f000 f82e 	bl	8000704 <h_bridge_set_right_duty>

	return true;
 80006a8:	2301      	movs	r3, #1
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	200036e8 	.word	0x200036e8
 80006b4:	20003760 	.word	0x20003760

080006b8 <h_bridge_set_left_duty>:

void h_bridge_set_left_duty(int percent) {
 80006b8:	b480      	push	{r7}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
	if (percent > 100)
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	2b64      	cmp	r3, #100	; 0x64
 80006c4:	dd01      	ble.n	80006ca <h_bridge_set_left_duty+0x12>
		percent = 100;
 80006c6:	2364      	movs	r3, #100	; 0x64
 80006c8:	607b      	str	r3, [r7, #4]

	if (percent < 1)
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	dc01      	bgt.n	80006d4 <h_bridge_set_left_duty+0x1c>
		percent = 0;
 80006d0:	2300      	movs	r3, #0
 80006d2:	607b      	str	r3, [r7, #4]

	uint32_t value = percent * htim2.Init.Period / 100;
 80006d4:	4b09      	ldr	r3, [pc, #36]	; (80006fc <h_bridge_set_left_duty+0x44>)
 80006d6:	68db      	ldr	r3, [r3, #12]
 80006d8:	687a      	ldr	r2, [r7, #4]
 80006da:	fb02 f303 	mul.w	r3, r2, r3
 80006de:	4a08      	ldr	r2, [pc, #32]	; (8000700 <h_bridge_set_left_duty+0x48>)
 80006e0:	fba2 2303 	umull	r2, r3, r2, r3
 80006e4:	095b      	lsrs	r3, r3, #5
 80006e6:	60fb      	str	r3, [r7, #12]
//	htim2.Instance->CCR1 = value;
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, value);
 80006e8:	4b04      	ldr	r3, [pc, #16]	; (80006fc <h_bridge_set_left_duty+0x44>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	68fa      	ldr	r2, [r7, #12]
 80006ee:	635a      	str	r2, [r3, #52]	; 0x34
}
 80006f0:	bf00      	nop
 80006f2:	3714      	adds	r7, #20
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bc80      	pop	{r7}
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	20003760 	.word	0x20003760
 8000700:	51eb851f 	.word	0x51eb851f

08000704 <h_bridge_set_right_duty>:

void h_bridge_set_right_duty(int percent) {
 8000704:	b480      	push	{r7}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
	if (percent > 100)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	2b64      	cmp	r3, #100	; 0x64
 8000710:	dd01      	ble.n	8000716 <h_bridge_set_right_duty+0x12>
		percent = 100;
 8000712:	2364      	movs	r3, #100	; 0x64
 8000714:	607b      	str	r3, [r7, #4]

	if (percent < 1)
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	2b00      	cmp	r3, #0
 800071a:	dc01      	bgt.n	8000720 <h_bridge_set_right_duty+0x1c>
		percent = 0;
 800071c:	2300      	movs	r3, #0
 800071e:	607b      	str	r3, [r7, #4]

	uint32_t value = percent * htim3.Init.Period / 100;
 8000720:	4b09      	ldr	r3, [pc, #36]	; (8000748 <h_bridge_set_right_duty+0x44>)
 8000722:	68db      	ldr	r3, [r3, #12]
 8000724:	687a      	ldr	r2, [r7, #4]
 8000726:	fb02 f303 	mul.w	r3, r2, r3
 800072a:	4a08      	ldr	r2, [pc, #32]	; (800074c <h_bridge_set_right_duty+0x48>)
 800072c:	fba2 2303 	umull	r2, r3, r2, r3
 8000730:	095b      	lsrs	r3, r3, #5
 8000732:	60fb      	str	r3, [r7, #12]
//	htim3.Instance->CCR3 = value;
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, value);
 8000734:	4b04      	ldr	r3, [pc, #16]	; (8000748 <h_bridge_set_right_duty+0x44>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	68fa      	ldr	r2, [r7, #12]
 800073a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800073c:	bf00      	nop
 800073e:	3714      	adds	r7, #20
 8000740:	46bd      	mov	sp, r7
 8000742:	bc80      	pop	{r7}
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	200036e8 	.word	0x200036e8
 800074c:	51eb851f 	.word	0x51eb851f

08000750 <h_bridge_cw_left>:

void h_bridge_cw_left(void) {
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_INa_ENGINE_LEFT_GPIO_Port, OUT_INa_ENGINE_LEFT_Pin,
 8000754:	2201      	movs	r2, #1
 8000756:	2102      	movs	r1, #2
 8000758:	4804      	ldr	r0, [pc, #16]	; (800076c <h_bridge_cw_left+0x1c>)
 800075a:	f003 fcdf 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
	HAL_GPIO_WritePin(OUT_INb_ENGINE_LEFT_GPIO_Port, OUT_INb_ENGINE_LEFT_Pin,
 800075e:	2200      	movs	r2, #0
 8000760:	2104      	movs	r1, #4
 8000762:	4802      	ldr	r0, [pc, #8]	; (800076c <h_bridge_cw_left+0x1c>)
 8000764:	f003 fcda 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
}
 8000768:	bf00      	nop
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40020800 	.word	0x40020800

08000770 <h_bridge_cw_right>:

void h_bridge_cw_right(void) {
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_INa_ENGINE_RIGHT_GPIO_Port, OUT_INa_ENGINE_RIGHT_Pin,
 8000774:	2201      	movs	r2, #1
 8000776:	f44f 7180 	mov.w	r1, #256	; 0x100
 800077a:	4805      	ldr	r0, [pc, #20]	; (8000790 <h_bridge_cw_right+0x20>)
 800077c:	f003 fcce 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
	HAL_GPIO_WritePin(OUT_INb_ENGINE_RIGHT_GPIO_Port, OUT_INb_ENGINE_RIGHT_Pin,
 8000780:	2200      	movs	r2, #0
 8000782:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000786:	4803      	ldr	r0, [pc, #12]	; (8000794 <h_bridge_cw_right+0x24>)
 8000788:	f003 fcc8 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}
 8000790:	40020000 	.word	0x40020000
 8000794:	40020800 	.word	0x40020800

08000798 <h_bridge_ccw_left>:

void h_bridge_ccw_left(void) {
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_INa_ENGINE_LEFT_GPIO_Port, OUT_INa_ENGINE_LEFT_Pin,
 800079c:	2200      	movs	r2, #0
 800079e:	2102      	movs	r1, #2
 80007a0:	4804      	ldr	r0, [pc, #16]	; (80007b4 <h_bridge_ccw_left+0x1c>)
 80007a2:	f003 fcbb 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	HAL_GPIO_WritePin(OUT_INb_ENGINE_LEFT_GPIO_Port, OUT_INb_ENGINE_LEFT_Pin,
 80007a6:	2201      	movs	r2, #1
 80007a8:	2104      	movs	r1, #4
 80007aa:	4802      	ldr	r0, [pc, #8]	; (80007b4 <h_bridge_ccw_left+0x1c>)
 80007ac:	f003 fcb6 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
}
 80007b0:	bf00      	nop
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	40020800 	.word	0x40020800

080007b8 <h_bridge_ccw_right>:

void h_bridge_ccw_right(void) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_INa_ENGINE_RIGHT_GPIO_Port, OUT_INa_ENGINE_RIGHT_Pin,
 80007bc:	2200      	movs	r2, #0
 80007be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007c2:	4805      	ldr	r0, [pc, #20]	; (80007d8 <h_bridge_ccw_right+0x20>)
 80007c4:	f003 fcaa 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	HAL_GPIO_WritePin(OUT_INb_ENGINE_RIGHT_GPIO_Port, OUT_INb_ENGINE_RIGHT_Pin,
 80007c8:	2201      	movs	r2, #1
 80007ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007ce:	4803      	ldr	r0, [pc, #12]	; (80007dc <h_bridge_ccw_right+0x24>)
 80007d0:	f003 fca4 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
}
 80007d4:	bf00      	nop
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	40020000 	.word	0x40020000
 80007dc:	40020800 	.word	0x40020800

080007e0 <h_bridge_coast>:

/// Lets the motor coast
void h_bridge_coast(void) {
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_INa_ENGINE_RIGHT_GPIO_Port, OUT_INa_ENGINE_RIGHT_Pin,
 80007e4:	2200      	movs	r2, #0
 80007e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007ea:	480a      	ldr	r0, [pc, #40]	; (8000814 <h_bridge_coast+0x34>)
 80007ec:	f003 fc96 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	HAL_GPIO_WritePin(OUT_INb_ENGINE_RIGHT_GPIO_Port, OUT_INb_ENGINE_RIGHT_Pin,
 80007f0:	2200      	movs	r2, #0
 80007f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007f6:	4808      	ldr	r0, [pc, #32]	; (8000818 <h_bridge_coast+0x38>)
 80007f8:	f003 fc90 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	HAL_GPIO_WritePin(OUT_INa_ENGINE_LEFT_GPIO_Port, OUT_INa_ENGINE_LEFT_Pin,
 80007fc:	2200      	movs	r2, #0
 80007fe:	2102      	movs	r1, #2
 8000800:	4805      	ldr	r0, [pc, #20]	; (8000818 <h_bridge_coast+0x38>)
 8000802:	f003 fc8b 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	HAL_GPIO_WritePin(OUT_INb_ENGINE_LEFT_GPIO_Port, OUT_INb_ENGINE_LEFT_Pin,
 8000806:	2200      	movs	r2, #0
 8000808:	2104      	movs	r1, #4
 800080a:	4803      	ldr	r0, [pc, #12]	; (8000818 <h_bridge_coast+0x38>)
 800080c:	f003 fc86 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
}
 8000810:	bf00      	nop
 8000812:	bd80      	pop	{r7, pc}
 8000814:	40020000 	.word	0x40020000
 8000818:	40020800 	.word	0x40020800

0800081c <h_bridge_stop>:

void h_bridge_stop(void) {
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_INa_ENGINE_RIGHT_GPIO_Port, OUT_INa_ENGINE_RIGHT_Pin,
 8000820:	2201      	movs	r2, #1
 8000822:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000826:	480a      	ldr	r0, [pc, #40]	; (8000850 <h_bridge_stop+0x34>)
 8000828:	f003 fc78 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
	HAL_GPIO_WritePin(OUT_INb_ENGINE_RIGHT_GPIO_Port, OUT_INb_ENGINE_RIGHT_Pin,
 800082c:	2201      	movs	r2, #1
 800082e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000832:	4808      	ldr	r0, [pc, #32]	; (8000854 <h_bridge_stop+0x38>)
 8000834:	f003 fc72 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	HAL_GPIO_WritePin(OUT_INa_ENGINE_LEFT_GPIO_Port, OUT_INa_ENGINE_LEFT_Pin,
 8000838:	2201      	movs	r2, #1
 800083a:	2102      	movs	r1, #2
 800083c:	4805      	ldr	r0, [pc, #20]	; (8000854 <h_bridge_stop+0x38>)
 800083e:	f003 fc6d 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
	HAL_GPIO_WritePin(OUT_INb_ENGINE_LEFT_GPIO_Port, OUT_INb_ENGINE_LEFT_Pin,
 8000842:	2201      	movs	r2, #1
 8000844:	2104      	movs	r1, #4
 8000846:	4803      	ldr	r0, [pc, #12]	; (8000854 <h_bridge_stop+0x38>)
 8000848:	f003 fc68 	bl	800411c <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
}
 800084c:	bf00      	nop
 800084e:	bd80      	pop	{r7, pc}
 8000850:	40020000 	.word	0x40020000
 8000854:	40020800 	.word	0x40020800

08000858 <QMC5883L_Read_Reg>:
	uint16_t buf = ((buff[1] << 8) | buff[0]);	// U2
	buf = (~buf) + 1; // decimal
	return (int) buf / 100; // our value
}

uint8_t QMC5883L_Read_Reg(uint8_t reg) {
 8000858:	b580      	push	{r7, lr}
 800085a:	b088      	sub	sp, #32
 800085c:	af04      	add	r7, sp, #16
 800085e:	4603      	mov	r3, r0
 8000860:	71fb      	strb	r3, [r7, #7]
	uint8_t Buffer[1];
	HAL_I2C_Mem_Read(QMC5883L_I2C_PORT, 0x3D/*QMC5883L_ADDRESS*/, reg, 1, Buffer, 1,
 8000862:	79fb      	ldrb	r3, [r7, #7]
 8000864:	b29a      	uxth	r2, r3
 8000866:	230a      	movs	r3, #10
 8000868:	9302      	str	r3, [sp, #8]
 800086a:	2301      	movs	r3, #1
 800086c:	9301      	str	r3, [sp, #4]
 800086e:	f107 030c 	add.w	r3, r7, #12
 8000872:	9300      	str	r3, [sp, #0]
 8000874:	2301      	movs	r3, #1
 8000876:	213d      	movs	r1, #61	; 0x3d
 8000878:	4803      	ldr	r0, [pc, #12]	; (8000888 <QMC5883L_Read_Reg+0x30>)
 800087a:	f003 ff41 	bl	8004700 <HAL_I2C_Mem_Read>
			10);
	return Buffer[0];
 800087e:	7b3b      	ldrb	r3, [r7, #12]
}
 8000880:	4618      	mov	r0, r3
 8000882:	3710      	adds	r7, #16
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	200035e0 	.word	0x200035e0

0800088c <QMC5883L_Write_Reg>:

void QMC5883L_Write_Reg(uint8_t reg, uint8_t data) {
 800088c:	b580      	push	{r7, lr}
 800088e:	b086      	sub	sp, #24
 8000890:	af02      	add	r7, sp, #8
 8000892:	4603      	mov	r3, r0
 8000894:	460a      	mov	r2, r1
 8000896:	71fb      	strb	r3, [r7, #7]
 8000898:	4613      	mov	r3, r2
 800089a:	71bb      	strb	r3, [r7, #6]
	uint8_t Buffer[2] = { reg, data };
 800089c:	79fb      	ldrb	r3, [r7, #7]
 800089e:	733b      	strb	r3, [r7, #12]
 80008a0:	79bb      	ldrb	r3, [r7, #6]
 80008a2:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(QMC5883L_I2C_PORT, 0x3C/*QMC5883L_ADDRESS*/, Buffer, 2, 10);
 80008a4:	f107 020c 	add.w	r2, r7, #12
 80008a8:	230a      	movs	r3, #10
 80008aa:	9300      	str	r3, [sp, #0]
 80008ac:	2302      	movs	r3, #2
 80008ae:	213c      	movs	r1, #60	; 0x3c
 80008b0:	4803      	ldr	r0, [pc, #12]	; (80008c0 <QMC5883L_Write_Reg+0x34>)
 80008b2:	f003 fe27 	bl	8004504 <HAL_I2C_Master_Transmit>
}
 80008b6:	bf00      	nop
 80008b8:	3710      	adds	r7, #16
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	200035e0 	.word	0x200035e0

080008c4 <QMC5883L_Read_Data>:

void QMC5883L_Read_Data(int16_t *MagX, int16_t *MagY, int16_t *MagZ) // (-32768 / +32768)
{
 80008c4:	b590      	push	{r4, r7, lr}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]
	*MagX = ((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_X_LSB)
 80008d0:	2004      	movs	r0, #4
 80008d2:	f7ff ffc1 	bl	8000858 <QMC5883L_Read_Reg>
 80008d6:	4603      	mov	r3, r0
 80008d8:	b21c      	sxth	r4, r3
			| (((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_X_MSB)) << 8));
 80008da:	2003      	movs	r0, #3
 80008dc:	f7ff ffbc 	bl	8000858 <QMC5883L_Read_Reg>
 80008e0:	4603      	mov	r3, r0
 80008e2:	021b      	lsls	r3, r3, #8
 80008e4:	b21b      	sxth	r3, r3
 80008e6:	4323      	orrs	r3, r4
 80008e8:	b21a      	sxth	r2, r3
	*MagX = ((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_X_LSB)
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	801a      	strh	r2, [r3, #0]
	*MagY = ((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_Y_LSB)
 80008ee:	2008      	movs	r0, #8
 80008f0:	f7ff ffb2 	bl	8000858 <QMC5883L_Read_Reg>
 80008f4:	4603      	mov	r3, r0
 80008f6:	b21c      	sxth	r4, r3
			| (((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_Y_MSB)) << 8));
 80008f8:	2007      	movs	r0, #7
 80008fa:	f7ff ffad 	bl	8000858 <QMC5883L_Read_Reg>
 80008fe:	4603      	mov	r3, r0
 8000900:	021b      	lsls	r3, r3, #8
 8000902:	b21b      	sxth	r3, r3
 8000904:	4323      	orrs	r3, r4
 8000906:	b21a      	sxth	r2, r3
	*MagY = ((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_Y_LSB)
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	801a      	strh	r2, [r3, #0]
	*MagZ = ((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_Z_LSB)
 800090c:	2006      	movs	r0, #6
 800090e:	f7ff ffa3 	bl	8000858 <QMC5883L_Read_Reg>
 8000912:	4603      	mov	r3, r0
 8000914:	b21c      	sxth	r4, r3
			| (((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_Z_MSB)) << 8));
 8000916:	2005      	movs	r0, #5
 8000918:	f7ff ff9e 	bl	8000858 <QMC5883L_Read_Reg>
 800091c:	4603      	mov	r3, r0
 800091e:	021b      	lsls	r3, r3, #8
 8000920:	b21b      	sxth	r3, r3
 8000922:	4323      	orrs	r3, r4
 8000924:	b21a      	sxth	r2, r3
	*MagZ = ((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_Z_LSB)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	801a      	strh	r2, [r3, #0]
}
 800092a:	bf00      	nop
 800092c:	3714      	adds	r7, #20
 800092e:	46bd      	mov	sp, r7
 8000930:	bd90      	pop	{r4, r7, pc}

08000932 <QMC5883L_Initialize>:
			| (((int16_t) QMC5883L_Read_Reg(QMC5883L_TEMP_READ_MSB)) << 8))
			/ 100;
}

void QMC5883L_Initialize(_qmc5883l_MODE MODE, _qmc5883l_ODR ODR,
		_qmc5883l_RNG RNG, _qmc5883l_OSR OSR) {
 8000932:	b590      	push	{r4, r7, lr}
 8000934:	b083      	sub	sp, #12
 8000936:	af00      	add	r7, sp, #0
 8000938:	4604      	mov	r4, r0
 800093a:	4608      	mov	r0, r1
 800093c:	4611      	mov	r1, r2
 800093e:	461a      	mov	r2, r3
 8000940:	4623      	mov	r3, r4
 8000942:	71fb      	strb	r3, [r7, #7]
 8000944:	4603      	mov	r3, r0
 8000946:	71bb      	strb	r3, [r7, #6]
 8000948:	460b      	mov	r3, r1
 800094a:	717b      	strb	r3, [r7, #5]
 800094c:	4613      	mov	r3, r2
 800094e:	713b      	strb	r3, [r7, #4]
	QMC5883L_Write_Reg(QMC5883L_CONFIG_3, 0x01);
 8000950:	2101      	movs	r1, #1
 8000952:	200b      	movs	r0, #11
 8000954:	f7ff ff9a 	bl	800088c <QMC5883L_Write_Reg>
	QMC5883L_Write_Reg(QMC5883L_CONFIG_1, MODE | ODR | RNG | OSR);
 8000958:	79fa      	ldrb	r2, [r7, #7]
 800095a:	79bb      	ldrb	r3, [r7, #6]
 800095c:	4313      	orrs	r3, r2
 800095e:	b2da      	uxtb	r2, r3
 8000960:	797b      	ldrb	r3, [r7, #5]
 8000962:	4313      	orrs	r3, r2
 8000964:	b2da      	uxtb	r2, r3
 8000966:	793b      	ldrb	r3, [r7, #4]
 8000968:	4313      	orrs	r3, r2
 800096a:	b2db      	uxtb	r3, r3
 800096c:	4619      	mov	r1, r3
 800096e:	2009      	movs	r0, #9
 8000970:	f7ff ff8c 	bl	800088c <QMC5883L_Write_Reg>
}
 8000974:	bf00      	nop
 8000976:	370c      	adds	r7, #12
 8000978:	46bd      	mov	sp, r7
 800097a:	bd90      	pop	{r4, r7, pc}

0800097c <QMC5883L_InterruptConfig>:

void QMC5883L_Reset() {
	QMC5883L_Write_Reg(QMC5883L_CONFIG_2, 0x81);
}

void QMC5883L_InterruptConfig(_qmc5883l_INT INT) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	71fb      	strb	r3, [r7, #7]
	if (INT == INTERRUPT_ENABLE) {
 8000986:	79fb      	ldrb	r3, [r7, #7]
 8000988:	2b01      	cmp	r3, #1
 800098a:	d104      	bne.n	8000996 <QMC5883L_InterruptConfig+0x1a>
		QMC5883L_Write_Reg(QMC5883L_CONFIG_2, 0x00);
 800098c:	2100      	movs	r1, #0
 800098e:	200a      	movs	r0, #10
 8000990:	f7ff ff7c 	bl	800088c <QMC5883L_Write_Reg>
	} else {
		QMC5883L_Write_Reg(QMC5883L_CONFIG_2, 0x01);
	}
}
 8000994:	e003      	b.n	800099e <QMC5883L_InterruptConfig+0x22>
		QMC5883L_Write_Reg(QMC5883L_CONFIG_2, 0x01);
 8000996:	2101      	movs	r1, #1
 8000998:	200a      	movs	r0, #10
 800099a:	f7ff ff77 	bl	800088c <QMC5883L_Write_Reg>
}
 800099e:	bf00      	nop
 80009a0:	3708      	adds	r7, #8
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
	...

080009a8 <QMC5883L_Scale>:
	}

	return Heading;
}

void QMC5883L_Scale(int16_t *X, int16_t *Y, int16_t *Z) {
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b084      	sub	sp, #16
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	60f8      	str	r0, [r7, #12]
 80009b0:	60b9      	str	r1, [r7, #8]
 80009b2:	607a      	str	r2, [r7, #4]
	*X *= QMC5883L_SCALE_FACTOR;
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009ba:	4618      	mov	r0, r3
 80009bc:	f7ff fc9a 	bl	80002f4 <__aeabi_i2f>
 80009c0:	4603      	mov	r3, r0
 80009c2:	491b      	ldr	r1, [pc, #108]	; (8000a30 <QMC5883L_Scale+0x88>)
 80009c4:	4618      	mov	r0, r3
 80009c6:	f7ff fce9 	bl	800039c <__aeabi_fmul>
 80009ca:	4603      	mov	r3, r0
 80009cc:	4618      	mov	r0, r3
 80009ce:	f7ff fe35 	bl	800063c <__aeabi_f2iz>
 80009d2:	4603      	mov	r3, r0
 80009d4:	b21a      	sxth	r2, r3
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	801a      	strh	r2, [r3, #0]
	*Y *= QMC5883L_SCALE_FACTOR;
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009e0:	4618      	mov	r0, r3
 80009e2:	f7ff fc87 	bl	80002f4 <__aeabi_i2f>
 80009e6:	4603      	mov	r3, r0
 80009e8:	4911      	ldr	r1, [pc, #68]	; (8000a30 <QMC5883L_Scale+0x88>)
 80009ea:	4618      	mov	r0, r3
 80009ec:	f7ff fcd6 	bl	800039c <__aeabi_fmul>
 80009f0:	4603      	mov	r3, r0
 80009f2:	4618      	mov	r0, r3
 80009f4:	f7ff fe22 	bl	800063c <__aeabi_f2iz>
 80009f8:	4603      	mov	r3, r0
 80009fa:	b21a      	sxth	r2, r3
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	801a      	strh	r2, [r3, #0]
	*Z *= QMC5883L_SCALE_FACTOR;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a06:	4618      	mov	r0, r3
 8000a08:	f7ff fc74 	bl	80002f4 <__aeabi_i2f>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	4908      	ldr	r1, [pc, #32]	; (8000a30 <QMC5883L_Scale+0x88>)
 8000a10:	4618      	mov	r0, r3
 8000a12:	f7ff fcc3 	bl	800039c <__aeabi_fmul>
 8000a16:	4603      	mov	r3, r0
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f7ff fe0f 	bl	800063c <__aeabi_f2iz>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	b21a      	sxth	r2, r3
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	801a      	strh	r2, [r3, #0]
}
 8000a26:	bf00      	nop
 8000a28:	3710      	adds	r7, #16
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	3f3b8000 	.word	0x3f3b8000

08000a34 <ultrasound_select_proper_distance>:
//	HAL_Delay(0.01);
	HAL_GPIO_WritePin(OUT_ULTRASOUND_TRIG_GPIO_Port, OUT_ULTRASOUND_TRIG_Pin,
			GPIO_PIN_RESET);
}

uint16_t ultrasound_select_proper_distance(uint8_t code) {
 8000a34:	b480      	push	{r7}
 8000a36:	b083      	sub	sp, #12
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	71fb      	strb	r3, [r7, #7]
	if (code == dist5) {
 8000a3e:	79fb      	ldrb	r3, [r7, #7]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d102      	bne.n	8000a4a <ultrasound_select_proper_distance+0x16>
		return (uint16_t) ULTRASOUND_DIST_5CM_BITS;
 8000a44:	f240 438a 	movw	r3, #1162	; 0x48a
 8000a48:	e043      	b.n	8000ad2 <ultrasound_select_proper_distance+0x9e>
	} else if (code == dist10) {
 8000a4a:	79fb      	ldrb	r3, [r7, #7]
 8000a4c:	2b01      	cmp	r3, #1
 8000a4e:	d102      	bne.n	8000a56 <ultrasound_select_proper_distance+0x22>
		return (uint16_t) ULTRASOUND_DIST_10CM_BITS;
 8000a50:	f241 232b 	movw	r3, #4651	; 0x122b
 8000a54:	e03d      	b.n	8000ad2 <ultrasound_select_proper_distance+0x9e>
	} else if (code == dist15) {
 8000a56:	79fb      	ldrb	r3, [r7, #7]
 8000a58:	2b02      	cmp	r3, #2
 8000a5a:	d102      	bne.n	8000a62 <ultrasound_select_proper_distance+0x2e>
		return (uint16_t) ULTRASOUND_DIST_15CM_BITS;
 8000a5c:	f44f 53da 	mov.w	r3, #6976	; 0x1b40
 8000a60:	e037      	b.n	8000ad2 <ultrasound_select_proper_distance+0x9e>
	} else if (code == dist20) {
 8000a62:	79fb      	ldrb	r3, [r7, #7]
 8000a64:	2b03      	cmp	r3, #3
 8000a66:	d102      	bne.n	8000a6e <ultrasound_select_proper_distance+0x3a>
		return (uint16_t) ULTRASOUND_DIST_20CM_BITS;
 8000a68:	f242 4356 	movw	r3, #9302	; 0x2456
 8000a6c:	e031      	b.n	8000ad2 <ultrasound_select_proper_distance+0x9e>
	} else if (code == dist25) {
 8000a6e:	79fb      	ldrb	r3, [r7, #7]
 8000a70:	2b04      	cmp	r3, #4
 8000a72:	d102      	bne.n	8000a7a <ultrasound_select_proper_distance+0x46>
		return (uint16_t) ULTRASOUND_DIST_25CM_BITS;
 8000a74:	f642 536b 	movw	r3, #11627	; 0x2d6b
 8000a78:	e02b      	b.n	8000ad2 <ultrasound_select_proper_distance+0x9e>
	} else if (code == dist30) {
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	2b05      	cmp	r3, #5
 8000a7e:	d102      	bne.n	8000a86 <ultrasound_select_proper_distance+0x52>
		return (uint16_t) ULTRASOUND_DIST_30CM_BITS;
 8000a80:	f243 6381 	movw	r3, #13953	; 0x3681
 8000a84:	e025      	b.n	8000ad2 <ultrasound_select_proper_distance+0x9e>
	} else if (code == dist35) {
 8000a86:	79fb      	ldrb	r3, [r7, #7]
 8000a88:	2b06      	cmp	r3, #6
 8000a8a:	d102      	bne.n	8000a92 <ultrasound_select_proper_distance+0x5e>
		return (uint16_t) ULTRASOUND_DIST_35CM_BITS;
 8000a8c:	f643 7397 	movw	r3, #16279	; 0x3f97
 8000a90:	e01f      	b.n	8000ad2 <ultrasound_select_proper_distance+0x9e>
	} else if (code == dist40) {
 8000a92:	79fb      	ldrb	r3, [r7, #7]
 8000a94:	2b07      	cmp	r3, #7
 8000a96:	d102      	bne.n	8000a9e <ultrasound_select_proper_distance+0x6a>
		return (uint16_t) ULTRASOUND_DIST_40CM_BITS;
 8000a98:	f644 03ac 	movw	r3, #18604	; 0x48ac
 8000a9c:	e019      	b.n	8000ad2 <ultrasound_select_proper_distance+0x9e>
	} else if (code == dist50) {
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	2b08      	cmp	r3, #8
 8000aa2:	d102      	bne.n	8000aaa <ultrasound_select_proper_distance+0x76>
		return (uint16_t) ULTRASOUND_DIST_50CM_BITS;
 8000aa4:	f645 23d7 	movw	r3, #23255	; 0x5ad7
 8000aa8:	e013      	b.n	8000ad2 <ultrasound_select_proper_distance+0x9e>
	} else if (code == dist60) {
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	2b09      	cmp	r3, #9
 8000aae:	d102      	bne.n	8000ab6 <ultrasound_select_proper_distance+0x82>
		return (uint16_t) ULTRASOUND_DIST_60CM_BITS;
 8000ab0:	f646 5302 	movw	r3, #27906	; 0x6d02
 8000ab4:	e00d      	b.n	8000ad2 <ultrasound_select_proper_distance+0x9e>
	} else if (code == dist70) {
 8000ab6:	79fb      	ldrb	r3, [r7, #7]
 8000ab8:	2b0a      	cmp	r3, #10
 8000aba:	d102      	bne.n	8000ac2 <ultrasound_select_proper_distance+0x8e>
		return (uint16_t) ULTRASOUND_DIST_70CM_BITS;
 8000abc:	f647 732e 	movw	r3, #32558	; 0x7f2e
 8000ac0:	e007      	b.n	8000ad2 <ultrasound_select_proper_distance+0x9e>
	} else if (code == dist80) {
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	2b0b      	cmp	r3, #11
 8000ac6:	d102      	bne.n	8000ace <ultrasound_select_proper_distance+0x9a>
		return (uint16_t) ULTRASOUND_DIST_80CM_BITS;
 8000ac8:	f249 1359 	movw	r3, #37209	; 0x9159
 8000acc:	e001      	b.n	8000ad2 <ultrasound_select_proper_distance+0x9e>
	} else {
		return (uint16_t) ULTRASOUND_DIST_80CM_BITS;
 8000ace:	f249 1359 	movw	r3, #37209	; 0x9159
	}
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	370c      	adds	r7, #12
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bc80      	pop	{r7}
 8000ada:	4770      	bx	lr

08000adc <device_init>:

#include "device_init.h"
#include "stdint.h"


void device_init(void) {
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0

	uint16_t successCnt = 0;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	80fb      	strh	r3, [r7, #6]
	uint16_t modsToInit = 0;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	80bb      	strh	r3, [r7, #4]

	for (uint16_t i = 0; i < /*mod_N*/mod_0; i++) {
 8000aea:	2300      	movs	r3, #0
 8000aec:	807b      	strh	r3, [r7, #2]
 8000aee:	bf00      	nop
		}

		modsToInit++;
	}

	if (modsToInit != successCnt) {
 8000af0:	88ba      	ldrh	r2, [r7, #4]
 8000af2:	88fb      	ldrh	r3, [r7, #6]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	d000      	beq.n	8000afa <device_init+0x1e>
		// some kind of error
		while (1)
 8000af8:	e7fe      	b.n	8000af8 <device_init+0x1c>
			; //TODO: call some error handler
	}

}
 8000afa:	bf00      	nop
 8000afc:	370c      	adds	r7, #12
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bc80      	pop	{r7}
 8000b02:	4770      	bx	lr

08000b04 <rt_init>:
TaskHandle_t rt_tasks[rt_task_N];
QueueHandle_t rt_queues[rt_queue_N];
EventGroupHandle_t rt_evgroups[rt_evgroup_N];
TimerHandle_t rt_timers[rt_timer_N];

void rt_init(void) {
 8000b04:	b5b0      	push	{r4, r5, r7, lr}
 8000b06:	b08a      	sub	sp, #40	; 0x28
 8000b08:	af02      	add	r7, sp, #8

	for (rt_task_t task = rt_task_0; task < rt_task_N; task++) {
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	77fb      	strb	r3, [r7, #31]
 8000b0e:	e02c      	b.n	8000b6a <rt_init+0x66>
		rt_task_def_t const *def = rt_task_def + task;
 8000b10:	7ffa      	ldrb	r2, [r7, #31]
 8000b12:	4613      	mov	r3, r2
 8000b14:	009b      	lsls	r3, r3, #2
 8000b16:	4413      	add	r3, r2
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	461a      	mov	r2, r3
 8000b1c:	4b47      	ldr	r3, [pc, #284]	; (8000c3c <rt_init+0x138>)
 8000b1e:	4413      	add	r3, r2
 8000b20:	607b      	str	r3, [r7, #4]
		TaskHandle_t *handle = rt_tasks + task;
 8000b22:	7ffb      	ldrb	r3, [r7, #31]
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	4a46      	ldr	r2, [pc, #280]	; (8000c40 <rt_init+0x13c>)
 8000b28:	4413      	add	r3, r2
 8000b2a:	603b      	str	r3, [r7, #0]
		if (def->active) {
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	7c9b      	ldrb	r3, [r3, #18]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d014      	beq.n	8000b5e <rt_init+0x5a>
			if (xTaskCreate(def->pvTaskCode, def->pcName, def->usStackDepth,
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	6818      	ldr	r0, [r3, #0]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	6859      	ldr	r1, [r3, #4]
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	8a1c      	ldrh	r4, [r3, #16]
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	689d      	ldr	r5, [r3, #8]
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	68db      	ldr	r3, [r3, #12]
 8000b48:	683a      	ldr	r2, [r7, #0]
 8000b4a:	9201      	str	r2, [sp, #4]
 8000b4c:	9300      	str	r3, [sp, #0]
 8000b4e:	462b      	mov	r3, r5
 8000b50:	4622      	mov	r2, r4
 8000b52:	f008 fc76 	bl	8009442 <xTaskCreate>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b01      	cmp	r3, #1
 8000b5a:	d003      	beq.n	8000b64 <rt_init+0x60>
					def->pvParameters, def->uxPriority, handle) != pdPASS) {
//				error :-(
				while (1)
 8000b5c:	e7fe      	b.n	8000b5c <rt_init+0x58>
					;
			}
		} else {
			*handle = 0;
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
	for (rt_task_t task = rt_task_0; task < rt_task_N; task++) {
 8000b64:	7ffb      	ldrb	r3, [r7, #31]
 8000b66:	3301      	adds	r3, #1
 8000b68:	77fb      	strb	r3, [r7, #31]
 8000b6a:	7ffb      	ldrb	r3, [r7, #31]
 8000b6c:	2b04      	cmp	r3, #4
 8000b6e:	d9cf      	bls.n	8000b10 <rt_init+0xc>
		}
	}

	for (rt_queue_t queue = rt_queue_0; queue < rt_queue_N; queue++) {
 8000b70:	2300      	movs	r3, #0
 8000b72:	77bb      	strb	r3, [r7, #30]
 8000b74:	e01c      	b.n	8000bb0 <rt_init+0xac>
		rt_queue_def_t const *def = rt_queue_def + queue;
 8000b76:	7fbb      	ldrb	r3, [r7, #30]
 8000b78:	011b      	lsls	r3, r3, #4
 8000b7a:	4a32      	ldr	r2, [pc, #200]	; (8000c44 <rt_init+0x140>)
 8000b7c:	4413      	add	r3, r2
 8000b7e:	60fb      	str	r3, [r7, #12]
		QueueHandle_t *handle = rt_queues + queue;
 8000b80:	7fbb      	ldrb	r3, [r7, #30]
 8000b82:	009b      	lsls	r3, r3, #2
 8000b84:	4a30      	ldr	r2, [pc, #192]	; (8000c48 <rt_init+0x144>)
 8000b86:	4413      	add	r3, r2
 8000b88:	60bb      	str	r3, [r7, #8]

		if ((*handle = xQueueCreate(def->uxQueueLength, def->uxItemSize))
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	6818      	ldr	r0, [r3, #0]
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	2200      	movs	r2, #0
 8000b94:	4619      	mov	r1, r3
 8000b96:	f007 ffc5 	bl	8008b24 <xQueueGenericCreate>
 8000b9a:	4602      	mov	r2, r0
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	601a      	str	r2, [r3, #0]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d100      	bne.n	8000baa <rt_init+0xa6>
				== 0) {
			while (1)
 8000ba8:	e7fe      	b.n	8000ba8 <rt_init+0xa4>
	for (rt_queue_t queue = rt_queue_0; queue < rt_queue_N; queue++) {
 8000baa:	7fbb      	ldrb	r3, [r7, #30]
 8000bac:	3301      	adds	r3, #1
 8000bae:	77bb      	strb	r3, [r7, #30]
 8000bb0:	7fbb      	ldrb	r3, [r7, #30]
 8000bb2:	2b01      	cmp	r3, #1
 8000bb4:	d9df      	bls.n	8000b76 <rt_init+0x72>
				;
		}
	}

	for (rt_timer_t timer = rt_timer_0; timer < rt_timer_N; timer++) {
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	777b      	strb	r3, [r7, #29]
 8000bba:	e020      	b.n	8000bfe <rt_init+0xfa>
		rt_timer_def_t const *def = rt_timer_def + timer;
 8000bbc:	7f7b      	ldrb	r3, [r7, #29]
 8000bbe:	011b      	lsls	r3, r3, #4
 8000bc0:	4a22      	ldr	r2, [pc, #136]	; (8000c4c <rt_init+0x148>)
 8000bc2:	4413      	add	r3, r2
 8000bc4:	617b      	str	r3, [r7, #20]
		TimerHandle_t *handle = rt_timers + timer;
 8000bc6:	7f7b      	ldrb	r3, [r7, #29]
 8000bc8:	009b      	lsls	r3, r3, #2
 8000bca:	4a21      	ldr	r2, [pc, #132]	; (8000c50 <rt_init+0x14c>)
 8000bcc:	4413      	add	r3, r2
 8000bce:	613b      	str	r3, [r7, #16]

		if ((*handle = xTimerCreate(def->pcTimerName, def->xTimerPeriodInTicks,
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	6818      	ldr	r0, [r3, #0]
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	6859      	ldr	r1, [r3, #4]
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	689a      	ldr	r2, [r3, #8]
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	68db      	ldr	r3, [r3, #12]
 8000be0:	9300      	str	r3, [sp, #0]
 8000be2:	2300      	movs	r3, #0
 8000be4:	f009 fcea 	bl	800a5bc <xTimerCreate>
 8000be8:	4602      	mov	r2, r0
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	601a      	str	r2, [r3, #0]
 8000bee:	693b      	ldr	r3, [r7, #16]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d100      	bne.n	8000bf8 <rt_init+0xf4>
				def->uxAutoReload, NULL, def->pxCallbackFunction)) == 0)
			while (1)
 8000bf6:	e7fe      	b.n	8000bf6 <rt_init+0xf2>
	for (rt_timer_t timer = rt_timer_0; timer < rt_timer_N; timer++) {
 8000bf8:	7f7b      	ldrb	r3, [r7, #29]
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	777b      	strb	r3, [r7, #29]
 8000bfe:	7f7b      	ldrb	r3, [r7, #29]
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d9db      	bls.n	8000bbc <rt_init+0xb8>
				;
	}

	for (rt_evgroup_t evgroup = rt_evgroup_0; evgroup < rt_evgroup_N;
 8000c04:	2300      	movs	r3, #0
 8000c06:	773b      	strb	r3, [r7, #28]
 8000c08:	e011      	b.n	8000c2e <rt_init+0x12a>
			evgroup++) {
		EventGroupHandle_t *handle = rt_evgroups + evgroup;
 8000c0a:	7f3b      	ldrb	r3, [r7, #28]
 8000c0c:	009b      	lsls	r3, r3, #2
 8000c0e:	4a11      	ldr	r2, [pc, #68]	; (8000c54 <rt_init+0x150>)
 8000c10:	4413      	add	r3, r2
 8000c12:	61bb      	str	r3, [r7, #24]

		if ((*handle = xEventGroupCreate()) == 0) {
 8000c14:	f007 fbf6 	bl	8008404 <xEventGroupCreate>
 8000c18:	4602      	mov	r2, r0
 8000c1a:	69bb      	ldr	r3, [r7, #24]
 8000c1c:	601a      	str	r2, [r3, #0]
 8000c1e:	69bb      	ldr	r3, [r7, #24]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d100      	bne.n	8000c28 <rt_init+0x124>
			while (1)
 8000c26:	e7fe      	b.n	8000c26 <rt_init+0x122>
			evgroup++) {
 8000c28:	7f3b      	ldrb	r3, [r7, #28]
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	773b      	strb	r3, [r7, #28]
	for (rt_evgroup_t evgroup = rt_evgroup_0; evgroup < rt_evgroup_N;
 8000c2e:	7f3b      	ldrb	r3, [r7, #28]
 8000c30:	2b03      	cmp	r3, #3
 8000c32:	d9ea      	bls.n	8000c0a <rt_init+0x106>
				;
		}
	}

}
 8000c34:	bf00      	nop
 8000c36:	3720      	adds	r7, #32
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bdb0      	pop	{r4, r5, r7, pc}
 8000c3c:	0800b6c8 	.word	0x0800b6c8
 8000c40:	20003544 	.word	0x20003544
 8000c44:	0800b72c 	.word	0x0800b72c
 8000c48:	20003570 	.word	0x20003570
 8000c4c:	0800b74c 	.word	0x0800b74c
 8000c50:	20003558 	.word	0x20003558
 8000c54:	20003560 	.word	0x20003560

08000c58 <rt_evbitwait_any>:

uint32_t rt_evbitwait_any(rt_evgroup_t Ev) {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af02      	add	r7, sp, #8
 8000c5e:	4603      	mov	r3, r0
 8000c60:	71fb      	strb	r3, [r7, #7]
	EventGroupHandle_t Evh = rt_evgroups[Ev];
 8000c62:	79fb      	ldrb	r3, [r7, #7]
 8000c64:	4a09      	ldr	r2, [pc, #36]	; (8000c8c <rt_evbitwait_any+0x34>)
 8000c66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c6a:	60fb      	str	r3, [r7, #12]

	return xEventGroupWaitBits(Evh, 0x00FFFFFFu, pdTRUE, pdFALSE, portMAX_DELAY);
 8000c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000c70:	9300      	str	r3, [sp, #0]
 8000c72:	2300      	movs	r3, #0
 8000c74:	2201      	movs	r2, #1
 8000c76:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8000c7a:	68f8      	ldr	r0, [r7, #12]
 8000c7c:	f007 fbdc 	bl	8008438 <xEventGroupWaitBits>
 8000c80:	4603      	mov	r3, r0
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20003560 	.word	0x20003560

08000c90 <rt_evbit_check_any>:

uint32_t rt_evbit_check_any(rt_evgroup_t Ev) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af02      	add	r7, sp, #8
 8000c96:	4603      	mov	r3, r0
 8000c98:	71fb      	strb	r3, [r7, #7]
	EventGroupHandle_t Evh = rt_evgroups[Ev];
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	4a08      	ldr	r2, [pc, #32]	; (8000cc0 <rt_evbit_check_any+0x30>)
 8000c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ca2:	60fb      	str	r3, [r7, #12]

	return xEventGroupWaitBits(Evh, 0x00FFFFFFu, pdFALSE, pdFALSE, 0);
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	9300      	str	r3, [sp, #0]
 8000ca8:	2300      	movs	r3, #0
 8000caa:	2200      	movs	r2, #0
 8000cac:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8000cb0:	68f8      	ldr	r0, [r7, #12]
 8000cb2:	f007 fbc1 	bl	8008438 <xEventGroupWaitBits>
 8000cb6:	4603      	mov	r3, r0
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3710      	adds	r7, #16
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	20003560 	.word	0x20003560

08000cc4 <rt_evbit_clear_ISR>:

	return xEventGroupClearBits(Evh, // The event group being updated.
			msk);	// The bits being cleared.
}

BaseType_t rt_evbit_clear_ISR( rt_evgroup_t Ev, uint32_t bit) {
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	6039      	str	r1, [r7, #0]
 8000cce:	71fb      	strb	r3, [r7, #7]
	EventGroupHandle_t Evh = rt_evgroups[Ev];
 8000cd0:	79fb      	ldrb	r3, [r7, #7]
 8000cd2:	4a09      	ldr	r2, [pc, #36]	; (8000cf8 <rt_evbit_clear_ISR+0x34>)
 8000cd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd8:	60fb      	str	r3, [r7, #12]
	EventBits_t msk = (1u << bit);
 8000cda:	2201      	movs	r2, #1
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce2:	60bb      	str	r3, [r7, #8]

	return xEventGroupClearBitsFromISR(Evh, // The event group being updated.
 8000ce4:	68b9      	ldr	r1, [r7, #8]
 8000ce6:	68f8      	ldr	r0, [r7, #12]
 8000ce8:	f007 fca6 	bl	8008638 <xEventGroupClearBitsFromISR>
 8000cec:	4603      	mov	r3, r0
			msk);	// The bits being cleared.
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3710      	adds	r7, #16
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20003560 	.word	0x20003560

08000cfc <rt_evbit_set>:

void rt_evbit_set(rt_evgroup_t Ev, uint32_t bit) {
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	6039      	str	r1, [r7, #0]
 8000d06:	71fb      	strb	r3, [r7, #7]
	EventBits_t msk = (1u << bit);
 8000d08:	2201      	movs	r2, #1
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d10:	60fb      	str	r3, [r7, #12]
	EventGroupHandle_t Evh = rt_evgroups[Ev];
 8000d12:	79fb      	ldrb	r3, [r7, #7]
 8000d14:	4a05      	ldr	r2, [pc, #20]	; (8000d2c <rt_evbit_set+0x30>)
 8000d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d1a:	60bb      	str	r3, [r7, #8]
	xEventGroupSetBits(Evh, msk);
 8000d1c:	68f9      	ldr	r1, [r7, #12]
 8000d1e:	68b8      	ldr	r0, [r7, #8]
 8000d20:	f007 fc9e 	bl	8008660 <xEventGroupSetBits>
}
 8000d24:	bf00      	nop
 8000d26:	3710      	adds	r7, #16
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	20003560 	.word	0x20003560

08000d30 <rt_evbit_set_ISR>:

void rt_evbit_set_ISR(rt_evgroup_t Ev, uint32_t bit) {
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	6039      	str	r1, [r7, #0]
 8000d3a:	71fb      	strb	r3, [r7, #7]
	EventBits_t msk = (1u << bit);
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	fa02 f303 	lsl.w	r3, r2, r3
 8000d44:	60fb      	str	r3, [r7, #12]
	EventGroupHandle_t Evh = rt_evgroups[Ev];
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	4a06      	ldr	r2, [pc, #24]	; (8000d64 <rt_evbit_set_ISR+0x34>)
 8000d4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d4e:	60bb      	str	r3, [r7, #8]
	xEventGroupSetBitsFromISR(Evh, msk, pdFALSE);
 8000d50:	2200      	movs	r2, #0
 8000d52:	68f9      	ldr	r1, [r7, #12]
 8000d54:	68b8      	ldr	r0, [r7, #8]
 8000d56:	f007 fd47 	bl	80087e8 <xEventGroupSetBitsFromISR>
//	portYIELD_FROM_ISR(pdFALSE);
}
 8000d5a:	bf00      	nop
 8000d5c:	3710      	adds	r7, #16
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	20003560 	.word	0x20003560

08000d68 <rt_enqueue>:

bool rt_enqueue(rt_queue_t Q, void const *bf) {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b084      	sub	sp, #16
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	6039      	str	r1, [r7, #0]
 8000d72:	71fb      	strb	r3, [r7, #7]
//  assert(Q < rt_queue_N);

	QueueHandle_t Qh = rt_queues[Q];
 8000d74:	79fb      	ldrb	r3, [r7, #7]
 8000d76:	4a0d      	ldr	r2, [pc, #52]	; (8000dac <rt_enqueue+0x44>)
 8000d78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d7c:	60fb      	str	r3, [r7, #12]
	TickType_t to = rt_queue_def[Q].timeout_enq;
 8000d7e:	79fb      	ldrb	r3, [r7, #7]
 8000d80:	4a0b      	ldr	r2, [pc, #44]	; (8000db0 <rt_enqueue+0x48>)
 8000d82:	011b      	lsls	r3, r3, #4
 8000d84:	4413      	add	r3, r2
 8000d86:	3308      	adds	r3, #8
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	60bb      	str	r3, [r7, #8]

	if (xQueueSendToBack(Qh, bf, to) == pdPASS) {
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	68ba      	ldr	r2, [r7, #8]
 8000d90:	6839      	ldr	r1, [r7, #0]
 8000d92:	68f8      	ldr	r0, [r7, #12]
 8000d94:	f007 ff26 	bl	8008be4 <xQueueGenericSend>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d101      	bne.n	8000da2 <rt_enqueue+0x3a>
		return true;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	e000      	b.n	8000da4 <rt_enqueue+0x3c>
	}

	return false;
 8000da2:	2300      	movs	r3, #0
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3710      	adds	r7, #16
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20003570 	.word	0x20003570
 8000db0:	0800b72c 	.word	0x0800b72c

08000db4 <rt_enqueue_ISR>:

bool rt_enqueue_ISR(rt_queue_t Q, void const *bf) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	4603      	mov	r3, r0
 8000dbc:	6039      	str	r1, [r7, #0]
 8000dbe:	71fb      	strb	r3, [r7, #7]
//  assert(Q < rt_queue_N);

	QueueHandle_t Qh = rt_queues[Q];
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
 8000dc2:	4a0b      	ldr	r2, [pc, #44]	; (8000df0 <rt_enqueue_ISR+0x3c>)
 8000dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dc8:	60fb      	str	r3, [r7, #12]
	BaseType_t xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	60bb      	str	r3, [r7, #8]
	if (xQueueSendToBackFromISR(Qh, bf, &xHigherPriorityTaskWoken) == pdPASS) {
 8000dce:	f107 0208 	add.w	r2, r7, #8
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	6839      	ldr	r1, [r7, #0]
 8000dd6:	68f8      	ldr	r0, [r7, #12]
 8000dd8:	f007 fffe 	bl	8008dd8 <xQueueGenericSendFromISR>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d101      	bne.n	8000de6 <rt_enqueue_ISR+0x32>
		return true;
 8000de2:	2301      	movs	r3, #1
 8000de4:	e000      	b.n	8000de8 <rt_enqueue_ISR+0x34>
	}

	return false;
 8000de6:	2300      	movs	r3, #0
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	3710      	adds	r7, #16
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	20003570 	.word	0x20003570

08000df4 <rt_dequeue>:

bool rt_dequeue(rt_queue_t Q, void *bf) {
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	6039      	str	r1, [r7, #0]
 8000dfe:	71fb      	strb	r3, [r7, #7]
//  assert(Q < rt_queue_N);

	QueueHandle_t Qh = rt_queues[Q];
 8000e00:	79fb      	ldrb	r3, [r7, #7]
 8000e02:	4a0d      	ldr	r2, [pc, #52]	; (8000e38 <rt_dequeue+0x44>)
 8000e04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e08:	60fb      	str	r3, [r7, #12]
	TickType_t to = rt_queue_def[Q].timeout_deq;
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	4a0b      	ldr	r2, [pc, #44]	; (8000e3c <rt_dequeue+0x48>)
 8000e0e:	011b      	lsls	r3, r3, #4
 8000e10:	4413      	add	r3, r2
 8000e12:	330c      	adds	r3, #12
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	60bb      	str	r3, [r7, #8]

	if (xQueueReceive(Qh, bf, to) == pdPASS) {
 8000e18:	68ba      	ldr	r2, [r7, #8]
 8000e1a:	6839      	ldr	r1, [r7, #0]
 8000e1c:	68f8      	ldr	r0, [r7, #12]
 8000e1e:	f008 f86f 	bl	8008f00 <xQueueReceive>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d101      	bne.n	8000e2c <rt_dequeue+0x38>
		return true;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	e000      	b.n	8000e2e <rt_dequeue+0x3a>
	}

	return false;
 8000e2c:	2300      	movs	r3, #0
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	20003570 	.word	0x20003570
 8000e3c:	0800b72c 	.word	0x0800b72c

08000e40 <rt_timer_start>:
	}

	return false;
}

bool rt_timer_start(rt_timer_t t, uint32_t timeout) {
 8000e40:	b590      	push	{r4, r7, lr}
 8000e42:	b085      	sub	sp, #20
 8000e44:	af02      	add	r7, sp, #8
 8000e46:	4603      	mov	r3, r0
 8000e48:	6039      	str	r1, [r7, #0]
 8000e4a:	71fb      	strb	r3, [r7, #7]
	return xTimerStart(rt_timers[t], timeout);
 8000e4c:	79fb      	ldrb	r3, [r7, #7]
 8000e4e:	4a0b      	ldr	r2, [pc, #44]	; (8000e7c <rt_timer_start+0x3c>)
 8000e50:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000e54:	f008 fe7e 	bl	8009b54 <xTaskGetTickCount>
 8000e58:	4602      	mov	r2, r0
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	9300      	str	r3, [sp, #0]
 8000e5e:	2300      	movs	r3, #0
 8000e60:	2101      	movs	r1, #1
 8000e62:	4620      	mov	r0, r4
 8000e64:	f009 fbfc 	bl	800a660 <xTimerGenericCommand>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	bf14      	ite	ne
 8000e6e:	2301      	movne	r3, #1
 8000e70:	2300      	moveq	r3, #0
 8000e72:	b2db      	uxtb	r3, r3
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd90      	pop	{r4, r7, pc}
 8000e7c:	20003558 	.word	0x20003558

08000e80 <rt_timer_start_ISR>:

bool rt_timer_start_ISR(rt_timer_t t, BaseType_t *pxHigherPriorityTaskWoken) {
 8000e80:	b590      	push	{r4, r7, lr}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af02      	add	r7, sp, #8
 8000e86:	4603      	mov	r3, r0
 8000e88:	6039      	str	r1, [r7, #0]
 8000e8a:	71fb      	strb	r3, [r7, #7]
	return xTimerStartFromISR(rt_timers[t], pxHigherPriorityTaskWoken);
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	4a0b      	ldr	r2, [pc, #44]	; (8000ebc <rt_timer_start_ISR+0x3c>)
 8000e90:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000e94:	f008 fe6c 	bl	8009b70 <xTaskGetTickCountFromISR>
 8000e98:	4602      	mov	r2, r0
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	9300      	str	r3, [sp, #0]
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	2106      	movs	r1, #6
 8000ea2:	4620      	mov	r0, r4
 8000ea4:	f009 fbdc 	bl	800a660 <xTimerGenericCommand>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	bf14      	ite	ne
 8000eae:	2301      	movne	r3, #1
 8000eb0:	2300      	moveq	r3, #0
 8000eb2:	b2db      	uxtb	r3, r3
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd90      	pop	{r4, r7, pc}
 8000ebc:	20003558 	.word	0x20003558

08000ec0 <timer_BLE>:
// working all the time, checking if something is received or sending data to android device

/* ************************************************************************** */
// callback
/* ************************************************************************** */
void timer_BLE(TimerHandle_t xTimer) {
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(&huart3, (uint8_t*) ble_pData, BLE_MAX_SIZE);
 8000ec8:	2203      	movs	r2, #3
 8000eca:	4904      	ldr	r1, [pc, #16]	; (8000edc <timer_BLE+0x1c>)
 8000ecc:	4804      	ldr	r0, [pc, #16]	; (8000ee0 <timer_BLE+0x20>)
 8000ece:	f006 fdcf 	bl	8007a70 <HAL_UART_Receive_DMA>
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	2000357c 	.word	0x2000357c
 8000ee0:	200037e0 	.word	0x200037e0

08000ee4 <HAL_UART_RxCpltCallback>:

void HAL_UART_TxHalfCallback(UART_HandleTypeDef *huart) {
	__NOP();
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
//	__NOP();
//	char ble_pData[BLE_MAX_SIZE];
//	memset(ble_pData, 1, BLE_MAX_SIZE);
//	ble_receive_data(ble_pData);
	xQueueBleData ble_queue = { 0 };
 8000eec:	2300      	movs	r3, #0
 8000eee:	60fb      	str	r3, [r7, #12]

	ble_queue.info = ble_received;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	733b      	strb	r3, [r7, #12]

	memcpy(&ble_queue.command, ble_pData, 1);
 8000ef4:	4b09      	ldr	r3, [pc, #36]	; (8000f1c <HAL_UART_RxCpltCallback+0x38>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	737b      	strb	r3, [r7, #13]
	memcpy(&ble_queue.valueReg1, ble_pData + 1, 1);
 8000efa:	4b09      	ldr	r3, [pc, #36]	; (8000f20 <HAL_UART_RxCpltCallback+0x3c>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	73bb      	strb	r3, [r7, #14]
	memcpy(&ble_queue.valueReg2, ble_pData + 2, 1);
 8000f00:	4b08      	ldr	r3, [pc, #32]	; (8000f24 <HAL_UART_RxCpltCallback+0x40>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	73fb      	strb	r3, [r7, #15]

	rt_enqueue_ISR(rt_queue_ble, &ble_queue);
 8000f06:	f107 030c 	add.w	r3, r7, #12
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	2000      	movs	r0, #0
 8000f0e:	f7ff ff51 	bl	8000db4 <rt_enqueue_ISR>

}
 8000f12:	bf00      	nop
 8000f14:	3710      	adds	r7, #16
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	2000357c 	.word	0x2000357c
 8000f20:	2000357d 	.word	0x2000357d
 8000f24:	2000357e 	.word	0x2000357e

08000f28 <HAL_UART_ErrorCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart);/* {
 __NOP();
 }*/

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
	__NOP();
 8000f30:	bf00      	nop
}
 8000f32:	bf00      	nop
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr

08000f3c <task_ble>:

/* ************************************************************************** */
// task
/* ************************************************************************** */
void task_ble(void *pvParameters) {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b08a      	sub	sp, #40	; 0x28
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
	(void*) pvParameters;

	bool status;
	xQueueBleData receivedBleData = { 0 };
 8000f44:	2300      	movs	r3, #0
 8000f46:	60fb      	str	r3, [r7, #12]

	for (;;) {

//		vTaskDelay(xDelay1000ms);

		status = rt_dequeue(rt_queue_ble, &receivedBleData);
 8000f48:	f107 030c 	add.w	r3, r7, #12
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	2000      	movs	r0, #0
 8000f50:	f7ff ff50 	bl	8000df4 <rt_dequeue>
 8000f54:	4603      	mov	r3, r0
 8000f56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		if (status) {
 8000f5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d0f2      	beq.n	8000f48 <task_ble+0xc>
			if (receivedBleData.info == ble_received) {
 8000f62:	7b3b      	ldrb	r3, [r7, #12]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	f040 8087 	bne.w	8001078 <task_ble+0x13c>
//				memcpy(ble_pData, receivedBleData.value, BLE_MAX_SIZE);

				switch (receivedBleData.command) {
 8000f6a:	7b7b      	ldrb	r3, [r7, #13]
 8000f6c:	3b01      	subs	r3, #1
 8000f6e:	2b08      	cmp	r3, #8
 8000f70:	d87b      	bhi.n	800106a <task_ble+0x12e>
 8000f72:	a201      	add	r2, pc, #4	; (adr r2, 8000f78 <task_ble+0x3c>)
 8000f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f78:	08000f9d 	.word	0x08000f9d
 8000f7c:	08000fa7 	.word	0x08000fa7
 8000f80:	08000fb1 	.word	0x08000fb1
 8000f84:	0800106b 	.word	0x0800106b
 8000f88:	0800106b 	.word	0x0800106b
 8000f8c:	0800106b 	.word	0x0800106b
 8000f90:	0800106b 	.word	0x0800106b
 8000f94:	0800106b 	.word	0x0800106b
 8000f98:	08001053 	.word	0x08001053
				case BLE_RECEIVED_DO_NOTHING:
					rt_evbit_set(rt_evgroup_state_machine,
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	2001      	movs	r0, #1
 8000fa0:	f7ff feac 	bl	8000cfc <rt_evbit_set>
							evgroup_state_m_do_nothing);
					break;
 8000fa4:	e069      	b.n	800107a <task_ble+0x13e>
				case BLE_RECEIVED_AUTO_MANUAL:
					rt_evbit_set(rt_evgroup_state_machine,
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	2001      	movs	r0, #1
 8000faa:	f7ff fea7 	bl	8000cfc <rt_evbit_set>
							evgroup_state_m_auto_manual);
					break;
 8000fae:	e064      	b.n	800107a <task_ble+0x13e>
				case BLE_RECEIVED_MOVEMENT:
//					rt_evbit_set(rt_evgroup_state_machine,
//							evgroup_state_m_movement);

					left_engine = receivedBleData.valueReg1;
 8000fb0:	7bbb      	ldrb	r3, [r7, #14]
 8000fb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
					right_engine = receivedBleData.valueReg2;
 8000fb6:	7bfb      	ldrb	r3, [r7, #15]
 8000fb8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
					// 0	1	1	0	0	1	0	0
					// ^
					// ccw
					// --- |        PERCENTAGE       |

					int left = u2_to_decimal(left_engine);
 8000fbc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f000 fa85 	bl	80014d0 <u2_to_decimal>
 8000fc6:	61f8      	str	r0, [r7, #28]
					int right = u2_to_decimal(right_engine);
 8000fc8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f000 fa7f 	bl	80014d0 <u2_to_decimal>
 8000fd2:	61b8      	str	r0, [r7, #24]

					// left engine
					if (left < 0) {
 8000fd4:	69fb      	ldr	r3, [r7, #28]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	da07      	bge.n	8000fea <task_ble+0xae>
						h_bridge_ccw_left();
 8000fda:	f7ff fbdd 	bl	8000798 <h_bridge_ccw_left>
						h_bridge_set_left_duty(-left);
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	425b      	negs	r3, r3
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff fb68 	bl	80006b8 <h_bridge_set_left_duty>
 8000fe8:	e013      	b.n	8001012 <task_ble+0xd6>
					} else {
						// allowed to drive forward?
						uint32_t evbits = rt_evbit_check_any(
 8000fea:	2003      	movs	r0, #3
 8000fec:	f7ff fe50 	bl	8000c90 <rt_evbit_check_any>
 8000ff0:	6178      	str	r0, [r7, #20]
								rt_evgroup_ultrasound);
						if (evbits & (1 << evgroup_ultrasound_evbit_move)) {
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	f003 0302 	and.w	r3, r3, #2
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d005      	beq.n	8001008 <task_ble+0xcc>
							// yes
							h_bridge_cw_left();
 8000ffc:	f7ff fba8 	bl	8000750 <h_bridge_cw_left>
							h_bridge_set_left_duty(left);
 8001000:	69f8      	ldr	r0, [r7, #28]
 8001002:	f7ff fb59 	bl	80006b8 <h_bridge_set_left_duty>
 8001006:	e004      	b.n	8001012 <task_ble+0xd6>
						} else {
							h_bridge_stop();
 8001008:	f7ff fc08 	bl	800081c <h_bridge_stop>
							h_bridge_set_left_duty(0);
 800100c:	2000      	movs	r0, #0
 800100e:	f7ff fb53 	bl	80006b8 <h_bridge_set_left_duty>
						}

					}

					// right engine
					if (right < 0) {
 8001012:	69bb      	ldr	r3, [r7, #24]
 8001014:	2b00      	cmp	r3, #0
 8001016:	da07      	bge.n	8001028 <task_ble+0xec>
						h_bridge_ccw_right();
 8001018:	f7ff fbce 	bl	80007b8 <h_bridge_ccw_right>
						h_bridge_set_right_duty(-right);
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	425b      	negs	r3, r3
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff fb6f 	bl	8000704 <h_bridge_set_right_duty>
						} else {
							h_bridge_stop();
							h_bridge_set_right_duty(0);
						}
					}
					break;
 8001026:	e028      	b.n	800107a <task_ble+0x13e>
						uint32_t evbits = rt_evbit_check_any(
 8001028:	2003      	movs	r0, #3
 800102a:	f7ff fe31 	bl	8000c90 <rt_evbit_check_any>
 800102e:	6138      	str	r0, [r7, #16]
						if (evbits & (1 << evgroup_ultrasound_evbit_move)) {
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	2b00      	cmp	r3, #0
 8001038:	d005      	beq.n	8001046 <task_ble+0x10a>
							h_bridge_cw_right();
 800103a:	f7ff fb99 	bl	8000770 <h_bridge_cw_right>
							h_bridge_set_right_duty(right);
 800103e:	69b8      	ldr	r0, [r7, #24]
 8001040:	f7ff fb60 	bl	8000704 <h_bridge_set_right_duty>
					break;
 8001044:	e019      	b.n	800107a <task_ble+0x13e>
							h_bridge_stop();
 8001046:	f7ff fbe9 	bl	800081c <h_bridge_stop>
							h_bridge_set_right_duty(0);
 800104a:	2000      	movs	r0, #0
 800104c:	f7ff fb5a 	bl	8000704 <h_bridge_set_right_duty>
					break;
 8001050:	e013      	b.n	800107a <task_ble+0x13e>

				case BLE_RECEIVED_ULTRASOUND_CONFIG:

					whichOne = receivedBleData.valueReg2;
 8001052:	7bfb      	ldrb	r3, [r7, #15]
 8001054:	84bb      	strh	r3, [r7, #36]	; 0x24

					ULTRASOUND_PROPER_DISTANCE_u16 = ultrasound_select_proper_distance(whichOne);
 8001056:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001058:	b2db      	uxtb	r3, r3
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fcea 	bl	8000a34 <ultrasound_select_proper_distance>
 8001060:	4603      	mov	r3, r0
 8001062:	461a      	mov	r2, r3
 8001064:	4b0f      	ldr	r3, [pc, #60]	; (80010a4 <task_ble+0x168>)
 8001066:	801a      	strh	r2, [r3, #0]

					break;
 8001068:	e007      	b.n	800107a <task_ble+0x13e>
				default:
					// unknow -> free
					rt_dequeue(rt_queue_ble, &receivedBleData);
 800106a:	f107 030c 	add.w	r3, r7, #12
 800106e:	4619      	mov	r1, r3
 8001070:	2000      	movs	r0, #0
 8001072:	f7ff febf 	bl	8000df4 <rt_dequeue>
					break;
 8001076:	e000      	b.n	800107a <task_ble+0x13e>
				}

			}
 8001078:	bf00      	nop

			if (receivedBleData.info == ble_transmit) {
 800107a:	7b3b      	ldrb	r3, [r7, #12]
 800107c:	2b01      	cmp	r3, #1
 800107e:	f47f af63 	bne.w	8000f48 <task_ble+0xc>

				memcpy(ble_pDataSend, &receivedBleData.command, 1);
 8001082:	7b7a      	ldrb	r2, [r7, #13]
 8001084:	4b08      	ldr	r3, [pc, #32]	; (80010a8 <task_ble+0x16c>)
 8001086:	701a      	strb	r2, [r3, #0]
				memcpy(ble_pDataSend + 1, &receivedBleData.valueReg1, 1);
 8001088:	4b08      	ldr	r3, [pc, #32]	; (80010ac <task_ble+0x170>)
 800108a:	7bba      	ldrb	r2, [r7, #14]
 800108c:	701a      	strb	r2, [r3, #0]
				memcpy(ble_pDataSend + 2, &receivedBleData.valueReg2, 1);
 800108e:	4b08      	ldr	r3, [pc, #32]	; (80010b0 <task_ble+0x174>)
 8001090:	7bfa      	ldrb	r2, [r7, #15]
 8001092:	701a      	strb	r2, [r3, #0]

				HAL_UART_Transmit(&huart3, (uint8_t*) ble_pDataSend,
 8001094:	2302      	movs	r3, #2
 8001096:	2203      	movs	r2, #3
 8001098:	4903      	ldr	r1, [pc, #12]	; (80010a8 <task_ble+0x16c>)
 800109a:	4806      	ldr	r0, [pc, #24]	; (80010b4 <task_ble+0x178>)
 800109c:	f006 fc4e 	bl	800793c <HAL_UART_Transmit>
		status = rt_dequeue(rt_queue_ble, &receivedBleData);
 80010a0:	e752      	b.n	8000f48 <task_ble+0xc>
 80010a2:	bf00      	nop
 80010a4:	20000000 	.word	0x20000000
 80010a8:	20003578 	.word	0x20003578
 80010ac:	20003579 	.word	0x20003579
 80010b0:	2000357a 	.word	0x2000357a
 80010b4:	200037e0 	.word	0x200037e0

080010b8 <timer_ultrasound_sensor_tigger>:
#include "tim.h"

/* ************************************************************************** */
// callback
/* ************************************************************************** */
void timer_ultrasound_sensor_tigger(TimerHandle_t xTimer) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]

	// set gpio ultrasound trigger
	HAL_GPIO_WritePin(OUT_ULTRASOUND_TRIG_GPIO_Port, OUT_ULTRASOUND_TRIG_Pin, GPIO_PIN_SET);
 80010c0:	2201      	movs	r2, #1
 80010c2:	2140      	movs	r1, #64	; 0x40
 80010c4:	4804      	ldr	r0, [pc, #16]	; (80010d8 <timer_ultrasound_sensor_tigger+0x20>)
 80010c6:	f003 f829 	bl	800411c <HAL_GPIO_WritePin>

	// set timer to 10 us, and start!
	HAL_TIM_Base_Start_IT(&htim10);
 80010ca:	4804      	ldr	r0, [pc, #16]	; (80010dc <timer_ultrasound_sensor_tigger+0x24>)
 80010cc:	f005 f948 	bl	8006360 <HAL_TIM_Base_Start_IT>
	// also... in async is waiting for rising / falling edge (void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin))
	// if rising edge start timer 4 for counting up
	// if falling edge stop timer 4
	// calulcate difference
	// calulcate distance between obstacle and vehicle
}
 80010d0:	bf00      	nop
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	40020800 	.word	0x40020800
 80010dc:	200036ac 	.word	0x200036ac

080010e0 <task_eyes>:

void task_eyes(void *pvParameters) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]

	// start auto-reloaded timer for triggering ultrasound sensor
	rt_timer_start(rt_timer_ultrasound_sensor_trigger, 100);
 80010e8:	2164      	movs	r1, #100	; 0x64
 80010ea:	2001      	movs	r0, #1
 80010ec:	f7ff fea8 	bl	8000e40 <rt_timer_start>

	(void*) pvParameters;

	for (;;) {

		taskYIELD();
 80010f0:	4b04      	ldr	r3, [pc, #16]	; (8001104 <task_eyes+0x24>)
 80010f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	f3bf 8f4f 	dsb	sy
 80010fc:	f3bf 8f6f 	isb	sy
 8001100:	e7f6      	b.n	80010f0 <task_eyes+0x10>
 8001102:	bf00      	nop
 8001104:	e000ed04 	.word	0xe000ed04

08001108 <task_memory>:
//#include "task_memory.h"

#include "FreeRTOS.h"
#include "task.h"
#include "runtime.h"
void task_memory(void *pvParameters) {
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]

	(void*) pvParameters;
//	rt_timer_start(rt_timer_jakis_tam, 300);
	for (;;) {
//		vTaskDelay(pdMS_TO_TICKS(1000));
		taskYIELD();
 8001110:	4b04      	ldr	r3, [pc, #16]	; (8001124 <task_memory+0x1c>)
 8001112:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	f3bf 8f4f 	dsb	sy
 800111c:	f3bf 8f6f 	isb	sy
 8001120:	e7f6      	b.n	8001110 <task_memory+0x8>
 8001122:	bf00      	nop
 8001124:	e000ed04 	.word	0xe000ed04

08001128 <HAL_GPIO_EXTI_Callback>:
//bool ultrasound_done = false;
uint8_t pData[BLE_MAX_SIZE];
volatile uint16_t counter = 0;
extern char temperature_measurement[SIZE_OF_TEMPERATURE_MEASURMENT_ARRAY];
// interrupt pin callback
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	80fb      	strh	r3, [r7, #6]
//	IRQ_ULTRASOUND_ECHO_Pin
	if (GPIO_Pin & IRQ_ULTRASOUND_ECHO_Pin) {
 8001132:	88fb      	ldrh	r3, [r7, #6]
 8001134:	f003 0302 	and.w	r3, r3, #2
 8001138:	2b00      	cmp	r3, #0
 800113a:	d047      	beq.n	80011cc <HAL_GPIO_EXTI_Callback+0xa4>

		if (HAL_GPIO_ReadPin(IRQ_ULTRASOUND_ECHO_GPIO_Port,
 800113c:	2102      	movs	r1, #2
 800113e:	482d      	ldr	r0, [pc, #180]	; (80011f4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001140:	f002 ffc6 	bl	80040d0 <HAL_GPIO_ReadPin>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d006      	beq.n	8001158 <HAL_GPIO_EXTI_Callback+0x30>
		IRQ_ULTRASOUND_ECHO_Pin)) {
			TIM4->CNT = 0;
 800114a:	4b2b      	ldr	r3, [pc, #172]	; (80011f8 <HAL_GPIO_EXTI_Callback+0xd0>)
 800114c:	2200      	movs	r2, #0
 800114e:	625a      	str	r2, [r3, #36]	; 0x24
			HAL_TIM_Base_Start(&htim4);
 8001150:	482a      	ldr	r0, [pc, #168]	; (80011fc <HAL_GPIO_EXTI_Callback+0xd4>)
 8001152:	f005 f839 	bl	80061c8 <HAL_TIM_Base_Start>
 8001156:	e039      	b.n	80011cc <HAL_GPIO_EXTI_Callback+0xa4>
		} else {
			HAL_TIM_Base_Stop(&htim4);
 8001158:	4828      	ldr	r0, [pc, #160]	; (80011fc <HAL_GPIO_EXTI_Callback+0xd4>)
 800115a:	f005 f89b 	bl	8006294 <HAL_TIM_Base_Stop>
			uint16_t count = TIM4->CNT;
 800115e:	4b26      	ldr	r3, [pc, #152]	; (80011f8 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001162:	b29b      	uxth	r3, r3
 8001164:	82fb      	strh	r3, [r7, #22]

			/// 	clear 	(if > 30 cm) 	==> 	allowed to drive forward
			/// 	set 	(if < 30 cm) 	==> 	forbidden to drive forward

//			uint16_t dis30 = (uint16_t) ULTRASOUND_PROPER_DISTANCE;
			if (count > ULTRASOUND_PROPER_DISTANCE_u16) {
 8001166:	8afa      	ldrh	r2, [r7, #22]
 8001168:	4b25      	ldr	r3, [pc, #148]	; (8001200 <HAL_GPIO_EXTI_Callback+0xd8>)
 800116a:	881b      	ldrh	r3, [r3, #0]
 800116c:	b29b      	uxth	r3, r3
 800116e:	429a      	cmp	r2, r3
 8001170:	d904      	bls.n	800117c <HAL_GPIO_EXTI_Callback+0x54>
				rt_evbit_set_ISR(rt_evgroup_ultrasound,
 8001172:	2101      	movs	r1, #1
 8001174:	2003      	movs	r0, #3
 8001176:	f7ff fddb 	bl	8000d30 <rt_evbit_set_ISR>
 800117a:	e003      	b.n	8001184 <HAL_GPIO_EXTI_Callback+0x5c>
						evgroup_ultrasound_evbit_move);
			} else {
				rt_evbit_clear_ISR(rt_evgroup_ultrasound,
 800117c:	2101      	movs	r1, #1
 800117e:	2003      	movs	r0, #3
 8001180:	f7ff fda0 	bl	8000cc4 <rt_evbit_clear_ISR>
						evgroup_ultrasound_evbit_move);
			}

			if (counter > 8) {
 8001184:	4b1f      	ldr	r3, [pc, #124]	; (8001204 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001186:	881b      	ldrh	r3, [r3, #0]
 8001188:	b29b      	uxth	r3, r3
 800118a:	2b08      	cmp	r3, #8
 800118c:	d917      	bls.n	80011be <HAL_GPIO_EXTI_Callback+0x96>
				counter = 0;
 800118e:	4b1d      	ldr	r3, [pc, #116]	; (8001204 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001190:	2200      	movs	r2, #0
 8001192:	801a      	strh	r2, [r3, #0]
				xQueueBleData toBeTransmit_ble_pData = { 0 };
 8001194:	2300      	movs	r3, #0
 8001196:	613b      	str	r3, [r7, #16]
				toBeTransmit_ble_pData.info = ble_transmit;
 8001198:	2301      	movs	r3, #1
 800119a:	743b      	strb	r3, [r7, #16]
				toBeTransmit_ble_pData.command =
 800119c:	230a      	movs	r3, #10
 800119e:	747b      	strb	r3, [r7, #17]
						(uint8_t) BLE_TRANSMIT_ULTRASOUND_VALUE;
				toBeTransmit_ble_pData.valueReg1 = ((uint8_t*) &count)[0]; // LSB
 80011a0:	f107 0316 	add.w	r3, r7, #22
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	74bb      	strb	r3, [r7, #18]
				toBeTransmit_ble_pData.valueReg2 = ((uint8_t*) &count)[1]; // MSB
 80011a8:	f107 0316 	add.w	r3, r7, #22
 80011ac:	3301      	adds	r3, #1
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	74fb      	strb	r3, [r7, #19]
				rt_enqueue_ISR(rt_queue_ble, &toBeTransmit_ble_pData);
 80011b2:	f107 0310 	add.w	r3, r7, #16
 80011b6:	4619      	mov	r1, r3
 80011b8:	2000      	movs	r0, #0
 80011ba:	f7ff fdfb 	bl	8000db4 <rt_enqueue_ISR>
			}

			counter++;
 80011be:	4b11      	ldr	r3, [pc, #68]	; (8001204 <HAL_GPIO_EXTI_Callback+0xdc>)
 80011c0:	881b      	ldrh	r3, [r3, #0]
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	3301      	adds	r3, #1
 80011c6:	b29a      	uxth	r2, r3
 80011c8:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <HAL_GPIO_EXTI_Callback+0xdc>)
 80011ca:	801a      	strh	r2, [r3, #0]

		}
	}

//	BLE INTERRUPT -> SOMETHING IS RECEIVED
	if (GPIO_Pin & IRQ_BLE_Pin) {
 80011cc:	88fb      	ldrh	r3, [r7, #6]
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d009      	beq.n	80011ea <HAL_GPIO_EXTI_Callback+0xc2>
		BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 80011d6:	2300      	movs	r3, #0
 80011d8:	60fb      	str	r3, [r7, #12]

//		ble_receive_data(pData);
		pxHigherPriorityTaskWoken = pdTRUE;
 80011da:	2301      	movs	r3, #1
 80011dc:	60fb      	str	r3, [r7, #12]
		rt_timer_start_ISR(rt_timer_BLE, &pxHigherPriorityTaskWoken);
 80011de:	f107 030c 	add.w	r3, r7, #12
 80011e2:	4619      	mov	r1, r3
 80011e4:	2000      	movs	r0, #0
 80011e6:	f7ff fe4b 	bl	8000e80 <rt_timer_start_ISR>
//			xTimerStartFromISR(rt_timers[T], pxHigherPriorityTaskWoken);
	}
}
 80011ea:	bf00      	nop
 80011ec:	3718      	adds	r7, #24
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40020400 	.word	0x40020400
 80011f8:	40000800 	.word	0x40000800
 80011fc:	20003670 	.word	0x20003670
 8001200:	20000000 	.word	0x20000000
 8001204:	20000030 	.word	0x20000030

08001208 <HAL_ADC_ConvCpltCallback>:
} selectADC_t;

volatile selectADC_t selectADC = adc_phototransitor_front;
// temperature measurement completed? enqueue bluetooth :-)
/// sending raw data of temperature from MCU to BLE queue
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001208:	b580      	push	{r7, lr}
 800120a:	b084      	sub	sp, #16
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
//	toBeTransmit_ble_pData.info = ble_transmit;
//	toBeTransmit_ble_pData.command = 0x00;
//	toBeTransmit_ble_pData.valueReg1 = ((uint8_t*) &temperature_measurement)[2]; // MSB
//	toBeTransmit_ble_pData.valueReg2 = ((uint8_t*) &temperature_measurement)[3]; // LSB
//	rt_enqueue_ISR(rt_queue_ble, &toBeTransmit_ble_pData);
	uint8_t raw_value = (uint8_t) HAL_ADC_GetValue(hadc);
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f001 fd03 	bl	8002c1c <HAL_ADC_GetValue>
 8001216:	4603      	mov	r3, r0
 8001218:	73fb      	strb	r3, [r7, #15]
	xQueueBleData toBeTransmit_ble_pData = { 0 };
 800121a:	2300      	movs	r3, #0
 800121c:	60bb      	str	r3, [r7, #8]
	toBeTransmit_ble_pData.info = ble_transmit;
 800121e:	2301      	movs	r3, #1
 8001220:	723b      	strb	r3, [r7, #8]
	toBeTransmit_ble_pData.valueReg1 = raw_value;
 8001222:	7bfb      	ldrb	r3, [r7, #15]
 8001224:	72bb      	strb	r3, [r7, #10]
	toBeTransmit_ble_pData.valueReg2 = 0x00;
 8001226:	2300      	movs	r3, #0
 8001228:	72fb      	strb	r3, [r7, #11]

	switch (selectADC) {
 800122a:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <HAL_ADC_ConvCpltCallback+0x50>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	b2db      	uxtb	r3, r3
 8001230:	2b00      	cmp	r3, #0
 8001232:	d002      	beq.n	800123a <HAL_ADC_ConvCpltCallback+0x32>
 8001234:	2b01      	cmp	r3, #1
 8001236:	d003      	beq.n	8001240 <HAL_ADC_ConvCpltCallback+0x38>
	case adc_phototransistor_back:
		toBeTransmit_ble_pData.command =
		BLE_TRANSMIT_PHOTOTRANSISTOR_BACK_VALUE;
		break;
	default:
		return;
 8001238:	e00b      	b.n	8001252 <HAL_ADC_ConvCpltCallback+0x4a>
		toBeTransmit_ble_pData.command =
 800123a:	230b      	movs	r3, #11
 800123c:	727b      	strb	r3, [r7, #9]
		break;
 800123e:	e002      	b.n	8001246 <HAL_ADC_ConvCpltCallback+0x3e>
		toBeTransmit_ble_pData.command =
 8001240:	230c      	movs	r3, #12
 8001242:	727b      	strb	r3, [r7, #9]
		break;
 8001244:	bf00      	nop
	}

	rt_enqueue_ISR(rt_queue_ble, &toBeTransmit_ble_pData);
 8001246:	f107 0308 	add.w	r3, r7, #8
 800124a:	4619      	mov	r1, r3
 800124c:	2000      	movs	r0, #0
 800124e:	f7ff fdb1 	bl	8000db4 <rt_enqueue_ISR>
}
 8001252:	3710      	adds	r7, #16
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	20000032 	.word	0x20000032

0800125c <task_sensors>:

void task_sensors(void *pvParameters) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b08c      	sub	sp, #48	; 0x30
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
	(void*) pvParameters;

	QMC5883L_Initialize(MODE_CONTROL_CONTINUOUS, OUTPUT_DATA_RATE_200HZ,
 8001264:	2380      	movs	r3, #128	; 0x80
 8001266:	2200      	movs	r2, #0
 8001268:	210c      	movs	r1, #12
 800126a:	2000      	movs	r0, #0
 800126c:	f7ff fb61 	bl	8000932 <QMC5883L_Initialize>
			FULL_SCALE_2G, OVER_SAMPLE_RATIO_128);
	QMC5883L_InterruptConfig(INTERRUPT_DISABLE);
 8001270:	2000      	movs	r0, #0
 8001272:	f7ff fb83 	bl	800097c <QMC5883L_InterruptConfig>

//Mode Register
//Continuous-Measurement Mode
	QMC5883L_Write_Reg(0x02, 0x00);
 8001276:	2100      	movs	r1, #0
 8001278:	2002      	movs	r0, #2
 800127a:	f7ff fb07 	bl	800088c <QMC5883L_Write_Reg>
//	uint8_t whereADC = 0;

	for (;;) {

		int16_t X = 0;
 800127e:	2300      	movs	r3, #0
 8001280:	857b      	strh	r3, [r7, #42]	; 0x2a
		int16_t Y = 0;
 8001282:	2300      	movs	r3, #0
 8001284:	853b      	strh	r3, [r7, #40]	; 0x28
		int16_t Z = 0;
 8001286:	2300      	movs	r3, #0
 8001288:	84fb      	strh	r3, [r7, #38]	; 0x26

		static uint32_t PreviousTicksMagnetometer = 0U;
		static uint32_t PreviousTicksADC = 0U;
		uint32_t CurrentTicks = (uint32_t) xTaskGetTickCount();
 800128a:	f008 fc63 	bl	8009b54 <xTaskGetTickCount>
 800128e:	62f8      	str	r0, [r7, #44]	; 0x2c
		if ((CurrentTicks - PreviousTicksMagnetometer) >= 500u) { // 5 ms
 8001290:	4b67      	ldr	r3, [pc, #412]	; (8001430 <task_sensors+0x1d4>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800129c:	d35d      	bcc.n	800135a <task_sensors+0xfe>
			PreviousTicksMagnetometer = (uint32_t) xTaskGetTickCount();
 800129e:	f008 fc59 	bl	8009b54 <xTaskGetTickCount>
 80012a2:	4602      	mov	r2, r0
 80012a4:	4b62      	ldr	r3, [pc, #392]	; (8001430 <task_sensors+0x1d4>)
 80012a6:	601a      	str	r2, [r3, #0]
			QMC5883L_Read_Data(&X, &Y, &Z);
 80012a8:	f107 0226 	add.w	r2, r7, #38	; 0x26
 80012ac:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80012b0:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fb05 	bl	80008c4 <QMC5883L_Read_Data>
//			BLE_TRANSMIT_X
//			BLE_TRANSMIT_Y
//			BLE_TRANSMIT_Z

			QMC5883L_Scale(&X, &Y, &Z);
 80012ba:	f107 0226 	add.w	r2, r7, #38	; 0x26
 80012be:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80012c2:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff fb6e 	bl	80009a8 <QMC5883L_Scale>

			xQueueBleData toBeTransmit_ble_pData = { 0 };
 80012cc:	2300      	movs	r3, #0
 80012ce:	623b      	str	r3, [r7, #32]
			toBeTransmit_ble_pData.info = ble_transmit;
 80012d0:	2301      	movs	r3, #1
 80012d2:	f887 3020 	strb.w	r3, [r7, #32]
			toBeTransmit_ble_pData.command = BLE_TRANSMIT_X;
 80012d6:	2305      	movs	r3, #5
 80012d8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

			type_casting.uint16[0] = X; //int16_to_u2(X);
 80012dc:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80012e0:	b29a      	uxth	r2, r3
 80012e2:	4b54      	ldr	r3, [pc, #336]	; (8001434 <task_sensors+0x1d8>)
 80012e4:	801a      	strh	r2, [r3, #0]
			toBeTransmit_ble_pData.valueReg1 = type_casting.uint8[0]; //((uint8_t*) &X)[0]; // MSB // 1111 1111
 80012e6:	4b53      	ldr	r3, [pc, #332]	; (8001434 <task_sensors+0x1d8>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
			toBeTransmit_ble_pData.valueReg2 = type_casting.uint8[1]; //((uint8_t*) &X)[1]; // LSB 1010 1010
 80012ee:	4b51      	ldr	r3, [pc, #324]	; (8001434 <task_sensors+0x1d8>)
 80012f0:	785b      	ldrb	r3, [r3, #1]
 80012f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			rt_enqueue(rt_queue_ble, &toBeTransmit_ble_pData);
 80012f6:	f107 0320 	add.w	r3, r7, #32
 80012fa:	4619      	mov	r1, r3
 80012fc:	2000      	movs	r0, #0
 80012fe:	f7ff fd33 	bl	8000d68 <rt_enqueue>

			toBeTransmit_ble_pData.command = BLE_TRANSMIT_Y;
 8001302:	2306      	movs	r3, #6
 8001304:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			type_casting.uint16[0] = Y; //int16_to_u2(Y);
 8001308:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800130c:	b29a      	uxth	r2, r3
 800130e:	4b49      	ldr	r3, [pc, #292]	; (8001434 <task_sensors+0x1d8>)
 8001310:	801a      	strh	r2, [r3, #0]
			toBeTransmit_ble_pData.valueReg1 = type_casting.uint8[0];
 8001312:	4b48      	ldr	r3, [pc, #288]	; (8001434 <task_sensors+0x1d8>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
			toBeTransmit_ble_pData.valueReg2 = type_casting.uint8[1];
 800131a:	4b46      	ldr	r3, [pc, #280]	; (8001434 <task_sensors+0x1d8>)
 800131c:	785b      	ldrb	r3, [r3, #1]
 800131e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			rt_enqueue(rt_queue_ble, &toBeTransmit_ble_pData);
 8001322:	f107 0320 	add.w	r3, r7, #32
 8001326:	4619      	mov	r1, r3
 8001328:	2000      	movs	r0, #0
 800132a:	f7ff fd1d 	bl	8000d68 <rt_enqueue>

			toBeTransmit_ble_pData.command = BLE_TRANSMIT_Z;
 800132e:	2307      	movs	r3, #7
 8001330:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			type_casting.uint16[0] = Z; //int16_to_u2(Z);
 8001334:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001338:	b29a      	uxth	r2, r3
 800133a:	4b3e      	ldr	r3, [pc, #248]	; (8001434 <task_sensors+0x1d8>)
 800133c:	801a      	strh	r2, [r3, #0]
			toBeTransmit_ble_pData.valueReg1 = type_casting.uint8[0];
 800133e:	4b3d      	ldr	r3, [pc, #244]	; (8001434 <task_sensors+0x1d8>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
			toBeTransmit_ble_pData.valueReg2 = type_casting.uint8[1];
 8001346:	4b3b      	ldr	r3, [pc, #236]	; (8001434 <task_sensors+0x1d8>)
 8001348:	785b      	ldrb	r3, [r3, #1]
 800134a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			rt_enqueue(rt_queue_ble, &toBeTransmit_ble_pData);
 800134e:	f107 0320 	add.w	r3, r7, #32
 8001352:	4619      	mov	r1, r3
 8001354:	2000      	movs	r0, #0
 8001356:	f7ff fd07 	bl	8000d68 <rt_enqueue>

		}

		if ((CurrentTicks - PreviousTicksADC) >= 200u) { // 200 ms
 800135a:	4b37      	ldr	r3, [pc, #220]	; (8001438 <task_sensors+0x1dc>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2bc7      	cmp	r3, #199	; 0xc7
 8001364:	d95a      	bls.n	800141c <task_sensors+0x1c0>
			PreviousTicksADC = (uint32_t) xTaskGetTickCount();
 8001366:	f008 fbf5 	bl	8009b54 <xTaskGetTickCount>
 800136a:	4602      	mov	r2, r0
 800136c:	4b32      	ldr	r3, [pc, #200]	; (8001438 <task_sensors+0x1dc>)
 800136e:	601a      	str	r2, [r3, #0]

			if (selectADC == adc_phototransitor_front) {
 8001370:	4b32      	ldr	r3, [pc, #200]	; (800143c <task_sensors+0x1e0>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	b2db      	uxtb	r3, r3
 8001376:	2b00      	cmp	r3, #0
 8001378:	d11c      	bne.n	80013b4 <task_sensors+0x158>
				ADC_ChannelConfTypeDef sConfig = { 0 };
 800137a:	f107 0314 	add.w	r3, r7, #20
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
 8001382:	605a      	str	r2, [r3, #4]
 8001384:	609a      	str	r2, [r3, #8]
				/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
				 */
				sConfig.Channel = ADC_CHANNEL_1; // photo back1
 8001386:	2301      	movs	r3, #1
 8001388:	617b      	str	r3, [r7, #20]
				//	sConfig.Channel = ADC_CHANNEL_7; // photo front
				sConfig.Rank = ADC_REGULAR_RANK_1;
 800138a:	2301      	movs	r3, #1
 800138c:	61bb      	str	r3, [r7, #24]
				sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 800138e:	2300      	movs	r3, #0
 8001390:	61fb      	str	r3, [r7, #28]
				if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8001392:	f107 0314 	add.w	r3, r7, #20
 8001396:	4619      	mov	r1, r3
 8001398:	4829      	ldr	r0, [pc, #164]	; (8001440 <task_sensors+0x1e4>)
 800139a:	f001 fd95 	bl	8002ec8 <HAL_ADC_ConfigChannel>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <task_sensors+0x14c>
					Error_Handler();
 80013a4:	f000 fbfe 	bl	8001ba4 <Error_Handler>
				}
				HAL_ADC_ConfigChannel(&hadc, &sConfig);
 80013a8:	f107 0314 	add.w	r3, r7, #20
 80013ac:	4619      	mov	r1, r3
 80013ae:	4824      	ldr	r0, [pc, #144]	; (8001440 <task_sensors+0x1e4>)
 80013b0:	f001 fd8a 	bl	8002ec8 <HAL_ADC_ConfigChannel>
			}

			if (selectADC == adc_phototransistor_back) {
 80013b4:	4b21      	ldr	r3, [pc, #132]	; (800143c <task_sensors+0x1e0>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d11c      	bne.n	80013f8 <task_sensors+0x19c>
				ADC_ChannelConfTypeDef sConfig = { 0 };
 80013be:	f107 0308 	add.w	r3, r7, #8
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]
				/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
				 */
//					sConfig.Channel = ADC_CHANNEL_1; // photo back1
				sConfig.Channel = ADC_CHANNEL_7; // photo front
 80013ca:	2307      	movs	r3, #7
 80013cc:	60bb      	str	r3, [r7, #8]
				sConfig.Rank = ADC_REGULAR_RANK_1;
 80013ce:	2301      	movs	r3, #1
 80013d0:	60fb      	str	r3, [r7, #12]
				sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 80013d2:	2300      	movs	r3, #0
 80013d4:	613b      	str	r3, [r7, #16]
				if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80013d6:	f107 0308 	add.w	r3, r7, #8
 80013da:	4619      	mov	r1, r3
 80013dc:	4818      	ldr	r0, [pc, #96]	; (8001440 <task_sensors+0x1e4>)
 80013de:	f001 fd73 	bl	8002ec8 <HAL_ADC_ConfigChannel>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <task_sensors+0x190>
					Error_Handler();
 80013e8:	f000 fbdc 	bl	8001ba4 <Error_Handler>
				}
				HAL_ADC_ConfigChannel(&hadc, &sConfig);
 80013ec:	f107 0308 	add.w	r3, r7, #8
 80013f0:	4619      	mov	r1, r3
 80013f2:	4813      	ldr	r0, [pc, #76]	; (8001440 <task_sensors+0x1e4>)
 80013f4:	f001 fd68 	bl	8002ec8 <HAL_ADC_ConfigChannel>
			}

			HAL_ADC_Start_IT(&hadc);
 80013f8:	4811      	ldr	r0, [pc, #68]	; (8001440 <task_sensors+0x1e4>)
 80013fa:	f001 fb97 	bl	8002b2c <HAL_ADC_Start_IT>
			selectADC++;
 80013fe:	4b0f      	ldr	r3, [pc, #60]	; (800143c <task_sensors+0x1e0>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	b2db      	uxtb	r3, r3
 8001404:	3301      	adds	r3, #1
 8001406:	b2da      	uxtb	r2, r3
 8001408:	4b0c      	ldr	r3, [pc, #48]	; (800143c <task_sensors+0x1e0>)
 800140a:	701a      	strb	r2, [r3, #0]
			if (selectADC == adc_N) {
 800140c:	4b0b      	ldr	r3, [pc, #44]	; (800143c <task_sensors+0x1e0>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	b2db      	uxtb	r3, r3
 8001412:	2b02      	cmp	r3, #2
 8001414:	d102      	bne.n	800141c <task_sensors+0x1c0>
				selectADC = 0;
 8001416:	4b09      	ldr	r3, [pc, #36]	; (800143c <task_sensors+0x1e0>)
 8001418:	2200      	movs	r2, #0
 800141a:	701a      	strb	r2, [r3, #0]
			}
		}
		taskYIELD();
 800141c:	4b09      	ldr	r3, [pc, #36]	; (8001444 <task_sensors+0x1e8>)
 800141e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	f3bf 8f4f 	dsb	sy
 8001428:	f3bf 8f6f 	isb	sy
	for (;;) {
 800142c:	e727      	b.n	800127e <task_sensors+0x22>
 800142e:	bf00      	nop
 8001430:	20000034 	.word	0x20000034
 8001434:	20003584 	.word	0x20003584
 8001438:	20000038 	.word	0x20000038
 800143c:	20000032 	.word	0x20000032
 8001440:	20003588 	.word	0x20003588
 8001444:	e000ed04 	.word	0xe000ed04

08001448 <task_state_machine>:
#include "runtime.h"
#include "state_machine.h"
#include "h_bridge.h"
#include "bluetooth_le.h"

void task_state_machine(void *pvParameters) {
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]

	(void*) pvParameters;

	uint32_t evgroup = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	60fb      	str	r3, [r7, #12]
	bool tasks_disabled = false;
 8001454:	2300      	movs	r3, #0
 8001456:	72fb      	strb	r3, [r7, #11]
//	xQueueBleData receivedBleData = { 0 };

	for (;;) {

		evgroup = rt_evbitwait_any(rt_evgroup_state_machine);
 8001458:	2001      	movs	r0, #1
 800145a:	f7ff fbfd 	bl	8000c58 <rt_evbitwait_any>
 800145e:	60f8      	str	r0, [r7, #12]

		if (evgroup & (1 << evgroup_state_m_do_nothing)) {
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	2b00      	cmp	r3, #0
 8001468:	d007      	beq.n	800147a <task_state_machine+0x32>

			h_bridge_coast();
 800146a:	f7ff f9b9 	bl	80007e0 <h_bridge_coast>
			h_bridge_set_left_duty(0);
 800146e:	2000      	movs	r0, #0
 8001470:	f7ff f922 	bl	80006b8 <h_bridge_set_left_duty>
			h_bridge_set_right_duty(0);
 8001474:	2000      	movs	r0, #0
 8001476:	f7ff f945 	bl	8000704 <h_bridge_set_right_duty>
		}
		if (evgroup & (1 << evgroup_state_m_auto_manual)) {
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	f003 0302 	and.w	r3, r3, #2
 8001480:	2b00      	cmp	r3, #0
 8001482:	d0e9      	beq.n	8001458 <task_state_machine+0x10>
			if (tasks_disabled) {
 8001484:	7afb      	ldrb	r3, [r7, #11]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d00f      	beq.n	80014aa <task_state_machine+0x62>
				vTaskResume(rt_tasks[rt_task_eyes]);
 800148a:	4b10      	ldr	r3, [pc, #64]	; (80014cc <task_state_machine+0x84>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	4618      	mov	r0, r3
 8001490:	f008 f9f4 	bl	800987c <vTaskResume>
				vTaskResume(rt_tasks[rt_task_memory]);
 8001494:	4b0d      	ldr	r3, [pc, #52]	; (80014cc <task_state_machine+0x84>)
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	4618      	mov	r0, r3
 800149a:	f008 f9ef 	bl	800987c <vTaskResume>
				vTaskResume(rt_tasks[rt_task_sensors]);
 800149e:	4b0b      	ldr	r3, [pc, #44]	; (80014cc <task_state_machine+0x84>)
 80014a0:	68db      	ldr	r3, [r3, #12]
 80014a2:	4618      	mov	r0, r3
 80014a4:	f008 f9ea 	bl	800987c <vTaskResume>
 80014a8:	e7d6      	b.n	8001458 <task_state_machine+0x10>
			} else {
				vTaskSuspend(rt_tasks[rt_task_eyes]);
 80014aa:	4b08      	ldr	r3, [pc, #32]	; (80014cc <task_state_machine+0x84>)
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f008 f936 	bl	8009720 <vTaskSuspend>
				vTaskSuspend(rt_tasks[rt_task_memory]);
 80014b4:	4b05      	ldr	r3, [pc, #20]	; (80014cc <task_state_machine+0x84>)
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f008 f931 	bl	8009720 <vTaskSuspend>
				vTaskSuspend(rt_tasks[rt_task_sensors]);
 80014be:	4b03      	ldr	r3, [pc, #12]	; (80014cc <task_state_machine+0x84>)
 80014c0:	68db      	ldr	r3, [r3, #12]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f008 f92c 	bl	8009720 <vTaskSuspend>
		evgroup = rt_evbitwait_any(rt_evgroup_state_machine);
 80014c8:	e7c6      	b.n	8001458 <task_state_machine+0x10>
 80014ca:	bf00      	nop
 80014cc:	20003544 	.word	0x20003544

080014d0 <u2_to_decimal>:

#include "utility.h"
#include <math.h>
#include "stdlib.h"

int u2_to_decimal(uint8_t u2) {
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	71fb      	strb	r3, [r7, #7]

	char value = 0;
 80014da:	2300      	movs	r3, #0
 80014dc:	73fb      	strb	r3, [r7, #15]

	if (u2 & (1 << 7)) {
 80014de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	da0a      	bge.n	80014fc <u2_to_decimal+0x2c>

		value = u2;
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	73fb      	strb	r3, [r7, #15]
		value = ~value;
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
 80014ec:	43db      	mvns	r3, r3
 80014ee:	73fb      	strb	r3, [r7, #15]
		value += 1;
 80014f0:	7bfb      	ldrb	r3, [r7, #15]
 80014f2:	3301      	adds	r3, #1
 80014f4:	73fb      	strb	r3, [r7, #15]
		return (int) -value;
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
 80014f8:	425b      	negs	r3, r3
 80014fa:	e002      	b.n	8001502 <u2_to_decimal+0x32>

	} else {
		value = u2;
 80014fc:	79fb      	ldrb	r3, [r7, #7]
 80014fe:	73fb      	strb	r3, [r7, #15]
		return (int) value;
 8001500:	7bfb      	ldrb	r3, [r7, #15]
	}

}
 8001502:	4618      	mov	r0, r3
 8001504:	3714      	adds	r7, #20
 8001506:	46bd      	mov	sp, r7
 8001508:	bc80      	pop	{r7}
 800150a:	4770      	bx	lr

0800150c <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001512:	1d3b      	adds	r3, r7, #4
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
 800151a:	609a      	str	r2, [r3, #8]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 800151c:	4b26      	ldr	r3, [pc, #152]	; (80015b8 <MX_ADC_Init+0xac>)
 800151e:	4a27      	ldr	r2, [pc, #156]	; (80015bc <MX_ADC_Init+0xb0>)
 8001520:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001522:	4b25      	ldr	r3, [pc, #148]	; (80015b8 <MX_ADC_Init+0xac>)
 8001524:	2200      	movs	r2, #0
 8001526:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_8B;
 8001528:	4b23      	ldr	r3, [pc, #140]	; (80015b8 <MX_ADC_Init+0xac>)
 800152a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800152e:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001530:	4b21      	ldr	r3, [pc, #132]	; (80015b8 <MX_ADC_Init+0xac>)
 8001532:	2200      	movs	r2, #0
 8001534:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001536:	4b20      	ldr	r3, [pc, #128]	; (80015b8 <MX_ADC_Init+0xac>)
 8001538:	2200      	movs	r2, #0
 800153a:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800153c:	4b1e      	ldr	r3, [pc, #120]	; (80015b8 <MX_ADC_Init+0xac>)
 800153e:	2200      	movs	r2, #0
 8001540:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8001542:	4b1d      	ldr	r3, [pc, #116]	; (80015b8 <MX_ADC_Init+0xac>)
 8001544:	2200      	movs	r2, #0
 8001546:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8001548:	4b1b      	ldr	r3, [pc, #108]	; (80015b8 <MX_ADC_Init+0xac>)
 800154a:	2200      	movs	r2, #0
 800154c:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 800154e:	4b1a      	ldr	r3, [pc, #104]	; (80015b8 <MX_ADC_Init+0xac>)
 8001550:	2200      	movs	r2, #0
 8001552:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001554:	4b18      	ldr	r3, [pc, #96]	; (80015b8 <MX_ADC_Init+0xac>)
 8001556:	2200      	movs	r2, #0
 8001558:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 800155c:	4b16      	ldr	r3, [pc, #88]	; (80015b8 <MX_ADC_Init+0xac>)
 800155e:	2201      	movs	r2, #1
 8001560:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001562:	4b15      	ldr	r3, [pc, #84]	; (80015b8 <MX_ADC_Init+0xac>)
 8001564:	2200      	movs	r2, #0
 8001566:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800156a:	4b13      	ldr	r3, [pc, #76]	; (80015b8 <MX_ADC_Init+0xac>)
 800156c:	2210      	movs	r2, #16
 800156e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001570:	4b11      	ldr	r3, [pc, #68]	; (80015b8 <MX_ADC_Init+0xac>)
 8001572:	2200      	movs	r2, #0
 8001574:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001576:	4b10      	ldr	r3, [pc, #64]	; (80015b8 <MX_ADC_Init+0xac>)
 8001578:	2200      	movs	r2, #0
 800157a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800157e:	480e      	ldr	r0, [pc, #56]	; (80015b8 <MX_ADC_Init+0xac>)
 8001580:	f001 f830 	bl	80025e4 <HAL_ADC_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_ADC_Init+0x82>
  {
    Error_Handler();
 800158a:	f000 fb0b 	bl	8001ba4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800158e:	2301      	movs	r3, #1
 8001590:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001592:	2301      	movs	r3, #1
 8001594:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8001596:	2300      	movs	r3, #0
 8001598:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	4619      	mov	r1, r3
 800159e:	4806      	ldr	r0, [pc, #24]	; (80015b8 <MX_ADC_Init+0xac>)
 80015a0:	f001 fc92 	bl	8002ec8 <HAL_ADC_ConfigChannel>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_ADC_Init+0xa2>
  {
    Error_Handler();
 80015aa:	f000 fafb 	bl	8001ba4 <Error_Handler>
  }

}
 80015ae:	bf00      	nop
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20003588 	.word	0x20003588
 80015bc:	40012400 	.word	0x40012400

080015c0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08c      	sub	sp, #48	; 0x30
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c8:	f107 031c 	add.w	r3, r7, #28
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a31      	ldr	r2, [pc, #196]	; (80016a4 <HAL_ADC_MspInit+0xe4>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d15c      	bne.n	800169c <HAL_ADC_MspInit+0xdc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015e2:	4b31      	ldr	r3, [pc, #196]	; (80016a8 <HAL_ADC_MspInit+0xe8>)
 80015e4:	6a1b      	ldr	r3, [r3, #32]
 80015e6:	4a30      	ldr	r2, [pc, #192]	; (80016a8 <HAL_ADC_MspInit+0xe8>)
 80015e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015ec:	6213      	str	r3, [r2, #32]
 80015ee:	4b2e      	ldr	r3, [pc, #184]	; (80016a8 <HAL_ADC_MspInit+0xe8>)
 80015f0:	6a1b      	ldr	r3, [r3, #32]
 80015f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80015f6:	61bb      	str	r3, [r7, #24]
 80015f8:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015fa:	4b2b      	ldr	r3, [pc, #172]	; (80016a8 <HAL_ADC_MspInit+0xe8>)
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	4a2a      	ldr	r2, [pc, #168]	; (80016a8 <HAL_ADC_MspInit+0xe8>)
 8001600:	f043 0304 	orr.w	r3, r3, #4
 8001604:	61d3      	str	r3, [r2, #28]
 8001606:	4b28      	ldr	r3, [pc, #160]	; (80016a8 <HAL_ADC_MspInit+0xe8>)
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	f003 0304 	and.w	r3, r3, #4
 800160e:	617b      	str	r3, [r7, #20]
 8001610:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001612:	4b25      	ldr	r3, [pc, #148]	; (80016a8 <HAL_ADC_MspInit+0xe8>)
 8001614:	69db      	ldr	r3, [r3, #28]
 8001616:	4a24      	ldr	r2, [pc, #144]	; (80016a8 <HAL_ADC_MspInit+0xe8>)
 8001618:	f043 0301 	orr.w	r3, r3, #1
 800161c:	61d3      	str	r3, [r2, #28]
 800161e:	4b22      	ldr	r3, [pc, #136]	; (80016a8 <HAL_ADC_MspInit+0xe8>)
 8001620:	69db      	ldr	r3, [r3, #28]
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	613b      	str	r3, [r7, #16]
 8001628:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800162a:	4b1f      	ldr	r3, [pc, #124]	; (80016a8 <HAL_ADC_MspInit+0xe8>)
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	4a1e      	ldr	r2, [pc, #120]	; (80016a8 <HAL_ADC_MspInit+0xe8>)
 8001630:	f043 0302 	orr.w	r3, r3, #2
 8001634:	61d3      	str	r3, [r2, #28]
 8001636:	4b1c      	ldr	r3, [pc, #112]	; (80016a8 <HAL_ADC_MspInit+0xe8>)
 8001638:	69db      	ldr	r3, [r3, #28]
 800163a:	f003 0302 	and.w	r3, r3, #2
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC_IN1
    PA2     ------> ADC_IN2
    PA7     ------> ADC_IN7
    PB15     ------> ADC_IN21 
    */
    GPIO_InitStruct.Pin = ADC_BATTERY_VOLTAGE_Pin;
 8001642:	2301      	movs	r3, #1
 8001644:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001646:	2303      	movs	r3, #3
 8001648:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164a:	2300      	movs	r3, #0
 800164c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ADC_BATTERY_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 800164e:	f107 031c 	add.w	r3, r7, #28
 8001652:	4619      	mov	r1, r3
 8001654:	4815      	ldr	r0, [pc, #84]	; (80016ac <HAL_ADC_MspInit+0xec>)
 8001656:	f002 fac9 	bl	8003bec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_PHOTO_BACK_Pin|ADC_OPTO_LEFT_Pin|ADC_PHOTO_FRONT_Pin;
 800165a:	2386      	movs	r3, #134	; 0x86
 800165c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800165e:	2303      	movs	r3, #3
 8001660:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001666:	f107 031c 	add.w	r3, r7, #28
 800166a:	4619      	mov	r1, r3
 800166c:	4810      	ldr	r0, [pc, #64]	; (80016b0 <HAL_ADC_MspInit+0xf0>)
 800166e:	f002 fabd 	bl	8003bec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_OPTO_RIGHT_Pin;
 8001672:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001676:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001678:	2303      	movs	r3, #3
 800167a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ADC_OPTO_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8001680:	f107 031c 	add.w	r3, r7, #28
 8001684:	4619      	mov	r1, r3
 8001686:	480b      	ldr	r0, [pc, #44]	; (80016b4 <HAL_ADC_MspInit+0xf4>)
 8001688:	f002 fab0 	bl	8003bec <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 5, 0);
 800168c:	2200      	movs	r2, #0
 800168e:	2105      	movs	r1, #5
 8001690:	2012      	movs	r0, #18
 8001692:	f001 ffdd 	bl	8003650 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001696:	2012      	movs	r0, #18
 8001698:	f002 f806 	bl	80036a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800169c:	bf00      	nop
 800169e:	3730      	adds	r7, #48	; 0x30
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	40012400 	.word	0x40012400
 80016a8:	40023800 	.word	0x40023800
 80016ac:	40020800 	.word	0x40020800
 80016b0:	40020000 	.word	0x40020000
 80016b4:	40020400 	.word	0x40020400

080016b8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016be:	4b10      	ldr	r3, [pc, #64]	; (8001700 <MX_DMA_Init+0x48>)
 80016c0:	69db      	ldr	r3, [r3, #28]
 80016c2:	4a0f      	ldr	r2, [pc, #60]	; (8001700 <MX_DMA_Init+0x48>)
 80016c4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016c8:	61d3      	str	r3, [r2, #28]
 80016ca:	4b0d      	ldr	r3, [pc, #52]	; (8001700 <MX_DMA_Init+0x48>)
 80016cc:	69db      	ldr	r3, [r3, #28]
 80016ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80016d2:	607b      	str	r3, [r7, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 6, 0);
 80016d6:	2200      	movs	r2, #0
 80016d8:	2106      	movs	r1, #6
 80016da:	200c      	movs	r0, #12
 80016dc:	f001 ffb8 	bl	8003650 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80016e0:	200c      	movs	r0, #12
 80016e2:	f001 ffe1 	bl	80036a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80016e6:	2200      	movs	r2, #0
 80016e8:	2105      	movs	r1, #5
 80016ea:	200d      	movs	r0, #13
 80016ec:	f001 ffb0 	bl	8003650 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80016f0:	200d      	movs	r0, #13
 80016f2:	f001 ffd9 	bl	80036a8 <HAL_NVIC_EnableIRQ>

}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40023800 	.word	0x40023800

08001704 <vApplicationIdleHook>:
void vApplicationMallocFailedHook(void);
void vApplicationDaemonTaskStartupHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr

08001710 <vApplicationTickHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 3 */
__weak void vApplicationTickHook( void )
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	bc80      	pop	{r7}
 800171a:	4770      	bx	lr

0800171c <vApplicationStackOverflowHook>:
/* USER CODE END 3 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8001726:	bf00      	nop
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr

08001730 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr

0800173c <vApplicationDaemonTaskStartupHook>:
/* USER CODE END 5 */

/* USER CODE BEGIN DAEMON_TASK_STARTUP_HOOK */
void vApplicationDaemonTaskStartupHook(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	bc80      	pop	{r7}
 8001746:	4770      	bx	lr

08001748 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800174c:	4a05      	ldr	r2, [pc, #20]	; (8001764 <MX_FREERTOS_Init+0x1c>)
 800174e:	2100      	movs	r1, #0
 8001750:	4805      	ldr	r0, [pc, #20]	; (8001768 <MX_FREERTOS_Init+0x20>)
 8001752:	f006 fd4d 	bl	80081f0 <osThreadNew>
 8001756:	4602      	mov	r2, r0
 8001758:	4b04      	ldr	r3, [pc, #16]	; (800176c <MX_FREERTOS_Init+0x24>)
 800175a:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  rt_init();
 800175c:	f7ff f9d2 	bl	8000b04 <rt_init>
  /* USER CODE END RTOS_THREADS */

}
 8001760:	bf00      	nop
 8001762:	bd80      	pop	{r7, pc}
 8001764:	0800b76c 	.word	0x0800b76c
 8001768:	08001771 	.word	0x08001771
 800176c:	200035dc 	.word	0x200035dc

08001770 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001778:	2001      	movs	r0, #1
 800177a:	f006 fde3 	bl	8008344 <osDelay>
 800177e:	e7fb      	b.n	8001778 <StartDefaultTask+0x8>

08001780 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b08a      	sub	sp, #40	; 0x28
 8001784:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001786:	f107 0314 	add.w	r3, r7, #20
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	605a      	str	r2, [r3, #4]
 8001790:	609a      	str	r2, [r3, #8]
 8001792:	60da      	str	r2, [r3, #12]
 8001794:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001796:	4b78      	ldr	r3, [pc, #480]	; (8001978 <MX_GPIO_Init+0x1f8>)
 8001798:	69db      	ldr	r3, [r3, #28]
 800179a:	4a77      	ldr	r2, [pc, #476]	; (8001978 <MX_GPIO_Init+0x1f8>)
 800179c:	f043 0304 	orr.w	r3, r3, #4
 80017a0:	61d3      	str	r3, [r2, #28]
 80017a2:	4b75      	ldr	r3, [pc, #468]	; (8001978 <MX_GPIO_Init+0x1f8>)
 80017a4:	69db      	ldr	r3, [r3, #28]
 80017a6:	f003 0304 	and.w	r3, r3, #4
 80017aa:	613b      	str	r3, [r7, #16]
 80017ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017ae:	4b72      	ldr	r3, [pc, #456]	; (8001978 <MX_GPIO_Init+0x1f8>)
 80017b0:	69db      	ldr	r3, [r3, #28]
 80017b2:	4a71      	ldr	r2, [pc, #452]	; (8001978 <MX_GPIO_Init+0x1f8>)
 80017b4:	f043 0320 	orr.w	r3, r3, #32
 80017b8:	61d3      	str	r3, [r2, #28]
 80017ba:	4b6f      	ldr	r3, [pc, #444]	; (8001978 <MX_GPIO_Init+0x1f8>)
 80017bc:	69db      	ldr	r3, [r3, #28]
 80017be:	f003 0320 	and.w	r3, r3, #32
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c6:	4b6c      	ldr	r3, [pc, #432]	; (8001978 <MX_GPIO_Init+0x1f8>)
 80017c8:	69db      	ldr	r3, [r3, #28]
 80017ca:	4a6b      	ldr	r2, [pc, #428]	; (8001978 <MX_GPIO_Init+0x1f8>)
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	61d3      	str	r3, [r2, #28]
 80017d2:	4b69      	ldr	r3, [pc, #420]	; (8001978 <MX_GPIO_Init+0x1f8>)
 80017d4:	69db      	ldr	r3, [r3, #28]
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	60bb      	str	r3, [r7, #8]
 80017dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017de:	4b66      	ldr	r3, [pc, #408]	; (8001978 <MX_GPIO_Init+0x1f8>)
 80017e0:	69db      	ldr	r3, [r3, #28]
 80017e2:	4a65      	ldr	r2, [pc, #404]	; (8001978 <MX_GPIO_Init+0x1f8>)
 80017e4:	f043 0302 	orr.w	r3, r3, #2
 80017e8:	61d3      	str	r3, [r2, #28]
 80017ea:	4b63      	ldr	r3, [pc, #396]	; (8001978 <MX_GPIO_Init+0x1f8>)
 80017ec:	69db      	ldr	r3, [r3, #28]
 80017ee:	f003 0302 	and.w	r3, r3, #2
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017f6:	4b60      	ldr	r3, [pc, #384]	; (8001978 <MX_GPIO_Init+0x1f8>)
 80017f8:	69db      	ldr	r3, [r3, #28]
 80017fa:	4a5f      	ldr	r2, [pc, #380]	; (8001978 <MX_GPIO_Init+0x1f8>)
 80017fc:	f043 0308 	orr.w	r3, r3, #8
 8001800:	61d3      	str	r3, [r2, #28]
 8001802:	4b5d      	ldr	r3, [pc, #372]	; (8001978 <MX_GPIO_Init+0x1f8>)
 8001804:	69db      	ldr	r3, [r3, #28]
 8001806:	f003 0308 	and.w	r3, r3, #8
 800180a:	603b      	str	r3, [r7, #0]
 800180c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_INa_ENGINE_LEFT_Pin|OUT_INb_ENGINE_LEFT_Pin|OUT_SEL0_ENGINE_LEFT_Pin|OUT_BLE_TEST_Pin 
 800180e:	2200      	movs	r2, #0
 8001810:	f640 616e 	movw	r1, #3694	; 0xe6e
 8001814:	4859      	ldr	r0, [pc, #356]	; (800197c <MX_GPIO_Init+0x1fc>)
 8001816:	f002 fc81 	bl	800411c <HAL_GPIO_WritePin>
                          |OUT_ULTRASOUND_TRIG_Pin|OUT_INb_ENGINE_RIGHT_Pin|OUT_LED1_Pin|OUT_LED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_OPTO_EN_LEFT_Pin|OUT_INa_ENGINE_RIGHT_Pin|OUT_SEL0_ENGINE_RIGHT_Pin|OUT_OPTO_EN_RIGHT_Pin 
 800181a:	2200      	movs	r2, #0
 800181c:	f248 7108 	movw	r1, #34568	; 0x8708
 8001820:	4857      	ldr	r0, [pc, #348]	; (8001980 <MX_GPIO_Init+0x200>)
 8001822:	f002 fc7b 	bl	800411c <HAL_GPIO_WritePin>
                          |OUT_LED0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_BLE_EN_GPIO_Port, OUT_BLE_EN_Pin, GPIO_PIN_SET);
 8001826:	2201      	movs	r2, #1
 8001828:	2110      	movs	r1, #16
 800182a:	4854      	ldr	r0, [pc, #336]	; (800197c <MX_GPIO_Init+0x1fc>)
 800182c:	f002 fc76 	bl	800411c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_12;
 8001830:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001834:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001836:	2303      	movs	r3, #3
 8001838:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183a:	2300      	movs	r3, #0
 800183c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	4619      	mov	r1, r3
 8001844:	484d      	ldr	r0, [pc, #308]	; (800197c <MX_GPIO_Init+0x1fc>)
 8001846:	f002 f9d1 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin PCPin PCPin PCPin 
                           PCPin */
  GPIO_InitStruct.Pin = OUT_INa_ENGINE_LEFT_Pin|OUT_INb_ENGINE_LEFT_Pin|OUT_SEL0_ENGINE_LEFT_Pin|OUT_BLE_EN_Pin 
 800184a:	f640 637e 	movw	r3, #3710	; 0xe7e
 800184e:	617b      	str	r3, [r7, #20]
                          |OUT_BLE_TEST_Pin|OUT_ULTRASOUND_TRIG_Pin|OUT_INb_ENGINE_RIGHT_Pin|OUT_LED1_Pin 
                          |OUT_LED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001850:	2301      	movs	r3, #1
 8001852:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001858:	2300      	movs	r3, #0
 800185a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800185c:	f107 0314 	add.w	r3, r7, #20
 8001860:	4619      	mov	r1, r3
 8001862:	4846      	ldr	r0, [pc, #280]	; (800197c <MX_GPIO_Init+0x1fc>)
 8001864:	f002 f9c2 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = OUT_OPTO_EN_LEFT_Pin|OUT_INa_ENGINE_RIGHT_Pin|OUT_SEL0_ENGINE_RIGHT_Pin|OUT_OPTO_EN_RIGHT_Pin 
 8001868:	f248 7308 	movw	r3, #34568	; 0x8708
 800186c:	617b      	str	r3, [r7, #20]
                          |OUT_LED0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186e:	2301      	movs	r3, #1
 8001870:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001872:	2300      	movs	r3, #0
 8001874:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001876:	2300      	movs	r3, #0
 8001878:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800187a:	f107 0314 	add.w	r3, r7, #20
 800187e:	4619      	mov	r1, r3
 8001880:	483f      	ldr	r0, [pc, #252]	; (8001980 <MX_GPIO_Init+0x200>)
 8001882:	f002 f9b3 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_12;
 8001886:	f241 0370 	movw	r3, #4208	; 0x1070
 800188a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800188c:	2303      	movs	r3, #3
 800188e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001890:	2300      	movs	r3, #0
 8001892:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	4619      	mov	r1, r3
 800189a:	4839      	ldr	r0, [pc, #228]	; (8001980 <MX_GPIO_Init+0x200>)
 800189c:	f002 f9a6 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IRQ_BLE_Pin;
 80018a0:	2301      	movs	r3, #1
 80018a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018a4:	4b37      	ldr	r3, [pc, #220]	; (8001984 <MX_GPIO_Init+0x204>)
 80018a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IRQ_BLE_GPIO_Port, &GPIO_InitStruct);
 80018ac:	f107 0314 	add.w	r3, r7, #20
 80018b0:	4619      	mov	r1, r3
 80018b2:	4835      	ldr	r0, [pc, #212]	; (8001988 <MX_GPIO_Init+0x208>)
 80018b4:	f002 f99a 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IRQ_ULTRASOUND_ECHO_Pin;
 80018b8:	2302      	movs	r3, #2
 80018ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80018bc:	4b33      	ldr	r3, [pc, #204]	; (800198c <MX_GPIO_Init+0x20c>)
 80018be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IRQ_ULTRASOUND_ECHO_GPIO_Port, &GPIO_InitStruct);
 80018c4:	f107 0314 	add.w	r3, r7, #20
 80018c8:	4619      	mov	r1, r3
 80018ca:	482f      	ldr	r0, [pc, #188]	; (8001988 <MX_GPIO_Init+0x208>)
 80018cc:	f002 f98e 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB13 PB3 PB4 
                           PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_13|GPIO_PIN_3|GPIO_PIN_4 
 80018d0:	f242 333c 	movw	r3, #9020	; 0x233c
 80018d4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018d6:	2303      	movs	r3, #3
 80018d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018de:	f107 0314 	add.w	r3, r7, #20
 80018e2:	4619      	mov	r1, r3
 80018e4:	4828      	ldr	r0, [pc, #160]	; (8001988 <MX_GPIO_Init+0x208>)
 80018e6:	f002 f981 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INPUT_HALL_LEFT_Pin;
 80018ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f4:	2300      	movs	r3, #0
 80018f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INPUT_HALL_LEFT_GPIO_Port, &GPIO_InitStruct);
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	4619      	mov	r1, r3
 80018fe:	4822      	ldr	r0, [pc, #136]	; (8001988 <MX_GPIO_Init+0x208>)
 8001900:	f002 f974 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_HALL_FRONT_Pin;
 8001904:	2380      	movs	r3, #128	; 0x80
 8001906:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001908:	2300      	movs	r3, #0
 800190a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IN_HALL_FRONT_GPIO_Port, &GPIO_InitStruct);
 8001910:	f107 0314 	add.w	r3, r7, #20
 8001914:	4619      	mov	r1, r3
 8001916:	4819      	ldr	r0, [pc, #100]	; (800197c <MX_GPIO_Init+0x1fc>)
 8001918:	f002 f968 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INPUT_HALL_RIGHT_Pin;
 800191c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001920:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001922:	2300      	movs	r3, #0
 8001924:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INPUT_HALL_RIGHT_GPIO_Port, &GPIO_InitStruct);
 800192a:	f107 0314 	add.w	r3, r7, #20
 800192e:	4619      	mov	r1, r3
 8001930:	4813      	ldr	r0, [pc, #76]	; (8001980 <MX_GPIO_Init+0x200>)
 8001932:	f002 f95b 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001936:	2304      	movs	r3, #4
 8001938:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800193a:	2303      	movs	r3, #3
 800193c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001942:	f107 0314 	add.w	r3, r7, #20
 8001946:	4619      	mov	r1, r3
 8001948:	4811      	ldr	r0, [pc, #68]	; (8001990 <MX_GPIO_Init+0x210>)
 800194a:	f002 f94f 	bl	8003bec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 800194e:	2200      	movs	r2, #0
 8001950:	2105      	movs	r1, #5
 8001952:	2006      	movs	r0, #6
 8001954:	f001 fe7c 	bl	8003650 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001958:	2006      	movs	r0, #6
 800195a:	f001 fea5 	bl	80036a8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 800195e:	2200      	movs	r2, #0
 8001960:	2105      	movs	r1, #5
 8001962:	2007      	movs	r0, #7
 8001964:	f001 fe74 	bl	8003650 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001968:	2007      	movs	r0, #7
 800196a:	f001 fe9d 	bl	80036a8 <HAL_NVIC_EnableIRQ>

}
 800196e:	bf00      	nop
 8001970:	3728      	adds	r7, #40	; 0x28
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	40023800 	.word	0x40023800
 800197c:	40020800 	.word	0x40020800
 8001980:	40020000 	.word	0x40020000
 8001984:	10110000 	.word	0x10110000
 8001988:	40020400 	.word	0x40020400
 800198c:	10310000 	.word	0x10310000
 8001990:	40020c00 	.word	0x40020c00

08001994 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001998:	4b12      	ldr	r3, [pc, #72]	; (80019e4 <MX_I2C1_Init+0x50>)
 800199a:	4a13      	ldr	r2, [pc, #76]	; (80019e8 <MX_I2C1_Init+0x54>)
 800199c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800199e:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019a0:	4a12      	ldr	r2, [pc, #72]	; (80019ec <MX_I2C1_Init+0x58>)
 80019a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019a4:	4b0f      	ldr	r3, [pc, #60]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019aa:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019b0:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019b8:	4b0a      	ldr	r3, [pc, #40]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019be:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019c4:	4b07      	ldr	r3, [pc, #28]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019ca:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019d0:	4804      	ldr	r0, [pc, #16]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019d2:	f002 fbed 	bl	80041b0 <HAL_I2C_Init>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019dc:	f000 f8e2 	bl	8001ba4 <Error_Handler>
  }

}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	200035e0 	.word	0x200035e0
 80019e8:	40005400 	.word	0x40005400
 80019ec:	000186a0 	.word	0x000186a0

080019f0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08a      	sub	sp, #40	; 0x28
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f8:	f107 0314 	add.w	r3, r7, #20
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	605a      	str	r2, [r3, #4]
 8001a02:	609a      	str	r2, [r3, #8]
 8001a04:	60da      	str	r2, [r3, #12]
 8001a06:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a17      	ldr	r2, [pc, #92]	; (8001a6c <HAL_I2C_MspInit+0x7c>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d127      	bne.n	8001a62 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a12:	4b17      	ldr	r3, [pc, #92]	; (8001a70 <HAL_I2C_MspInit+0x80>)
 8001a14:	69db      	ldr	r3, [r3, #28]
 8001a16:	4a16      	ldr	r2, [pc, #88]	; (8001a70 <HAL_I2C_MspInit+0x80>)
 8001a18:	f043 0302 	orr.w	r3, r3, #2
 8001a1c:	61d3      	str	r3, [r2, #28]
 8001a1e:	4b14      	ldr	r3, [pc, #80]	; (8001a70 <HAL_I2C_MspInit+0x80>)
 8001a20:	69db      	ldr	r3, [r3, #28]
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	613b      	str	r3, [r7, #16]
 8001a28:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a2a:	23c0      	movs	r3, #192	; 0xc0
 8001a2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a2e:	2312      	movs	r3, #18
 8001a30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a32:	2301      	movs	r3, #1
 8001a34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a36:	2303      	movs	r3, #3
 8001a38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a3a:	2304      	movs	r3, #4
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a3e:	f107 0314 	add.w	r3, r7, #20
 8001a42:	4619      	mov	r1, r3
 8001a44:	480b      	ldr	r0, [pc, #44]	; (8001a74 <HAL_I2C_MspInit+0x84>)
 8001a46:	f002 f8d1 	bl	8003bec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a4a:	4b09      	ldr	r3, [pc, #36]	; (8001a70 <HAL_I2C_MspInit+0x80>)
 8001a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a4e:	4a08      	ldr	r2, [pc, #32]	; (8001a70 <HAL_I2C_MspInit+0x80>)
 8001a50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a54:	6253      	str	r3, [r2, #36]	; 0x24
 8001a56:	4b06      	ldr	r3, [pc, #24]	; (8001a70 <HAL_I2C_MspInit+0x80>)
 8001a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001a62:	bf00      	nop
 8001a64:	3728      	adds	r7, #40	; 0x28
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40005400 	.word	0x40005400
 8001a70:	40023800 	.word	0x40023800
 8001a74:	40020400 	.word	0x40020400

08001a78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a7c:	f000 fd7d 	bl	800257a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a80:	f000 f820 	bl	8001ac4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a84:	f7ff fe7c 	bl	8001780 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a88:	f7ff fe16 	bl	80016b8 <MX_DMA_Init>
  MX_ADC_Init();
 8001a8c:	f7ff fd3e 	bl	800150c <MX_ADC_Init>
  MX_I2C1_Init();
 8001a90:	f7ff ff80 	bl	8001994 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001a94:	f000 f9ac 	bl	8001df0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a98:	f000 fa1e 	bl	8001ed8 <MX_TIM3_Init>
  MX_TIM9_Init();
 8001a9c:	f000 fade 	bl	800205c <MX_TIM9_Init>
  MX_USART3_UART_Init();
 8001aa0:	f000 fc82 	bl	80023a8 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 8001aa4:	f000 fa8c 	bl	8001fc0 <MX_TIM4_Init>
  MX_TIM10_Init();
 8001aa8:	f000 fb4c 	bl	8002144 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
	device_init();
 8001aac:	f7ff f816 	bl	8000adc <device_init>
	h_bridge_init();
 8001ab0:	f7fe fdea 	bl	8000688 <h_bridge_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001ab4:	f006 fb36 	bl	8008124 <osKernelInitialize>
  MX_FREERTOS_Init(); 
 8001ab8:	f7ff fe46 	bl	8001748 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8001abc:	f006 fb64 	bl	8008188 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8001ac0:	e7fe      	b.n	8001ac0 <main+0x48>
	...

08001ac4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b092      	sub	sp, #72	; 0x48
 8001ac8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aca:	f107 0314 	add.w	r3, r7, #20
 8001ace:	2234      	movs	r2, #52	; 0x34
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f009 fc8d 	bl	800b3f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ad8:	463b      	mov	r3, r7
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	605a      	str	r2, [r3, #4]
 8001ae0:	609a      	str	r2, [r3, #8]
 8001ae2:	60da      	str	r2, [r3, #12]
 8001ae4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ae6:	4b1e      	ldr	r3, [pc, #120]	; (8001b60 <SystemClock_Config+0x9c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8001aee:	4a1c      	ldr	r2, [pc, #112]	; (8001b60 <SystemClock_Config+0x9c>)
 8001af0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001af4:	6013      	str	r3, [r2, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001af6:	2303      	movs	r3, #3
 8001af8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001afa:	2301      	movs	r3, #1
 8001afc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001afe:	2301      	movs	r3, #1
 8001b00:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b02:	2310      	movs	r3, #16
 8001b04:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b06:	2302      	movs	r3, #2
 8001b08:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8001b10:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8001b14:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 8001b16:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b1a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b1c:	f107 0314 	add.w	r3, r7, #20
 8001b20:	4618      	mov	r0, r3
 8001b22:	f003 fb41 	bl	80051a8 <HAL_RCC_OscConfig>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8001b2c:	f000 f83a 	bl	8001ba4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b30:	230f      	movs	r3, #15
 8001b32:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b34:	2303      	movs	r3, #3
 8001b36:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b40:	2300      	movs	r3, #0
 8001b42:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001b44:	463b      	mov	r3, r7
 8001b46:	2101      	movs	r1, #1
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f003 ffab 	bl	8005aa4 <HAL_RCC_ClockConfig>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b54:	f000 f826 	bl	8001ba4 <Error_Handler>
  }
}
 8001b58:	bf00      	nop
 8001b5a:	3748      	adds	r7, #72	; 0x48
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40007000 	.word	0x40007000

08001b64 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a09      	ldr	r2, [pc, #36]	; (8001b98 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d101      	bne.n	8001b7a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001b76:	f000 fd19 	bl	80025ac <HAL_IncTick>
  /* USER CODE BEGIN Callback 1 */

  // also the code for others timers if overflow :)

  // when tim10
  if(htim->Instance == TIM10) {
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a07      	ldr	r2, [pc, #28]	; (8001b9c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d104      	bne.n	8001b8e <HAL_TIM_PeriodElapsedCallback+0x2a>
	  // clear pin ultrasound trigger
	  HAL_GPIO_WritePin(OUT_ULTRASOUND_TRIG_GPIO_Port, OUT_ULTRASOUND_TRIG_Pin, GPIO_PIN_RESET);
 8001b84:	2200      	movs	r2, #0
 8001b86:	2140      	movs	r1, #64	; 0x40
 8001b88:	4805      	ldr	r0, [pc, #20]	; (8001ba0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001b8a:	f002 fac7 	bl	800411c <HAL_GPIO_WritePin>
	  // and this is it
  }

  /* USER CODE END Callback 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	40000c00 	.word	0x40000c00
 8001b9c:	40010c00 	.word	0x40010c00
 8001ba0:	40020800 	.word	0x40020800

08001ba4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bc80      	pop	{r7}
 8001bae:	4770      	bx	lr

08001bb0 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001bba:	bf00      	nop
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr

08001bc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001bca:	4b17      	ldr	r3, [pc, #92]	; (8001c28 <HAL_MspInit+0x64>)
 8001bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bce:	4a16      	ldr	r2, [pc, #88]	; (8001c28 <HAL_MspInit+0x64>)
 8001bd0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001bd4:	6253      	str	r3, [r2, #36]	; 0x24
 8001bd6:	4b14      	ldr	r3, [pc, #80]	; (8001c28 <HAL_MspInit+0x64>)
 8001bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bda:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001be2:	4b11      	ldr	r3, [pc, #68]	; (8001c28 <HAL_MspInit+0x64>)
 8001be4:	6a1b      	ldr	r3, [r3, #32]
 8001be6:	4a10      	ldr	r2, [pc, #64]	; (8001c28 <HAL_MspInit+0x64>)
 8001be8:	f043 0301 	orr.w	r3, r3, #1
 8001bec:	6213      	str	r3, [r2, #32]
 8001bee:	4b0e      	ldr	r3, [pc, #56]	; (8001c28 <HAL_MspInit+0x64>)
 8001bf0:	6a1b      	ldr	r3, [r3, #32]
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	60bb      	str	r3, [r7, #8]
 8001bf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bfa:	4b0b      	ldr	r3, [pc, #44]	; (8001c28 <HAL_MspInit+0x64>)
 8001bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bfe:	4a0a      	ldr	r2, [pc, #40]	; (8001c28 <HAL_MspInit+0x64>)
 8001c00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c04:	6253      	str	r3, [r2, #36]	; 0x24
 8001c06:	4b08      	ldr	r3, [pc, #32]	; (8001c28 <HAL_MspInit+0x64>)
 8001c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c0e:	607b      	str	r3, [r7, #4]
 8001c10:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c12:	2200      	movs	r2, #0
 8001c14:	210f      	movs	r1, #15
 8001c16:	f06f 0001 	mvn.w	r0, #1
 8001c1a:	f001 fd19 	bl	8003650 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40023800 	.word	0x40023800

08001c2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b08c      	sub	sp, #48	; 0x30
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001c34:	2300      	movs	r3, #0
 8001c36:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0); 
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	6879      	ldr	r1, [r7, #4]
 8001c40:	202e      	movs	r0, #46	; 0x2e
 8001c42:	f001 fd05 	bl	8003650 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn); 
 8001c46:	202e      	movs	r0, #46	; 0x2e
 8001c48:	f001 fd2e 	bl	80036a8 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8001c4c:	4b1e      	ldr	r3, [pc, #120]	; (8001cc8 <HAL_InitTick+0x9c>)
 8001c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c50:	4a1d      	ldr	r2, [pc, #116]	; (8001cc8 <HAL_InitTick+0x9c>)
 8001c52:	f043 0308 	orr.w	r3, r3, #8
 8001c56:	6253      	str	r3, [r2, #36]	; 0x24
 8001c58:	4b1b      	ldr	r3, [pc, #108]	; (8001cc8 <HAL_InitTick+0x9c>)
 8001c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c5c:	f003 0308 	and.w	r3, r3, #8
 8001c60:	60fb      	str	r3, [r7, #12]
 8001c62:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c64:	f107 0210 	add.w	r2, r7, #16
 8001c68:	f107 0314 	add.w	r3, r7, #20
 8001c6c:	4611      	mov	r1, r2
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f004 f960 	bl	8005f34 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM5 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c74:	f004 f936 	bl	8005ee4 <HAL_RCC_GetPCLK1Freq>
 8001c78:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c7c:	4a13      	ldr	r2, [pc, #76]	; (8001ccc <HAL_InitTick+0xa0>)
 8001c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c82:	0c9b      	lsrs	r3, r3, #18
 8001c84:	3b01      	subs	r3, #1
 8001c86:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8001c88:	4b11      	ldr	r3, [pc, #68]	; (8001cd0 <HAL_InitTick+0xa4>)
 8001c8a:	4a12      	ldr	r2, [pc, #72]	; (8001cd4 <HAL_InitTick+0xa8>)
 8001c8c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000 / 1000) - 1;
 8001c8e:	4b10      	ldr	r3, [pc, #64]	; (8001cd0 <HAL_InitTick+0xa4>)
 8001c90:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c94:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8001c96:	4a0e      	ldr	r2, [pc, #56]	; (8001cd0 <HAL_InitTick+0xa4>)
 8001c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c9a:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8001c9c:	4b0c      	ldr	r3, [pc, #48]	; (8001cd0 <HAL_InitTick+0xa4>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca2:	4b0b      	ldr	r3, [pc, #44]	; (8001cd0 <HAL_InitTick+0xa4>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 8001ca8:	4809      	ldr	r0, [pc, #36]	; (8001cd0 <HAL_InitTick+0xa4>)
 8001caa:	f004 f9e5 	bl	8006078 <HAL_TIM_Base_Init>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d104      	bne.n	8001cbe <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 8001cb4:	4806      	ldr	r0, [pc, #24]	; (8001cd0 <HAL_InitTick+0xa4>)
 8001cb6:	f004 fb53 	bl	8006360 <HAL_TIM_Base_Start_IT>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	e000      	b.n	8001cc0 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3730      	adds	r7, #48	; 0x30
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	40023800 	.word	0x40023800
 8001ccc:	431bde83 	.word	0x431bde83
 8001cd0:	20003634 	.word	0x20003634
 8001cd4:	40000c00 	.word	0x40000c00

08001cd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr

08001ce4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ce8:	e7fe      	b.n	8001ce8 <HardFault_Handler+0x4>

08001cea <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cee:	e7fe      	b.n	8001cee <MemManage_Handler+0x4>

08001cf0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cf4:	e7fe      	b.n	8001cf4 <BusFault_Handler+0x4>

08001cf6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cfa:	e7fe      	b.n	8001cfa <UsageFault_Handler+0x4>

08001cfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d00:	bf00      	nop
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bc80      	pop	{r7}
 8001d06:	4770      	bx	lr

08001d08 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001d0c:	2001      	movs	r0, #1
 8001d0e:	f002 fa37 	bl	8004180 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001d1a:	2002      	movs	r0, #2
 8001d1c:	f002 fa30 	bl	8004180 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001d20:	bf00      	nop
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001d28:	4802      	ldr	r0, [pc, #8]	; (8001d34 <DMA1_Channel2_IRQHandler+0x10>)
 8001d2a:	f001 fe81 	bl	8003a30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20003820 	.word	0x20003820

08001d38 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001d3c:	4802      	ldr	r0, [pc, #8]	; (8001d48 <DMA1_Channel3_IRQHandler+0x10>)
 8001d3e:	f001 fe77 	bl	8003a30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	2000379c 	.word	0x2000379c

08001d4c <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8001d50:	4802      	ldr	r0, [pc, #8]	; (8001d5c <ADC1_IRQHandler+0x10>)
 8001d52:	f000 ff7d 	bl	8002c50 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	20003588 	.word	0x20003588

08001d60 <TIM10_IRQHandler>:

/**
  * @brief This function handles TIM10 global interrupt.
  */
void TIM10_IRQHandler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM10_IRQn 0 */

  /* USER CODE END TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001d64:	4802      	ldr	r0, [pc, #8]	; (8001d70 <TIM10_IRQHandler+0x10>)
 8001d66:	f004 fca7 	bl	80066b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM10_IRQn 1 */

  /* USER CODE END TIM10_IRQn 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	200036ac 	.word	0x200036ac

08001d74 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001d78:	4802      	ldr	r0, [pc, #8]	; (8001d84 <TIM5_IRQHandler+0x10>)
 8001d7a:	f004 fc9d 	bl	80066b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20003634 	.word	0x20003634

08001d88 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8001d8c:	4b15      	ldr	r3, [pc, #84]	; (8001de4 <SystemInit+0x5c>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a14      	ldr	r2, [pc, #80]	; (8001de4 <SystemInit+0x5c>)
 8001d92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d96:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8001d98:	4b12      	ldr	r3, [pc, #72]	; (8001de4 <SystemInit+0x5c>)
 8001d9a:	689a      	ldr	r2, [r3, #8]
 8001d9c:	4911      	ldr	r1, [pc, #68]	; (8001de4 <SystemInit+0x5c>)
 8001d9e:	4b12      	ldr	r3, [pc, #72]	; (8001de8 <SystemInit+0x60>)
 8001da0:	4013      	ands	r3, r2
 8001da2:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8001da4:	4b0f      	ldr	r3, [pc, #60]	; (8001de4 <SystemInit+0x5c>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a0e      	ldr	r2, [pc, #56]	; (8001de4 <SystemInit+0x5c>)
 8001daa:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8001dae:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8001db2:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001db4:	4b0b      	ldr	r3, [pc, #44]	; (8001de4 <SystemInit+0x5c>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a0a      	ldr	r2, [pc, #40]	; (8001de4 <SystemInit+0x5c>)
 8001dba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dbe:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8001dc0:	4b08      	ldr	r3, [pc, #32]	; (8001de4 <SystemInit+0x5c>)
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	4a07      	ldr	r2, [pc, #28]	; (8001de4 <SystemInit+0x5c>)
 8001dc6:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001dca:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001dcc:	4b05      	ldr	r3, [pc, #20]	; (8001de4 <SystemInit+0x5c>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001dd2:	4b06      	ldr	r3, [pc, #24]	; (8001dec <SystemInit+0x64>)
 8001dd4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001dd8:	609a      	str	r2, [r3, #8]
#endif
}
 8001dda:	bf00      	nop
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bc80      	pop	{r7}
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	40023800 	.word	0x40023800
 8001de8:	88ffc00c 	.word	0x88ffc00c
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim10;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b08a      	sub	sp, #40	; 0x28
 8001df4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001df6:	f107 0318 	add.w	r3, r7, #24
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]
 8001e00:	609a      	str	r2, [r3, #8]
 8001e02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e04:	f107 0310 	add.w	r3, r7, #16
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e0e:	463b      	mov	r3, r7
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 8001e1a:	4b2e      	ldr	r3, [pc, #184]	; (8001ed4 <MX_TIM2_Init+0xe4>)
 8001e1c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e20:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001e22:	4b2c      	ldr	r3, [pc, #176]	; (8001ed4 <MX_TIM2_Init+0xe4>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e28:	4b2a      	ldr	r3, [pc, #168]	; (8001ed4 <MX_TIM2_Init+0xe4>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3199;
 8001e2e:	4b29      	ldr	r3, [pc, #164]	; (8001ed4 <MX_TIM2_Init+0xe4>)
 8001e30:	f640 427f 	movw	r2, #3199	; 0xc7f
 8001e34:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e36:	4b27      	ldr	r3, [pc, #156]	; (8001ed4 <MX_TIM2_Init+0xe4>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e3c:	4b25      	ldr	r3, [pc, #148]	; (8001ed4 <MX_TIM2_Init+0xe4>)
 8001e3e:	2280      	movs	r2, #128	; 0x80
 8001e40:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e42:	4824      	ldr	r0, [pc, #144]	; (8001ed4 <MX_TIM2_Init+0xe4>)
 8001e44:	f004 f918 	bl	8006078 <HAL_TIM_Base_Init>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001e4e:	f7ff fea9 	bl	8001ba4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e56:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e58:	f107 0318 	add.w	r3, r7, #24
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	481d      	ldr	r0, [pc, #116]	; (8001ed4 <MX_TIM2_Init+0xe4>)
 8001e60:	f004 fe96 	bl	8006b90 <HAL_TIM_ConfigClockSource>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001e6a:	f7ff fe9b 	bl	8001ba4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e6e:	4819      	ldr	r0, [pc, #100]	; (8001ed4 <MX_TIM2_Init+0xe4>)
 8001e70:	f004 fadc 	bl	800642c <HAL_TIM_PWM_Init>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001e7a:	f7ff fe93 	bl	8001ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e82:	2300      	movs	r3, #0
 8001e84:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e86:	f107 0310 	add.w	r3, r7, #16
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4811      	ldr	r0, [pc, #68]	; (8001ed4 <MX_TIM2_Init+0xe4>)
 8001e8e:	f005 fbf7 	bl	8007680 <HAL_TIMEx_MasterConfigSynchronization>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001e98:	f7ff fe84 	bl	8001ba4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e9c:	2360      	movs	r3, #96	; 0x60
 8001e9e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1599;
 8001ea0:	f240 633f 	movw	r3, #1599	; 0x63f
 8001ea4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001eaa:	2304      	movs	r3, #4
 8001eac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001eae:	463b      	mov	r3, r7
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4807      	ldr	r0, [pc, #28]	; (8001ed4 <MX_TIM2_Init+0xe4>)
 8001eb6:	f004 fcdb 	bl	8006870 <HAL_TIM_PWM_ConfigChannel>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 8001ec0:	f7ff fe70 	bl	8001ba4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8001ec4:	4803      	ldr	r0, [pc, #12]	; (8001ed4 <MX_TIM2_Init+0xe4>)
 8001ec6:	f000 f9eb 	bl	80022a0 <HAL_TIM_MspPostInit>

}
 8001eca:	bf00      	nop
 8001ecc:	3728      	adds	r7, #40	; 0x28
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20003760 	.word	0x20003760

08001ed8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b08a      	sub	sp, #40	; 0x28
 8001edc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ede:	f107 0318 	add.w	r3, r7, #24
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	605a      	str	r2, [r3, #4]
 8001ee8:	609a      	str	r2, [r3, #8]
 8001eea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eec:	f107 0310 	add.w	r3, r7, #16
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ef6:	463b      	mov	r3, r7
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
 8001f00:	60da      	str	r2, [r3, #12]

  htim3.Instance = TIM3;
 8001f02:	4b2d      	ldr	r3, [pc, #180]	; (8001fb8 <MX_TIM3_Init+0xe0>)
 8001f04:	4a2d      	ldr	r2, [pc, #180]	; (8001fbc <MX_TIM3_Init+0xe4>)
 8001f06:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001f08:	4b2b      	ldr	r3, [pc, #172]	; (8001fb8 <MX_TIM3_Init+0xe0>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f0e:	4b2a      	ldr	r3, [pc, #168]	; (8001fb8 <MX_TIM3_Init+0xe0>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3200-1;
 8001f14:	4b28      	ldr	r3, [pc, #160]	; (8001fb8 <MX_TIM3_Init+0xe0>)
 8001f16:	f640 427f 	movw	r2, #3199	; 0xc7f
 8001f1a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f1c:	4b26      	ldr	r3, [pc, #152]	; (8001fb8 <MX_TIM3_Init+0xe0>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f22:	4b25      	ldr	r3, [pc, #148]	; (8001fb8 <MX_TIM3_Init+0xe0>)
 8001f24:	2280      	movs	r2, #128	; 0x80
 8001f26:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f28:	4823      	ldr	r0, [pc, #140]	; (8001fb8 <MX_TIM3_Init+0xe0>)
 8001f2a:	f004 f8a5 	bl	8006078 <HAL_TIM_Base_Init>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001f34:	f7ff fe36 	bl	8001ba4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f3c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f3e:	f107 0318 	add.w	r3, r7, #24
 8001f42:	4619      	mov	r1, r3
 8001f44:	481c      	ldr	r0, [pc, #112]	; (8001fb8 <MX_TIM3_Init+0xe0>)
 8001f46:	f004 fe23 	bl	8006b90 <HAL_TIM_ConfigClockSource>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001f50:	f7ff fe28 	bl	8001ba4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001f54:	4818      	ldr	r0, [pc, #96]	; (8001fb8 <MX_TIM3_Init+0xe0>)
 8001f56:	f004 fa69 	bl	800642c <HAL_TIM_PWM_Init>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001f60:	f7ff fe20 	bl	8001ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f64:	2300      	movs	r3, #0
 8001f66:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f6c:	f107 0310 	add.w	r3, r7, #16
 8001f70:	4619      	mov	r1, r3
 8001f72:	4811      	ldr	r0, [pc, #68]	; (8001fb8 <MX_TIM3_Init+0xe0>)
 8001f74:	f005 fb84 	bl	8007680 <HAL_TIMEx_MasterConfigSynchronization>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001f7e:	f7ff fe11 	bl	8001ba4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f82:	2360      	movs	r3, #96	; 0x60
 8001f84:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1500;
 8001f86:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8001f8a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001f90:	2304      	movs	r3, #4
 8001f92:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f94:	463b      	mov	r3, r7
 8001f96:	2208      	movs	r2, #8
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4807      	ldr	r0, [pc, #28]	; (8001fb8 <MX_TIM3_Init+0xe0>)
 8001f9c:	f004 fc68 	bl	8006870 <HAL_TIM_PWM_ConfigChannel>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 8001fa6:	f7ff fdfd 	bl	8001ba4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8001faa:	4803      	ldr	r0, [pc, #12]	; (8001fb8 <MX_TIM3_Init+0xe0>)
 8001fac:	f000 f978 	bl	80022a0 <HAL_TIM_MspPostInit>

}
 8001fb0:	bf00      	nop
 8001fb2:	3728      	adds	r7, #40	; 0x28
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	200036e8 	.word	0x200036e8
 8001fbc:	40000400 	.word	0x40000400

08001fc0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fc6:	f107 0308 	add.w	r3, r7, #8
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	605a      	str	r2, [r3, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
 8001fd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd4:	463b      	mov	r3, r7
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	601a      	str	r2, [r3, #0]
 8001fda:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8001fdc:	4b1d      	ldr	r3, [pc, #116]	; (8002054 <MX_TIM4_Init+0x94>)
 8001fde:	4a1e      	ldr	r2, [pc, #120]	; (8002058 <MX_TIM4_Init+0x98>)
 8001fe0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3;
 8001fe2:	4b1c      	ldr	r3, [pc, #112]	; (8002054 <MX_TIM4_Init+0x94>)
 8001fe4:	2203      	movs	r2, #3
 8001fe6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fe8:	4b1a      	ldr	r3, [pc, #104]	; (8002054 <MX_TIM4_Init+0x94>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 39999;
 8001fee:	4b19      	ldr	r3, [pc, #100]	; (8002054 <MX_TIM4_Init+0x94>)
 8001ff0:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8001ff4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ff6:	4b17      	ldr	r3, [pc, #92]	; (8002054 <MX_TIM4_Init+0x94>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ffc:	4b15      	ldr	r3, [pc, #84]	; (8002054 <MX_TIM4_Init+0x94>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002002:	4814      	ldr	r0, [pc, #80]	; (8002054 <MX_TIM4_Init+0x94>)
 8002004:	f004 f838 	bl	8006078 <HAL_TIM_Base_Init>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800200e:	f7ff fdc9 	bl	8001ba4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002012:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002016:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002018:	f107 0308 	add.w	r3, r7, #8
 800201c:	4619      	mov	r1, r3
 800201e:	480d      	ldr	r0, [pc, #52]	; (8002054 <MX_TIM4_Init+0x94>)
 8002020:	f004 fdb6 	bl	8006b90 <HAL_TIM_ConfigClockSource>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800202a:	f7ff fdbb 	bl	8001ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800202e:	2300      	movs	r3, #0
 8002030:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002032:	2300      	movs	r3, #0
 8002034:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002036:	463b      	mov	r3, r7
 8002038:	4619      	mov	r1, r3
 800203a:	4806      	ldr	r0, [pc, #24]	; (8002054 <MX_TIM4_Init+0x94>)
 800203c:	f005 fb20 	bl	8007680 <HAL_TIMEx_MasterConfigSynchronization>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8002046:	f7ff fdad 	bl	8001ba4 <Error_Handler>
  }

}
 800204a:	bf00      	nop
 800204c:	3718      	adds	r7, #24
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20003670 	.word	0x20003670
 8002058:	40000800 	.word	0x40000800

0800205c <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b08a      	sub	sp, #40	; 0x28
 8002060:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002062:	f107 0318 	add.w	r3, r7, #24
 8002066:	2200      	movs	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
 800206a:	605a      	str	r2, [r3, #4]
 800206c:	609a      	str	r2, [r3, #8]
 800206e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002070:	f107 0310 	add.w	r3, r7, #16
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800207a:	463b      	mov	r3, r7
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	605a      	str	r2, [r3, #4]
 8002082:	609a      	str	r2, [r3, #8]
 8002084:	60da      	str	r2, [r3, #12]

  htim9.Instance = TIM9;
 8002086:	4b2d      	ldr	r3, [pc, #180]	; (800213c <MX_TIM9_Init+0xe0>)
 8002088:	4a2d      	ldr	r2, [pc, #180]	; (8002140 <MX_TIM9_Init+0xe4>)
 800208a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 800208c:	4b2b      	ldr	r3, [pc, #172]	; (800213c <MX_TIM9_Init+0xe0>)
 800208e:	2200      	movs	r2, #0
 8002090:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002092:	4b2a      	ldr	r3, [pc, #168]	; (800213c <MX_TIM9_Init+0xe0>)
 8002094:	2200      	movs	r2, #0
 8002096:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 3200;
 8002098:	4b28      	ldr	r3, [pc, #160]	; (800213c <MX_TIM9_Init+0xe0>)
 800209a:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 800209e:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020a0:	4b26      	ldr	r3, [pc, #152]	; (800213c <MX_TIM9_Init+0xe0>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020a6:	4b25      	ldr	r3, [pc, #148]	; (800213c <MX_TIM9_Init+0xe0>)
 80020a8:	2280      	movs	r2, #128	; 0x80
 80020aa:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80020ac:	4823      	ldr	r0, [pc, #140]	; (800213c <MX_TIM9_Init+0xe0>)
 80020ae:	f003 ffe3 	bl	8006078 <HAL_TIM_Base_Init>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <MX_TIM9_Init+0x60>
  {
    Error_Handler();
 80020b8:	f7ff fd74 	bl	8001ba4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020c0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80020c2:	f107 0318 	add.w	r3, r7, #24
 80020c6:	4619      	mov	r1, r3
 80020c8:	481c      	ldr	r0, [pc, #112]	; (800213c <MX_TIM9_Init+0xe0>)
 80020ca:	f004 fd61 	bl	8006b90 <HAL_TIM_ConfigClockSource>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <MX_TIM9_Init+0x7c>
  {
    Error_Handler();
 80020d4:	f7ff fd66 	bl	8001ba4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80020d8:	4818      	ldr	r0, [pc, #96]	; (800213c <MX_TIM9_Init+0xe0>)
 80020da:	f004 f9a7 	bl	800642c <HAL_TIM_PWM_Init>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <MX_TIM9_Init+0x8c>
  {
    Error_Handler();
 80020e4:	f7ff fd5e 	bl	8001ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020e8:	2300      	movs	r3, #0
 80020ea:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 80020f0:	f107 0310 	add.w	r3, r7, #16
 80020f4:	4619      	mov	r1, r3
 80020f6:	4811      	ldr	r0, [pc, #68]	; (800213c <MX_TIM9_Init+0xe0>)
 80020f8:	f005 fac2 	bl	8007680 <HAL_TIMEx_MasterConfigSynchronization>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_TIM9_Init+0xaa>
  {
    Error_Handler();
 8002102:	f7ff fd4f 	bl	8001ba4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002106:	2360      	movs	r3, #96	; 0x60
 8002108:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1500;
 800210a:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800210e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002110:	2300      	movs	r3, #0
 8002112:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002114:	2300      	movs	r3, #0
 8002116:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002118:	463b      	mov	r3, r7
 800211a:	2204      	movs	r2, #4
 800211c:	4619      	mov	r1, r3
 800211e:	4807      	ldr	r0, [pc, #28]	; (800213c <MX_TIM9_Init+0xe0>)
 8002120:	f004 fba6 	bl	8006870 <HAL_TIM_PWM_ConfigChannel>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_TIM9_Init+0xd2>
  {
    Error_Handler();
 800212a:	f7ff fd3b 	bl	8001ba4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim9);
 800212e:	4803      	ldr	r0, [pc, #12]	; (800213c <MX_TIM9_Init+0xe0>)
 8002130:	f000 f8b6 	bl	80022a0 <HAL_TIM_MspPostInit>

}
 8002134:	bf00      	nop
 8002136:	3728      	adds	r7, #40	; 0x28
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	20003724 	.word	0x20003724
 8002140:	40010800 	.word	0x40010800

08002144 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800214a:	463b      	mov	r3, r7
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	605a      	str	r2, [r3, #4]
 8002152:	609a      	str	r2, [r3, #8]
 8002154:	60da      	str	r2, [r3, #12]

  htim10.Instance = TIM10;
 8002156:	4b16      	ldr	r3, [pc, #88]	; (80021b0 <MX_TIM10_Init+0x6c>)
 8002158:	4a16      	ldr	r2, [pc, #88]	; (80021b4 <MX_TIM10_Init+0x70>)
 800215a:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800215c:	4b14      	ldr	r3, [pc, #80]	; (80021b0 <MX_TIM10_Init+0x6c>)
 800215e:	2200      	movs	r2, #0
 8002160:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002162:	4b13      	ldr	r3, [pc, #76]	; (80021b0 <MX_TIM10_Init+0x6c>)
 8002164:	2200      	movs	r2, #0
 8002166:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1599;
 8002168:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <MX_TIM10_Init+0x6c>)
 800216a:	f240 623f 	movw	r2, #1599	; 0x63f
 800216e:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002170:	4b0f      	ldr	r3, [pc, #60]	; (80021b0 <MX_TIM10_Init+0x6c>)
 8002172:	2200      	movs	r2, #0
 8002174:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002176:	4b0e      	ldr	r3, [pc, #56]	; (80021b0 <MX_TIM10_Init+0x6c>)
 8002178:	2200      	movs	r2, #0
 800217a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800217c:	480c      	ldr	r0, [pc, #48]	; (80021b0 <MX_TIM10_Init+0x6c>)
 800217e:	f003 ff7b 	bl	8006078 <HAL_TIM_Base_Init>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <MX_TIM10_Init+0x48>
  {
    Error_Handler();
 8002188:	f7ff fd0c 	bl	8001ba4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800218c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002190:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 8002192:	463b      	mov	r3, r7
 8002194:	4619      	mov	r1, r3
 8002196:	4806      	ldr	r0, [pc, #24]	; (80021b0 <MX_TIM10_Init+0x6c>)
 8002198:	f004 fcfa 	bl	8006b90 <HAL_TIM_ConfigClockSource>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <MX_TIM10_Init+0x62>
  {
    Error_Handler();
 80021a2:	f7ff fcff 	bl	8001ba4 <Error_Handler>
  }

}
 80021a6:	bf00      	nop
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	200036ac 	.word	0x200036ac
 80021b4:	40010c00 	.word	0x40010c00

080021b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b088      	sub	sp, #32
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021c8:	d10c      	bne.n	80021e4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021ca:	4b30      	ldr	r3, [pc, #192]	; (800228c <HAL_TIM_Base_MspInit+0xd4>)
 80021cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ce:	4a2f      	ldr	r2, [pc, #188]	; (800228c <HAL_TIM_Base_MspInit+0xd4>)
 80021d0:	f043 0301 	orr.w	r3, r3, #1
 80021d4:	6253      	str	r3, [r2, #36]	; 0x24
 80021d6:	4b2d      	ldr	r3, [pc, #180]	; (800228c <HAL_TIM_Base_MspInit+0xd4>)
 80021d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	61fb      	str	r3, [r7, #28]
 80021e0:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_EnableIRQ(TIM10_IRQn);
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 80021e2:	e04e      	b.n	8002282 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM3)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a29      	ldr	r2, [pc, #164]	; (8002290 <HAL_TIM_Base_MspInit+0xd8>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d10c      	bne.n	8002208 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021ee:	4b27      	ldr	r3, [pc, #156]	; (800228c <HAL_TIM_Base_MspInit+0xd4>)
 80021f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f2:	4a26      	ldr	r2, [pc, #152]	; (800228c <HAL_TIM_Base_MspInit+0xd4>)
 80021f4:	f043 0302 	orr.w	r3, r3, #2
 80021f8:	6253      	str	r3, [r2, #36]	; 0x24
 80021fa:	4b24      	ldr	r3, [pc, #144]	; (800228c <HAL_TIM_Base_MspInit+0xd4>)
 80021fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fe:	f003 0302 	and.w	r3, r3, #2
 8002202:	61bb      	str	r3, [r7, #24]
 8002204:	69bb      	ldr	r3, [r7, #24]
}
 8002206:	e03c      	b.n	8002282 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM4)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a21      	ldr	r2, [pc, #132]	; (8002294 <HAL_TIM_Base_MspInit+0xdc>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d10c      	bne.n	800222c <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002212:	4b1e      	ldr	r3, [pc, #120]	; (800228c <HAL_TIM_Base_MspInit+0xd4>)
 8002214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002216:	4a1d      	ldr	r2, [pc, #116]	; (800228c <HAL_TIM_Base_MspInit+0xd4>)
 8002218:	f043 0304 	orr.w	r3, r3, #4
 800221c:	6253      	str	r3, [r2, #36]	; 0x24
 800221e:	4b1b      	ldr	r3, [pc, #108]	; (800228c <HAL_TIM_Base_MspInit+0xd4>)
 8002220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002222:	f003 0304 	and.w	r3, r3, #4
 8002226:	617b      	str	r3, [r7, #20]
 8002228:	697b      	ldr	r3, [r7, #20]
}
 800222a:	e02a      	b.n	8002282 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM9)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a19      	ldr	r2, [pc, #100]	; (8002298 <HAL_TIM_Base_MspInit+0xe0>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d10c      	bne.n	8002250 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002236:	4b15      	ldr	r3, [pc, #84]	; (800228c <HAL_TIM_Base_MspInit+0xd4>)
 8002238:	6a1b      	ldr	r3, [r3, #32]
 800223a:	4a14      	ldr	r2, [pc, #80]	; (800228c <HAL_TIM_Base_MspInit+0xd4>)
 800223c:	f043 0304 	orr.w	r3, r3, #4
 8002240:	6213      	str	r3, [r2, #32]
 8002242:	4b12      	ldr	r3, [pc, #72]	; (800228c <HAL_TIM_Base_MspInit+0xd4>)
 8002244:	6a1b      	ldr	r3, [r3, #32]
 8002246:	f003 0304 	and.w	r3, r3, #4
 800224a:	613b      	str	r3, [r7, #16]
 800224c:	693b      	ldr	r3, [r7, #16]
}
 800224e:	e018      	b.n	8002282 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM10)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a11      	ldr	r2, [pc, #68]	; (800229c <HAL_TIM_Base_MspInit+0xe4>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d113      	bne.n	8002282 <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800225a:	4b0c      	ldr	r3, [pc, #48]	; (800228c <HAL_TIM_Base_MspInit+0xd4>)
 800225c:	6a1b      	ldr	r3, [r3, #32]
 800225e:	4a0b      	ldr	r2, [pc, #44]	; (800228c <HAL_TIM_Base_MspInit+0xd4>)
 8002260:	f043 0308 	orr.w	r3, r3, #8
 8002264:	6213      	str	r3, [r2, #32]
 8002266:	4b09      	ldr	r3, [pc, #36]	; (800228c <HAL_TIM_Base_MspInit+0xd4>)
 8002268:	6a1b      	ldr	r3, [r3, #32]
 800226a:	f003 0308 	and.w	r3, r3, #8
 800226e:	60fb      	str	r3, [r7, #12]
 8002270:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM10_IRQn, 5, 0);
 8002272:	2200      	movs	r2, #0
 8002274:	2105      	movs	r1, #5
 8002276:	201a      	movs	r0, #26
 8002278:	f001 f9ea 	bl	8003650 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM10_IRQn);
 800227c:	201a      	movs	r0, #26
 800227e:	f001 fa13 	bl	80036a8 <HAL_NVIC_EnableIRQ>
}
 8002282:	bf00      	nop
 8002284:	3720      	adds	r7, #32
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	40023800 	.word	0x40023800
 8002290:	40000400 	.word	0x40000400
 8002294:	40000800 	.word	0x40000800
 8002298:	40010800 	.word	0x40010800
 800229c:	40010c00 	.word	0x40010c00

080022a0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b08a      	sub	sp, #40	; 0x28
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a8:	f107 0314 	add.w	r3, r7, #20
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	609a      	str	r2, [r3, #8]
 80022b4:	60da      	str	r2, [r3, #12]
 80022b6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022c0:	d11c      	bne.n	80022fc <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022c2:	4b33      	ldr	r3, [pc, #204]	; (8002390 <HAL_TIM_MspPostInit+0xf0>)
 80022c4:	69db      	ldr	r3, [r3, #28]
 80022c6:	4a32      	ldr	r2, [pc, #200]	; (8002390 <HAL_TIM_MspPostInit+0xf0>)
 80022c8:	f043 0301 	orr.w	r3, r3, #1
 80022cc:	61d3      	str	r3, [r2, #28]
 80022ce:	4b30      	ldr	r3, [pc, #192]	; (8002390 <HAL_TIM_MspPostInit+0xf0>)
 80022d0:	69db      	ldr	r3, [r3, #28]
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	613b      	str	r3, [r7, #16]
 80022d8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration    
    PA0-WKUP1     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = PWM_ENGINE_LEFT_Pin;
 80022da:	2301      	movs	r3, #1
 80022dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022de:	2302      	movs	r3, #2
 80022e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e6:	2300      	movs	r3, #0
 80022e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80022ea:	2301      	movs	r3, #1
 80022ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_ENGINE_LEFT_GPIO_Port, &GPIO_InitStruct);
 80022ee:	f107 0314 	add.w	r3, r7, #20
 80022f2:	4619      	mov	r1, r3
 80022f4:	4827      	ldr	r0, [pc, #156]	; (8002394 <HAL_TIM_MspPostInit+0xf4>)
 80022f6:	f001 fc79 	bl	8003bec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80022fa:	e044      	b.n	8002386 <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM3)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a25      	ldr	r2, [pc, #148]	; (8002398 <HAL_TIM_MspPostInit+0xf8>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d11d      	bne.n	8002342 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002306:	4b22      	ldr	r3, [pc, #136]	; (8002390 <HAL_TIM_MspPostInit+0xf0>)
 8002308:	69db      	ldr	r3, [r3, #28]
 800230a:	4a21      	ldr	r2, [pc, #132]	; (8002390 <HAL_TIM_MspPostInit+0xf0>)
 800230c:	f043 0304 	orr.w	r3, r3, #4
 8002310:	61d3      	str	r3, [r2, #28]
 8002312:	4b1f      	ldr	r3, [pc, #124]	; (8002390 <HAL_TIM_MspPostInit+0xf0>)
 8002314:	69db      	ldr	r3, [r3, #28]
 8002316:	f003 0304 	and.w	r3, r3, #4
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_ENGINE_RIGHT_Pin;
 800231e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002322:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002324:	2302      	movs	r3, #2
 8002326:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002328:	2300      	movs	r3, #0
 800232a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800232c:	2300      	movs	r3, #0
 800232e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002330:	2302      	movs	r3, #2
 8002332:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_ENGINE_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8002334:	f107 0314 	add.w	r3, r7, #20
 8002338:	4619      	mov	r1, r3
 800233a:	4818      	ldr	r0, [pc, #96]	; (800239c <HAL_TIM_MspPostInit+0xfc>)
 800233c:	f001 fc56 	bl	8003bec <HAL_GPIO_Init>
}
 8002340:	e021      	b.n	8002386 <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM9)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a16      	ldr	r2, [pc, #88]	; (80023a0 <HAL_TIM_MspPostInit+0x100>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d11c      	bne.n	8002386 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800234c:	4b10      	ldr	r3, [pc, #64]	; (8002390 <HAL_TIM_MspPostInit+0xf0>)
 800234e:	69db      	ldr	r3, [r3, #28]
 8002350:	4a0f      	ldr	r2, [pc, #60]	; (8002390 <HAL_TIM_MspPostInit+0xf0>)
 8002352:	f043 0302 	orr.w	r3, r3, #2
 8002356:	61d3      	str	r3, [r2, #28]
 8002358:	4b0d      	ldr	r3, [pc, #52]	; (8002390 <HAL_TIM_MspPostInit+0xf0>)
 800235a:	69db      	ldr	r3, [r3, #28]
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	60bb      	str	r3, [r7, #8]
 8002362:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_SERVO_Pin;
 8002364:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002368:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236a:	2302      	movs	r3, #2
 800236c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236e:	2300      	movs	r3, #0
 8002370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002372:	2300      	movs	r3, #0
 8002374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002376:	2303      	movs	r3, #3
 8002378:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_SERVO_GPIO_Port, &GPIO_InitStruct);
 800237a:	f107 0314 	add.w	r3, r7, #20
 800237e:	4619      	mov	r1, r3
 8002380:	4808      	ldr	r0, [pc, #32]	; (80023a4 <HAL_TIM_MspPostInit+0x104>)
 8002382:	f001 fc33 	bl	8003bec <HAL_GPIO_Init>
}
 8002386:	bf00      	nop
 8002388:	3728      	adds	r7, #40	; 0x28
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	40023800 	.word	0x40023800
 8002394:	40020000 	.word	0x40020000
 8002398:	40000400 	.word	0x40000400
 800239c:	40020800 	.word	0x40020800
 80023a0:	40010800 	.word	0x40010800
 80023a4:	40020400 	.word	0x40020400

080023a8 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80023ac:	4b11      	ldr	r3, [pc, #68]	; (80023f4 <MX_USART3_UART_Init+0x4c>)
 80023ae:	4a12      	ldr	r2, [pc, #72]	; (80023f8 <MX_USART3_UART_Init+0x50>)
 80023b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80023b2:	4b10      	ldr	r3, [pc, #64]	; (80023f4 <MX_USART3_UART_Init+0x4c>)
 80023b4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80023b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80023ba:	4b0e      	ldr	r3, [pc, #56]	; (80023f4 <MX_USART3_UART_Init+0x4c>)
 80023bc:	2200      	movs	r2, #0
 80023be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80023c0:	4b0c      	ldr	r3, [pc, #48]	; (80023f4 <MX_USART3_UART_Init+0x4c>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80023c6:	4b0b      	ldr	r3, [pc, #44]	; (80023f4 <MX_USART3_UART_Init+0x4c>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80023cc:	4b09      	ldr	r3, [pc, #36]	; (80023f4 <MX_USART3_UART_Init+0x4c>)
 80023ce:	220c      	movs	r2, #12
 80023d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023d2:	4b08      	ldr	r3, [pc, #32]	; (80023f4 <MX_USART3_UART_Init+0x4c>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80023d8:	4b06      	ldr	r3, [pc, #24]	; (80023f4 <MX_USART3_UART_Init+0x4c>)
 80023da:	2200      	movs	r2, #0
 80023dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80023de:	4805      	ldr	r0, [pc, #20]	; (80023f4 <MX_USART3_UART_Init+0x4c>)
 80023e0:	f005 f9e8 	bl	80077b4 <HAL_UART_Init>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80023ea:	f7ff fbdb 	bl	8001ba4 <Error_Handler>
  }

}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	200037e0 	.word	0x200037e0
 80023f8:	40004800 	.word	0x40004800

080023fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b08a      	sub	sp, #40	; 0x28
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002404:	f107 0314 	add.w	r3, r7, #20
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]
 800240c:	605a      	str	r2, [r3, #4]
 800240e:	609a      	str	r2, [r3, #8]
 8002410:	60da      	str	r2, [r3, #12]
 8002412:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a3e      	ldr	r2, [pc, #248]	; (8002514 <HAL_UART_MspInit+0x118>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d175      	bne.n	800250a <HAL_UART_MspInit+0x10e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800241e:	4b3e      	ldr	r3, [pc, #248]	; (8002518 <HAL_UART_MspInit+0x11c>)
 8002420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002422:	4a3d      	ldr	r2, [pc, #244]	; (8002518 <HAL_UART_MspInit+0x11c>)
 8002424:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002428:	6253      	str	r3, [r2, #36]	; 0x24
 800242a:	4b3b      	ldr	r3, [pc, #236]	; (8002518 <HAL_UART_MspInit+0x11c>)
 800242c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002432:	613b      	str	r3, [r7, #16]
 8002434:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002436:	4b38      	ldr	r3, [pc, #224]	; (8002518 <HAL_UART_MspInit+0x11c>)
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	4a37      	ldr	r2, [pc, #220]	; (8002518 <HAL_UART_MspInit+0x11c>)
 800243c:	f043 0302 	orr.w	r3, r3, #2
 8002440:	61d3      	str	r3, [r2, #28]
 8002442:	4b35      	ldr	r3, [pc, #212]	; (8002518 <HAL_UART_MspInit+0x11c>)
 8002444:	69db      	ldr	r3, [r3, #28]
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800244e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002452:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002454:	2302      	movs	r3, #2
 8002456:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002458:	2300      	movs	r3, #0
 800245a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800245c:	2303      	movs	r3, #3
 800245e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002460:	2307      	movs	r3, #7
 8002462:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002464:	f107 0314 	add.w	r3, r7, #20
 8002468:	4619      	mov	r1, r3
 800246a:	482c      	ldr	r0, [pc, #176]	; (800251c <HAL_UART_MspInit+0x120>)
 800246c:	f001 fbbe 	bl	8003bec <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8002470:	4b2b      	ldr	r3, [pc, #172]	; (8002520 <HAL_UART_MspInit+0x124>)
 8002472:	4a2c      	ldr	r2, [pc, #176]	; (8002524 <HAL_UART_MspInit+0x128>)
 8002474:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002476:	4b2a      	ldr	r3, [pc, #168]	; (8002520 <HAL_UART_MspInit+0x124>)
 8002478:	2200      	movs	r2, #0
 800247a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800247c:	4b28      	ldr	r3, [pc, #160]	; (8002520 <HAL_UART_MspInit+0x124>)
 800247e:	2200      	movs	r2, #0
 8002480:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002482:	4b27      	ldr	r3, [pc, #156]	; (8002520 <HAL_UART_MspInit+0x124>)
 8002484:	2280      	movs	r2, #128	; 0x80
 8002486:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002488:	4b25      	ldr	r3, [pc, #148]	; (8002520 <HAL_UART_MspInit+0x124>)
 800248a:	2200      	movs	r2, #0
 800248c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800248e:	4b24      	ldr	r3, [pc, #144]	; (8002520 <HAL_UART_MspInit+0x124>)
 8002490:	2200      	movs	r2, #0
 8002492:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002494:	4b22      	ldr	r3, [pc, #136]	; (8002520 <HAL_UART_MspInit+0x124>)
 8002496:	2200      	movs	r2, #0
 8002498:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800249a:	4b21      	ldr	r3, [pc, #132]	; (8002520 <HAL_UART_MspInit+0x124>)
 800249c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80024a0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80024a2:	481f      	ldr	r0, [pc, #124]	; (8002520 <HAL_UART_MspInit+0x124>)
 80024a4:	f001 f918 	bl	80036d8 <HAL_DMA_Init>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d001      	beq.n	80024b2 <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 80024ae:	f7ff fb79 	bl	8001ba4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a1a      	ldr	r2, [pc, #104]	; (8002520 <HAL_UART_MspInit+0x124>)
 80024b6:	635a      	str	r2, [r3, #52]	; 0x34
 80024b8:	4a19      	ldr	r2, [pc, #100]	; (8002520 <HAL_UART_MspInit+0x124>)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 80024be:	4b1a      	ldr	r3, [pc, #104]	; (8002528 <HAL_UART_MspInit+0x12c>)
 80024c0:	4a1a      	ldr	r2, [pc, #104]	; (800252c <HAL_UART_MspInit+0x130>)
 80024c2:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024c4:	4b18      	ldr	r3, [pc, #96]	; (8002528 <HAL_UART_MspInit+0x12c>)
 80024c6:	2210      	movs	r2, #16
 80024c8:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024ca:	4b17      	ldr	r3, [pc, #92]	; (8002528 <HAL_UART_MspInit+0x12c>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024d0:	4b15      	ldr	r3, [pc, #84]	; (8002528 <HAL_UART_MspInit+0x12c>)
 80024d2:	2280      	movs	r2, #128	; 0x80
 80024d4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024d6:	4b14      	ldr	r3, [pc, #80]	; (8002528 <HAL_UART_MspInit+0x12c>)
 80024d8:	2200      	movs	r2, #0
 80024da:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024dc:	4b12      	ldr	r3, [pc, #72]	; (8002528 <HAL_UART_MspInit+0x12c>)
 80024de:	2200      	movs	r2, #0
 80024e0:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80024e2:	4b11      	ldr	r3, [pc, #68]	; (8002528 <HAL_UART_MspInit+0x12c>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80024e8:	4b0f      	ldr	r3, [pc, #60]	; (8002528 <HAL_UART_MspInit+0x12c>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80024ee:	480e      	ldr	r0, [pc, #56]	; (8002528 <HAL_UART_MspInit+0x12c>)
 80024f0:	f001 f8f2 	bl	80036d8 <HAL_DMA_Init>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <HAL_UART_MspInit+0x102>
    {
      Error_Handler();
 80024fa:	f7ff fb53 	bl	8001ba4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a09      	ldr	r2, [pc, #36]	; (8002528 <HAL_UART_MspInit+0x12c>)
 8002502:	631a      	str	r2, [r3, #48]	; 0x30
 8002504:	4a08      	ldr	r2, [pc, #32]	; (8002528 <HAL_UART_MspInit+0x12c>)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800250a:	bf00      	nop
 800250c:	3728      	adds	r7, #40	; 0x28
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40004800 	.word	0x40004800
 8002518:	40023800 	.word	0x40023800
 800251c:	40020400 	.word	0x40020400
 8002520:	2000379c 	.word	0x2000379c
 8002524:	40026030 	.word	0x40026030
 8002528:	20003820 	.word	0x20003820
 800252c:	4002601c 	.word	0x4002601c

08002530 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002530:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002532:	e003      	b.n	800253c <LoopCopyDataInit>

08002534 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002534:	4b0b      	ldr	r3, [pc, #44]	; (8002564 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002536:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002538:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800253a:	3104      	adds	r1, #4

0800253c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800253c:	480a      	ldr	r0, [pc, #40]	; (8002568 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800253e:	4b0b      	ldr	r3, [pc, #44]	; (800256c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002540:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002542:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002544:	d3f6      	bcc.n	8002534 <CopyDataInit>
  ldr r2, =_sbss
 8002546:	4a0a      	ldr	r2, [pc, #40]	; (8002570 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002548:	e002      	b.n	8002550 <LoopFillZerobss>

0800254a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800254a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800254c:	f842 3b04 	str.w	r3, [r2], #4

08002550 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002550:	4b08      	ldr	r3, [pc, #32]	; (8002574 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002552:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002554:	d3f9      	bcc.n	800254a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002556:	f7ff fc17 	bl	8001d88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800255a:	f008 ff1b 	bl	800b394 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800255e:	f7ff fa8b 	bl	8001a78 <main>
  bx lr
 8002562:	4770      	bx	lr
  ldr r3, =_sidata
 8002564:	0800b7bc 	.word	0x0800b7bc
  ldr r0, =_sdata
 8002568:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800256c:	20000014 	.word	0x20000014
  ldr r2, =_sbss
 8002570:	20000014 	.word	0x20000014
  ldr r3, = _ebss
 8002574:	200038a8 	.word	0x200038a8

08002578 <AES_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002578:	e7fe      	b.n	8002578 <AES_IRQHandler>

0800257a <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800257a:	b580      	push	{r7, lr}
 800257c:	b082      	sub	sp, #8
 800257e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002580:	2300      	movs	r3, #0
 8002582:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002584:	2003      	movs	r0, #3
 8002586:	f001 f843 	bl	8003610 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800258a:	2000      	movs	r0, #0
 800258c:	f7ff fb4e 	bl	8001c2c <HAL_InitTick>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d002      	beq.n	800259c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	71fb      	strb	r3, [r7, #7]
 800259a:	e001      	b.n	80025a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800259c:	f7ff fb12 	bl	8001bc4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80025a0:	79fb      	ldrb	r3, [r7, #7]
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
	...

080025ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025b0:	4b05      	ldr	r3, [pc, #20]	; (80025c8 <HAL_IncTick+0x1c>)
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	4b05      	ldr	r3, [pc, #20]	; (80025cc <HAL_IncTick+0x20>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4413      	add	r3, r2
 80025ba:	4a03      	ldr	r2, [pc, #12]	; (80025c8 <HAL_IncTick+0x1c>)
 80025bc:	6013      	str	r3, [r2, #0]
}
 80025be:	bf00      	nop
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bc80      	pop	{r7}
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	20003864 	.word	0x20003864
 80025cc:	2000000c 	.word	0x2000000c

080025d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  return uwTick;
 80025d4:	4b02      	ldr	r3, [pc, #8]	; (80025e0 <HAL_GetTick+0x10>)
 80025d6:	681b      	ldr	r3, [r3, #0]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	46bd      	mov	sp, r7
 80025dc:	bc80      	pop	{r7}
 80025de:	4770      	bx	lr
 80025e0:	20003864 	.word	0x20003864

080025e4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b08e      	sub	sp, #56	; 0x38
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025ec:	2300      	movs	r3, #0
 80025ee:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 80025f2:	2300      	movs	r3, #0
 80025f4:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 80025f6:	2300      	movs	r3, #0
 80025f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d101      	bne.n	8002604 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e282      	b.n	8002b0a <HAL_ADC_Init+0x526>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a9d      	ldr	r2, [pc, #628]	; (8002880 <HAL_ADC_Init+0x29c>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d004      	beq.n	8002618 <HAL_ADC_Init+0x34>
 800260e:	f240 11bd 	movw	r1, #445	; 0x1bd
 8002612:	489c      	ldr	r0, [pc, #624]	; (8002884 <HAL_ADC_Init+0x2a0>)
 8002614:	f7ff facc 	bl	8001bb0 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d00e      	beq.n	800263e <HAL_ADC_Init+0x5a>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002628:	d009      	beq.n	800263e <HAL_ADC_Init+0x5a>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002632:	d004      	beq.n	800263e <HAL_ADC_Init+0x5a>
 8002634:	f44f 71df 	mov.w	r1, #446	; 0x1be
 8002638:	4892      	ldr	r0, [pc, #584]	; (8002884 <HAL_ADC_Init+0x2a0>)
 800263a:	f7ff fab9 	bl	8001bb0 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d013      	beq.n	800266e <HAL_ADC_Init+0x8a>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800264e:	d00e      	beq.n	800266e <HAL_ADC_Init+0x8a>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002658:	d009      	beq.n	800266e <HAL_ADC_Init+0x8a>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002662:	d004      	beq.n	800266e <HAL_ADC_Init+0x8a>
 8002664:	f240 11bf 	movw	r1, #447	; 0x1bf
 8002668:	4886      	ldr	r0, [pc, #536]	; (8002884 <HAL_ADC_Init+0x2a0>)
 800266a:	f7ff faa1 	bl	8001bb0 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign)); 
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d009      	beq.n	800268a <HAL_ADC_Init+0xa6>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800267e:	d004      	beq.n	800268a <HAL_ADC_Init+0xa6>
 8002680:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8002684:	487f      	ldr	r0, [pc, #508]	; (8002884 <HAL_ADC_Init+0x2a0>)
 8002686:	f7ff fa93 	bl	8001bb0 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d009      	beq.n	80026a6 <HAL_ADC_Init+0xc2>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800269a:	d004      	beq.n	80026a6 <HAL_ADC_Init+0xc2>
 800269c:	f240 11c1 	movw	r1, #449	; 0x1c1
 80026a0:	4878      	ldr	r0, [pc, #480]	; (8002884 <HAL_ADC_Init+0x2a0>)
 80026a2:	f7ff fa85 	bl	8001bb0 <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	695b      	ldr	r3, [r3, #20]
 80026aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026ae:	d008      	beq.n	80026c2 <HAL_ADC_Init+0xde>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	695b      	ldr	r3, [r3, #20]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d004      	beq.n	80026c2 <HAL_ADC_Init+0xde>
 80026b8:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 80026bc:	4871      	ldr	r0, [pc, #452]	; (8002884 <HAL_ADC_Init+0x2a0>)
 80026be:	f7ff fa77 	bl	8001bb0 <assert_failed>
  assert_param(IS_ADC_AUTOWAIT(hadc->Init.LowPowerAutoWait));
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	699b      	ldr	r3, [r3, #24]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d020      	beq.n	800270c <HAL_ADC_Init+0x128>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	699b      	ldr	r3, [r3, #24]
 80026ce:	2b10      	cmp	r3, #16
 80026d0:	d01c      	beq.n	800270c <HAL_ADC_Init+0x128>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	2b20      	cmp	r3, #32
 80026d8:	d018      	beq.n	800270c <HAL_ADC_Init+0x128>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	699b      	ldr	r3, [r3, #24]
 80026de:	2b30      	cmp	r3, #48	; 0x30
 80026e0:	d014      	beq.n	800270c <HAL_ADC_Init+0x128>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	2b40      	cmp	r3, #64	; 0x40
 80026e8:	d010      	beq.n	800270c <HAL_ADC_Init+0x128>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	699b      	ldr	r3, [r3, #24]
 80026ee:	2b50      	cmp	r3, #80	; 0x50
 80026f0:	d00c      	beq.n	800270c <HAL_ADC_Init+0x128>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	2b60      	cmp	r3, #96	; 0x60
 80026f8:	d008      	beq.n	800270c <HAL_ADC_Init+0x128>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	699b      	ldr	r3, [r3, #24]
 80026fe:	2b70      	cmp	r3, #112	; 0x70
 8002700:	d004      	beq.n	800270c <HAL_ADC_Init+0x128>
 8002702:	f240 11c3 	movw	r1, #451	; 0x1c3
 8002706:	485f      	ldr	r0, [pc, #380]	; (8002884 <HAL_ADC_Init+0x2a0>)
 8002708:	f7ff fa52 	bl	8001bb0 <assert_failed>
  assert_param(IS_ADC_AUTOPOWEROFF(hadc->Init.LowPowerAutoPowerOff));
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	69db      	ldr	r3, [r3, #28]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d013      	beq.n	800273c <HAL_ADC_Init+0x158>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	69db      	ldr	r3, [r3, #28]
 8002718:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800271c:	d00e      	beq.n	800273c <HAL_ADC_Init+0x158>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	69db      	ldr	r3, [r3, #28]
 8002722:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002726:	d009      	beq.n	800273c <HAL_ADC_Init+0x158>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	69db      	ldr	r3, [r3, #28]
 800272c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002730:	d004      	beq.n	800273c <HAL_ADC_Init+0x158>
 8002732:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8002736:	4853      	ldr	r0, [pc, #332]	; (8002884 <HAL_ADC_Init+0x2a0>)
 8002738:	f7ff fa3a 	bl	8001bb0 <assert_failed>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6a1b      	ldr	r3, [r3, #32]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d008      	beq.n	8002756 <HAL_ADC_Init+0x172>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a1b      	ldr	r3, [r3, #32]
 8002748:	2b04      	cmp	r3, #4
 800274a:	d004      	beq.n	8002756 <HAL_ADC_Init+0x172>
 800274c:	f240 11c5 	movw	r1, #453	; 0x1c5
 8002750:	484c      	ldr	r0, [pc, #304]	; (8002884 <HAL_ADC_Init+0x2a0>)
 8002752:	f7ff fa2d 	bl	8001bb0 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800275c:	2b00      	cmp	r3, #0
 800275e:	d009      	beq.n	8002774 <HAL_ADC_Init+0x190>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002766:	2b01      	cmp	r3, #1
 8002768:	d004      	beq.n	8002774 <HAL_ADC_Init+0x190>
 800276a:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 800276e:	4845      	ldr	r0, [pc, #276]	; (8002884 <HAL_ADC_Init+0x2a0>)
 8002770:	f7ff fa1e 	bl	8001bb0 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002778:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800277c:	d03e      	beq.n	80027fc <HAL_ADC_Init+0x218>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002782:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002786:	d039      	beq.n	80027fc <HAL_ADC_Init+0x218>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800278c:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8002790:	d034      	beq.n	80027fc <HAL_ADC_Init+0x218>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002796:	f1b3 6fe0 	cmp.w	r3, #117440512	; 0x7000000
 800279a:	d02f      	beq.n	80027fc <HAL_ADC_Init+0x218>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80027a4:	d02a      	beq.n	80027fc <HAL_ADC_Init+0x218>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027aa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80027ae:	d025      	beq.n	80027fc <HAL_ADC_Init+0x218>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027b4:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80027b8:	d020      	beq.n	80027fc <HAL_ADC_Init+0x218>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027be:	f1b3 6f10 	cmp.w	r3, #150994944	; 0x9000000
 80027c2:	d01b      	beq.n	80027fc <HAL_ADC_Init+0x218>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027c8:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 80027cc:	d016      	beq.n	80027fc <HAL_ADC_Init+0x218>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d012      	beq.n	80027fc <HAL_ADC_Init+0x218>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027da:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027de:	d00d      	beq.n	80027fc <HAL_ADC_Init+0x218>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027e4:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80027e8:	d008      	beq.n	80027fc <HAL_ADC_Init+0x218>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027ee:	2b10      	cmp	r3, #16
 80027f0:	d004      	beq.n	80027fc <HAL_ADC_Init+0x218>
 80027f2:	f240 11c7 	movw	r1, #455	; 0x1c7
 80027f6:	4823      	ldr	r0, [pc, #140]	; (8002884 <HAL_ADC_Init+0x2a0>)
 80027f8:	f7ff f9da 	bl	8001bb0 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002802:	2b00      	cmp	r3, #0
 8002804:	d009      	beq.n	800281a <HAL_ADC_Init+0x236>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800280c:	2b01      	cmp	r3, #1
 800280e:	d004      	beq.n	800281a <HAL_ADC_Init+0x236>
 8002810:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
 8002814:	481b      	ldr	r0, [pc, #108]	; (8002884 <HAL_ADC_Init+0x2a0>)
 8002816:	f7ff f9cb 	bl	8001bb0 <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d032      	beq.n	8002888 <HAL_ADC_Init+0x2a4>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002826:	2b00      	cmp	r3, #0
 8002828:	d003      	beq.n	8002832 <HAL_ADC_Init+0x24e>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800282e:	2b1c      	cmp	r3, #28
 8002830:	d904      	bls.n	800283c <HAL_ADC_Init+0x258>
 8002832:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 8002836:	4813      	ldr	r0, [pc, #76]	; (8002884 <HAL_ADC_Init+0x2a0>)
 8002838:	f7ff f9ba 	bl	8001bb0 <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002842:	2b00      	cmp	r3, #0
 8002844:	d009      	beq.n	800285a <HAL_ADC_Init+0x276>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800284c:	2b01      	cmp	r3, #1
 800284e:	d004      	beq.n	800285a <HAL_ADC_Init+0x276>
 8002850:	f240 11cd 	movw	r1, #461	; 0x1cd
 8002854:	480b      	ldr	r0, [pc, #44]	; (8002884 <HAL_ADC_Init+0x2a0>)
 8002856:	f7ff f9ab 	bl	8001bb0 <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002860:	2b00      	cmp	r3, #0
 8002862:	d011      	beq.n	8002888 <HAL_ADC_Init+0x2a4>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002868:	2b00      	cmp	r3, #0
 800286a:	d003      	beq.n	8002874 <HAL_ADC_Init+0x290>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002870:	2b08      	cmp	r3, #8
 8002872:	d909      	bls.n	8002888 <HAL_ADC_Init+0x2a4>
 8002874:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 8002878:	4802      	ldr	r0, [pc, #8]	; (8002884 <HAL_ADC_Init+0x2a0>)
 800287a:	f7ff f999 	bl	8001bb0 <assert_failed>
 800287e:	e003      	b.n	8002888 <HAL_ADC_Init+0x2a4>
 8002880:	40012400 	.word	0x40012400
 8002884:	0800b4a8 	.word	0x0800b4a8
    }
  }
      
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800288c:	2b10      	cmp	r3, #16
 800288e:	d017      	beq.n	80028c0 <HAL_ADC_Init+0x2dc>
  {
    assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002894:	2b00      	cmp	r3, #0
 8002896:	d013      	beq.n	80028c0 <HAL_ADC_Init+0x2dc>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800289c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80028a0:	d00e      	beq.n	80028c0 <HAL_ADC_Init+0x2dc>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80028aa:	d009      	beq.n	80028c0 <HAL_ADC_Init+0x2dc>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028b0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80028b4:	d004      	beq.n	80028c0 <HAL_ADC_Init+0x2dc>
 80028b6:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 80028ba:	4896      	ldr	r0, [pc, #600]	; (8002b14 <HAL_ADC_Init+0x530>)
 80028bc:	f7ff f978 	bl	8001bb0 <assert_failed>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d115      	bne.n	80028f4 <HAL_ADC_Init+0x310>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028d6:	4b90      	ldr	r3, [pc, #576]	; (8002b18 <HAL_ADC_Init+0x534>)
 80028d8:	6a1b      	ldr	r3, [r3, #32]
 80028da:	4a8f      	ldr	r2, [pc, #572]	; (8002b18 <HAL_ADC_Init+0x534>)
 80028dc:	f043 0301 	orr.w	r3, r3, #1
 80028e0:	6213      	str	r3, [r2, #32]
 80028e2:	4b8d      	ldr	r3, [pc, #564]	; (8002b18 <HAL_ADC_Init+0x534>)
 80028e4:	6a1b      	ldr	r3, [r3, #32]
 80028e6:	f003 0301 	and.w	r3, r3, #1
 80028ea:	60bb      	str	r3, [r7, #8]
 80028ec:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f7fe fe66 	bl	80015c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028f8:	f003 0310 	and.w	r3, r3, #16
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	f040 80ff 	bne.w	8002b00 <HAL_ADC_Init+0x51c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002906:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800290a:	f023 0302 	bic.w	r3, r3, #2
 800290e:	f043 0202 	orr.w	r2, r3, #2
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8002916:	4b81      	ldr	r3, [pc, #516]	; (8002b1c <HAL_ADC_Init+0x538>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	497e      	ldr	r1, [pc, #504]	; (8002b1c <HAL_ADC_Init+0x538>)
 8002924:	4313      	orrs	r3, r2
 8002926:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8002930:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002938:	4619      	mov	r1, r3
 800293a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800293e:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002940:	6a3b      	ldr	r3, [r7, #32]
 8002942:	fa93 f3a3 	rbit	r3, r3
 8002946:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	fab3 f383 	clz	r3, r3
 800294e:	b2db      	uxtb	r3, r3
 8002950:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8002954:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800295a:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002962:	4619      	mov	r1, r3
 8002964:	2302      	movs	r3, #2
 8002966:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800296a:	fa93 f3a3 	rbit	r3, r3
 800296e:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002972:	fab3 f383 	clz	r3, r3
 8002976:	b2db      	uxtb	r3, r3
 8002978:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 800297c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 800297e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002980:	4313      	orrs	r3, r2
 8002982:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002988:	2b10      	cmp	r3, #16
 800298a:	d007      	beq.n	800299c <HAL_ADC_Init+0x3b8>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8002994:	4313      	orrs	r3, r2
 8002996:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002998:	4313      	orrs	r3, r2
 800299a:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029a6:	2b40      	cmp	r3, #64	; 0x40
 80029a8:	d04f      	beq.n	8002a4a <HAL_ADC_Init+0x466>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	699b      	ldr	r3, [r3, #24]
 80029ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029b0:	4313      	orrs	r3, r2
 80029b2:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80029bc:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	6912      	ldr	r2, [r2, #16]
 80029c2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80029c6:	d003      	beq.n	80029d0 <HAL_ADC_Init+0x3ec>
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	6912      	ldr	r2, [r2, #16]
 80029cc:	2a01      	cmp	r2, #1
 80029ce:	d102      	bne.n	80029d6 <HAL_ADC_Init+0x3f2>
 80029d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029d4:	e000      	b.n	80029d8 <HAL_ADC_Init+0x3f4>
 80029d6:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 80029d8:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80029da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80029dc:	4313      	orrs	r3, r2
 80029de:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d125      	bne.n	8002a36 <HAL_ADC_Init+0x452>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d114      	bne.n	8002a1e <HAL_ADC_Init+0x43a>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f8:	3b01      	subs	r3, #1
 80029fa:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80029fe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	fa92 f2a2 	rbit	r2, r2
 8002a06:	617a      	str	r2, [r7, #20]
  return result;
 8002a08:	697a      	ldr	r2, [r7, #20]
 8002a0a:	fab2 f282 	clz	r2, r2
 8002a0e:	b2d2      	uxtb	r2, r2
 8002a10:	4093      	lsls	r3, r2
 8002a12:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	633b      	str	r3, [r7, #48]	; 0x30
 8002a1c:	e00b      	b.n	8002a36 <HAL_ADC_Init+0x452>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a22:	f043 0220 	orr.w	r2, r3, #32
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a2e:	f043 0201 	orr.w	r2, r3, #1
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	4b38      	ldr	r3, [pc, #224]	; (8002b20 <HAL_ADC_Init+0x53c>)
 8002a3e:	4013      	ands	r3, r2
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	6812      	ldr	r2, [r2, #0]
 8002a44:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a46:	430b      	orrs	r3, r1
 8002a48:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	689a      	ldr	r2, [r3, #8]
 8002a50:	4b34      	ldr	r3, [pc, #208]	; (8002b24 <HAL_ADC_Init+0x540>)
 8002a52:	4013      	ands	r3, r2
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	6812      	ldr	r2, [r2, #0]
 8002a58:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002a5a:	430b      	orrs	r3, r1
 8002a5c:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a66:	d003      	beq.n	8002a70 <HAL_ADC_Init+0x48c>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	691b      	ldr	r3, [r3, #16]
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d119      	bne.n	8002aa4 <HAL_ADC_Init+0x4c0>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a76:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8002a84:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a86:	693a      	ldr	r2, [r7, #16]
 8002a88:	fa92 f2a2 	rbit	r2, r2
 8002a8c:	60fa      	str	r2, [r7, #12]
  return result;
 8002a8e:	68fa      	ldr	r2, [r7, #12]
 8002a90:	fab2 f282 	clz	r2, r2
 8002a94:	b2d2      	uxtb	r2, r2
 8002a96:	fa03 f202 	lsl.w	r2, r3, r2
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	631a      	str	r2, [r3, #48]	; 0x30
 8002aa2:	e007      	b.n	8002ab4 <HAL_ADC_Init+0x4d0>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8002ab2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	689a      	ldr	r2, [r3, #8]
 8002aba:	4b1b      	ldr	r3, [pc, #108]	; (8002b28 <HAL_ADC_Init+0x544>)
 8002abc:	4013      	ands	r3, r2
 8002abe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d10b      	bne.n	8002adc <HAL_ADC_Init+0x4f8>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ace:	f023 0303 	bic.w	r3, r3, #3
 8002ad2:	f043 0201 	orr.w	r2, r3, #1
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	64da      	str	r2, [r3, #76]	; 0x4c
 8002ada:	e014      	b.n	8002b06 <HAL_ADC_Init+0x522>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ae0:	f023 0312 	bic.w	r3, r3, #18
 8002ae4:	f043 0210 	orr.w	r2, r3, #16
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002af0:	f043 0201 	orr.w	r2, r3, #1
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002afe:	e002      	b.n	8002b06 <HAL_ADC_Init+0x522>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002b06:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3738      	adds	r7, #56	; 0x38
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	0800b4a8 	.word	0x0800b4a8
 8002b18:	40023800 	.word	0x40023800
 8002b1c:	40012700 	.word	0x40012700
 8002b20:	fcfc16ff 	.word	0xfcfc16ff
 8002b24:	c0fff189 	.word	0xc0fff189
 8002b28:	bf80fffe 	.word	0xbf80fffe

08002b2c <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b34:	2300      	movs	r3, #0
 8002b36:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a35      	ldr	r2, [pc, #212]	; (8002c14 <HAL_ADC_Start_IT+0xe8>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d004      	beq.n	8002b4c <HAL_ADC_Start_IT+0x20>
 8002b42:	f240 5166 	movw	r1, #1382	; 0x566
 8002b46:	4834      	ldr	r0, [pc, #208]	; (8002c18 <HAL_ADC_Start_IT+0xec>)
 8002b48:	f7ff f832 	bl	8001bb0 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d101      	bne.n	8002b5a <HAL_ADC_Start_IT+0x2e>
 8002b56:	2302      	movs	r3, #2
 8002b58:	e058      	b.n	8002c0c <HAL_ADC_Start_IT+0xe0>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f000 fc4a 	bl	80033fc <ADC_Enable>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002b6c:	7bfb      	ldrb	r3, [r7, #15]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d14b      	bne.n	8002c0a <HAL_ADC_Start_IT+0xde>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b76:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002b7a:	f023 0301 	bic.w	r3, r3, #1
 8002b7e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d007      	beq.n	8002ba4 <HAL_ADC_Start_IT+0x78>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b98:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b9c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ba8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bb0:	d106      	bne.n	8002bc0 <HAL_ADC_Start_IT+0x94>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bb6:	f023 0206 	bic.w	r2, r3, #6
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	651a      	str	r2, [r3, #80]	; 0x50
 8002bbe:	e002      	b.n	8002bc6 <HAL_ADC_Start_IT+0x9a>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	651a      	str	r2, [r3, #80]	; 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002bd6:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	6812      	ldr	r2, [r2, #0]
 8002be2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002be6:	f043 0320 	orr.w	r3, r3, #32
 8002bea:	6053      	str	r3, [r2, #4]
    
    /* Enable conversion of regular group.                                    */
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d107      	bne.n	8002c0a <HAL_ADC_Start_IT+0xde>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	689a      	ldr	r2, [r3, #8]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c08:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3710      	adds	r7, #16
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	40012400 	.word	0x40012400
 8002c18:	0800b4a8 	.word	0x0800b4a8

08002c1c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a07      	ldr	r2, [pc, #28]	; (8002c48 <HAL_ADC_GetValue+0x2c>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d004      	beq.n	8002c38 <HAL_ADC_GetValue+0x1c>
 8002c2e:	f240 617d 	movw	r1, #1661	; 0x67d
 8002c32:	4806      	ldr	r0, [pc, #24]	; (8002c4c <HAL_ADC_GetValue+0x30>)
 8002c34:	f7fe ffbc 	bl	8001bb0 <assert_failed>

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3708      	adds	r7, #8
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	40012400 	.word	0x40012400
 8002c4c:	0800b4a8 	.word	0x0800b4a8

08002c50 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a8f      	ldr	r2, [pc, #572]	; (8002e9c <HAL_ADC_IRQHandler+0x24c>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d004      	beq.n	8002c6c <HAL_ADC_IRQHandler+0x1c>
 8002c62:	f240 618e 	movw	r1, #1678	; 0x68e
 8002c66:	488e      	ldr	r0, [pc, #568]	; (8002ea0 <HAL_ADC_IRQHandler+0x250>)
 8002c68:	f7fe ffa2 	bl	8001bb0 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d009      	beq.n	8002c8a <HAL_ADC_IRQHandler+0x3a>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d004      	beq.n	8002c8a <HAL_ADC_IRQHandler+0x3a>
 8002c80:	f240 618f 	movw	r1, #1679	; 0x68f
 8002c84:	4886      	ldr	r0, [pc, #536]	; (8002ea0 <HAL_ADC_IRQHandler+0x250>)
 8002c86:	f7fe ff93 	bl	8001bb0 <assert_failed>
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d003      	beq.n	8002c9a <HAL_ADC_IRQHandler+0x4a>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c96:	2b1c      	cmp	r3, #28
 8002c98:	d904      	bls.n	8002ca4 <HAL_ADC_IRQHandler+0x54>
 8002c9a:	f44f 61d2 	mov.w	r1, #1680	; 0x690
 8002c9e:	4880      	ldr	r0, [pc, #512]	; (8002ea0 <HAL_ADC_IRQHandler+0x250>)
 8002ca0:	f7fe ff86 	bl	8001bb0 <assert_failed>

  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f003 0320 	and.w	r3, r3, #32
 8002cae:	2b20      	cmp	r3, #32
 8002cb0:	d14e      	bne.n	8002d50 <HAL_ADC_IRQHandler+0x100>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0302 	and.w	r3, r3, #2
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d147      	bne.n	8002d50 <HAL_ADC_IRQHandler+0x100>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cc4:	f003 0310 	and.w	r3, r3, #16
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d105      	bne.n	8002cd8 <HAL_ADC_IRQHandler+0x88>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cd0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	64da      	str	r2, [r3, #76]	; 0x4c
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32L1, there is no independent flag of end of sequence.   */
      /*       The test of scan sequence on going is done either with scan    */
      /*       sequence disabled or with end of conversion flag set to        */
      /*       of end of sequence.                                            */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d12c      	bne.n	8002d40 <HAL_ADC_IRQHandler+0xf0>
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d127      	bne.n	8002d40 <HAL_ADC_IRQHandler+0xf0>
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf6:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d006      	beq.n	8002d0c <HAL_ADC_IRQHandler+0xbc>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d119      	bne.n	8002d40 <HAL_ADC_IRQHandler+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	685a      	ldr	r2, [r3, #4]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 0220 	bic.w	r2, r2, #32
 8002d1a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d20:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	64da      	str	r2, [r3, #76]	; 0x4c
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d105      	bne.n	8002d40 <HAL_ADC_IRQHandler+0xf0>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d38:	f043 0201 	orr.w	r2, r3, #1
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	64da      	str	r2, [r3, #76]	; 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f7fe fa61 	bl	8001208 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f06f 0212 	mvn.w	r2, #18
 8002d4e:	601a      	str	r2, [r3, #0]
    }
  }

  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d5a:	2b80      	cmp	r3, #128	; 0x80
 8002d5c:	d15c      	bne.n	8002e18 <HAL_ADC_IRQHandler+0x1c8>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0304 	and.w	r3, r3, #4
 8002d68:	2b04      	cmp	r3, #4
 8002d6a:	d155      	bne.n	8002e18 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d70:	f003 0310 	and.w	r3, r3, #16
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d105      	bne.n	8002d84 <HAL_ADC_IRQHandler+0x134>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d7c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Determine whether any further conversion upcoming on group injected  */
      /* by external trigger, scan sequence on going or by automatic injected */
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d13a      	bne.n	8002e08 <HAL_ADC_IRQHandler+0x1b8>
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d98:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d006      	beq.n	8002dae <HAL_ADC_IRQHandler+0x15e>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d12c      	bne.n	8002e08 <HAL_ADC_IRQHandler+0x1b8>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d125      	bne.n	8002e08 <HAL_ADC_IRQHandler+0x1b8>
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d11e      	bne.n	8002e08 <HAL_ADC_IRQHandler+0x1b8>
          (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d119      	bne.n	8002e08 <HAL_ADC_IRQHandler+0x1b8>
      {
        /* Disable ADC end of single conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002de2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002de8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	64da      	str	r2, [r3, #76]	; 0x4c

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002df4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d105      	bne.n	8002e08 <HAL_ADC_IRQHandler+0x1b8>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e00:	f043 0201 	orr.w	r2, r3, #1
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	64da      	str	r2, [r3, #76]	; 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f000 fb4d 	bl	80034a8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f06f 020c 	mvn.w	r2, #12
 8002e16:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e22:	2b40      	cmp	r3, #64	; 0x40
 8002e24:	d114      	bne.n	8002e50 <HAL_ADC_IRQHandler+0x200>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0301 	and.w	r3, r3, #1
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d10d      	bne.n	8002e50 <HAL_ADC_IRQHandler+0x200>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e38:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	64da      	str	r2, [r3, #76]	; 0x4c
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f000 f82f 	bl	8002ea4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f06f 0201 	mvn.w	r2, #1
 8002e4e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002e5a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e5e:	d119      	bne.n	8002e94 <HAL_ADC_IRQHandler+0x244>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR))
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0320 	and.w	r3, r3, #32
 8002e6a:	2b20      	cmp	r3, #32
 8002e6c:	d112      	bne.n	8002e94 <HAL_ADC_IRQHandler+0x244>
      /* Note: On STM32L1, ADC overrun can be set through other parameters    */
      /*       refer to description of parameter "EOCSelection" for more      */
      /*       details.                                                       */
      
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e72:	f043 0202 	orr.w	r2, r3, #2
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f06f 0220 	mvn.w	r2, #32
 8002e82:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f000 f816 	bl	8002eb6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the Overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f06f 0220 	mvn.w	r2, #32
 8002e92:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002e94:	bf00      	nop
 8002e96:	3708      	adds	r7, #8
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	40012400 	.word	0x40012400
 8002ea0:	0800b4a8 	.word	0x0800b4a8

08002ea4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002eac:	bf00      	nop
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bc80      	pop	{r7}
 8002eb4:	4770      	bx	lr

08002eb6 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	b083      	sub	sp, #12
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002ebe:	bf00      	nop
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr

08002ec8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a94      	ldr	r2, [pc, #592]	; (8003130 <HAL_ADC_ConfigChannel+0x268>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d004      	beq.n	8002eee <HAL_ADC_ConfigChannel+0x26>
 8002ee4:	f240 7191 	movw	r1, #1937	; 0x791
 8002ee8:	4892      	ldr	r0, [pc, #584]	; (8003134 <HAL_ADC_ConfigChannel+0x26c>)
 8002eea:	f7fe fe61 	bl	8001bb0 <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	f000 8081 	beq.w	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d07c      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d078      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	2b03      	cmp	r3, #3
 8002f0e:	d074      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2b04      	cmp	r3, #4
 8002f16:	d070      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2b05      	cmp	r3, #5
 8002f1e:	d06c      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2b06      	cmp	r3, #6
 8002f26:	d068      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2b07      	cmp	r3, #7
 8002f2e:	d064      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2b08      	cmp	r3, #8
 8002f36:	d060      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2b09      	cmp	r3, #9
 8002f3e:	d05c      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2b0a      	cmp	r3, #10
 8002f46:	d058      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2b0b      	cmp	r3, #11
 8002f4e:	d054      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2b0c      	cmp	r3, #12
 8002f56:	d050      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2b0d      	cmp	r3, #13
 8002f5e:	d04c      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2b0e      	cmp	r3, #14
 8002f66:	d048      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2b0f      	cmp	r3, #15
 8002f6e:	d044      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2b10      	cmp	r3, #16
 8002f76:	d040      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2b11      	cmp	r3, #17
 8002f7e:	d03c      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2b12      	cmp	r3, #18
 8002f86:	d038      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2b13      	cmp	r3, #19
 8002f8e:	d034      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2b14      	cmp	r3, #20
 8002f96:	d030      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2b15      	cmp	r3, #21
 8002f9e:	d02c      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2b16      	cmp	r3, #22
 8002fa6:	d028      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2b17      	cmp	r3, #23
 8002fae:	d024      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2b18      	cmp	r3, #24
 8002fb6:	d020      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2b19      	cmp	r3, #25
 8002fbe:	d01c      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2b1a      	cmp	r3, #26
 8002fc6:	d018      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2b1b      	cmp	r3, #27
 8002fce:	d014      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2b1c      	cmp	r3, #28
 8002fd6:	d010      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2b1d      	cmp	r3, #29
 8002fde:	d00c      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2b1e      	cmp	r3, #30
 8002fe6:	d008      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2b1f      	cmp	r3, #31
 8002fee:	d004      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x132>
 8002ff0:	f240 7192 	movw	r1, #1938	; 0x792
 8002ff4:	484f      	ldr	r0, [pc, #316]	; (8003134 <HAL_ADC_ConfigChannel+0x26c>)
 8002ff6:	f7fe fddb 	bl	8001bb0 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d070      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	2b02      	cmp	r3, #2
 8003008:	d06c      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	2b03      	cmp	r3, #3
 8003010:	d068      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	2b04      	cmp	r3, #4
 8003018:	d064      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	2b05      	cmp	r3, #5
 8003020:	d060      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	2b06      	cmp	r3, #6
 8003028:	d05c      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	2b07      	cmp	r3, #7
 8003030:	d058      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	2b08      	cmp	r3, #8
 8003038:	d054      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	2b09      	cmp	r3, #9
 8003040:	d050      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	2b0a      	cmp	r3, #10
 8003048:	d04c      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	2b0b      	cmp	r3, #11
 8003050:	d048      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	2b0c      	cmp	r3, #12
 8003058:	d044      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	2b0d      	cmp	r3, #13
 8003060:	d040      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	2b0e      	cmp	r3, #14
 8003068:	d03c      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	2b0f      	cmp	r3, #15
 8003070:	d038      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	2b10      	cmp	r3, #16
 8003078:	d034      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	2b11      	cmp	r3, #17
 8003080:	d030      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	2b12      	cmp	r3, #18
 8003088:	d02c      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	2b13      	cmp	r3, #19
 8003090:	d028      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	2b14      	cmp	r3, #20
 8003098:	d024      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	2b15      	cmp	r3, #21
 80030a0:	d020      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	2b16      	cmp	r3, #22
 80030a8:	d01c      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2b17      	cmp	r3, #23
 80030b0:	d018      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	2b18      	cmp	r3, #24
 80030b8:	d014      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	2b19      	cmp	r3, #25
 80030c0:	d010      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	2b1a      	cmp	r3, #26
 80030c8:	d00c      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	2b1b      	cmp	r3, #27
 80030d0:	d008      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	2b1c      	cmp	r3, #28
 80030d8:	d004      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x21c>
 80030da:	f240 7193 	movw	r1, #1939	; 0x793
 80030de:	4815      	ldr	r0, [pc, #84]	; (8003134 <HAL_ADC_ConfigChannel+0x26c>)
 80030e0:	f7fe fd66 	bl	8001bb0 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d025      	beq.n	8003138 <HAL_ADC_ConfigChannel+0x270>
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d021      	beq.n	8003138 <HAL_ADC_ConfigChannel+0x270>
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d01d      	beq.n	8003138 <HAL_ADC_ConfigChannel+0x270>
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	2b03      	cmp	r3, #3
 8003102:	d019      	beq.n	8003138 <HAL_ADC_ConfigChannel+0x270>
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	2b04      	cmp	r3, #4
 800310a:	d015      	beq.n	8003138 <HAL_ADC_ConfigChannel+0x270>
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	2b05      	cmp	r3, #5
 8003112:	d011      	beq.n	8003138 <HAL_ADC_ConfigChannel+0x270>
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	2b06      	cmp	r3, #6
 800311a:	d00d      	beq.n	8003138 <HAL_ADC_ConfigChannel+0x270>
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	2b07      	cmp	r3, #7
 8003122:	d009      	beq.n	8003138 <HAL_ADC_ConfigChannel+0x270>
 8003124:	f240 7194 	movw	r1, #1940	; 0x794
 8003128:	4802      	ldr	r0, [pc, #8]	; (8003134 <HAL_ADC_ConfigChannel+0x26c>)
 800312a:	f7fe fd41 	bl	8001bb0 <assert_failed>
 800312e:	e003      	b.n	8003138 <HAL_ADC_ConfigChannel+0x270>
 8003130:	40012400 	.word	0x40012400
 8003134:	0800b4a8 	.word	0x0800b4a8
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800313e:	2b01      	cmp	r3, #1
 8003140:	d101      	bne.n	8003146 <HAL_ADC_ConfigChannel+0x27e>
 8003142:	2302      	movs	r3, #2
 8003144:	e14f      	b.n	80033e6 <HAL_ADC_ConfigChannel+0x51e>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2201      	movs	r2, #1
 800314a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	2b06      	cmp	r3, #6
 8003154:	d81c      	bhi.n	8003190 <HAL_ADC_ConfigChannel+0x2c8>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	685a      	ldr	r2, [r3, #4]
 8003160:	4613      	mov	r3, r2
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	4413      	add	r3, r2
 8003166:	3b05      	subs	r3, #5
 8003168:	221f      	movs	r2, #31
 800316a:	fa02 f303 	lsl.w	r3, r2, r3
 800316e:	43db      	mvns	r3, r3
 8003170:	4019      	ands	r1, r3
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	6818      	ldr	r0, [r3, #0]
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	685a      	ldr	r2, [r3, #4]
 800317a:	4613      	mov	r3, r2
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	4413      	add	r3, r2
 8003180:	3b05      	subs	r3, #5
 8003182:	fa00 f203 	lsl.w	r2, r0, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	430a      	orrs	r2, r1
 800318c:	641a      	str	r2, [r3, #64]	; 0x40
 800318e:	e07e      	b.n	800328e <HAL_ADC_ConfigChannel+0x3c6>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	2b0c      	cmp	r3, #12
 8003196:	d81c      	bhi.n	80031d2 <HAL_ADC_ConfigChannel+0x30a>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	685a      	ldr	r2, [r3, #4]
 80031a2:	4613      	mov	r3, r2
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4413      	add	r3, r2
 80031a8:	3b23      	subs	r3, #35	; 0x23
 80031aa:	221f      	movs	r2, #31
 80031ac:	fa02 f303 	lsl.w	r3, r2, r3
 80031b0:	43db      	mvns	r3, r3
 80031b2:	4019      	ands	r1, r3
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	6818      	ldr	r0, [r3, #0]
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685a      	ldr	r2, [r3, #4]
 80031bc:	4613      	mov	r3, r2
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	4413      	add	r3, r2
 80031c2:	3b23      	subs	r3, #35	; 0x23
 80031c4:	fa00 f203 	lsl.w	r2, r0, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	430a      	orrs	r2, r1
 80031ce:	63da      	str	r2, [r3, #60]	; 0x3c
 80031d0:	e05d      	b.n	800328e <HAL_ADC_ConfigChannel+0x3c6>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	2b12      	cmp	r3, #18
 80031d8:	d81c      	bhi.n	8003214 <HAL_ADC_ConfigChannel+0x34c>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685a      	ldr	r2, [r3, #4]
 80031e4:	4613      	mov	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	4413      	add	r3, r2
 80031ea:	3b41      	subs	r3, #65	; 0x41
 80031ec:	221f      	movs	r2, #31
 80031ee:	fa02 f303 	lsl.w	r3, r2, r3
 80031f2:	43db      	mvns	r3, r3
 80031f4:	4019      	ands	r1, r3
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	6818      	ldr	r0, [r3, #0]
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685a      	ldr	r2, [r3, #4]
 80031fe:	4613      	mov	r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	4413      	add	r3, r2
 8003204:	3b41      	subs	r3, #65	; 0x41
 8003206:	fa00 f203 	lsl.w	r2, r0, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	430a      	orrs	r2, r1
 8003210:	639a      	str	r2, [r3, #56]	; 0x38
 8003212:	e03c      	b.n	800328e <HAL_ADC_ConfigChannel+0x3c6>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	2b18      	cmp	r3, #24
 800321a:	d81c      	bhi.n	8003256 <HAL_ADC_ConfigChannel+0x38e>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685a      	ldr	r2, [r3, #4]
 8003226:	4613      	mov	r3, r2
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	4413      	add	r3, r2
 800322c:	3b5f      	subs	r3, #95	; 0x5f
 800322e:	221f      	movs	r2, #31
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	43db      	mvns	r3, r3
 8003236:	4019      	ands	r1, r3
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	6818      	ldr	r0, [r3, #0]
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	4613      	mov	r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	4413      	add	r3, r2
 8003246:	3b5f      	subs	r3, #95	; 0x5f
 8003248:	fa00 f203 	lsl.w	r2, r0, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	430a      	orrs	r2, r1
 8003252:	635a      	str	r2, [r3, #52]	; 0x34
 8003254:	e01b      	b.n	800328e <HAL_ADC_ConfigChannel+0x3c6>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	4613      	mov	r3, r2
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	4413      	add	r3, r2
 8003266:	3b7d      	subs	r3, #125	; 0x7d
 8003268:	221f      	movs	r2, #31
 800326a:	fa02 f303 	lsl.w	r3, r2, r3
 800326e:	43db      	mvns	r3, r3
 8003270:	4019      	ands	r1, r3
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	6818      	ldr	r0, [r3, #0]
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	4613      	mov	r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	4413      	add	r3, r2
 8003280:	3b7d      	subs	r3, #125	; 0x7d
 8003282:	fa00 f203 	lsl.w	r2, r0, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	430a      	orrs	r2, r1
 800328c:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2b09      	cmp	r3, #9
 8003294:	d81a      	bhi.n	80032cc <HAL_ADC_ConfigChannel+0x404>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	6959      	ldr	r1, [r3, #20]
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	4613      	mov	r3, r2
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	4413      	add	r3, r2
 80032a6:	2207      	movs	r2, #7
 80032a8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ac:	43db      	mvns	r3, r3
 80032ae:	4019      	ands	r1, r3
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	6898      	ldr	r0, [r3, #8]
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	4613      	mov	r3, r2
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	4413      	add	r3, r2
 80032be:	fa00 f203 	lsl.w	r2, r0, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	430a      	orrs	r2, r1
 80032c8:	615a      	str	r2, [r3, #20]
 80032ca:	e05d      	b.n	8003388 <HAL_ADC_ConfigChannel+0x4c0>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2b13      	cmp	r3, #19
 80032d2:	d81c      	bhi.n	800330e <HAL_ADC_ConfigChannel+0x446>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	6919      	ldr	r1, [r3, #16]
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	4613      	mov	r3, r2
 80032e0:	005b      	lsls	r3, r3, #1
 80032e2:	4413      	add	r3, r2
 80032e4:	3b1e      	subs	r3, #30
 80032e6:	2207      	movs	r2, #7
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	43db      	mvns	r3, r3
 80032ee:	4019      	ands	r1, r3
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	6898      	ldr	r0, [r3, #8]
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	4613      	mov	r3, r2
 80032fa:	005b      	lsls	r3, r3, #1
 80032fc:	4413      	add	r3, r2
 80032fe:	3b1e      	subs	r3, #30
 8003300:	fa00 f203 	lsl.w	r2, r0, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	430a      	orrs	r2, r1
 800330a:	611a      	str	r2, [r3, #16]
 800330c:	e03c      	b.n	8003388 <HAL_ADC_ConfigChannel+0x4c0>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2b1d      	cmp	r3, #29
 8003314:	d81c      	bhi.n	8003350 <HAL_ADC_ConfigChannel+0x488>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	68d9      	ldr	r1, [r3, #12]
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	4613      	mov	r3, r2
 8003322:	005b      	lsls	r3, r3, #1
 8003324:	4413      	add	r3, r2
 8003326:	3b3c      	subs	r3, #60	; 0x3c
 8003328:	2207      	movs	r2, #7
 800332a:	fa02 f303 	lsl.w	r3, r2, r3
 800332e:	43db      	mvns	r3, r3
 8003330:	4019      	ands	r1, r3
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	6898      	ldr	r0, [r3, #8]
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	4613      	mov	r3, r2
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	4413      	add	r3, r2
 8003340:	3b3c      	subs	r3, #60	; 0x3c
 8003342:	fa00 f203 	lsl.w	r2, r0, r3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	430a      	orrs	r2, r1
 800334c:	60da      	str	r2, [r3, #12]
 800334e:	e01b      	b.n	8003388 <HAL_ADC_ConfigChannel+0x4c0>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	4613      	mov	r3, r2
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	4413      	add	r3, r2
 8003360:	3b5a      	subs	r3, #90	; 0x5a
 8003362:	2207      	movs	r2, #7
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	43db      	mvns	r3, r3
 800336a:	4019      	ands	r1, r3
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	6898      	ldr	r0, [r3, #8]
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	4613      	mov	r3, r2
 8003376:	005b      	lsls	r3, r3, #1
 8003378:	4413      	add	r3, r2
 800337a:	3b5a      	subs	r3, #90	; 0x5a
 800337c:	fa00 f203 	lsl.w	r2, r0, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	430a      	orrs	r2, r1
 8003386:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2b10      	cmp	r3, #16
 800338e:	d003      	beq.n	8003398 <HAL_ADC_ConfigChannel+0x4d0>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003394:	2b11      	cmp	r3, #17
 8003396:	d121      	bne.n	80033dc <HAL_ADC_ConfigChannel+0x514>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8003398:	4b15      	ldr	r3, [pc, #84]	; (80033f0 <HAL_ADC_ConfigChannel+0x528>)
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d11b      	bne.n	80033dc <HAL_ADC_ConfigChannel+0x514>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 80033a4:	4b12      	ldr	r3, [pc, #72]	; (80033f0 <HAL_ADC_ConfigChannel+0x528>)
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	4a11      	ldr	r2, [pc, #68]	; (80033f0 <HAL_ADC_ConfigChannel+0x528>)
 80033aa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80033ae:	6053      	str	r3, [r2, #4]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2b10      	cmp	r3, #16
 80033b6:	d111      	bne.n	80033dc <HAL_ADC_ConfigChannel+0x514>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80033b8:	4b0e      	ldr	r3, [pc, #56]	; (80033f4 <HAL_ADC_ConfigChannel+0x52c>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a0e      	ldr	r2, [pc, #56]	; (80033f8 <HAL_ADC_ConfigChannel+0x530>)
 80033be:	fba2 2303 	umull	r2, r3, r2, r3
 80033c2:	0c9a      	lsrs	r2, r3, #18
 80033c4:	4613      	mov	r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	4413      	add	r3, r2
 80033ca:	005b      	lsls	r3, r3, #1
 80033cc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80033ce:	e002      	b.n	80033d6 <HAL_ADC_ConfigChannel+0x50e>
          {
            wait_loop_index--;
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	3b01      	subs	r3, #1
 80033d4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d1f9      	bne.n	80033d0 <HAL_ADC_ConfigChannel+0x508>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2200      	movs	r2, #0
 80033e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 80033e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3710      	adds	r7, #16
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	40012700 	.word	0x40012700
 80033f4:	20000004 	.word	0x20000004
 80033f8:	431bde83 	.word	0x431bde83

080033fc <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003404:	2300      	movs	r3, #0
 8003406:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 8003408:	2300      	movs	r3, #0
 800340a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003416:	2b40      	cmp	r3, #64	; 0x40
 8003418:	d03c      	beq.n	8003494 <ADC_Enable+0x98>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f042 0201 	orr.w	r2, r2, #1
 8003428:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800342a:	4b1d      	ldr	r3, [pc, #116]	; (80034a0 <ADC_Enable+0xa4>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a1d      	ldr	r2, [pc, #116]	; (80034a4 <ADC_Enable+0xa8>)
 8003430:	fba2 2303 	umull	r2, r3, r2, r3
 8003434:	0c9a      	lsrs	r2, r3, #18
 8003436:	4613      	mov	r3, r2
 8003438:	005b      	lsls	r3, r3, #1
 800343a:	4413      	add	r3, r2
 800343c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 800343e:	e002      	b.n	8003446 <ADC_Enable+0x4a>
    {
      wait_loop_index--;
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	3b01      	subs	r3, #1
 8003444:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1f9      	bne.n	8003440 <ADC_Enable+0x44>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();    
 800344c:	f7ff f8c0 	bl	80025d0 <HAL_GetTick>
 8003450:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003452:	e018      	b.n	8003486 <ADC_Enable+0x8a>
    {
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 8003454:	f7ff f8bc 	bl	80025d0 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	2b02      	cmp	r3, #2
 8003460:	d911      	bls.n	8003486 <ADC_Enable+0x8a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003466:	f043 0210 	orr.w	r2, r3, #16
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	64da      	str	r2, [r3, #76]	; 0x4c
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003472:	f043 0201 	orr.w	r2, r3, #1
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	651a      	str	r2, [r3, #80]	; 0x50
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e007      	b.n	8003496 <ADC_Enable+0x9a>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003490:	2b40      	cmp	r3, #64	; 0x40
 8003492:	d1df      	bne.n	8003454 <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003494:	2300      	movs	r3, #0
}
 8003496:	4618      	mov	r0, r3
 8003498:	3710      	adds	r7, #16
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	20000004 	.word	0x20000004
 80034a4:	431bde83 	.word	0x431bde83

080034a8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80034b0:	bf00      	nop
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bc80      	pop	{r7}
 80034b8:	4770      	bx	lr
	...

080034bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034bc:	b480      	push	{r7}
 80034be:	b085      	sub	sp, #20
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f003 0307 	and.w	r3, r3, #7
 80034ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034cc:	4b0c      	ldr	r3, [pc, #48]	; (8003500 <__NVIC_SetPriorityGrouping+0x44>)
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034d2:	68ba      	ldr	r2, [r7, #8]
 80034d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80034d8:	4013      	ands	r3, r2
 80034da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80034e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034ee:	4a04      	ldr	r2, [pc, #16]	; (8003500 <__NVIC_SetPriorityGrouping+0x44>)
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	60d3      	str	r3, [r2, #12]
}
 80034f4:	bf00      	nop
 80034f6:	3714      	adds	r7, #20
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bc80      	pop	{r7}
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	e000ed00 	.word	0xe000ed00

08003504 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003504:	b480      	push	{r7}
 8003506:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003508:	4b04      	ldr	r3, [pc, #16]	; (800351c <__NVIC_GetPriorityGrouping+0x18>)
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	0a1b      	lsrs	r3, r3, #8
 800350e:	f003 0307 	and.w	r3, r3, #7
}
 8003512:	4618      	mov	r0, r3
 8003514:	46bd      	mov	sp, r7
 8003516:	bc80      	pop	{r7}
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	e000ed00 	.word	0xe000ed00

08003520 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	4603      	mov	r3, r0
 8003528:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800352a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352e:	2b00      	cmp	r3, #0
 8003530:	db0b      	blt.n	800354a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003532:	79fb      	ldrb	r3, [r7, #7]
 8003534:	f003 021f 	and.w	r2, r3, #31
 8003538:	4906      	ldr	r1, [pc, #24]	; (8003554 <__NVIC_EnableIRQ+0x34>)
 800353a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353e:	095b      	lsrs	r3, r3, #5
 8003540:	2001      	movs	r0, #1
 8003542:	fa00 f202 	lsl.w	r2, r0, r2
 8003546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800354a:	bf00      	nop
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	bc80      	pop	{r7}
 8003552:	4770      	bx	lr
 8003554:	e000e100 	.word	0xe000e100

08003558 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	4603      	mov	r3, r0
 8003560:	6039      	str	r1, [r7, #0]
 8003562:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003568:	2b00      	cmp	r3, #0
 800356a:	db0a      	blt.n	8003582 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	b2da      	uxtb	r2, r3
 8003570:	490c      	ldr	r1, [pc, #48]	; (80035a4 <__NVIC_SetPriority+0x4c>)
 8003572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003576:	0112      	lsls	r2, r2, #4
 8003578:	b2d2      	uxtb	r2, r2
 800357a:	440b      	add	r3, r1
 800357c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003580:	e00a      	b.n	8003598 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	b2da      	uxtb	r2, r3
 8003586:	4908      	ldr	r1, [pc, #32]	; (80035a8 <__NVIC_SetPriority+0x50>)
 8003588:	79fb      	ldrb	r3, [r7, #7]
 800358a:	f003 030f 	and.w	r3, r3, #15
 800358e:	3b04      	subs	r3, #4
 8003590:	0112      	lsls	r2, r2, #4
 8003592:	b2d2      	uxtb	r2, r2
 8003594:	440b      	add	r3, r1
 8003596:	761a      	strb	r2, [r3, #24]
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	bc80      	pop	{r7}
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	e000e100 	.word	0xe000e100
 80035a8:	e000ed00 	.word	0xe000ed00

080035ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b089      	sub	sp, #36	; 0x24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f003 0307 	and.w	r3, r3, #7
 80035be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	f1c3 0307 	rsb	r3, r3, #7
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	bf28      	it	cs
 80035ca:	2304      	movcs	r3, #4
 80035cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	3304      	adds	r3, #4
 80035d2:	2b06      	cmp	r3, #6
 80035d4:	d902      	bls.n	80035dc <NVIC_EncodePriority+0x30>
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	3b03      	subs	r3, #3
 80035da:	e000      	b.n	80035de <NVIC_EncodePriority+0x32>
 80035dc:	2300      	movs	r3, #0
 80035de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035e0:	f04f 32ff 	mov.w	r2, #4294967295
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	43da      	mvns	r2, r3
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	401a      	ands	r2, r3
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035f4:	f04f 31ff 	mov.w	r1, #4294967295
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	fa01 f303 	lsl.w	r3, r1, r3
 80035fe:	43d9      	mvns	r1, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003604:	4313      	orrs	r3, r2
         );
}
 8003606:	4618      	mov	r0, r3
 8003608:	3724      	adds	r7, #36	; 0x24
 800360a:	46bd      	mov	sp, r7
 800360c:	bc80      	pop	{r7}
 800360e:	4770      	bx	lr

08003610 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2b07      	cmp	r3, #7
 800361c:	d00f      	beq.n	800363e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2b06      	cmp	r3, #6
 8003622:	d00c      	beq.n	800363e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2b05      	cmp	r3, #5
 8003628:	d009      	beq.n	800363e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2b04      	cmp	r3, #4
 800362e:	d006      	beq.n	800363e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b03      	cmp	r3, #3
 8003634:	d003      	beq.n	800363e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003636:	21ac      	movs	r1, #172	; 0xac
 8003638:	4804      	ldr	r0, [pc, #16]	; (800364c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800363a:	f7fe fab9 	bl	8001bb0 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f7ff ff3c 	bl	80034bc <__NVIC_SetPriorityGrouping>
}
 8003644:	bf00      	nop
 8003646:	3708      	adds	r7, #8
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	0800b4e0 	.word	0x0800b4e0

08003650 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0
 8003656:	4603      	mov	r3, r0
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
 800365c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800365e:	2300      	movs	r3, #0
 8003660:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2b0f      	cmp	r3, #15
 8003666:	d903      	bls.n	8003670 <HAL_NVIC_SetPriority+0x20>
 8003668:	21c4      	movs	r1, #196	; 0xc4
 800366a:	480e      	ldr	r0, [pc, #56]	; (80036a4 <HAL_NVIC_SetPriority+0x54>)
 800366c:	f7fe faa0 	bl	8001bb0 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	2b0f      	cmp	r3, #15
 8003674:	d903      	bls.n	800367e <HAL_NVIC_SetPriority+0x2e>
 8003676:	21c5      	movs	r1, #197	; 0xc5
 8003678:	480a      	ldr	r0, [pc, #40]	; (80036a4 <HAL_NVIC_SetPriority+0x54>)
 800367a:	f7fe fa99 	bl	8001bb0 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800367e:	f7ff ff41 	bl	8003504 <__NVIC_GetPriorityGrouping>
 8003682:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	68b9      	ldr	r1, [r7, #8]
 8003688:	6978      	ldr	r0, [r7, #20]
 800368a:	f7ff ff8f 	bl	80035ac <NVIC_EncodePriority>
 800368e:	4602      	mov	r2, r0
 8003690:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003694:	4611      	mov	r1, r2
 8003696:	4618      	mov	r0, r3
 8003698:	f7ff ff5e 	bl	8003558 <__NVIC_SetPriority>
}
 800369c:	bf00      	nop
 800369e:	3718      	adds	r7, #24
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	0800b4e0 	.word	0x0800b4e0

080036a8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	4603      	mov	r3, r0
 80036b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80036b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	da03      	bge.n	80036c2 <HAL_NVIC_EnableIRQ+0x1a>
 80036ba:	21d8      	movs	r1, #216	; 0xd8
 80036bc:	4805      	ldr	r0, [pc, #20]	; (80036d4 <HAL_NVIC_EnableIRQ+0x2c>)
 80036be:	f7fe fa77 	bl	8001bb0 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7ff ff2a 	bl	8003520 <__NVIC_EnableIRQ>
}
 80036cc:	bf00      	nop
 80036ce:	3708      	adds	r7, #8
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	0800b4e0 	.word	0x0800b4e0

080036d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d101      	bne.n	80036ea <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e109      	b.n	80038fe <HAL_DMA_Init+0x226>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a86      	ldr	r2, [pc, #536]	; (8003908 <HAL_DMA_Init+0x230>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d03a      	beq.n	800376a <HAL_DMA_Init+0x92>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a84      	ldr	r2, [pc, #528]	; (800390c <HAL_DMA_Init+0x234>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d035      	beq.n	800376a <HAL_DMA_Init+0x92>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a83      	ldr	r2, [pc, #524]	; (8003910 <HAL_DMA_Init+0x238>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d030      	beq.n	800376a <HAL_DMA_Init+0x92>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a81      	ldr	r2, [pc, #516]	; (8003914 <HAL_DMA_Init+0x23c>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d02b      	beq.n	800376a <HAL_DMA_Init+0x92>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a80      	ldr	r2, [pc, #512]	; (8003918 <HAL_DMA_Init+0x240>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d026      	beq.n	800376a <HAL_DMA_Init+0x92>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a7e      	ldr	r2, [pc, #504]	; (800391c <HAL_DMA_Init+0x244>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d021      	beq.n	800376a <HAL_DMA_Init+0x92>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a7d      	ldr	r2, [pc, #500]	; (8003920 <HAL_DMA_Init+0x248>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d01c      	beq.n	800376a <HAL_DMA_Init+0x92>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a7b      	ldr	r2, [pc, #492]	; (8003924 <HAL_DMA_Init+0x24c>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d017      	beq.n	800376a <HAL_DMA_Init+0x92>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a7a      	ldr	r2, [pc, #488]	; (8003928 <HAL_DMA_Init+0x250>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d012      	beq.n	800376a <HAL_DMA_Init+0x92>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a78      	ldr	r2, [pc, #480]	; (800392c <HAL_DMA_Init+0x254>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d00d      	beq.n	800376a <HAL_DMA_Init+0x92>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a77      	ldr	r2, [pc, #476]	; (8003930 <HAL_DMA_Init+0x258>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d008      	beq.n	800376a <HAL_DMA_Init+0x92>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a75      	ldr	r2, [pc, #468]	; (8003934 <HAL_DMA_Init+0x25c>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d003      	beq.n	800376a <HAL_DMA_Init+0x92>
 8003762:	219a      	movs	r1, #154	; 0x9a
 8003764:	4874      	ldr	r0, [pc, #464]	; (8003938 <HAL_DMA_Init+0x260>)
 8003766:	f7fe fa23 	bl	8001bb0 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00c      	beq.n	800378c <HAL_DMA_Init+0xb4>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	2b10      	cmp	r3, #16
 8003778:	d008      	beq.n	800378c <HAL_DMA_Init+0xb4>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003782:	d003      	beq.n	800378c <HAL_DMA_Init+0xb4>
 8003784:	219b      	movs	r1, #155	; 0x9b
 8003786:	486c      	ldr	r0, [pc, #432]	; (8003938 <HAL_DMA_Init+0x260>)
 8003788:	f7fe fa12 	bl	8001bb0 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	2b40      	cmp	r3, #64	; 0x40
 8003792:	d007      	beq.n	80037a4 <HAL_DMA_Init+0xcc>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d003      	beq.n	80037a4 <HAL_DMA_Init+0xcc>
 800379c:	219c      	movs	r1, #156	; 0x9c
 800379e:	4866      	ldr	r0, [pc, #408]	; (8003938 <HAL_DMA_Init+0x260>)
 80037a0:	f7fe fa06 	bl	8001bb0 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	2b80      	cmp	r3, #128	; 0x80
 80037aa:	d007      	beq.n	80037bc <HAL_DMA_Init+0xe4>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d003      	beq.n	80037bc <HAL_DMA_Init+0xe4>
 80037b4:	219d      	movs	r1, #157	; 0x9d
 80037b6:	4860      	ldr	r0, [pc, #384]	; (8003938 <HAL_DMA_Init+0x260>)
 80037b8:	f7fe f9fa 	bl	8001bb0 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	691b      	ldr	r3, [r3, #16]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d00d      	beq.n	80037e0 <HAL_DMA_Init+0x108>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037cc:	d008      	beq.n	80037e0 <HAL_DMA_Init+0x108>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	691b      	ldr	r3, [r3, #16]
 80037d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037d6:	d003      	beq.n	80037e0 <HAL_DMA_Init+0x108>
 80037d8:	219e      	movs	r1, #158	; 0x9e
 80037da:	4857      	ldr	r0, [pc, #348]	; (8003938 <HAL_DMA_Init+0x260>)
 80037dc:	f7fe f9e8 	bl	8001bb0 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	695b      	ldr	r3, [r3, #20]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d00d      	beq.n	8003804 <HAL_DMA_Init+0x12c>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	695b      	ldr	r3, [r3, #20]
 80037ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037f0:	d008      	beq.n	8003804 <HAL_DMA_Init+0x12c>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037fa:	d003      	beq.n	8003804 <HAL_DMA_Init+0x12c>
 80037fc:	219f      	movs	r1, #159	; 0x9f
 80037fe:	484e      	ldr	r0, [pc, #312]	; (8003938 <HAL_DMA_Init+0x260>)
 8003800:	f7fe f9d6 	bl	8001bb0 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	699b      	ldr	r3, [r3, #24]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d007      	beq.n	800381c <HAL_DMA_Init+0x144>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	699b      	ldr	r3, [r3, #24]
 8003810:	2b20      	cmp	r3, #32
 8003812:	d003      	beq.n	800381c <HAL_DMA_Init+0x144>
 8003814:	21a0      	movs	r1, #160	; 0xa0
 8003816:	4848      	ldr	r0, [pc, #288]	; (8003938 <HAL_DMA_Init+0x260>)
 8003818:	f7fe f9ca 	bl	8001bb0 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	69db      	ldr	r3, [r3, #28]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d012      	beq.n	800384a <HAL_DMA_Init+0x172>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	69db      	ldr	r3, [r3, #28]
 8003828:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800382c:	d00d      	beq.n	800384a <HAL_DMA_Init+0x172>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003836:	d008      	beq.n	800384a <HAL_DMA_Init+0x172>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	69db      	ldr	r3, [r3, #28]
 800383c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003840:	d003      	beq.n	800384a <HAL_DMA_Init+0x172>
 8003842:	21a1      	movs	r1, #161	; 0xa1
 8003844:	483c      	ldr	r0, [pc, #240]	; (8003938 <HAL_DMA_Init+0x260>)
 8003846:	f7fe f9b3 	bl	8001bb0 <assert_failed>

#if defined (DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	461a      	mov	r2, r3
 8003850:	4b3a      	ldr	r3, [pc, #232]	; (800393c <HAL_DMA_Init+0x264>)
 8003852:	429a      	cmp	r2, r3
 8003854:	d80f      	bhi.n	8003876 <HAL_DMA_Init+0x19e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	461a      	mov	r2, r3
 800385c:	4b38      	ldr	r3, [pc, #224]	; (8003940 <HAL_DMA_Init+0x268>)
 800385e:	4413      	add	r3, r2
 8003860:	4a38      	ldr	r2, [pc, #224]	; (8003944 <HAL_DMA_Init+0x26c>)
 8003862:	fba2 2303 	umull	r2, r3, r2, r3
 8003866:	091b      	lsrs	r3, r3, #4
 8003868:	009a      	lsls	r2, r3, #2
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a35      	ldr	r2, [pc, #212]	; (8003948 <HAL_DMA_Init+0x270>)
 8003872:	63da      	str	r2, [r3, #60]	; 0x3c
 8003874:	e00e      	b.n	8003894 <HAL_DMA_Init+0x1bc>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	461a      	mov	r2, r3
 800387c:	4b33      	ldr	r3, [pc, #204]	; (800394c <HAL_DMA_Init+0x274>)
 800387e:	4413      	add	r3, r2
 8003880:	4a30      	ldr	r2, [pc, #192]	; (8003944 <HAL_DMA_Init+0x26c>)
 8003882:	fba2 2303 	umull	r2, r3, r2, r3
 8003886:	091b      	lsrs	r3, r3, #4
 8003888:	009a      	lsls	r2, r3, #2
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a2f      	ldr	r2, [pc, #188]	; (8003950 <HAL_DMA_Init+0x278>)
 8003892:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2202      	movs	r2, #2
 8003898:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80038aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80038b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	695b      	ldr	r3, [r3, #20]
 80038ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	69db      	ldr	r3, [r3, #28]
 80038d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80038d8:	68fa      	ldr	r2, [r7, #12]
 80038da:	4313      	orrs	r3, r2
 80038dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3710      	adds	r7, #16
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	40026008 	.word	0x40026008
 800390c:	4002601c 	.word	0x4002601c
 8003910:	40026030 	.word	0x40026030
 8003914:	40026044 	.word	0x40026044
 8003918:	40026058 	.word	0x40026058
 800391c:	4002606c 	.word	0x4002606c
 8003920:	40026080 	.word	0x40026080
 8003924:	40026408 	.word	0x40026408
 8003928:	4002641c 	.word	0x4002641c
 800392c:	40026430 	.word	0x40026430
 8003930:	40026444 	.word	0x40026444
 8003934:	40026458 	.word	0x40026458
 8003938:	0800b51c 	.word	0x0800b51c
 800393c:	40026407 	.word	0x40026407
 8003940:	bffd9ff8 	.word	0xbffd9ff8
 8003944:	cccccccd 	.word	0xcccccccd
 8003948:	40026000 	.word	0x40026000
 800394c:	bffd9bf8 	.word	0xbffd9bf8
 8003950:	40026400 	.word	0x40026400

08003954 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b086      	sub	sp, #24
 8003958:	af00      	add	r7, sp, #0
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	60b9      	str	r1, [r7, #8]
 800395e:	607a      	str	r2, [r7, #4]
 8003960:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003962:	2300      	movs	r3, #0
 8003964:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d003      	beq.n	8003974 <HAL_DMA_Start_IT+0x20>
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003972:	d304      	bcc.n	800397e <HAL_DMA_Start_IT+0x2a>
 8003974:	f44f 71b5 	mov.w	r1, #362	; 0x16a
 8003978:	482c      	ldr	r0, [pc, #176]	; (8003a2c <HAL_DMA_Start_IT+0xd8>)
 800397a:	f7fe f919 	bl	8001bb0 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d101      	bne.n	800398c <HAL_DMA_Start_IT+0x38>
 8003988:	2302      	movs	r3, #2
 800398a:	e04b      	b.n	8003a24 <HAL_DMA_Start_IT+0xd0>
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2b01      	cmp	r3, #1
 800399e:	d13a      	bne.n	8003a16 <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2202      	movs	r2, #2
 80039a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f022 0201 	bic.w	r2, r2, #1
 80039bc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	68b9      	ldr	r1, [r7, #8]
 80039c4:	68f8      	ldr	r0, [r7, #12]
 80039c6:	f000 f8e2 	bl	8003b8e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d008      	beq.n	80039e4 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f042 020e 	orr.w	r2, r2, #14
 80039e0:	601a      	str	r2, [r3, #0]
 80039e2:	e00f      	b.n	8003a04 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f022 0204 	bic.w	r2, r2, #4
 80039f2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f042 020a 	orr.w	r2, r2, #10
 8003a02:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f042 0201 	orr.w	r2, r2, #1
 8003a12:	601a      	str	r2, [r3, #0]
 8003a14:	e005      	b.n	8003a22 <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003a1e:	2302      	movs	r3, #2
 8003a20:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003a22:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3718      	adds	r7, #24
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	0800b51c 	.word	0x0800b51c

08003a30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4c:	f003 031c 	and.w	r3, r3, #28
 8003a50:	2204      	movs	r2, #4
 8003a52:	409a      	lsls	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	4013      	ands	r3, r2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d026      	beq.n	8003aaa <HAL_DMA_IRQHandler+0x7a>
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	f003 0304 	and.w	r3, r3, #4
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d021      	beq.n	8003aaa <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0320 	and.w	r3, r3, #32
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d107      	bne.n	8003a84 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f022 0204 	bic.w	r2, r2, #4
 8003a82:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a88:	f003 021c 	and.w	r2, r3, #28
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a90:	2104      	movs	r1, #4
 8003a92:	fa01 f202 	lsl.w	r2, r1, r2
 8003a96:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d071      	beq.n	8003b84 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003aa8:	e06c      	b.n	8003b84 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aae:	f003 031c 	and.w	r3, r3, #28
 8003ab2:	2202      	movs	r2, #2
 8003ab4:	409a      	lsls	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	4013      	ands	r3, r2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d02e      	beq.n	8003b1c <HAL_DMA_IRQHandler+0xec>
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d029      	beq.n	8003b1c <HAL_DMA_IRQHandler+0xec>
  {
    
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0320 	and.w	r3, r3, #32
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d10b      	bne.n	8003aee <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f022 020a 	bic.w	r2, r2, #10
 8003ae4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2201      	movs	r2, #1
 8003aea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af2:	f003 021c 	and.w	r2, r3, #28
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003afa:	2102      	movs	r1, #2
 8003afc:	fa01 f202 	lsl.w	r2, r1, r2
 8003b00:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d038      	beq.n	8003b84 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003b1a:	e033      	b.n	8003b84 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b20:	f003 031c 	and.w	r3, r3, #28
 8003b24:	2208      	movs	r2, #8
 8003b26:	409a      	lsls	r2, r3
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d02a      	beq.n	8003b86 <HAL_DMA_IRQHandler+0x156>
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	f003 0308 	and.w	r3, r3, #8
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d025      	beq.n	8003b86 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f022 020e 	bic.w	r2, r2, #14
 8003b48:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4e:	f003 021c 	and.w	r2, r3, #28
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b56:	2101      	movs	r1, #1
 8003b58:	fa01 f202 	lsl.w	r2, r1, r2
 8003b5c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2201      	movs	r2, #1
 8003b62:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d004      	beq.n	8003b86 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003b84:	bf00      	nop
 8003b86:	bf00      	nop
}
 8003b88:	3710      	adds	r7, #16
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b8e:	b480      	push	{r7}
 8003b90:	b085      	sub	sp, #20
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	60f8      	str	r0, [r7, #12]
 8003b96:	60b9      	str	r1, [r7, #8]
 8003b98:	607a      	str	r2, [r7, #4]
 8003b9a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba0:	f003 021c 	and.w	r2, r3, #28
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ba8:	2101      	movs	r1, #1
 8003baa:	fa01 f202 	lsl.w	r2, r1, r2
 8003bae:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	2b10      	cmp	r3, #16
 8003bbe:	d108      	bne.n	8003bd2 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68ba      	ldr	r2, [r7, #8]
 8003bce:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003bd0:	e007      	b.n	8003be2 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	68ba      	ldr	r2, [r7, #8]
 8003bd8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	60da      	str	r2, [r3, #12]
}
 8003be2:	bf00      	nop
 8003be4:	3714      	adds	r7, #20
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bc80      	pop	{r7}
 8003bea:	4770      	bx	lr

08003bec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b086      	sub	sp, #24
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4a3f      	ldr	r2, [pc, #252]	; (8003d04 <HAL_GPIO_Init+0x118>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d01f      	beq.n	8003c4a <HAL_GPIO_Init+0x5e>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a3e      	ldr	r2, [pc, #248]	; (8003d08 <HAL_GPIO_Init+0x11c>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d01b      	beq.n	8003c4a <HAL_GPIO_Init+0x5e>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4a3d      	ldr	r2, [pc, #244]	; (8003d0c <HAL_GPIO_Init+0x120>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d017      	beq.n	8003c4a <HAL_GPIO_Init+0x5e>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a3c      	ldr	r2, [pc, #240]	; (8003d10 <HAL_GPIO_Init+0x124>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d013      	beq.n	8003c4a <HAL_GPIO_Init+0x5e>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a3b      	ldr	r2, [pc, #236]	; (8003d14 <HAL_GPIO_Init+0x128>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d00f      	beq.n	8003c4a <HAL_GPIO_Init+0x5e>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a3a      	ldr	r2, [pc, #232]	; (8003d18 <HAL_GPIO_Init+0x12c>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d00b      	beq.n	8003c4a <HAL_GPIO_Init+0x5e>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a39      	ldr	r2, [pc, #228]	; (8003d1c <HAL_GPIO_Init+0x130>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d007      	beq.n	8003c4a <HAL_GPIO_Init+0x5e>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a38      	ldr	r2, [pc, #224]	; (8003d20 <HAL_GPIO_Init+0x134>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d003      	beq.n	8003c4a <HAL_GPIO_Init+0x5e>
 8003c42:	21b9      	movs	r1, #185	; 0xb9
 8003c44:	4837      	ldr	r0, [pc, #220]	; (8003d24 <HAL_GPIO_Init+0x138>)
 8003c46:	f7fd ffb3 	bl	8001bb0 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d005      	beq.n	8003c60 <HAL_GPIO_Init+0x74>
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	0c1b      	lsrs	r3, r3, #16
 8003c5a:	041b      	lsls	r3, r3, #16
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d003      	beq.n	8003c68 <HAL_GPIO_Init+0x7c>
 8003c60:	21ba      	movs	r1, #186	; 0xba
 8003c62:	4830      	ldr	r0, [pc, #192]	; (8003d24 <HAL_GPIO_Init+0x138>)
 8003c64:	f7fd ffa4 	bl	8001bb0 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d035      	beq.n	8003cdc <HAL_GPIO_Init+0xf0>
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d031      	beq.n	8003cdc <HAL_GPIO_Init+0xf0>
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	2b11      	cmp	r3, #17
 8003c7e:	d02d      	beq.n	8003cdc <HAL_GPIO_Init+0xf0>
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d029      	beq.n	8003cdc <HAL_GPIO_Init+0xf0>
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	2b12      	cmp	r3, #18
 8003c8e:	d025      	beq.n	8003cdc <HAL_GPIO_Init+0xf0>
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	4a24      	ldr	r2, [pc, #144]	; (8003d28 <HAL_GPIO_Init+0x13c>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d020      	beq.n	8003cdc <HAL_GPIO_Init+0xf0>
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	4a23      	ldr	r2, [pc, #140]	; (8003d2c <HAL_GPIO_Init+0x140>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d01b      	beq.n	8003cdc <HAL_GPIO_Init+0xf0>
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	4a21      	ldr	r2, [pc, #132]	; (8003d30 <HAL_GPIO_Init+0x144>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d016      	beq.n	8003cdc <HAL_GPIO_Init+0xf0>
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	4a20      	ldr	r2, [pc, #128]	; (8003d34 <HAL_GPIO_Init+0x148>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d011      	beq.n	8003cdc <HAL_GPIO_Init+0xf0>
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	4a1e      	ldr	r2, [pc, #120]	; (8003d38 <HAL_GPIO_Init+0x14c>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d00c      	beq.n	8003cdc <HAL_GPIO_Init+0xf0>
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	4a1d      	ldr	r2, [pc, #116]	; (8003d3c <HAL_GPIO_Init+0x150>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d007      	beq.n	8003cdc <HAL_GPIO_Init+0xf0>
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	2b03      	cmp	r3, #3
 8003cd2:	d003      	beq.n	8003cdc <HAL_GPIO_Init+0xf0>
 8003cd4:	21bb      	movs	r1, #187	; 0xbb
 8003cd6:	4813      	ldr	r0, [pc, #76]	; (8003d24 <HAL_GPIO_Init+0x138>)
 8003cd8:	f7fd ff6a 	bl	8001bb0 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f000 81e4 	beq.w	80040ae <HAL_GPIO_Init+0x4c2>
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	f000 81df 	beq.w	80040ae <HAL_GPIO_Init+0x4c2>
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	f000 81da 	beq.w	80040ae <HAL_GPIO_Init+0x4c2>
 8003cfa:	21bc      	movs	r1, #188	; 0xbc
 8003cfc:	4809      	ldr	r0, [pc, #36]	; (8003d24 <HAL_GPIO_Init+0x138>)
 8003cfe:	f7fd ff57 	bl	8001bb0 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003d02:	e1d4      	b.n	80040ae <HAL_GPIO_Init+0x4c2>
 8003d04:	40020000 	.word	0x40020000
 8003d08:	40020400 	.word	0x40020400
 8003d0c:	40020800 	.word	0x40020800
 8003d10:	40020c00 	.word	0x40020c00
 8003d14:	40021000 	.word	0x40021000
 8003d18:	40021800 	.word	0x40021800
 8003d1c:	40021c00 	.word	0x40021c00
 8003d20:	40021400 	.word	0x40021400
 8003d24:	0800b554 	.word	0x0800b554
 8003d28:	10110000 	.word	0x10110000
 8003d2c:	10210000 	.word	0x10210000
 8003d30:	10310000 	.word	0x10310000
 8003d34:	10120000 	.word	0x10120000
 8003d38:	10220000 	.word	0x10220000
 8003d3c:	10320000 	.word	0x10320000
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	2101      	movs	r1, #1
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	fa01 f303 	lsl.w	r3, r1, r3
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	f000 81a8 	beq.w	80040a8 <HAL_GPIO_Init+0x4bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d003      	beq.n	8003d68 <HAL_GPIO_Init+0x17c>
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	2b12      	cmp	r3, #18
 8003d66:	d14f      	bne.n	8003e08 <HAL_GPIO_Init+0x21c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a92      	ldr	r2, [pc, #584]	; (8003fb4 <HAL_GPIO_Init+0x3c8>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d01f      	beq.n	8003db0 <HAL_GPIO_Init+0x1c4>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4a91      	ldr	r2, [pc, #580]	; (8003fb8 <HAL_GPIO_Init+0x3cc>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d01b      	beq.n	8003db0 <HAL_GPIO_Init+0x1c4>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4a90      	ldr	r2, [pc, #576]	; (8003fbc <HAL_GPIO_Init+0x3d0>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d017      	beq.n	8003db0 <HAL_GPIO_Init+0x1c4>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	4a8f      	ldr	r2, [pc, #572]	; (8003fc0 <HAL_GPIO_Init+0x3d4>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d013      	beq.n	8003db0 <HAL_GPIO_Init+0x1c4>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	4a8e      	ldr	r2, [pc, #568]	; (8003fc4 <HAL_GPIO_Init+0x3d8>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d00f      	beq.n	8003db0 <HAL_GPIO_Init+0x1c4>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	4a8d      	ldr	r2, [pc, #564]	; (8003fc8 <HAL_GPIO_Init+0x3dc>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d00b      	beq.n	8003db0 <HAL_GPIO_Init+0x1c4>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	4a8c      	ldr	r2, [pc, #560]	; (8003fcc <HAL_GPIO_Init+0x3e0>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d007      	beq.n	8003db0 <HAL_GPIO_Init+0x1c4>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a8b      	ldr	r2, [pc, #556]	; (8003fd0 <HAL_GPIO_Init+0x3e4>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d003      	beq.n	8003db0 <HAL_GPIO_Init+0x1c4>
 8003da8:	21cb      	movs	r1, #203	; 0xcb
 8003daa:	488a      	ldr	r0, [pc, #552]	; (8003fd4 <HAL_GPIO_Init+0x3e8>)
 8003dac:	f7fd ff00 	bl	8001bb0 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	2b0f      	cmp	r3, #15
 8003db6:	d903      	bls.n	8003dc0 <HAL_GPIO_Init+0x1d4>
 8003db8:	21cc      	movs	r1, #204	; 0xcc
 8003dba:	4886      	ldr	r0, [pc, #536]	; (8003fd4 <HAL_GPIO_Init+0x3e8>)
 8003dbc:	f7fd fef8 	bl	8001bb0 <assert_failed>
        
        /* Configure Alternate function mapped with the current IO */ 
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	08da      	lsrs	r2, r3, #3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	3208      	adds	r2, #8
 8003dc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dcc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	f003 0307 	and.w	r3, r3, #7
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	220f      	movs	r2, #15
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	4013      	ands	r3, r2
 8003de2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));       
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	691a      	ldr	r2, [r3, #16]
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	f003 0307 	and.w	r3, r3, #7
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	fa02 f303 	lsl.w	r3, r2, r3
 8003df4:	693a      	ldr	r2, [r7, #16]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	08da      	lsrs	r2, r3, #3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	3208      	adds	r2, #8
 8003e02:	6939      	ldr	r1, [r7, #16]
 8003e04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	005b      	lsls	r3, r3, #1
 8003e12:	2203      	movs	r2, #3
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	43db      	mvns	r3, r3
 8003e1a:	693a      	ldr	r2, [r7, #16]
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f003 0203 	and.w	r2, r3, #3
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d00b      	beq.n	8003e5c <HAL_GPIO_Init+0x270>
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	d007      	beq.n	8003e5c <HAL_GPIO_Init+0x270>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003e50:	2b11      	cmp	r3, #17
 8003e52:	d003      	beq.n	8003e5c <HAL_GPIO_Init+0x270>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	2b12      	cmp	r3, #18
 8003e5a:	d144      	bne.n	8003ee6 <HAL_GPIO_Init+0x2fa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00f      	beq.n	8003e84 <HAL_GPIO_Init+0x298>
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d00b      	beq.n	8003e84 <HAL_GPIO_Init+0x298>
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d007      	beq.n	8003e84 <HAL_GPIO_Init+0x298>
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	2b03      	cmp	r3, #3
 8003e7a:	d003      	beq.n	8003e84 <HAL_GPIO_Init+0x298>
 8003e7c:	21e1      	movs	r1, #225	; 0xe1
 8003e7e:	4855      	ldr	r0, [pc, #340]	; (8003fd4 <HAL_GPIO_Init+0x3e8>)
 8003e80:	f7fd fe96 	bl	8001bb0 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	005b      	lsls	r3, r3, #1
 8003e8e:	2203      	movs	r2, #3
 8003e90:	fa02 f303 	lsl.w	r3, r2, r3
 8003e94:	43db      	mvns	r3, r3
 8003e96:	693a      	ldr	r2, [r7, #16]
 8003e98:	4013      	ands	r3, r2
 8003e9a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	68da      	ldr	r2, [r3, #12]
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	005b      	lsls	r3, r3, #1
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	693a      	ldr	r2, [r7, #16]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	693a      	ldr	r2, [r7, #16]
 8003eb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8003eba:	2201      	movs	r2, #1
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec2:	43db      	mvns	r3, r3
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	091b      	lsrs	r3, r3, #4
 8003ed0:	f003 0201 	and.w	r2, r3, #1
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eda:	693a      	ldr	r2, [r7, #16]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	693a      	ldr	r2, [r7, #16]
 8003ee4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	68db      	ldr	r3, [r3, #12]
 8003eea:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	005b      	lsls	r3, r3, #1
 8003ef0:	2203      	movs	r2, #3
 8003ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef6:	43db      	mvns	r3, r3
 8003ef8:	693a      	ldr	r2, [r7, #16]
 8003efa:	4013      	ands	r3, r2
 8003efc:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	689a      	ldr	r2, [r3, #8]
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	005b      	lsls	r3, r3, #1
 8003f06:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	693a      	ldr	r2, [r7, #16]
 8003f14:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f000 80c2 	beq.w	80040a8 <HAL_GPIO_Init+0x4bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f24:	4b2c      	ldr	r3, [pc, #176]	; (8003fd8 <HAL_GPIO_Init+0x3ec>)
 8003f26:	6a1b      	ldr	r3, [r3, #32]
 8003f28:	4a2b      	ldr	r2, [pc, #172]	; (8003fd8 <HAL_GPIO_Init+0x3ec>)
 8003f2a:	f043 0301 	orr.w	r3, r3, #1
 8003f2e:	6213      	str	r3, [r2, #32]
 8003f30:	4b29      	ldr	r3, [pc, #164]	; (8003fd8 <HAL_GPIO_Init+0x3ec>)
 8003f32:	6a1b      	ldr	r3, [r3, #32]
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	60bb      	str	r3, [r7, #8]
 8003f3a:	68bb      	ldr	r3, [r7, #8]
        
        temp = SYSCFG->EXTICR[position >> 2];
 8003f3c:	4a27      	ldr	r2, [pc, #156]	; (8003fdc <HAL_GPIO_Init+0x3f0>)
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	089b      	lsrs	r3, r3, #2
 8003f42:	3302      	adds	r3, #2
 8003f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f48:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	f003 0303 	and.w	r3, r3, #3
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	220f      	movs	r2, #15
 8003f54:	fa02 f303 	lsl.w	r3, r2, r3
 8003f58:	43db      	mvns	r3, r3
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4a14      	ldr	r2, [pc, #80]	; (8003fb4 <HAL_GPIO_Init+0x3c8>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d03b      	beq.n	8003fe0 <HAL_GPIO_Init+0x3f4>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a13      	ldr	r2, [pc, #76]	; (8003fb8 <HAL_GPIO_Init+0x3cc>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d01f      	beq.n	8003fb0 <HAL_GPIO_Init+0x3c4>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	4a12      	ldr	r2, [pc, #72]	; (8003fbc <HAL_GPIO_Init+0x3d0>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d019      	beq.n	8003fac <HAL_GPIO_Init+0x3c0>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	4a11      	ldr	r2, [pc, #68]	; (8003fc0 <HAL_GPIO_Init+0x3d4>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d013      	beq.n	8003fa8 <HAL_GPIO_Init+0x3bc>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4a10      	ldr	r2, [pc, #64]	; (8003fc4 <HAL_GPIO_Init+0x3d8>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d00d      	beq.n	8003fa4 <HAL_GPIO_Init+0x3b8>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	4a11      	ldr	r2, [pc, #68]	; (8003fd0 <HAL_GPIO_Init+0x3e4>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d007      	beq.n	8003fa0 <HAL_GPIO_Init+0x3b4>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	4a0d      	ldr	r2, [pc, #52]	; (8003fc8 <HAL_GPIO_Init+0x3dc>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d101      	bne.n	8003f9c <HAL_GPIO_Init+0x3b0>
 8003f98:	2306      	movs	r3, #6
 8003f9a:	e022      	b.n	8003fe2 <HAL_GPIO_Init+0x3f6>
 8003f9c:	2307      	movs	r3, #7
 8003f9e:	e020      	b.n	8003fe2 <HAL_GPIO_Init+0x3f6>
 8003fa0:	2305      	movs	r3, #5
 8003fa2:	e01e      	b.n	8003fe2 <HAL_GPIO_Init+0x3f6>
 8003fa4:	2304      	movs	r3, #4
 8003fa6:	e01c      	b.n	8003fe2 <HAL_GPIO_Init+0x3f6>
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e01a      	b.n	8003fe2 <HAL_GPIO_Init+0x3f6>
 8003fac:	2302      	movs	r3, #2
 8003fae:	e018      	b.n	8003fe2 <HAL_GPIO_Init+0x3f6>
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e016      	b.n	8003fe2 <HAL_GPIO_Init+0x3f6>
 8003fb4:	40020000 	.word	0x40020000
 8003fb8:	40020400 	.word	0x40020400
 8003fbc:	40020800 	.word	0x40020800
 8003fc0:	40020c00 	.word	0x40020c00
 8003fc4:	40021000 	.word	0x40021000
 8003fc8:	40021800 	.word	0x40021800
 8003fcc:	40021c00 	.word	0x40021c00
 8003fd0:	40021400 	.word	0x40021400
 8003fd4:	0800b554 	.word	0x0800b554
 8003fd8:	40023800 	.word	0x40023800
 8003fdc:	40010000 	.word	0x40010000
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	697a      	ldr	r2, [r7, #20]
 8003fe4:	f002 0203 	and.w	r2, r2, #3
 8003fe8:	0092      	lsls	r2, r2, #2
 8003fea:	4093      	lsls	r3, r2
 8003fec:	693a      	ldr	r2, [r7, #16]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003ff2:	4935      	ldr	r1, [pc, #212]	; (80040c8 <HAL_GPIO_Init+0x4dc>)
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	089b      	lsrs	r3, r3, #2
 8003ff8:	3302      	adds	r3, #2
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004000:	4b32      	ldr	r3, [pc, #200]	; (80040cc <HAL_GPIO_Init+0x4e0>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	43db      	mvns	r3, r3
 800400a:	693a      	ldr	r2, [r7, #16]
 800400c:	4013      	ands	r3, r2
 800400e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004018:	2b00      	cmp	r3, #0
 800401a:	d003      	beq.n	8004024 <HAL_GPIO_Init+0x438>
        {
          SET_BIT(temp, iocurrent); 
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	4313      	orrs	r3, r2
 8004022:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004024:	4a29      	ldr	r2, [pc, #164]	; (80040cc <HAL_GPIO_Init+0x4e0>)
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800402a:	4b28      	ldr	r3, [pc, #160]	; (80040cc <HAL_GPIO_Init+0x4e0>)
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	43db      	mvns	r3, r3
 8004034:	693a      	ldr	r2, [r7, #16]
 8004036:	4013      	ands	r3, r2
 8004038:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d003      	beq.n	800404e <HAL_GPIO_Init+0x462>
        {
          SET_BIT(temp, iocurrent); 
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	4313      	orrs	r3, r2
 800404c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800404e:	4a1f      	ldr	r2, [pc, #124]	; (80040cc <HAL_GPIO_Init+0x4e0>)
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	6053      	str	r3, [r2, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004054:	4b1d      	ldr	r3, [pc, #116]	; (80040cc <HAL_GPIO_Init+0x4e0>)
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	43db      	mvns	r3, r3
 800405e:	693a      	ldr	r2, [r7, #16]
 8004060:	4013      	ands	r3, r2
 8004062:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d003      	beq.n	8004078 <HAL_GPIO_Init+0x48c>
        {
          SET_BIT(temp, iocurrent); 
 8004070:	693a      	ldr	r2, [r7, #16]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	4313      	orrs	r3, r2
 8004076:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004078:	4a14      	ldr	r2, [pc, #80]	; (80040cc <HAL_GPIO_Init+0x4e0>)
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800407e:	4b13      	ldr	r3, [pc, #76]	; (80040cc <HAL_GPIO_Init+0x4e0>)
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	43db      	mvns	r3, r3
 8004088:	693a      	ldr	r2, [r7, #16]
 800408a:	4013      	ands	r3, r2
 800408c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d003      	beq.n	80040a2 <HAL_GPIO_Init+0x4b6>
        {
          SET_BIT(temp, iocurrent); 
 800409a:	693a      	ldr	r2, [r7, #16]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4313      	orrs	r3, r2
 80040a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80040a2:	4a0a      	ldr	r2, [pc, #40]	; (80040cc <HAL_GPIO_Init+0x4e0>)
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	3301      	adds	r3, #1
 80040ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	fa22 f303 	lsr.w	r3, r2, r3
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	f47f ae41 	bne.w	8003d40 <HAL_GPIO_Init+0x154>
  } 
}
 80040be:	bf00      	nop
 80040c0:	3718      	adds	r7, #24
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	40010000 	.word	0x40010000
 80040cc:	40010400 	.word	0x40010400

080040d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	460b      	mov	r3, r1
 80040da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80040dc:	887b      	ldrh	r3, [r7, #2]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d004      	beq.n	80040ec <HAL_GPIO_ReadPin+0x1c>
 80040e2:	887b      	ldrh	r3, [r7, #2]
 80040e4:	0c1b      	lsrs	r3, r3, #16
 80040e6:	041b      	lsls	r3, r3, #16
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d004      	beq.n	80040f6 <HAL_GPIO_ReadPin+0x26>
 80040ec:	f44f 71c3 	mov.w	r1, #390	; 0x186
 80040f0:	4809      	ldr	r0, [pc, #36]	; (8004118 <HAL_GPIO_ReadPin+0x48>)
 80040f2:	f7fd fd5d 	bl	8001bb0 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	691a      	ldr	r2, [r3, #16]
 80040fa:	887b      	ldrh	r3, [r7, #2]
 80040fc:	4013      	ands	r3, r2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d002      	beq.n	8004108 <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 8004102:	2301      	movs	r3, #1
 8004104:	73fb      	strb	r3, [r7, #15]
 8004106:	e001      	b.n	800410c <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004108:	2300      	movs	r3, #0
 800410a:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800410c:	7bfb      	ldrb	r3, [r7, #15]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	0800b554 	.word	0x0800b554

0800411c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	460b      	mov	r3, r1
 8004126:	807b      	strh	r3, [r7, #2]
 8004128:	4613      	mov	r3, r2
 800412a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800412c:	887b      	ldrh	r3, [r7, #2]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d004      	beq.n	800413c <HAL_GPIO_WritePin+0x20>
 8004132:	887b      	ldrh	r3, [r7, #2]
 8004134:	0c1b      	lsrs	r3, r3, #16
 8004136:	041b      	lsls	r3, r3, #16
 8004138:	2b00      	cmp	r3, #0
 800413a:	d004      	beq.n	8004146 <HAL_GPIO_WritePin+0x2a>
 800413c:	f44f 71d2 	mov.w	r1, #420	; 0x1a4
 8004140:	480e      	ldr	r0, [pc, #56]	; (800417c <HAL_GPIO_WritePin+0x60>)
 8004142:	f7fd fd35 	bl	8001bb0 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8004146:	787b      	ldrb	r3, [r7, #1]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d007      	beq.n	800415c <HAL_GPIO_WritePin+0x40>
 800414c:	787b      	ldrb	r3, [r7, #1]
 800414e:	2b01      	cmp	r3, #1
 8004150:	d004      	beq.n	800415c <HAL_GPIO_WritePin+0x40>
 8004152:	f240 11a5 	movw	r1, #421	; 0x1a5
 8004156:	4809      	ldr	r0, [pc, #36]	; (800417c <HAL_GPIO_WritePin+0x60>)
 8004158:	f7fd fd2a 	bl	8001bb0 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 800415c:	787b      	ldrb	r3, [r7, #1]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004162:	887a      	ldrh	r2, [r7, #2]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8004168:	e003      	b.n	8004172 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 800416a:	887b      	ldrh	r3, [r7, #2]
 800416c:	041a      	lsls	r2, r3, #16
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	619a      	str	r2, [r3, #24]
}
 8004172:	bf00      	nop
 8004174:	3708      	adds	r7, #8
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	0800b554 	.word	0x0800b554

08004180 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	4603      	mov	r3, r0
 8004188:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 800418a:	4b08      	ldr	r3, [pc, #32]	; (80041ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800418c:	695a      	ldr	r2, [r3, #20]
 800418e:	88fb      	ldrh	r3, [r7, #6]
 8004190:	4013      	ands	r3, r2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d006      	beq.n	80041a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004196:	4a05      	ldr	r2, [pc, #20]	; (80041ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004198:	88fb      	ldrh	r3, [r7, #6]
 800419a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800419c:	88fb      	ldrh	r3, [r7, #6]
 800419e:	4618      	mov	r0, r3
 80041a0:	f7fc ffc2 	bl	8001128 <HAL_GPIO_EXTI_Callback>
  }
}
 80041a4:	bf00      	nop
 80041a6:	3708      	adds	r7, #8
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	40010400 	.word	0x40010400

080041b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e19b      	b.n	80044fa <HAL_I2C_Init+0x34a>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a98      	ldr	r2, [pc, #608]	; (8004428 <HAL_I2C_Init+0x278>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d009      	beq.n	80041e0 <HAL_I2C_Init+0x30>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a96      	ldr	r2, [pc, #600]	; (800442c <HAL_I2C_Init+0x27c>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d004      	beq.n	80041e0 <HAL_I2C_Init+0x30>
 80041d6:	f240 11bb 	movw	r1, #443	; 0x1bb
 80041da:	4895      	ldr	r0, [pc, #596]	; (8004430 <HAL_I2C_Init+0x280>)
 80041dc:	f7fd fce8 	bl	8001bb0 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d004      	beq.n	80041f2 <HAL_I2C_Init+0x42>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	4a91      	ldr	r2, [pc, #580]	; (8004434 <HAL_I2C_Init+0x284>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d904      	bls.n	80041fc <HAL_I2C_Init+0x4c>
 80041f2:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 80041f6:	488e      	ldr	r0, [pc, #568]	; (8004430 <HAL_I2C_Init+0x280>)
 80041f8:	f7fd fcda 	bl	8001bb0 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d009      	beq.n	8004218 <HAL_I2C_Init+0x68>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800420c:	d004      	beq.n	8004218 <HAL_I2C_Init+0x68>
 800420e:	f240 11bd 	movw	r1, #445	; 0x1bd
 8004212:	4887      	ldr	r0, [pc, #540]	; (8004430 <HAL_I2C_Init+0x280>)
 8004214:	f7fd fccc 	bl	8001bb0 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004220:	f023 0303 	bic.w	r3, r3, #3
 8004224:	2b00      	cmp	r3, #0
 8004226:	d004      	beq.n	8004232 <HAL_I2C_Init+0x82>
 8004228:	f44f 71df 	mov.w	r1, #446	; 0x1be
 800422c:	4880      	ldr	r0, [pc, #512]	; (8004430 <HAL_I2C_Init+0x280>)
 800422e:	f7fd fcbf 	bl	8001bb0 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	691b      	ldr	r3, [r3, #16]
 8004236:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800423a:	d009      	beq.n	8004250 <HAL_I2C_Init+0xa0>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	691b      	ldr	r3, [r3, #16]
 8004240:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004244:	d004      	beq.n	8004250 <HAL_I2C_Init+0xa0>
 8004246:	f240 11bf 	movw	r1, #447	; 0x1bf
 800424a:	4879      	ldr	r0, [pc, #484]	; (8004430 <HAL_I2C_Init+0x280>)
 800424c:	f7fd fcb0 	bl	8001bb0 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	695b      	ldr	r3, [r3, #20]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d008      	beq.n	800426a <HAL_I2C_Init+0xba>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	695b      	ldr	r3, [r3, #20]
 800425c:	2b01      	cmp	r3, #1
 800425e:	d004      	beq.n	800426a <HAL_I2C_Init+0xba>
 8004260:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8004264:	4872      	ldr	r0, [pc, #456]	; (8004430 <HAL_I2C_Init+0x280>)
 8004266:	f7fd fca3 	bl	8001bb0 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	699b      	ldr	r3, [r3, #24]
 800426e:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8004272:	2b00      	cmp	r3, #0
 8004274:	d004      	beq.n	8004280 <HAL_I2C_Init+0xd0>
 8004276:	f240 11c1 	movw	r1, #449	; 0x1c1
 800427a:	486d      	ldr	r0, [pc, #436]	; (8004430 <HAL_I2C_Init+0x280>)
 800427c:	f7fd fc98 	bl	8001bb0 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	69db      	ldr	r3, [r3, #28]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d008      	beq.n	800429a <HAL_I2C_Init+0xea>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	69db      	ldr	r3, [r3, #28]
 800428c:	2b40      	cmp	r3, #64	; 0x40
 800428e:	d004      	beq.n	800429a <HAL_I2C_Init+0xea>
 8004290:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8004294:	4866      	ldr	r0, [pc, #408]	; (8004430 <HAL_I2C_Init+0x280>)
 8004296:	f7fd fc8b 	bl	8001bb0 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6a1b      	ldr	r3, [r3, #32]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d008      	beq.n	80042b4 <HAL_I2C_Init+0x104>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a1b      	ldr	r3, [r3, #32]
 80042a6:	2b80      	cmp	r3, #128	; 0x80
 80042a8:	d004      	beq.n	80042b4 <HAL_I2C_Init+0x104>
 80042aa:	f240 11c3 	movw	r1, #451	; 0x1c3
 80042ae:	4860      	ldr	r0, [pc, #384]	; (8004430 <HAL_I2C_Init+0x280>)
 80042b0:	f7fd fc7e 	bl	8001bb0 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d106      	bne.n	80042ce <HAL_I2C_Init+0x11e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f7fd fb91 	bl	80019f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2224      	movs	r2, #36	; 0x24
 80042d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f022 0201 	bic.w	r2, r2, #1
 80042e4:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80042e6:	f001 fdfd 	bl	8005ee4 <HAL_RCC_GetPCLK1Freq>
 80042ea:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	4a51      	ldr	r2, [pc, #324]	; (8004438 <HAL_I2C_Init+0x288>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d807      	bhi.n	8004306 <HAL_I2C_Init+0x156>
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	4a50      	ldr	r2, [pc, #320]	; (800443c <HAL_I2C_Init+0x28c>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	bf94      	ite	ls
 80042fe:	2301      	movls	r3, #1
 8004300:	2300      	movhi	r3, #0
 8004302:	b2db      	uxtb	r3, r3
 8004304:	e006      	b.n	8004314 <HAL_I2C_Init+0x164>
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	4a4d      	ldr	r2, [pc, #308]	; (8004440 <HAL_I2C_Init+0x290>)
 800430a:	4293      	cmp	r3, r2
 800430c:	bf94      	ite	ls
 800430e:	2301      	movls	r3, #1
 8004310:	2300      	movhi	r3, #0
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b00      	cmp	r3, #0
 8004316:	d001      	beq.n	800431c <HAL_I2C_Init+0x16c>
  {
    return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e0ee      	b.n	80044fa <HAL_I2C_Init+0x34a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	4a49      	ldr	r2, [pc, #292]	; (8004444 <HAL_I2C_Init+0x294>)
 8004320:	fba2 2303 	umull	r2, r3, r2, r3
 8004324:	0c9b      	lsrs	r3, r3, #18
 8004326:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68ba      	ldr	r2, [r7, #8]
 8004338:	430a      	orrs	r2, r1
 800433a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	6a1b      	ldr	r3, [r3, #32]
 8004342:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	4a3b      	ldr	r2, [pc, #236]	; (8004438 <HAL_I2C_Init+0x288>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d802      	bhi.n	8004356 <HAL_I2C_Init+0x1a6>
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	3301      	adds	r3, #1
 8004354:	e009      	b.n	800436a <HAL_I2C_Init+0x1ba>
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800435c:	fb02 f303 	mul.w	r3, r2, r3
 8004360:	4a39      	ldr	r2, [pc, #228]	; (8004448 <HAL_I2C_Init+0x298>)
 8004362:	fba2 2303 	umull	r2, r3, r2, r3
 8004366:	099b      	lsrs	r3, r3, #6
 8004368:	3301      	adds	r3, #1
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	6812      	ldr	r2, [r2, #0]
 800436e:	430b      	orrs	r3, r1
 8004370:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	69db      	ldr	r3, [r3, #28]
 8004378:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800437c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	492c      	ldr	r1, [pc, #176]	; (8004438 <HAL_I2C_Init+0x288>)
 8004386:	428b      	cmp	r3, r1
 8004388:	d80d      	bhi.n	80043a6 <HAL_I2C_Init+0x1f6>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	1e59      	subs	r1, r3, #1
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	005b      	lsls	r3, r3, #1
 8004394:	fbb1 f3f3 	udiv	r3, r1, r3
 8004398:	3301      	adds	r3, #1
 800439a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800439e:	2b04      	cmp	r3, #4
 80043a0:	bf38      	it	cc
 80043a2:	2304      	movcc	r3, #4
 80043a4:	e062      	b.n	800446c <HAL_I2C_Init+0x2bc>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d111      	bne.n	80043d2 <HAL_I2C_Init+0x222>
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	1e58      	subs	r0, r3, #1
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6859      	ldr	r1, [r3, #4]
 80043b6:	460b      	mov	r3, r1
 80043b8:	005b      	lsls	r3, r3, #1
 80043ba:	440b      	add	r3, r1
 80043bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80043c0:	3301      	adds	r3, #1
 80043c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	bf0c      	ite	eq
 80043ca:	2301      	moveq	r3, #1
 80043cc:	2300      	movne	r3, #0
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	e012      	b.n	80043f8 <HAL_I2C_Init+0x248>
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	1e58      	subs	r0, r3, #1
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6859      	ldr	r1, [r3, #4]
 80043da:	460b      	mov	r3, r1
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	440b      	add	r3, r1
 80043e0:	0099      	lsls	r1, r3, #2
 80043e2:	440b      	add	r3, r1
 80043e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80043e8:	3301      	adds	r3, #1
 80043ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	bf0c      	ite	eq
 80043f2:	2301      	moveq	r3, #1
 80043f4:	2300      	movne	r3, #0
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d001      	beq.n	8004400 <HAL_I2C_Init+0x250>
 80043fc:	2301      	movs	r3, #1
 80043fe:	e035      	b.n	800446c <HAL_I2C_Init+0x2bc>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d121      	bne.n	800444c <HAL_I2C_Init+0x29c>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	1e58      	subs	r0, r3, #1
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6859      	ldr	r1, [r3, #4]
 8004410:	460b      	mov	r3, r1
 8004412:	005b      	lsls	r3, r3, #1
 8004414:	440b      	add	r3, r1
 8004416:	fbb0 f3f3 	udiv	r3, r0, r3
 800441a:	3301      	adds	r3, #1
 800441c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004420:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004424:	e022      	b.n	800446c <HAL_I2C_Init+0x2bc>
 8004426:	bf00      	nop
 8004428:	40005400 	.word	0x40005400
 800442c:	40005800 	.word	0x40005800
 8004430:	0800b590 	.word	0x0800b590
 8004434:	00061a80 	.word	0x00061a80
 8004438:	000186a0 	.word	0x000186a0
 800443c:	001e847f 	.word	0x001e847f
 8004440:	003d08ff 	.word	0x003d08ff
 8004444:	431bde83 	.word	0x431bde83
 8004448:	10624dd3 	.word	0x10624dd3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	1e58      	subs	r0, r3, #1
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6859      	ldr	r1, [r3, #4]
 8004454:	460b      	mov	r3, r1
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	440b      	add	r3, r1
 800445a:	0099      	lsls	r1, r3, #2
 800445c:	440b      	add	r3, r1
 800445e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004462:	3301      	adds	r3, #1
 8004464:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004468:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800446c:	6879      	ldr	r1, [r7, #4]
 800446e:	6809      	ldr	r1, [r1, #0]
 8004470:	4313      	orrs	r3, r2
 8004472:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	69da      	ldr	r2, [r3, #28]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6a1b      	ldr	r3, [r3, #32]
 8004486:	431a      	orrs	r2, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	430a      	orrs	r2, r1
 800448e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800449a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	6911      	ldr	r1, [r2, #16]
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	68d2      	ldr	r2, [r2, #12]
 80044a6:	4311      	orrs	r1, r2
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	6812      	ldr	r2, [r2, #0]
 80044ac:	430b      	orrs	r3, r1
 80044ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	695a      	ldr	r2, [r3, #20]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	699b      	ldr	r3, [r3, #24]
 80044c2:	431a      	orrs	r2, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	430a      	orrs	r2, r1
 80044ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f042 0201 	orr.w	r2, r2, #1
 80044da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2220      	movs	r2, #32
 80044e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3710      	adds	r7, #16
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop

08004504 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b088      	sub	sp, #32
 8004508:	af02      	add	r7, sp, #8
 800450a:	60f8      	str	r0, [r7, #12]
 800450c:	607a      	str	r2, [r7, #4]
 800450e:	461a      	mov	r2, r3
 8004510:	460b      	mov	r3, r1
 8004512:	817b      	strh	r3, [r7, #10]
 8004514:	4613      	mov	r3, r2
 8004516:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004518:	f7fe f85a 	bl	80025d0 <HAL_GetTick>
 800451c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004524:	b2db      	uxtb	r3, r3
 8004526:	2b20      	cmp	r3, #32
 8004528:	f040 80e0 	bne.w	80046ec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	9300      	str	r3, [sp, #0]
 8004530:	2319      	movs	r3, #25
 8004532:	2201      	movs	r2, #1
 8004534:	4970      	ldr	r1, [pc, #448]	; (80046f8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004536:	68f8      	ldr	r0, [r7, #12]
 8004538:	f000 fc5a 	bl	8004df0 <I2C_WaitOnFlagUntilTimeout>
 800453c:	4603      	mov	r3, r0
 800453e:	2b00      	cmp	r3, #0
 8004540:	d001      	beq.n	8004546 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004542:	2302      	movs	r3, #2
 8004544:	e0d3      	b.n	80046ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800454c:	2b01      	cmp	r3, #1
 800454e:	d101      	bne.n	8004554 <HAL_I2C_Master_Transmit+0x50>
 8004550:	2302      	movs	r3, #2
 8004552:	e0cc      	b.n	80046ee <HAL_I2C_Master_Transmit+0x1ea>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0301 	and.w	r3, r3, #1
 8004566:	2b01      	cmp	r3, #1
 8004568:	d007      	beq.n	800457a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f042 0201 	orr.w	r2, r2, #1
 8004578:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004588:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2221      	movs	r2, #33	; 0x21
 800458e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2210      	movs	r2, #16
 8004596:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	893a      	ldrh	r2, [r7, #8]
 80045aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045b0:	b29a      	uxth	r2, r3
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	4a50      	ldr	r2, [pc, #320]	; (80046fc <HAL_I2C_Master_Transmit+0x1f8>)
 80045ba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80045bc:	8979      	ldrh	r1, [r7, #10]
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	6a3a      	ldr	r2, [r7, #32]
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f000 face 	bl	8004b64 <I2C_MasterRequestWrite>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d001      	beq.n	80045d2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e08d      	b.n	80046ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045d2:	2300      	movs	r3, #0
 80045d4:	613b      	str	r3, [r7, #16]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	695b      	ldr	r3, [r3, #20]
 80045dc:	613b      	str	r3, [r7, #16]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	699b      	ldr	r3, [r3, #24]
 80045e4:	613b      	str	r3, [r7, #16]
 80045e6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80045e8:	e066      	b.n	80046b8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045ea:	697a      	ldr	r2, [r7, #20]
 80045ec:	6a39      	ldr	r1, [r7, #32]
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f000 fcd4 	bl	8004f9c <I2C_WaitOnTXEFlagUntilTimeout>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00d      	beq.n	8004616 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fe:	2b04      	cmp	r3, #4
 8004600:	d107      	bne.n	8004612 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004610:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e06b      	b.n	80046ee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461a:	781a      	ldrb	r2, [r3, #0]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004626:	1c5a      	adds	r2, r3, #1
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004630:	b29b      	uxth	r3, r3
 8004632:	3b01      	subs	r3, #1
 8004634:	b29a      	uxth	r2, r3
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800463e:	3b01      	subs	r3, #1
 8004640:	b29a      	uxth	r2, r3
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	695b      	ldr	r3, [r3, #20]
 800464c:	f003 0304 	and.w	r3, r3, #4
 8004650:	2b04      	cmp	r3, #4
 8004652:	d11b      	bne.n	800468c <HAL_I2C_Master_Transmit+0x188>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004658:	2b00      	cmp	r3, #0
 800465a:	d017      	beq.n	800468c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004660:	781a      	ldrb	r2, [r3, #0]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800466c:	1c5a      	adds	r2, r3, #1
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004676:	b29b      	uxth	r3, r3
 8004678:	3b01      	subs	r3, #1
 800467a:	b29a      	uxth	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004684:	3b01      	subs	r3, #1
 8004686:	b29a      	uxth	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800468c:	697a      	ldr	r2, [r7, #20]
 800468e:	6a39      	ldr	r1, [r7, #32]
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f000 fcc4 	bl	800501e <I2C_WaitOnBTFFlagUntilTimeout>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00d      	beq.n	80046b8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a0:	2b04      	cmp	r3, #4
 80046a2:	d107      	bne.n	80046b4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046b2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e01a      	b.n	80046ee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d194      	bne.n	80045ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2220      	movs	r2, #32
 80046d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2200      	movs	r2, #0
 80046dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80046e8:	2300      	movs	r3, #0
 80046ea:	e000      	b.n	80046ee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80046ec:	2302      	movs	r3, #2
  }
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3718      	adds	r7, #24
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	bf00      	nop
 80046f8:	00100002 	.word	0x00100002
 80046fc:	ffff0000 	.word	0xffff0000

08004700 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b08c      	sub	sp, #48	; 0x30
 8004704:	af02      	add	r7, sp, #8
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	4608      	mov	r0, r1
 800470a:	4611      	mov	r1, r2
 800470c:	461a      	mov	r2, r3
 800470e:	4603      	mov	r3, r0
 8004710:	817b      	strh	r3, [r7, #10]
 8004712:	460b      	mov	r3, r1
 8004714:	813b      	strh	r3, [r7, #8]
 8004716:	4613      	mov	r3, r2
 8004718:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800471a:	f7fd ff59 	bl	80025d0 <HAL_GetTick>
 800471e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8004720:	88fb      	ldrh	r3, [r7, #6]
 8004722:	2b01      	cmp	r3, #1
 8004724:	d007      	beq.n	8004736 <HAL_I2C_Mem_Read+0x36>
 8004726:	88fb      	ldrh	r3, [r7, #6]
 8004728:	2b10      	cmp	r3, #16
 800472a:	d004      	beq.n	8004736 <HAL_I2C_Mem_Read+0x36>
 800472c:	f44f 611e 	mov.w	r1, #2528	; 0x9e0
 8004730:	4881      	ldr	r0, [pc, #516]	; (8004938 <HAL_I2C_Mem_Read+0x238>)
 8004732:	f7fd fa3d 	bl	8001bb0 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800473c:	b2db      	uxtb	r3, r3
 800473e:	2b20      	cmp	r3, #32
 8004740:	f040 8209 	bne.w	8004b56 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004746:	9300      	str	r3, [sp, #0]
 8004748:	2319      	movs	r3, #25
 800474a:	2201      	movs	r2, #1
 800474c:	497b      	ldr	r1, [pc, #492]	; (800493c <HAL_I2C_Mem_Read+0x23c>)
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f000 fb4e 	bl	8004df0 <I2C_WaitOnFlagUntilTimeout>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <HAL_I2C_Mem_Read+0x5e>
    {
      return HAL_BUSY;
 800475a:	2302      	movs	r3, #2
 800475c:	e1fc      	b.n	8004b58 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004764:	2b01      	cmp	r3, #1
 8004766:	d101      	bne.n	800476c <HAL_I2C_Mem_Read+0x6c>
 8004768:	2302      	movs	r3, #2
 800476a:	e1f5      	b.n	8004b58 <HAL_I2C_Mem_Read+0x458>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0301 	and.w	r3, r3, #1
 800477e:	2b01      	cmp	r3, #1
 8004780:	d007      	beq.n	8004792 <HAL_I2C_Mem_Read+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f042 0201 	orr.w	r2, r2, #1
 8004790:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047a0:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2222      	movs	r2, #34	; 0x22
 80047a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2240      	movs	r2, #64	; 0x40
 80047ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2200      	movs	r2, #0
 80047b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047bc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80047c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047c8:	b29a      	uxth	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	4a5b      	ldr	r2, [pc, #364]	; (8004940 <HAL_I2C_Mem_Read+0x240>)
 80047d2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047d4:	88f8      	ldrh	r0, [r7, #6]
 80047d6:	893a      	ldrh	r2, [r7, #8]
 80047d8:	8979      	ldrh	r1, [r7, #10]
 80047da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047dc:	9301      	str	r3, [sp, #4]
 80047de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047e0:	9300      	str	r3, [sp, #0]
 80047e2:	4603      	mov	r3, r0
 80047e4:	68f8      	ldr	r0, [r7, #12]
 80047e6:	f000 fa33 	bl	8004c50 <I2C_RequestMemoryRead>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d001      	beq.n	80047f4 <HAL_I2C_Mem_Read+0xf4>
    {
      return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e1b1      	b.n	8004b58 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d113      	bne.n	8004824 <HAL_I2C_Mem_Read+0x124>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047fc:	2300      	movs	r3, #0
 80047fe:	623b      	str	r3, [r7, #32]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	623b      	str	r3, [r7, #32]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	699b      	ldr	r3, [r3, #24]
 800480e:	623b      	str	r3, [r7, #32]
 8004810:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004820:	601a      	str	r2, [r3, #0]
 8004822:	e185      	b.n	8004b30 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004828:	2b01      	cmp	r3, #1
 800482a:	d11b      	bne.n	8004864 <HAL_I2C_Mem_Read+0x164>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800483a:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800483c:	2300      	movs	r3, #0
 800483e:	61fb      	str	r3, [r7, #28]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	61fb      	str	r3, [r7, #28]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	699b      	ldr	r3, [r3, #24]
 800484e:	61fb      	str	r3, [r7, #28]
 8004850:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004860:	601a      	str	r2, [r3, #0]
 8004862:	e165      	b.n	8004b30 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004868:	2b02      	cmp	r3, #2
 800486a:	d11b      	bne.n	80048a4 <HAL_I2C_Mem_Read+0x1a4>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800487a:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800488a:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800488c:	2300      	movs	r3, #0
 800488e:	61bb      	str	r3, [r7, #24]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	61bb      	str	r3, [r7, #24]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	61bb      	str	r3, [r7, #24]
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	e145      	b.n	8004b30 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048a4:	2300      	movs	r3, #0
 80048a6:	617b      	str	r3, [r7, #20]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	695b      	ldr	r3, [r3, #20]
 80048ae:	617b      	str	r3, [r7, #20]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	699b      	ldr	r3, [r3, #24]
 80048b6:	617b      	str	r3, [r7, #20]
 80048b8:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80048ba:	e139      	b.n	8004b30 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048c0:	2b03      	cmp	r3, #3
 80048c2:	f200 80f2 	bhi.w	8004aaa <HAL_I2C_Mem_Read+0x3aa>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d123      	bne.n	8004916 <HAL_I2C_Mem_Read+0x216>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048d0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80048d2:	68f8      	ldr	r0, [r7, #12]
 80048d4:	f000 fbe4 	bl	80050a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d001      	beq.n	80048e2 <HAL_I2C_Mem_Read+0x1e2>
          {
            return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	e13a      	b.n	8004b58 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	691a      	ldr	r2, [r3, #16]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ec:	b2d2      	uxtb	r2, r2
 80048ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f4:	1c5a      	adds	r2, r3, #1
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048fe:	3b01      	subs	r3, #1
 8004900:	b29a      	uxth	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800490a:	b29b      	uxth	r3, r3
 800490c:	3b01      	subs	r3, #1
 800490e:	b29a      	uxth	r2, r3
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004914:	e10c      	b.n	8004b30 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800491a:	2b02      	cmp	r3, #2
 800491c:	d14f      	bne.n	80049be <HAL_I2C_Mem_Read+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800491e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004920:	9300      	str	r3, [sp, #0]
 8004922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004924:	2200      	movs	r2, #0
 8004926:	4907      	ldr	r1, [pc, #28]	; (8004944 <HAL_I2C_Mem_Read+0x244>)
 8004928:	68f8      	ldr	r0, [r7, #12]
 800492a:	f000 fa61 	bl	8004df0 <I2C_WaitOnFlagUntilTimeout>
 800492e:	4603      	mov	r3, r0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d009      	beq.n	8004948 <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e10f      	b.n	8004b58 <HAL_I2C_Mem_Read+0x458>
 8004938:	0800b590 	.word	0x0800b590
 800493c:	00100002 	.word	0x00100002
 8004940:	ffff0000 	.word	0xffff0000
 8004944:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004956:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	691a      	ldr	r2, [r3, #16]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004962:	b2d2      	uxtb	r2, r2
 8004964:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496a:	1c5a      	adds	r2, r3, #1
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004974:	3b01      	subs	r3, #1
 8004976:	b29a      	uxth	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004980:	b29b      	uxth	r3, r3
 8004982:	3b01      	subs	r3, #1
 8004984:	b29a      	uxth	r2, r3
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	691a      	ldr	r2, [r3, #16]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004994:	b2d2      	uxtb	r2, r2
 8004996:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499c:	1c5a      	adds	r2, r3, #1
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049a6:	3b01      	subs	r3, #1
 80049a8:	b29a      	uxth	r2, r3
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	3b01      	subs	r3, #1
 80049b6:	b29a      	uxth	r2, r3
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80049bc:	e0b8      	b.n	8004b30 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c0:	9300      	str	r3, [sp, #0]
 80049c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049c4:	2200      	movs	r2, #0
 80049c6:	4966      	ldr	r1, [pc, #408]	; (8004b60 <HAL_I2C_Mem_Read+0x460>)
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f000 fa11 	bl	8004df0 <I2C_WaitOnFlagUntilTimeout>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d001      	beq.n	80049d8 <HAL_I2C_Mem_Read+0x2d8>
          {
            return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e0bf      	b.n	8004b58 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	691a      	ldr	r2, [r3, #16]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f2:	b2d2      	uxtb	r2, r2
 80049f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049fa:	1c5a      	adds	r2, r3, #1
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a04:	3b01      	subs	r3, #1
 8004a06:	b29a      	uxth	r2, r3
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	3b01      	subs	r3, #1
 8004a14:	b29a      	uxth	r2, r3
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a1c:	9300      	str	r3, [sp, #0]
 8004a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a20:	2200      	movs	r2, #0
 8004a22:	494f      	ldr	r1, [pc, #316]	; (8004b60 <HAL_I2C_Mem_Read+0x460>)
 8004a24:	68f8      	ldr	r0, [r7, #12]
 8004a26:	f000 f9e3 	bl	8004df0 <I2C_WaitOnFlagUntilTimeout>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d001      	beq.n	8004a34 <HAL_I2C_Mem_Read+0x334>
          {
            return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e091      	b.n	8004b58 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	691a      	ldr	r2, [r3, #16]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4e:	b2d2      	uxtb	r2, r2
 8004a50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a56:	1c5a      	adds	r2, r3, #1
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a60:	3b01      	subs	r3, #1
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a6c:	b29b      	uxth	r3, r3
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	691a      	ldr	r2, [r3, #16]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a80:	b2d2      	uxtb	r2, r2
 8004a82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a88:	1c5a      	adds	r2, r3, #1
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a92:	3b01      	subs	r3, #1
 8004a94:	b29a      	uxth	r2, r3
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	b29a      	uxth	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004aa8:	e042      	b.n	8004b30 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f000 faf6 	bl	80050a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d001      	beq.n	8004abe <HAL_I2C_Mem_Read+0x3be>
        {
          return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e04c      	b.n	8004b58 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	691a      	ldr	r2, [r3, #16]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac8:	b2d2      	uxtb	r2, r2
 8004aca:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad0:	1c5a      	adds	r2, r3, #1
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ada:	3b01      	subs	r3, #1
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	3b01      	subs	r3, #1
 8004aea:	b29a      	uxth	r2, r3
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	695b      	ldr	r3, [r3, #20]
 8004af6:	f003 0304 	and.w	r3, r3, #4
 8004afa:	2b04      	cmp	r3, #4
 8004afc:	d118      	bne.n	8004b30 <HAL_I2C_Mem_Read+0x430>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	691a      	ldr	r2, [r3, #16]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b08:	b2d2      	uxtb	r2, r2
 8004b0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b10:	1c5a      	adds	r2, r3, #1
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	b29a      	uxth	r2, r3
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	f47f aec1 	bne.w	80048bc <HAL_I2C_Mem_Read+0x1bc>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2220      	movs	r2, #32
 8004b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004b52:	2300      	movs	r3, #0
 8004b54:	e000      	b.n	8004b58 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004b56:	2302      	movs	r3, #2
  }
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3728      	adds	r7, #40	; 0x28
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	00010004 	.word	0x00010004

08004b64 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b088      	sub	sp, #32
 8004b68:	af02      	add	r7, sp, #8
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	607a      	str	r2, [r7, #4]
 8004b6e:	603b      	str	r3, [r7, #0]
 8004b70:	460b      	mov	r3, r1
 8004b72:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b78:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	2b08      	cmp	r3, #8
 8004b7e:	d006      	beq.n	8004b8e <I2C_MasterRequestWrite+0x2a>
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d003      	beq.n	8004b8e <I2C_MasterRequestWrite+0x2a>
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004b8c:	d108      	bne.n	8004ba0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b9c:	601a      	str	r2, [r3, #0]
 8004b9e:	e00b      	b.n	8004bb8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba4:	2b12      	cmp	r3, #18
 8004ba6:	d107      	bne.n	8004bb8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bb6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	9300      	str	r3, [sp, #0]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004bc4:	68f8      	ldr	r0, [r7, #12]
 8004bc6:	f000 f913 	bl	8004df0 <I2C_WaitOnFlagUntilTimeout>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d001      	beq.n	8004bd4 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e035      	b.n	8004c40 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	691b      	ldr	r3, [r3, #16]
 8004bd8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004bdc:	d108      	bne.n	8004bf0 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004bde:	897b      	ldrh	r3, [r7, #10]
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	461a      	mov	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004bec:	611a      	str	r2, [r3, #16]
 8004bee:	e01b      	b.n	8004c28 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004bf0:	897b      	ldrh	r3, [r7, #10]
 8004bf2:	11db      	asrs	r3, r3, #7
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	f003 0306 	and.w	r3, r3, #6
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	f063 030f 	orn	r3, r3, #15
 8004c00:	b2da      	uxtb	r2, r3
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	490e      	ldr	r1, [pc, #56]	; (8004c48 <I2C_MasterRequestWrite+0xe4>)
 8004c0e:	68f8      	ldr	r0, [r7, #12]
 8004c10:	f000 f945 	bl	8004e9e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c14:	4603      	mov	r3, r0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d001      	beq.n	8004c1e <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e010      	b.n	8004c40 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004c1e:	897b      	ldrh	r3, [r7, #10]
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	4907      	ldr	r1, [pc, #28]	; (8004c4c <I2C_MasterRequestWrite+0xe8>)
 8004c2e:	68f8      	ldr	r0, [r7, #12]
 8004c30:	f000 f935 	bl	8004e9e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d001      	beq.n	8004c3e <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e000      	b.n	8004c40 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3718      	adds	r7, #24
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	00010008 	.word	0x00010008
 8004c4c:	00010002 	.word	0x00010002

08004c50 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b088      	sub	sp, #32
 8004c54:	af02      	add	r7, sp, #8
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	4608      	mov	r0, r1
 8004c5a:	4611      	mov	r1, r2
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	4603      	mov	r3, r0
 8004c60:	817b      	strh	r3, [r7, #10]
 8004c62:	460b      	mov	r3, r1
 8004c64:	813b      	strh	r3, [r7, #8]
 8004c66:	4613      	mov	r3, r2
 8004c68:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c78:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c88:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8c:	9300      	str	r3, [sp, #0]
 8004c8e:	6a3b      	ldr	r3, [r7, #32]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c96:	68f8      	ldr	r0, [r7, #12]
 8004c98:	f000 f8aa 	bl	8004df0 <I2C_WaitOnFlagUntilTimeout>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d001      	beq.n	8004ca6 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e09e      	b.n	8004de4 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ca6:	897b      	ldrh	r3, [r7, #10]
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	461a      	mov	r2, r3
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004cb4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb8:	6a3a      	ldr	r2, [r7, #32]
 8004cba:	494c      	ldr	r1, [pc, #304]	; (8004dec <I2C_RequestMemoryRead+0x19c>)
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f000 f8ee 	bl	8004e9e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d001      	beq.n	8004ccc <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e08b      	b.n	8004de4 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ccc:	2300      	movs	r3, #0
 8004cce:	617b      	str	r3, [r7, #20]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	695b      	ldr	r3, [r3, #20]
 8004cd6:	617b      	str	r3, [r7, #20]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	699b      	ldr	r3, [r3, #24]
 8004cde:	617b      	str	r3, [r7, #20]
 8004ce0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ce2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ce4:	6a39      	ldr	r1, [r7, #32]
 8004ce6:	68f8      	ldr	r0, [r7, #12]
 8004ce8:	f000 f958 	bl	8004f9c <I2C_WaitOnTXEFlagUntilTimeout>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00d      	beq.n	8004d0e <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf6:	2b04      	cmp	r3, #4
 8004cf8:	d107      	bne.n	8004d0a <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e06a      	b.n	8004de4 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d0e:	88fb      	ldrh	r3, [r7, #6]
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d105      	bne.n	8004d20 <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d14:	893b      	ldrh	r3, [r7, #8]
 8004d16:	b2da      	uxtb	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	611a      	str	r2, [r3, #16]
 8004d1e:	e021      	b.n	8004d64 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004d20:	893b      	ldrh	r3, [r7, #8]
 8004d22:	0a1b      	lsrs	r3, r3, #8
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	b2da      	uxtb	r2, r3
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d30:	6a39      	ldr	r1, [r7, #32]
 8004d32:	68f8      	ldr	r0, [r7, #12]
 8004d34:	f000 f932 	bl	8004f9c <I2C_WaitOnTXEFlagUntilTimeout>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00d      	beq.n	8004d5a <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d42:	2b04      	cmp	r3, #4
 8004d44:	d107      	bne.n	8004d56 <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e044      	b.n	8004de4 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d5a:	893b      	ldrh	r3, [r7, #8]
 8004d5c:	b2da      	uxtb	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d66:	6a39      	ldr	r1, [r7, #32]
 8004d68:	68f8      	ldr	r0, [r7, #12]
 8004d6a:	f000 f917 	bl	8004f9c <I2C_WaitOnTXEFlagUntilTimeout>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00d      	beq.n	8004d90 <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d78:	2b04      	cmp	r3, #4
 8004d7a:	d107      	bne.n	8004d8c <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d8a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e029      	b.n	8004de4 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d9e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da2:	9300      	str	r3, [sp, #0]
 8004da4:	6a3b      	ldr	r3, [r7, #32]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004dac:	68f8      	ldr	r0, [r7, #12]
 8004dae:	f000 f81f 	bl	8004df0 <I2C_WaitOnFlagUntilTimeout>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d001      	beq.n	8004dbc <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e013      	b.n	8004de4 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004dbc:	897b      	ldrh	r3, [r7, #10]
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	f043 0301 	orr.w	r3, r3, #1
 8004dc4:	b2da      	uxtb	r2, r3
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dce:	6a3a      	ldr	r2, [r7, #32]
 8004dd0:	4906      	ldr	r1, [pc, #24]	; (8004dec <I2C_RequestMemoryRead+0x19c>)
 8004dd2:	68f8      	ldr	r0, [r7, #12]
 8004dd4:	f000 f863 	bl	8004e9e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d001      	beq.n	8004de2 <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e000      	b.n	8004de4 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 8004de2:	2300      	movs	r3, #0
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3718      	adds	r7, #24
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}
 8004dec:	00010002 	.word	0x00010002

08004df0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	603b      	str	r3, [r7, #0]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e00:	e025      	b.n	8004e4e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e08:	d021      	beq.n	8004e4e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e0a:	f7fd fbe1 	bl	80025d0 <HAL_GetTick>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	69bb      	ldr	r3, [r7, #24]
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	683a      	ldr	r2, [r7, #0]
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d302      	bcc.n	8004e20 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d116      	bne.n	8004e4e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2200      	movs	r2, #0
 8004e24:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3a:	f043 0220 	orr.w	r2, r3, #32
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e023      	b.n	8004e96 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	0c1b      	lsrs	r3, r3, #16
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d10d      	bne.n	8004e74 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	695b      	ldr	r3, [r3, #20]
 8004e5e:	43da      	mvns	r2, r3
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	4013      	ands	r3, r2
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	bf0c      	ite	eq
 8004e6a:	2301      	moveq	r3, #1
 8004e6c:	2300      	movne	r3, #0
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	461a      	mov	r2, r3
 8004e72:	e00c      	b.n	8004e8e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	43da      	mvns	r2, r3
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	4013      	ands	r3, r2
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	bf0c      	ite	eq
 8004e86:	2301      	moveq	r3, #1
 8004e88:	2300      	movne	r3, #0
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	79fb      	ldrb	r3, [r7, #7]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d0b6      	beq.n	8004e02 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3710      	adds	r7, #16
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}

08004e9e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004e9e:	b580      	push	{r7, lr}
 8004ea0:	b084      	sub	sp, #16
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	60f8      	str	r0, [r7, #12]
 8004ea6:	60b9      	str	r1, [r7, #8]
 8004ea8:	607a      	str	r2, [r7, #4]
 8004eaa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004eac:	e051      	b.n	8004f52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	695b      	ldr	r3, [r3, #20]
 8004eb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ebc:	d123      	bne.n	8004f06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ecc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ed6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2220      	movs	r2, #32
 8004ee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef2:	f043 0204 	orr.w	r2, r3, #4
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2200      	movs	r2, #0
 8004efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e046      	b.n	8004f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f0c:	d021      	beq.n	8004f52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f0e:	f7fd fb5f 	bl	80025d0 <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d302      	bcc.n	8004f24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d116      	bne.n	8004f52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2220      	movs	r2, #32
 8004f2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2200      	movs	r2, #0
 8004f36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3e:	f043 0220 	orr.w	r2, r3, #32
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e020      	b.n	8004f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	0c1b      	lsrs	r3, r3, #16
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d10c      	bne.n	8004f76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	695b      	ldr	r3, [r3, #20]
 8004f62:	43da      	mvns	r2, r3
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	4013      	ands	r3, r2
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	bf14      	ite	ne
 8004f6e:	2301      	movne	r3, #1
 8004f70:	2300      	moveq	r3, #0
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	e00b      	b.n	8004f8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	699b      	ldr	r3, [r3, #24]
 8004f7c:	43da      	mvns	r2, r3
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	4013      	ands	r3, r2
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	bf14      	ite	ne
 8004f88:	2301      	movne	r3, #1
 8004f8a:	2300      	moveq	r3, #0
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d18d      	bne.n	8004eae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3710      	adds	r7, #16
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}

08004f9c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b084      	sub	sp, #16
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	60b9      	str	r1, [r7, #8]
 8004fa6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004fa8:	e02d      	b.n	8005006 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004faa:	68f8      	ldr	r0, [r7, #12]
 8004fac:	f000 f8ce 	bl	800514c <I2C_IsAcknowledgeFailed>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d001      	beq.n	8004fba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e02d      	b.n	8005016 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc0:	d021      	beq.n	8005006 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fc2:	f7fd fb05 	bl	80025d0 <HAL_GetTick>
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	1ad3      	subs	r3, r2, r3
 8004fcc:	68ba      	ldr	r2, [r7, #8]
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d302      	bcc.n	8004fd8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d116      	bne.n	8005006 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2220      	movs	r2, #32
 8004fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff2:	f043 0220 	orr.w	r2, r3, #32
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e007      	b.n	8005016 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	695b      	ldr	r3, [r3, #20]
 800500c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005010:	2b80      	cmp	r3, #128	; 0x80
 8005012:	d1ca      	bne.n	8004faa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005014:	2300      	movs	r3, #0
}
 8005016:	4618      	mov	r0, r3
 8005018:	3710      	adds	r7, #16
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}

0800501e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800501e:	b580      	push	{r7, lr}
 8005020:	b084      	sub	sp, #16
 8005022:	af00      	add	r7, sp, #0
 8005024:	60f8      	str	r0, [r7, #12]
 8005026:	60b9      	str	r1, [r7, #8]
 8005028:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800502a:	e02d      	b.n	8005088 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800502c:	68f8      	ldr	r0, [r7, #12]
 800502e:	f000 f88d 	bl	800514c <I2C_IsAcknowledgeFailed>
 8005032:	4603      	mov	r3, r0
 8005034:	2b00      	cmp	r3, #0
 8005036:	d001      	beq.n	800503c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	e02d      	b.n	8005098 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005042:	d021      	beq.n	8005088 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005044:	f7fd fac4 	bl	80025d0 <HAL_GetTick>
 8005048:	4602      	mov	r2, r0
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	68ba      	ldr	r2, [r7, #8]
 8005050:	429a      	cmp	r2, r3
 8005052:	d302      	bcc.n	800505a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d116      	bne.n	8005088 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2200      	movs	r2, #0
 800505e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2220      	movs	r2, #32
 8005064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005074:	f043 0220 	orr.w	r2, r3, #32
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2200      	movs	r2, #0
 8005080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e007      	b.n	8005098 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	f003 0304 	and.w	r3, r3, #4
 8005092:	2b04      	cmp	r3, #4
 8005094:	d1ca      	bne.n	800502c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005096:	2300      	movs	r3, #0
}
 8005098:	4618      	mov	r0, r3
 800509a:	3710      	adds	r7, #16
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}

080050a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b084      	sub	sp, #16
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80050ac:	e042      	b.n	8005134 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	f003 0310 	and.w	r3, r3, #16
 80050b8:	2b10      	cmp	r3, #16
 80050ba:	d119      	bne.n	80050f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f06f 0210 	mvn.w	r2, #16
 80050c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2220      	movs	r2, #32
 80050d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e029      	b.n	8005144 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050f0:	f7fd fa6e 	bl	80025d0 <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	68ba      	ldr	r2, [r7, #8]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d302      	bcc.n	8005106 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d116      	bne.n	8005134 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2200      	movs	r2, #0
 800510a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2220      	movs	r2, #32
 8005110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005120:	f043 0220 	orr.w	r2, r3, #32
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e007      	b.n	8005144 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800513e:	2b40      	cmp	r3, #64	; 0x40
 8005140:	d1b5      	bne.n	80050ae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005142:	2300      	movs	r3, #0
}
 8005144:	4618      	mov	r0, r3
 8005146:	3710      	adds	r7, #16
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}

0800514c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800515e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005162:	d11b      	bne.n	800519c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800516c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2220      	movs	r2, #32
 8005178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2200      	movs	r2, #0
 8005180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005188:	f043 0204 	orr.w	r2, r3, #4
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2200      	movs	r2, #0
 8005194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e000      	b.n	800519e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800519c:	2300      	movs	r3, #0
}
 800519e:	4618      	mov	r0, r3
 80051a0:	370c      	adds	r7, #12
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bc80      	pop	{r7}
 80051a6:	4770      	bx	lr

080051a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b088      	sub	sp, #32
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d102      	bne.n	80051bc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	f000 bc6c 	b.w	8005a94 <HAL_RCC_OscConfig+0x8ec>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d022      	beq.n	800520a <HAL_RCC_OscConfig+0x62>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0301 	and.w	r3, r3, #1
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d11c      	bne.n	800520a <HAL_RCC_OscConfig+0x62>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 0302 	and.w	r3, r3, #2
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d116      	bne.n	800520a <HAL_RCC_OscConfig+0x62>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0308 	and.w	r3, r3, #8
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d110      	bne.n	800520a <HAL_RCC_OscConfig+0x62>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 0304 	and.w	r3, r3, #4
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d10a      	bne.n	800520a <HAL_RCC_OscConfig+0x62>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0310 	and.w	r3, r3, #16
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d104      	bne.n	800520a <HAL_RCC_OscConfig+0x62>
 8005200:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8005204:	4897      	ldr	r0, [pc, #604]	; (8005464 <HAL_RCC_OscConfig+0x2bc>)
 8005206:	f7fc fcd3 	bl	8001bb0 <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800520a:	4b97      	ldr	r3, [pc, #604]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	f003 030c 	and.w	r3, r3, #12
 8005212:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005214:	4b94      	ldr	r3, [pc, #592]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800521c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 0301 	and.w	r3, r3, #1
 8005226:	2b00      	cmp	r3, #0
 8005228:	f000 808e 	beq.w	8005348 <HAL_RCC_OscConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d00c      	beq.n	800524e <HAL_RCC_OscConfig+0xa6>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	2b01      	cmp	r3, #1
 800523a:	d008      	beq.n	800524e <HAL_RCC_OscConfig+0xa6>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	2b05      	cmp	r3, #5
 8005242:	d004      	beq.n	800524e <HAL_RCC_OscConfig+0xa6>
 8005244:	f240 1159 	movw	r1, #345	; 0x159
 8005248:	4886      	ldr	r0, [pc, #536]	; (8005464 <HAL_RCC_OscConfig+0x2bc>)
 800524a:	f7fc fcb1 	bl	8001bb0 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800524e:	69bb      	ldr	r3, [r7, #24]
 8005250:	2b08      	cmp	r3, #8
 8005252:	d006      	beq.n	8005262 <HAL_RCC_OscConfig+0xba>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005254:	69bb      	ldr	r3, [r7, #24]
 8005256:	2b0c      	cmp	r3, #12
 8005258:	d110      	bne.n	800527c <HAL_RCC_OscConfig+0xd4>
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005260:	d10c      	bne.n	800527c <HAL_RCC_OscConfig+0xd4>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005262:	4b81      	ldr	r3, [pc, #516]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800526a:	2b00      	cmp	r3, #0
 800526c:	d06b      	beq.n	8005346 <HAL_RCC_OscConfig+0x19e>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d167      	bne.n	8005346 <HAL_RCC_OscConfig+0x19e>
      {
        return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	f000 bc0c 	b.w	8005a94 <HAL_RCC_OscConfig+0x8ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	2b01      	cmp	r3, #1
 8005282:	d106      	bne.n	8005292 <HAL_RCC_OscConfig+0xea>
 8005284:	4b78      	ldr	r3, [pc, #480]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a77      	ldr	r2, [pc, #476]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 800528a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800528e:	6013      	str	r3, [r2, #0]
 8005290:	e02d      	b.n	80052ee <HAL_RCC_OscConfig+0x146>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d10c      	bne.n	80052b4 <HAL_RCC_OscConfig+0x10c>
 800529a:	4b73      	ldr	r3, [pc, #460]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a72      	ldr	r2, [pc, #456]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 80052a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052a4:	6013      	str	r3, [r2, #0]
 80052a6:	4b70      	ldr	r3, [pc, #448]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a6f      	ldr	r2, [pc, #444]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 80052ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052b0:	6013      	str	r3, [r2, #0]
 80052b2:	e01c      	b.n	80052ee <HAL_RCC_OscConfig+0x146>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	2b05      	cmp	r3, #5
 80052ba:	d10c      	bne.n	80052d6 <HAL_RCC_OscConfig+0x12e>
 80052bc:	4b6a      	ldr	r3, [pc, #424]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a69      	ldr	r2, [pc, #420]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 80052c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052c6:	6013      	str	r3, [r2, #0]
 80052c8:	4b67      	ldr	r3, [pc, #412]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a66      	ldr	r2, [pc, #408]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 80052ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052d2:	6013      	str	r3, [r2, #0]
 80052d4:	e00b      	b.n	80052ee <HAL_RCC_OscConfig+0x146>
 80052d6:	4b64      	ldr	r3, [pc, #400]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a63      	ldr	r2, [pc, #396]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 80052dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052e0:	6013      	str	r3, [r2, #0]
 80052e2:	4b61      	ldr	r3, [pc, #388]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a60      	ldr	r2, [pc, #384]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 80052e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052ec:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d013      	beq.n	800531e <HAL_RCC_OscConfig+0x176>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052f6:	f7fd f96b 	bl	80025d0 <HAL_GetTick>
 80052fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80052fc:	e008      	b.n	8005310 <HAL_RCC_OscConfig+0x168>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052fe:	f7fd f967 	bl	80025d0 <HAL_GetTick>
 8005302:	4602      	mov	r2, r0
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	2b64      	cmp	r3, #100	; 0x64
 800530a:	d901      	bls.n	8005310 <HAL_RCC_OscConfig+0x168>
          {
            return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	e3c1      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005310:	4b55      	ldr	r3, [pc, #340]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005318:	2b00      	cmp	r3, #0
 800531a:	d0f0      	beq.n	80052fe <HAL_RCC_OscConfig+0x156>
 800531c:	e014      	b.n	8005348 <HAL_RCC_OscConfig+0x1a0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800531e:	f7fd f957 	bl	80025d0 <HAL_GetTick>
 8005322:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005324:	e008      	b.n	8005338 <HAL_RCC_OscConfig+0x190>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005326:	f7fd f953 	bl	80025d0 <HAL_GetTick>
 800532a:	4602      	mov	r2, r0
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	1ad3      	subs	r3, r2, r3
 8005330:	2b64      	cmp	r3, #100	; 0x64
 8005332:	d901      	bls.n	8005338 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005334:	2303      	movs	r3, #3
 8005336:	e3ad      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005338:	4b4b      	ldr	r3, [pc, #300]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005340:	2b00      	cmp	r3, #0
 8005342:	d1f0      	bne.n	8005326 <HAL_RCC_OscConfig+0x17e>
 8005344:	e000      	b.n	8005348 <HAL_RCC_OscConfig+0x1a0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005346:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 0302 	and.w	r3, r3, #2
 8005350:	2b00      	cmp	r3, #0
 8005352:	d070      	beq.n	8005436 <HAL_RCC_OscConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d008      	beq.n	800536e <HAL_RCC_OscConfig+0x1c6>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	2b01      	cmp	r3, #1
 8005362:	d004      	beq.n	800536e <HAL_RCC_OscConfig+0x1c6>
 8005364:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8005368:	483e      	ldr	r0, [pc, #248]	; (8005464 <HAL_RCC_OscConfig+0x2bc>)
 800536a:	f7fc fc21 	bl	8001bb0 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	2b1f      	cmp	r3, #31
 8005374:	d904      	bls.n	8005380 <HAL_RCC_OscConfig+0x1d8>
 8005376:	f240 118d 	movw	r1, #397	; 0x18d
 800537a:	483a      	ldr	r0, [pc, #232]	; (8005464 <HAL_RCC_OscConfig+0x2bc>)
 800537c:	f7fc fc18 	bl	8001bb0 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	2b04      	cmp	r3, #4
 8005384:	d005      	beq.n	8005392 <HAL_RCC_OscConfig+0x1ea>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	2b0c      	cmp	r3, #12
 800538a:	d119      	bne.n	80053c0 <HAL_RCC_OscConfig+0x218>
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d116      	bne.n	80053c0 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005392:	4b35      	ldr	r3, [pc, #212]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 0302 	and.w	r3, r3, #2
 800539a:	2b00      	cmp	r3, #0
 800539c:	d005      	beq.n	80053aa <HAL_RCC_OscConfig+0x202>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d001      	beq.n	80053aa <HAL_RCC_OscConfig+0x202>
      {
        return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e374      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053aa:	4b2f      	ldr	r3, [pc, #188]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	691b      	ldr	r3, [r3, #16]
 80053b6:	021b      	lsls	r3, r3, #8
 80053b8:	492b      	ldr	r1, [pc, #172]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053be:	e03a      	b.n	8005436 <HAL_RCC_OscConfig+0x28e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d020      	beq.n	800540a <HAL_RCC_OscConfig+0x262>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053c8:	4b28      	ldr	r3, [pc, #160]	; (800546c <HAL_RCC_OscConfig+0x2c4>)
 80053ca:	2201      	movs	r2, #1
 80053cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053ce:	f7fd f8ff 	bl	80025d0 <HAL_GetTick>
 80053d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80053d4:	e008      	b.n	80053e8 <HAL_RCC_OscConfig+0x240>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053d6:	f7fd f8fb 	bl	80025d0 <HAL_GetTick>
 80053da:	4602      	mov	r2, r0
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	1ad3      	subs	r3, r2, r3
 80053e0:	2b02      	cmp	r3, #2
 80053e2:	d901      	bls.n	80053e8 <HAL_RCC_OscConfig+0x240>
          {
            return HAL_TIMEOUT;
 80053e4:	2303      	movs	r3, #3
 80053e6:	e355      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80053e8:	4b1f      	ldr	r3, [pc, #124]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f003 0302 	and.w	r3, r3, #2
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d0f0      	beq.n	80053d6 <HAL_RCC_OscConfig+0x22e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053f4:	4b1c      	ldr	r3, [pc, #112]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	691b      	ldr	r3, [r3, #16]
 8005400:	021b      	lsls	r3, r3, #8
 8005402:	4919      	ldr	r1, [pc, #100]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 8005404:	4313      	orrs	r3, r2
 8005406:	604b      	str	r3, [r1, #4]
 8005408:	e015      	b.n	8005436 <HAL_RCC_OscConfig+0x28e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800540a:	4b18      	ldr	r3, [pc, #96]	; (800546c <HAL_RCC_OscConfig+0x2c4>)
 800540c:	2200      	movs	r2, #0
 800540e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005410:	f7fd f8de 	bl	80025d0 <HAL_GetTick>
 8005414:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005416:	e008      	b.n	800542a <HAL_RCC_OscConfig+0x282>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005418:	f7fd f8da 	bl	80025d0 <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b02      	cmp	r3, #2
 8005424:	d901      	bls.n	800542a <HAL_RCC_OscConfig+0x282>
          {
            return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e334      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800542a:	4b0f      	ldr	r3, [pc, #60]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0302 	and.w	r3, r3, #2
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1f0      	bne.n	8005418 <HAL_RCC_OscConfig+0x270>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0310 	and.w	r3, r3, #16
 800543e:	2b00      	cmp	r3, #0
 8005440:	f000 8129 	beq.w	8005696 <HAL_RCC_OscConfig+0x4ee>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8005444:	69bb      	ldr	r3, [r7, #24]
 8005446:	2b00      	cmp	r3, #0
 8005448:	f040 80a4 	bne.w	8005594 <HAL_RCC_OscConfig+0x3ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800544c:	4b06      	ldr	r3, [pc, #24]	; (8005468 <HAL_RCC_OscConfig+0x2c0>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005454:	2b00      	cmp	r3, #0
 8005456:	d00b      	beq.n	8005470 <HAL_RCC_OscConfig+0x2c8>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	699b      	ldr	r3, [r3, #24]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d107      	bne.n	8005470 <HAL_RCC_OscConfig+0x2c8>
      {
        return HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	e317      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
 8005464:	0800b5c8 	.word	0x0800b5c8
 8005468:	40023800 	.word	0x40023800
 800546c:	42470000 	.word	0x42470000
      }
      /* Otherwise, just the calibration and MSI range change are allowed */
      else
      {
       /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	69db      	ldr	r3, [r3, #28]
 8005474:	2bff      	cmp	r3, #255	; 0xff
 8005476:	d904      	bls.n	8005482 <HAL_RCC_OscConfig+0x2da>
 8005478:	f240 11d7 	movw	r1, #471	; 0x1d7
 800547c:	48a5      	ldr	r0, [pc, #660]	; (8005714 <HAL_RCC_OscConfig+0x56c>)
 800547e:	f7fc fb97 	bl	8001bb0 <assert_failed>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a1b      	ldr	r3, [r3, #32]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d022      	beq.n	80054d0 <HAL_RCC_OscConfig+0x328>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6a1b      	ldr	r3, [r3, #32]
 800548e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005492:	d01d      	beq.n	80054d0 <HAL_RCC_OscConfig+0x328>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800549c:	d018      	beq.n	80054d0 <HAL_RCC_OscConfig+0x328>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a1b      	ldr	r3, [r3, #32]
 80054a2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80054a6:	d013      	beq.n	80054d0 <HAL_RCC_OscConfig+0x328>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6a1b      	ldr	r3, [r3, #32]
 80054ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054b0:	d00e      	beq.n	80054d0 <HAL_RCC_OscConfig+0x328>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6a1b      	ldr	r3, [r3, #32]
 80054b6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80054ba:	d009      	beq.n	80054d0 <HAL_RCC_OscConfig+0x328>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a1b      	ldr	r3, [r3, #32]
 80054c0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80054c4:	d004      	beq.n	80054d0 <HAL_RCC_OscConfig+0x328>
 80054c6:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 80054ca:	4892      	ldr	r0, [pc, #584]	; (8005714 <HAL_RCC_OscConfig+0x56c>)
 80054cc:	f7fc fb70 	bl	8001bb0 <assert_failed>

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a1a      	ldr	r2, [r3, #32]
 80054d4:	4b90      	ldr	r3, [pc, #576]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80054dc:	429a      	cmp	r2, r3
 80054de:	d91d      	bls.n	800551c <HAL_RCC_OscConfig+0x374>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a1b      	ldr	r3, [r3, #32]
 80054e4:	4618      	mov	r0, r3
 80054e6:	f000 fd67 	bl	8005fb8 <RCC_SetFlashLatencyFromMSIRange>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d001      	beq.n	80054f4 <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	e2cf      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054f4:	4b88      	ldr	r3, [pc, #544]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a1b      	ldr	r3, [r3, #32]
 8005500:	4985      	ldr	r1, [pc, #532]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 8005502:	4313      	orrs	r3, r2
 8005504:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005506:	4b84      	ldr	r3, [pc, #528]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	69db      	ldr	r3, [r3, #28]
 8005512:	061b      	lsls	r3, r3, #24
 8005514:	4980      	ldr	r1, [pc, #512]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 8005516:	4313      	orrs	r3, r2
 8005518:	604b      	str	r3, [r1, #4]
 800551a:	e01c      	b.n	8005556 <HAL_RCC_OscConfig+0x3ae>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800551c:	4b7e      	ldr	r3, [pc, #504]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6a1b      	ldr	r3, [r3, #32]
 8005528:	497b      	ldr	r1, [pc, #492]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 800552a:	4313      	orrs	r3, r2
 800552c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800552e:	4b7a      	ldr	r3, [pc, #488]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	69db      	ldr	r3, [r3, #28]
 800553a:	061b      	lsls	r3, r3, #24
 800553c:	4976      	ldr	r1, [pc, #472]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 800553e:	4313      	orrs	r3, r2
 8005540:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a1b      	ldr	r3, [r3, #32]
 8005546:	4618      	mov	r0, r3
 8005548:	f000 fd36 	bl	8005fb8 <RCC_SetFlashLatencyFromMSIRange>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d001      	beq.n	8005556 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e29e      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a1b      	ldr	r3, [r3, #32]
 800555a:	0b5b      	lsrs	r3, r3, #13
 800555c:	3301      	adds	r3, #1
 800555e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005562:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8005566:	4a6c      	ldr	r2, [pc, #432]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 8005568:	6892      	ldr	r2, [r2, #8]
 800556a:	0912      	lsrs	r2, r2, #4
 800556c:	f002 020f 	and.w	r2, r2, #15
 8005570:	496a      	ldr	r1, [pc, #424]	; (800571c <HAL_RCC_OscConfig+0x574>)
 8005572:	5c8a      	ldrb	r2, [r1, r2]
 8005574:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005576:	4a6a      	ldr	r2, [pc, #424]	; (8005720 <HAL_RCC_OscConfig+0x578>)
 8005578:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800557a:	4b6a      	ldr	r3, [pc, #424]	; (8005724 <HAL_RCC_OscConfig+0x57c>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4618      	mov	r0, r3
 8005580:	f7fc fb54 	bl	8001c2c <HAL_InitTick>
 8005584:	4603      	mov	r3, r0
 8005586:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005588:	7bfb      	ldrb	r3, [r7, #15]
 800558a:	2b00      	cmp	r3, #0
 800558c:	f000 8083 	beq.w	8005696 <HAL_RCC_OscConfig+0x4ee>
        {
          return status;
 8005590:	7bfb      	ldrb	r3, [r7, #15]
 8005592:	e27f      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
      }
    }
    else
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	699b      	ldr	r3, [r3, #24]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d008      	beq.n	80055ae <HAL_RCC_OscConfig+0x406>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	699b      	ldr	r3, [r3, #24]
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d004      	beq.n	80055ae <HAL_RCC_OscConfig+0x406>
 80055a4:	f44f 7102 	mov.w	r1, #520	; 0x208
 80055a8:	485a      	ldr	r0, [pc, #360]	; (8005714 <HAL_RCC_OscConfig+0x56c>)
 80055aa:	f7fc fb01 	bl	8001bb0 <assert_failed>

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d059      	beq.n	800566a <HAL_RCC_OscConfig+0x4c2>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80055b6:	4b5c      	ldr	r3, [pc, #368]	; (8005728 <HAL_RCC_OscConfig+0x580>)
 80055b8:	2201      	movs	r2, #1
 80055ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055bc:	f7fd f808 	bl	80025d0 <HAL_GetTick>
 80055c0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80055c2:	e008      	b.n	80055d6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80055c4:	f7fd f804 	bl	80025d0 <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d901      	bls.n	80055d6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e25e      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80055d6:	4b50      	ldr	r3, [pc, #320]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d0f0      	beq.n	80055c4 <HAL_RCC_OscConfig+0x41c>
          }
        }
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	69db      	ldr	r3, [r3, #28]
 80055e6:	2bff      	cmp	r3, #255	; 0xff
 80055e8:	d904      	bls.n	80055f4 <HAL_RCC_OscConfig+0x44c>
 80055ea:	f44f 7107 	mov.w	r1, #540	; 0x21c
 80055ee:	4849      	ldr	r0, [pc, #292]	; (8005714 <HAL_RCC_OscConfig+0x56c>)
 80055f0:	f7fc fade 	bl	8001bb0 <assert_failed>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6a1b      	ldr	r3, [r3, #32]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d022      	beq.n	8005642 <HAL_RCC_OscConfig+0x49a>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6a1b      	ldr	r3, [r3, #32]
 8005600:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005604:	d01d      	beq.n	8005642 <HAL_RCC_OscConfig+0x49a>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6a1b      	ldr	r3, [r3, #32]
 800560a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800560e:	d018      	beq.n	8005642 <HAL_RCC_OscConfig+0x49a>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a1b      	ldr	r3, [r3, #32]
 8005614:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005618:	d013      	beq.n	8005642 <HAL_RCC_OscConfig+0x49a>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005622:	d00e      	beq.n	8005642 <HAL_RCC_OscConfig+0x49a>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6a1b      	ldr	r3, [r3, #32]
 8005628:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800562c:	d009      	beq.n	8005642 <HAL_RCC_OscConfig+0x49a>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6a1b      	ldr	r3, [r3, #32]
 8005632:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005636:	d004      	beq.n	8005642 <HAL_RCC_OscConfig+0x49a>
 8005638:	f240 211d 	movw	r1, #541	; 0x21d
 800563c:	4835      	ldr	r0, [pc, #212]	; (8005714 <HAL_RCC_OscConfig+0x56c>)
 800563e:	f7fc fab7 	bl	8001bb0 <assert_failed>

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005642:	4b35      	ldr	r3, [pc, #212]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a1b      	ldr	r3, [r3, #32]
 800564e:	4932      	ldr	r1, [pc, #200]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 8005650:	4313      	orrs	r3, r2
 8005652:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005654:	4b30      	ldr	r3, [pc, #192]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	69db      	ldr	r3, [r3, #28]
 8005660:	061b      	lsls	r3, r3, #24
 8005662:	492d      	ldr	r1, [pc, #180]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 8005664:	4313      	orrs	r3, r2
 8005666:	604b      	str	r3, [r1, #4]
 8005668:	e015      	b.n	8005696 <HAL_RCC_OscConfig+0x4ee>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800566a:	4b2f      	ldr	r3, [pc, #188]	; (8005728 <HAL_RCC_OscConfig+0x580>)
 800566c:	2200      	movs	r2, #0
 800566e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005670:	f7fc ffae 	bl	80025d0 <HAL_GetTick>
 8005674:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005676:	e008      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005678:	f7fc ffaa 	bl	80025d0 <HAL_GetTick>
 800567c:	4602      	mov	r2, r0
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	2b02      	cmp	r3, #2
 8005684:	d901      	bls.n	800568a <HAL_RCC_OscConfig+0x4e2>
          {
            return HAL_TIMEOUT;
 8005686:	2303      	movs	r3, #3
 8005688:	e204      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800568a:	4b23      	ldr	r3, [pc, #140]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005692:	2b00      	cmp	r3, #0
 8005694:	d1f0      	bne.n	8005678 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 0308 	and.w	r3, r3, #8
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d04c      	beq.n	800573c <HAL_RCC_OscConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d008      	beq.n	80056bc <HAL_RCC_OscConfig+0x514>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	695b      	ldr	r3, [r3, #20]
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d004      	beq.n	80056bc <HAL_RCC_OscConfig+0x514>
 80056b2:	f44f 710f 	mov.w	r1, #572	; 0x23c
 80056b6:	4817      	ldr	r0, [pc, #92]	; (8005714 <HAL_RCC_OscConfig+0x56c>)
 80056b8:	f7fc fa7a 	bl	8001bb0 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	695b      	ldr	r3, [r3, #20]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d016      	beq.n	80056f2 <HAL_RCC_OscConfig+0x54a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056c4:	4b19      	ldr	r3, [pc, #100]	; (800572c <HAL_RCC_OscConfig+0x584>)
 80056c6:	2201      	movs	r2, #1
 80056c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056ca:	f7fc ff81 	bl	80025d0 <HAL_GetTick>
 80056ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80056d0:	e008      	b.n	80056e4 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056d2:	f7fc ff7d 	bl	80025d0 <HAL_GetTick>
 80056d6:	4602      	mov	r2, r0
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d901      	bls.n	80056e4 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e1d7      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80056e4:	4b0c      	ldr	r3, [pc, #48]	; (8005718 <HAL_RCC_OscConfig+0x570>)
 80056e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056e8:	f003 0302 	and.w	r3, r3, #2
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d0f0      	beq.n	80056d2 <HAL_RCC_OscConfig+0x52a>
 80056f0:	e024      	b.n	800573c <HAL_RCC_OscConfig+0x594>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056f2:	4b0e      	ldr	r3, [pc, #56]	; (800572c <HAL_RCC_OscConfig+0x584>)
 80056f4:	2200      	movs	r2, #0
 80056f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056f8:	f7fc ff6a 	bl	80025d0 <HAL_GetTick>
 80056fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80056fe:	e017      	b.n	8005730 <HAL_RCC_OscConfig+0x588>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005700:	f7fc ff66 	bl	80025d0 <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	2b02      	cmp	r3, #2
 800570c:	d910      	bls.n	8005730 <HAL_RCC_OscConfig+0x588>
        {
          return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	e1c0      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
 8005712:	bf00      	nop
 8005714:	0800b5c8 	.word	0x0800b5c8
 8005718:	40023800 	.word	0x40023800
 800571c:	0800b79c 	.word	0x0800b79c
 8005720:	20000004 	.word	0x20000004
 8005724:	20000008 	.word	0x20000008
 8005728:	42470020 	.word	0x42470020
 800572c:	42470680 	.word	0x42470680
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005730:	4ba2      	ldr	r3, [pc, #648]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 8005732:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005734:	f003 0302 	and.w	r3, r3, #2
 8005738:	2b00      	cmp	r3, #0
 800573a:	d1e1      	bne.n	8005700 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 0304 	and.w	r3, r3, #4
 8005744:	2b00      	cmp	r3, #0
 8005746:	f000 80b7 	beq.w	80058b8 <HAL_RCC_OscConfig+0x710>
  {
    FlagStatus       pwrclkchanged = RESET;
 800574a:	2300      	movs	r3, #0
 800574c:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00c      	beq.n	8005770 <HAL_RCC_OscConfig+0x5c8>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	2b01      	cmp	r3, #1
 800575c:	d008      	beq.n	8005770 <HAL_RCC_OscConfig+0x5c8>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	2b05      	cmp	r3, #5
 8005764:	d004      	beq.n	8005770 <HAL_RCC_OscConfig+0x5c8>
 8005766:	f44f 711a 	mov.w	r1, #616	; 0x268
 800576a:	4895      	ldr	r0, [pc, #596]	; (80059c0 <HAL_RCC_OscConfig+0x818>)
 800576c:	f7fc fa20 	bl	8001bb0 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005770:	4b92      	ldr	r3, [pc, #584]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 8005772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005778:	2b00      	cmp	r3, #0
 800577a:	d10d      	bne.n	8005798 <HAL_RCC_OscConfig+0x5f0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800577c:	4b8f      	ldr	r3, [pc, #572]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 800577e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005780:	4a8e      	ldr	r2, [pc, #568]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 8005782:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005786:	6253      	str	r3, [r2, #36]	; 0x24
 8005788:	4b8c      	ldr	r3, [pc, #560]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 800578a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800578c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005790:	60bb      	str	r3, [r7, #8]
 8005792:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005794:	2301      	movs	r3, #1
 8005796:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005798:	4b8a      	ldr	r3, [pc, #552]	; (80059c4 <HAL_RCC_OscConfig+0x81c>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d118      	bne.n	80057d6 <HAL_RCC_OscConfig+0x62e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057a4:	4b87      	ldr	r3, [pc, #540]	; (80059c4 <HAL_RCC_OscConfig+0x81c>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a86      	ldr	r2, [pc, #536]	; (80059c4 <HAL_RCC_OscConfig+0x81c>)
 80057aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057ae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057b0:	f7fc ff0e 	bl	80025d0 <HAL_GetTick>
 80057b4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057b6:	e008      	b.n	80057ca <HAL_RCC_OscConfig+0x622>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057b8:	f7fc ff0a 	bl	80025d0 <HAL_GetTick>
 80057bc:	4602      	mov	r2, r0
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	2b64      	cmp	r3, #100	; 0x64
 80057c4:	d901      	bls.n	80057ca <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e164      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ca:	4b7e      	ldr	r3, [pc, #504]	; (80059c4 <HAL_RCC_OscConfig+0x81c>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d0f0      	beq.n	80057b8 <HAL_RCC_OscConfig+0x610>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d106      	bne.n	80057ec <HAL_RCC_OscConfig+0x644>
 80057de:	4b77      	ldr	r3, [pc, #476]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 80057e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057e2:	4a76      	ldr	r2, [pc, #472]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 80057e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057e8:	6353      	str	r3, [r2, #52]	; 0x34
 80057ea:	e02d      	b.n	8005848 <HAL_RCC_OscConfig+0x6a0>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d10c      	bne.n	800580e <HAL_RCC_OscConfig+0x666>
 80057f4:	4b71      	ldr	r3, [pc, #452]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 80057f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057f8:	4a70      	ldr	r2, [pc, #448]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 80057fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057fe:	6353      	str	r3, [r2, #52]	; 0x34
 8005800:	4b6e      	ldr	r3, [pc, #440]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 8005802:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005804:	4a6d      	ldr	r2, [pc, #436]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 8005806:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800580a:	6353      	str	r3, [r2, #52]	; 0x34
 800580c:	e01c      	b.n	8005848 <HAL_RCC_OscConfig+0x6a0>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	2b05      	cmp	r3, #5
 8005814:	d10c      	bne.n	8005830 <HAL_RCC_OscConfig+0x688>
 8005816:	4b69      	ldr	r3, [pc, #420]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 8005818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800581a:	4a68      	ldr	r2, [pc, #416]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 800581c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005820:	6353      	str	r3, [r2, #52]	; 0x34
 8005822:	4b66      	ldr	r3, [pc, #408]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 8005824:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005826:	4a65      	ldr	r2, [pc, #404]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 8005828:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800582c:	6353      	str	r3, [r2, #52]	; 0x34
 800582e:	e00b      	b.n	8005848 <HAL_RCC_OscConfig+0x6a0>
 8005830:	4b62      	ldr	r3, [pc, #392]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 8005832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005834:	4a61      	ldr	r2, [pc, #388]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 8005836:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800583a:	6353      	str	r3, [r2, #52]	; 0x34
 800583c:	4b5f      	ldr	r3, [pc, #380]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 800583e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005840:	4a5e      	ldr	r2, [pc, #376]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 8005842:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005846:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d015      	beq.n	800587c <HAL_RCC_OscConfig+0x6d4>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005850:	f7fc febe 	bl	80025d0 <HAL_GetTick>
 8005854:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005856:	e00a      	b.n	800586e <HAL_RCC_OscConfig+0x6c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005858:	f7fc feba 	bl	80025d0 <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	f241 3288 	movw	r2, #5000	; 0x1388
 8005866:	4293      	cmp	r3, r2
 8005868:	d901      	bls.n	800586e <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	e112      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800586e:	4b53      	ldr	r3, [pc, #332]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 8005870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005872:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005876:	2b00      	cmp	r3, #0
 8005878:	d0ee      	beq.n	8005858 <HAL_RCC_OscConfig+0x6b0>
 800587a:	e014      	b.n	80058a6 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800587c:	f7fc fea8 	bl	80025d0 <HAL_GetTick>
 8005880:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005882:	e00a      	b.n	800589a <HAL_RCC_OscConfig+0x6f2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005884:	f7fc fea4 	bl	80025d0 <HAL_GetTick>
 8005888:	4602      	mov	r2, r0
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005892:	4293      	cmp	r3, r2
 8005894:	d901      	bls.n	800589a <HAL_RCC_OscConfig+0x6f2>
        {
          return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e0fc      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800589a:	4b48      	ldr	r3, [pc, #288]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 800589c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800589e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d1ee      	bne.n	8005884 <HAL_RCC_OscConfig+0x6dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80058a6:	7ffb      	ldrb	r3, [r7, #31]
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d105      	bne.n	80058b8 <HAL_RCC_OscConfig+0x710>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058ac:	4b43      	ldr	r3, [pc, #268]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 80058ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b0:	4a42      	ldr	r2, [pc, #264]	; (80059bc <HAL_RCC_OscConfig+0x814>)
 80058b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058b6:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d00c      	beq.n	80058da <HAL_RCC_OscConfig+0x732>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d008      	beq.n	80058da <HAL_RCC_OscConfig+0x732>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d004      	beq.n	80058da <HAL_RCC_OscConfig+0x732>
 80058d0:	f44f 712b 	mov.w	r1, #684	; 0x2ac
 80058d4:	483a      	ldr	r0, [pc, #232]	; (80059c0 <HAL_RCC_OscConfig+0x818>)
 80058d6:	f7fc f96b 	bl	8001bb0 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058de:	2b00      	cmp	r3, #0
 80058e0:	f000 80d7 	beq.w	8005a92 <HAL_RCC_OscConfig+0x8ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058e4:	69bb      	ldr	r3, [r7, #24]
 80058e6:	2b0c      	cmp	r3, #12
 80058e8:	f000 80b3 	beq.w	8005a52 <HAL_RCC_OscConfig+0x8aa>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	f040 8097 	bne.w	8005a24 <HAL_RCC_OscConfig+0x87c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d009      	beq.n	8005912 <HAL_RCC_OscConfig+0x76a>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005902:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005906:	d004      	beq.n	8005912 <HAL_RCC_OscConfig+0x76a>
 8005908:	f240 21b5 	movw	r1, #693	; 0x2b5
 800590c:	482c      	ldr	r0, [pc, #176]	; (80059c0 <HAL_RCC_OscConfig+0x818>)
 800590e:	f7fc f94f 	bl	8001bb0 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005916:	2b00      	cmp	r3, #0
 8005918:	d02c      	beq.n	8005974 <HAL_RCC_OscConfig+0x7cc>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800591e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005922:	d027      	beq.n	8005974 <HAL_RCC_OscConfig+0x7cc>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005928:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800592c:	d022      	beq.n	8005974 <HAL_RCC_OscConfig+0x7cc>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005932:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005936:	d01d      	beq.n	8005974 <HAL_RCC_OscConfig+0x7cc>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800593c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005940:	d018      	beq.n	8005974 <HAL_RCC_OscConfig+0x7cc>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005946:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800594a:	d013      	beq.n	8005974 <HAL_RCC_OscConfig+0x7cc>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005950:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005954:	d00e      	beq.n	8005974 <HAL_RCC_OscConfig+0x7cc>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800595a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800595e:	d009      	beq.n	8005974 <HAL_RCC_OscConfig+0x7cc>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005964:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005968:	d004      	beq.n	8005974 <HAL_RCC_OscConfig+0x7cc>
 800596a:	f240 21b6 	movw	r1, #694	; 0x2b6
 800596e:	4814      	ldr	r0, [pc, #80]	; (80059c0 <HAL_RCC_OscConfig+0x818>)
 8005970:	f7fc f91e 	bl	8001bb0 <assert_failed>
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005978:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800597c:	d00e      	beq.n	800599c <HAL_RCC_OscConfig+0x7f4>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005982:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005986:	d009      	beq.n	800599c <HAL_RCC_OscConfig+0x7f4>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800598c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005990:	d004      	beq.n	800599c <HAL_RCC_OscConfig+0x7f4>
 8005992:	f240 21b7 	movw	r1, #695	; 0x2b7
 8005996:	480a      	ldr	r0, [pc, #40]	; (80059c0 <HAL_RCC_OscConfig+0x818>)
 8005998:	f7fc f90a 	bl	8001bb0 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800599c:	4b0a      	ldr	r3, [pc, #40]	; (80059c8 <HAL_RCC_OscConfig+0x820>)
 800599e:	2200      	movs	r2, #0
 80059a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059a2:	f7fc fe15 	bl	80025d0 <HAL_GetTick>
 80059a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80059a8:	e010      	b.n	80059cc <HAL_RCC_OscConfig+0x824>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059aa:	f7fc fe11 	bl	80025d0 <HAL_GetTick>
 80059ae:	4602      	mov	r2, r0
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	1ad3      	subs	r3, r2, r3
 80059b4:	2b02      	cmp	r3, #2
 80059b6:	d909      	bls.n	80059cc <HAL_RCC_OscConfig+0x824>
          {
            return HAL_TIMEOUT;
 80059b8:	2303      	movs	r3, #3
 80059ba:	e06b      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
 80059bc:	40023800 	.word	0x40023800
 80059c0:	0800b5c8 	.word	0x0800b5c8
 80059c4:	40007000 	.word	0x40007000
 80059c8:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80059cc:	4b33      	ldr	r3, [pc, #204]	; (8005a9c <HAL_RCC_OscConfig+0x8f4>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d1e8      	bne.n	80059aa <HAL_RCC_OscConfig+0x802>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80059d8:	4b30      	ldr	r3, [pc, #192]	; (8005a9c <HAL_RCC_OscConfig+0x8f4>)
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059e8:	4319      	orrs	r1, r3
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ee:	430b      	orrs	r3, r1
 80059f0:	492a      	ldr	r1, [pc, #168]	; (8005a9c <HAL_RCC_OscConfig+0x8f4>)
 80059f2:	4313      	orrs	r3, r2
 80059f4:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059f6:	4b2a      	ldr	r3, [pc, #168]	; (8005aa0 <HAL_RCC_OscConfig+0x8f8>)
 80059f8:	2201      	movs	r2, #1
 80059fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059fc:	f7fc fde8 	bl	80025d0 <HAL_GetTick>
 8005a00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005a02:	e008      	b.n	8005a16 <HAL_RCC_OscConfig+0x86e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a04:	f7fc fde4 	bl	80025d0 <HAL_GetTick>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	1ad3      	subs	r3, r2, r3
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	d901      	bls.n	8005a16 <HAL_RCC_OscConfig+0x86e>
          {
            return HAL_TIMEOUT;
 8005a12:	2303      	movs	r3, #3
 8005a14:	e03e      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005a16:	4b21      	ldr	r3, [pc, #132]	; (8005a9c <HAL_RCC_OscConfig+0x8f4>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d0f0      	beq.n	8005a04 <HAL_RCC_OscConfig+0x85c>
 8005a22:	e036      	b.n	8005a92 <HAL_RCC_OscConfig+0x8ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a24:	4b1e      	ldr	r3, [pc, #120]	; (8005aa0 <HAL_RCC_OscConfig+0x8f8>)
 8005a26:	2200      	movs	r2, #0
 8005a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a2a:	f7fc fdd1 	bl	80025d0 <HAL_GetTick>
 8005a2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a30:	e008      	b.n	8005a44 <HAL_RCC_OscConfig+0x89c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a32:	f7fc fdcd 	bl	80025d0 <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d901      	bls.n	8005a44 <HAL_RCC_OscConfig+0x89c>
          {
            return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e027      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a44:	4b15      	ldr	r3, [pc, #84]	; (8005a9c <HAL_RCC_OscConfig+0x8f4>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d1f0      	bne.n	8005a32 <HAL_RCC_OscConfig+0x88a>
 8005a50:	e01f      	b.n	8005a92 <HAL_RCC_OscConfig+0x8ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d101      	bne.n	8005a5e <HAL_RCC_OscConfig+0x8b6>
      {
        return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e01a      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005a5e:	4b0f      	ldr	r3, [pc, #60]	; (8005a9c <HAL_RCC_OscConfig+0x8f4>)
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d10d      	bne.n	8005a8e <HAL_RCC_OscConfig+0x8e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d106      	bne.n	8005a8e <HAL_RCC_OscConfig+0x8e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d001      	beq.n	8005a92 <HAL_RCC_OscConfig+0x8ea>
        {
          return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e000      	b.n	8005a94 <HAL_RCC_OscConfig+0x8ec>
        }
      }
    }
  }

  return HAL_OK;
 8005a92:	2300      	movs	r3, #0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3720      	adds	r7, #32
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	40023800 	.word	0x40023800
 8005aa0:	42470060 	.word	0x42470060

08005aa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b084      	sub	sp, #16
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d101      	bne.n	8005ab8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e1a4      	b.n	8005e02 <HAL_RCC_ClockConfig+0x35e>
  }

  assert_param(IS_FLASH_LATENCY(FLatency));
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d007      	beq.n	8005ace <HAL_RCC_ClockConfig+0x2a>
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d004      	beq.n	8005ace <HAL_RCC_ClockConfig+0x2a>
 8005ac4:	f240 312a 	movw	r1, #810	; 0x32a
 8005ac8:	4893      	ldr	r0, [pc, #588]	; (8005d18 <HAL_RCC_ClockConfig+0x274>)
 8005aca:	f7fc f871 	bl	8001bb0 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005ace:	4b93      	ldr	r3, [pc, #588]	; (8005d1c <HAL_RCC_ClockConfig+0x278>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0301 	and.w	r3, r3, #1
 8005ad6:	683a      	ldr	r2, [r7, #0]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d919      	bls.n	8005b10 <HAL_RCC_ClockConfig+0x6c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d105      	bne.n	8005aee <HAL_RCC_ClockConfig+0x4a>
 8005ae2:	4b8e      	ldr	r3, [pc, #568]	; (8005d1c <HAL_RCC_ClockConfig+0x278>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a8d      	ldr	r2, [pc, #564]	; (8005d1c <HAL_RCC_ClockConfig+0x278>)
 8005ae8:	f043 0304 	orr.w	r3, r3, #4
 8005aec:	6013      	str	r3, [r2, #0]
 8005aee:	4b8b      	ldr	r3, [pc, #556]	; (8005d1c <HAL_RCC_ClockConfig+0x278>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f023 0201 	bic.w	r2, r3, #1
 8005af6:	4989      	ldr	r1, [pc, #548]	; (8005d1c <HAL_RCC_ClockConfig+0x278>)
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005afe:	4b87      	ldr	r3, [pc, #540]	; (8005d1c <HAL_RCC_ClockConfig+0x278>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f003 0301 	and.w	r3, r3, #1
 8005b06:	683a      	ldr	r2, [r7, #0]
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d001      	beq.n	8005b10 <HAL_RCC_ClockConfig+0x6c>
    {
      return HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e178      	b.n	8005e02 <HAL_RCC_ClockConfig+0x35e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f003 0302 	and.w	r3, r3, #2
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d031      	beq.n	8005b80 <HAL_RCC_ClockConfig+0xdc>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d024      	beq.n	8005b6e <HAL_RCC_ClockConfig+0xca>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	2b80      	cmp	r3, #128	; 0x80
 8005b2a:	d020      	beq.n	8005b6e <HAL_RCC_ClockConfig+0xca>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	2b90      	cmp	r3, #144	; 0x90
 8005b32:	d01c      	beq.n	8005b6e <HAL_RCC_ClockConfig+0xca>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	2ba0      	cmp	r3, #160	; 0xa0
 8005b3a:	d018      	beq.n	8005b6e <HAL_RCC_ClockConfig+0xca>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	2bb0      	cmp	r3, #176	; 0xb0
 8005b42:	d014      	beq.n	8005b6e <HAL_RCC_ClockConfig+0xca>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	2bc0      	cmp	r3, #192	; 0xc0
 8005b4a:	d010      	beq.n	8005b6e <HAL_RCC_ClockConfig+0xca>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	2bd0      	cmp	r3, #208	; 0xd0
 8005b52:	d00c      	beq.n	8005b6e <HAL_RCC_ClockConfig+0xca>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	2be0      	cmp	r3, #224	; 0xe0
 8005b5a:	d008      	beq.n	8005b6e <HAL_RCC_ClockConfig+0xca>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	2bf0      	cmp	r3, #240	; 0xf0
 8005b62:	d004      	beq.n	8005b6e <HAL_RCC_ClockConfig+0xca>
 8005b64:	f240 3141 	movw	r1, #833	; 0x341
 8005b68:	486b      	ldr	r0, [pc, #428]	; (8005d18 <HAL_RCC_ClockConfig+0x274>)
 8005b6a:	f7fc f821 	bl	8001bb0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b6e:	4b6c      	ldr	r3, [pc, #432]	; (8005d20 <HAL_RCC_ClockConfig+0x27c>)
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	4969      	ldr	r1, [pc, #420]	; (8005d20 <HAL_RCC_ClockConfig+0x27c>)
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0301 	and.w	r3, r3, #1
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	f000 80a3 	beq.w	8005cd4 <HAL_RCC_ClockConfig+0x230>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d010      	beq.n	8005bb8 <HAL_RCC_ClockConfig+0x114>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d00c      	beq.n	8005bb8 <HAL_RCC_ClockConfig+0x114>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	2b02      	cmp	r3, #2
 8005ba4:	d008      	beq.n	8005bb8 <HAL_RCC_ClockConfig+0x114>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	2b03      	cmp	r3, #3
 8005bac:	d004      	beq.n	8005bb8 <HAL_RCC_ClockConfig+0x114>
 8005bae:	f44f 7152 	mov.w	r1, #840	; 0x348
 8005bb2:	4859      	ldr	r0, [pc, #356]	; (8005d18 <HAL_RCC_ClockConfig+0x274>)
 8005bb4:	f7fb fffc 	bl	8001bb0 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d107      	bne.n	8005bd0 <HAL_RCC_ClockConfig+0x12c>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005bc0:	4b57      	ldr	r3, [pc, #348]	; (8005d20 <HAL_RCC_ClockConfig+0x27c>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d121      	bne.n	8005c10 <HAL_RCC_ClockConfig+0x16c>
      {
        return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e118      	b.n	8005e02 <HAL_RCC_ClockConfig+0x35e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	2b03      	cmp	r3, #3
 8005bd6:	d107      	bne.n	8005be8 <HAL_RCC_ClockConfig+0x144>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005bd8:	4b51      	ldr	r3, [pc, #324]	; (8005d20 <HAL_RCC_ClockConfig+0x27c>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d115      	bne.n	8005c10 <HAL_RCC_ClockConfig+0x16c>
      {
        return HAL_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	e10c      	b.n	8005e02 <HAL_RCC_ClockConfig+0x35e>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d107      	bne.n	8005c00 <HAL_RCC_ClockConfig+0x15c>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005bf0:	4b4b      	ldr	r3, [pc, #300]	; (8005d20 <HAL_RCC_ClockConfig+0x27c>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 0302 	and.w	r3, r3, #2
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d109      	bne.n	8005c10 <HAL_RCC_ClockConfig+0x16c>
      {
        return HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e100      	b.n	8005e02 <HAL_RCC_ClockConfig+0x35e>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005c00:	4b47      	ldr	r3, [pc, #284]	; (8005d20 <HAL_RCC_ClockConfig+0x27c>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d101      	bne.n	8005c10 <HAL_RCC_ClockConfig+0x16c>
      {
        return HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e0f8      	b.n	8005e02 <HAL_RCC_ClockConfig+0x35e>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c10:	4b43      	ldr	r3, [pc, #268]	; (8005d20 <HAL_RCC_ClockConfig+0x27c>)
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	f023 0203 	bic.w	r2, r3, #3
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	4940      	ldr	r1, [pc, #256]	; (8005d20 <HAL_RCC_ClockConfig+0x27c>)
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c22:	f7fc fcd5 	bl	80025d0 <HAL_GetTick>
 8005c26:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	2b02      	cmp	r3, #2
 8005c2e:	d112      	bne.n	8005c56 <HAL_RCC_ClockConfig+0x1b2>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005c30:	e00a      	b.n	8005c48 <HAL_RCC_ClockConfig+0x1a4>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c32:	f7fc fccd 	bl	80025d0 <HAL_GetTick>
 8005c36:	4602      	mov	r2, r0
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	1ad3      	subs	r3, r2, r3
 8005c3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d901      	bls.n	8005c48 <HAL_RCC_ClockConfig+0x1a4>
        {
          return HAL_TIMEOUT;
 8005c44:	2303      	movs	r3, #3
 8005c46:	e0dc      	b.n	8005e02 <HAL_RCC_ClockConfig+0x35e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005c48:	4b35      	ldr	r3, [pc, #212]	; (8005d20 <HAL_RCC_ClockConfig+0x27c>)
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	f003 030c 	and.w	r3, r3, #12
 8005c50:	2b08      	cmp	r3, #8
 8005c52:	d1ee      	bne.n	8005c32 <HAL_RCC_ClockConfig+0x18e>
 8005c54:	e03e      	b.n	8005cd4 <HAL_RCC_ClockConfig+0x230>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	2b03      	cmp	r3, #3
 8005c5c:	d112      	bne.n	8005c84 <HAL_RCC_ClockConfig+0x1e0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c5e:	e00a      	b.n	8005c76 <HAL_RCC_ClockConfig+0x1d2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c60:	f7fc fcb6 	bl	80025d0 <HAL_GetTick>
 8005c64:	4602      	mov	r2, r0
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d901      	bls.n	8005c76 <HAL_RCC_ClockConfig+0x1d2>
        {
          return HAL_TIMEOUT;
 8005c72:	2303      	movs	r3, #3
 8005c74:	e0c5      	b.n	8005e02 <HAL_RCC_ClockConfig+0x35e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c76:	4b2a      	ldr	r3, [pc, #168]	; (8005d20 <HAL_RCC_ClockConfig+0x27c>)
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	f003 030c 	and.w	r3, r3, #12
 8005c7e:	2b0c      	cmp	r3, #12
 8005c80:	d1ee      	bne.n	8005c60 <HAL_RCC_ClockConfig+0x1bc>
 8005c82:	e027      	b.n	8005cd4 <HAL_RCC_ClockConfig+0x230>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d11d      	bne.n	8005cc8 <HAL_RCC_ClockConfig+0x224>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005c8c:	e00a      	b.n	8005ca4 <HAL_RCC_ClockConfig+0x200>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c8e:	f7fc fc9f 	bl	80025d0 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d901      	bls.n	8005ca4 <HAL_RCC_ClockConfig+0x200>
        {
          return HAL_TIMEOUT;
 8005ca0:	2303      	movs	r3, #3
 8005ca2:	e0ae      	b.n	8005e02 <HAL_RCC_ClockConfig+0x35e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005ca4:	4b1e      	ldr	r3, [pc, #120]	; (8005d20 <HAL_RCC_ClockConfig+0x27c>)
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	f003 030c 	and.w	r3, r3, #12
 8005cac:	2b04      	cmp	r3, #4
 8005cae:	d1ee      	bne.n	8005c8e <HAL_RCC_ClockConfig+0x1ea>
 8005cb0:	e010      	b.n	8005cd4 <HAL_RCC_ClockConfig+0x230>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cb2:	f7fc fc8d 	bl	80025d0 <HAL_GetTick>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	1ad3      	subs	r3, r2, r3
 8005cbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d901      	bls.n	8005cc8 <HAL_RCC_ClockConfig+0x224>
        {
          return HAL_TIMEOUT;
 8005cc4:	2303      	movs	r3, #3
 8005cc6:	e09c      	b.n	8005e02 <HAL_RCC_ClockConfig+0x35e>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005cc8:	4b15      	ldr	r3, [pc, #84]	; (8005d20 <HAL_RCC_ClockConfig+0x27c>)
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	f003 030c 	and.w	r3, r3, #12
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d1ee      	bne.n	8005cb2 <HAL_RCC_ClockConfig+0x20e>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cd4:	4b11      	ldr	r3, [pc, #68]	; (8005d1c <HAL_RCC_ClockConfig+0x278>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f003 0301 	and.w	r3, r3, #1
 8005cdc:	683a      	ldr	r2, [r7, #0]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d220      	bcs.n	8005d24 <HAL_RCC_ClockConfig+0x280>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d105      	bne.n	8005cf4 <HAL_RCC_ClockConfig+0x250>
 8005ce8:	4b0c      	ldr	r3, [pc, #48]	; (8005d1c <HAL_RCC_ClockConfig+0x278>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a0b      	ldr	r2, [pc, #44]	; (8005d1c <HAL_RCC_ClockConfig+0x278>)
 8005cee:	f043 0304 	orr.w	r3, r3, #4
 8005cf2:	6013      	str	r3, [r2, #0]
 8005cf4:	4b09      	ldr	r3, [pc, #36]	; (8005d1c <HAL_RCC_ClockConfig+0x278>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f023 0201 	bic.w	r2, r3, #1
 8005cfc:	4907      	ldr	r1, [pc, #28]	; (8005d1c <HAL_RCC_ClockConfig+0x278>)
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d04:	4b05      	ldr	r3, [pc, #20]	; (8005d1c <HAL_RCC_ClockConfig+0x278>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0301 	and.w	r3, r3, #1
 8005d0c:	683a      	ldr	r2, [r7, #0]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d008      	beq.n	8005d24 <HAL_RCC_ClockConfig+0x280>
    {
      return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e075      	b.n	8005e02 <HAL_RCC_ClockConfig+0x35e>
 8005d16:	bf00      	nop
 8005d18:	0800b5c8 	.word	0x0800b5c8
 8005d1c:	40023c00 	.word	0x40023c00
 8005d20:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 0304 	and.w	r3, r3, #4
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d025      	beq.n	8005d7c <HAL_RCC_ClockConfig+0x2d8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	68db      	ldr	r3, [r3, #12]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d018      	beq.n	8005d6a <HAL_RCC_ClockConfig+0x2c6>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d40:	d013      	beq.n	8005d6a <HAL_RCC_ClockConfig+0x2c6>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8005d4a:	d00e      	beq.n	8005d6a <HAL_RCC_ClockConfig+0x2c6>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005d54:	d009      	beq.n	8005d6a <HAL_RCC_ClockConfig+0x2c6>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d5e:	d004      	beq.n	8005d6a <HAL_RCC_ClockConfig+0x2c6>
 8005d60:	f240 31ad 	movw	r1, #941	; 0x3ad
 8005d64:	4829      	ldr	r0, [pc, #164]	; (8005e0c <HAL_RCC_ClockConfig+0x368>)
 8005d66:	f7fb ff23 	bl	8001bb0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d6a:	4b29      	ldr	r3, [pc, #164]	; (8005e10 <HAL_RCC_ClockConfig+0x36c>)
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	4926      	ldr	r1, [pc, #152]	; (8005e10 <HAL_RCC_ClockConfig+0x36c>)
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 0308 	and.w	r3, r3, #8
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d026      	beq.n	8005dd6 <HAL_RCC_ClockConfig+0x332>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	691b      	ldr	r3, [r3, #16]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d018      	beq.n	8005dc2 <HAL_RCC_ClockConfig+0x31e>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	691b      	ldr	r3, [r3, #16]
 8005d94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d98:	d013      	beq.n	8005dc2 <HAL_RCC_ClockConfig+0x31e>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	691b      	ldr	r3, [r3, #16]
 8005d9e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8005da2:	d00e      	beq.n	8005dc2 <HAL_RCC_ClockConfig+0x31e>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	691b      	ldr	r3, [r3, #16]
 8005da8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005dac:	d009      	beq.n	8005dc2 <HAL_RCC_ClockConfig+0x31e>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	691b      	ldr	r3, [r3, #16]
 8005db2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005db6:	d004      	beq.n	8005dc2 <HAL_RCC_ClockConfig+0x31e>
 8005db8:	f44f 716d 	mov.w	r1, #948	; 0x3b4
 8005dbc:	4813      	ldr	r0, [pc, #76]	; (8005e0c <HAL_RCC_ClockConfig+0x368>)
 8005dbe:	f7fb fef7 	bl	8001bb0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005dc2:	4b13      	ldr	r3, [pc, #76]	; (8005e10 <HAL_RCC_ClockConfig+0x36c>)
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	00db      	lsls	r3, r3, #3
 8005dd0:	490f      	ldr	r1, [pc, #60]	; (8005e10 <HAL_RCC_ClockConfig+0x36c>)
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005dd6:	f000 f823 	bl	8005e20 <HAL_RCC_GetSysClockFreq>
 8005dda:	4601      	mov	r1, r0
 8005ddc:	4b0c      	ldr	r3, [pc, #48]	; (8005e10 <HAL_RCC_ClockConfig+0x36c>)
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	091b      	lsrs	r3, r3, #4
 8005de2:	f003 030f 	and.w	r3, r3, #15
 8005de6:	4a0b      	ldr	r2, [pc, #44]	; (8005e14 <HAL_RCC_ClockConfig+0x370>)
 8005de8:	5cd3      	ldrb	r3, [r2, r3]
 8005dea:	fa21 f303 	lsr.w	r3, r1, r3
 8005dee:	4a0a      	ldr	r2, [pc, #40]	; (8005e18 <HAL_RCC_ClockConfig+0x374>)
 8005df0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005df2:	4b0a      	ldr	r3, [pc, #40]	; (8005e1c <HAL_RCC_ClockConfig+0x378>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7fb ff18 	bl	8001c2c <HAL_InitTick>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	72fb      	strb	r3, [r7, #11]

  return status;
 8005e00:	7afb      	ldrb	r3, [r7, #11]
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3710      	adds	r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	0800b5c8 	.word	0x0800b5c8
 8005e10:	40023800 	.word	0x40023800
 8005e14:	0800b79c 	.word	0x0800b79c
 8005e18:	20000004 	.word	0x20000004
 8005e1c:	20000008 	.word	0x20000008

08005e20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b087      	sub	sp, #28
 8005e24:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8005e26:	4b26      	ldr	r3, [pc, #152]	; (8005ec0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f003 030c 	and.w	r3, r3, #12
 8005e32:	2b08      	cmp	r3, #8
 8005e34:	d006      	beq.n	8005e44 <HAL_RCC_GetSysClockFreq+0x24>
 8005e36:	2b0c      	cmp	r3, #12
 8005e38:	d007      	beq.n	8005e4a <HAL_RCC_GetSysClockFreq+0x2a>
 8005e3a:	2b04      	cmp	r3, #4
 8005e3c:	d12c      	bne.n	8005e98 <HAL_RCC_GetSysClockFreq+0x78>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005e3e:	4b21      	ldr	r3, [pc, #132]	; (8005ec4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005e40:	613b      	str	r3, [r7, #16]
      break;
 8005e42:	e037      	b.n	8005eb4 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005e44:	4b20      	ldr	r3, [pc, #128]	; (8005ec8 <HAL_RCC_GetSysClockFreq+0xa8>)
 8005e46:	613b      	str	r3, [r7, #16]
      break;
 8005e48:	e034      	b.n	8005eb4 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	0c9b      	lsrs	r3, r3, #18
 8005e4e:	f003 030f 	and.w	r3, r3, #15
 8005e52:	4a1e      	ldr	r2, [pc, #120]	; (8005ecc <HAL_RCC_GetSysClockFreq+0xac>)
 8005e54:	5cd3      	ldrb	r3, [r2, r3]
 8005e56:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	0d9b      	lsrs	r3, r3, #22
 8005e5c:	f003 0303 	and.w	r3, r3, #3
 8005e60:	3301      	adds	r3, #1
 8005e62:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005e64:	4b16      	ldr	r3, [pc, #88]	; (8005ec0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d008      	beq.n	8005e82 <HAL_RCC_GetSysClockFreq+0x62>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	4a15      	ldr	r2, [pc, #84]	; (8005ec8 <HAL_RCC_GetSysClockFreq+0xa8>)
 8005e74:	fb02 f203 	mul.w	r2, r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e7e:	617b      	str	r3, [r7, #20]
 8005e80:	e007      	b.n	8005e92 <HAL_RCC_GetSysClockFreq+0x72>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE * pllm) / plld;
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	4a0f      	ldr	r2, [pc, #60]	; (8005ec4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005e86:	fb02 f203 	mul.w	r2, r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e90:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	613b      	str	r3, [r7, #16]
      break;
 8005e96:	e00d      	b.n	8005eb4 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005e98:	4b09      	ldr	r3, [pc, #36]	; (8005ec0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	0b5b      	lsrs	r3, r3, #13
 8005e9e:	f003 0307 	and.w	r3, r3, #7
 8005ea2:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005eac:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb0:	613b      	str	r3, [r7, #16]
      break;
 8005eb2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005eb4:	693b      	ldr	r3, [r7, #16]
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	371c      	adds	r7, #28
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bc80      	pop	{r7}
 8005ebe:	4770      	bx	lr
 8005ec0:	40023800 	.word	0x40023800
 8005ec4:	00f42400 	.word	0x00f42400
 8005ec8:	007a1200 	.word	0x007a1200
 8005ecc:	0800b790 	.word	0x0800b790

08005ed0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ed4:	4b02      	ldr	r3, [pc, #8]	; (8005ee0 <HAL_RCC_GetHCLKFreq+0x10>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bc80      	pop	{r7}
 8005ede:	4770      	bx	lr
 8005ee0:	20000004 	.word	0x20000004

08005ee4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005ee8:	f7ff fff2 	bl	8005ed0 <HAL_RCC_GetHCLKFreq>
 8005eec:	4601      	mov	r1, r0
 8005eee:	4b05      	ldr	r3, [pc, #20]	; (8005f04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	0a1b      	lsrs	r3, r3, #8
 8005ef4:	f003 0307 	and.w	r3, r3, #7
 8005ef8:	4a03      	ldr	r2, [pc, #12]	; (8005f08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005efa:	5cd3      	ldrb	r3, [r2, r3]
 8005efc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	40023800 	.word	0x40023800
 8005f08:	0800b7ac 	.word	0x0800b7ac

08005f0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f10:	f7ff ffde 	bl	8005ed0 <HAL_RCC_GetHCLKFreq>
 8005f14:	4601      	mov	r1, r0
 8005f16:	4b05      	ldr	r3, [pc, #20]	; (8005f2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	0adb      	lsrs	r3, r3, #11
 8005f1c:	f003 0307 	and.w	r3, r3, #7
 8005f20:	4a03      	ldr	r2, [pc, #12]	; (8005f30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f22:	5cd3      	ldrb	r3, [r2, r3]
 8005f24:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	40023800 	.word	0x40023800
 8005f30:	0800b7ac 	.word	0x0800b7ac

08005f34 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b082      	sub	sp, #8
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
 8005f3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d104      	bne.n	8005f4e <HAL_RCC_GetClockConfig+0x1a>
 8005f44:	f240 41fa 	movw	r1, #1274	; 0x4fa
 8005f48:	4818      	ldr	r0, [pc, #96]	; (8005fac <HAL_RCC_GetClockConfig+0x78>)
 8005f4a:	f7fb fe31 	bl	8001bb0 <assert_failed>
  assert_param(pFLatency != (void *)NULL);
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d104      	bne.n	8005f5e <HAL_RCC_GetClockConfig+0x2a>
 8005f54:	f240 41fb 	movw	r1, #1275	; 0x4fb
 8005f58:	4814      	ldr	r0, [pc, #80]	; (8005fac <HAL_RCC_GetClockConfig+0x78>)
 8005f5a:	f7fb fe29 	bl	8001bb0 <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	220f      	movs	r2, #15
 8005f62:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005f64:	4b12      	ldr	r3, [pc, #72]	; (8005fb0 <HAL_RCC_GetClockConfig+0x7c>)
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	f003 0203 	and.w	r2, r3, #3
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005f70:	4b0f      	ldr	r3, [pc, #60]	; (8005fb0 <HAL_RCC_GetClockConfig+0x7c>)
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005f7c:	4b0c      	ldr	r3, [pc, #48]	; (8005fb0 <HAL_RCC_GetClockConfig+0x7c>)
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005f88:	4b09      	ldr	r3, [pc, #36]	; (8005fb0 <HAL_RCC_GetClockConfig+0x7c>)
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	08db      	lsrs	r3, r3, #3
 8005f8e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005f96:	4b07      	ldr	r3, [pc, #28]	; (8005fb4 <HAL_RCC_GetClockConfig+0x80>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f003 0201 	and.w	r2, r3, #1
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	601a      	str	r2, [r3, #0]
}
 8005fa2:	bf00      	nop
 8005fa4:	3708      	adds	r7, #8
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}
 8005faa:	bf00      	nop
 8005fac:	0800b5c8 	.word	0x0800b5c8
 8005fb0:	40023800 	.word	0x40023800
 8005fb4:	40023c00 	.word	0x40023c00

08005fb8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b087      	sub	sp, #28
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005fc4:	4b29      	ldr	r3, [pc, #164]	; (800606c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d12c      	bne.n	800602a <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005fd0:	4b26      	ldr	r3, [pc, #152]	; (800606c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d005      	beq.n	8005fe8 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005fdc:	4b24      	ldr	r3, [pc, #144]	; (8006070 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8005fe4:	617b      	str	r3, [r7, #20]
 8005fe6:	e016      	b.n	8006016 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fe8:	4b20      	ldr	r3, [pc, #128]	; (800606c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fec:	4a1f      	ldr	r2, [pc, #124]	; (800606c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005fee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ff2:	6253      	str	r3, [r2, #36]	; 0x24
 8005ff4:	4b1d      	ldr	r3, [pc, #116]	; (800606c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ffc:	60fb      	str	r3, [r7, #12]
 8005ffe:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8006000:	4b1b      	ldr	r3, [pc, #108]	; (8006070 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8006008:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800600a:	4b18      	ldr	r3, [pc, #96]	; (800606c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800600c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800600e:	4a17      	ldr	r2, [pc, #92]	; (800606c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8006010:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006014:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800601c:	d105      	bne.n	800602a <RCC_SetFlashLatencyFromMSIRange+0x72>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006024:	d101      	bne.n	800602a <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8006026:	2301      	movs	r3, #1
 8006028:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	2b01      	cmp	r3, #1
 800602e:	d105      	bne.n	800603c <RCC_SetFlashLatencyFromMSIRange+0x84>
 8006030:	4b10      	ldr	r3, [pc, #64]	; (8006074 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a0f      	ldr	r2, [pc, #60]	; (8006074 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006036:	f043 0304 	orr.w	r3, r3, #4
 800603a:	6013      	str	r3, [r2, #0]
 800603c:	4b0d      	ldr	r3, [pc, #52]	; (8006074 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f023 0201 	bic.w	r2, r3, #1
 8006044:	490b      	ldr	r1, [pc, #44]	; (8006074 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	4313      	orrs	r3, r2
 800604a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800604c:	4b09      	ldr	r3, [pc, #36]	; (8006074 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 0301 	and.w	r3, r3, #1
 8006054:	693a      	ldr	r2, [r7, #16]
 8006056:	429a      	cmp	r2, r3
 8006058:	d001      	beq.n	800605e <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	e000      	b.n	8006060 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	371c      	adds	r7, #28
 8006064:	46bd      	mov	sp, r7
 8006066:	bc80      	pop	{r7}
 8006068:	4770      	bx	lr
 800606a:	bf00      	nop
 800606c:	40023800 	.word	0x40023800
 8006070:	40007000 	.word	0x40007000
 8006074:	40023c00 	.word	0x40023c00

08006078 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d101      	bne.n	800608a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e088      	b.n	800619c <HAL_TIM_Base_Init+0x124>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006092:	d02c      	beq.n	80060ee <HAL_TIM_Base_Init+0x76>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a42      	ldr	r2, [pc, #264]	; (80061a4 <HAL_TIM_Base_Init+0x12c>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d027      	beq.n	80060ee <HAL_TIM_Base_Init+0x76>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a41      	ldr	r2, [pc, #260]	; (80061a8 <HAL_TIM_Base_Init+0x130>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d022      	beq.n	80060ee <HAL_TIM_Base_Init+0x76>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a3f      	ldr	r2, [pc, #252]	; (80061ac <HAL_TIM_Base_Init+0x134>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d01d      	beq.n	80060ee <HAL_TIM_Base_Init+0x76>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a3e      	ldr	r2, [pc, #248]	; (80061b0 <HAL_TIM_Base_Init+0x138>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d018      	beq.n	80060ee <HAL_TIM_Base_Init+0x76>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a3c      	ldr	r2, [pc, #240]	; (80061b4 <HAL_TIM_Base_Init+0x13c>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d013      	beq.n	80060ee <HAL_TIM_Base_Init+0x76>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a3b      	ldr	r2, [pc, #236]	; (80061b8 <HAL_TIM_Base_Init+0x140>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d00e      	beq.n	80060ee <HAL_TIM_Base_Init+0x76>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a39      	ldr	r2, [pc, #228]	; (80061bc <HAL_TIM_Base_Init+0x144>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d009      	beq.n	80060ee <HAL_TIM_Base_Init+0x76>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a38      	ldr	r2, [pc, #224]	; (80061c0 <HAL_TIM_Base_Init+0x148>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d004      	beq.n	80060ee <HAL_TIM_Base_Init+0x76>
 80060e4:	f240 110b 	movw	r1, #267	; 0x10b
 80060e8:	4836      	ldr	r0, [pc, #216]	; (80061c4 <HAL_TIM_Base_Init+0x14c>)
 80060ea:	f7fb fd61 	bl	8001bb0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d014      	beq.n	8006120 <HAL_TIM_Base_Init+0xa8>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	689b      	ldr	r3, [r3, #8]
 80060fa:	2b10      	cmp	r3, #16
 80060fc:	d010      	beq.n	8006120 <HAL_TIM_Base_Init+0xa8>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	2b20      	cmp	r3, #32
 8006104:	d00c      	beq.n	8006120 <HAL_TIM_Base_Init+0xa8>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	2b40      	cmp	r3, #64	; 0x40
 800610c:	d008      	beq.n	8006120 <HAL_TIM_Base_Init+0xa8>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	2b60      	cmp	r3, #96	; 0x60
 8006114:	d004      	beq.n	8006120 <HAL_TIM_Base_Init+0xa8>
 8006116:	f44f 7186 	mov.w	r1, #268	; 0x10c
 800611a:	482a      	ldr	r0, [pc, #168]	; (80061c4 <HAL_TIM_Base_Init+0x14c>)
 800611c:	f7fb fd48 	bl	8001bb0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	691b      	ldr	r3, [r3, #16]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00e      	beq.n	8006146 <HAL_TIM_Base_Init+0xce>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006130:	d009      	beq.n	8006146 <HAL_TIM_Base_Init+0xce>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	691b      	ldr	r3, [r3, #16]
 8006136:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800613a:	d004      	beq.n	8006146 <HAL_TIM_Base_Init+0xce>
 800613c:	f240 110d 	movw	r1, #269	; 0x10d
 8006140:	4820      	ldr	r0, [pc, #128]	; (80061c4 <HAL_TIM_Base_Init+0x14c>)
 8006142:	f7fb fd35 	bl	8001bb0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	695b      	ldr	r3, [r3, #20]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d008      	beq.n	8006160 <HAL_TIM_Base_Init+0xe8>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	695b      	ldr	r3, [r3, #20]
 8006152:	2b80      	cmp	r3, #128	; 0x80
 8006154:	d004      	beq.n	8006160 <HAL_TIM_Base_Init+0xe8>
 8006156:	f44f 7187 	mov.w	r1, #270	; 0x10e
 800615a:	481a      	ldr	r0, [pc, #104]	; (80061c4 <HAL_TIM_Base_Init+0x14c>)
 800615c:	f7fb fd28 	bl	8001bb0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006166:	b2db      	uxtb	r3, r3
 8006168:	2b00      	cmp	r3, #0
 800616a:	d106      	bne.n	800617a <HAL_TIM_Base_Init+0x102>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f7fc f81f 	bl	80021b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2202      	movs	r2, #2
 800617e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	3304      	adds	r3, #4
 800618a:	4619      	mov	r1, r3
 800618c:	4610      	mov	r0, r2
 800618e:	f001 f815 	bl	80071bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2201      	movs	r2, #1
 8006196:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800619a:	2300      	movs	r3, #0
}
 800619c:	4618      	mov	r0, r3
 800619e:	3708      	adds	r7, #8
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	40000400 	.word	0x40000400
 80061a8:	40000800 	.word	0x40000800
 80061ac:	40000c00 	.word	0x40000c00
 80061b0:	40001000 	.word	0x40001000
 80061b4:	40001400 	.word	0x40001400
 80061b8:	40010800 	.word	0x40010800
 80061bc:	40010c00 	.word	0x40010c00
 80061c0:	40011000 	.word	0x40011000
 80061c4:	0800b600 	.word	0x0800b600

080061c8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b084      	sub	sp, #16
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061d8:	d02c      	beq.n	8006234 <HAL_TIM_Base_Start+0x6c>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a24      	ldr	r2, [pc, #144]	; (8006270 <HAL_TIM_Base_Start+0xa8>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d027      	beq.n	8006234 <HAL_TIM_Base_Start+0x6c>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a22      	ldr	r2, [pc, #136]	; (8006274 <HAL_TIM_Base_Start+0xac>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d022      	beq.n	8006234 <HAL_TIM_Base_Start+0x6c>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a21      	ldr	r2, [pc, #132]	; (8006278 <HAL_TIM_Base_Start+0xb0>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d01d      	beq.n	8006234 <HAL_TIM_Base_Start+0x6c>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a1f      	ldr	r2, [pc, #124]	; (800627c <HAL_TIM_Base_Start+0xb4>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d018      	beq.n	8006234 <HAL_TIM_Base_Start+0x6c>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a1e      	ldr	r2, [pc, #120]	; (8006280 <HAL_TIM_Base_Start+0xb8>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d013      	beq.n	8006234 <HAL_TIM_Base_Start+0x6c>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a1c      	ldr	r2, [pc, #112]	; (8006284 <HAL_TIM_Base_Start+0xbc>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d00e      	beq.n	8006234 <HAL_TIM_Base_Start+0x6c>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a1b      	ldr	r2, [pc, #108]	; (8006288 <HAL_TIM_Base_Start+0xc0>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d009      	beq.n	8006234 <HAL_TIM_Base_Start+0x6c>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a19      	ldr	r2, [pc, #100]	; (800628c <HAL_TIM_Base_Start+0xc4>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d004      	beq.n	8006234 <HAL_TIM_Base_Start+0x6c>
 800622a:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 800622e:	4818      	ldr	r0, [pc, #96]	; (8006290 <HAL_TIM_Base_Start+0xc8>)
 8006230:	f7fb fcbe 	bl	8001bb0 <assert_failed>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2202      	movs	r2, #2
 8006238:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	f003 0307 	and.w	r3, r3, #7
 8006246:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2b06      	cmp	r3, #6
 800624c:	d007      	beq.n	800625e <HAL_TIM_Base_Start+0x96>
  {
    __HAL_TIM_ENABLE(htim);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f042 0201 	orr.w	r2, r2, #1
 800625c:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2201      	movs	r2, #1
 8006262:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Return function status */
  return HAL_OK;
 8006266:	2300      	movs	r3, #0
}
 8006268:	4618      	mov	r0, r3
 800626a:	3710      	adds	r7, #16
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}
 8006270:	40000400 	.word	0x40000400
 8006274:	40000800 	.word	0x40000800
 8006278:	40000c00 	.word	0x40000c00
 800627c:	40001000 	.word	0x40001000
 8006280:	40001400 	.word	0x40001400
 8006284:	40010800 	.word	0x40010800
 8006288:	40010c00 	.word	0x40010c00
 800628c:	40011000 	.word	0x40011000
 8006290:	0800b600 	.word	0x0800b600

08006294 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b082      	sub	sp, #8
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062a4:	d02c      	beq.n	8006300 <HAL_TIM_Base_Stop+0x6c>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a24      	ldr	r2, [pc, #144]	; (800633c <HAL_TIM_Base_Stop+0xa8>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d027      	beq.n	8006300 <HAL_TIM_Base_Stop+0x6c>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a22      	ldr	r2, [pc, #136]	; (8006340 <HAL_TIM_Base_Stop+0xac>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d022      	beq.n	8006300 <HAL_TIM_Base_Stop+0x6c>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a21      	ldr	r2, [pc, #132]	; (8006344 <HAL_TIM_Base_Stop+0xb0>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d01d      	beq.n	8006300 <HAL_TIM_Base_Stop+0x6c>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a1f      	ldr	r2, [pc, #124]	; (8006348 <HAL_TIM_Base_Stop+0xb4>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d018      	beq.n	8006300 <HAL_TIM_Base_Stop+0x6c>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a1e      	ldr	r2, [pc, #120]	; (800634c <HAL_TIM_Base_Stop+0xb8>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d013      	beq.n	8006300 <HAL_TIM_Base_Stop+0x6c>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a1c      	ldr	r2, [pc, #112]	; (8006350 <HAL_TIM_Base_Stop+0xbc>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d00e      	beq.n	8006300 <HAL_TIM_Base_Stop+0x6c>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a1b      	ldr	r2, [pc, #108]	; (8006354 <HAL_TIM_Base_Stop+0xc0>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d009      	beq.n	8006300 <HAL_TIM_Base_Stop+0x6c>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a19      	ldr	r2, [pc, #100]	; (8006358 <HAL_TIM_Base_Stop+0xc4>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d004      	beq.n	8006300 <HAL_TIM_Base_Stop+0x6c>
 80062f6:	f240 1199 	movw	r1, #409	; 0x199
 80062fa:	4818      	ldr	r0, [pc, #96]	; (800635c <HAL_TIM_Base_Stop+0xc8>)
 80062fc:	f7fb fc58 	bl	8001bb0 <assert_failed>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2202      	movs	r2, #2
 8006304:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	6a1a      	ldr	r2, [r3, #32]
 800630e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006312:	4013      	ands	r3, r2
 8006314:	2b00      	cmp	r3, #0
 8006316:	d107      	bne.n	8006328 <HAL_TIM_Base_Stop+0x94>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f022 0201 	bic.w	r2, r2, #1
 8006326:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Return function status */
  return HAL_OK;
 8006330:	2300      	movs	r3, #0
}
 8006332:	4618      	mov	r0, r3
 8006334:	3708      	adds	r7, #8
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}
 800633a:	bf00      	nop
 800633c:	40000400 	.word	0x40000400
 8006340:	40000800 	.word	0x40000800
 8006344:	40000c00 	.word	0x40000c00
 8006348:	40001000 	.word	0x40001000
 800634c:	40001400 	.word	0x40001400
 8006350:	40010800 	.word	0x40010800
 8006354:	40010c00 	.word	0x40010c00
 8006358:	40011000 	.word	0x40011000
 800635c:	0800b600 	.word	0x0800b600

08006360 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b084      	sub	sp, #16
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006370:	d02c      	beq.n	80063cc <HAL_TIM_Base_Start_IT+0x6c>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a24      	ldr	r2, [pc, #144]	; (8006408 <HAL_TIM_Base_Start_IT+0xa8>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d027      	beq.n	80063cc <HAL_TIM_Base_Start_IT+0x6c>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a22      	ldr	r2, [pc, #136]	; (800640c <HAL_TIM_Base_Start_IT+0xac>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d022      	beq.n	80063cc <HAL_TIM_Base_Start_IT+0x6c>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a21      	ldr	r2, [pc, #132]	; (8006410 <HAL_TIM_Base_Start_IT+0xb0>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d01d      	beq.n	80063cc <HAL_TIM_Base_Start_IT+0x6c>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a1f      	ldr	r2, [pc, #124]	; (8006414 <HAL_TIM_Base_Start_IT+0xb4>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d018      	beq.n	80063cc <HAL_TIM_Base_Start_IT+0x6c>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a1e      	ldr	r2, [pc, #120]	; (8006418 <HAL_TIM_Base_Start_IT+0xb8>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d013      	beq.n	80063cc <HAL_TIM_Base_Start_IT+0x6c>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a1c      	ldr	r2, [pc, #112]	; (800641c <HAL_TIM_Base_Start_IT+0xbc>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d00e      	beq.n	80063cc <HAL_TIM_Base_Start_IT+0x6c>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4a1b      	ldr	r2, [pc, #108]	; (8006420 <HAL_TIM_Base_Start_IT+0xc0>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d009      	beq.n	80063cc <HAL_TIM_Base_Start_IT+0x6c>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a19      	ldr	r2, [pc, #100]	; (8006424 <HAL_TIM_Base_Start_IT+0xc4>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d004      	beq.n	80063cc <HAL_TIM_Base_Start_IT+0x6c>
 80063c2:	f44f 71d9 	mov.w	r1, #434	; 0x1b2
 80063c6:	4818      	ldr	r0, [pc, #96]	; (8006428 <HAL_TIM_Base_Start_IT+0xc8>)
 80063c8:	f7fb fbf2 	bl	8001bb0 <assert_failed>

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	68da      	ldr	r2, [r3, #12]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f042 0201 	orr.w	r2, r2, #1
 80063da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	f003 0307 	and.w	r3, r3, #7
 80063e6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2b06      	cmp	r3, #6
 80063ec:	d007      	beq.n	80063fe <HAL_TIM_Base_Start_IT+0x9e>
  {
    __HAL_TIM_ENABLE(htim);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f042 0201 	orr.w	r2, r2, #1
 80063fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063fe:	2300      	movs	r3, #0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3710      	adds	r7, #16
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}
 8006408:	40000400 	.word	0x40000400
 800640c:	40000800 	.word	0x40000800
 8006410:	40000c00 	.word	0x40000c00
 8006414:	40001000 	.word	0x40001000
 8006418:	40001400 	.word	0x40001400
 800641c:	40010800 	.word	0x40010800
 8006420:	40010c00 	.word	0x40010c00
 8006424:	40011000 	.word	0x40011000
 8006428:	0800b600 	.word	0x0800b600

0800642c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b082      	sub	sp, #8
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d101      	bne.n	800643e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e088      	b.n	8006550 <HAL_TIM_PWM_Init+0x124>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006446:	d02c      	beq.n	80064a2 <HAL_TIM_PWM_Init+0x76>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a42      	ldr	r2, [pc, #264]	; (8006558 <HAL_TIM_PWM_Init+0x12c>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d027      	beq.n	80064a2 <HAL_TIM_PWM_Init+0x76>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a41      	ldr	r2, [pc, #260]	; (800655c <HAL_TIM_PWM_Init+0x130>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d022      	beq.n	80064a2 <HAL_TIM_PWM_Init+0x76>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a3f      	ldr	r2, [pc, #252]	; (8006560 <HAL_TIM_PWM_Init+0x134>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d01d      	beq.n	80064a2 <HAL_TIM_PWM_Init+0x76>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a3e      	ldr	r2, [pc, #248]	; (8006564 <HAL_TIM_PWM_Init+0x138>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d018      	beq.n	80064a2 <HAL_TIM_PWM_Init+0x76>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a3c      	ldr	r2, [pc, #240]	; (8006568 <HAL_TIM_PWM_Init+0x13c>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d013      	beq.n	80064a2 <HAL_TIM_PWM_Init+0x76>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a3b      	ldr	r2, [pc, #236]	; (800656c <HAL_TIM_PWM_Init+0x140>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d00e      	beq.n	80064a2 <HAL_TIM_PWM_Init+0x76>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a39      	ldr	r2, [pc, #228]	; (8006570 <HAL_TIM_PWM_Init+0x144>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d009      	beq.n	80064a2 <HAL_TIM_PWM_Init+0x76>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a38      	ldr	r2, [pc, #224]	; (8006574 <HAL_TIM_PWM_Init+0x148>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d004      	beq.n	80064a2 <HAL_TIM_PWM_Init+0x76>
 8006498:	f44f 618e 	mov.w	r1, #1136	; 0x470
 800649c:	4836      	ldr	r0, [pc, #216]	; (8006578 <HAL_TIM_PWM_Init+0x14c>)
 800649e:	f7fb fb87 	bl	8001bb0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d014      	beq.n	80064d4 <HAL_TIM_PWM_Init+0xa8>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	2b10      	cmp	r3, #16
 80064b0:	d010      	beq.n	80064d4 <HAL_TIM_PWM_Init+0xa8>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	2b20      	cmp	r3, #32
 80064b8:	d00c      	beq.n	80064d4 <HAL_TIM_PWM_Init+0xa8>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	2b40      	cmp	r3, #64	; 0x40
 80064c0:	d008      	beq.n	80064d4 <HAL_TIM_PWM_Init+0xa8>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	2b60      	cmp	r3, #96	; 0x60
 80064c8:	d004      	beq.n	80064d4 <HAL_TIM_PWM_Init+0xa8>
 80064ca:	f240 4171 	movw	r1, #1137	; 0x471
 80064ce:	482a      	ldr	r0, [pc, #168]	; (8006578 <HAL_TIM_PWM_Init+0x14c>)
 80064d0:	f7fb fb6e 	bl	8001bb0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d00e      	beq.n	80064fa <HAL_TIM_PWM_Init+0xce>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	691b      	ldr	r3, [r3, #16]
 80064e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064e4:	d009      	beq.n	80064fa <HAL_TIM_PWM_Init+0xce>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064ee:	d004      	beq.n	80064fa <HAL_TIM_PWM_Init+0xce>
 80064f0:	f240 4172 	movw	r1, #1138	; 0x472
 80064f4:	4820      	ldr	r0, [pc, #128]	; (8006578 <HAL_TIM_PWM_Init+0x14c>)
 80064f6:	f7fb fb5b 	bl	8001bb0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	695b      	ldr	r3, [r3, #20]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d008      	beq.n	8006514 <HAL_TIM_PWM_Init+0xe8>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	695b      	ldr	r3, [r3, #20]
 8006506:	2b80      	cmp	r3, #128	; 0x80
 8006508:	d004      	beq.n	8006514 <HAL_TIM_PWM_Init+0xe8>
 800650a:	f240 4173 	movw	r1, #1139	; 0x473
 800650e:	481a      	ldr	r0, [pc, #104]	; (8006578 <HAL_TIM_PWM_Init+0x14c>)
 8006510:	f7fb fb4e 	bl	8001bb0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800651a:	b2db      	uxtb	r3, r3
 800651c:	2b00      	cmp	r3, #0
 800651e:	d106      	bne.n	800652e <HAL_TIM_PWM_Init+0x102>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2200      	movs	r2, #0
 8006524:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 f827 	bl	800657c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2202      	movs	r2, #2
 8006532:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	3304      	adds	r3, #4
 800653e:	4619      	mov	r1, r3
 8006540:	4610      	mov	r0, r2
 8006542:	f000 fe3b 	bl	80071bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2201      	movs	r2, #1
 800654a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800654e:	2300      	movs	r3, #0
}
 8006550:	4618      	mov	r0, r3
 8006552:	3708      	adds	r7, #8
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	40000400 	.word	0x40000400
 800655c:	40000800 	.word	0x40000800
 8006560:	40000c00 	.word	0x40000c00
 8006564:	40001000 	.word	0x40001000
 8006568:	40001400 	.word	0x40001400
 800656c:	40010800 	.word	0x40010800
 8006570:	40010c00 	.word	0x40010c00
 8006574:	40011000 	.word	0x40011000
 8006578:	0800b600 	.word	0x0800b600

0800657c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	bc80      	pop	{r7}
 800658c:	4770      	bx	lr
	...

08006590 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b084      	sub	sp, #16
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065a2:	d10b      	bne.n	80065bc <HAL_TIM_PWM_Start+0x2c>
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d05b      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	2b04      	cmp	r3, #4
 80065ae:	d058      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	2b08      	cmp	r3, #8
 80065b4:	d055      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	2b0c      	cmp	r3, #12
 80065ba:	d052      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a36      	ldr	r2, [pc, #216]	; (800669c <HAL_TIM_PWM_Start+0x10c>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d10b      	bne.n	80065de <HAL_TIM_PWM_Start+0x4e>
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d04a      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	2b04      	cmp	r3, #4
 80065d0:	d047      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	2b08      	cmp	r3, #8
 80065d6:	d044      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	2b0c      	cmp	r3, #12
 80065dc:	d041      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a2f      	ldr	r2, [pc, #188]	; (80066a0 <HAL_TIM_PWM_Start+0x110>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d10b      	bne.n	8006600 <HAL_TIM_PWM_Start+0x70>
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d039      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	2b04      	cmp	r3, #4
 80065f2:	d036      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	2b08      	cmp	r3, #8
 80065f8:	d033      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	2b0c      	cmp	r3, #12
 80065fe:	d030      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a27      	ldr	r2, [pc, #156]	; (80066a4 <HAL_TIM_PWM_Start+0x114>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d10b      	bne.n	8006622 <HAL_TIM_PWM_Start+0x92>
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d028      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	2b04      	cmp	r3, #4
 8006614:	d025      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	2b08      	cmp	r3, #8
 800661a:	d022      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	2b0c      	cmp	r3, #12
 8006620:	d01f      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a20      	ldr	r2, [pc, #128]	; (80066a8 <HAL_TIM_PWM_Start+0x118>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d105      	bne.n	8006638 <HAL_TIM_PWM_Start+0xa8>
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d017      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	2b04      	cmp	r3, #4
 8006636:	d014      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a1b      	ldr	r2, [pc, #108]	; (80066ac <HAL_TIM_PWM_Start+0x11c>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d102      	bne.n	8006648 <HAL_TIM_PWM_Start+0xb8>
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d00c      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a18      	ldr	r2, [pc, #96]	; (80066b0 <HAL_TIM_PWM_Start+0x120>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d102      	bne.n	8006658 <HAL_TIM_PWM_Start+0xc8>
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d004      	beq.n	8006662 <HAL_TIM_PWM_Start+0xd2>
 8006658:	f44f 619d 	mov.w	r1, #1256	; 0x4e8
 800665c:	4815      	ldr	r0, [pc, #84]	; (80066b4 <HAL_TIM_PWM_Start+0x124>)
 800665e:	f7fb faa7 	bl	8001bb0 <assert_failed>

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	2201      	movs	r2, #1
 8006668:	6839      	ldr	r1, [r7, #0]
 800666a:	4618      	mov	r0, r3
 800666c:	f000 ffa2 	bl	80075b4 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	f003 0307 	and.w	r3, r3, #7
 800667a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2b06      	cmp	r3, #6
 8006680:	d007      	beq.n	8006692 <HAL_TIM_PWM_Start+0x102>
  {
    __HAL_TIM_ENABLE(htim);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f042 0201 	orr.w	r2, r2, #1
 8006690:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006692:	2300      	movs	r3, #0
}
 8006694:	4618      	mov	r0, r3
 8006696:	3710      	adds	r7, #16
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}
 800669c:	40000400 	.word	0x40000400
 80066a0:	40000800 	.word	0x40000800
 80066a4:	40000c00 	.word	0x40000c00
 80066a8:	40010800 	.word	0x40010800
 80066ac:	40010c00 	.word	0x40010c00
 80066b0:	40011000 	.word	0x40011000
 80066b4:	0800b600 	.word	0x0800b600

080066b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b082      	sub	sp, #8
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	691b      	ldr	r3, [r3, #16]
 80066c6:	f003 0302 	and.w	r3, r3, #2
 80066ca:	2b02      	cmp	r3, #2
 80066cc:	d122      	bne.n	8006714 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	f003 0302 	and.w	r3, r3, #2
 80066d8:	2b02      	cmp	r3, #2
 80066da:	d11b      	bne.n	8006714 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f06f 0202 	mvn.w	r2, #2
 80066e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2201      	movs	r2, #1
 80066ea:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	699b      	ldr	r3, [r3, #24]
 80066f2:	f003 0303 	and.w	r3, r3, #3
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d003      	beq.n	8006702 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f000 fd43 	bl	8007186 <HAL_TIM_IC_CaptureCallback>
 8006700:	e005      	b.n	800670e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 fd36 	bl	8007174 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f000 fd45 	bl	8007198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	f003 0304 	and.w	r3, r3, #4
 800671e:	2b04      	cmp	r3, #4
 8006720:	d122      	bne.n	8006768 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68db      	ldr	r3, [r3, #12]
 8006728:	f003 0304 	and.w	r3, r3, #4
 800672c:	2b04      	cmp	r3, #4
 800672e:	d11b      	bne.n	8006768 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f06f 0204 	mvn.w	r2, #4
 8006738:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2202      	movs	r2, #2
 800673e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	699b      	ldr	r3, [r3, #24]
 8006746:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800674a:	2b00      	cmp	r3, #0
 800674c:	d003      	beq.n	8006756 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 fd19 	bl	8007186 <HAL_TIM_IC_CaptureCallback>
 8006754:	e005      	b.n	8006762 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 fd0c 	bl	8007174 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	f000 fd1b 	bl	8007198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	691b      	ldr	r3, [r3, #16]
 800676e:	f003 0308 	and.w	r3, r3, #8
 8006772:	2b08      	cmp	r3, #8
 8006774:	d122      	bne.n	80067bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	f003 0308 	and.w	r3, r3, #8
 8006780:	2b08      	cmp	r3, #8
 8006782:	d11b      	bne.n	80067bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f06f 0208 	mvn.w	r2, #8
 800678c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2204      	movs	r2, #4
 8006792:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	69db      	ldr	r3, [r3, #28]
 800679a:	f003 0303 	and.w	r3, r3, #3
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d003      	beq.n	80067aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f000 fcef 	bl	8007186 <HAL_TIM_IC_CaptureCallback>
 80067a8:	e005      	b.n	80067b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f000 fce2 	bl	8007174 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f000 fcf1 	bl	8007198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2200      	movs	r2, #0
 80067ba:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	691b      	ldr	r3, [r3, #16]
 80067c2:	f003 0310 	and.w	r3, r3, #16
 80067c6:	2b10      	cmp	r3, #16
 80067c8:	d122      	bne.n	8006810 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	f003 0310 	and.w	r3, r3, #16
 80067d4:	2b10      	cmp	r3, #16
 80067d6:	d11b      	bne.n	8006810 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f06f 0210 	mvn.w	r2, #16
 80067e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2208      	movs	r2, #8
 80067e6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	69db      	ldr	r3, [r3, #28]
 80067ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d003      	beq.n	80067fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 fcc5 	bl	8007186 <HAL_TIM_IC_CaptureCallback>
 80067fc:	e005      	b.n	800680a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f000 fcb8 	bl	8007174 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 fcc7 	bl	8007198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	f003 0301 	and.w	r3, r3, #1
 800681a:	2b01      	cmp	r3, #1
 800681c:	d10e      	bne.n	800683c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	68db      	ldr	r3, [r3, #12]
 8006824:	f003 0301 	and.w	r3, r3, #1
 8006828:	2b01      	cmp	r3, #1
 800682a:	d107      	bne.n	800683c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f06f 0201 	mvn.w	r2, #1
 8006834:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f7fb f994 	bl	8001b64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	691b      	ldr	r3, [r3, #16]
 8006842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006846:	2b40      	cmp	r3, #64	; 0x40
 8006848:	d10e      	bne.n	8006868 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68db      	ldr	r3, [r3, #12]
 8006850:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006854:	2b40      	cmp	r3, #64	; 0x40
 8006856:	d107      	bne.n	8006868 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006860:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f000 fca1 	bl	80071aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006868:	bf00      	nop
 800686a:	3708      	adds	r7, #8
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b084      	sub	sp, #16
 8006874:	af00      	add	r7, sp, #0
 8006876:	60f8      	str	r0, [r7, #12]
 8006878:	60b9      	str	r1, [r7, #8]
 800687a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d010      	beq.n	80068a4 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2b04      	cmp	r3, #4
 8006886:	d00d      	beq.n	80068a4 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2b08      	cmp	r3, #8
 800688c:	d00a      	beq.n	80068a4 <HAL_TIM_PWM_ConfigChannel+0x34>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2b0c      	cmp	r3, #12
 8006892:	d007      	beq.n	80068a4 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2b3c      	cmp	r3, #60	; 0x3c
 8006898:	d004      	beq.n	80068a4 <HAL_TIM_PWM_ConfigChannel+0x34>
 800689a:	f640 5169 	movw	r1, #3433	; 0xd69
 800689e:	488d      	ldr	r0, [pc, #564]	; (8006ad4 <HAL_TIM_PWM_ConfigChannel+0x264>)
 80068a0:	f7fb f986 	bl	8001bb0 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	2b60      	cmp	r3, #96	; 0x60
 80068aa:	d008      	beq.n	80068be <HAL_TIM_PWM_ConfigChannel+0x4e>
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2b70      	cmp	r3, #112	; 0x70
 80068b2:	d004      	beq.n	80068be <HAL_TIM_PWM_ConfigChannel+0x4e>
 80068b4:	f640 516a 	movw	r1, #3434	; 0xd6a
 80068b8:	4886      	ldr	r0, [pc, #536]	; (8006ad4 <HAL_TIM_PWM_ConfigChannel+0x264>)
 80068ba:	f7fb f979 	bl	8001bb0 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d008      	beq.n	80068d8 <HAL_TIM_PWM_ConfigChannel+0x68>
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	2b02      	cmp	r3, #2
 80068cc:	d004      	beq.n	80068d8 <HAL_TIM_PWM_ConfigChannel+0x68>
 80068ce:	f640 516b 	movw	r1, #3435	; 0xd6b
 80068d2:	4880      	ldr	r0, [pc, #512]	; (8006ad4 <HAL_TIM_PWM_ConfigChannel+0x264>)
 80068d4:	f7fb f96c 	bl	8001bb0 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	68db      	ldr	r3, [r3, #12]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d008      	beq.n	80068f2 <HAL_TIM_PWM_ConfigChannel+0x82>
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	68db      	ldr	r3, [r3, #12]
 80068e4:	2b04      	cmp	r3, #4
 80068e6:	d004      	beq.n	80068f2 <HAL_TIM_PWM_ConfigChannel+0x82>
 80068e8:	f640 516c 	movw	r1, #3436	; 0xd6c
 80068ec:	4879      	ldr	r0, [pc, #484]	; (8006ad4 <HAL_TIM_PWM_ConfigChannel+0x264>)
 80068ee:	f7fb f95f 	bl	8001bb0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d101      	bne.n	8006900 <HAL_TIM_PWM_ConfigChannel+0x90>
 80068fc:	2302      	movs	r3, #2
 80068fe:	e13b      	b.n	8006b78 <HAL_TIM_PWM_ConfigChannel+0x308>
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2202      	movs	r2, #2
 800690c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  switch (Channel)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2b0c      	cmp	r3, #12
 8006914:	f200 8126 	bhi.w	8006b64 <HAL_TIM_PWM_ConfigChannel+0x2f4>
 8006918:	a201      	add	r2, pc, #4	; (adr r2, 8006920 <HAL_TIM_PWM_ConfigChannel+0xb0>)
 800691a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800691e:	bf00      	nop
 8006920:	08006955 	.word	0x08006955
 8006924:	08006b65 	.word	0x08006b65
 8006928:	08006b65 	.word	0x08006b65
 800692c:	08006b65 	.word	0x08006b65
 8006930:	080069e5 	.word	0x080069e5
 8006934:	08006b65 	.word	0x08006b65
 8006938:	08006b65 	.word	0x08006b65
 800693c:	08006b65 	.word	0x08006b65
 8006940:	08006a63 	.word	0x08006a63
 8006944:	08006b65 	.word	0x08006b65
 8006948:	08006b65 	.word	0x08006b65
 800694c:	08006b65 	.word	0x08006b65
 8006950:	08006af1 	.word	0x08006af1
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800695c:	d022      	beq.n	80069a4 <HAL_TIM_PWM_ConfigChannel+0x134>
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a5d      	ldr	r2, [pc, #372]	; (8006ad8 <HAL_TIM_PWM_ConfigChannel+0x268>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d01d      	beq.n	80069a4 <HAL_TIM_PWM_ConfigChannel+0x134>
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a5b      	ldr	r2, [pc, #364]	; (8006adc <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d018      	beq.n	80069a4 <HAL_TIM_PWM_ConfigChannel+0x134>
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a5a      	ldr	r2, [pc, #360]	; (8006ae0 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d013      	beq.n	80069a4 <HAL_TIM_PWM_ConfigChannel+0x134>
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a58      	ldr	r2, [pc, #352]	; (8006ae4 <HAL_TIM_PWM_ConfigChannel+0x274>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d00e      	beq.n	80069a4 <HAL_TIM_PWM_ConfigChannel+0x134>
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a57      	ldr	r2, [pc, #348]	; (8006ae8 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d009      	beq.n	80069a4 <HAL_TIM_PWM_ConfigChannel+0x134>
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a55      	ldr	r2, [pc, #340]	; (8006aec <HAL_TIM_PWM_ConfigChannel+0x27c>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d004      	beq.n	80069a4 <HAL_TIM_PWM_ConfigChannel+0x134>
 800699a:	f640 5178 	movw	r1, #3448	; 0xd78
 800699e:	484d      	ldr	r0, [pc, #308]	; (8006ad4 <HAL_TIM_PWM_ConfigChannel+0x264>)
 80069a0:	f7fb f906 	bl	8001bb0 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	68b9      	ldr	r1, [r7, #8]
 80069aa:	4618      	mov	r0, r3
 80069ac:	f000 fc76 	bl	800729c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	699a      	ldr	r2, [r3, #24]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f042 0208 	orr.w	r2, r2, #8
 80069be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	699a      	ldr	r2, [r3, #24]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f022 0204 	bic.w	r2, r2, #4
 80069ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	6999      	ldr	r1, [r3, #24]
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	68da      	ldr	r2, [r3, #12]
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	430a      	orrs	r2, r1
 80069e0:	619a      	str	r2, [r3, #24]
      break;
 80069e2:	e0c0      	b.n	8006b66 <HAL_TIM_PWM_ConfigChannel+0x2f6>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069ec:	d018      	beq.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x1b0>
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a39      	ldr	r2, [pc, #228]	; (8006ad8 <HAL_TIM_PWM_ConfigChannel+0x268>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d013      	beq.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x1b0>
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a37      	ldr	r2, [pc, #220]	; (8006adc <HAL_TIM_PWM_ConfigChannel+0x26c>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d00e      	beq.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x1b0>
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a36      	ldr	r2, [pc, #216]	; (8006ae0 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d009      	beq.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x1b0>
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a34      	ldr	r2, [pc, #208]	; (8006ae4 <HAL_TIM_PWM_ConfigChannel+0x274>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d004      	beq.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x1b0>
 8006a16:	f640 5189 	movw	r1, #3465	; 0xd89
 8006a1a:	482e      	ldr	r0, [pc, #184]	; (8006ad4 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8006a1c:	f7fb f8c8 	bl	8001bb0 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	68b9      	ldr	r1, [r7, #8]
 8006a26:	4618      	mov	r0, r3
 8006a28:	f000 fc74 	bl	8007314 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	699a      	ldr	r2, [r3, #24]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	699a      	ldr	r2, [r3, #24]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	6999      	ldr	r1, [r3, #24]
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	021a      	lsls	r2, r3, #8
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	430a      	orrs	r2, r1
 8006a5e:	619a      	str	r2, [r3, #24]
      break;
 8006a60:	e081      	b.n	8006b66 <HAL_TIM_PWM_ConfigChannel+0x2f6>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a6a:	d013      	beq.n	8006a94 <HAL_TIM_PWM_ConfigChannel+0x224>
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a19      	ldr	r2, [pc, #100]	; (8006ad8 <HAL_TIM_PWM_ConfigChannel+0x268>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d00e      	beq.n	8006a94 <HAL_TIM_PWM_ConfigChannel+0x224>
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a18      	ldr	r2, [pc, #96]	; (8006adc <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d009      	beq.n	8006a94 <HAL_TIM_PWM_ConfigChannel+0x224>
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a16      	ldr	r2, [pc, #88]	; (8006ae0 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d004      	beq.n	8006a94 <HAL_TIM_PWM_ConfigChannel+0x224>
 8006a8a:	f640 519a 	movw	r1, #3482	; 0xd9a
 8006a8e:	4811      	ldr	r0, [pc, #68]	; (8006ad4 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8006a90:	f7fb f88e 	bl	8001bb0 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	68b9      	ldr	r1, [r7, #8]
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f000 fc78 	bl	8007390 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	69da      	ldr	r2, [r3, #28]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f042 0208 	orr.w	r2, r2, #8
 8006aae:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	69da      	ldr	r2, [r3, #28]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f022 0204 	bic.w	r2, r2, #4
 8006abe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	69d9      	ldr	r1, [r3, #28]
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	68da      	ldr	r2, [r3, #12]
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	430a      	orrs	r2, r1
 8006ad0:	61da      	str	r2, [r3, #28]
      break;
 8006ad2:	e048      	b.n	8006b66 <HAL_TIM_PWM_ConfigChannel+0x2f6>
 8006ad4:	0800b600 	.word	0x0800b600
 8006ad8:	40000400 	.word	0x40000400
 8006adc:	40000800 	.word	0x40000800
 8006ae0:	40000c00 	.word	0x40000c00
 8006ae4:	40010800 	.word	0x40010800
 8006ae8:	40010c00 	.word	0x40010c00
 8006aec:	40011000 	.word	0x40011000
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006af8:	d013      	beq.n	8006b22 <HAL_TIM_PWM_ConfigChannel+0x2b2>
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4a20      	ldr	r2, [pc, #128]	; (8006b80 <HAL_TIM_PWM_ConfigChannel+0x310>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d00e      	beq.n	8006b22 <HAL_TIM_PWM_ConfigChannel+0x2b2>
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a1e      	ldr	r2, [pc, #120]	; (8006b84 <HAL_TIM_PWM_ConfigChannel+0x314>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d009      	beq.n	8006b22 <HAL_TIM_PWM_ConfigChannel+0x2b2>
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4a1d      	ldr	r2, [pc, #116]	; (8006b88 <HAL_TIM_PWM_ConfigChannel+0x318>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d004      	beq.n	8006b22 <HAL_TIM_PWM_ConfigChannel+0x2b2>
 8006b18:	f640 51ab 	movw	r1, #3499	; 0xdab
 8006b1c:	481b      	ldr	r0, [pc, #108]	; (8006b8c <HAL_TIM_PWM_ConfigChannel+0x31c>)
 8006b1e:	f7fb f847 	bl	8001bb0 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	68b9      	ldr	r1, [r7, #8]
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f000 fc6e 	bl	800740a <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	69da      	ldr	r2, [r3, #28]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	69da      	ldr	r2, [r3, #28]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	69d9      	ldr	r1, [r3, #28]
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	021a      	lsls	r2, r3, #8
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	430a      	orrs	r2, r1
 8006b60:	61da      	str	r2, [r3, #28]
      break;
 8006b62:	e000      	b.n	8006b66 <HAL_TIM_PWM_ConfigChannel+0x2f6>
    }

    default:
      break;
 8006b64:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2201      	movs	r2, #1
 8006b6a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	2200      	movs	r2, #0
 8006b72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8006b76:	2300      	movs	r3, #0
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3710      	adds	r7, #16
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	40000400 	.word	0x40000400
 8006b84:	40000800 	.word	0x40000800
 8006b88:	40000c00 	.word	0x40000c00
 8006b8c:	0800b600 	.word	0x0800b600

08006b90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d101      	bne.n	8006ba8 <HAL_TIM_ConfigClockSource+0x18>
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	e2d7      	b.n	8007158 <HAL_TIM_ConfigClockSource+0x5c8>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2202      	movs	r2, #2
 8006bb4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bc0:	d029      	beq.n	8006c16 <HAL_TIM_ConfigClockSource+0x86>
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bca:	d024      	beq.n	8006c16 <HAL_TIM_ConfigClockSource+0x86>
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d020      	beq.n	8006c16 <HAL_TIM_ConfigClockSource+0x86>
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	2b10      	cmp	r3, #16
 8006bda:	d01c      	beq.n	8006c16 <HAL_TIM_ConfigClockSource+0x86>
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	2b20      	cmp	r3, #32
 8006be2:	d018      	beq.n	8006c16 <HAL_TIM_ConfigClockSource+0x86>
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	2b30      	cmp	r3, #48	; 0x30
 8006bea:	d014      	beq.n	8006c16 <HAL_TIM_ConfigClockSource+0x86>
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	2b40      	cmp	r3, #64	; 0x40
 8006bf2:	d010      	beq.n	8006c16 <HAL_TIM_ConfigClockSource+0x86>
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	2b50      	cmp	r3, #80	; 0x50
 8006bfa:	d00c      	beq.n	8006c16 <HAL_TIM_ConfigClockSource+0x86>
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2b60      	cmp	r3, #96	; 0x60
 8006c02:	d008      	beq.n	8006c16 <HAL_TIM_ConfigClockSource+0x86>
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	2b70      	cmp	r3, #112	; 0x70
 8006c0a:	d004      	beq.n	8006c16 <HAL_TIM_ConfigClockSource+0x86>
 8006c0c:	f241 01d0 	movw	r1, #4304	; 0x10d0
 8006c10:	4874      	ldr	r0, [pc, #464]	; (8006de4 <HAL_TIM_ConfigClockSource+0x254>)
 8006c12:	f7fa ffcd 	bl	8001bb0 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006c24:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c2c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	68fa      	ldr	r2, [r7, #12]
 8006c34:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	2b40      	cmp	r3, #64	; 0x40
 8006c3c:	f000 820a 	beq.w	8007054 <HAL_TIM_ConfigClockSource+0x4c4>
 8006c40:	2b40      	cmp	r3, #64	; 0x40
 8006c42:	d80f      	bhi.n	8006c64 <HAL_TIM_ConfigClockSource+0xd4>
 8006c44:	2b10      	cmp	r3, #16
 8006c46:	f000 8256 	beq.w	80070f6 <HAL_TIM_ConfigClockSource+0x566>
 8006c4a:	2b10      	cmp	r3, #16
 8006c4c:	d803      	bhi.n	8006c56 <HAL_TIM_ConfigClockSource+0xc6>
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	f000 8251 	beq.w	80070f6 <HAL_TIM_ConfigClockSource+0x566>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006c54:	e277      	b.n	8007146 <HAL_TIM_ConfigClockSource+0x5b6>
  switch (sClockSourceConfig->ClockSource)
 8006c56:	2b20      	cmp	r3, #32
 8006c58:	f000 824d 	beq.w	80070f6 <HAL_TIM_ConfigClockSource+0x566>
 8006c5c:	2b30      	cmp	r3, #48	; 0x30
 8006c5e:	f000 824a 	beq.w	80070f6 <HAL_TIM_ConfigClockSource+0x566>
      break;
 8006c62:	e270      	b.n	8007146 <HAL_TIM_ConfigClockSource+0x5b6>
  switch (sClockSourceConfig->ClockSource)
 8006c64:	2b70      	cmp	r3, #112	; 0x70
 8006c66:	d04c      	beq.n	8006d02 <HAL_TIM_ConfigClockSource+0x172>
 8006c68:	2b70      	cmp	r3, #112	; 0x70
 8006c6a:	d806      	bhi.n	8006c7a <HAL_TIM_ConfigClockSource+0xea>
 8006c6c:	2b50      	cmp	r3, #80	; 0x50
 8006c6e:	f000 8141 	beq.w	8006ef4 <HAL_TIM_ConfigClockSource+0x364>
 8006c72:	2b60      	cmp	r3, #96	; 0x60
 8006c74:	f000 818f 	beq.w	8006f96 <HAL_TIM_ConfigClockSource+0x406>
      break;
 8006c78:	e265      	b.n	8007146 <HAL_TIM_ConfigClockSource+0x5b6>
  switch (sClockSourceConfig->ClockSource)
 8006c7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c7e:	d004      	beq.n	8006c8a <HAL_TIM_ConfigClockSource+0xfa>
 8006c80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c84:	f000 80c0 	beq.w	8006e08 <HAL_TIM_ConfigClockSource+0x278>
      break;
 8006c88:	e25d      	b.n	8007146 <HAL_TIM_ConfigClockSource+0x5b6>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c92:	f000 8257 	beq.w	8007144 <HAL_TIM_ConfigClockSource+0x5b4>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a53      	ldr	r2, [pc, #332]	; (8006de8 <HAL_TIM_ConfigClockSource+0x258>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	f000 8251 	beq.w	8007144 <HAL_TIM_ConfigClockSource+0x5b4>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a51      	ldr	r2, [pc, #324]	; (8006dec <HAL_TIM_ConfigClockSource+0x25c>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	f000 824b 	beq.w	8007144 <HAL_TIM_ConfigClockSource+0x5b4>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a4f      	ldr	r2, [pc, #316]	; (8006df0 <HAL_TIM_ConfigClockSource+0x260>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	f000 8245 	beq.w	8007144 <HAL_TIM_ConfigClockSource+0x5b4>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a4d      	ldr	r2, [pc, #308]	; (8006df4 <HAL_TIM_ConfigClockSource+0x264>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	f000 823f 	beq.w	8007144 <HAL_TIM_ConfigClockSource+0x5b4>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a4b      	ldr	r2, [pc, #300]	; (8006df8 <HAL_TIM_ConfigClockSource+0x268>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	f000 8239 	beq.w	8007144 <HAL_TIM_ConfigClockSource+0x5b4>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a49      	ldr	r2, [pc, #292]	; (8006dfc <HAL_TIM_ConfigClockSource+0x26c>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	f000 8233 	beq.w	8007144 <HAL_TIM_ConfigClockSource+0x5b4>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a47      	ldr	r2, [pc, #284]	; (8006e00 <HAL_TIM_ConfigClockSource+0x270>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	f000 822d 	beq.w	8007144 <HAL_TIM_ConfigClockSource+0x5b4>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a45      	ldr	r2, [pc, #276]	; (8006e04 <HAL_TIM_ConfigClockSource+0x274>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	f000 8227 	beq.w	8007144 <HAL_TIM_ConfigClockSource+0x5b4>
 8006cf6:	f241 01dc 	movw	r1, #4316	; 0x10dc
 8006cfa:	483a      	ldr	r0, [pc, #232]	; (8006de4 <HAL_TIM_ConfigClockSource+0x254>)
 8006cfc:	f7fa ff58 	bl	8001bb0 <assert_failed>
      break;
 8006d00:	e220      	b.n	8007144 <HAL_TIM_ConfigClockSource+0x5b4>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d0a:	d018      	beq.n	8006d3e <HAL_TIM_ConfigClockSource+0x1ae>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a35      	ldr	r2, [pc, #212]	; (8006de8 <HAL_TIM_ConfigClockSource+0x258>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d013      	beq.n	8006d3e <HAL_TIM_ConfigClockSource+0x1ae>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a34      	ldr	r2, [pc, #208]	; (8006dec <HAL_TIM_ConfigClockSource+0x25c>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d00e      	beq.n	8006d3e <HAL_TIM_ConfigClockSource+0x1ae>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a32      	ldr	r2, [pc, #200]	; (8006df0 <HAL_TIM_ConfigClockSource+0x260>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d009      	beq.n	8006d3e <HAL_TIM_ConfigClockSource+0x1ae>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a33      	ldr	r2, [pc, #204]	; (8006dfc <HAL_TIM_ConfigClockSource+0x26c>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d004      	beq.n	8006d3e <HAL_TIM_ConfigClockSource+0x1ae>
 8006d34:	f241 01e3 	movw	r1, #4323	; 0x10e3
 8006d38:	482a      	ldr	r0, [pc, #168]	; (8006de4 <HAL_TIM_ConfigClockSource+0x254>)
 8006d3a:	f7fa ff39 	bl	8001bb0 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d013      	beq.n	8006d6e <HAL_TIM_ConfigClockSource+0x1de>
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d4e:	d00e      	beq.n	8006d6e <HAL_TIM_ConfigClockSource+0x1de>
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d58:	d009      	beq.n	8006d6e <HAL_TIM_ConfigClockSource+0x1de>
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006d62:	d004      	beq.n	8006d6e <HAL_TIM_ConfigClockSource+0x1de>
 8006d64:	f241 01e6 	movw	r1, #4326	; 0x10e6
 8006d68:	481e      	ldr	r0, [pc, #120]	; (8006de4 <HAL_TIM_ConfigClockSource+0x254>)
 8006d6a:	f7fa ff21 	bl	8001bb0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d76:	d014      	beq.n	8006da2 <HAL_TIM_ConfigClockSource+0x212>
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d010      	beq.n	8006da2 <HAL_TIM_ConfigClockSource+0x212>
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d00c      	beq.n	8006da2 <HAL_TIM_ConfigClockSource+0x212>
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	2b02      	cmp	r3, #2
 8006d8e:	d008      	beq.n	8006da2 <HAL_TIM_ConfigClockSource+0x212>
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	2b0a      	cmp	r3, #10
 8006d96:	d004      	beq.n	8006da2 <HAL_TIM_ConfigClockSource+0x212>
 8006d98:	f241 01e7 	movw	r1, #4327	; 0x10e7
 8006d9c:	4811      	ldr	r0, [pc, #68]	; (8006de4 <HAL_TIM_ConfigClockSource+0x254>)
 8006d9e:	f7fa ff07 	bl	8001bb0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	68db      	ldr	r3, [r3, #12]
 8006da6:	2b0f      	cmp	r3, #15
 8006da8:	d904      	bls.n	8006db4 <HAL_TIM_ConfigClockSource+0x224>
 8006daa:	f241 01e8 	movw	r1, #4328	; 0x10e8
 8006dae:	480d      	ldr	r0, [pc, #52]	; (8006de4 <HAL_TIM_ConfigClockSource+0x254>)
 8006db0:	f7fa fefe 	bl	8001bb0 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6818      	ldr	r0, [r3, #0]
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	6899      	ldr	r1, [r3, #8]
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	685a      	ldr	r2, [r3, #4]
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	f000 fbd6 	bl	8007574 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006dd6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	68fa      	ldr	r2, [r7, #12]
 8006dde:	609a      	str	r2, [r3, #8]
      break;
 8006de0:	e1b1      	b.n	8007146 <HAL_TIM_ConfigClockSource+0x5b6>
 8006de2:	bf00      	nop
 8006de4:	0800b600 	.word	0x0800b600
 8006de8:	40000400 	.word	0x40000400
 8006dec:	40000800 	.word	0x40000800
 8006df0:	40000c00 	.word	0x40000c00
 8006df4:	40001000 	.word	0x40001000
 8006df8:	40001400 	.word	0x40001400
 8006dfc:	40010800 	.word	0x40010800
 8006e00:	40010c00 	.word	0x40010c00
 8006e04:	40011000 	.word	0x40011000
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e10:	d022      	beq.n	8006e58 <HAL_TIM_ConfigClockSource+0x2c8>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a88      	ldr	r2, [pc, #544]	; (8007038 <HAL_TIM_ConfigClockSource+0x4a8>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d01d      	beq.n	8006e58 <HAL_TIM_ConfigClockSource+0x2c8>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a86      	ldr	r2, [pc, #536]	; (800703c <HAL_TIM_ConfigClockSource+0x4ac>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d018      	beq.n	8006e58 <HAL_TIM_ConfigClockSource+0x2c8>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a85      	ldr	r2, [pc, #532]	; (8007040 <HAL_TIM_ConfigClockSource+0x4b0>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d013      	beq.n	8006e58 <HAL_TIM_ConfigClockSource+0x2c8>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a83      	ldr	r2, [pc, #524]	; (8007044 <HAL_TIM_ConfigClockSource+0x4b4>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d00e      	beq.n	8006e58 <HAL_TIM_ConfigClockSource+0x2c8>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a82      	ldr	r2, [pc, #520]	; (8007048 <HAL_TIM_ConfigClockSource+0x4b8>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d009      	beq.n	8006e58 <HAL_TIM_ConfigClockSource+0x2c8>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a80      	ldr	r2, [pc, #512]	; (800704c <HAL_TIM_ConfigClockSource+0x4bc>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d004      	beq.n	8006e58 <HAL_TIM_ConfigClockSource+0x2c8>
 8006e4e:	f241 01fb 	movw	r1, #4347	; 0x10fb
 8006e52:	487f      	ldr	r0, [pc, #508]	; (8007050 <HAL_TIM_ConfigClockSource+0x4c0>)
 8006e54:	f7fa feac 	bl	8001bb0 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	689b      	ldr	r3, [r3, #8]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d013      	beq.n	8006e88 <HAL_TIM_ConfigClockSource+0x2f8>
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e68:	d00e      	beq.n	8006e88 <HAL_TIM_ConfigClockSource+0x2f8>
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e72:	d009      	beq.n	8006e88 <HAL_TIM_ConfigClockSource+0x2f8>
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006e7c:	d004      	beq.n	8006e88 <HAL_TIM_ConfigClockSource+0x2f8>
 8006e7e:	f241 01fe 	movw	r1, #4350	; 0x10fe
 8006e82:	4873      	ldr	r0, [pc, #460]	; (8007050 <HAL_TIM_ConfigClockSource+0x4c0>)
 8006e84:	f7fa fe94 	bl	8001bb0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	685b      	ldr	r3, [r3, #4]
 8006e8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e90:	d014      	beq.n	8006ebc <HAL_TIM_ConfigClockSource+0x32c>
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d010      	beq.n	8006ebc <HAL_TIM_ConfigClockSource+0x32c>
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d00c      	beq.n	8006ebc <HAL_TIM_ConfigClockSource+0x32c>
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	2b02      	cmp	r3, #2
 8006ea8:	d008      	beq.n	8006ebc <HAL_TIM_ConfigClockSource+0x32c>
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	2b0a      	cmp	r3, #10
 8006eb0:	d004      	beq.n	8006ebc <HAL_TIM_ConfigClockSource+0x32c>
 8006eb2:	f241 01ff 	movw	r1, #4351	; 0x10ff
 8006eb6:	4866      	ldr	r0, [pc, #408]	; (8007050 <HAL_TIM_ConfigClockSource+0x4c0>)
 8006eb8:	f7fa fe7a 	bl	8001bb0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	2b0f      	cmp	r3, #15
 8006ec2:	d904      	bls.n	8006ece <HAL_TIM_ConfigClockSource+0x33e>
 8006ec4:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 8006ec8:	4861      	ldr	r0, [pc, #388]	; (8007050 <HAL_TIM_ConfigClockSource+0x4c0>)
 8006eca:	f7fa fe71 	bl	8001bb0 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6818      	ldr	r0, [r3, #0]
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	6899      	ldr	r1, [r3, #8]
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	685a      	ldr	r2, [r3, #4]
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	68db      	ldr	r3, [r3, #12]
 8006ede:	f000 fb49 	bl	8007574 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	689a      	ldr	r2, [r3, #8]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ef0:	609a      	str	r2, [r3, #8]
      break;
 8006ef2:	e128      	b.n	8007146 <HAL_TIM_ConfigClockSource+0x5b6>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006efc:	d018      	beq.n	8006f30 <HAL_TIM_ConfigClockSource+0x3a0>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a4d      	ldr	r2, [pc, #308]	; (8007038 <HAL_TIM_ConfigClockSource+0x4a8>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d013      	beq.n	8006f30 <HAL_TIM_ConfigClockSource+0x3a0>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a4b      	ldr	r2, [pc, #300]	; (800703c <HAL_TIM_ConfigClockSource+0x4ac>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d00e      	beq.n	8006f30 <HAL_TIM_ConfigClockSource+0x3a0>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a4a      	ldr	r2, [pc, #296]	; (8007040 <HAL_TIM_ConfigClockSource+0x4b0>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d009      	beq.n	8006f30 <HAL_TIM_ConfigClockSource+0x3a0>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4a48      	ldr	r2, [pc, #288]	; (8007044 <HAL_TIM_ConfigClockSource+0x4b4>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d004      	beq.n	8006f30 <HAL_TIM_ConfigClockSource+0x3a0>
 8006f26:	f241 110f 	movw	r1, #4367	; 0x110f
 8006f2a:	4849      	ldr	r0, [pc, #292]	; (8007050 <HAL_TIM_ConfigClockSource+0x4c0>)
 8006f2c:	f7fa fe40 	bl	8001bb0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f38:	d014      	beq.n	8006f64 <HAL_TIM_ConfigClockSource+0x3d4>
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d010      	beq.n	8006f64 <HAL_TIM_ConfigClockSource+0x3d4>
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00c      	beq.n	8006f64 <HAL_TIM_ConfigClockSource+0x3d4>
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	685b      	ldr	r3, [r3, #4]
 8006f4e:	2b02      	cmp	r3, #2
 8006f50:	d008      	beq.n	8006f64 <HAL_TIM_ConfigClockSource+0x3d4>
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	2b0a      	cmp	r3, #10
 8006f58:	d004      	beq.n	8006f64 <HAL_TIM_ConfigClockSource+0x3d4>
 8006f5a:	f241 1112 	movw	r1, #4370	; 0x1112
 8006f5e:	483c      	ldr	r0, [pc, #240]	; (8007050 <HAL_TIM_ConfigClockSource+0x4c0>)
 8006f60:	f7fa fe26 	bl	8001bb0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	68db      	ldr	r3, [r3, #12]
 8006f68:	2b0f      	cmp	r3, #15
 8006f6a:	d904      	bls.n	8006f76 <HAL_TIM_ConfigClockSource+0x3e6>
 8006f6c:	f241 1113 	movw	r1, #4371	; 0x1113
 8006f70:	4837      	ldr	r0, [pc, #220]	; (8007050 <HAL_TIM_ConfigClockSource+0x4c0>)
 8006f72:	f7fa fe1d 	bl	8001bb0 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6818      	ldr	r0, [r3, #0]
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	6859      	ldr	r1, [r3, #4]
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	68db      	ldr	r3, [r3, #12]
 8006f82:	461a      	mov	r2, r3
 8006f84:	f000 fa7f 	bl	8007486 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	2150      	movs	r1, #80	; 0x50
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f000 fad6 	bl	8007540 <TIM_ITRx_SetConfig>
      break;
 8006f94:	e0d7      	b.n	8007146 <HAL_TIM_ConfigClockSource+0x5b6>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f9e:	d018      	beq.n	8006fd2 <HAL_TIM_ConfigClockSource+0x442>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a24      	ldr	r2, [pc, #144]	; (8007038 <HAL_TIM_ConfigClockSource+0x4a8>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d013      	beq.n	8006fd2 <HAL_TIM_ConfigClockSource+0x442>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4a23      	ldr	r2, [pc, #140]	; (800703c <HAL_TIM_ConfigClockSource+0x4ac>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d00e      	beq.n	8006fd2 <HAL_TIM_ConfigClockSource+0x442>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a21      	ldr	r2, [pc, #132]	; (8007040 <HAL_TIM_ConfigClockSource+0x4b0>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d009      	beq.n	8006fd2 <HAL_TIM_ConfigClockSource+0x442>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a20      	ldr	r2, [pc, #128]	; (8007044 <HAL_TIM_ConfigClockSource+0x4b4>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d004      	beq.n	8006fd2 <HAL_TIM_ConfigClockSource+0x442>
 8006fc8:	f241 111f 	movw	r1, #4383	; 0x111f
 8006fcc:	4820      	ldr	r0, [pc, #128]	; (8007050 <HAL_TIM_ConfigClockSource+0x4c0>)
 8006fce:	f7fa fdef 	bl	8001bb0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fda:	d014      	beq.n	8007006 <HAL_TIM_ConfigClockSource+0x476>
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d010      	beq.n	8007006 <HAL_TIM_ConfigClockSource+0x476>
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d00c      	beq.n	8007006 <HAL_TIM_ConfigClockSource+0x476>
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	2b02      	cmp	r3, #2
 8006ff2:	d008      	beq.n	8007006 <HAL_TIM_ConfigClockSource+0x476>
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	2b0a      	cmp	r3, #10
 8006ffa:	d004      	beq.n	8007006 <HAL_TIM_ConfigClockSource+0x476>
 8006ffc:	f241 1122 	movw	r1, #4386	; 0x1122
 8007000:	4813      	ldr	r0, [pc, #76]	; (8007050 <HAL_TIM_ConfigClockSource+0x4c0>)
 8007002:	f7fa fdd5 	bl	8001bb0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	2b0f      	cmp	r3, #15
 800700c:	d904      	bls.n	8007018 <HAL_TIM_ConfigClockSource+0x488>
 800700e:	f241 1123 	movw	r1, #4387	; 0x1123
 8007012:	480f      	ldr	r0, [pc, #60]	; (8007050 <HAL_TIM_ConfigClockSource+0x4c0>)
 8007014:	f7fa fdcc 	bl	8001bb0 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6818      	ldr	r0, [r3, #0]
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	6859      	ldr	r1, [r3, #4]
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	461a      	mov	r2, r3
 8007026:	f000 fa5c 	bl	80074e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	2160      	movs	r1, #96	; 0x60
 8007030:	4618      	mov	r0, r3
 8007032:	f000 fa85 	bl	8007540 <TIM_ITRx_SetConfig>
      break;
 8007036:	e086      	b.n	8007146 <HAL_TIM_ConfigClockSource+0x5b6>
 8007038:	40000400 	.word	0x40000400
 800703c:	40000800 	.word	0x40000800
 8007040:	40000c00 	.word	0x40000c00
 8007044:	40010800 	.word	0x40010800
 8007048:	40010c00 	.word	0x40010c00
 800704c:	40011000 	.word	0x40011000
 8007050:	0800b600 	.word	0x0800b600
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800705c:	d018      	beq.n	8007090 <HAL_TIM_ConfigClockSource+0x500>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a3f      	ldr	r2, [pc, #252]	; (8007160 <HAL_TIM_ConfigClockSource+0x5d0>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d013      	beq.n	8007090 <HAL_TIM_ConfigClockSource+0x500>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a3d      	ldr	r2, [pc, #244]	; (8007164 <HAL_TIM_ConfigClockSource+0x5d4>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d00e      	beq.n	8007090 <HAL_TIM_ConfigClockSource+0x500>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a3c      	ldr	r2, [pc, #240]	; (8007168 <HAL_TIM_ConfigClockSource+0x5d8>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d009      	beq.n	8007090 <HAL_TIM_ConfigClockSource+0x500>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a3a      	ldr	r2, [pc, #232]	; (800716c <HAL_TIM_ConfigClockSource+0x5dc>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d004      	beq.n	8007090 <HAL_TIM_ConfigClockSource+0x500>
 8007086:	f241 112f 	movw	r1, #4399	; 0x112f
 800708a:	4839      	ldr	r0, [pc, #228]	; (8007170 <HAL_TIM_ConfigClockSource+0x5e0>)
 800708c:	f7fa fd90 	bl	8001bb0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007098:	d014      	beq.n	80070c4 <HAL_TIM_ConfigClockSource+0x534>
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d010      	beq.n	80070c4 <HAL_TIM_ConfigClockSource+0x534>
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d00c      	beq.n	80070c4 <HAL_TIM_ConfigClockSource+0x534>
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	2b02      	cmp	r3, #2
 80070b0:	d008      	beq.n	80070c4 <HAL_TIM_ConfigClockSource+0x534>
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	2b0a      	cmp	r3, #10
 80070b8:	d004      	beq.n	80070c4 <HAL_TIM_ConfigClockSource+0x534>
 80070ba:	f241 1132 	movw	r1, #4402	; 0x1132
 80070be:	482c      	ldr	r0, [pc, #176]	; (8007170 <HAL_TIM_ConfigClockSource+0x5e0>)
 80070c0:	f7fa fd76 	bl	8001bb0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	2b0f      	cmp	r3, #15
 80070ca:	d904      	bls.n	80070d6 <HAL_TIM_ConfigClockSource+0x546>
 80070cc:	f241 1133 	movw	r1, #4403	; 0x1133
 80070d0:	4827      	ldr	r0, [pc, #156]	; (8007170 <HAL_TIM_ConfigClockSource+0x5e0>)
 80070d2:	f7fa fd6d 	bl	8001bb0 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6818      	ldr	r0, [r3, #0]
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	6859      	ldr	r1, [r3, #4]
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	68db      	ldr	r3, [r3, #12]
 80070e2:	461a      	mov	r2, r3
 80070e4:	f000 f9cf 	bl	8007486 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	2140      	movs	r1, #64	; 0x40
 80070ee:	4618      	mov	r0, r3
 80070f0:	f000 fa26 	bl	8007540 <TIM_ITRx_SetConfig>
      break;
 80070f4:	e027      	b.n	8007146 <HAL_TIM_ConfigClockSource+0x5b6>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070fe:	d018      	beq.n	8007132 <HAL_TIM_ConfigClockSource+0x5a2>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4a16      	ldr	r2, [pc, #88]	; (8007160 <HAL_TIM_ConfigClockSource+0x5d0>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d013      	beq.n	8007132 <HAL_TIM_ConfigClockSource+0x5a2>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a15      	ldr	r2, [pc, #84]	; (8007164 <HAL_TIM_ConfigClockSource+0x5d4>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d00e      	beq.n	8007132 <HAL_TIM_ConfigClockSource+0x5a2>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a13      	ldr	r2, [pc, #76]	; (8007168 <HAL_TIM_ConfigClockSource+0x5d8>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d009      	beq.n	8007132 <HAL_TIM_ConfigClockSource+0x5a2>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a12      	ldr	r2, [pc, #72]	; (800716c <HAL_TIM_ConfigClockSource+0x5dc>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d004      	beq.n	8007132 <HAL_TIM_ConfigClockSource+0x5a2>
 8007128:	f241 1142 	movw	r1, #4418	; 0x1142
 800712c:	4810      	ldr	r0, [pc, #64]	; (8007170 <HAL_TIM_ConfigClockSource+0x5e0>)
 800712e:	f7fa fd3f 	bl	8001bb0 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4619      	mov	r1, r3
 800713c:	4610      	mov	r0, r2
 800713e:	f000 f9ff 	bl	8007540 <TIM_ITRx_SetConfig>
      break;
 8007142:	e000      	b.n	8007146 <HAL_TIM_ConfigClockSource+0x5b6>
      break;
 8007144:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2201      	movs	r2, #1
 800714a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2200      	movs	r2, #0
 8007152:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8007156:	2300      	movs	r3, #0
}
 8007158:	4618      	mov	r0, r3
 800715a:	3710      	adds	r7, #16
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}
 8007160:	40000400 	.word	0x40000400
 8007164:	40000800 	.word	0x40000800
 8007168:	40000c00 	.word	0x40000c00
 800716c:	40010800 	.word	0x40010800
 8007170:	0800b600 	.word	0x0800b600

08007174 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007174:	b480      	push	{r7}
 8007176:	b083      	sub	sp, #12
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800717c:	bf00      	nop
 800717e:	370c      	adds	r7, #12
 8007180:	46bd      	mov	sp, r7
 8007182:	bc80      	pop	{r7}
 8007184:	4770      	bx	lr

08007186 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007186:	b480      	push	{r7}
 8007188:	b083      	sub	sp, #12
 800718a:	af00      	add	r7, sp, #0
 800718c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800718e:	bf00      	nop
 8007190:	370c      	adds	r7, #12
 8007192:	46bd      	mov	sp, r7
 8007194:	bc80      	pop	{r7}
 8007196:	4770      	bx	lr

08007198 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007198:	b480      	push	{r7}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80071a0:	bf00      	nop
 80071a2:	370c      	adds	r7, #12
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bc80      	pop	{r7}
 80071a8:	4770      	bx	lr

080071aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80071aa:	b480      	push	{r7}
 80071ac:	b083      	sub	sp, #12
 80071ae:	af00      	add	r7, sp, #0
 80071b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80071b2:	bf00      	nop
 80071b4:	370c      	adds	r7, #12
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bc80      	pop	{r7}
 80071ba:	4770      	bx	lr

080071bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80071bc:	b480      	push	{r7}
 80071be:	b085      	sub	sp, #20
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
 80071c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071d2:	d00f      	beq.n	80071f4 <TIM_Base_SetConfig+0x38>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	4a2b      	ldr	r2, [pc, #172]	; (8007284 <TIM_Base_SetConfig+0xc8>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d00b      	beq.n	80071f4 <TIM_Base_SetConfig+0x38>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	4a2a      	ldr	r2, [pc, #168]	; (8007288 <TIM_Base_SetConfig+0xcc>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d007      	beq.n	80071f4 <TIM_Base_SetConfig+0x38>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	4a29      	ldr	r2, [pc, #164]	; (800728c <TIM_Base_SetConfig+0xd0>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d003      	beq.n	80071f4 <TIM_Base_SetConfig+0x38>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	4a28      	ldr	r2, [pc, #160]	; (8007290 <TIM_Base_SetConfig+0xd4>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d108      	bne.n	8007206 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	68fa      	ldr	r2, [r7, #12]
 8007202:	4313      	orrs	r3, r2
 8007204:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800720c:	d017      	beq.n	800723e <TIM_Base_SetConfig+0x82>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	4a1c      	ldr	r2, [pc, #112]	; (8007284 <TIM_Base_SetConfig+0xc8>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d013      	beq.n	800723e <TIM_Base_SetConfig+0x82>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	4a1b      	ldr	r2, [pc, #108]	; (8007288 <TIM_Base_SetConfig+0xcc>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d00f      	beq.n	800723e <TIM_Base_SetConfig+0x82>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a1a      	ldr	r2, [pc, #104]	; (800728c <TIM_Base_SetConfig+0xd0>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d00b      	beq.n	800723e <TIM_Base_SetConfig+0x82>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	4a19      	ldr	r2, [pc, #100]	; (8007290 <TIM_Base_SetConfig+0xd4>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d007      	beq.n	800723e <TIM_Base_SetConfig+0x82>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4a18      	ldr	r2, [pc, #96]	; (8007294 <TIM_Base_SetConfig+0xd8>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d003      	beq.n	800723e <TIM_Base_SetConfig+0x82>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	4a17      	ldr	r2, [pc, #92]	; (8007298 <TIM_Base_SetConfig+0xdc>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d108      	bne.n	8007250 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007244:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	68db      	ldr	r3, [r3, #12]
 800724a:	68fa      	ldr	r2, [r7, #12]
 800724c:	4313      	orrs	r3, r2
 800724e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	691b      	ldr	r3, [r3, #16]
 800725a:	4313      	orrs	r3, r2
 800725c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	68fa      	ldr	r2, [r7, #12]
 8007262:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	689a      	ldr	r2, [r3, #8]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	681a      	ldr	r2, [r3, #0]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2201      	movs	r2, #1
 8007278:	615a      	str	r2, [r3, #20]
}
 800727a:	bf00      	nop
 800727c:	3714      	adds	r7, #20
 800727e:	46bd      	mov	sp, r7
 8007280:	bc80      	pop	{r7}
 8007282:	4770      	bx	lr
 8007284:	40000400 	.word	0x40000400
 8007288:	40000800 	.word	0x40000800
 800728c:	40000c00 	.word	0x40000c00
 8007290:	40010800 	.word	0x40010800
 8007294:	40010c00 	.word	0x40010c00
 8007298:	40011000 	.word	0x40011000

0800729c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800729c:	b480      	push	{r7}
 800729e:	b087      	sub	sp, #28
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
 80072a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6a1b      	ldr	r3, [r3, #32]
 80072aa:	f023 0201 	bic.w	r2, r3, #1
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6a1b      	ldr	r3, [r3, #32]
 80072b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	699b      	ldr	r3, [r3, #24]
 80072c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f023 0303 	bic.w	r3, r3, #3
 80072d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	68fa      	ldr	r2, [r7, #12]
 80072da:	4313      	orrs	r3, r2
 80072dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	f023 0302 	bic.w	r3, r3, #2
 80072e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	697a      	ldr	r2, [r7, #20]
 80072ec:	4313      	orrs	r3, r2
 80072ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	693a      	ldr	r2, [r7, #16]
 80072f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	68fa      	ldr	r2, [r7, #12]
 80072fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	685a      	ldr	r2, [r3, #4]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	697a      	ldr	r2, [r7, #20]
 8007308:	621a      	str	r2, [r3, #32]
}
 800730a:	bf00      	nop
 800730c:	371c      	adds	r7, #28
 800730e:	46bd      	mov	sp, r7
 8007310:	bc80      	pop	{r7}
 8007312:	4770      	bx	lr

08007314 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007314:	b480      	push	{r7}
 8007316:	b087      	sub	sp, #28
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6a1b      	ldr	r3, [r3, #32]
 8007322:	f023 0210 	bic.w	r2, r3, #16
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6a1b      	ldr	r3, [r3, #32]
 800732e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	699b      	ldr	r3, [r3, #24]
 800733a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800734a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	021b      	lsls	r3, r3, #8
 8007352:	68fa      	ldr	r2, [r7, #12]
 8007354:	4313      	orrs	r3, r2
 8007356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	f023 0320 	bic.w	r3, r3, #32
 800735e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	011b      	lsls	r3, r3, #4
 8007366:	697a      	ldr	r2, [r7, #20]
 8007368:	4313      	orrs	r3, r2
 800736a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	693a      	ldr	r2, [r7, #16]
 8007370:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	68fa      	ldr	r2, [r7, #12]
 8007376:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	685a      	ldr	r2, [r3, #4]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	697a      	ldr	r2, [r7, #20]
 8007384:	621a      	str	r2, [r3, #32]
}
 8007386:	bf00      	nop
 8007388:	371c      	adds	r7, #28
 800738a:	46bd      	mov	sp, r7
 800738c:	bc80      	pop	{r7}
 800738e:	4770      	bx	lr

08007390 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007390:	b480      	push	{r7}
 8007392:	b087      	sub	sp, #28
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6a1b      	ldr	r3, [r3, #32]
 800739e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6a1b      	ldr	r3, [r3, #32]
 80073aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	69db      	ldr	r3, [r3, #28]
 80073b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f023 0303 	bic.w	r3, r3, #3
 80073c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	68fa      	ldr	r2, [r7, #12]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	021b      	lsls	r3, r3, #8
 80073e0:	697a      	ldr	r2, [r7, #20]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	693a      	ldr	r2, [r7, #16]
 80073ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	68fa      	ldr	r2, [r7, #12]
 80073f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	685a      	ldr	r2, [r3, #4]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	697a      	ldr	r2, [r7, #20]
 80073fe:	621a      	str	r2, [r3, #32]
}
 8007400:	bf00      	nop
 8007402:	371c      	adds	r7, #28
 8007404:	46bd      	mov	sp, r7
 8007406:	bc80      	pop	{r7}
 8007408:	4770      	bx	lr

0800740a <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800740a:	b480      	push	{r7}
 800740c:	b087      	sub	sp, #28
 800740e:	af00      	add	r7, sp, #0
 8007410:	6078      	str	r0, [r7, #4]
 8007412:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6a1b      	ldr	r3, [r3, #32]
 8007418:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6a1b      	ldr	r3, [r3, #32]
 8007424:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	69db      	ldr	r3, [r3, #28]
 8007430:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007438:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007440:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	021b      	lsls	r3, r3, #8
 8007448:	68fa      	ldr	r2, [r7, #12]
 800744a:	4313      	orrs	r3, r2
 800744c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007454:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	031b      	lsls	r3, r3, #12
 800745c:	697a      	ldr	r2, [r7, #20]
 800745e:	4313      	orrs	r3, r2
 8007460:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	693a      	ldr	r2, [r7, #16]
 8007466:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	68fa      	ldr	r2, [r7, #12]
 800746c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	685a      	ldr	r2, [r3, #4]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	697a      	ldr	r2, [r7, #20]
 800747a:	621a      	str	r2, [r3, #32]
}
 800747c:	bf00      	nop
 800747e:	371c      	adds	r7, #28
 8007480:	46bd      	mov	sp, r7
 8007482:	bc80      	pop	{r7}
 8007484:	4770      	bx	lr

08007486 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007486:	b480      	push	{r7}
 8007488:	b087      	sub	sp, #28
 800748a:	af00      	add	r7, sp, #0
 800748c:	60f8      	str	r0, [r7, #12]
 800748e:	60b9      	str	r1, [r7, #8]
 8007490:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	6a1b      	ldr	r3, [r3, #32]
 8007496:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	6a1b      	ldr	r3, [r3, #32]
 800749c:	f023 0201 	bic.w	r2, r3, #1
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	699b      	ldr	r3, [r3, #24]
 80074a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	011b      	lsls	r3, r3, #4
 80074b6:	693a      	ldr	r2, [r7, #16]
 80074b8:	4313      	orrs	r3, r2
 80074ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	f023 030a 	bic.w	r3, r3, #10
 80074c2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80074c4:	697a      	ldr	r2, [r7, #20]
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	4313      	orrs	r3, r2
 80074ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	693a      	ldr	r2, [r7, #16]
 80074d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	697a      	ldr	r2, [r7, #20]
 80074d6:	621a      	str	r2, [r3, #32]
}
 80074d8:	bf00      	nop
 80074da:	371c      	adds	r7, #28
 80074dc:	46bd      	mov	sp, r7
 80074de:	bc80      	pop	{r7}
 80074e0:	4770      	bx	lr

080074e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074e2:	b480      	push	{r7}
 80074e4:	b087      	sub	sp, #28
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	60f8      	str	r0, [r7, #12]
 80074ea:	60b9      	str	r1, [r7, #8]
 80074ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	6a1b      	ldr	r3, [r3, #32]
 80074f2:	f023 0210 	bic.w	r2, r3, #16
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	699b      	ldr	r3, [r3, #24]
 80074fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	6a1b      	ldr	r3, [r3, #32]
 8007504:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800750c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	031b      	lsls	r3, r3, #12
 8007512:	697a      	ldr	r2, [r7, #20]
 8007514:	4313      	orrs	r3, r2
 8007516:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800751e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	011b      	lsls	r3, r3, #4
 8007524:	693a      	ldr	r2, [r7, #16]
 8007526:	4313      	orrs	r3, r2
 8007528:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	697a      	ldr	r2, [r7, #20]
 800752e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	693a      	ldr	r2, [r7, #16]
 8007534:	621a      	str	r2, [r3, #32]
}
 8007536:	bf00      	nop
 8007538:	371c      	adds	r7, #28
 800753a:	46bd      	mov	sp, r7
 800753c:	bc80      	pop	{r7}
 800753e:	4770      	bx	lr

08007540 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007540:	b480      	push	{r7}
 8007542:	b085      	sub	sp, #20
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007556:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007558:	683a      	ldr	r2, [r7, #0]
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	4313      	orrs	r3, r2
 800755e:	f043 0307 	orr.w	r3, r3, #7
 8007562:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	68fa      	ldr	r2, [r7, #12]
 8007568:	609a      	str	r2, [r3, #8]
}
 800756a:	bf00      	nop
 800756c:	3714      	adds	r7, #20
 800756e:	46bd      	mov	sp, r7
 8007570:	bc80      	pop	{r7}
 8007572:	4770      	bx	lr

08007574 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007574:	b480      	push	{r7}
 8007576:	b087      	sub	sp, #28
 8007578:	af00      	add	r7, sp, #0
 800757a:	60f8      	str	r0, [r7, #12]
 800757c:	60b9      	str	r1, [r7, #8]
 800757e:	607a      	str	r2, [r7, #4]
 8007580:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800758e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	021a      	lsls	r2, r3, #8
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	431a      	orrs	r2, r3
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	4313      	orrs	r3, r2
 800759c:	697a      	ldr	r2, [r7, #20]
 800759e:	4313      	orrs	r3, r2
 80075a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	697a      	ldr	r2, [r7, #20]
 80075a6:	609a      	str	r2, [r3, #8]
}
 80075a8:	bf00      	nop
 80075aa:	371c      	adds	r7, #28
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bc80      	pop	{r7}
 80075b0:	4770      	bx	lr
	...

080075b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b086      	sub	sp, #24
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	60f8      	str	r0, [r7, #12]
 80075bc:	60b9      	str	r1, [r7, #8]
 80075be:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075c6:	d01c      	beq.n	8007602 <TIM_CCxChannelCmd+0x4e>
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	4a26      	ldr	r2, [pc, #152]	; (8007664 <TIM_CCxChannelCmd+0xb0>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d018      	beq.n	8007602 <TIM_CCxChannelCmd+0x4e>
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	4a25      	ldr	r2, [pc, #148]	; (8007668 <TIM_CCxChannelCmd+0xb4>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d014      	beq.n	8007602 <TIM_CCxChannelCmd+0x4e>
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	4a24      	ldr	r2, [pc, #144]	; (800766c <TIM_CCxChannelCmd+0xb8>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d010      	beq.n	8007602 <TIM_CCxChannelCmd+0x4e>
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	4a23      	ldr	r2, [pc, #140]	; (8007670 <TIM_CCxChannelCmd+0xbc>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d00c      	beq.n	8007602 <TIM_CCxChannelCmd+0x4e>
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	4a22      	ldr	r2, [pc, #136]	; (8007674 <TIM_CCxChannelCmd+0xc0>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d008      	beq.n	8007602 <TIM_CCxChannelCmd+0x4e>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	4a21      	ldr	r2, [pc, #132]	; (8007678 <TIM_CCxChannelCmd+0xc4>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d004      	beq.n	8007602 <TIM_CCxChannelCmd+0x4e>
 80075f8:	f641 0169 	movw	r1, #6249	; 0x1869
 80075fc:	481f      	ldr	r0, [pc, #124]	; (800767c <TIM_CCxChannelCmd+0xc8>)
 80075fe:	f7fa fad7 	bl	8001bb0 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d010      	beq.n	800762a <TIM_CCxChannelCmd+0x76>
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	2b04      	cmp	r3, #4
 800760c:	d00d      	beq.n	800762a <TIM_CCxChannelCmd+0x76>
 800760e:	68bb      	ldr	r3, [r7, #8]
 8007610:	2b08      	cmp	r3, #8
 8007612:	d00a      	beq.n	800762a <TIM_CCxChannelCmd+0x76>
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	2b0c      	cmp	r3, #12
 8007618:	d007      	beq.n	800762a <TIM_CCxChannelCmd+0x76>
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	2b3c      	cmp	r3, #60	; 0x3c
 800761e:	d004      	beq.n	800762a <TIM_CCxChannelCmd+0x76>
 8007620:	f641 016a 	movw	r1, #6250	; 0x186a
 8007624:	4815      	ldr	r0, [pc, #84]	; (800767c <TIM_CCxChannelCmd+0xc8>)
 8007626:	f7fa fac3 	bl	8001bb0 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	f003 031f 	and.w	r3, r3, #31
 8007630:	2201      	movs	r2, #1
 8007632:	fa02 f303 	lsl.w	r3, r2, r3
 8007636:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6a1a      	ldr	r2, [r3, #32]
 800763c:	697b      	ldr	r3, [r7, #20]
 800763e:	43db      	mvns	r3, r3
 8007640:	401a      	ands	r2, r3
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6a1a      	ldr	r2, [r3, #32]
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	f003 031f 	and.w	r3, r3, #31
 8007650:	6879      	ldr	r1, [r7, #4]
 8007652:	fa01 f303 	lsl.w	r3, r1, r3
 8007656:	431a      	orrs	r2, r3
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	621a      	str	r2, [r3, #32]
}
 800765c:	bf00      	nop
 800765e:	3718      	adds	r7, #24
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}
 8007664:	40000400 	.word	0x40000400
 8007668:	40000800 	.word	0x40000800
 800766c:	40000c00 	.word	0x40000c00
 8007670:	40010800 	.word	0x40010800
 8007674:	40010c00 	.word	0x40010c00
 8007678:	40011000 	.word	0x40011000
 800767c:	0800b600 	.word	0x0800b600

08007680 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b084      	sub	sp, #16
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007692:	d017      	beq.n	80076c4 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a41      	ldr	r2, [pc, #260]	; (80077a0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d012      	beq.n	80076c4 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a40      	ldr	r2, [pc, #256]	; (80077a4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d00d      	beq.n	80076c4 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a3e      	ldr	r2, [pc, #248]	; (80077a8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d008      	beq.n	80076c4 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4a3d      	ldr	r2, [pc, #244]	; (80077ac <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d003      	beq.n	80076c4 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80076bc:	215a      	movs	r1, #90	; 0x5a
 80076be:	483c      	ldr	r0, [pc, #240]	; (80077b0 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 80076c0:	f7fa fa76 	bl	8001bb0 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d01f      	beq.n	800770c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	2b10      	cmp	r3, #16
 80076d2:	d01b      	beq.n	800770c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	2b20      	cmp	r3, #32
 80076da:	d017      	beq.n	800770c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	2b30      	cmp	r3, #48	; 0x30
 80076e2:	d013      	beq.n	800770c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	2b40      	cmp	r3, #64	; 0x40
 80076ea:	d00f      	beq.n	800770c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	2b50      	cmp	r3, #80	; 0x50
 80076f2:	d00b      	beq.n	800770c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	2b60      	cmp	r3, #96	; 0x60
 80076fa:	d007      	beq.n	800770c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2b70      	cmp	r3, #112	; 0x70
 8007702:	d003      	beq.n	800770c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007704:	215b      	movs	r1, #91	; 0x5b
 8007706:	482a      	ldr	r0, [pc, #168]	; (80077b0 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8007708:	f7fa fa52 	bl	8001bb0 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	685b      	ldr	r3, [r3, #4]
 8007710:	2b80      	cmp	r3, #128	; 0x80
 8007712:	d007      	beq.n	8007724 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d003      	beq.n	8007724 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 800771c:	215c      	movs	r1, #92	; 0x5c
 800771e:	4824      	ldr	r0, [pc, #144]	; (80077b0 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8007720:	f7fa fa46 	bl	8001bb0 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800772a:	2b01      	cmp	r3, #1
 800772c:	d101      	bne.n	8007732 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
 800772e:	2302      	movs	r3, #2
 8007730:	e032      	b.n	8007798 <HAL_TIMEx_MasterConfigSynchronization+0x118>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2201      	movs	r2, #1
 8007736:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2202      	movs	r2, #2
 800773e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007758:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	68fa      	ldr	r2, [r7, #12]
 8007760:	4313      	orrs	r3, r2
 8007762:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800776a:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	68ba      	ldr	r2, [r7, #8]
 8007772:	4313      	orrs	r3, r2
 8007774:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	68fa      	ldr	r2, [r7, #12]
 800777c:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	68ba      	ldr	r2, [r7, #8]
 8007784:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2201      	movs	r2, #1
 800778a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2200      	movs	r2, #0
 8007792:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8007796:	2300      	movs	r3, #0
}
 8007798:	4618      	mov	r0, r3
 800779a:	3710      	adds	r7, #16
 800779c:	46bd      	mov	sp, r7
 800779e:	bd80      	pop	{r7, pc}
 80077a0:	40000400 	.word	0x40000400
 80077a4:	40000800 	.word	0x40000800
 80077a8:	40000c00 	.word	0x40000c00
 80077ac:	40010800 	.word	0x40010800
 80077b0:	0800b638 	.word	0x0800b638

080077b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b082      	sub	sp, #8
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d101      	bne.n	80077c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80077c2:	2301      	movs	r3, #1
 80077c4:	e0aa      	b.n	800791c <HAL_UART_Init+0x168>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	699b      	ldr	r3, [r3, #24]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d02c      	beq.n	8007828 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2 and USART3 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	4a54      	ldr	r2, [pc, #336]	; (8007924 <HAL_UART_Init+0x170>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d00e      	beq.n	80077f6 <HAL_UART_Init+0x42>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4a52      	ldr	r2, [pc, #328]	; (8007928 <HAL_UART_Init+0x174>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d009      	beq.n	80077f6 <HAL_UART_Init+0x42>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a51      	ldr	r2, [pc, #324]	; (800792c <HAL_UART_Init+0x178>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d004      	beq.n	80077f6 <HAL_UART_Init+0x42>
 80077ec:	f240 1145 	movw	r1, #325	; 0x145
 80077f0:	484f      	ldr	r0, [pc, #316]	; (8007930 <HAL_UART_Init+0x17c>)
 80077f2:	f7fa f9dd 	bl	8001bb0 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	699b      	ldr	r3, [r3, #24]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d032      	beq.n	8007864 <HAL_UART_Init+0xb0>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	699b      	ldr	r3, [r3, #24]
 8007802:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007806:	d02d      	beq.n	8007864 <HAL_UART_Init+0xb0>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	699b      	ldr	r3, [r3, #24]
 800780c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007810:	d028      	beq.n	8007864 <HAL_UART_Init+0xb0>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	699b      	ldr	r3, [r3, #24]
 8007816:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800781a:	d023      	beq.n	8007864 <HAL_UART_Init+0xb0>
 800781c:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8007820:	4843      	ldr	r0, [pc, #268]	; (8007930 <HAL_UART_Init+0x17c>)
 8007822:	f7fa f9c5 	bl	8001bb0 <assert_failed>
 8007826:	e01d      	b.n	8007864 <HAL_UART_Init+0xb0>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a3d      	ldr	r2, [pc, #244]	; (8007924 <HAL_UART_Init+0x170>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d018      	beq.n	8007864 <HAL_UART_Init+0xb0>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a3c      	ldr	r2, [pc, #240]	; (8007928 <HAL_UART_Init+0x174>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d013      	beq.n	8007864 <HAL_UART_Init+0xb0>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a3a      	ldr	r2, [pc, #232]	; (800792c <HAL_UART_Init+0x178>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d00e      	beq.n	8007864 <HAL_UART_Init+0xb0>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a3a      	ldr	r2, [pc, #232]	; (8007934 <HAL_UART_Init+0x180>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d009      	beq.n	8007864 <HAL_UART_Init+0xb0>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a38      	ldr	r2, [pc, #224]	; (8007938 <HAL_UART_Init+0x184>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d004      	beq.n	8007864 <HAL_UART_Init+0xb0>
 800785a:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 800785e:	4834      	ldr	r0, [pc, #208]	; (8007930 <HAL_UART_Init+0x17c>)
 8007860:	f7fa f9a6 	bl	8001bb0 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	689b      	ldr	r3, [r3, #8]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d009      	beq.n	8007880 <HAL_UART_Init+0xcc>
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	689b      	ldr	r3, [r3, #8]
 8007870:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007874:	d004      	beq.n	8007880 <HAL_UART_Init+0xcc>
 8007876:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800787a:	482d      	ldr	r0, [pc, #180]	; (8007930 <HAL_UART_Init+0x17c>)
 800787c:	f7fa f998 	bl	8001bb0 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	69db      	ldr	r3, [r3, #28]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d009      	beq.n	800789c <HAL_UART_Init+0xe8>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	69db      	ldr	r3, [r3, #28]
 800788c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007890:	d004      	beq.n	800789c <HAL_UART_Init+0xe8>
 8007892:	f240 114d 	movw	r1, #333	; 0x14d
 8007896:	4826      	ldr	r0, [pc, #152]	; (8007930 <HAL_UART_Init+0x17c>)
 8007898:	f7fa f98a 	bl	8001bb0 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80078a2:	b2db      	uxtb	r3, r3
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d106      	bne.n	80078b6 <HAL_UART_Init+0x102>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2200      	movs	r2, #0
 80078ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f7fa fda3 	bl	80023fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2224      	movs	r2, #36	; 0x24
 80078ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	68da      	ldr	r2, [r3, #12]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80078cc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 fa60 	bl	8007d94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	691a      	ldr	r2, [r3, #16]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80078e2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	695a      	ldr	r2, [r3, #20]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80078f2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	68da      	ldr	r2, [r3, #12]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007902:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2200      	movs	r2, #0
 8007908:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2220      	movs	r2, #32
 800790e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2220      	movs	r2, #32
 8007916:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800791a:	2300      	movs	r3, #0
}
 800791c:	4618      	mov	r0, r3
 800791e:	3708      	adds	r7, #8
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}
 8007924:	40013800 	.word	0x40013800
 8007928:	40004400 	.word	0x40004400
 800792c:	40004800 	.word	0x40004800
 8007930:	0800b674 	.word	0x0800b674
 8007934:	40004c00 	.word	0x40004c00
 8007938:	40005000 	.word	0x40005000

0800793c <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b088      	sub	sp, #32
 8007940:	af02      	add	r7, sp, #8
 8007942:	60f8      	str	r0, [r7, #12]
 8007944:	60b9      	str	r1, [r7, #8]
 8007946:	603b      	str	r3, [r7, #0]
 8007948:	4613      	mov	r3, r2
 800794a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800794c:	2300      	movs	r3, #0
 800794e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007956:	b2db      	uxtb	r3, r3
 8007958:	2b20      	cmp	r3, #32
 800795a:	f040 8083 	bne.w	8007a64 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d002      	beq.n	800796a <HAL_UART_Transmit+0x2e>
 8007964:	88fb      	ldrh	r3, [r7, #6]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d101      	bne.n	800796e <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800796a:	2301      	movs	r3, #1
 800796c:	e07b      	b.n	8007a66 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007974:	2b01      	cmp	r3, #1
 8007976:	d101      	bne.n	800797c <HAL_UART_Transmit+0x40>
 8007978:	2302      	movs	r3, #2
 800797a:	e074      	b.n	8007a66 <HAL_UART_Transmit+0x12a>
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2201      	movs	r2, #1
 8007980:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2200      	movs	r2, #0
 8007988:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2221      	movs	r2, #33	; 0x21
 800798e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007992:	f7fa fe1d 	bl	80025d0 <HAL_GetTick>
 8007996:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	88fa      	ldrh	r2, [r7, #6]
 800799c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	88fa      	ldrh	r2, [r7, #6]
 80079a2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80079a4:	e042      	b.n	8007a2c <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	3b01      	subs	r3, #1
 80079ae:	b29a      	uxth	r2, r3
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079bc:	d122      	bne.n	8007a04 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	9300      	str	r3, [sp, #0]
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	2200      	movs	r2, #0
 80079c6:	2180      	movs	r1, #128	; 0x80
 80079c8:	68f8      	ldr	r0, [r7, #12]
 80079ca:	f000 f966 	bl	8007c9a <UART_WaitOnFlagUntilTimeout>
 80079ce:	4603      	mov	r3, r0
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d001      	beq.n	80079d8 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80079d4:	2303      	movs	r3, #3
 80079d6:	e046      	b.n	8007a66 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80079dc:	693b      	ldr	r3, [r7, #16]
 80079de:	881b      	ldrh	r3, [r3, #0]
 80079e0:	461a      	mov	r2, r3
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079ea:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	691b      	ldr	r3, [r3, #16]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d103      	bne.n	80079fc <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	3302      	adds	r3, #2
 80079f8:	60bb      	str	r3, [r7, #8]
 80079fa:	e017      	b.n	8007a2c <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	3301      	adds	r3, #1
 8007a00:	60bb      	str	r3, [r7, #8]
 8007a02:	e013      	b.n	8007a2c <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	9300      	str	r3, [sp, #0]
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	2180      	movs	r1, #128	; 0x80
 8007a0e:	68f8      	ldr	r0, [r7, #12]
 8007a10:	f000 f943 	bl	8007c9a <UART_WaitOnFlagUntilTimeout>
 8007a14:	4603      	mov	r3, r0
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d001      	beq.n	8007a1e <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8007a1a:	2303      	movs	r3, #3
 8007a1c:	e023      	b.n	8007a66 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	1c5a      	adds	r2, r3, #1
 8007a22:	60ba      	str	r2, [r7, #8]
 8007a24:	781a      	ldrb	r2, [r3, #0]
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1b7      	bne.n	80079a6 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	9300      	str	r3, [sp, #0]
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	2140      	movs	r1, #64	; 0x40
 8007a40:	68f8      	ldr	r0, [r7, #12]
 8007a42:	f000 f92a 	bl	8007c9a <UART_WaitOnFlagUntilTimeout>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d001      	beq.n	8007a50 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8007a4c:	2303      	movs	r3, #3
 8007a4e:	e00a      	b.n	8007a66 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2220      	movs	r2, #32
 8007a54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8007a60:	2300      	movs	r3, #0
 8007a62:	e000      	b.n	8007a66 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8007a64:	2302      	movs	r3, #2
  }
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	3718      	adds	r7, #24
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
	...

08007a70 <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b086      	sub	sp, #24
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	60f8      	str	r0, [r7, #12]
 8007a78:	60b9      	str	r1, [r7, #8]
 8007a7a:	4613      	mov	r3, r2
 8007a7c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007a84:	b2db      	uxtb	r3, r3
 8007a86:	2b20      	cmp	r3, #32
 8007a88:	d166      	bne.n	8007b58 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d002      	beq.n	8007a96 <HAL_UART_Receive_DMA+0x26>
 8007a90:	88fb      	ldrh	r3, [r7, #6]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d101      	bne.n	8007a9a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007a96:	2301      	movs	r3, #1
 8007a98:	e05f      	b.n	8007b5a <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007aa0:	2b01      	cmp	r3, #1
 8007aa2:	d101      	bne.n	8007aa8 <HAL_UART_Receive_DMA+0x38>
 8007aa4:	2302      	movs	r3, #2
 8007aa6:	e058      	b.n	8007b5a <HAL_UART_Receive_DMA+0xea>
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2201      	movs	r2, #1
 8007aac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007ab0:	68ba      	ldr	r2, [r7, #8]
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	88fa      	ldrh	r2, [r7, #6]
 8007aba:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2222      	movs	r2, #34	; 0x22
 8007ac6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ace:	4a25      	ldr	r2, [pc, #148]	; (8007b64 <HAL_UART_Receive_DMA+0xf4>)
 8007ad0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ad6:	4a24      	ldr	r2, [pc, #144]	; (8007b68 <HAL_UART_Receive_DMA+0xf8>)
 8007ad8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ade:	4a23      	ldr	r2, [pc, #140]	; (8007b6c <HAL_UART_Receive_DMA+0xfc>)
 8007ae0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 8007aea:	f107 0308 	add.w	r3, r7, #8
 8007aee:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	3304      	adds	r3, #4
 8007afa:	4619      	mov	r1, r3
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	681a      	ldr	r2, [r3, #0]
 8007b00:	88fb      	ldrh	r3, [r7, #6]
 8007b02:	f7fb ff27 	bl	8003954 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8007b06:	2300      	movs	r3, #0
 8007b08:	613b      	str	r3, [r7, #16]
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	613b      	str	r3, [r7, #16]
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	613b      	str	r3, [r7, #16]
 8007b1a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	68da      	ldr	r2, [r3, #12]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b32:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	695a      	ldr	r2, [r3, #20]
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f042 0201 	orr.w	r2, r2, #1
 8007b42:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	695a      	ldr	r2, [r3, #20]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b52:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8007b54:	2300      	movs	r3, #0
 8007b56:	e000      	b.n	8007b5a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007b58:	2302      	movs	r3, #2
  }
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3718      	adds	r7, #24
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}
 8007b62:	bf00      	nop
 8007b64:	08007b83 	.word	0x08007b83
 8007b68:	08007beb 	.word	0x08007beb
 8007b6c:	08007c07 	.word	0x08007c07

08007b70 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b083      	sub	sp, #12
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007b78:	bf00      	nop
 8007b7a:	370c      	adds	r7, #12
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bc80      	pop	{r7}
 8007b80:	4770      	bx	lr

08007b82 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007b82:	b580      	push	{r7, lr}
 8007b84:	b084      	sub	sp, #16
 8007b86:	af00      	add	r7, sp, #0
 8007b88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b8e:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f003 0320 	and.w	r3, r3, #32
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d11e      	bne.n	8007bdc <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	68da      	ldr	r2, [r3, #12]
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007bb2:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	695a      	ldr	r2, [r3, #20]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f022 0201 	bic.w	r2, r2, #1
 8007bc2:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	695a      	ldr	r2, [r3, #20]
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007bd2:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2220      	movs	r2, #32
 8007bd8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8007bdc:	68f8      	ldr	r0, [r7, #12]
 8007bde:	f7f9 f981 	bl	8000ee4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007be2:	bf00      	nop
 8007be4:	3710      	adds	r7, #16
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}

08007bea <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007bea:	b580      	push	{r7, lr}
 8007bec:	b084      	sub	sp, #16
 8007bee:	af00      	add	r7, sp, #0
 8007bf0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bf6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8007bf8:	68f8      	ldr	r0, [r7, #12]
 8007bfa:	f7ff ffb9 	bl	8007b70 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bfe:	bf00      	nop
 8007c00:	3710      	adds	r7, #16
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}

08007c06 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007c06:	b580      	push	{r7, lr}
 8007c08:	b084      	sub	sp, #16
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c16:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	695b      	ldr	r3, [r3, #20]
 8007c1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c22:	2b80      	cmp	r3, #128	; 0x80
 8007c24:	bf0c      	ite	eq
 8007c26:	2301      	moveq	r3, #1
 8007c28:	2300      	movne	r3, #0
 8007c2a:	b2db      	uxtb	r3, r3
 8007c2c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007c34:	b2db      	uxtb	r3, r3
 8007c36:	2b21      	cmp	r3, #33	; 0x21
 8007c38:	d108      	bne.n	8007c4c <UART_DMAError+0x46>
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d005      	beq.n	8007c4c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	2200      	movs	r2, #0
 8007c44:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007c46:	68b8      	ldr	r0, [r7, #8]
 8007c48:	f000 f871 	bl	8007d2e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	695b      	ldr	r3, [r3, #20]
 8007c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c56:	2b40      	cmp	r3, #64	; 0x40
 8007c58:	bf0c      	ite	eq
 8007c5a:	2301      	moveq	r3, #1
 8007c5c:	2300      	movne	r3, #0
 8007c5e:	b2db      	uxtb	r3, r3
 8007c60:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	2b22      	cmp	r3, #34	; 0x22
 8007c6c:	d108      	bne.n	8007c80 <UART_DMAError+0x7a>
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d005      	beq.n	8007c80 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	2200      	movs	r2, #0
 8007c78:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007c7a:	68b8      	ldr	r0, [r7, #8]
 8007c7c:	f000 f86c 	bl	8007d58 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c84:	f043 0210 	orr.w	r2, r3, #16
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c8c:	68b8      	ldr	r0, [r7, #8]
 8007c8e:	f7f9 f94b 	bl	8000f28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c92:	bf00      	nop
 8007c94:	3710      	adds	r7, #16
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}

08007c9a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007c9a:	b580      	push	{r7, lr}
 8007c9c:	b084      	sub	sp, #16
 8007c9e:	af00      	add	r7, sp, #0
 8007ca0:	60f8      	str	r0, [r7, #12]
 8007ca2:	60b9      	str	r1, [r7, #8]
 8007ca4:	603b      	str	r3, [r7, #0]
 8007ca6:	4613      	mov	r3, r2
 8007ca8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007caa:	e02c      	b.n	8007d06 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cac:	69bb      	ldr	r3, [r7, #24]
 8007cae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cb2:	d028      	beq.n	8007d06 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007cb4:	69bb      	ldr	r3, [r7, #24]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d007      	beq.n	8007cca <UART_WaitOnFlagUntilTimeout+0x30>
 8007cba:	f7fa fc89 	bl	80025d0 <HAL_GetTick>
 8007cbe:	4602      	mov	r2, r0
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	1ad3      	subs	r3, r2, r3
 8007cc4:	69ba      	ldr	r2, [r7, #24]
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d21d      	bcs.n	8007d06 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	68da      	ldr	r2, [r3, #12]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007cd8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	695a      	ldr	r2, [r3, #20]
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f022 0201 	bic.w	r2, r2, #1
 8007ce8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	2220      	movs	r2, #32
 8007cee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	2220      	movs	r2, #32
 8007cf6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8007d02:	2303      	movs	r3, #3
 8007d04:	e00f      	b.n	8007d26 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	4013      	ands	r3, r2
 8007d10:	68ba      	ldr	r2, [r7, #8]
 8007d12:	429a      	cmp	r2, r3
 8007d14:	bf0c      	ite	eq
 8007d16:	2301      	moveq	r3, #1
 8007d18:	2300      	movne	r3, #0
 8007d1a:	b2db      	uxtb	r3, r3
 8007d1c:	461a      	mov	r2, r3
 8007d1e:	79fb      	ldrb	r3, [r7, #7]
 8007d20:	429a      	cmp	r2, r3
 8007d22:	d0c3      	beq.n	8007cac <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007d24:	2300      	movs	r3, #0
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3710      	adds	r7, #16
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}

08007d2e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007d2e:	b480      	push	{r7}
 8007d30:	b083      	sub	sp, #12
 8007d32:	af00      	add	r7, sp, #0
 8007d34:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	68da      	ldr	r2, [r3, #12]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007d44:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2220      	movs	r2, #32
 8007d4a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8007d4e:	bf00      	nop
 8007d50:	370c      	adds	r7, #12
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bc80      	pop	{r7}
 8007d56:	4770      	bx	lr

08007d58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b083      	sub	sp, #12
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	68da      	ldr	r2, [r3, #12]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007d6e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	695a      	ldr	r2, [r3, #20]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f022 0201 	bic.w	r2, r2, #1
 8007d7e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2220      	movs	r2, #32
 8007d84:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007d88:	bf00      	nop
 8007d8a:	370c      	adds	r7, #12
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bc80      	pop	{r7}
 8007d90:	4770      	bx	lr
	...

08007d94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b084      	sub	sp, #16
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	4ab2      	ldr	r2, [pc, #712]	; (800806c <UART_SetConfig+0x2d8>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d904      	bls.n	8007db0 <UART_SetConfig+0x1c>
 8007da6:	f640 31e2 	movw	r1, #3042	; 0xbe2
 8007daa:	48b1      	ldr	r0, [pc, #708]	; (8008070 <UART_SetConfig+0x2dc>)
 8007dac:	f7f9 ff00 	bl	8001bb0 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	68db      	ldr	r3, [r3, #12]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d009      	beq.n	8007dcc <UART_SetConfig+0x38>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	68db      	ldr	r3, [r3, #12]
 8007dbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dc0:	d004      	beq.n	8007dcc <UART_SetConfig+0x38>
 8007dc2:	f640 31e3 	movw	r1, #3043	; 0xbe3
 8007dc6:	48aa      	ldr	r0, [pc, #680]	; (8008070 <UART_SetConfig+0x2dc>)
 8007dc8:	f7f9 fef2 	bl	8001bb0 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	691b      	ldr	r3, [r3, #16]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d00e      	beq.n	8007df2 <UART_SetConfig+0x5e>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	691b      	ldr	r3, [r3, #16]
 8007dd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ddc:	d009      	beq.n	8007df2 <UART_SetConfig+0x5e>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	691b      	ldr	r3, [r3, #16]
 8007de2:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007de6:	d004      	beq.n	8007df2 <UART_SetConfig+0x5e>
 8007de8:	f640 31e4 	movw	r1, #3044	; 0xbe4
 8007dec:	48a0      	ldr	r0, [pc, #640]	; (8008070 <UART_SetConfig+0x2dc>)
 8007dee:	f7f9 fedf 	bl	8001bb0 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	695a      	ldr	r2, [r3, #20]
 8007df6:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8007dfa:	4013      	ands	r3, r2
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d103      	bne.n	8007e08 <UART_SetConfig+0x74>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	695b      	ldr	r3, [r3, #20]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d104      	bne.n	8007e12 <UART_SetConfig+0x7e>
 8007e08:	f640 31e5 	movw	r1, #3045	; 0xbe5
 8007e0c:	4898      	ldr	r0, [pc, #608]	; (8008070 <UART_SetConfig+0x2dc>)
 8007e0e:	f7f9 fecf 	bl	8001bb0 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	691b      	ldr	r3, [r3, #16]
 8007e18:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	68da      	ldr	r2, [r3, #12]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	430a      	orrs	r2, r1
 8007e26:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	689a      	ldr	r2, [r3, #8]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	691b      	ldr	r3, [r3, #16]
 8007e30:	431a      	orrs	r2, r3
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	695b      	ldr	r3, [r3, #20]
 8007e36:	431a      	orrs	r2, r3
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	69db      	ldr	r3, [r3, #28]
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	68db      	ldr	r3, [r3, #12]
 8007e46:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007e4a:	f023 030c 	bic.w	r3, r3, #12
 8007e4e:	687a      	ldr	r2, [r7, #4]
 8007e50:	6812      	ldr	r2, [r2, #0]
 8007e52:	68f9      	ldr	r1, [r7, #12]
 8007e54:	430b      	orrs	r3, r1
 8007e56:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	695b      	ldr	r3, [r3, #20]
 8007e5e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	699a      	ldr	r2, [r3, #24]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	430a      	orrs	r2, r1
 8007e6c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	69db      	ldr	r3, [r3, #28]
 8007e72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e76:	f040 80a5 	bne.w	8007fc4 <UART_SetConfig+0x230>
  {
    /*------- UART-associated USART registers setting : BRR Configuration ------*/
    if((huart->Instance == USART1))
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4a7d      	ldr	r2, [pc, #500]	; (8008074 <UART_SetConfig+0x2e0>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d14f      	bne.n	8007f24 <UART_SetConfig+0x190>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e84:	f7fe f842 	bl	8005f0c <HAL_RCC_GetPCLK2Freq>
 8007e88:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e8a:	68ba      	ldr	r2, [r7, #8]
 8007e8c:	4613      	mov	r3, r2
 8007e8e:	009b      	lsls	r3, r3, #2
 8007e90:	4413      	add	r3, r2
 8007e92:	009a      	lsls	r2, r3, #2
 8007e94:	441a      	add	r2, r3
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	005b      	lsls	r3, r3, #1
 8007e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ea0:	4a75      	ldr	r2, [pc, #468]	; (8008078 <UART_SetConfig+0x2e4>)
 8007ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ea6:	095b      	lsrs	r3, r3, #5
 8007ea8:	0119      	lsls	r1, r3, #4
 8007eaa:	68ba      	ldr	r2, [r7, #8]
 8007eac:	4613      	mov	r3, r2
 8007eae:	009b      	lsls	r3, r3, #2
 8007eb0:	4413      	add	r3, r2
 8007eb2:	009a      	lsls	r2, r3, #2
 8007eb4:	441a      	add	r2, r3
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	005b      	lsls	r3, r3, #1
 8007ebc:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ec0:	4b6d      	ldr	r3, [pc, #436]	; (8008078 <UART_SetConfig+0x2e4>)
 8007ec2:	fba3 0302 	umull	r0, r3, r3, r2
 8007ec6:	095b      	lsrs	r3, r3, #5
 8007ec8:	2064      	movs	r0, #100	; 0x64
 8007eca:	fb00 f303 	mul.w	r3, r0, r3
 8007ece:	1ad3      	subs	r3, r2, r3
 8007ed0:	00db      	lsls	r3, r3, #3
 8007ed2:	3332      	adds	r3, #50	; 0x32
 8007ed4:	4a68      	ldr	r2, [pc, #416]	; (8008078 <UART_SetConfig+0x2e4>)
 8007ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8007eda:	095b      	lsrs	r3, r3, #5
 8007edc:	005b      	lsls	r3, r3, #1
 8007ede:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007ee2:	4419      	add	r1, r3
 8007ee4:	68ba      	ldr	r2, [r7, #8]
 8007ee6:	4613      	mov	r3, r2
 8007ee8:	009b      	lsls	r3, r3, #2
 8007eea:	4413      	add	r3, r2
 8007eec:	009a      	lsls	r2, r3, #2
 8007eee:	441a      	add	r2, r3
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	005b      	lsls	r3, r3, #1
 8007ef6:	fbb2 f2f3 	udiv	r2, r2, r3
 8007efa:	4b5f      	ldr	r3, [pc, #380]	; (8008078 <UART_SetConfig+0x2e4>)
 8007efc:	fba3 0302 	umull	r0, r3, r3, r2
 8007f00:	095b      	lsrs	r3, r3, #5
 8007f02:	2064      	movs	r0, #100	; 0x64
 8007f04:	fb00 f303 	mul.w	r3, r0, r3
 8007f08:	1ad3      	subs	r3, r2, r3
 8007f0a:	00db      	lsls	r3, r3, #3
 8007f0c:	3332      	adds	r3, #50	; 0x32
 8007f0e:	4a5a      	ldr	r2, [pc, #360]	; (8008078 <UART_SetConfig+0x2e4>)
 8007f10:	fba2 2303 	umull	r2, r3, r2, r3
 8007f14:	095b      	lsrs	r3, r3, #5
 8007f16:	f003 0207 	and.w	r2, r3, #7
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	440a      	add	r2, r1
 8007f20:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8007f22:	e0f9      	b.n	8008118 <UART_SetConfig+0x384>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007f24:	f7fd ffde 	bl	8005ee4 <HAL_RCC_GetPCLK1Freq>
 8007f28:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007f2a:	68ba      	ldr	r2, [r7, #8]
 8007f2c:	4613      	mov	r3, r2
 8007f2e:	009b      	lsls	r3, r3, #2
 8007f30:	4413      	add	r3, r2
 8007f32:	009a      	lsls	r2, r3, #2
 8007f34:	441a      	add	r2, r3
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	005b      	lsls	r3, r3, #1
 8007f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f40:	4a4d      	ldr	r2, [pc, #308]	; (8008078 <UART_SetConfig+0x2e4>)
 8007f42:	fba2 2303 	umull	r2, r3, r2, r3
 8007f46:	095b      	lsrs	r3, r3, #5
 8007f48:	0119      	lsls	r1, r3, #4
 8007f4a:	68ba      	ldr	r2, [r7, #8]
 8007f4c:	4613      	mov	r3, r2
 8007f4e:	009b      	lsls	r3, r3, #2
 8007f50:	4413      	add	r3, r2
 8007f52:	009a      	lsls	r2, r3, #2
 8007f54:	441a      	add	r2, r3
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	685b      	ldr	r3, [r3, #4]
 8007f5a:	005b      	lsls	r3, r3, #1
 8007f5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007f60:	4b45      	ldr	r3, [pc, #276]	; (8008078 <UART_SetConfig+0x2e4>)
 8007f62:	fba3 0302 	umull	r0, r3, r3, r2
 8007f66:	095b      	lsrs	r3, r3, #5
 8007f68:	2064      	movs	r0, #100	; 0x64
 8007f6a:	fb00 f303 	mul.w	r3, r0, r3
 8007f6e:	1ad3      	subs	r3, r2, r3
 8007f70:	00db      	lsls	r3, r3, #3
 8007f72:	3332      	adds	r3, #50	; 0x32
 8007f74:	4a40      	ldr	r2, [pc, #256]	; (8008078 <UART_SetConfig+0x2e4>)
 8007f76:	fba2 2303 	umull	r2, r3, r2, r3
 8007f7a:	095b      	lsrs	r3, r3, #5
 8007f7c:	005b      	lsls	r3, r3, #1
 8007f7e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007f82:	4419      	add	r1, r3
 8007f84:	68ba      	ldr	r2, [r7, #8]
 8007f86:	4613      	mov	r3, r2
 8007f88:	009b      	lsls	r3, r3, #2
 8007f8a:	4413      	add	r3, r2
 8007f8c:	009a      	lsls	r2, r3, #2
 8007f8e:	441a      	add	r2, r3
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	005b      	lsls	r3, r3, #1
 8007f96:	fbb2 f2f3 	udiv	r2, r2, r3
 8007f9a:	4b37      	ldr	r3, [pc, #220]	; (8008078 <UART_SetConfig+0x2e4>)
 8007f9c:	fba3 0302 	umull	r0, r3, r3, r2
 8007fa0:	095b      	lsrs	r3, r3, #5
 8007fa2:	2064      	movs	r0, #100	; 0x64
 8007fa4:	fb00 f303 	mul.w	r3, r0, r3
 8007fa8:	1ad3      	subs	r3, r2, r3
 8007faa:	00db      	lsls	r3, r3, #3
 8007fac:	3332      	adds	r3, #50	; 0x32
 8007fae:	4a32      	ldr	r2, [pc, #200]	; (8008078 <UART_SetConfig+0x2e4>)
 8007fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8007fb4:	095b      	lsrs	r3, r3, #5
 8007fb6:	f003 0207 	and.w	r2, r3, #7
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	440a      	add	r2, r1
 8007fc0:	609a      	str	r2, [r3, #8]
}
 8007fc2:	e0a9      	b.n	8008118 <UART_SetConfig+0x384>
    if((huart->Instance == USART1))
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a2a      	ldr	r2, [pc, #168]	; (8008074 <UART_SetConfig+0x2e0>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d156      	bne.n	800807c <UART_SetConfig+0x2e8>
      pclk = HAL_RCC_GetPCLK2Freq();
 8007fce:	f7fd ff9d 	bl	8005f0c <HAL_RCC_GetPCLK2Freq>
 8007fd2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007fd4:	68ba      	ldr	r2, [r7, #8]
 8007fd6:	4613      	mov	r3, r2
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	4413      	add	r3, r2
 8007fdc:	009a      	lsls	r2, r3, #2
 8007fde:	441a      	add	r2, r3
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	685b      	ldr	r3, [r3, #4]
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fea:	4a23      	ldr	r2, [pc, #140]	; (8008078 <UART_SetConfig+0x2e4>)
 8007fec:	fba2 2303 	umull	r2, r3, r2, r3
 8007ff0:	095b      	lsrs	r3, r3, #5
 8007ff2:	0119      	lsls	r1, r3, #4
 8007ff4:	68ba      	ldr	r2, [r7, #8]
 8007ff6:	4613      	mov	r3, r2
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	4413      	add	r3, r2
 8007ffc:	009a      	lsls	r2, r3, #2
 8007ffe:	441a      	add	r2, r3
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	009b      	lsls	r3, r3, #2
 8008006:	fbb2 f2f3 	udiv	r2, r2, r3
 800800a:	4b1b      	ldr	r3, [pc, #108]	; (8008078 <UART_SetConfig+0x2e4>)
 800800c:	fba3 0302 	umull	r0, r3, r3, r2
 8008010:	095b      	lsrs	r3, r3, #5
 8008012:	2064      	movs	r0, #100	; 0x64
 8008014:	fb00 f303 	mul.w	r3, r0, r3
 8008018:	1ad3      	subs	r3, r2, r3
 800801a:	011b      	lsls	r3, r3, #4
 800801c:	3332      	adds	r3, #50	; 0x32
 800801e:	4a16      	ldr	r2, [pc, #88]	; (8008078 <UART_SetConfig+0x2e4>)
 8008020:	fba2 2303 	umull	r2, r3, r2, r3
 8008024:	095b      	lsrs	r3, r3, #5
 8008026:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800802a:	4419      	add	r1, r3
 800802c:	68ba      	ldr	r2, [r7, #8]
 800802e:	4613      	mov	r3, r2
 8008030:	009b      	lsls	r3, r3, #2
 8008032:	4413      	add	r3, r2
 8008034:	009a      	lsls	r2, r3, #2
 8008036:	441a      	add	r2, r3
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	fbb2 f2f3 	udiv	r2, r2, r3
 8008042:	4b0d      	ldr	r3, [pc, #52]	; (8008078 <UART_SetConfig+0x2e4>)
 8008044:	fba3 0302 	umull	r0, r3, r3, r2
 8008048:	095b      	lsrs	r3, r3, #5
 800804a:	2064      	movs	r0, #100	; 0x64
 800804c:	fb00 f303 	mul.w	r3, r0, r3
 8008050:	1ad3      	subs	r3, r2, r3
 8008052:	011b      	lsls	r3, r3, #4
 8008054:	3332      	adds	r3, #50	; 0x32
 8008056:	4a08      	ldr	r2, [pc, #32]	; (8008078 <UART_SetConfig+0x2e4>)
 8008058:	fba2 2303 	umull	r2, r3, r2, r3
 800805c:	095b      	lsrs	r3, r3, #5
 800805e:	f003 020f 	and.w	r2, r3, #15
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	440a      	add	r2, r1
 8008068:	609a      	str	r2, [r3, #8]
}
 800806a:	e055      	b.n	8008118 <UART_SetConfig+0x384>
 800806c:	003d0900 	.word	0x003d0900
 8008070:	0800b674 	.word	0x0800b674
 8008074:	40013800 	.word	0x40013800
 8008078:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 800807c:	f7fd ff32 	bl	8005ee4 <HAL_RCC_GetPCLK1Freq>
 8008080:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008082:	68ba      	ldr	r2, [r7, #8]
 8008084:	4613      	mov	r3, r2
 8008086:	009b      	lsls	r3, r3, #2
 8008088:	4413      	add	r3, r2
 800808a:	009a      	lsls	r2, r3, #2
 800808c:	441a      	add	r2, r3
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	fbb2 f3f3 	udiv	r3, r2, r3
 8008098:	4a21      	ldr	r2, [pc, #132]	; (8008120 <UART_SetConfig+0x38c>)
 800809a:	fba2 2303 	umull	r2, r3, r2, r3
 800809e:	095b      	lsrs	r3, r3, #5
 80080a0:	0119      	lsls	r1, r3, #4
 80080a2:	68ba      	ldr	r2, [r7, #8]
 80080a4:	4613      	mov	r3, r2
 80080a6:	009b      	lsls	r3, r3, #2
 80080a8:	4413      	add	r3, r2
 80080aa:	009a      	lsls	r2, r3, #2
 80080ac:	441a      	add	r2, r3
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	009b      	lsls	r3, r3, #2
 80080b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80080b8:	4b19      	ldr	r3, [pc, #100]	; (8008120 <UART_SetConfig+0x38c>)
 80080ba:	fba3 0302 	umull	r0, r3, r3, r2
 80080be:	095b      	lsrs	r3, r3, #5
 80080c0:	2064      	movs	r0, #100	; 0x64
 80080c2:	fb00 f303 	mul.w	r3, r0, r3
 80080c6:	1ad3      	subs	r3, r2, r3
 80080c8:	011b      	lsls	r3, r3, #4
 80080ca:	3332      	adds	r3, #50	; 0x32
 80080cc:	4a14      	ldr	r2, [pc, #80]	; (8008120 <UART_SetConfig+0x38c>)
 80080ce:	fba2 2303 	umull	r2, r3, r2, r3
 80080d2:	095b      	lsrs	r3, r3, #5
 80080d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80080d8:	4419      	add	r1, r3
 80080da:	68ba      	ldr	r2, [r7, #8]
 80080dc:	4613      	mov	r3, r2
 80080de:	009b      	lsls	r3, r3, #2
 80080e0:	4413      	add	r3, r2
 80080e2:	009a      	lsls	r2, r3, #2
 80080e4:	441a      	add	r2, r3
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80080f0:	4b0b      	ldr	r3, [pc, #44]	; (8008120 <UART_SetConfig+0x38c>)
 80080f2:	fba3 0302 	umull	r0, r3, r3, r2
 80080f6:	095b      	lsrs	r3, r3, #5
 80080f8:	2064      	movs	r0, #100	; 0x64
 80080fa:	fb00 f303 	mul.w	r3, r0, r3
 80080fe:	1ad3      	subs	r3, r2, r3
 8008100:	011b      	lsls	r3, r3, #4
 8008102:	3332      	adds	r3, #50	; 0x32
 8008104:	4a06      	ldr	r2, [pc, #24]	; (8008120 <UART_SetConfig+0x38c>)
 8008106:	fba2 2303 	umull	r2, r3, r2, r3
 800810a:	095b      	lsrs	r3, r3, #5
 800810c:	f003 020f 	and.w	r2, r3, #15
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	440a      	add	r2, r1
 8008116:	609a      	str	r2, [r3, #8]
}
 8008118:	bf00      	nop
 800811a:	3710      	adds	r7, #16
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}
 8008120:	51eb851f 	.word	0x51eb851f

08008124 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008124:	b480      	push	{r7}
 8008126:	b085      	sub	sp, #20
 8008128:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800812a:	f3ef 8305 	mrs	r3, IPSR
 800812e:	60bb      	str	r3, [r7, #8]
  return(result);
 8008130:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008132:	2b00      	cmp	r3, #0
 8008134:	d10f      	bne.n	8008156 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008136:	f3ef 8310 	mrs	r3, PRIMASK
 800813a:	607b      	str	r3, [r7, #4]
  return(result);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d109      	bne.n	8008156 <osKernelInitialize+0x32>
 8008142:	4b10      	ldr	r3, [pc, #64]	; (8008184 <osKernelInitialize+0x60>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	2b02      	cmp	r3, #2
 8008148:	d109      	bne.n	800815e <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800814a:	f3ef 8311 	mrs	r3, BASEPRI
 800814e:	603b      	str	r3, [r7, #0]
  return(result);
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d003      	beq.n	800815e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8008156:	f06f 0305 	mvn.w	r3, #5
 800815a:	60fb      	str	r3, [r7, #12]
 800815c:	e00c      	b.n	8008178 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800815e:	4b09      	ldr	r3, [pc, #36]	; (8008184 <osKernelInitialize+0x60>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d105      	bne.n	8008172 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8008166:	4b07      	ldr	r3, [pc, #28]	; (8008184 <osKernelInitialize+0x60>)
 8008168:	2201      	movs	r2, #1
 800816a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800816c:	2300      	movs	r3, #0
 800816e:	60fb      	str	r3, [r7, #12]
 8008170:	e002      	b.n	8008178 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8008172:	f04f 33ff 	mov.w	r3, #4294967295
 8008176:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8008178:	68fb      	ldr	r3, [r7, #12]
}
 800817a:	4618      	mov	r0, r3
 800817c:	3714      	adds	r7, #20
 800817e:	46bd      	mov	sp, r7
 8008180:	bc80      	pop	{r7}
 8008182:	4770      	bx	lr
 8008184:	2000003c 	.word	0x2000003c

08008188 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008188:	b580      	push	{r7, lr}
 800818a:	b084      	sub	sp, #16
 800818c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800818e:	f3ef 8305 	mrs	r3, IPSR
 8008192:	60bb      	str	r3, [r7, #8]
  return(result);
 8008194:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008196:	2b00      	cmp	r3, #0
 8008198:	d10f      	bne.n	80081ba <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800819a:	f3ef 8310 	mrs	r3, PRIMASK
 800819e:	607b      	str	r3, [r7, #4]
  return(result);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d109      	bne.n	80081ba <osKernelStart+0x32>
 80081a6:	4b11      	ldr	r3, [pc, #68]	; (80081ec <osKernelStart+0x64>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	2b02      	cmp	r3, #2
 80081ac:	d109      	bne.n	80081c2 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80081ae:	f3ef 8311 	mrs	r3, BASEPRI
 80081b2:	603b      	str	r3, [r7, #0]
  return(result);
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d003      	beq.n	80081c2 <osKernelStart+0x3a>
    stat = osErrorISR;
 80081ba:	f06f 0305 	mvn.w	r3, #5
 80081be:	60fb      	str	r3, [r7, #12]
 80081c0:	e00e      	b.n	80081e0 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80081c2:	4b0a      	ldr	r3, [pc, #40]	; (80081ec <osKernelStart+0x64>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	d107      	bne.n	80081da <osKernelStart+0x52>
      KernelState = osKernelRunning;
 80081ca:	4b08      	ldr	r3, [pc, #32]	; (80081ec <osKernelStart+0x64>)
 80081cc:	2202      	movs	r2, #2
 80081ce:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80081d0:	f001 fbb2 	bl	8009938 <vTaskStartScheduler>
      stat = osOK;
 80081d4:	2300      	movs	r3, #0
 80081d6:	60fb      	str	r3, [r7, #12]
 80081d8:	e002      	b.n	80081e0 <osKernelStart+0x58>
    } else {
      stat = osError;
 80081da:	f04f 33ff 	mov.w	r3, #4294967295
 80081de:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80081e0:	68fb      	ldr	r3, [r7, #12]
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3710      	adds	r7, #16
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}
 80081ea:	bf00      	nop
 80081ec:	2000003c 	.word	0x2000003c

080081f0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b092      	sub	sp, #72	; 0x48
 80081f4:	af04      	add	r7, sp, #16
 80081f6:	60f8      	str	r0, [r7, #12]
 80081f8:	60b9      	str	r1, [r7, #8]
 80081fa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80081fc:	2300      	movs	r3, #0
 80081fe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008200:	f3ef 8305 	mrs	r3, IPSR
 8008204:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008206:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8008208:	2b00      	cmp	r3, #0
 800820a:	f040 8094 	bne.w	8008336 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800820e:	f3ef 8310 	mrs	r3, PRIMASK
 8008212:	623b      	str	r3, [r7, #32]
  return(result);
 8008214:	6a3b      	ldr	r3, [r7, #32]
 8008216:	2b00      	cmp	r3, #0
 8008218:	f040 808d 	bne.w	8008336 <osThreadNew+0x146>
 800821c:	4b48      	ldr	r3, [pc, #288]	; (8008340 <osThreadNew+0x150>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	2b02      	cmp	r3, #2
 8008222:	d106      	bne.n	8008232 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008224:	f3ef 8311 	mrs	r3, BASEPRI
 8008228:	61fb      	str	r3, [r7, #28]
  return(result);
 800822a:	69fb      	ldr	r3, [r7, #28]
 800822c:	2b00      	cmp	r3, #0
 800822e:	f040 8082 	bne.w	8008336 <osThreadNew+0x146>
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d07e      	beq.n	8008336 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8008238:	2380      	movs	r3, #128	; 0x80
 800823a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 800823c:	2318      	movs	r3, #24
 800823e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8008240:	2300      	movs	r3, #0
 8008242:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8008244:	f107 031b 	add.w	r3, r7, #27
 8008248:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800824a:	f04f 33ff 	mov.w	r3, #4294967295
 800824e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d045      	beq.n	80082e2 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d002      	beq.n	8008264 <osThreadNew+0x74>
        name = attr->name;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	699b      	ldr	r3, [r3, #24]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d002      	beq.n	8008272 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	699b      	ldr	r3, [r3, #24]
 8008270:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008274:	2b00      	cmp	r3, #0
 8008276:	d008      	beq.n	800828a <osThreadNew+0x9a>
 8008278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800827a:	2b38      	cmp	r3, #56	; 0x38
 800827c:	d805      	bhi.n	800828a <osThreadNew+0x9a>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	685b      	ldr	r3, [r3, #4]
 8008282:	f003 0301 	and.w	r3, r3, #1
 8008286:	2b00      	cmp	r3, #0
 8008288:	d001      	beq.n	800828e <osThreadNew+0x9e>
        return (NULL);
 800828a:	2300      	movs	r3, #0
 800828c:	e054      	b.n	8008338 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	695b      	ldr	r3, [r3, #20]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d003      	beq.n	800829e <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	695b      	ldr	r3, [r3, #20]
 800829a:	089b      	lsrs	r3, r3, #2
 800829c:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	689b      	ldr	r3, [r3, #8]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d00e      	beq.n	80082c4 <osThreadNew+0xd4>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	68db      	ldr	r3, [r3, #12]
 80082aa:	2b5b      	cmp	r3, #91	; 0x5b
 80082ac:	d90a      	bls.n	80082c4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d006      	beq.n	80082c4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	695b      	ldr	r3, [r3, #20]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d002      	beq.n	80082c4 <osThreadNew+0xd4>
        mem = 1;
 80082be:	2301      	movs	r3, #1
 80082c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80082c2:	e010      	b.n	80082e6 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	689b      	ldr	r3, [r3, #8]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d10c      	bne.n	80082e6 <osThreadNew+0xf6>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d108      	bne.n	80082e6 <osThreadNew+0xf6>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	691b      	ldr	r3, [r3, #16]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d104      	bne.n	80082e6 <osThreadNew+0xf6>
          mem = 0;
 80082dc:	2300      	movs	r3, #0
 80082de:	62bb      	str	r3, [r7, #40]	; 0x28
 80082e0:	e001      	b.n	80082e6 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 80082e2:	2300      	movs	r3, #0
 80082e4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 80082e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d110      	bne.n	800830e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80082f4:	9202      	str	r2, [sp, #8]
 80082f6:	9301      	str	r3, [sp, #4]
 80082f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082fa:	9300      	str	r3, [sp, #0]
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008300:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008302:	68f8      	ldr	r0, [r7, #12]
 8008304:	f001 f844 	bl	8009390 <xTaskCreateStatic>
 8008308:	4603      	mov	r3, r0
 800830a:	617b      	str	r3, [r7, #20]
 800830c:	e013      	b.n	8008336 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800830e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008310:	2b00      	cmp	r3, #0
 8008312:	d110      	bne.n	8008336 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008316:	b29a      	uxth	r2, r3
 8008318:	f107 0314 	add.w	r3, r7, #20
 800831c:	9301      	str	r3, [sp, #4]
 800831e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008320:	9300      	str	r3, [sp, #0]
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008326:	68f8      	ldr	r0, [r7, #12]
 8008328:	f001 f88b 	bl	8009442 <xTaskCreate>
 800832c:	4603      	mov	r3, r0
 800832e:	2b01      	cmp	r3, #1
 8008330:	d001      	beq.n	8008336 <osThreadNew+0x146>
          hTask = NULL;
 8008332:	2300      	movs	r3, #0
 8008334:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008336:	697b      	ldr	r3, [r7, #20]
}
 8008338:	4618      	mov	r0, r3
 800833a:	3738      	adds	r7, #56	; 0x38
 800833c:	46bd      	mov	sp, r7
 800833e:	bd80      	pop	{r7, pc}
 8008340:	2000003c 	.word	0x2000003c

08008344 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8008344:	b580      	push	{r7, lr}
 8008346:	b086      	sub	sp, #24
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800834c:	f3ef 8305 	mrs	r3, IPSR
 8008350:	613b      	str	r3, [r7, #16]
  return(result);
 8008352:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008354:	2b00      	cmp	r3, #0
 8008356:	d10f      	bne.n	8008378 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008358:	f3ef 8310 	mrs	r3, PRIMASK
 800835c:	60fb      	str	r3, [r7, #12]
  return(result);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d109      	bne.n	8008378 <osDelay+0x34>
 8008364:	4b0d      	ldr	r3, [pc, #52]	; (800839c <osDelay+0x58>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	2b02      	cmp	r3, #2
 800836a:	d109      	bne.n	8008380 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800836c:	f3ef 8311 	mrs	r3, BASEPRI
 8008370:	60bb      	str	r3, [r7, #8]
  return(result);
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d003      	beq.n	8008380 <osDelay+0x3c>
    stat = osErrorISR;
 8008378:	f06f 0305 	mvn.w	r3, #5
 800837c:	617b      	str	r3, [r7, #20]
 800837e:	e007      	b.n	8008390 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8008380:	2300      	movs	r3, #0
 8008382:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d002      	beq.n	8008390 <osDelay+0x4c>
      vTaskDelay(ticks);
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f001 f994 	bl	80096b8 <vTaskDelay>
    }
  }

  return (stat);
 8008390:	697b      	ldr	r3, [r7, #20]
}
 8008392:	4618      	mov	r0, r3
 8008394:	3718      	adds	r7, #24
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}
 800839a:	bf00      	nop
 800839c:	2000003c 	.word	0x2000003c

080083a0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80083a0:	b480      	push	{r7}
 80083a2:	b085      	sub	sp, #20
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	60f8      	str	r0, [r7, #12]
 80083a8:	60b9      	str	r1, [r7, #8]
 80083aa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	4a06      	ldr	r2, [pc, #24]	; (80083c8 <vApplicationGetIdleTaskMemory+0x28>)
 80083b0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	4a05      	ldr	r2, [pc, #20]	; (80083cc <vApplicationGetIdleTaskMemory+0x2c>)
 80083b6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2280      	movs	r2, #128	; 0x80
 80083bc:	601a      	str	r2, [r3, #0]
}
 80083be:	bf00      	nop
 80083c0:	3714      	adds	r7, #20
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bc80      	pop	{r7}
 80083c6:	4770      	bx	lr
 80083c8:	20000040 	.word	0x20000040
 80083cc:	2000009c 	.word	0x2000009c

080083d0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80083d0:	b480      	push	{r7}
 80083d2:	b085      	sub	sp, #20
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	60f8      	str	r0, [r7, #12]
 80083d8:	60b9      	str	r1, [r7, #8]
 80083da:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	4a07      	ldr	r2, [pc, #28]	; (80083fc <vApplicationGetTimerTaskMemory+0x2c>)
 80083e0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	4a06      	ldr	r2, [pc, #24]	; (8008400 <vApplicationGetTimerTaskMemory+0x30>)
 80083e6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80083ee:	601a      	str	r2, [r3, #0]
}
 80083f0:	bf00      	nop
 80083f2:	3714      	adds	r7, #20
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bc80      	pop	{r7}
 80083f8:	4770      	bx	lr
 80083fa:	bf00      	nop
 80083fc:	2000029c 	.word	0x2000029c
 8008400:	200002f8 	.word	0x200002f8

08008404 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8008404:	b580      	push	{r7, lr}
 8008406:	b082      	sub	sp, #8
 8008408:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 800840a:	2020      	movs	r0, #32
 800840c:	f002 fdea 	bl	800afe4 <pvPortMalloc>
 8008410:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d00a      	beq.n	800842e <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2200      	movs	r2, #0
 800841c:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	3304      	adds	r3, #4
 8008422:	4618      	mov	r0, r3
 8008424:	f000 f9f4 	bl	8008810 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2200      	movs	r2, #0
 800842c:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 800842e:	687b      	ldr	r3, [r7, #4]
	}
 8008430:	4618      	mov	r0, r3
 8008432:	3708      	adds	r7, #8
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}

08008438 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b090      	sub	sp, #64	; 0x40
 800843c:	af00      	add	r7, sp, #0
 800843e:	60f8      	str	r0, [r7, #12]
 8008440:	60b9      	str	r1, [r7, #8]
 8008442:	607a      	str	r2, [r7, #4]
 8008444:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800844a:	2300      	movs	r3, #0
 800844c:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800844e:	2300      	movs	r3, #0
 8008450:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d109      	bne.n	800846c <xEventGroupWaitBits+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800845c:	f383 8811 	msr	BASEPRI, r3
 8008460:	f3bf 8f6f 	isb	sy
 8008464:	f3bf 8f4f 	dsb	sy
 8008468:	623b      	str	r3, [r7, #32]
 800846a:	e7fe      	b.n	800846a <xEventGroupWaitBits+0x32>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008472:	2b00      	cmp	r3, #0
 8008474:	d009      	beq.n	800848a <xEventGroupWaitBits+0x52>
 8008476:	f04f 0350 	mov.w	r3, #80	; 0x50
 800847a:	f383 8811 	msr	BASEPRI, r3
 800847e:	f3bf 8f6f 	isb	sy
 8008482:	f3bf 8f4f 	dsb	sy
 8008486:	61fb      	str	r3, [r7, #28]
 8008488:	e7fe      	b.n	8008488 <xEventGroupWaitBits+0x50>
	configASSERT( uxBitsToWaitFor != 0 );
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d109      	bne.n	80084a4 <xEventGroupWaitBits+0x6c>
 8008490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008494:	f383 8811 	msr	BASEPRI, r3
 8008498:	f3bf 8f6f 	isb	sy
 800849c:	f3bf 8f4f 	dsb	sy
 80084a0:	61bb      	str	r3, [r7, #24]
 80084a2:	e7fe      	b.n	80084a2 <xEventGroupWaitBits+0x6a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80084a4:	f001 ff4c 	bl	800a340 <xTaskGetSchedulerState>
 80084a8:	4603      	mov	r3, r0
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d102      	bne.n	80084b4 <xEventGroupWaitBits+0x7c>
 80084ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d101      	bne.n	80084b8 <xEventGroupWaitBits+0x80>
 80084b4:	2301      	movs	r3, #1
 80084b6:	e000      	b.n	80084ba <xEventGroupWaitBits+0x82>
 80084b8:	2300      	movs	r3, #0
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d109      	bne.n	80084d2 <xEventGroupWaitBits+0x9a>
 80084be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084c2:	f383 8811 	msr	BASEPRI, r3
 80084c6:	f3bf 8f6f 	isb	sy
 80084ca:	f3bf 8f4f 	dsb	sy
 80084ce:	617b      	str	r3, [r7, #20]
 80084d0:	e7fe      	b.n	80084d0 <xEventGroupWaitBits+0x98>
	}
	#endif

	vTaskSuspendAll();
 80084d2:	f001 fa95 	bl	8009a00 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80084d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80084dc:	683a      	ldr	r2, [r7, #0]
 80084de:	68b9      	ldr	r1, [r7, #8]
 80084e0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80084e2:	f000 f960 	bl	80087a6 <prvTestWaitCondition>
 80084e6:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 80084e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d00e      	beq.n	800850c <xEventGroupWaitBits+0xd4>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80084ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084f0:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80084f2:	2300      	movs	r3, #0
 80084f4:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d028      	beq.n	800854e <xEventGroupWaitBits+0x116>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80084fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084fe:	681a      	ldr	r2, [r3, #0]
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	43db      	mvns	r3, r3
 8008504:	401a      	ands	r2, r3
 8008506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008508:	601a      	str	r2, [r3, #0]
 800850a:	e020      	b.n	800854e <xEventGroupWaitBits+0x116>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800850c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800850e:	2b00      	cmp	r3, #0
 8008510:	d104      	bne.n	800851c <xEventGroupWaitBits+0xe4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8008512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008514:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8008516:	2301      	movs	r3, #1
 8008518:	633b      	str	r3, [r7, #48]	; 0x30
 800851a:	e018      	b.n	800854e <xEventGroupWaitBits+0x116>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d003      	beq.n	800852a <xEventGroupWaitBits+0xf2>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8008522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008524:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008528:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d003      	beq.n	8008538 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8008530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008532:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008536:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8008538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800853a:	1d18      	adds	r0, r3, #4
 800853c:	68ba      	ldr	r2, [r7, #8]
 800853e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008540:	4313      	orrs	r3, r2
 8008542:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008544:	4619      	mov	r1, r3
 8008546:	f001 fc7b 	bl	8009e40 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800854a:	2300      	movs	r3, #0
 800854c:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800854e:	f001 fa65 	bl	8009a1c <xTaskResumeAll>
 8008552:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8008554:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008556:	2b00      	cmp	r3, #0
 8008558:	d031      	beq.n	80085be <xEventGroupWaitBits+0x186>
	{
		if( xAlreadyYielded == pdFALSE )
 800855a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800855c:	2b00      	cmp	r3, #0
 800855e:	d107      	bne.n	8008570 <xEventGroupWaitBits+0x138>
		{
			portYIELD_WITHIN_API();
 8008560:	4b19      	ldr	r3, [pc, #100]	; (80085c8 <xEventGroupWaitBits+0x190>)
 8008562:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008566:	601a      	str	r2, [r3, #0]
 8008568:	f3bf 8f4f 	dsb	sy
 800856c:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8008570:	f001 ff70 	bl	800a454 <uxTaskResetEventItemValue>
 8008574:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8008576:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008578:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800857c:	2b00      	cmp	r3, #0
 800857e:	d11a      	bne.n	80085b6 <xEventGroupWaitBits+0x17e>
		{
			taskENTER_CRITICAL();
 8008580:	f002 fc3a 	bl	800adf8 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8008584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800858a:	683a      	ldr	r2, [r7, #0]
 800858c:	68b9      	ldr	r1, [r7, #8]
 800858e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008590:	f000 f909 	bl	80087a6 <prvTestWaitCondition>
 8008594:	4603      	mov	r3, r0
 8008596:	2b00      	cmp	r3, #0
 8008598:	d009      	beq.n	80085ae <xEventGroupWaitBits+0x176>
				{
					if( xClearOnExit != pdFALSE )
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d006      	beq.n	80085ae <xEventGroupWaitBits+0x176>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80085a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	43db      	mvns	r3, r3
 80085a8:	401a      	ands	r2, r3
 80085aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085ac:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80085ae:	2301      	movs	r3, #1
 80085b0:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 80085b2:	f002 fc4f 	bl	800ae54 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80085b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085b8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80085bc:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 80085be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	3740      	adds	r7, #64	; 0x40
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}
 80085c8:	e000ed04 	.word	0xe000ed04

080085cc <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b086      	sub	sp, #24
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d109      	bne.n	80085f4 <xEventGroupClearBits+0x28>
 80085e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085e4:	f383 8811 	msr	BASEPRI, r3
 80085e8:	f3bf 8f6f 	isb	sy
 80085ec:	f3bf 8f4f 	dsb	sy
 80085f0:	60fb      	str	r3, [r7, #12]
 80085f2:	e7fe      	b.n	80085f2 <xEventGroupClearBits+0x26>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d009      	beq.n	8008612 <xEventGroupClearBits+0x46>
 80085fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008602:	f383 8811 	msr	BASEPRI, r3
 8008606:	f3bf 8f6f 	isb	sy
 800860a:	f3bf 8f4f 	dsb	sy
 800860e:	60bb      	str	r3, [r7, #8]
 8008610:	e7fe      	b.n	8008610 <xEventGroupClearBits+0x44>

	taskENTER_CRITICAL();
 8008612:	f002 fbf1 	bl	800adf8 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	43db      	mvns	r3, r3
 8008624:	401a      	ands	r2, r3
 8008626:	697b      	ldr	r3, [r7, #20]
 8008628:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 800862a:	f002 fc13 	bl	800ae54 <vPortExitCritical>

	return uxReturn;
 800862e:	693b      	ldr	r3, [r7, #16]
}
 8008630:	4618      	mov	r0, r3
 8008632:	3718      	adds	r7, #24
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}

08008638 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 8008638:	b580      	push	{r7, lr}
 800863a:	b084      	sub	sp, #16
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
 8008640:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL );
 8008642:	2300      	movs	r3, #0
 8008644:	683a      	ldr	r2, [r7, #0]
 8008646:	6879      	ldr	r1, [r7, #4]
 8008648:	4804      	ldr	r0, [pc, #16]	; (800865c <xEventGroupClearBitsFromISR+0x24>)
 800864a:	f002 facd 	bl	800abe8 <xTimerPendFunctionCallFromISR>
 800864e:	60f8      	str	r0, [r7, #12]

		return xReturn;
 8008650:	68fb      	ldr	r3, [r7, #12]
	}
 8008652:	4618      	mov	r0, r3
 8008654:	3710      	adds	r7, #16
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}
 800865a:	bf00      	nop
 800865c:	0800878d 	.word	0x0800878d

08008660 <xEventGroupSetBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b08e      	sub	sp, #56	; 0x38
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800866a:	2300      	movs	r3, #0
 800866c:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8008672:	2300      	movs	r3, #0
 8008674:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d109      	bne.n	8008690 <xEventGroupSetBits+0x30>
 800867c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008680:	f383 8811 	msr	BASEPRI, r3
 8008684:	f3bf 8f6f 	isb	sy
 8008688:	f3bf 8f4f 	dsb	sy
 800868c:	613b      	str	r3, [r7, #16]
 800868e:	e7fe      	b.n	800868e <xEventGroupSetBits+0x2e>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008696:	2b00      	cmp	r3, #0
 8008698:	d009      	beq.n	80086ae <xEventGroupSetBits+0x4e>
 800869a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800869e:	f383 8811 	msr	BASEPRI, r3
 80086a2:	f3bf 8f6f 	isb	sy
 80086a6:	f3bf 8f4f 	dsb	sy
 80086aa:	60fb      	str	r3, [r7, #12]
 80086ac:	e7fe      	b.n	80086ac <xEventGroupSetBits+0x4c>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80086ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086b0:	3304      	adds	r3, #4
 80086b2:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80086b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b6:	3308      	adds	r3, #8
 80086b8:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80086ba:	f001 f9a1 	bl	8009a00 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80086be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086c0:	68db      	ldr	r3, [r3, #12]
 80086c2:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80086c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c6:	681a      	ldr	r2, [r3, #0]
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	431a      	orrs	r2, r3
 80086cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ce:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80086d0:	e03c      	b.n	800874c <xEventGroupSetBits+0xec>
		{
			pxNext = listGET_NEXT( pxListItem );
 80086d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086d4:	685b      	ldr	r3, [r3, #4]
 80086d6:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80086d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80086de:	2300      	movs	r3, #0
 80086e0:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80086e2:	69bb      	ldr	r3, [r7, #24]
 80086e4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80086e8:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80086ea:	69bb      	ldr	r3, [r7, #24]
 80086ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80086f0:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d108      	bne.n	800870e <xEventGroupSetBits+0xae>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80086fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086fe:	681a      	ldr	r2, [r3, #0]
 8008700:	69bb      	ldr	r3, [r7, #24]
 8008702:	4013      	ands	r3, r2
 8008704:	2b00      	cmp	r3, #0
 8008706:	d00b      	beq.n	8008720 <xEventGroupSetBits+0xc0>
				{
					xMatchFound = pdTRUE;
 8008708:	2301      	movs	r3, #1
 800870a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800870c:	e008      	b.n	8008720 <xEventGroupSetBits+0xc0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800870e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008710:	681a      	ldr	r2, [r3, #0]
 8008712:	69bb      	ldr	r3, [r7, #24]
 8008714:	4013      	ands	r3, r2
 8008716:	69ba      	ldr	r2, [r7, #24]
 8008718:	429a      	cmp	r2, r3
 800871a:	d101      	bne.n	8008720 <xEventGroupSetBits+0xc0>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800871c:	2301      	movs	r3, #1
 800871e:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8008720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008722:	2b00      	cmp	r3, #0
 8008724:	d010      	beq.n	8008748 <xEventGroupSetBits+0xe8>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800872c:	2b00      	cmp	r3, #0
 800872e:	d003      	beq.n	8008738 <xEventGroupSetBits+0xd8>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8008730:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008732:	69bb      	ldr	r3, [r7, #24]
 8008734:	4313      	orrs	r3, r2
 8008736:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8008738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008740:	4619      	mov	r1, r3
 8008742:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008744:	f001 fc42 	bl	8009fcc <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8008748:	69fb      	ldr	r3, [r7, #28]
 800874a:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800874c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800874e:	6a3b      	ldr	r3, [r7, #32]
 8008750:	429a      	cmp	r2, r3
 8008752:	d1be      	bne.n	80086d2 <xEventGroupSetBits+0x72>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8008754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800875a:	43db      	mvns	r3, r3
 800875c:	401a      	ands	r2, r3
 800875e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008760:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8008762:	f001 f95b 	bl	8009a1c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8008766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008768:	681b      	ldr	r3, [r3, #0]
}
 800876a:	4618      	mov	r0, r3
 800876c:	3738      	adds	r7, #56	; 0x38
 800876e:	46bd      	mov	sp, r7
 8008770:	bd80      	pop	{r7, pc}

08008772 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8008772:	b580      	push	{r7, lr}
 8008774:	b082      	sub	sp, #8
 8008776:	af00      	add	r7, sp, #0
 8008778:	6078      	str	r0, [r7, #4]
 800877a:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
 800877c:	6839      	ldr	r1, [r7, #0]
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f7ff ff6e 	bl	8008660 <xEventGroupSetBits>
}
 8008784:	bf00      	nop
 8008786:	3708      	adds	r7, #8
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}

0800878c <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b082      	sub	sp, #8
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
 8008796:	6839      	ldr	r1, [r7, #0]
 8008798:	6878      	ldr	r0, [r7, #4]
 800879a:	f7ff ff17 	bl	80085cc <xEventGroupClearBits>
}
 800879e:	bf00      	nop
 80087a0:	3708      	adds	r7, #8
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}

080087a6 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 80087a6:	b480      	push	{r7}
 80087a8:	b087      	sub	sp, #28
 80087aa:	af00      	add	r7, sp, #0
 80087ac:	60f8      	str	r0, [r7, #12]
 80087ae:	60b9      	str	r1, [r7, #8]
 80087b0:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80087b2:	2300      	movs	r3, #0
 80087b4:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d107      	bne.n	80087cc <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80087bc:	68fa      	ldr	r2, [r7, #12]
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	4013      	ands	r3, r2
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d00a      	beq.n	80087dc <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80087c6:	2301      	movs	r3, #1
 80087c8:	617b      	str	r3, [r7, #20]
 80087ca:	e007      	b.n	80087dc <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80087cc:	68fa      	ldr	r2, [r7, #12]
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	4013      	ands	r3, r2
 80087d2:	68ba      	ldr	r2, [r7, #8]
 80087d4:	429a      	cmp	r2, r3
 80087d6:	d101      	bne.n	80087dc <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80087d8:	2301      	movs	r3, #1
 80087da:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80087dc:	697b      	ldr	r3, [r7, #20]
}
 80087de:	4618      	mov	r0, r3
 80087e0:	371c      	adds	r7, #28
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bc80      	pop	{r7}
 80087e6:	4770      	bx	lr

080087e8 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b086      	sub	sp, #24
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken );
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	68ba      	ldr	r2, [r7, #8]
 80087f8:	68f9      	ldr	r1, [r7, #12]
 80087fa:	4804      	ldr	r0, [pc, #16]	; (800880c <xEventGroupSetBitsFromISR+0x24>)
 80087fc:	f002 f9f4 	bl	800abe8 <xTimerPendFunctionCallFromISR>
 8008800:	6178      	str	r0, [r7, #20]

		return xReturn;
 8008802:	697b      	ldr	r3, [r7, #20]
	}
 8008804:	4618      	mov	r0, r3
 8008806:	3718      	adds	r7, #24
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}
 800880c:	08008773 	.word	0x08008773

08008810 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008810:	b480      	push	{r7}
 8008812:	b083      	sub	sp, #12
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	f103 0208 	add.w	r2, r3, #8
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f04f 32ff 	mov.w	r2, #4294967295
 8008828:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f103 0208 	add.w	r2, r3, #8
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f103 0208 	add.w	r2, r3, #8
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2200      	movs	r2, #0
 8008842:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008844:	bf00      	nop
 8008846:	370c      	adds	r7, #12
 8008848:	46bd      	mov	sp, r7
 800884a:	bc80      	pop	{r7}
 800884c:	4770      	bx	lr

0800884e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800884e:	b480      	push	{r7}
 8008850:	b083      	sub	sp, #12
 8008852:	af00      	add	r7, sp, #0
 8008854:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2200      	movs	r2, #0
 800885a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800885c:	bf00      	nop
 800885e:	370c      	adds	r7, #12
 8008860:	46bd      	mov	sp, r7
 8008862:	bc80      	pop	{r7}
 8008864:	4770      	bx	lr

08008866 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008866:	b480      	push	{r7}
 8008868:	b085      	sub	sp, #20
 800886a:	af00      	add	r7, sp, #0
 800886c:	6078      	str	r0, [r7, #4]
 800886e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	689a      	ldr	r2, [r3, #8]
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	683a      	ldr	r2, [r7, #0]
 800888a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	683a      	ldr	r2, [r7, #0]
 8008890:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	687a      	ldr	r2, [r7, #4]
 8008896:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	1c5a      	adds	r2, r3, #1
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	601a      	str	r2, [r3, #0]
}
 80088a2:	bf00      	nop
 80088a4:	3714      	adds	r7, #20
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bc80      	pop	{r7}
 80088aa:	4770      	bx	lr

080088ac <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80088ac:	b480      	push	{r7}
 80088ae:	b085      	sub	sp, #20
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
 80088b4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088c2:	d103      	bne.n	80088cc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	691b      	ldr	r3, [r3, #16]
 80088c8:	60fb      	str	r3, [r7, #12]
 80088ca:	e00c      	b.n	80088e6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	3308      	adds	r3, #8
 80088d0:	60fb      	str	r3, [r7, #12]
 80088d2:	e002      	b.n	80088da <vListInsert+0x2e>
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	60fb      	str	r3, [r7, #12]
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	685b      	ldr	r3, [r3, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	68ba      	ldr	r2, [r7, #8]
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d2f6      	bcs.n	80088d4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	685a      	ldr	r2, [r3, #4]
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	685b      	ldr	r3, [r3, #4]
 80088f2:	683a      	ldr	r2, [r7, #0]
 80088f4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	68fa      	ldr	r2, [r7, #12]
 80088fa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	683a      	ldr	r2, [r7, #0]
 8008900:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	687a      	ldr	r2, [r7, #4]
 8008906:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	1c5a      	adds	r2, r3, #1
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	601a      	str	r2, [r3, #0]
}
 8008912:	bf00      	nop
 8008914:	3714      	adds	r7, #20
 8008916:	46bd      	mov	sp, r7
 8008918:	bc80      	pop	{r7}
 800891a:	4770      	bx	lr

0800891c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800891c:	b480      	push	{r7}
 800891e:	b085      	sub	sp, #20
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	691b      	ldr	r3, [r3, #16]
 8008928:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	685b      	ldr	r3, [r3, #4]
 800892e:	687a      	ldr	r2, [r7, #4]
 8008930:	6892      	ldr	r2, [r2, #8]
 8008932:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	689b      	ldr	r3, [r3, #8]
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	6852      	ldr	r2, [r2, #4]
 800893c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	685b      	ldr	r3, [r3, #4]
 8008942:	687a      	ldr	r2, [r7, #4]
 8008944:	429a      	cmp	r2, r3
 8008946:	d103      	bne.n	8008950 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	689a      	ldr	r2, [r3, #8]
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2200      	movs	r2, #0
 8008954:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	1e5a      	subs	r2, r3, #1
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
}
 8008964:	4618      	mov	r0, r3
 8008966:	3714      	adds	r7, #20
 8008968:	46bd      	mov	sp, r7
 800896a:	bc80      	pop	{r7}
 800896c:	4770      	bx	lr
	...

08008970 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b084      	sub	sp, #16
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d109      	bne.n	8008998 <xQueueGenericReset+0x28>
 8008984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008988:	f383 8811 	msr	BASEPRI, r3
 800898c:	f3bf 8f6f 	isb	sy
 8008990:	f3bf 8f4f 	dsb	sy
 8008994:	60bb      	str	r3, [r7, #8]
 8008996:	e7fe      	b.n	8008996 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8008998:	f002 fa2e 	bl	800adf8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681a      	ldr	r2, [r3, #0]
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089a4:	68f9      	ldr	r1, [r7, #12]
 80089a6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80089a8:	fb01 f303 	mul.w	r3, r1, r3
 80089ac:	441a      	add	r2, r3
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	2200      	movs	r2, #0
 80089b6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681a      	ldr	r2, [r3, #0]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681a      	ldr	r2, [r3, #0]
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089c8:	3b01      	subs	r3, #1
 80089ca:	68f9      	ldr	r1, [r7, #12]
 80089cc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80089ce:	fb01 f303 	mul.w	r3, r1, r3
 80089d2:	441a      	add	r2, r3
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	22ff      	movs	r2, #255	; 0xff
 80089dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	22ff      	movs	r2, #255	; 0xff
 80089e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d114      	bne.n	8008a18 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	691b      	ldr	r3, [r3, #16]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d01a      	beq.n	8008a2c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	3310      	adds	r3, #16
 80089fa:	4618      	mov	r0, r3
 80089fc:	f001 fa84 	bl	8009f08 <xTaskRemoveFromEventList>
 8008a00:	4603      	mov	r3, r0
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d012      	beq.n	8008a2c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008a06:	4b0d      	ldr	r3, [pc, #52]	; (8008a3c <xQueueGenericReset+0xcc>)
 8008a08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a0c:	601a      	str	r2, [r3, #0]
 8008a0e:	f3bf 8f4f 	dsb	sy
 8008a12:	f3bf 8f6f 	isb	sy
 8008a16:	e009      	b.n	8008a2c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	3310      	adds	r3, #16
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	f7ff fef7 	bl	8008810 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	3324      	adds	r3, #36	; 0x24
 8008a26:	4618      	mov	r0, r3
 8008a28:	f7ff fef2 	bl	8008810 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008a2c:	f002 fa12 	bl	800ae54 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008a30:	2301      	movs	r3, #1
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3710      	adds	r7, #16
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}
 8008a3a:	bf00      	nop
 8008a3c:	e000ed04 	.word	0xe000ed04

08008a40 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b08e      	sub	sp, #56	; 0x38
 8008a44:	af02      	add	r7, sp, #8
 8008a46:	60f8      	str	r0, [r7, #12]
 8008a48:	60b9      	str	r1, [r7, #8]
 8008a4a:	607a      	str	r2, [r7, #4]
 8008a4c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d109      	bne.n	8008a68 <xQueueGenericCreateStatic+0x28>
 8008a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a58:	f383 8811 	msr	BASEPRI, r3
 8008a5c:	f3bf 8f6f 	isb	sy
 8008a60:	f3bf 8f4f 	dsb	sy
 8008a64:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a66:	e7fe      	b.n	8008a66 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d109      	bne.n	8008a82 <xQueueGenericCreateStatic+0x42>
 8008a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a72:	f383 8811 	msr	BASEPRI, r3
 8008a76:	f3bf 8f6f 	isb	sy
 8008a7a:	f3bf 8f4f 	dsb	sy
 8008a7e:	627b      	str	r3, [r7, #36]	; 0x24
 8008a80:	e7fe      	b.n	8008a80 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d002      	beq.n	8008a8e <xQueueGenericCreateStatic+0x4e>
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d001      	beq.n	8008a92 <xQueueGenericCreateStatic+0x52>
 8008a8e:	2301      	movs	r3, #1
 8008a90:	e000      	b.n	8008a94 <xQueueGenericCreateStatic+0x54>
 8008a92:	2300      	movs	r3, #0
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d109      	bne.n	8008aac <xQueueGenericCreateStatic+0x6c>
 8008a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a9c:	f383 8811 	msr	BASEPRI, r3
 8008aa0:	f3bf 8f6f 	isb	sy
 8008aa4:	f3bf 8f4f 	dsb	sy
 8008aa8:	623b      	str	r3, [r7, #32]
 8008aaa:	e7fe      	b.n	8008aaa <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d102      	bne.n	8008ab8 <xQueueGenericCreateStatic+0x78>
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d101      	bne.n	8008abc <xQueueGenericCreateStatic+0x7c>
 8008ab8:	2301      	movs	r3, #1
 8008aba:	e000      	b.n	8008abe <xQueueGenericCreateStatic+0x7e>
 8008abc:	2300      	movs	r3, #0
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d109      	bne.n	8008ad6 <xQueueGenericCreateStatic+0x96>
 8008ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ac6:	f383 8811 	msr	BASEPRI, r3
 8008aca:	f3bf 8f6f 	isb	sy
 8008ace:	f3bf 8f4f 	dsb	sy
 8008ad2:	61fb      	str	r3, [r7, #28]
 8008ad4:	e7fe      	b.n	8008ad4 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008ad6:	2350      	movs	r3, #80	; 0x50
 8008ad8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	2b50      	cmp	r3, #80	; 0x50
 8008ade:	d009      	beq.n	8008af4 <xQueueGenericCreateStatic+0xb4>
 8008ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ae4:	f383 8811 	msr	BASEPRI, r3
 8008ae8:	f3bf 8f6f 	isb	sy
 8008aec:	f3bf 8f4f 	dsb	sy
 8008af0:	61bb      	str	r3, [r7, #24]
 8008af2:	e7fe      	b.n	8008af2 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d00d      	beq.n	8008b1a <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b00:	2201      	movs	r2, #1
 8008b02:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008b06:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b0c:	9300      	str	r3, [sp, #0]
 8008b0e:	4613      	mov	r3, r2
 8008b10:	687a      	ldr	r2, [r7, #4]
 8008b12:	68b9      	ldr	r1, [r7, #8]
 8008b14:	68f8      	ldr	r0, [r7, #12]
 8008b16:	f000 f842 	bl	8008b9e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8008b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	3730      	adds	r7, #48	; 0x30
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bd80      	pop	{r7, pc}

08008b24 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b08a      	sub	sp, #40	; 0x28
 8008b28:	af02      	add	r7, sp, #8
 8008b2a:	60f8      	str	r0, [r7, #12]
 8008b2c:	60b9      	str	r1, [r7, #8]
 8008b2e:	4613      	mov	r3, r2
 8008b30:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d109      	bne.n	8008b4c <xQueueGenericCreate+0x28>
 8008b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b3c:	f383 8811 	msr	BASEPRI, r3
 8008b40:	f3bf 8f6f 	isb	sy
 8008b44:	f3bf 8f4f 	dsb	sy
 8008b48:	613b      	str	r3, [r7, #16]
 8008b4a:	e7fe      	b.n	8008b4a <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d102      	bne.n	8008b58 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8008b52:	2300      	movs	r3, #0
 8008b54:	61fb      	str	r3, [r7, #28]
 8008b56:	e004      	b.n	8008b62 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	68ba      	ldr	r2, [r7, #8]
 8008b5c:	fb02 f303 	mul.w	r3, r2, r3
 8008b60:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8008b62:	69fb      	ldr	r3, [r7, #28]
 8008b64:	3350      	adds	r3, #80	; 0x50
 8008b66:	4618      	mov	r0, r3
 8008b68:	f002 fa3c 	bl	800afe4 <pvPortMalloc>
 8008b6c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008b6e:	69bb      	ldr	r3, [r7, #24]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d00f      	beq.n	8008b94 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8008b74:	69bb      	ldr	r3, [r7, #24]
 8008b76:	3350      	adds	r3, #80	; 0x50
 8008b78:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008b7a:	69bb      	ldr	r3, [r7, #24]
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008b82:	79fa      	ldrb	r2, [r7, #7]
 8008b84:	69bb      	ldr	r3, [r7, #24]
 8008b86:	9300      	str	r3, [sp, #0]
 8008b88:	4613      	mov	r3, r2
 8008b8a:	697a      	ldr	r2, [r7, #20]
 8008b8c:	68b9      	ldr	r1, [r7, #8]
 8008b8e:	68f8      	ldr	r0, [r7, #12]
 8008b90:	f000 f805 	bl	8008b9e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8008b94:	69bb      	ldr	r3, [r7, #24]
	}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3720      	adds	r7, #32
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}

08008b9e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008b9e:	b580      	push	{r7, lr}
 8008ba0:	b084      	sub	sp, #16
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	60f8      	str	r0, [r7, #12]
 8008ba6:	60b9      	str	r1, [r7, #8]
 8008ba8:	607a      	str	r2, [r7, #4]
 8008baa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d103      	bne.n	8008bba <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008bb2:	69bb      	ldr	r3, [r7, #24]
 8008bb4:	69ba      	ldr	r2, [r7, #24]
 8008bb6:	601a      	str	r2, [r3, #0]
 8008bb8:	e002      	b.n	8008bc0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008bba:	69bb      	ldr	r3, [r7, #24]
 8008bbc:	687a      	ldr	r2, [r7, #4]
 8008bbe:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008bc0:	69bb      	ldr	r3, [r7, #24]
 8008bc2:	68fa      	ldr	r2, [r7, #12]
 8008bc4:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008bc6:	69bb      	ldr	r3, [r7, #24]
 8008bc8:	68ba      	ldr	r2, [r7, #8]
 8008bca:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008bcc:	2101      	movs	r1, #1
 8008bce:	69b8      	ldr	r0, [r7, #24]
 8008bd0:	f7ff fece 	bl	8008970 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008bd4:	69bb      	ldr	r3, [r7, #24]
 8008bd6:	78fa      	ldrb	r2, [r7, #3]
 8008bd8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008bdc:	bf00      	nop
 8008bde:	3710      	adds	r7, #16
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b08e      	sub	sp, #56	; 0x38
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	60f8      	str	r0, [r7, #12]
 8008bec:	60b9      	str	r1, [r7, #8]
 8008bee:	607a      	str	r2, [r7, #4]
 8008bf0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d109      	bne.n	8008c14 <xQueueGenericSend+0x30>
 8008c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c04:	f383 8811 	msr	BASEPRI, r3
 8008c08:	f3bf 8f6f 	isb	sy
 8008c0c:	f3bf 8f4f 	dsb	sy
 8008c10:	62bb      	str	r3, [r7, #40]	; 0x28
 8008c12:	e7fe      	b.n	8008c12 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d103      	bne.n	8008c22 <xQueueGenericSend+0x3e>
 8008c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d101      	bne.n	8008c26 <xQueueGenericSend+0x42>
 8008c22:	2301      	movs	r3, #1
 8008c24:	e000      	b.n	8008c28 <xQueueGenericSend+0x44>
 8008c26:	2300      	movs	r3, #0
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d109      	bne.n	8008c40 <xQueueGenericSend+0x5c>
 8008c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c30:	f383 8811 	msr	BASEPRI, r3
 8008c34:	f3bf 8f6f 	isb	sy
 8008c38:	f3bf 8f4f 	dsb	sy
 8008c3c:	627b      	str	r3, [r7, #36]	; 0x24
 8008c3e:	e7fe      	b.n	8008c3e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	2b02      	cmp	r3, #2
 8008c44:	d103      	bne.n	8008c4e <xQueueGenericSend+0x6a>
 8008c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c4a:	2b01      	cmp	r3, #1
 8008c4c:	d101      	bne.n	8008c52 <xQueueGenericSend+0x6e>
 8008c4e:	2301      	movs	r3, #1
 8008c50:	e000      	b.n	8008c54 <xQueueGenericSend+0x70>
 8008c52:	2300      	movs	r3, #0
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d109      	bne.n	8008c6c <xQueueGenericSend+0x88>
 8008c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c5c:	f383 8811 	msr	BASEPRI, r3
 8008c60:	f3bf 8f6f 	isb	sy
 8008c64:	f3bf 8f4f 	dsb	sy
 8008c68:	623b      	str	r3, [r7, #32]
 8008c6a:	e7fe      	b.n	8008c6a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008c6c:	f001 fb68 	bl	800a340 <xTaskGetSchedulerState>
 8008c70:	4603      	mov	r3, r0
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d102      	bne.n	8008c7c <xQueueGenericSend+0x98>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d101      	bne.n	8008c80 <xQueueGenericSend+0x9c>
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	e000      	b.n	8008c82 <xQueueGenericSend+0x9e>
 8008c80:	2300      	movs	r3, #0
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d109      	bne.n	8008c9a <xQueueGenericSend+0xb6>
 8008c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c8a:	f383 8811 	msr	BASEPRI, r3
 8008c8e:	f3bf 8f6f 	isb	sy
 8008c92:	f3bf 8f4f 	dsb	sy
 8008c96:	61fb      	str	r3, [r7, #28]
 8008c98:	e7fe      	b.n	8008c98 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c9a:	f002 f8ad 	bl	800adf8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ca0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d302      	bcc.n	8008cb0 <xQueueGenericSend+0xcc>
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	2b02      	cmp	r3, #2
 8008cae:	d129      	bne.n	8008d04 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008cb0:	683a      	ldr	r2, [r7, #0]
 8008cb2:	68b9      	ldr	r1, [r7, #8]
 8008cb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008cb6:	f000 f9ff 	bl	80090b8 <prvCopyDataToQueue>
 8008cba:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d010      	beq.n	8008ce6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008cc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cc6:	3324      	adds	r3, #36	; 0x24
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f001 f91d 	bl	8009f08 <xTaskRemoveFromEventList>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d013      	beq.n	8008cfc <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008cd4:	4b3f      	ldr	r3, [pc, #252]	; (8008dd4 <xQueueGenericSend+0x1f0>)
 8008cd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cda:	601a      	str	r2, [r3, #0]
 8008cdc:	f3bf 8f4f 	dsb	sy
 8008ce0:	f3bf 8f6f 	isb	sy
 8008ce4:	e00a      	b.n	8008cfc <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d007      	beq.n	8008cfc <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008cec:	4b39      	ldr	r3, [pc, #228]	; (8008dd4 <xQueueGenericSend+0x1f0>)
 8008cee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cf2:	601a      	str	r2, [r3, #0]
 8008cf4:	f3bf 8f4f 	dsb	sy
 8008cf8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008cfc:	f002 f8aa 	bl	800ae54 <vPortExitCritical>
				return pdPASS;
 8008d00:	2301      	movs	r3, #1
 8008d02:	e063      	b.n	8008dcc <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d103      	bne.n	8008d12 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008d0a:	f002 f8a3 	bl	800ae54 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	e05c      	b.n	8008dcc <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008d12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d106      	bne.n	8008d26 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008d18:	f107 0314 	add.w	r3, r7, #20
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	f001 f9b5 	bl	800a08c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008d22:	2301      	movs	r3, #1
 8008d24:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008d26:	f002 f895 	bl	800ae54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008d2a:	f000 fe69 	bl	8009a00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008d2e:	f002 f863 	bl	800adf8 <vPortEnterCritical>
 8008d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d34:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008d38:	b25b      	sxtb	r3, r3
 8008d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d3e:	d103      	bne.n	8008d48 <xQueueGenericSend+0x164>
 8008d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d42:	2200      	movs	r2, #0
 8008d44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d4a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008d4e:	b25b      	sxtb	r3, r3
 8008d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d54:	d103      	bne.n	8008d5e <xQueueGenericSend+0x17a>
 8008d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d58:	2200      	movs	r2, #0
 8008d5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008d5e:	f002 f879 	bl	800ae54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008d62:	1d3a      	adds	r2, r7, #4
 8008d64:	f107 0314 	add.w	r3, r7, #20
 8008d68:	4611      	mov	r1, r2
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f001 f9a4 	bl	800a0b8 <xTaskCheckForTimeOut>
 8008d70:	4603      	mov	r3, r0
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d124      	bne.n	8008dc0 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008d76:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008d78:	f000 fa96 	bl	80092a8 <prvIsQueueFull>
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d018      	beq.n	8008db4 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d84:	3310      	adds	r3, #16
 8008d86:	687a      	ldr	r2, [r7, #4]
 8008d88:	4611      	mov	r1, r2
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f001 f834 	bl	8009df8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008d90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008d92:	f000 fa21 	bl	80091d8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008d96:	f000 fe41 	bl	8009a1c <xTaskResumeAll>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	f47f af7c 	bne.w	8008c9a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8008da2:	4b0c      	ldr	r3, [pc, #48]	; (8008dd4 <xQueueGenericSend+0x1f0>)
 8008da4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008da8:	601a      	str	r2, [r3, #0]
 8008daa:	f3bf 8f4f 	dsb	sy
 8008dae:	f3bf 8f6f 	isb	sy
 8008db2:	e772      	b.n	8008c9a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008db4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008db6:	f000 fa0f 	bl	80091d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008dba:	f000 fe2f 	bl	8009a1c <xTaskResumeAll>
 8008dbe:	e76c      	b.n	8008c9a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008dc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008dc2:	f000 fa09 	bl	80091d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008dc6:	f000 fe29 	bl	8009a1c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008dca:	2300      	movs	r3, #0
		}
	}
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3738      	adds	r7, #56	; 0x38
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}
 8008dd4:	e000ed04 	.word	0xe000ed04

08008dd8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b08e      	sub	sp, #56	; 0x38
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	60f8      	str	r0, [r7, #12]
 8008de0:	60b9      	str	r1, [r7, #8]
 8008de2:	607a      	str	r2, [r7, #4]
 8008de4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d109      	bne.n	8008e04 <xQueueGenericSendFromISR+0x2c>
 8008df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008df4:	f383 8811 	msr	BASEPRI, r3
 8008df8:	f3bf 8f6f 	isb	sy
 8008dfc:	f3bf 8f4f 	dsb	sy
 8008e00:	627b      	str	r3, [r7, #36]	; 0x24
 8008e02:	e7fe      	b.n	8008e02 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d103      	bne.n	8008e12 <xQueueGenericSendFromISR+0x3a>
 8008e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d101      	bne.n	8008e16 <xQueueGenericSendFromISR+0x3e>
 8008e12:	2301      	movs	r3, #1
 8008e14:	e000      	b.n	8008e18 <xQueueGenericSendFromISR+0x40>
 8008e16:	2300      	movs	r3, #0
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d109      	bne.n	8008e30 <xQueueGenericSendFromISR+0x58>
 8008e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e20:	f383 8811 	msr	BASEPRI, r3
 8008e24:	f3bf 8f6f 	isb	sy
 8008e28:	f3bf 8f4f 	dsb	sy
 8008e2c:	623b      	str	r3, [r7, #32]
 8008e2e:	e7fe      	b.n	8008e2e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	2b02      	cmp	r3, #2
 8008e34:	d103      	bne.n	8008e3e <xQueueGenericSendFromISR+0x66>
 8008e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e3a:	2b01      	cmp	r3, #1
 8008e3c:	d101      	bne.n	8008e42 <xQueueGenericSendFromISR+0x6a>
 8008e3e:	2301      	movs	r3, #1
 8008e40:	e000      	b.n	8008e44 <xQueueGenericSendFromISR+0x6c>
 8008e42:	2300      	movs	r3, #0
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d109      	bne.n	8008e5c <xQueueGenericSendFromISR+0x84>
 8008e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e4c:	f383 8811 	msr	BASEPRI, r3
 8008e50:	f3bf 8f6f 	isb	sy
 8008e54:	f3bf 8f4f 	dsb	sy
 8008e58:	61fb      	str	r3, [r7, #28]
 8008e5a:	e7fe      	b.n	8008e5a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e5c:	f002 f886 	bl	800af6c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008e60:	f3ef 8211 	mrs	r2, BASEPRI
 8008e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e68:	f383 8811 	msr	BASEPRI, r3
 8008e6c:	f3bf 8f6f 	isb	sy
 8008e70:	f3bf 8f4f 	dsb	sy
 8008e74:	61ba      	str	r2, [r7, #24]
 8008e76:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008e78:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e84:	429a      	cmp	r2, r3
 8008e86:	d302      	bcc.n	8008e8e <xQueueGenericSendFromISR+0xb6>
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	2b02      	cmp	r3, #2
 8008e8c:	d12c      	bne.n	8008ee8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008e94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008e98:	683a      	ldr	r2, [r7, #0]
 8008e9a:	68b9      	ldr	r1, [r7, #8]
 8008e9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008e9e:	f000 f90b 	bl	80090b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008ea2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8008ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eaa:	d112      	bne.n	8008ed2 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d016      	beq.n	8008ee2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eb6:	3324      	adds	r3, #36	; 0x24
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f001 f825 	bl	8009f08 <xTaskRemoveFromEventList>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d00e      	beq.n	8008ee2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d00b      	beq.n	8008ee2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2201      	movs	r2, #1
 8008ece:	601a      	str	r2, [r3, #0]
 8008ed0:	e007      	b.n	8008ee2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008ed2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008ed6:	3301      	adds	r3, #1
 8008ed8:	b2db      	uxtb	r3, r3
 8008eda:	b25a      	sxtb	r2, r3
 8008edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ede:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8008ee6:	e001      	b.n	8008eec <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	637b      	str	r3, [r7, #52]	; 0x34
 8008eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eee:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008ef6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3738      	adds	r7, #56	; 0x38
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b08c      	sub	sp, #48	; 0x30
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	60f8      	str	r0, [r7, #12]
 8008f08:	60b9      	str	r1, [r7, #8]
 8008f0a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d109      	bne.n	8008f2e <xQueueReceive+0x2e>
	__asm volatile
 8008f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f1e:	f383 8811 	msr	BASEPRI, r3
 8008f22:	f3bf 8f6f 	isb	sy
 8008f26:	f3bf 8f4f 	dsb	sy
 8008f2a:	623b      	str	r3, [r7, #32]
 8008f2c:	e7fe      	b.n	8008f2c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d103      	bne.n	8008f3c <xQueueReceive+0x3c>
 8008f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d101      	bne.n	8008f40 <xQueueReceive+0x40>
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	e000      	b.n	8008f42 <xQueueReceive+0x42>
 8008f40:	2300      	movs	r3, #0
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d109      	bne.n	8008f5a <xQueueReceive+0x5a>
 8008f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f4a:	f383 8811 	msr	BASEPRI, r3
 8008f4e:	f3bf 8f6f 	isb	sy
 8008f52:	f3bf 8f4f 	dsb	sy
 8008f56:	61fb      	str	r3, [r7, #28]
 8008f58:	e7fe      	b.n	8008f58 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008f5a:	f001 f9f1 	bl	800a340 <xTaskGetSchedulerState>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d102      	bne.n	8008f6a <xQueueReceive+0x6a>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d101      	bne.n	8008f6e <xQueueReceive+0x6e>
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	e000      	b.n	8008f70 <xQueueReceive+0x70>
 8008f6e:	2300      	movs	r3, #0
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d109      	bne.n	8008f88 <xQueueReceive+0x88>
 8008f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f78:	f383 8811 	msr	BASEPRI, r3
 8008f7c:	f3bf 8f6f 	isb	sy
 8008f80:	f3bf 8f4f 	dsb	sy
 8008f84:	61bb      	str	r3, [r7, #24]
 8008f86:	e7fe      	b.n	8008f86 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8008f88:	f001 ff36 	bl	800adf8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f90:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d01f      	beq.n	8008fd8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008f98:	68b9      	ldr	r1, [r7, #8]
 8008f9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008f9c:	f000 f8f6 	bl	800918c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa2:	1e5a      	subs	r2, r3, #1
 8008fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fa6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008faa:	691b      	ldr	r3, [r3, #16]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d00f      	beq.n	8008fd0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fb2:	3310      	adds	r3, #16
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f000 ffa7 	bl	8009f08 <xTaskRemoveFromEventList>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d007      	beq.n	8008fd0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008fc0:	4b3c      	ldr	r3, [pc, #240]	; (80090b4 <xQueueReceive+0x1b4>)
 8008fc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fc6:	601a      	str	r2, [r3, #0]
 8008fc8:	f3bf 8f4f 	dsb	sy
 8008fcc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008fd0:	f001 ff40 	bl	800ae54 <vPortExitCritical>
				return pdPASS;
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	e069      	b.n	80090ac <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d103      	bne.n	8008fe6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008fde:	f001 ff39 	bl	800ae54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	e062      	b.n	80090ac <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d106      	bne.n	8008ffa <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008fec:	f107 0310 	add.w	r3, r7, #16
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f001 f84b 	bl	800a08c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008ffa:	f001 ff2b 	bl	800ae54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008ffe:	f000 fcff 	bl	8009a00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009002:	f001 fef9 	bl	800adf8 <vPortEnterCritical>
 8009006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009008:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800900c:	b25b      	sxtb	r3, r3
 800900e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009012:	d103      	bne.n	800901c <xQueueReceive+0x11c>
 8009014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009016:	2200      	movs	r2, #0
 8009018:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800901c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800901e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009022:	b25b      	sxtb	r3, r3
 8009024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009028:	d103      	bne.n	8009032 <xQueueReceive+0x132>
 800902a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800902c:	2200      	movs	r2, #0
 800902e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009032:	f001 ff0f 	bl	800ae54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009036:	1d3a      	adds	r2, r7, #4
 8009038:	f107 0310 	add.w	r3, r7, #16
 800903c:	4611      	mov	r1, r2
 800903e:	4618      	mov	r0, r3
 8009040:	f001 f83a 	bl	800a0b8 <xTaskCheckForTimeOut>
 8009044:	4603      	mov	r3, r0
 8009046:	2b00      	cmp	r3, #0
 8009048:	d123      	bne.n	8009092 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800904a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800904c:	f000 f916 	bl	800927c <prvIsQueueEmpty>
 8009050:	4603      	mov	r3, r0
 8009052:	2b00      	cmp	r3, #0
 8009054:	d017      	beq.n	8009086 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009058:	3324      	adds	r3, #36	; 0x24
 800905a:	687a      	ldr	r2, [r7, #4]
 800905c:	4611      	mov	r1, r2
 800905e:	4618      	mov	r0, r3
 8009060:	f000 feca 	bl	8009df8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009064:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009066:	f000 f8b7 	bl	80091d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800906a:	f000 fcd7 	bl	8009a1c <xTaskResumeAll>
 800906e:	4603      	mov	r3, r0
 8009070:	2b00      	cmp	r3, #0
 8009072:	d189      	bne.n	8008f88 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8009074:	4b0f      	ldr	r3, [pc, #60]	; (80090b4 <xQueueReceive+0x1b4>)
 8009076:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800907a:	601a      	str	r2, [r3, #0]
 800907c:	f3bf 8f4f 	dsb	sy
 8009080:	f3bf 8f6f 	isb	sy
 8009084:	e780      	b.n	8008f88 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009086:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009088:	f000 f8a6 	bl	80091d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800908c:	f000 fcc6 	bl	8009a1c <xTaskResumeAll>
 8009090:	e77a      	b.n	8008f88 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009092:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009094:	f000 f8a0 	bl	80091d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009098:	f000 fcc0 	bl	8009a1c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800909c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800909e:	f000 f8ed 	bl	800927c <prvIsQueueEmpty>
 80090a2:	4603      	mov	r3, r0
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	f43f af6f 	beq.w	8008f88 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80090aa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80090ac:	4618      	mov	r0, r3
 80090ae:	3730      	adds	r7, #48	; 0x30
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bd80      	pop	{r7, pc}
 80090b4:	e000ed04 	.word	0xe000ed04

080090b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b086      	sub	sp, #24
 80090bc:	af00      	add	r7, sp, #0
 80090be:	60f8      	str	r0, [r7, #12]
 80090c0:	60b9      	str	r1, [r7, #8]
 80090c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80090c4:	2300      	movs	r3, #0
 80090c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d10d      	bne.n	80090f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d14d      	bne.n	800917a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	685b      	ldr	r3, [r3, #4]
 80090e2:	4618      	mov	r0, r3
 80090e4:	f001 f94a 	bl	800a37c <xTaskPriorityDisinherit>
 80090e8:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2200      	movs	r2, #0
 80090ee:	605a      	str	r2, [r3, #4]
 80090f0:	e043      	b.n	800917a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d119      	bne.n	800912c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	6898      	ldr	r0, [r3, #8]
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009100:	461a      	mov	r2, r3
 8009102:	68b9      	ldr	r1, [r7, #8]
 8009104:	f002 f96a 	bl	800b3dc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	689a      	ldr	r2, [r3, #8]
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009110:	441a      	add	r2, r3
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	689a      	ldr	r2, [r3, #8]
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	429a      	cmp	r2, r3
 8009120:	d32b      	bcc.n	800917a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681a      	ldr	r2, [r3, #0]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	609a      	str	r2, [r3, #8]
 800912a:	e026      	b.n	800917a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	68d8      	ldr	r0, [r3, #12]
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009134:	461a      	mov	r2, r3
 8009136:	68b9      	ldr	r1, [r7, #8]
 8009138:	f002 f950 	bl	800b3dc <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	68da      	ldr	r2, [r3, #12]
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009144:	425b      	negs	r3, r3
 8009146:	441a      	add	r2, r3
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	68da      	ldr	r2, [r3, #12]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	429a      	cmp	r2, r3
 8009156:	d207      	bcs.n	8009168 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	685a      	ldr	r2, [r3, #4]
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009160:	425b      	negs	r3, r3
 8009162:	441a      	add	r2, r3
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2b02      	cmp	r3, #2
 800916c:	d105      	bne.n	800917a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800916e:	693b      	ldr	r3, [r7, #16]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d002      	beq.n	800917a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	3b01      	subs	r3, #1
 8009178:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	1c5a      	adds	r2, r3, #1
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009182:	697b      	ldr	r3, [r7, #20]
}
 8009184:	4618      	mov	r0, r3
 8009186:	3718      	adds	r7, #24
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}

0800918c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b082      	sub	sp, #8
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
 8009194:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800919a:	2b00      	cmp	r3, #0
 800919c:	d018      	beq.n	80091d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	68da      	ldr	r2, [r3, #12]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091a6:	441a      	add	r2, r3
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	68da      	ldr	r2, [r3, #12]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	685b      	ldr	r3, [r3, #4]
 80091b4:	429a      	cmp	r2, r3
 80091b6:	d303      	bcc.n	80091c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681a      	ldr	r2, [r3, #0]
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	68d9      	ldr	r1, [r3, #12]
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091c8:	461a      	mov	r2, r3
 80091ca:	6838      	ldr	r0, [r7, #0]
 80091cc:	f002 f906 	bl	800b3dc <memcpy>
	}
}
 80091d0:	bf00      	nop
 80091d2:	3708      	adds	r7, #8
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b084      	sub	sp, #16
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80091e0:	f001 fe0a 	bl	800adf8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80091ea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80091ec:	e011      	b.n	8009212 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d012      	beq.n	800921c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	3324      	adds	r3, #36	; 0x24
 80091fa:	4618      	mov	r0, r3
 80091fc:	f000 fe84 	bl	8009f08 <xTaskRemoveFromEventList>
 8009200:	4603      	mov	r3, r0
 8009202:	2b00      	cmp	r3, #0
 8009204:	d001      	beq.n	800920a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009206:	f000 ffb7 	bl	800a178 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800920a:	7bfb      	ldrb	r3, [r7, #15]
 800920c:	3b01      	subs	r3, #1
 800920e:	b2db      	uxtb	r3, r3
 8009210:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009212:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009216:	2b00      	cmp	r3, #0
 8009218:	dce9      	bgt.n	80091ee <prvUnlockQueue+0x16>
 800921a:	e000      	b.n	800921e <prvUnlockQueue+0x46>
					break;
 800921c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	22ff      	movs	r2, #255	; 0xff
 8009222:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009226:	f001 fe15 	bl	800ae54 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800922a:	f001 fde5 	bl	800adf8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009234:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009236:	e011      	b.n	800925c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	691b      	ldr	r3, [r3, #16]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d012      	beq.n	8009266 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	3310      	adds	r3, #16
 8009244:	4618      	mov	r0, r3
 8009246:	f000 fe5f 	bl	8009f08 <xTaskRemoveFromEventList>
 800924a:	4603      	mov	r3, r0
 800924c:	2b00      	cmp	r3, #0
 800924e:	d001      	beq.n	8009254 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009250:	f000 ff92 	bl	800a178 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009254:	7bbb      	ldrb	r3, [r7, #14]
 8009256:	3b01      	subs	r3, #1
 8009258:	b2db      	uxtb	r3, r3
 800925a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800925c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009260:	2b00      	cmp	r3, #0
 8009262:	dce9      	bgt.n	8009238 <prvUnlockQueue+0x60>
 8009264:	e000      	b.n	8009268 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009266:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	22ff      	movs	r2, #255	; 0xff
 800926c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009270:	f001 fdf0 	bl	800ae54 <vPortExitCritical>
}
 8009274:	bf00      	nop
 8009276:	3710      	adds	r7, #16
 8009278:	46bd      	mov	sp, r7
 800927a:	bd80      	pop	{r7, pc}

0800927c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b084      	sub	sp, #16
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009284:	f001 fdb8 	bl	800adf8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800928c:	2b00      	cmp	r3, #0
 800928e:	d102      	bne.n	8009296 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009290:	2301      	movs	r3, #1
 8009292:	60fb      	str	r3, [r7, #12]
 8009294:	e001      	b.n	800929a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009296:	2300      	movs	r3, #0
 8009298:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800929a:	f001 fddb 	bl	800ae54 <vPortExitCritical>

	return xReturn;
 800929e:	68fb      	ldr	r3, [r7, #12]
}
 80092a0:	4618      	mov	r0, r3
 80092a2:	3710      	adds	r7, #16
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}

080092a8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b084      	sub	sp, #16
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80092b0:	f001 fda2 	bl	800adf8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092bc:	429a      	cmp	r2, r3
 80092be:	d102      	bne.n	80092c6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80092c0:	2301      	movs	r3, #1
 80092c2:	60fb      	str	r3, [r7, #12]
 80092c4:	e001      	b.n	80092ca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80092c6:	2300      	movs	r3, #0
 80092c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80092ca:	f001 fdc3 	bl	800ae54 <vPortExitCritical>

	return xReturn;
 80092ce:	68fb      	ldr	r3, [r7, #12]
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	3710      	adds	r7, #16
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}

080092d8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80092d8:	b480      	push	{r7}
 80092da:	b085      	sub	sp, #20
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
 80092e0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80092e2:	2300      	movs	r3, #0
 80092e4:	60fb      	str	r3, [r7, #12]
 80092e6:	e014      	b.n	8009312 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80092e8:	4a0e      	ldr	r2, [pc, #56]	; (8009324 <vQueueAddToRegistry+0x4c>)
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d10b      	bne.n	800930c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80092f4:	490b      	ldr	r1, [pc, #44]	; (8009324 <vQueueAddToRegistry+0x4c>)
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	683a      	ldr	r2, [r7, #0]
 80092fa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80092fe:	4a09      	ldr	r2, [pc, #36]	; (8009324 <vQueueAddToRegistry+0x4c>)
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	00db      	lsls	r3, r3, #3
 8009304:	4413      	add	r3, r2
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800930a:	e005      	b.n	8009318 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	3301      	adds	r3, #1
 8009310:	60fb      	str	r3, [r7, #12]
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2b07      	cmp	r3, #7
 8009316:	d9e7      	bls.n	80092e8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009318:	bf00      	nop
 800931a:	3714      	adds	r7, #20
 800931c:	46bd      	mov	sp, r7
 800931e:	bc80      	pop	{r7}
 8009320:	4770      	bx	lr
 8009322:	bf00      	nop
 8009324:	20003868 	.word	0x20003868

08009328 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009328:	b580      	push	{r7, lr}
 800932a:	b086      	sub	sp, #24
 800932c:	af00      	add	r7, sp, #0
 800932e:	60f8      	str	r0, [r7, #12]
 8009330:	60b9      	str	r1, [r7, #8]
 8009332:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009338:	f001 fd5e 	bl	800adf8 <vPortEnterCritical>
 800933c:	697b      	ldr	r3, [r7, #20]
 800933e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009342:	b25b      	sxtb	r3, r3
 8009344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009348:	d103      	bne.n	8009352 <vQueueWaitForMessageRestricted+0x2a>
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	2200      	movs	r2, #0
 800934e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009352:	697b      	ldr	r3, [r7, #20]
 8009354:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009358:	b25b      	sxtb	r3, r3
 800935a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800935e:	d103      	bne.n	8009368 <vQueueWaitForMessageRestricted+0x40>
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	2200      	movs	r2, #0
 8009364:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009368:	f001 fd74 	bl	800ae54 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009370:	2b00      	cmp	r3, #0
 8009372:	d106      	bne.n	8009382 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	3324      	adds	r3, #36	; 0x24
 8009378:	687a      	ldr	r2, [r7, #4]
 800937a:	68b9      	ldr	r1, [r7, #8]
 800937c:	4618      	mov	r0, r3
 800937e:	f000 fd99 	bl	8009eb4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009382:	6978      	ldr	r0, [r7, #20]
 8009384:	f7ff ff28 	bl	80091d8 <prvUnlockQueue>
	}
 8009388:	bf00      	nop
 800938a:	3718      	adds	r7, #24
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}

08009390 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009390:	b580      	push	{r7, lr}
 8009392:	b08e      	sub	sp, #56	; 0x38
 8009394:	af04      	add	r7, sp, #16
 8009396:	60f8      	str	r0, [r7, #12]
 8009398:	60b9      	str	r1, [r7, #8]
 800939a:	607a      	str	r2, [r7, #4]
 800939c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800939e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d109      	bne.n	80093b8 <xTaskCreateStatic+0x28>
 80093a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093a8:	f383 8811 	msr	BASEPRI, r3
 80093ac:	f3bf 8f6f 	isb	sy
 80093b0:	f3bf 8f4f 	dsb	sy
 80093b4:	623b      	str	r3, [r7, #32]
 80093b6:	e7fe      	b.n	80093b6 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80093b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d109      	bne.n	80093d2 <xTaskCreateStatic+0x42>
 80093be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093c2:	f383 8811 	msr	BASEPRI, r3
 80093c6:	f3bf 8f6f 	isb	sy
 80093ca:	f3bf 8f4f 	dsb	sy
 80093ce:	61fb      	str	r3, [r7, #28]
 80093d0:	e7fe      	b.n	80093d0 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80093d2:	235c      	movs	r3, #92	; 0x5c
 80093d4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80093d6:	693b      	ldr	r3, [r7, #16]
 80093d8:	2b5c      	cmp	r3, #92	; 0x5c
 80093da:	d009      	beq.n	80093f0 <xTaskCreateStatic+0x60>
 80093dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093e0:	f383 8811 	msr	BASEPRI, r3
 80093e4:	f3bf 8f6f 	isb	sy
 80093e8:	f3bf 8f4f 	dsb	sy
 80093ec:	61bb      	str	r3, [r7, #24]
 80093ee:	e7fe      	b.n	80093ee <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80093f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d01e      	beq.n	8009434 <xTaskCreateStatic+0xa4>
 80093f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d01b      	beq.n	8009434 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80093fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093fe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009402:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009404:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009408:	2202      	movs	r2, #2
 800940a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800940e:	2300      	movs	r3, #0
 8009410:	9303      	str	r3, [sp, #12]
 8009412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009414:	9302      	str	r3, [sp, #8]
 8009416:	f107 0314 	add.w	r3, r7, #20
 800941a:	9301      	str	r3, [sp, #4]
 800941c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800941e:	9300      	str	r3, [sp, #0]
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	687a      	ldr	r2, [r7, #4]
 8009424:	68b9      	ldr	r1, [r7, #8]
 8009426:	68f8      	ldr	r0, [r7, #12]
 8009428:	f000 f850 	bl	80094cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800942c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800942e:	f000 f8d3 	bl	80095d8 <prvAddNewTaskToReadyList>
 8009432:	e001      	b.n	8009438 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8009434:	2300      	movs	r3, #0
 8009436:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009438:	697b      	ldr	r3, [r7, #20]
	}
 800943a:	4618      	mov	r0, r3
 800943c:	3728      	adds	r7, #40	; 0x28
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}

08009442 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009442:	b580      	push	{r7, lr}
 8009444:	b08c      	sub	sp, #48	; 0x30
 8009446:	af04      	add	r7, sp, #16
 8009448:	60f8      	str	r0, [r7, #12]
 800944a:	60b9      	str	r1, [r7, #8]
 800944c:	603b      	str	r3, [r7, #0]
 800944e:	4613      	mov	r3, r2
 8009450:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009452:	88fb      	ldrh	r3, [r7, #6]
 8009454:	009b      	lsls	r3, r3, #2
 8009456:	4618      	mov	r0, r3
 8009458:	f001 fdc4 	bl	800afe4 <pvPortMalloc>
 800945c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d00e      	beq.n	8009482 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8009464:	205c      	movs	r0, #92	; 0x5c
 8009466:	f001 fdbd 	bl	800afe4 <pvPortMalloc>
 800946a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800946c:	69fb      	ldr	r3, [r7, #28]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d003      	beq.n	800947a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009472:	69fb      	ldr	r3, [r7, #28]
 8009474:	697a      	ldr	r2, [r7, #20]
 8009476:	631a      	str	r2, [r3, #48]	; 0x30
 8009478:	e005      	b.n	8009486 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800947a:	6978      	ldr	r0, [r7, #20]
 800947c:	f001 fe78 	bl	800b170 <vPortFree>
 8009480:	e001      	b.n	8009486 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009482:	2300      	movs	r3, #0
 8009484:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009486:	69fb      	ldr	r3, [r7, #28]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d017      	beq.n	80094bc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800948c:	69fb      	ldr	r3, [r7, #28]
 800948e:	2200      	movs	r2, #0
 8009490:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009494:	88fa      	ldrh	r2, [r7, #6]
 8009496:	2300      	movs	r3, #0
 8009498:	9303      	str	r3, [sp, #12]
 800949a:	69fb      	ldr	r3, [r7, #28]
 800949c:	9302      	str	r3, [sp, #8]
 800949e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094a0:	9301      	str	r3, [sp, #4]
 80094a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094a4:	9300      	str	r3, [sp, #0]
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	68b9      	ldr	r1, [r7, #8]
 80094aa:	68f8      	ldr	r0, [r7, #12]
 80094ac:	f000 f80e 	bl	80094cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80094b0:	69f8      	ldr	r0, [r7, #28]
 80094b2:	f000 f891 	bl	80095d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80094b6:	2301      	movs	r3, #1
 80094b8:	61bb      	str	r3, [r7, #24]
 80094ba:	e002      	b.n	80094c2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80094bc:	f04f 33ff 	mov.w	r3, #4294967295
 80094c0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80094c2:	69bb      	ldr	r3, [r7, #24]
	}
 80094c4:	4618      	mov	r0, r3
 80094c6:	3720      	adds	r7, #32
 80094c8:	46bd      	mov	sp, r7
 80094ca:	bd80      	pop	{r7, pc}

080094cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b088      	sub	sp, #32
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	60f8      	str	r0, [r7, #12]
 80094d4:	60b9      	str	r1, [r7, #8]
 80094d6:	607a      	str	r2, [r7, #4]
 80094d8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80094da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094dc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	009b      	lsls	r3, r3, #2
 80094e2:	461a      	mov	r2, r3
 80094e4:	21a5      	movs	r1, #165	; 0xa5
 80094e6:	f001 ff84 	bl	800b3f2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80094ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80094f4:	3b01      	subs	r3, #1
 80094f6:	009b      	lsls	r3, r3, #2
 80094f8:	4413      	add	r3, r2
 80094fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80094fc:	69bb      	ldr	r3, [r7, #24]
 80094fe:	f023 0307 	bic.w	r3, r3, #7
 8009502:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009504:	69bb      	ldr	r3, [r7, #24]
 8009506:	f003 0307 	and.w	r3, r3, #7
 800950a:	2b00      	cmp	r3, #0
 800950c:	d009      	beq.n	8009522 <prvInitialiseNewTask+0x56>
 800950e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009512:	f383 8811 	msr	BASEPRI, r3
 8009516:	f3bf 8f6f 	isb	sy
 800951a:	f3bf 8f4f 	dsb	sy
 800951e:	617b      	str	r3, [r7, #20]
 8009520:	e7fe      	b.n	8009520 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009522:	2300      	movs	r3, #0
 8009524:	61fb      	str	r3, [r7, #28]
 8009526:	e012      	b.n	800954e <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009528:	68ba      	ldr	r2, [r7, #8]
 800952a:	69fb      	ldr	r3, [r7, #28]
 800952c:	4413      	add	r3, r2
 800952e:	7819      	ldrb	r1, [r3, #0]
 8009530:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009532:	69fb      	ldr	r3, [r7, #28]
 8009534:	4413      	add	r3, r2
 8009536:	3334      	adds	r3, #52	; 0x34
 8009538:	460a      	mov	r2, r1
 800953a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800953c:	68ba      	ldr	r2, [r7, #8]
 800953e:	69fb      	ldr	r3, [r7, #28]
 8009540:	4413      	add	r3, r2
 8009542:	781b      	ldrb	r3, [r3, #0]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d006      	beq.n	8009556 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009548:	69fb      	ldr	r3, [r7, #28]
 800954a:	3301      	adds	r3, #1
 800954c:	61fb      	str	r3, [r7, #28]
 800954e:	69fb      	ldr	r3, [r7, #28]
 8009550:	2b0f      	cmp	r3, #15
 8009552:	d9e9      	bls.n	8009528 <prvInitialiseNewTask+0x5c>
 8009554:	e000      	b.n	8009558 <prvInitialiseNewTask+0x8c>
		{
			break;
 8009556:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800955a:	2200      	movs	r2, #0
 800955c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009562:	2b37      	cmp	r3, #55	; 0x37
 8009564:	d901      	bls.n	800956a <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009566:	2337      	movs	r3, #55	; 0x37
 8009568:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800956a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800956c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800956e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009572:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009574:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009578:	2200      	movs	r2, #0
 800957a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800957c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800957e:	3304      	adds	r3, #4
 8009580:	4618      	mov	r0, r3
 8009582:	f7ff f964 	bl	800884e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009588:	3318      	adds	r3, #24
 800958a:	4618      	mov	r0, r3
 800958c:	f7ff f95f 	bl	800884e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009592:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009594:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009598:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800959c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800959e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80095a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80095a4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80095a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095a8:	2200      	movs	r2, #0
 80095aa:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80095ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ae:	2200      	movs	r2, #0
 80095b0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80095b4:	683a      	ldr	r2, [r7, #0]
 80095b6:	68f9      	ldr	r1, [r7, #12]
 80095b8:	69b8      	ldr	r0, [r7, #24]
 80095ba:	f001 fb35 	bl	800ac28 <pxPortInitialiseStack>
 80095be:	4602      	mov	r2, r0
 80095c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095c2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80095c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d002      	beq.n	80095d0 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80095ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80095ce:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80095d0:	bf00      	nop
 80095d2:	3720      	adds	r7, #32
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b082      	sub	sp, #8
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80095e0:	f001 fc0a 	bl	800adf8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80095e4:	4b2d      	ldr	r3, [pc, #180]	; (800969c <prvAddNewTaskToReadyList+0xc4>)
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	3301      	adds	r3, #1
 80095ea:	4a2c      	ldr	r2, [pc, #176]	; (800969c <prvAddNewTaskToReadyList+0xc4>)
 80095ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80095ee:	4b2c      	ldr	r3, [pc, #176]	; (80096a0 <prvAddNewTaskToReadyList+0xc8>)
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d109      	bne.n	800960a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80095f6:	4a2a      	ldr	r2, [pc, #168]	; (80096a0 <prvAddNewTaskToReadyList+0xc8>)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80095fc:	4b27      	ldr	r3, [pc, #156]	; (800969c <prvAddNewTaskToReadyList+0xc4>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	2b01      	cmp	r3, #1
 8009602:	d110      	bne.n	8009626 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009604:	f000 fdde 	bl	800a1c4 <prvInitialiseTaskLists>
 8009608:	e00d      	b.n	8009626 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800960a:	4b26      	ldr	r3, [pc, #152]	; (80096a4 <prvAddNewTaskToReadyList+0xcc>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d109      	bne.n	8009626 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009612:	4b23      	ldr	r3, [pc, #140]	; (80096a0 <prvAddNewTaskToReadyList+0xc8>)
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800961c:	429a      	cmp	r2, r3
 800961e:	d802      	bhi.n	8009626 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009620:	4a1f      	ldr	r2, [pc, #124]	; (80096a0 <prvAddNewTaskToReadyList+0xc8>)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009626:	4b20      	ldr	r3, [pc, #128]	; (80096a8 <prvAddNewTaskToReadyList+0xd0>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	3301      	adds	r3, #1
 800962c:	4a1e      	ldr	r2, [pc, #120]	; (80096a8 <prvAddNewTaskToReadyList+0xd0>)
 800962e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009630:	4b1d      	ldr	r3, [pc, #116]	; (80096a8 <prvAddNewTaskToReadyList+0xd0>)
 8009632:	681a      	ldr	r2, [r3, #0]
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800963c:	4b1b      	ldr	r3, [pc, #108]	; (80096ac <prvAddNewTaskToReadyList+0xd4>)
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	429a      	cmp	r2, r3
 8009642:	d903      	bls.n	800964c <prvAddNewTaskToReadyList+0x74>
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009648:	4a18      	ldr	r2, [pc, #96]	; (80096ac <prvAddNewTaskToReadyList+0xd4>)
 800964a:	6013      	str	r3, [r2, #0]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009650:	4613      	mov	r3, r2
 8009652:	009b      	lsls	r3, r3, #2
 8009654:	4413      	add	r3, r2
 8009656:	009b      	lsls	r3, r3, #2
 8009658:	4a15      	ldr	r2, [pc, #84]	; (80096b0 <prvAddNewTaskToReadyList+0xd8>)
 800965a:	441a      	add	r2, r3
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	3304      	adds	r3, #4
 8009660:	4619      	mov	r1, r3
 8009662:	4610      	mov	r0, r2
 8009664:	f7ff f8ff 	bl	8008866 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009668:	f001 fbf4 	bl	800ae54 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800966c:	4b0d      	ldr	r3, [pc, #52]	; (80096a4 <prvAddNewTaskToReadyList+0xcc>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d00e      	beq.n	8009692 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009674:	4b0a      	ldr	r3, [pc, #40]	; (80096a0 <prvAddNewTaskToReadyList+0xc8>)
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800967e:	429a      	cmp	r2, r3
 8009680:	d207      	bcs.n	8009692 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009682:	4b0c      	ldr	r3, [pc, #48]	; (80096b4 <prvAddNewTaskToReadyList+0xdc>)
 8009684:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009688:	601a      	str	r2, [r3, #0]
 800968a:	f3bf 8f4f 	dsb	sy
 800968e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009692:	bf00      	nop
 8009694:	3708      	adds	r7, #8
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}
 800969a:	bf00      	nop
 800969c:	20000bcc 	.word	0x20000bcc
 80096a0:	200006f8 	.word	0x200006f8
 80096a4:	20000bd8 	.word	0x20000bd8
 80096a8:	20000be8 	.word	0x20000be8
 80096ac:	20000bd4 	.word	0x20000bd4
 80096b0:	200006fc 	.word	0x200006fc
 80096b4:	e000ed04 	.word	0xe000ed04

080096b8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b084      	sub	sp, #16
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80096c0:	2300      	movs	r3, #0
 80096c2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d016      	beq.n	80096f8 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80096ca:	4b13      	ldr	r3, [pc, #76]	; (8009718 <vTaskDelay+0x60>)
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d009      	beq.n	80096e6 <vTaskDelay+0x2e>
 80096d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096d6:	f383 8811 	msr	BASEPRI, r3
 80096da:	f3bf 8f6f 	isb	sy
 80096de:	f3bf 8f4f 	dsb	sy
 80096e2:	60bb      	str	r3, [r7, #8]
 80096e4:	e7fe      	b.n	80096e4 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80096e6:	f000 f98b 	bl	8009a00 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80096ea:	2100      	movs	r1, #0
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f000 fec9 	bl	800a484 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80096f2:	f000 f993 	bl	8009a1c <xTaskResumeAll>
 80096f6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d107      	bne.n	800970e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80096fe:	4b07      	ldr	r3, [pc, #28]	; (800971c <vTaskDelay+0x64>)
 8009700:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009704:	601a      	str	r2, [r3, #0]
 8009706:	f3bf 8f4f 	dsb	sy
 800970a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800970e:	bf00      	nop
 8009710:	3710      	adds	r7, #16
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}
 8009716:	bf00      	nop
 8009718:	20000bf4 	.word	0x20000bf4
 800971c:	e000ed04 	.word	0xe000ed04

08009720 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8009720:	b580      	push	{r7, lr}
 8009722:	b084      	sub	sp, #16
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009728:	f001 fb66 	bl	800adf8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d102      	bne.n	8009738 <vTaskSuspend+0x18>
 8009732:	4b2f      	ldr	r3, [pc, #188]	; (80097f0 <vTaskSuspend+0xd0>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	e000      	b.n	800973a <vTaskSuspend+0x1a>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	3304      	adds	r3, #4
 8009740:	4618      	mov	r0, r3
 8009742:	f7ff f8eb 	bl	800891c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800974a:	2b00      	cmp	r3, #0
 800974c:	d004      	beq.n	8009758 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	3318      	adds	r3, #24
 8009752:	4618      	mov	r0, r3
 8009754:	f7ff f8e2 	bl	800891c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	3304      	adds	r3, #4
 800975c:	4619      	mov	r1, r3
 800975e:	4825      	ldr	r0, [pc, #148]	; (80097f4 <vTaskSuspend+0xd4>)
 8009760:	f7ff f881 	bl	8008866 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800976a:	b2db      	uxtb	r3, r3
 800976c:	2b01      	cmp	r3, #1
 800976e:	d103      	bne.n	8009778 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2200      	movs	r2, #0
 8009774:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8009778:	f001 fb6c 	bl	800ae54 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800977c:	4b1e      	ldr	r3, [pc, #120]	; (80097f8 <vTaskSuspend+0xd8>)
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d005      	beq.n	8009790 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8009784:	f001 fb38 	bl	800adf8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8009788:	f000 fdb6 	bl	800a2f8 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800978c:	f001 fb62 	bl	800ae54 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8009790:	4b17      	ldr	r3, [pc, #92]	; (80097f0 <vTaskSuspend+0xd0>)
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	68fa      	ldr	r2, [r7, #12]
 8009796:	429a      	cmp	r2, r3
 8009798:	d126      	bne.n	80097e8 <vTaskSuspend+0xc8>
		{
			if( xSchedulerRunning != pdFALSE )
 800979a:	4b17      	ldr	r3, [pc, #92]	; (80097f8 <vTaskSuspend+0xd8>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d016      	beq.n	80097d0 <vTaskSuspend+0xb0>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80097a2:	4b16      	ldr	r3, [pc, #88]	; (80097fc <vTaskSuspend+0xdc>)
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d009      	beq.n	80097be <vTaskSuspend+0x9e>
 80097aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ae:	f383 8811 	msr	BASEPRI, r3
 80097b2:	f3bf 8f6f 	isb	sy
 80097b6:	f3bf 8f4f 	dsb	sy
 80097ba:	60bb      	str	r3, [r7, #8]
 80097bc:	e7fe      	b.n	80097bc <vTaskSuspend+0x9c>
				portYIELD_WITHIN_API();
 80097be:	4b10      	ldr	r3, [pc, #64]	; (8009800 <vTaskSuspend+0xe0>)
 80097c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097c4:	601a      	str	r2, [r3, #0]
 80097c6:	f3bf 8f4f 	dsb	sy
 80097ca:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80097ce:	e00b      	b.n	80097e8 <vTaskSuspend+0xc8>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 80097d0:	4b08      	ldr	r3, [pc, #32]	; (80097f4 <vTaskSuspend+0xd4>)
 80097d2:	681a      	ldr	r2, [r3, #0]
 80097d4:	4b0b      	ldr	r3, [pc, #44]	; (8009804 <vTaskSuspend+0xe4>)
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	429a      	cmp	r2, r3
 80097da:	d103      	bne.n	80097e4 <vTaskSuspend+0xc4>
					pxCurrentTCB = NULL;
 80097dc:	4b04      	ldr	r3, [pc, #16]	; (80097f0 <vTaskSuspend+0xd0>)
 80097de:	2200      	movs	r2, #0
 80097e0:	601a      	str	r2, [r3, #0]
	}
 80097e2:	e001      	b.n	80097e8 <vTaskSuspend+0xc8>
					vTaskSwitchContext();
 80097e4:	f000 fa9c 	bl	8009d20 <vTaskSwitchContext>
	}
 80097e8:	bf00      	nop
 80097ea:	3710      	adds	r7, #16
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}
 80097f0:	200006f8 	.word	0x200006f8
 80097f4:	20000bb8 	.word	0x20000bb8
 80097f8:	20000bd8 	.word	0x20000bd8
 80097fc:	20000bf4 	.word	0x20000bf4
 8009800:	e000ed04 	.word	0xe000ed04
 8009804:	20000bcc 	.word	0x20000bcc

08009808 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8009808:	b480      	push	{r7}
 800980a:	b087      	sub	sp, #28
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8009810:	2300      	movs	r3, #0
 8009812:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d109      	bne.n	8009832 <prvTaskIsTaskSuspended+0x2a>
 800981e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009822:	f383 8811 	msr	BASEPRI, r3
 8009826:	f3bf 8f6f 	isb	sy
 800982a:	f3bf 8f4f 	dsb	sy
 800982e:	60fb      	str	r3, [r7, #12]
 8009830:	e7fe      	b.n	8009830 <prvTaskIsTaskSuspended+0x28>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009832:	693b      	ldr	r3, [r7, #16]
 8009834:	695b      	ldr	r3, [r3, #20]
 8009836:	4a0f      	ldr	r2, [pc, #60]	; (8009874 <prvTaskIsTaskSuspended+0x6c>)
 8009838:	4293      	cmp	r3, r2
 800983a:	d101      	bne.n	8009840 <prvTaskIsTaskSuspended+0x38>
 800983c:	2301      	movs	r3, #1
 800983e:	e000      	b.n	8009842 <prvTaskIsTaskSuspended+0x3a>
 8009840:	2300      	movs	r3, #0
 8009842:	2b00      	cmp	r3, #0
 8009844:	d00f      	beq.n	8009866 <prvTaskIsTaskSuspended+0x5e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8009846:	693b      	ldr	r3, [r7, #16]
 8009848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800984a:	4a0b      	ldr	r2, [pc, #44]	; (8009878 <prvTaskIsTaskSuspended+0x70>)
 800984c:	4293      	cmp	r3, r2
 800984e:	d00a      	beq.n	8009866 <prvTaskIsTaskSuspended+0x5e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8009850:	693b      	ldr	r3, [r7, #16]
 8009852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009854:	2b00      	cmp	r3, #0
 8009856:	d101      	bne.n	800985c <prvTaskIsTaskSuspended+0x54>
 8009858:	2301      	movs	r3, #1
 800985a:	e000      	b.n	800985e <prvTaskIsTaskSuspended+0x56>
 800985c:	2300      	movs	r3, #0
 800985e:	2b00      	cmp	r3, #0
 8009860:	d001      	beq.n	8009866 <prvTaskIsTaskSuspended+0x5e>
				{
					xReturn = pdTRUE;
 8009862:	2301      	movs	r3, #1
 8009864:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009866:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8009868:	4618      	mov	r0, r3
 800986a:	371c      	adds	r7, #28
 800986c:	46bd      	mov	sp, r7
 800986e:	bc80      	pop	{r7}
 8009870:	4770      	bx	lr
 8009872:	bf00      	nop
 8009874:	20000bb8 	.word	0x20000bb8
 8009878:	20000b8c 	.word	0x20000b8c

0800987c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800987c:	b580      	push	{r7, lr}
 800987e:	b084      	sub	sp, #16
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d109      	bne.n	80098a2 <vTaskResume+0x26>
 800988e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009892:	f383 8811 	msr	BASEPRI, r3
 8009896:	f3bf 8f6f 	isb	sy
 800989a:	f3bf 8f4f 	dsb	sy
 800989e:	60bb      	str	r3, [r7, #8]
 80098a0:	e7fe      	b.n	80098a0 <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d03a      	beq.n	800991e <vTaskResume+0xa2>
 80098a8:	4b1f      	ldr	r3, [pc, #124]	; (8009928 <vTaskResume+0xac>)
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	68fa      	ldr	r2, [r7, #12]
 80098ae:	429a      	cmp	r2, r3
 80098b0:	d035      	beq.n	800991e <vTaskResume+0xa2>
		{
			taskENTER_CRITICAL();
 80098b2:	f001 faa1 	bl	800adf8 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80098b6:	68f8      	ldr	r0, [r7, #12]
 80098b8:	f7ff ffa6 	bl	8009808 <prvTaskIsTaskSuspended>
 80098bc:	4603      	mov	r3, r0
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d02b      	beq.n	800991a <vTaskResume+0x9e>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	3304      	adds	r3, #4
 80098c6:	4618      	mov	r0, r3
 80098c8:	f7ff f828 	bl	800891c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098d0:	4b16      	ldr	r3, [pc, #88]	; (800992c <vTaskResume+0xb0>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	429a      	cmp	r2, r3
 80098d6:	d903      	bls.n	80098e0 <vTaskResume+0x64>
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098dc:	4a13      	ldr	r2, [pc, #76]	; (800992c <vTaskResume+0xb0>)
 80098de:	6013      	str	r3, [r2, #0]
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098e4:	4613      	mov	r3, r2
 80098e6:	009b      	lsls	r3, r3, #2
 80098e8:	4413      	add	r3, r2
 80098ea:	009b      	lsls	r3, r3, #2
 80098ec:	4a10      	ldr	r2, [pc, #64]	; (8009930 <vTaskResume+0xb4>)
 80098ee:	441a      	add	r2, r3
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	3304      	adds	r3, #4
 80098f4:	4619      	mov	r1, r3
 80098f6:	4610      	mov	r0, r2
 80098f8:	f7fe ffb5 	bl	8008866 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009900:	4b09      	ldr	r3, [pc, #36]	; (8009928 <vTaskResume+0xac>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009906:	429a      	cmp	r2, r3
 8009908:	d307      	bcc.n	800991a <vTaskResume+0x9e>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800990a:	4b0a      	ldr	r3, [pc, #40]	; (8009934 <vTaskResume+0xb8>)
 800990c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009910:	601a      	str	r2, [r3, #0]
 8009912:	f3bf 8f4f 	dsb	sy
 8009916:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800991a:	f001 fa9b 	bl	800ae54 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800991e:	bf00      	nop
 8009920:	3710      	adds	r7, #16
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}
 8009926:	bf00      	nop
 8009928:	200006f8 	.word	0x200006f8
 800992c:	20000bd4 	.word	0x20000bd4
 8009930:	200006fc 	.word	0x200006fc
 8009934:	e000ed04 	.word	0xe000ed04

08009938 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b08a      	sub	sp, #40	; 0x28
 800993c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800993e:	2300      	movs	r3, #0
 8009940:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009942:	2300      	movs	r3, #0
 8009944:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009946:	463a      	mov	r2, r7
 8009948:	1d39      	adds	r1, r7, #4
 800994a:	f107 0308 	add.w	r3, r7, #8
 800994e:	4618      	mov	r0, r3
 8009950:	f7fe fd26 	bl	80083a0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009954:	6839      	ldr	r1, [r7, #0]
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	68ba      	ldr	r2, [r7, #8]
 800995a:	9202      	str	r2, [sp, #8]
 800995c:	9301      	str	r3, [sp, #4]
 800995e:	2300      	movs	r3, #0
 8009960:	9300      	str	r3, [sp, #0]
 8009962:	2300      	movs	r3, #0
 8009964:	460a      	mov	r2, r1
 8009966:	4920      	ldr	r1, [pc, #128]	; (80099e8 <vTaskStartScheduler+0xb0>)
 8009968:	4820      	ldr	r0, [pc, #128]	; (80099ec <vTaskStartScheduler+0xb4>)
 800996a:	f7ff fd11 	bl	8009390 <xTaskCreateStatic>
 800996e:	4602      	mov	r2, r0
 8009970:	4b1f      	ldr	r3, [pc, #124]	; (80099f0 <vTaskStartScheduler+0xb8>)
 8009972:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009974:	4b1e      	ldr	r3, [pc, #120]	; (80099f0 <vTaskStartScheduler+0xb8>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d002      	beq.n	8009982 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800997c:	2301      	movs	r3, #1
 800997e:	617b      	str	r3, [r7, #20]
 8009980:	e001      	b.n	8009986 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009982:	2300      	movs	r3, #0
 8009984:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	2b01      	cmp	r3, #1
 800998a:	d102      	bne.n	8009992 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800998c:	f000 fdce 	bl	800a52c <xTimerCreateTimerTask>
 8009990:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009992:	697b      	ldr	r3, [r7, #20]
 8009994:	2b01      	cmp	r3, #1
 8009996:	d115      	bne.n	80099c4 <vTaskStartScheduler+0x8c>
 8009998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800999c:	f383 8811 	msr	BASEPRI, r3
 80099a0:	f3bf 8f6f 	isb	sy
 80099a4:	f3bf 8f4f 	dsb	sy
 80099a8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80099aa:	4b12      	ldr	r3, [pc, #72]	; (80099f4 <vTaskStartScheduler+0xbc>)
 80099ac:	f04f 32ff 	mov.w	r2, #4294967295
 80099b0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80099b2:	4b11      	ldr	r3, [pc, #68]	; (80099f8 <vTaskStartScheduler+0xc0>)
 80099b4:	2201      	movs	r2, #1
 80099b6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80099b8:	4b10      	ldr	r3, [pc, #64]	; (80099fc <vTaskStartScheduler+0xc4>)
 80099ba:	2200      	movs	r2, #0
 80099bc:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80099be:	f001 f9ab 	bl	800ad18 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80099c2:	e00d      	b.n	80099e0 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ca:	d109      	bne.n	80099e0 <vTaskStartScheduler+0xa8>
 80099cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099d0:	f383 8811 	msr	BASEPRI, r3
 80099d4:	f3bf 8f6f 	isb	sy
 80099d8:	f3bf 8f4f 	dsb	sy
 80099dc:	60fb      	str	r3, [r7, #12]
 80099de:	e7fe      	b.n	80099de <vTaskStartScheduler+0xa6>
}
 80099e0:	bf00      	nop
 80099e2:	3718      	adds	r7, #24
 80099e4:	46bd      	mov	sp, r7
 80099e6:	bd80      	pop	{r7, pc}
 80099e8:	0800b6b0 	.word	0x0800b6b0
 80099ec:	0800a191 	.word	0x0800a191
 80099f0:	20000bf0 	.word	0x20000bf0
 80099f4:	20000bec 	.word	0x20000bec
 80099f8:	20000bd8 	.word	0x20000bd8
 80099fc:	20000bd0 	.word	0x20000bd0

08009a00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009a00:	b480      	push	{r7}
 8009a02:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009a04:	4b04      	ldr	r3, [pc, #16]	; (8009a18 <vTaskSuspendAll+0x18>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	3301      	adds	r3, #1
 8009a0a:	4a03      	ldr	r2, [pc, #12]	; (8009a18 <vTaskSuspendAll+0x18>)
 8009a0c:	6013      	str	r3, [r2, #0]
}
 8009a0e:	bf00      	nop
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bc80      	pop	{r7}
 8009a14:	4770      	bx	lr
 8009a16:	bf00      	nop
 8009a18:	20000bf4 	.word	0x20000bf4

08009a1c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b084      	sub	sp, #16
 8009a20:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009a22:	2300      	movs	r3, #0
 8009a24:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009a26:	2300      	movs	r3, #0
 8009a28:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009a2a:	4b41      	ldr	r3, [pc, #260]	; (8009b30 <xTaskResumeAll+0x114>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d109      	bne.n	8009a46 <xTaskResumeAll+0x2a>
 8009a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a36:	f383 8811 	msr	BASEPRI, r3
 8009a3a:	f3bf 8f6f 	isb	sy
 8009a3e:	f3bf 8f4f 	dsb	sy
 8009a42:	603b      	str	r3, [r7, #0]
 8009a44:	e7fe      	b.n	8009a44 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009a46:	f001 f9d7 	bl	800adf8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009a4a:	4b39      	ldr	r3, [pc, #228]	; (8009b30 <xTaskResumeAll+0x114>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	3b01      	subs	r3, #1
 8009a50:	4a37      	ldr	r2, [pc, #220]	; (8009b30 <xTaskResumeAll+0x114>)
 8009a52:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a54:	4b36      	ldr	r3, [pc, #216]	; (8009b30 <xTaskResumeAll+0x114>)
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d162      	bne.n	8009b22 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009a5c:	4b35      	ldr	r3, [pc, #212]	; (8009b34 <xTaskResumeAll+0x118>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d05e      	beq.n	8009b22 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009a64:	e02f      	b.n	8009ac6 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8009a66:	4b34      	ldr	r3, [pc, #208]	; (8009b38 <xTaskResumeAll+0x11c>)
 8009a68:	68db      	ldr	r3, [r3, #12]
 8009a6a:	68db      	ldr	r3, [r3, #12]
 8009a6c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	3318      	adds	r3, #24
 8009a72:	4618      	mov	r0, r3
 8009a74:	f7fe ff52 	bl	800891c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	3304      	adds	r3, #4
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f7fe ff4d 	bl	800891c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a86:	4b2d      	ldr	r3, [pc, #180]	; (8009b3c <xTaskResumeAll+0x120>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d903      	bls.n	8009a96 <xTaskResumeAll+0x7a>
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a92:	4a2a      	ldr	r2, [pc, #168]	; (8009b3c <xTaskResumeAll+0x120>)
 8009a94:	6013      	str	r3, [r2, #0]
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a9a:	4613      	mov	r3, r2
 8009a9c:	009b      	lsls	r3, r3, #2
 8009a9e:	4413      	add	r3, r2
 8009aa0:	009b      	lsls	r3, r3, #2
 8009aa2:	4a27      	ldr	r2, [pc, #156]	; (8009b40 <xTaskResumeAll+0x124>)
 8009aa4:	441a      	add	r2, r3
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	3304      	adds	r3, #4
 8009aaa:	4619      	mov	r1, r3
 8009aac:	4610      	mov	r0, r2
 8009aae:	f7fe feda 	bl	8008866 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ab6:	4b23      	ldr	r3, [pc, #140]	; (8009b44 <xTaskResumeAll+0x128>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009abc:	429a      	cmp	r2, r3
 8009abe:	d302      	bcc.n	8009ac6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8009ac0:	4b21      	ldr	r3, [pc, #132]	; (8009b48 <xTaskResumeAll+0x12c>)
 8009ac2:	2201      	movs	r2, #1
 8009ac4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ac6:	4b1c      	ldr	r3, [pc, #112]	; (8009b38 <xTaskResumeAll+0x11c>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d1cb      	bne.n	8009a66 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d001      	beq.n	8009ad8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009ad4:	f000 fc10 	bl	800a2f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009ad8:	4b1c      	ldr	r3, [pc, #112]	; (8009b4c <xTaskResumeAll+0x130>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d010      	beq.n	8009b06 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009ae4:	f000 f856 	bl	8009b94 <xTaskIncrementTick>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d002      	beq.n	8009af4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8009aee:	4b16      	ldr	r3, [pc, #88]	; (8009b48 <xTaskResumeAll+0x12c>)
 8009af0:	2201      	movs	r2, #1
 8009af2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	3b01      	subs	r3, #1
 8009af8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d1f1      	bne.n	8009ae4 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8009b00:	4b12      	ldr	r3, [pc, #72]	; (8009b4c <xTaskResumeAll+0x130>)
 8009b02:	2200      	movs	r2, #0
 8009b04:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009b06:	4b10      	ldr	r3, [pc, #64]	; (8009b48 <xTaskResumeAll+0x12c>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d009      	beq.n	8009b22 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009b0e:	2301      	movs	r3, #1
 8009b10:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009b12:	4b0f      	ldr	r3, [pc, #60]	; (8009b50 <xTaskResumeAll+0x134>)
 8009b14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b18:	601a      	str	r2, [r3, #0]
 8009b1a:	f3bf 8f4f 	dsb	sy
 8009b1e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009b22:	f001 f997 	bl	800ae54 <vPortExitCritical>

	return xAlreadyYielded;
 8009b26:	68bb      	ldr	r3, [r7, #8]
}
 8009b28:	4618      	mov	r0, r3
 8009b2a:	3710      	adds	r7, #16
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	bd80      	pop	{r7, pc}
 8009b30:	20000bf4 	.word	0x20000bf4
 8009b34:	20000bcc 	.word	0x20000bcc
 8009b38:	20000b8c 	.word	0x20000b8c
 8009b3c:	20000bd4 	.word	0x20000bd4
 8009b40:	200006fc 	.word	0x200006fc
 8009b44:	200006f8 	.word	0x200006f8
 8009b48:	20000be0 	.word	0x20000be0
 8009b4c:	20000bdc 	.word	0x20000bdc
 8009b50:	e000ed04 	.word	0xe000ed04

08009b54 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009b54:	b480      	push	{r7}
 8009b56:	b083      	sub	sp, #12
 8009b58:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009b5a:	4b04      	ldr	r3, [pc, #16]	; (8009b6c <xTaskGetTickCount+0x18>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009b60:	687b      	ldr	r3, [r7, #4]
}
 8009b62:	4618      	mov	r0, r3
 8009b64:	370c      	adds	r7, #12
 8009b66:	46bd      	mov	sp, r7
 8009b68:	bc80      	pop	{r7}
 8009b6a:	4770      	bx	lr
 8009b6c:	20000bd0 	.word	0x20000bd0

08009b70 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b082      	sub	sp, #8
 8009b74:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009b76:	f001 f9f9 	bl	800af6c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8009b7e:	4b04      	ldr	r3, [pc, #16]	; (8009b90 <xTaskGetTickCountFromISR+0x20>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009b84:	683b      	ldr	r3, [r7, #0]
}
 8009b86:	4618      	mov	r0, r3
 8009b88:	3708      	adds	r7, #8
 8009b8a:	46bd      	mov	sp, r7
 8009b8c:	bd80      	pop	{r7, pc}
 8009b8e:	bf00      	nop
 8009b90:	20000bd0 	.word	0x20000bd0

08009b94 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b086      	sub	sp, #24
 8009b98:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b9e:	4b55      	ldr	r3, [pc, #340]	; (8009cf4 <xTaskIncrementTick+0x160>)
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	f040 8093 	bne.w	8009cce <xTaskIncrementTick+0x13a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009ba8:	4b53      	ldr	r3, [pc, #332]	; (8009cf8 <xTaskIncrementTick+0x164>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	3301      	adds	r3, #1
 8009bae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009bb0:	4a51      	ldr	r2, [pc, #324]	; (8009cf8 <xTaskIncrementTick+0x164>)
 8009bb2:	693b      	ldr	r3, [r7, #16]
 8009bb4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009bb6:	693b      	ldr	r3, [r7, #16]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d11f      	bne.n	8009bfc <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8009bbc:	4b4f      	ldr	r3, [pc, #316]	; (8009cfc <xTaskIncrementTick+0x168>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d009      	beq.n	8009bda <xTaskIncrementTick+0x46>
 8009bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bca:	f383 8811 	msr	BASEPRI, r3
 8009bce:	f3bf 8f6f 	isb	sy
 8009bd2:	f3bf 8f4f 	dsb	sy
 8009bd6:	603b      	str	r3, [r7, #0]
 8009bd8:	e7fe      	b.n	8009bd8 <xTaskIncrementTick+0x44>
 8009bda:	4b48      	ldr	r3, [pc, #288]	; (8009cfc <xTaskIncrementTick+0x168>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	60fb      	str	r3, [r7, #12]
 8009be0:	4b47      	ldr	r3, [pc, #284]	; (8009d00 <xTaskIncrementTick+0x16c>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	4a45      	ldr	r2, [pc, #276]	; (8009cfc <xTaskIncrementTick+0x168>)
 8009be6:	6013      	str	r3, [r2, #0]
 8009be8:	4a45      	ldr	r2, [pc, #276]	; (8009d00 <xTaskIncrementTick+0x16c>)
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	6013      	str	r3, [r2, #0]
 8009bee:	4b45      	ldr	r3, [pc, #276]	; (8009d04 <xTaskIncrementTick+0x170>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	3301      	adds	r3, #1
 8009bf4:	4a43      	ldr	r2, [pc, #268]	; (8009d04 <xTaskIncrementTick+0x170>)
 8009bf6:	6013      	str	r3, [r2, #0]
 8009bf8:	f000 fb7e 	bl	800a2f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009bfc:	4b42      	ldr	r3, [pc, #264]	; (8009d08 <xTaskIncrementTick+0x174>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	693a      	ldr	r2, [r7, #16]
 8009c02:	429a      	cmp	r2, r3
 8009c04:	d34e      	bcc.n	8009ca4 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c06:	4b3d      	ldr	r3, [pc, #244]	; (8009cfc <xTaskIncrementTick+0x168>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d101      	bne.n	8009c14 <xTaskIncrementTick+0x80>
 8009c10:	2301      	movs	r3, #1
 8009c12:	e000      	b.n	8009c16 <xTaskIncrementTick+0x82>
 8009c14:	2300      	movs	r3, #0
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d004      	beq.n	8009c24 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c1a:	4b3b      	ldr	r3, [pc, #236]	; (8009d08 <xTaskIncrementTick+0x174>)
 8009c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c20:	601a      	str	r2, [r3, #0]
					break;
 8009c22:	e03f      	b.n	8009ca4 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009c24:	4b35      	ldr	r3, [pc, #212]	; (8009cfc <xTaskIncrementTick+0x168>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	68db      	ldr	r3, [r3, #12]
 8009c2a:	68db      	ldr	r3, [r3, #12]
 8009c2c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009c2e:	68bb      	ldr	r3, [r7, #8]
 8009c30:	685b      	ldr	r3, [r3, #4]
 8009c32:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009c34:	693a      	ldr	r2, [r7, #16]
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	d203      	bcs.n	8009c44 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009c3c:	4a32      	ldr	r2, [pc, #200]	; (8009d08 <xTaskIncrementTick+0x174>)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6013      	str	r3, [r2, #0]
						break;
 8009c42:	e02f      	b.n	8009ca4 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	3304      	adds	r3, #4
 8009c48:	4618      	mov	r0, r3
 8009c4a:	f7fe fe67 	bl	800891c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d004      	beq.n	8009c60 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c56:	68bb      	ldr	r3, [r7, #8]
 8009c58:	3318      	adds	r3, #24
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f7fe fe5e 	bl	800891c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c64:	4b29      	ldr	r3, [pc, #164]	; (8009d0c <xTaskIncrementTick+0x178>)
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	d903      	bls.n	8009c74 <xTaskIncrementTick+0xe0>
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c70:	4a26      	ldr	r2, [pc, #152]	; (8009d0c <xTaskIncrementTick+0x178>)
 8009c72:	6013      	str	r3, [r2, #0]
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c78:	4613      	mov	r3, r2
 8009c7a:	009b      	lsls	r3, r3, #2
 8009c7c:	4413      	add	r3, r2
 8009c7e:	009b      	lsls	r3, r3, #2
 8009c80:	4a23      	ldr	r2, [pc, #140]	; (8009d10 <xTaskIncrementTick+0x17c>)
 8009c82:	441a      	add	r2, r3
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	3304      	adds	r3, #4
 8009c88:	4619      	mov	r1, r3
 8009c8a:	4610      	mov	r0, r2
 8009c8c:	f7fe fdeb 	bl	8008866 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009c90:	68bb      	ldr	r3, [r7, #8]
 8009c92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c94:	4b1f      	ldr	r3, [pc, #124]	; (8009d14 <xTaskIncrementTick+0x180>)
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c9a:	429a      	cmp	r2, r3
 8009c9c:	d3b3      	bcc.n	8009c06 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ca2:	e7b0      	b.n	8009c06 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009ca4:	4b1b      	ldr	r3, [pc, #108]	; (8009d14 <xTaskIncrementTick+0x180>)
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009caa:	4919      	ldr	r1, [pc, #100]	; (8009d10 <xTaskIncrementTick+0x17c>)
 8009cac:	4613      	mov	r3, r2
 8009cae:	009b      	lsls	r3, r3, #2
 8009cb0:	4413      	add	r3, r2
 8009cb2:	009b      	lsls	r3, r3, #2
 8009cb4:	440b      	add	r3, r1
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	2b01      	cmp	r3, #1
 8009cba:	d901      	bls.n	8009cc0 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8009cbc:	2301      	movs	r3, #1
 8009cbe:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8009cc0:	4b15      	ldr	r3, [pc, #84]	; (8009d18 <xTaskIncrementTick+0x184>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d109      	bne.n	8009cdc <xTaskIncrementTick+0x148>
			{
				vApplicationTickHook();
 8009cc8:	f7f7 fd22 	bl	8001710 <vApplicationTickHook>
 8009ccc:	e006      	b.n	8009cdc <xTaskIncrementTick+0x148>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009cce:	4b12      	ldr	r3, [pc, #72]	; (8009d18 <xTaskIncrementTick+0x184>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	4a10      	ldr	r2, [pc, #64]	; (8009d18 <xTaskIncrementTick+0x184>)
 8009cd6:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8009cd8:	f7f7 fd1a 	bl	8001710 <vApplicationTickHook>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009cdc:	4b0f      	ldr	r3, [pc, #60]	; (8009d1c <xTaskIncrementTick+0x188>)
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d001      	beq.n	8009ce8 <xTaskIncrementTick+0x154>
		{
			xSwitchRequired = pdTRUE;
 8009ce4:	2301      	movs	r3, #1
 8009ce6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009ce8:	697b      	ldr	r3, [r7, #20]
}
 8009cea:	4618      	mov	r0, r3
 8009cec:	3718      	adds	r7, #24
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}
 8009cf2:	bf00      	nop
 8009cf4:	20000bf4 	.word	0x20000bf4
 8009cf8:	20000bd0 	.word	0x20000bd0
 8009cfc:	20000b84 	.word	0x20000b84
 8009d00:	20000b88 	.word	0x20000b88
 8009d04:	20000be4 	.word	0x20000be4
 8009d08:	20000bec 	.word	0x20000bec
 8009d0c:	20000bd4 	.word	0x20000bd4
 8009d10:	200006fc 	.word	0x200006fc
 8009d14:	200006f8 	.word	0x200006f8
 8009d18:	20000bdc 	.word	0x20000bdc
 8009d1c:	20000be0 	.word	0x20000be0

08009d20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b084      	sub	sp, #16
 8009d24:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009d26:	4b2f      	ldr	r3, [pc, #188]	; (8009de4 <vTaskSwitchContext+0xc4>)
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d003      	beq.n	8009d36 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009d2e:	4b2e      	ldr	r3, [pc, #184]	; (8009de8 <vTaskSwitchContext+0xc8>)
 8009d30:	2201      	movs	r2, #1
 8009d32:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009d34:	e051      	b.n	8009dda <vTaskSwitchContext+0xba>
		xYieldPending = pdFALSE;
 8009d36:	4b2c      	ldr	r3, [pc, #176]	; (8009de8 <vTaskSwitchContext+0xc8>)
 8009d38:	2200      	movs	r2, #0
 8009d3a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8009d3c:	4b2b      	ldr	r3, [pc, #172]	; (8009dec <vTaskSwitchContext+0xcc>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	681a      	ldr	r2, [r3, #0]
 8009d42:	4b2a      	ldr	r3, [pc, #168]	; (8009dec <vTaskSwitchContext+0xcc>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d48:	429a      	cmp	r2, r3
 8009d4a:	d808      	bhi.n	8009d5e <vTaskSwitchContext+0x3e>
 8009d4c:	4b27      	ldr	r3, [pc, #156]	; (8009dec <vTaskSwitchContext+0xcc>)
 8009d4e:	681a      	ldr	r2, [r3, #0]
 8009d50:	4b26      	ldr	r3, [pc, #152]	; (8009dec <vTaskSwitchContext+0xcc>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	3334      	adds	r3, #52	; 0x34
 8009d56:	4619      	mov	r1, r3
 8009d58:	4610      	mov	r0, r2
 8009d5a:	f7f7 fcdf 	bl	800171c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8009d5e:	4b24      	ldr	r3, [pc, #144]	; (8009df0 <vTaskSwitchContext+0xd0>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	60fb      	str	r3, [r7, #12]
 8009d64:	e00f      	b.n	8009d86 <vTaskSwitchContext+0x66>
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d109      	bne.n	8009d80 <vTaskSwitchContext+0x60>
 8009d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d70:	f383 8811 	msr	BASEPRI, r3
 8009d74:	f3bf 8f6f 	isb	sy
 8009d78:	f3bf 8f4f 	dsb	sy
 8009d7c:	607b      	str	r3, [r7, #4]
 8009d7e:	e7fe      	b.n	8009d7e <vTaskSwitchContext+0x5e>
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	3b01      	subs	r3, #1
 8009d84:	60fb      	str	r3, [r7, #12]
 8009d86:	491b      	ldr	r1, [pc, #108]	; (8009df4 <vTaskSwitchContext+0xd4>)
 8009d88:	68fa      	ldr	r2, [r7, #12]
 8009d8a:	4613      	mov	r3, r2
 8009d8c:	009b      	lsls	r3, r3, #2
 8009d8e:	4413      	add	r3, r2
 8009d90:	009b      	lsls	r3, r3, #2
 8009d92:	440b      	add	r3, r1
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d0e5      	beq.n	8009d66 <vTaskSwitchContext+0x46>
 8009d9a:	68fa      	ldr	r2, [r7, #12]
 8009d9c:	4613      	mov	r3, r2
 8009d9e:	009b      	lsls	r3, r3, #2
 8009da0:	4413      	add	r3, r2
 8009da2:	009b      	lsls	r3, r3, #2
 8009da4:	4a13      	ldr	r2, [pc, #76]	; (8009df4 <vTaskSwitchContext+0xd4>)
 8009da6:	4413      	add	r3, r2
 8009da8:	60bb      	str	r3, [r7, #8]
 8009daa:	68bb      	ldr	r3, [r7, #8]
 8009dac:	685b      	ldr	r3, [r3, #4]
 8009dae:	685a      	ldr	r2, [r3, #4]
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	605a      	str	r2, [r3, #4]
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	685a      	ldr	r2, [r3, #4]
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	3308      	adds	r3, #8
 8009dbc:	429a      	cmp	r2, r3
 8009dbe:	d104      	bne.n	8009dca <vTaskSwitchContext+0xaa>
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	685b      	ldr	r3, [r3, #4]
 8009dc4:	685a      	ldr	r2, [r3, #4]
 8009dc6:	68bb      	ldr	r3, [r7, #8]
 8009dc8:	605a      	str	r2, [r3, #4]
 8009dca:	68bb      	ldr	r3, [r7, #8]
 8009dcc:	685b      	ldr	r3, [r3, #4]
 8009dce:	68db      	ldr	r3, [r3, #12]
 8009dd0:	4a06      	ldr	r2, [pc, #24]	; (8009dec <vTaskSwitchContext+0xcc>)
 8009dd2:	6013      	str	r3, [r2, #0]
 8009dd4:	4a06      	ldr	r2, [pc, #24]	; (8009df0 <vTaskSwitchContext+0xd0>)
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	6013      	str	r3, [r2, #0]
}
 8009dda:	bf00      	nop
 8009ddc:	3710      	adds	r7, #16
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}
 8009de2:	bf00      	nop
 8009de4:	20000bf4 	.word	0x20000bf4
 8009de8:	20000be0 	.word	0x20000be0
 8009dec:	200006f8 	.word	0x200006f8
 8009df0:	20000bd4 	.word	0x20000bd4
 8009df4:	200006fc 	.word	0x200006fc

08009df8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b084      	sub	sp, #16
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
 8009e00:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d109      	bne.n	8009e1c <vTaskPlaceOnEventList+0x24>
 8009e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e0c:	f383 8811 	msr	BASEPRI, r3
 8009e10:	f3bf 8f6f 	isb	sy
 8009e14:	f3bf 8f4f 	dsb	sy
 8009e18:	60fb      	str	r3, [r7, #12]
 8009e1a:	e7fe      	b.n	8009e1a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009e1c:	4b07      	ldr	r3, [pc, #28]	; (8009e3c <vTaskPlaceOnEventList+0x44>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	3318      	adds	r3, #24
 8009e22:	4619      	mov	r1, r3
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f7fe fd41 	bl	80088ac <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009e2a:	2101      	movs	r1, #1
 8009e2c:	6838      	ldr	r0, [r7, #0]
 8009e2e:	f000 fb29 	bl	800a484 <prvAddCurrentTaskToDelayedList>
}
 8009e32:	bf00      	nop
 8009e34:	3710      	adds	r7, #16
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}
 8009e3a:	bf00      	nop
 8009e3c:	200006f8 	.word	0x200006f8

08009e40 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b086      	sub	sp, #24
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	60f8      	str	r0, [r7, #12]
 8009e48:	60b9      	str	r1, [r7, #8]
 8009e4a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d109      	bne.n	8009e66 <vTaskPlaceOnUnorderedEventList+0x26>
 8009e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e56:	f383 8811 	msr	BASEPRI, r3
 8009e5a:	f3bf 8f6f 	isb	sy
 8009e5e:	f3bf 8f4f 	dsb	sy
 8009e62:	617b      	str	r3, [r7, #20]
 8009e64:	e7fe      	b.n	8009e64 <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8009e66:	4b11      	ldr	r3, [pc, #68]	; (8009eac <vTaskPlaceOnUnorderedEventList+0x6c>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d109      	bne.n	8009e82 <vTaskPlaceOnUnorderedEventList+0x42>
 8009e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e72:	f383 8811 	msr	BASEPRI, r3
 8009e76:	f3bf 8f6f 	isb	sy
 8009e7a:	f3bf 8f4f 	dsb	sy
 8009e7e:	613b      	str	r3, [r7, #16]
 8009e80:	e7fe      	b.n	8009e80 <vTaskPlaceOnUnorderedEventList+0x40>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009e82:	4b0b      	ldr	r3, [pc, #44]	; (8009eb0 <vTaskPlaceOnUnorderedEventList+0x70>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	68ba      	ldr	r2, [r7, #8]
 8009e88:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8009e8c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009e8e:	4b08      	ldr	r3, [pc, #32]	; (8009eb0 <vTaskPlaceOnUnorderedEventList+0x70>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	3318      	adds	r3, #24
 8009e94:	4619      	mov	r1, r3
 8009e96:	68f8      	ldr	r0, [r7, #12]
 8009e98:	f7fe fce5 	bl	8008866 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009e9c:	2101      	movs	r1, #1
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f000 faf0 	bl	800a484 <prvAddCurrentTaskToDelayedList>
}
 8009ea4:	bf00      	nop
 8009ea6:	3718      	adds	r7, #24
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}
 8009eac:	20000bf4 	.word	0x20000bf4
 8009eb0:	200006f8 	.word	0x200006f8

08009eb4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b086      	sub	sp, #24
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	60f8      	str	r0, [r7, #12]
 8009ebc:	60b9      	str	r1, [r7, #8]
 8009ebe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d109      	bne.n	8009eda <vTaskPlaceOnEventListRestricted+0x26>
 8009ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eca:	f383 8811 	msr	BASEPRI, r3
 8009ece:	f3bf 8f6f 	isb	sy
 8009ed2:	f3bf 8f4f 	dsb	sy
 8009ed6:	617b      	str	r3, [r7, #20]
 8009ed8:	e7fe      	b.n	8009ed8 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009eda:	4b0a      	ldr	r3, [pc, #40]	; (8009f04 <vTaskPlaceOnEventListRestricted+0x50>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	3318      	adds	r3, #24
 8009ee0:	4619      	mov	r1, r3
 8009ee2:	68f8      	ldr	r0, [r7, #12]
 8009ee4:	f7fe fcbf 	bl	8008866 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d002      	beq.n	8009ef4 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8009eee:	f04f 33ff 	mov.w	r3, #4294967295
 8009ef2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009ef4:	6879      	ldr	r1, [r7, #4]
 8009ef6:	68b8      	ldr	r0, [r7, #8]
 8009ef8:	f000 fac4 	bl	800a484 <prvAddCurrentTaskToDelayedList>
	}
 8009efc:	bf00      	nop
 8009efe:	3718      	adds	r7, #24
 8009f00:	46bd      	mov	sp, r7
 8009f02:	bd80      	pop	{r7, pc}
 8009f04:	200006f8 	.word	0x200006f8

08009f08 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b086      	sub	sp, #24
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	68db      	ldr	r3, [r3, #12]
 8009f14:	68db      	ldr	r3, [r3, #12]
 8009f16:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d109      	bne.n	8009f32 <xTaskRemoveFromEventList+0x2a>
 8009f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f22:	f383 8811 	msr	BASEPRI, r3
 8009f26:	f3bf 8f6f 	isb	sy
 8009f2a:	f3bf 8f4f 	dsb	sy
 8009f2e:	60fb      	str	r3, [r7, #12]
 8009f30:	e7fe      	b.n	8009f30 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009f32:	693b      	ldr	r3, [r7, #16]
 8009f34:	3318      	adds	r3, #24
 8009f36:	4618      	mov	r0, r3
 8009f38:	f7fe fcf0 	bl	800891c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f3c:	4b1d      	ldr	r3, [pc, #116]	; (8009fb4 <xTaskRemoveFromEventList+0xac>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d11d      	bne.n	8009f80 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009f44:	693b      	ldr	r3, [r7, #16]
 8009f46:	3304      	adds	r3, #4
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f7fe fce7 	bl	800891c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009f4e:	693b      	ldr	r3, [r7, #16]
 8009f50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f52:	4b19      	ldr	r3, [pc, #100]	; (8009fb8 <xTaskRemoveFromEventList+0xb0>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d903      	bls.n	8009f62 <xTaskRemoveFromEventList+0x5a>
 8009f5a:	693b      	ldr	r3, [r7, #16]
 8009f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f5e:	4a16      	ldr	r2, [pc, #88]	; (8009fb8 <xTaskRemoveFromEventList+0xb0>)
 8009f60:	6013      	str	r3, [r2, #0]
 8009f62:	693b      	ldr	r3, [r7, #16]
 8009f64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f66:	4613      	mov	r3, r2
 8009f68:	009b      	lsls	r3, r3, #2
 8009f6a:	4413      	add	r3, r2
 8009f6c:	009b      	lsls	r3, r3, #2
 8009f6e:	4a13      	ldr	r2, [pc, #76]	; (8009fbc <xTaskRemoveFromEventList+0xb4>)
 8009f70:	441a      	add	r2, r3
 8009f72:	693b      	ldr	r3, [r7, #16]
 8009f74:	3304      	adds	r3, #4
 8009f76:	4619      	mov	r1, r3
 8009f78:	4610      	mov	r0, r2
 8009f7a:	f7fe fc74 	bl	8008866 <vListInsertEnd>
 8009f7e:	e005      	b.n	8009f8c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009f80:	693b      	ldr	r3, [r7, #16]
 8009f82:	3318      	adds	r3, #24
 8009f84:	4619      	mov	r1, r3
 8009f86:	480e      	ldr	r0, [pc, #56]	; (8009fc0 <xTaskRemoveFromEventList+0xb8>)
 8009f88:	f7fe fc6d 	bl	8008866 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009f8c:	693b      	ldr	r3, [r7, #16]
 8009f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f90:	4b0c      	ldr	r3, [pc, #48]	; (8009fc4 <xTaskRemoveFromEventList+0xbc>)
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d905      	bls.n	8009fa6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009f9e:	4b0a      	ldr	r3, [pc, #40]	; (8009fc8 <xTaskRemoveFromEventList+0xc0>)
 8009fa0:	2201      	movs	r2, #1
 8009fa2:	601a      	str	r2, [r3, #0]
 8009fa4:	e001      	b.n	8009faa <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8009faa:	697b      	ldr	r3, [r7, #20]
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	3718      	adds	r7, #24
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}
 8009fb4:	20000bf4 	.word	0x20000bf4
 8009fb8:	20000bd4 	.word	0x20000bd4
 8009fbc:	200006fc 	.word	0x200006fc
 8009fc0:	20000b8c 	.word	0x20000b8c
 8009fc4:	200006f8 	.word	0x200006f8
 8009fc8:	20000be0 	.word	0x20000be0

08009fcc <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b086      	sub	sp, #24
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
 8009fd4:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8009fd6:	4b28      	ldr	r3, [pc, #160]	; (800a078 <vTaskRemoveFromUnorderedEventList+0xac>)
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d109      	bne.n	8009ff2 <vTaskRemoveFromUnorderedEventList+0x26>
 8009fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fe2:	f383 8811 	msr	BASEPRI, r3
 8009fe6:	f3bf 8f6f 	isb	sy
 8009fea:	f3bf 8f4f 	dsb	sy
 8009fee:	613b      	str	r3, [r7, #16]
 8009ff0:	e7fe      	b.n	8009ff0 <vTaskRemoveFromUnorderedEventList+0x24>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	68db      	ldr	r3, [r3, #12]
 800a000:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d109      	bne.n	800a01c <vTaskRemoveFromUnorderedEventList+0x50>
 800a008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a00c:	f383 8811 	msr	BASEPRI, r3
 800a010:	f3bf 8f6f 	isb	sy
 800a014:	f3bf 8f4f 	dsb	sy
 800a018:	60fb      	str	r3, [r7, #12]
 800a01a:	e7fe      	b.n	800a01a <vTaskRemoveFromUnorderedEventList+0x4e>
	( void ) uxListRemove( pxEventListItem );
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f7fe fc7d 	bl	800891c <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a022:	697b      	ldr	r3, [r7, #20]
 800a024:	3304      	adds	r3, #4
 800a026:	4618      	mov	r0, r3
 800a028:	f7fe fc78 	bl	800891c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800a02c:	697b      	ldr	r3, [r7, #20]
 800a02e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a030:	4b12      	ldr	r3, [pc, #72]	; (800a07c <vTaskRemoveFromUnorderedEventList+0xb0>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	429a      	cmp	r2, r3
 800a036:	d903      	bls.n	800a040 <vTaskRemoveFromUnorderedEventList+0x74>
 800a038:	697b      	ldr	r3, [r7, #20]
 800a03a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a03c:	4a0f      	ldr	r2, [pc, #60]	; (800a07c <vTaskRemoveFromUnorderedEventList+0xb0>)
 800a03e:	6013      	str	r3, [r2, #0]
 800a040:	697b      	ldr	r3, [r7, #20]
 800a042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a044:	4613      	mov	r3, r2
 800a046:	009b      	lsls	r3, r3, #2
 800a048:	4413      	add	r3, r2
 800a04a:	009b      	lsls	r3, r3, #2
 800a04c:	4a0c      	ldr	r2, [pc, #48]	; (800a080 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800a04e:	441a      	add	r2, r3
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	3304      	adds	r3, #4
 800a054:	4619      	mov	r1, r3
 800a056:	4610      	mov	r0, r2
 800a058:	f7fe fc05 	bl	8008866 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a05c:	697b      	ldr	r3, [r7, #20]
 800a05e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a060:	4b08      	ldr	r3, [pc, #32]	; (800a084 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a066:	429a      	cmp	r2, r3
 800a068:	d902      	bls.n	800a070 <vTaskRemoveFromUnorderedEventList+0xa4>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800a06a:	4b07      	ldr	r3, [pc, #28]	; (800a088 <vTaskRemoveFromUnorderedEventList+0xbc>)
 800a06c:	2201      	movs	r2, #1
 800a06e:	601a      	str	r2, [r3, #0]
	}
}
 800a070:	bf00      	nop
 800a072:	3718      	adds	r7, #24
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}
 800a078:	20000bf4 	.word	0x20000bf4
 800a07c:	20000bd4 	.word	0x20000bd4
 800a080:	200006fc 	.word	0x200006fc
 800a084:	200006f8 	.word	0x200006f8
 800a088:	20000be0 	.word	0x20000be0

0800a08c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a08c:	b480      	push	{r7}
 800a08e:	b083      	sub	sp, #12
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a094:	4b06      	ldr	r3, [pc, #24]	; (800a0b0 <vTaskInternalSetTimeOutState+0x24>)
 800a096:	681a      	ldr	r2, [r3, #0]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a09c:	4b05      	ldr	r3, [pc, #20]	; (800a0b4 <vTaskInternalSetTimeOutState+0x28>)
 800a09e:	681a      	ldr	r2, [r3, #0]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	605a      	str	r2, [r3, #4]
}
 800a0a4:	bf00      	nop
 800a0a6:	370c      	adds	r7, #12
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bc80      	pop	{r7}
 800a0ac:	4770      	bx	lr
 800a0ae:	bf00      	nop
 800a0b0:	20000be4 	.word	0x20000be4
 800a0b4:	20000bd0 	.word	0x20000bd0

0800a0b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b088      	sub	sp, #32
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
 800a0c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d109      	bne.n	800a0dc <xTaskCheckForTimeOut+0x24>
 800a0c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0cc:	f383 8811 	msr	BASEPRI, r3
 800a0d0:	f3bf 8f6f 	isb	sy
 800a0d4:	f3bf 8f4f 	dsb	sy
 800a0d8:	613b      	str	r3, [r7, #16]
 800a0da:	e7fe      	b.n	800a0da <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d109      	bne.n	800a0f6 <xTaskCheckForTimeOut+0x3e>
 800a0e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0e6:	f383 8811 	msr	BASEPRI, r3
 800a0ea:	f3bf 8f6f 	isb	sy
 800a0ee:	f3bf 8f4f 	dsb	sy
 800a0f2:	60fb      	str	r3, [r7, #12]
 800a0f4:	e7fe      	b.n	800a0f4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800a0f6:	f000 fe7f 	bl	800adf8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a0fa:	4b1d      	ldr	r3, [pc, #116]	; (800a170 <xTaskCheckForTimeOut+0xb8>)
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	69ba      	ldr	r2, [r7, #24]
 800a106:	1ad3      	subs	r3, r2, r3
 800a108:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a112:	d102      	bne.n	800a11a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a114:	2300      	movs	r3, #0
 800a116:	61fb      	str	r3, [r7, #28]
 800a118:	e023      	b.n	800a162 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681a      	ldr	r2, [r3, #0]
 800a11e:	4b15      	ldr	r3, [pc, #84]	; (800a174 <xTaskCheckForTimeOut+0xbc>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	429a      	cmp	r2, r3
 800a124:	d007      	beq.n	800a136 <xTaskCheckForTimeOut+0x7e>
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	685b      	ldr	r3, [r3, #4]
 800a12a:	69ba      	ldr	r2, [r7, #24]
 800a12c:	429a      	cmp	r2, r3
 800a12e:	d302      	bcc.n	800a136 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a130:	2301      	movs	r3, #1
 800a132:	61fb      	str	r3, [r7, #28]
 800a134:	e015      	b.n	800a162 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	697a      	ldr	r2, [r7, #20]
 800a13c:	429a      	cmp	r2, r3
 800a13e:	d20b      	bcs.n	800a158 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	681a      	ldr	r2, [r3, #0]
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	1ad2      	subs	r2, r2, r3
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f7ff ff9d 	bl	800a08c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a152:	2300      	movs	r3, #0
 800a154:	61fb      	str	r3, [r7, #28]
 800a156:	e004      	b.n	800a162 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	2200      	movs	r2, #0
 800a15c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a15e:	2301      	movs	r3, #1
 800a160:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a162:	f000 fe77 	bl	800ae54 <vPortExitCritical>

	return xReturn;
 800a166:	69fb      	ldr	r3, [r7, #28]
}
 800a168:	4618      	mov	r0, r3
 800a16a:	3720      	adds	r7, #32
 800a16c:	46bd      	mov	sp, r7
 800a16e:	bd80      	pop	{r7, pc}
 800a170:	20000bd0 	.word	0x20000bd0
 800a174:	20000be4 	.word	0x20000be4

0800a178 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a178:	b480      	push	{r7}
 800a17a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a17c:	4b03      	ldr	r3, [pc, #12]	; (800a18c <vTaskMissedYield+0x14>)
 800a17e:	2201      	movs	r2, #1
 800a180:	601a      	str	r2, [r3, #0]
}
 800a182:	bf00      	nop
 800a184:	46bd      	mov	sp, r7
 800a186:	bc80      	pop	{r7}
 800a188:	4770      	bx	lr
 800a18a:	bf00      	nop
 800a18c:	20000be0 	.word	0x20000be0

0800a190 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b082      	sub	sp, #8
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a198:	f000 f854 	bl	800a244 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a19c:	4b07      	ldr	r3, [pc, #28]	; (800a1bc <prvIdleTask+0x2c>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	2b01      	cmp	r3, #1
 800a1a2:	d907      	bls.n	800a1b4 <prvIdleTask+0x24>
			{
				taskYIELD();
 800a1a4:	4b06      	ldr	r3, [pc, #24]	; (800a1c0 <prvIdleTask+0x30>)
 800a1a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1aa:	601a      	str	r2, [r3, #0]
 800a1ac:	f3bf 8f4f 	dsb	sy
 800a1b0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800a1b4:	f7f7 faa6 	bl	8001704 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800a1b8:	e7ee      	b.n	800a198 <prvIdleTask+0x8>
 800a1ba:	bf00      	nop
 800a1bc:	200006fc 	.word	0x200006fc
 800a1c0:	e000ed04 	.word	0xe000ed04

0800a1c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b082      	sub	sp, #8
 800a1c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	607b      	str	r3, [r7, #4]
 800a1ce:	e00c      	b.n	800a1ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a1d0:	687a      	ldr	r2, [r7, #4]
 800a1d2:	4613      	mov	r3, r2
 800a1d4:	009b      	lsls	r3, r3, #2
 800a1d6:	4413      	add	r3, r2
 800a1d8:	009b      	lsls	r3, r3, #2
 800a1da:	4a12      	ldr	r2, [pc, #72]	; (800a224 <prvInitialiseTaskLists+0x60>)
 800a1dc:	4413      	add	r3, r2
 800a1de:	4618      	mov	r0, r3
 800a1e0:	f7fe fb16 	bl	8008810 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	3301      	adds	r3, #1
 800a1e8:	607b      	str	r3, [r7, #4]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2b37      	cmp	r3, #55	; 0x37
 800a1ee:	d9ef      	bls.n	800a1d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a1f0:	480d      	ldr	r0, [pc, #52]	; (800a228 <prvInitialiseTaskLists+0x64>)
 800a1f2:	f7fe fb0d 	bl	8008810 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a1f6:	480d      	ldr	r0, [pc, #52]	; (800a22c <prvInitialiseTaskLists+0x68>)
 800a1f8:	f7fe fb0a 	bl	8008810 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a1fc:	480c      	ldr	r0, [pc, #48]	; (800a230 <prvInitialiseTaskLists+0x6c>)
 800a1fe:	f7fe fb07 	bl	8008810 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a202:	480c      	ldr	r0, [pc, #48]	; (800a234 <prvInitialiseTaskLists+0x70>)
 800a204:	f7fe fb04 	bl	8008810 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a208:	480b      	ldr	r0, [pc, #44]	; (800a238 <prvInitialiseTaskLists+0x74>)
 800a20a:	f7fe fb01 	bl	8008810 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a20e:	4b0b      	ldr	r3, [pc, #44]	; (800a23c <prvInitialiseTaskLists+0x78>)
 800a210:	4a05      	ldr	r2, [pc, #20]	; (800a228 <prvInitialiseTaskLists+0x64>)
 800a212:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a214:	4b0a      	ldr	r3, [pc, #40]	; (800a240 <prvInitialiseTaskLists+0x7c>)
 800a216:	4a05      	ldr	r2, [pc, #20]	; (800a22c <prvInitialiseTaskLists+0x68>)
 800a218:	601a      	str	r2, [r3, #0]
}
 800a21a:	bf00      	nop
 800a21c:	3708      	adds	r7, #8
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}
 800a222:	bf00      	nop
 800a224:	200006fc 	.word	0x200006fc
 800a228:	20000b5c 	.word	0x20000b5c
 800a22c:	20000b70 	.word	0x20000b70
 800a230:	20000b8c 	.word	0x20000b8c
 800a234:	20000ba0 	.word	0x20000ba0
 800a238:	20000bb8 	.word	0x20000bb8
 800a23c:	20000b84 	.word	0x20000b84
 800a240:	20000b88 	.word	0x20000b88

0800a244 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b082      	sub	sp, #8
 800a248:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a24a:	e019      	b.n	800a280 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a24c:	f000 fdd4 	bl	800adf8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800a250:	4b0f      	ldr	r3, [pc, #60]	; (800a290 <prvCheckTasksWaitingTermination+0x4c>)
 800a252:	68db      	ldr	r3, [r3, #12]
 800a254:	68db      	ldr	r3, [r3, #12]
 800a256:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	3304      	adds	r3, #4
 800a25c:	4618      	mov	r0, r3
 800a25e:	f7fe fb5d 	bl	800891c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a262:	4b0c      	ldr	r3, [pc, #48]	; (800a294 <prvCheckTasksWaitingTermination+0x50>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	3b01      	subs	r3, #1
 800a268:	4a0a      	ldr	r2, [pc, #40]	; (800a294 <prvCheckTasksWaitingTermination+0x50>)
 800a26a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a26c:	4b0a      	ldr	r3, [pc, #40]	; (800a298 <prvCheckTasksWaitingTermination+0x54>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	3b01      	subs	r3, #1
 800a272:	4a09      	ldr	r2, [pc, #36]	; (800a298 <prvCheckTasksWaitingTermination+0x54>)
 800a274:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a276:	f000 fded 	bl	800ae54 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f000 f80e 	bl	800a29c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a280:	4b05      	ldr	r3, [pc, #20]	; (800a298 <prvCheckTasksWaitingTermination+0x54>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d1e1      	bne.n	800a24c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a288:	bf00      	nop
 800a28a:	3708      	adds	r7, #8
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}
 800a290:	20000ba0 	.word	0x20000ba0
 800a294:	20000bcc 	.word	0x20000bcc
 800a298:	20000bb4 	.word	0x20000bb4

0800a29c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b084      	sub	sp, #16
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d108      	bne.n	800a2c0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	f000 ff5c 	bl	800b170 <vPortFree>
				vPortFree( pxTCB );
 800a2b8:	6878      	ldr	r0, [r7, #4]
 800a2ba:	f000 ff59 	bl	800b170 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a2be:	e017      	b.n	800a2f0 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a2c6:	2b01      	cmp	r3, #1
 800a2c8:	d103      	bne.n	800a2d2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 ff50 	bl	800b170 <vPortFree>
	}
 800a2d0:	e00e      	b.n	800a2f0 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a2d8:	2b02      	cmp	r3, #2
 800a2da:	d009      	beq.n	800a2f0 <prvDeleteTCB+0x54>
 800a2dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2e0:	f383 8811 	msr	BASEPRI, r3
 800a2e4:	f3bf 8f6f 	isb	sy
 800a2e8:	f3bf 8f4f 	dsb	sy
 800a2ec:	60fb      	str	r3, [r7, #12]
 800a2ee:	e7fe      	b.n	800a2ee <prvDeleteTCB+0x52>
	}
 800a2f0:	bf00      	nop
 800a2f2:	3710      	adds	r7, #16
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	bd80      	pop	{r7, pc}

0800a2f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b083      	sub	sp, #12
 800a2fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a2fe:	4b0e      	ldr	r3, [pc, #56]	; (800a338 <prvResetNextTaskUnblockTime+0x40>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d101      	bne.n	800a30c <prvResetNextTaskUnblockTime+0x14>
 800a308:	2301      	movs	r3, #1
 800a30a:	e000      	b.n	800a30e <prvResetNextTaskUnblockTime+0x16>
 800a30c:	2300      	movs	r3, #0
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d004      	beq.n	800a31c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a312:	4b0a      	ldr	r3, [pc, #40]	; (800a33c <prvResetNextTaskUnblockTime+0x44>)
 800a314:	f04f 32ff 	mov.w	r2, #4294967295
 800a318:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a31a:	e008      	b.n	800a32e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a31c:	4b06      	ldr	r3, [pc, #24]	; (800a338 <prvResetNextTaskUnblockTime+0x40>)
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	68db      	ldr	r3, [r3, #12]
 800a322:	68db      	ldr	r3, [r3, #12]
 800a324:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	685b      	ldr	r3, [r3, #4]
 800a32a:	4a04      	ldr	r2, [pc, #16]	; (800a33c <prvResetNextTaskUnblockTime+0x44>)
 800a32c:	6013      	str	r3, [r2, #0]
}
 800a32e:	bf00      	nop
 800a330:	370c      	adds	r7, #12
 800a332:	46bd      	mov	sp, r7
 800a334:	bc80      	pop	{r7}
 800a336:	4770      	bx	lr
 800a338:	20000b84 	.word	0x20000b84
 800a33c:	20000bec 	.word	0x20000bec

0800a340 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a340:	b480      	push	{r7}
 800a342:	b083      	sub	sp, #12
 800a344:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a346:	4b0b      	ldr	r3, [pc, #44]	; (800a374 <xTaskGetSchedulerState+0x34>)
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d102      	bne.n	800a354 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a34e:	2301      	movs	r3, #1
 800a350:	607b      	str	r3, [r7, #4]
 800a352:	e008      	b.n	800a366 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a354:	4b08      	ldr	r3, [pc, #32]	; (800a378 <xTaskGetSchedulerState+0x38>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d102      	bne.n	800a362 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a35c:	2302      	movs	r3, #2
 800a35e:	607b      	str	r3, [r7, #4]
 800a360:	e001      	b.n	800a366 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a362:	2300      	movs	r3, #0
 800a364:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a366:	687b      	ldr	r3, [r7, #4]
	}
 800a368:	4618      	mov	r0, r3
 800a36a:	370c      	adds	r7, #12
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bc80      	pop	{r7}
 800a370:	4770      	bx	lr
 800a372:	bf00      	nop
 800a374:	20000bd8 	.word	0x20000bd8
 800a378:	20000bf4 	.word	0x20000bf4

0800a37c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b086      	sub	sp, #24
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a388:	2300      	movs	r3, #0
 800a38a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d054      	beq.n	800a43c <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a392:	4b2d      	ldr	r3, [pc, #180]	; (800a448 <xTaskPriorityDisinherit+0xcc>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	693a      	ldr	r2, [r7, #16]
 800a398:	429a      	cmp	r2, r3
 800a39a:	d009      	beq.n	800a3b0 <xTaskPriorityDisinherit+0x34>
 800a39c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3a0:	f383 8811 	msr	BASEPRI, r3
 800a3a4:	f3bf 8f6f 	isb	sy
 800a3a8:	f3bf 8f4f 	dsb	sy
 800a3ac:	60fb      	str	r3, [r7, #12]
 800a3ae:	e7fe      	b.n	800a3ae <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800a3b0:	693b      	ldr	r3, [r7, #16]
 800a3b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d109      	bne.n	800a3cc <xTaskPriorityDisinherit+0x50>
 800a3b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3bc:	f383 8811 	msr	BASEPRI, r3
 800a3c0:	f3bf 8f6f 	isb	sy
 800a3c4:	f3bf 8f4f 	dsb	sy
 800a3c8:	60bb      	str	r3, [r7, #8]
 800a3ca:	e7fe      	b.n	800a3ca <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800a3cc:	693b      	ldr	r3, [r7, #16]
 800a3ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3d0:	1e5a      	subs	r2, r3, #1
 800a3d2:	693b      	ldr	r3, [r7, #16]
 800a3d4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a3d6:	693b      	ldr	r3, [r7, #16]
 800a3d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3da:	693b      	ldr	r3, [r7, #16]
 800a3dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a3de:	429a      	cmp	r2, r3
 800a3e0:	d02c      	beq.n	800a43c <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a3e2:	693b      	ldr	r3, [r7, #16]
 800a3e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d128      	bne.n	800a43c <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a3ea:	693b      	ldr	r3, [r7, #16]
 800a3ec:	3304      	adds	r3, #4
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	f7fe fa94 	bl	800891c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a3f4:	693b      	ldr	r3, [r7, #16]
 800a3f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3fc:	693b      	ldr	r3, [r7, #16]
 800a3fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a400:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a404:	693b      	ldr	r3, [r7, #16]
 800a406:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a408:	693b      	ldr	r3, [r7, #16]
 800a40a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a40c:	4b0f      	ldr	r3, [pc, #60]	; (800a44c <xTaskPriorityDisinherit+0xd0>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	429a      	cmp	r2, r3
 800a412:	d903      	bls.n	800a41c <xTaskPriorityDisinherit+0xa0>
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a418:	4a0c      	ldr	r2, [pc, #48]	; (800a44c <xTaskPriorityDisinherit+0xd0>)
 800a41a:	6013      	str	r3, [r2, #0]
 800a41c:	693b      	ldr	r3, [r7, #16]
 800a41e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a420:	4613      	mov	r3, r2
 800a422:	009b      	lsls	r3, r3, #2
 800a424:	4413      	add	r3, r2
 800a426:	009b      	lsls	r3, r3, #2
 800a428:	4a09      	ldr	r2, [pc, #36]	; (800a450 <xTaskPriorityDisinherit+0xd4>)
 800a42a:	441a      	add	r2, r3
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	3304      	adds	r3, #4
 800a430:	4619      	mov	r1, r3
 800a432:	4610      	mov	r0, r2
 800a434:	f7fe fa17 	bl	8008866 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a438:	2301      	movs	r3, #1
 800a43a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a43c:	697b      	ldr	r3, [r7, #20]
	}
 800a43e:	4618      	mov	r0, r3
 800a440:	3718      	adds	r7, #24
 800a442:	46bd      	mov	sp, r7
 800a444:	bd80      	pop	{r7, pc}
 800a446:	bf00      	nop
 800a448:	200006f8 	.word	0x200006f8
 800a44c:	20000bd4 	.word	0x20000bd4
 800a450:	200006fc 	.word	0x200006fc

0800a454 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800a454:	b480      	push	{r7}
 800a456:	b083      	sub	sp, #12
 800a458:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800a45a:	4b09      	ldr	r3, [pc, #36]	; (800a480 <uxTaskResetEventItemValue+0x2c>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	699b      	ldr	r3, [r3, #24]
 800a460:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a462:	4b07      	ldr	r3, [pc, #28]	; (800a480 <uxTaskResetEventItemValue+0x2c>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a468:	4b05      	ldr	r3, [pc, #20]	; (800a480 <uxTaskResetEventItemValue+0x2c>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 800a470:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800a472:	687b      	ldr	r3, [r7, #4]
}
 800a474:	4618      	mov	r0, r3
 800a476:	370c      	adds	r7, #12
 800a478:	46bd      	mov	sp, r7
 800a47a:	bc80      	pop	{r7}
 800a47c:	4770      	bx	lr
 800a47e:	bf00      	nop
 800a480:	200006f8 	.word	0x200006f8

0800a484 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b084      	sub	sp, #16
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
 800a48c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a48e:	4b21      	ldr	r3, [pc, #132]	; (800a514 <prvAddCurrentTaskToDelayedList+0x90>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a494:	4b20      	ldr	r3, [pc, #128]	; (800a518 <prvAddCurrentTaskToDelayedList+0x94>)
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	3304      	adds	r3, #4
 800a49a:	4618      	mov	r0, r3
 800a49c:	f7fe fa3e 	bl	800891c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4a6:	d10a      	bne.n	800a4be <prvAddCurrentTaskToDelayedList+0x3a>
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d007      	beq.n	800a4be <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a4ae:	4b1a      	ldr	r3, [pc, #104]	; (800a518 <prvAddCurrentTaskToDelayedList+0x94>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	3304      	adds	r3, #4
 800a4b4:	4619      	mov	r1, r3
 800a4b6:	4819      	ldr	r0, [pc, #100]	; (800a51c <prvAddCurrentTaskToDelayedList+0x98>)
 800a4b8:	f7fe f9d5 	bl	8008866 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a4bc:	e026      	b.n	800a50c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a4be:	68fa      	ldr	r2, [r7, #12]
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	4413      	add	r3, r2
 800a4c4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a4c6:	4b14      	ldr	r3, [pc, #80]	; (800a518 <prvAddCurrentTaskToDelayedList+0x94>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	68ba      	ldr	r2, [r7, #8]
 800a4cc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a4ce:	68ba      	ldr	r2, [r7, #8]
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	429a      	cmp	r2, r3
 800a4d4:	d209      	bcs.n	800a4ea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a4d6:	4b12      	ldr	r3, [pc, #72]	; (800a520 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a4d8:	681a      	ldr	r2, [r3, #0]
 800a4da:	4b0f      	ldr	r3, [pc, #60]	; (800a518 <prvAddCurrentTaskToDelayedList+0x94>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	3304      	adds	r3, #4
 800a4e0:	4619      	mov	r1, r3
 800a4e2:	4610      	mov	r0, r2
 800a4e4:	f7fe f9e2 	bl	80088ac <vListInsert>
}
 800a4e8:	e010      	b.n	800a50c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a4ea:	4b0e      	ldr	r3, [pc, #56]	; (800a524 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a4ec:	681a      	ldr	r2, [r3, #0]
 800a4ee:	4b0a      	ldr	r3, [pc, #40]	; (800a518 <prvAddCurrentTaskToDelayedList+0x94>)
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	3304      	adds	r3, #4
 800a4f4:	4619      	mov	r1, r3
 800a4f6:	4610      	mov	r0, r2
 800a4f8:	f7fe f9d8 	bl	80088ac <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a4fc:	4b0a      	ldr	r3, [pc, #40]	; (800a528 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	68ba      	ldr	r2, [r7, #8]
 800a502:	429a      	cmp	r2, r3
 800a504:	d202      	bcs.n	800a50c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a506:	4a08      	ldr	r2, [pc, #32]	; (800a528 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	6013      	str	r3, [r2, #0]
}
 800a50c:	bf00      	nop
 800a50e:	3710      	adds	r7, #16
 800a510:	46bd      	mov	sp, r7
 800a512:	bd80      	pop	{r7, pc}
 800a514:	20000bd0 	.word	0x20000bd0
 800a518:	200006f8 	.word	0x200006f8
 800a51c:	20000bb8 	.word	0x20000bb8
 800a520:	20000b88 	.word	0x20000b88
 800a524:	20000b84 	.word	0x20000b84
 800a528:	20000bec 	.word	0x20000bec

0800a52c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b08a      	sub	sp, #40	; 0x28
 800a530:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a532:	2300      	movs	r3, #0
 800a534:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a536:	f000 fb17 	bl	800ab68 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a53a:	4b1c      	ldr	r3, [pc, #112]	; (800a5ac <xTimerCreateTimerTask+0x80>)
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d021      	beq.n	800a586 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a542:	2300      	movs	r3, #0
 800a544:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a546:	2300      	movs	r3, #0
 800a548:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a54a:	1d3a      	adds	r2, r7, #4
 800a54c:	f107 0108 	add.w	r1, r7, #8
 800a550:	f107 030c 	add.w	r3, r7, #12
 800a554:	4618      	mov	r0, r3
 800a556:	f7fd ff3b 	bl	80083d0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a55a:	6879      	ldr	r1, [r7, #4]
 800a55c:	68bb      	ldr	r3, [r7, #8]
 800a55e:	68fa      	ldr	r2, [r7, #12]
 800a560:	9202      	str	r2, [sp, #8]
 800a562:	9301      	str	r3, [sp, #4]
 800a564:	2302      	movs	r3, #2
 800a566:	9300      	str	r3, [sp, #0]
 800a568:	2300      	movs	r3, #0
 800a56a:	460a      	mov	r2, r1
 800a56c:	4910      	ldr	r1, [pc, #64]	; (800a5b0 <xTimerCreateTimerTask+0x84>)
 800a56e:	4811      	ldr	r0, [pc, #68]	; (800a5b4 <xTimerCreateTimerTask+0x88>)
 800a570:	f7fe ff0e 	bl	8009390 <xTaskCreateStatic>
 800a574:	4602      	mov	r2, r0
 800a576:	4b10      	ldr	r3, [pc, #64]	; (800a5b8 <xTimerCreateTimerTask+0x8c>)
 800a578:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a57a:	4b0f      	ldr	r3, [pc, #60]	; (800a5b8 <xTimerCreateTimerTask+0x8c>)
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d001      	beq.n	800a586 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a582:	2301      	movs	r3, #1
 800a584:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a586:	697b      	ldr	r3, [r7, #20]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d109      	bne.n	800a5a0 <xTimerCreateTimerTask+0x74>
 800a58c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a590:	f383 8811 	msr	BASEPRI, r3
 800a594:	f3bf 8f6f 	isb	sy
 800a598:	f3bf 8f4f 	dsb	sy
 800a59c:	613b      	str	r3, [r7, #16]
 800a59e:	e7fe      	b.n	800a59e <xTimerCreateTimerTask+0x72>
	return xReturn;
 800a5a0:	697b      	ldr	r3, [r7, #20]
}
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	3718      	adds	r7, #24
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}
 800a5aa:	bf00      	nop
 800a5ac:	20000c28 	.word	0x20000c28
 800a5b0:	0800b6b8 	.word	0x0800b6b8
 800a5b4:	0800a779 	.word	0x0800a779
 800a5b8:	20000c2c 	.word	0x20000c2c

0800a5bc <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b088      	sub	sp, #32
 800a5c0:	af02      	add	r7, sp, #8
 800a5c2:	60f8      	str	r0, [r7, #12]
 800a5c4:	60b9      	str	r1, [r7, #8]
 800a5c6:	607a      	str	r2, [r7, #4]
 800a5c8:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 800a5ca:	2030      	movs	r0, #48	; 0x30
 800a5cc:	f000 fd0a 	bl	800afe4 <pvPortMalloc>
 800a5d0:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800a5d2:	697b      	ldr	r3, [r7, #20]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d00d      	beq.n	800a5f4 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800a5d8:	697b      	ldr	r3, [r7, #20]
 800a5da:	9301      	str	r3, [sp, #4]
 800a5dc:	6a3b      	ldr	r3, [r7, #32]
 800a5de:	9300      	str	r3, [sp, #0]
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	687a      	ldr	r2, [r7, #4]
 800a5e4:	68b9      	ldr	r1, [r7, #8]
 800a5e6:	68f8      	ldr	r0, [r7, #12]
 800a5e8:	f000 f809 	bl	800a5fe <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 800a5ec:	697b      	ldr	r3, [r7, #20]
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 800a5f4:	697b      	ldr	r3, [r7, #20]
	}
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	3718      	adds	r7, #24
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}

0800a5fe <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800a5fe:	b580      	push	{r7, lr}
 800a600:	b086      	sub	sp, #24
 800a602:	af00      	add	r7, sp, #0
 800a604:	60f8      	str	r0, [r7, #12]
 800a606:	60b9      	str	r1, [r7, #8]
 800a608:	607a      	str	r2, [r7, #4]
 800a60a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800a60c:	68bb      	ldr	r3, [r7, #8]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d109      	bne.n	800a626 <prvInitialiseNewTimer+0x28>
 800a612:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a616:	f383 8811 	msr	BASEPRI, r3
 800a61a:	f3bf 8f6f 	isb	sy
 800a61e:	f3bf 8f4f 	dsb	sy
 800a622:	617b      	str	r3, [r7, #20]
 800a624:	e7fe      	b.n	800a624 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 800a626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d015      	beq.n	800a658 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800a62c:	f000 fa9c 	bl	800ab68 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800a630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a632:	68fa      	ldr	r2, [r7, #12]
 800a634:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800a636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a638:	68ba      	ldr	r2, [r7, #8]
 800a63a:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 800a63c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a63e:	687a      	ldr	r2, [r7, #4]
 800a640:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 800a642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a644:	683a      	ldr	r2, [r7, #0]
 800a646:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800a648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a64a:	6a3a      	ldr	r2, [r7, #32]
 800a64c:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800a64e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a650:	3304      	adds	r3, #4
 800a652:	4618      	mov	r0, r3
 800a654:	f7fe f8fb 	bl	800884e <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800a658:	bf00      	nop
 800a65a:	3718      	adds	r7, #24
 800a65c:	46bd      	mov	sp, r7
 800a65e:	bd80      	pop	{r7, pc}

0800a660 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b08a      	sub	sp, #40	; 0x28
 800a664:	af00      	add	r7, sp, #0
 800a666:	60f8      	str	r0, [r7, #12]
 800a668:	60b9      	str	r1, [r7, #8]
 800a66a:	607a      	str	r2, [r7, #4]
 800a66c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a66e:	2300      	movs	r3, #0
 800a670:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d109      	bne.n	800a68c <xTimerGenericCommand+0x2c>
 800a678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a67c:	f383 8811 	msr	BASEPRI, r3
 800a680:	f3bf 8f6f 	isb	sy
 800a684:	f3bf 8f4f 	dsb	sy
 800a688:	623b      	str	r3, [r7, #32]
 800a68a:	e7fe      	b.n	800a68a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a68c:	4b19      	ldr	r3, [pc, #100]	; (800a6f4 <xTimerGenericCommand+0x94>)
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d02a      	beq.n	800a6ea <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a6a0:	68bb      	ldr	r3, [r7, #8]
 800a6a2:	2b05      	cmp	r3, #5
 800a6a4:	dc18      	bgt.n	800a6d8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a6a6:	f7ff fe4b 	bl	800a340 <xTaskGetSchedulerState>
 800a6aa:	4603      	mov	r3, r0
 800a6ac:	2b02      	cmp	r3, #2
 800a6ae:	d109      	bne.n	800a6c4 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a6b0:	4b10      	ldr	r3, [pc, #64]	; (800a6f4 <xTimerGenericCommand+0x94>)
 800a6b2:	6818      	ldr	r0, [r3, #0]
 800a6b4:	f107 0110 	add.w	r1, r7, #16
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a6bc:	f7fe fa92 	bl	8008be4 <xQueueGenericSend>
 800a6c0:	6278      	str	r0, [r7, #36]	; 0x24
 800a6c2:	e012      	b.n	800a6ea <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a6c4:	4b0b      	ldr	r3, [pc, #44]	; (800a6f4 <xTimerGenericCommand+0x94>)
 800a6c6:	6818      	ldr	r0, [r3, #0]
 800a6c8:	f107 0110 	add.w	r1, r7, #16
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	f7fe fa88 	bl	8008be4 <xQueueGenericSend>
 800a6d4:	6278      	str	r0, [r7, #36]	; 0x24
 800a6d6:	e008      	b.n	800a6ea <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a6d8:	4b06      	ldr	r3, [pc, #24]	; (800a6f4 <xTimerGenericCommand+0x94>)
 800a6da:	6818      	ldr	r0, [r3, #0]
 800a6dc:	f107 0110 	add.w	r1, r7, #16
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	683a      	ldr	r2, [r7, #0]
 800a6e4:	f7fe fb78 	bl	8008dd8 <xQueueGenericSendFromISR>
 800a6e8:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a6ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	3728      	adds	r7, #40	; 0x28
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}
 800a6f4:	20000c28 	.word	0x20000c28

0800a6f8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b088      	sub	sp, #32
 800a6fc:	af02      	add	r7, sp, #8
 800a6fe:	6078      	str	r0, [r7, #4]
 800a700:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a702:	4b1c      	ldr	r3, [pc, #112]	; (800a774 <prvProcessExpiredTimer+0x7c>)
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	68db      	ldr	r3, [r3, #12]
 800a708:	68db      	ldr	r3, [r3, #12]
 800a70a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a70c:	697b      	ldr	r3, [r7, #20]
 800a70e:	3304      	adds	r3, #4
 800a710:	4618      	mov	r0, r3
 800a712:	f7fe f903 	bl	800891c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800a716:	697b      	ldr	r3, [r7, #20]
 800a718:	69db      	ldr	r3, [r3, #28]
 800a71a:	2b01      	cmp	r3, #1
 800a71c:	d121      	bne.n	800a762 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a71e:	697b      	ldr	r3, [r7, #20]
 800a720:	699a      	ldr	r2, [r3, #24]
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	18d1      	adds	r1, r2, r3
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	683a      	ldr	r2, [r7, #0]
 800a72a:	6978      	ldr	r0, [r7, #20]
 800a72c:	f000 f8ca 	bl	800a8c4 <prvInsertTimerInActiveList>
 800a730:	4603      	mov	r3, r0
 800a732:	2b00      	cmp	r3, #0
 800a734:	d015      	beq.n	800a762 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a736:	2300      	movs	r3, #0
 800a738:	9300      	str	r3, [sp, #0]
 800a73a:	2300      	movs	r3, #0
 800a73c:	687a      	ldr	r2, [r7, #4]
 800a73e:	2100      	movs	r1, #0
 800a740:	6978      	ldr	r0, [r7, #20]
 800a742:	f7ff ff8d 	bl	800a660 <xTimerGenericCommand>
 800a746:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d109      	bne.n	800a762 <prvProcessExpiredTimer+0x6a>
 800a74e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a752:	f383 8811 	msr	BASEPRI, r3
 800a756:	f3bf 8f6f 	isb	sy
 800a75a:	f3bf 8f4f 	dsb	sy
 800a75e:	60fb      	str	r3, [r7, #12]
 800a760:	e7fe      	b.n	800a760 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a762:	697b      	ldr	r3, [r7, #20]
 800a764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a766:	6978      	ldr	r0, [r7, #20]
 800a768:	4798      	blx	r3
}
 800a76a:	bf00      	nop
 800a76c:	3718      	adds	r7, #24
 800a76e:	46bd      	mov	sp, r7
 800a770:	bd80      	pop	{r7, pc}
 800a772:	bf00      	nop
 800a774:	20000c20 	.word	0x20000c20

0800a778 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b084      	sub	sp, #16
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]

		/* Allow the application writer to execute some code in the context of
		this task at the point the task starts executing.  This is useful if the
		application includes initialisation code that would benefit from
		executing after the scheduler has been started. */
		vApplicationDaemonTaskStartupHook();
 800a780:	f7f6 ffdc 	bl	800173c <vApplicationDaemonTaskStartupHook>

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a784:	f107 0308 	add.w	r3, r7, #8
 800a788:	4618      	mov	r0, r3
 800a78a:	f000 f857 	bl	800a83c <prvGetNextExpireTime>
 800a78e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a790:	68bb      	ldr	r3, [r7, #8]
 800a792:	4619      	mov	r1, r3
 800a794:	68f8      	ldr	r0, [r7, #12]
 800a796:	f000 f803 	bl	800a7a0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a79a:	f000 f8d5 	bl	800a948 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a79e:	e7f1      	b.n	800a784 <prvTimerTask+0xc>

0800a7a0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b084      	sub	sp, #16
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
 800a7a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a7aa:	f7ff f929 	bl	8009a00 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a7ae:	f107 0308 	add.w	r3, r7, #8
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	f000 f866 	bl	800a884 <prvSampleTimeNow>
 800a7b8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a7ba:	68bb      	ldr	r3, [r7, #8]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d130      	bne.n	800a822 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d10a      	bne.n	800a7dc <prvProcessTimerOrBlockTask+0x3c>
 800a7c6:	687a      	ldr	r2, [r7, #4]
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	429a      	cmp	r2, r3
 800a7cc:	d806      	bhi.n	800a7dc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a7ce:	f7ff f925 	bl	8009a1c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a7d2:	68f9      	ldr	r1, [r7, #12]
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f7ff ff8f 	bl	800a6f8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a7da:	e024      	b.n	800a826 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a7dc:	683b      	ldr	r3, [r7, #0]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d008      	beq.n	800a7f4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a7e2:	4b13      	ldr	r3, [pc, #76]	; (800a830 <prvProcessTimerOrBlockTask+0x90>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	bf0c      	ite	eq
 800a7ec:	2301      	moveq	r3, #1
 800a7ee:	2300      	movne	r3, #0
 800a7f0:	b2db      	uxtb	r3, r3
 800a7f2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a7f4:	4b0f      	ldr	r3, [pc, #60]	; (800a834 <prvProcessTimerOrBlockTask+0x94>)
 800a7f6:	6818      	ldr	r0, [r3, #0]
 800a7f8:	687a      	ldr	r2, [r7, #4]
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	1ad3      	subs	r3, r2, r3
 800a7fe:	683a      	ldr	r2, [r7, #0]
 800a800:	4619      	mov	r1, r3
 800a802:	f7fe fd91 	bl	8009328 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a806:	f7ff f909 	bl	8009a1c <xTaskResumeAll>
 800a80a:	4603      	mov	r3, r0
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d10a      	bne.n	800a826 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a810:	4b09      	ldr	r3, [pc, #36]	; (800a838 <prvProcessTimerOrBlockTask+0x98>)
 800a812:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a816:	601a      	str	r2, [r3, #0]
 800a818:	f3bf 8f4f 	dsb	sy
 800a81c:	f3bf 8f6f 	isb	sy
}
 800a820:	e001      	b.n	800a826 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a822:	f7ff f8fb 	bl	8009a1c <xTaskResumeAll>
}
 800a826:	bf00      	nop
 800a828:	3710      	adds	r7, #16
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}
 800a82e:	bf00      	nop
 800a830:	20000c24 	.word	0x20000c24
 800a834:	20000c28 	.word	0x20000c28
 800a838:	e000ed04 	.word	0xe000ed04

0800a83c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a83c:	b480      	push	{r7}
 800a83e:	b085      	sub	sp, #20
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a844:	4b0e      	ldr	r3, [pc, #56]	; (800a880 <prvGetNextExpireTime+0x44>)
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	bf0c      	ite	eq
 800a84e:	2301      	moveq	r3, #1
 800a850:	2300      	movne	r3, #0
 800a852:	b2db      	uxtb	r3, r3
 800a854:	461a      	mov	r2, r3
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d105      	bne.n	800a86e <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a862:	4b07      	ldr	r3, [pc, #28]	; (800a880 <prvGetNextExpireTime+0x44>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	68db      	ldr	r3, [r3, #12]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	60fb      	str	r3, [r7, #12]
 800a86c:	e001      	b.n	800a872 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a86e:	2300      	movs	r3, #0
 800a870:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a872:	68fb      	ldr	r3, [r7, #12]
}
 800a874:	4618      	mov	r0, r3
 800a876:	3714      	adds	r7, #20
 800a878:	46bd      	mov	sp, r7
 800a87a:	bc80      	pop	{r7}
 800a87c:	4770      	bx	lr
 800a87e:	bf00      	nop
 800a880:	20000c20 	.word	0x20000c20

0800a884 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b084      	sub	sp, #16
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a88c:	f7ff f962 	bl	8009b54 <xTaskGetTickCount>
 800a890:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a892:	4b0b      	ldr	r3, [pc, #44]	; (800a8c0 <prvSampleTimeNow+0x3c>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	68fa      	ldr	r2, [r7, #12]
 800a898:	429a      	cmp	r2, r3
 800a89a:	d205      	bcs.n	800a8a8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a89c:	f000 f904 	bl	800aaa8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2201      	movs	r2, #1
 800a8a4:	601a      	str	r2, [r3, #0]
 800a8a6:	e002      	b.n	800a8ae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a8ae:	4a04      	ldr	r2, [pc, #16]	; (800a8c0 <prvSampleTimeNow+0x3c>)
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a8b4:	68fb      	ldr	r3, [r7, #12]
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3710      	adds	r7, #16
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}
 800a8be:	bf00      	nop
 800a8c0:	20000c30 	.word	0x20000c30

0800a8c4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b086      	sub	sp, #24
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	60f8      	str	r0, [r7, #12]
 800a8cc:	60b9      	str	r1, [r7, #8]
 800a8ce:	607a      	str	r2, [r7, #4]
 800a8d0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	68ba      	ldr	r2, [r7, #8]
 800a8da:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	68fa      	ldr	r2, [r7, #12]
 800a8e0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a8e2:	68ba      	ldr	r2, [r7, #8]
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	429a      	cmp	r2, r3
 800a8e8:	d812      	bhi.n	800a910 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8ea:	687a      	ldr	r2, [r7, #4]
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	1ad2      	subs	r2, r2, r3
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	699b      	ldr	r3, [r3, #24]
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d302      	bcc.n	800a8fe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	617b      	str	r3, [r7, #20]
 800a8fc:	e01b      	b.n	800a936 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a8fe:	4b10      	ldr	r3, [pc, #64]	; (800a940 <prvInsertTimerInActiveList+0x7c>)
 800a900:	681a      	ldr	r2, [r3, #0]
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	3304      	adds	r3, #4
 800a906:	4619      	mov	r1, r3
 800a908:	4610      	mov	r0, r2
 800a90a:	f7fd ffcf 	bl	80088ac <vListInsert>
 800a90e:	e012      	b.n	800a936 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a910:	687a      	ldr	r2, [r7, #4]
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	429a      	cmp	r2, r3
 800a916:	d206      	bcs.n	800a926 <prvInsertTimerInActiveList+0x62>
 800a918:	68ba      	ldr	r2, [r7, #8]
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	429a      	cmp	r2, r3
 800a91e:	d302      	bcc.n	800a926 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a920:	2301      	movs	r3, #1
 800a922:	617b      	str	r3, [r7, #20]
 800a924:	e007      	b.n	800a936 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a926:	4b07      	ldr	r3, [pc, #28]	; (800a944 <prvInsertTimerInActiveList+0x80>)
 800a928:	681a      	ldr	r2, [r3, #0]
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	3304      	adds	r3, #4
 800a92e:	4619      	mov	r1, r3
 800a930:	4610      	mov	r0, r2
 800a932:	f7fd ffbb 	bl	80088ac <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a936:	697b      	ldr	r3, [r7, #20]
}
 800a938:	4618      	mov	r0, r3
 800a93a:	3718      	adds	r7, #24
 800a93c:	46bd      	mov	sp, r7
 800a93e:	bd80      	pop	{r7, pc}
 800a940:	20000c24 	.word	0x20000c24
 800a944:	20000c20 	.word	0x20000c20

0800a948 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b08e      	sub	sp, #56	; 0x38
 800a94c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a94e:	e099      	b.n	800aa84 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2b00      	cmp	r3, #0
 800a954:	da17      	bge.n	800a986 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a956:	1d3b      	adds	r3, r7, #4
 800a958:	3304      	adds	r3, #4
 800a95a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a95c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d109      	bne.n	800a976 <prvProcessReceivedCommands+0x2e>
 800a962:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a966:	f383 8811 	msr	BASEPRI, r3
 800a96a:	f3bf 8f6f 	isb	sy
 800a96e:	f3bf 8f4f 	dsb	sy
 800a972:	61fb      	str	r3, [r7, #28]
 800a974:	e7fe      	b.n	800a974 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a97c:	6850      	ldr	r0, [r2, #4]
 800a97e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a980:	6892      	ldr	r2, [r2, #8]
 800a982:	4611      	mov	r1, r2
 800a984:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	db7a      	blt.n	800aa82 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a992:	695b      	ldr	r3, [r3, #20]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d004      	beq.n	800a9a2 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a99a:	3304      	adds	r3, #4
 800a99c:	4618      	mov	r0, r3
 800a99e:	f7fd ffbd 	bl	800891c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a9a2:	463b      	mov	r3, r7
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	f7ff ff6d 	bl	800a884 <prvSampleTimeNow>
 800a9aa:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2b09      	cmp	r3, #9
 800a9b0:	d868      	bhi.n	800aa84 <prvProcessReceivedCommands+0x13c>
 800a9b2:	a201      	add	r2, pc, #4	; (adr r2, 800a9b8 <prvProcessReceivedCommands+0x70>)
 800a9b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9b8:	0800a9e1 	.word	0x0800a9e1
 800a9bc:	0800a9e1 	.word	0x0800a9e1
 800a9c0:	0800a9e1 	.word	0x0800a9e1
 800a9c4:	0800aa85 	.word	0x0800aa85
 800a9c8:	0800aa3b 	.word	0x0800aa3b
 800a9cc:	0800aa71 	.word	0x0800aa71
 800a9d0:	0800a9e1 	.word	0x0800a9e1
 800a9d4:	0800a9e1 	.word	0x0800a9e1
 800a9d8:	0800aa85 	.word	0x0800aa85
 800a9dc:	0800aa3b 	.word	0x0800aa3b
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a9e0:	68ba      	ldr	r2, [r7, #8]
 800a9e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9e4:	699b      	ldr	r3, [r3, #24]
 800a9e6:	18d1      	adds	r1, r2, r3
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a9ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a9ee:	f7ff ff69 	bl	800a8c4 <prvInsertTimerInActiveList>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d045      	beq.n	800aa84 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a9f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a9fe:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800aa00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa02:	69db      	ldr	r3, [r3, #28]
 800aa04:	2b01      	cmp	r3, #1
 800aa06:	d13d      	bne.n	800aa84 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800aa08:	68ba      	ldr	r2, [r7, #8]
 800aa0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa0c:	699b      	ldr	r3, [r3, #24]
 800aa0e:	441a      	add	r2, r3
 800aa10:	2300      	movs	r3, #0
 800aa12:	9300      	str	r3, [sp, #0]
 800aa14:	2300      	movs	r3, #0
 800aa16:	2100      	movs	r1, #0
 800aa18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa1a:	f7ff fe21 	bl	800a660 <xTimerGenericCommand>
 800aa1e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800aa20:	6a3b      	ldr	r3, [r7, #32]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d12e      	bne.n	800aa84 <prvProcessReceivedCommands+0x13c>
 800aa26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa2a:	f383 8811 	msr	BASEPRI, r3
 800aa2e:	f3bf 8f6f 	isb	sy
 800aa32:	f3bf 8f4f 	dsb	sy
 800aa36:	61bb      	str	r3, [r7, #24]
 800aa38:	e7fe      	b.n	800aa38 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800aa3a:	68ba      	ldr	r2, [r7, #8]
 800aa3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa3e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800aa40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa42:	699b      	ldr	r3, [r3, #24]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d109      	bne.n	800aa5c <prvProcessReceivedCommands+0x114>
 800aa48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa4c:	f383 8811 	msr	BASEPRI, r3
 800aa50:	f3bf 8f6f 	isb	sy
 800aa54:	f3bf 8f4f 	dsb	sy
 800aa58:	617b      	str	r3, [r7, #20]
 800aa5a:	e7fe      	b.n	800aa5a <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800aa5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa5e:	699a      	ldr	r2, [r3, #24]
 800aa60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa62:	18d1      	adds	r1, r2, r3
 800aa64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aa68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa6a:	f7ff ff2b 	bl	800a8c4 <prvInsertTimerInActiveList>
					break;
 800aa6e:	e009      	b.n	800aa84 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800aa70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa72:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d104      	bne.n	800aa84 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 800aa7a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa7c:	f000 fb78 	bl	800b170 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800aa80:	e000      	b.n	800aa84 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800aa82:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800aa84:	4b07      	ldr	r3, [pc, #28]	; (800aaa4 <prvProcessReceivedCommands+0x15c>)
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	1d39      	adds	r1, r7, #4
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	f7fe fa37 	bl	8008f00 <xQueueReceive>
 800aa92:	4603      	mov	r3, r0
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	f47f af5b 	bne.w	800a950 <prvProcessReceivedCommands+0x8>
	}
}
 800aa9a:	bf00      	nop
 800aa9c:	3730      	adds	r7, #48	; 0x30
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}
 800aaa2:	bf00      	nop
 800aaa4:	20000c28 	.word	0x20000c28

0800aaa8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b088      	sub	sp, #32
 800aaac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aaae:	e044      	b.n	800ab3a <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aab0:	4b2b      	ldr	r3, [pc, #172]	; (800ab60 <prvSwitchTimerLists+0xb8>)
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	68db      	ldr	r3, [r3, #12]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aaba:	4b29      	ldr	r3, [pc, #164]	; (800ab60 <prvSwitchTimerLists+0xb8>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	68db      	ldr	r3, [r3, #12]
 800aac0:	68db      	ldr	r3, [r3, #12]
 800aac2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	3304      	adds	r3, #4
 800aac8:	4618      	mov	r0, r3
 800aaca:	f7fd ff27 	bl	800891c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aad2:	68f8      	ldr	r0, [r7, #12]
 800aad4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	69db      	ldr	r3, [r3, #28]
 800aada:	2b01      	cmp	r3, #1
 800aadc:	d12d      	bne.n	800ab3a <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	699b      	ldr	r3, [r3, #24]
 800aae2:	693a      	ldr	r2, [r7, #16]
 800aae4:	4413      	add	r3, r2
 800aae6:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800aae8:	68ba      	ldr	r2, [r7, #8]
 800aaea:	693b      	ldr	r3, [r7, #16]
 800aaec:	429a      	cmp	r2, r3
 800aaee:	d90e      	bls.n	800ab0e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	68ba      	ldr	r2, [r7, #8]
 800aaf4:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	68fa      	ldr	r2, [r7, #12]
 800aafa:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aafc:	4b18      	ldr	r3, [pc, #96]	; (800ab60 <prvSwitchTimerLists+0xb8>)
 800aafe:	681a      	ldr	r2, [r3, #0]
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	3304      	adds	r3, #4
 800ab04:	4619      	mov	r1, r3
 800ab06:	4610      	mov	r0, r2
 800ab08:	f7fd fed0 	bl	80088ac <vListInsert>
 800ab0c:	e015      	b.n	800ab3a <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ab0e:	2300      	movs	r3, #0
 800ab10:	9300      	str	r3, [sp, #0]
 800ab12:	2300      	movs	r3, #0
 800ab14:	693a      	ldr	r2, [r7, #16]
 800ab16:	2100      	movs	r1, #0
 800ab18:	68f8      	ldr	r0, [r7, #12]
 800ab1a:	f7ff fda1 	bl	800a660 <xTimerGenericCommand>
 800ab1e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d109      	bne.n	800ab3a <prvSwitchTimerLists+0x92>
 800ab26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab2a:	f383 8811 	msr	BASEPRI, r3
 800ab2e:	f3bf 8f6f 	isb	sy
 800ab32:	f3bf 8f4f 	dsb	sy
 800ab36:	603b      	str	r3, [r7, #0]
 800ab38:	e7fe      	b.n	800ab38 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ab3a:	4b09      	ldr	r3, [pc, #36]	; (800ab60 <prvSwitchTimerLists+0xb8>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d1b5      	bne.n	800aab0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ab44:	4b06      	ldr	r3, [pc, #24]	; (800ab60 <prvSwitchTimerLists+0xb8>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ab4a:	4b06      	ldr	r3, [pc, #24]	; (800ab64 <prvSwitchTimerLists+0xbc>)
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	4a04      	ldr	r2, [pc, #16]	; (800ab60 <prvSwitchTimerLists+0xb8>)
 800ab50:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ab52:	4a04      	ldr	r2, [pc, #16]	; (800ab64 <prvSwitchTimerLists+0xbc>)
 800ab54:	697b      	ldr	r3, [r7, #20]
 800ab56:	6013      	str	r3, [r2, #0]
}
 800ab58:	bf00      	nop
 800ab5a:	3718      	adds	r7, #24
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bd80      	pop	{r7, pc}
 800ab60:	20000c20 	.word	0x20000c20
 800ab64:	20000c24 	.word	0x20000c24

0800ab68 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b082      	sub	sp, #8
 800ab6c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ab6e:	f000 f943 	bl	800adf8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ab72:	4b15      	ldr	r3, [pc, #84]	; (800abc8 <prvCheckForValidListAndQueue+0x60>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d120      	bne.n	800abbc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ab7a:	4814      	ldr	r0, [pc, #80]	; (800abcc <prvCheckForValidListAndQueue+0x64>)
 800ab7c:	f7fd fe48 	bl	8008810 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ab80:	4813      	ldr	r0, [pc, #76]	; (800abd0 <prvCheckForValidListAndQueue+0x68>)
 800ab82:	f7fd fe45 	bl	8008810 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ab86:	4b13      	ldr	r3, [pc, #76]	; (800abd4 <prvCheckForValidListAndQueue+0x6c>)
 800ab88:	4a10      	ldr	r2, [pc, #64]	; (800abcc <prvCheckForValidListAndQueue+0x64>)
 800ab8a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ab8c:	4b12      	ldr	r3, [pc, #72]	; (800abd8 <prvCheckForValidListAndQueue+0x70>)
 800ab8e:	4a10      	ldr	r2, [pc, #64]	; (800abd0 <prvCheckForValidListAndQueue+0x68>)
 800ab90:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ab92:	2300      	movs	r3, #0
 800ab94:	9300      	str	r3, [sp, #0]
 800ab96:	4b11      	ldr	r3, [pc, #68]	; (800abdc <prvCheckForValidListAndQueue+0x74>)
 800ab98:	4a11      	ldr	r2, [pc, #68]	; (800abe0 <prvCheckForValidListAndQueue+0x78>)
 800ab9a:	2110      	movs	r1, #16
 800ab9c:	200a      	movs	r0, #10
 800ab9e:	f7fd ff4f 	bl	8008a40 <xQueueGenericCreateStatic>
 800aba2:	4602      	mov	r2, r0
 800aba4:	4b08      	ldr	r3, [pc, #32]	; (800abc8 <prvCheckForValidListAndQueue+0x60>)
 800aba6:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800aba8:	4b07      	ldr	r3, [pc, #28]	; (800abc8 <prvCheckForValidListAndQueue+0x60>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d005      	beq.n	800abbc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800abb0:	4b05      	ldr	r3, [pc, #20]	; (800abc8 <prvCheckForValidListAndQueue+0x60>)
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	490b      	ldr	r1, [pc, #44]	; (800abe4 <prvCheckForValidListAndQueue+0x7c>)
 800abb6:	4618      	mov	r0, r3
 800abb8:	f7fe fb8e 	bl	80092d8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800abbc:	f000 f94a 	bl	800ae54 <vPortExitCritical>
}
 800abc0:	bf00      	nop
 800abc2:	46bd      	mov	sp, r7
 800abc4:	bd80      	pop	{r7, pc}
 800abc6:	bf00      	nop
 800abc8:	20000c28 	.word	0x20000c28
 800abcc:	20000bf8 	.word	0x20000bf8
 800abd0:	20000c0c 	.word	0x20000c0c
 800abd4:	20000c20 	.word	0x20000c20
 800abd8:	20000c24 	.word	0x20000c24
 800abdc:	20000cd4 	.word	0x20000cd4
 800abe0:	20000c34 	.word	0x20000c34
 800abe4:	0800b6c0 	.word	0x0800b6c0

0800abe8 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b08a      	sub	sp, #40	; 0x28
 800abec:	af00      	add	r7, sp, #0
 800abee:	60f8      	str	r0, [r7, #12]
 800abf0:	60b9      	str	r1, [r7, #8]
 800abf2:	607a      	str	r2, [r7, #4]
 800abf4:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800abf6:	f06f 0301 	mvn.w	r3, #1
 800abfa:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800ac00:	68bb      	ldr	r3, [r7, #8]
 800ac02:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ac08:	4b06      	ldr	r3, [pc, #24]	; (800ac24 <xTimerPendFunctionCallFromISR+0x3c>)
 800ac0a:	6818      	ldr	r0, [r3, #0]
 800ac0c:	f107 0114 	add.w	r1, r7, #20
 800ac10:	2300      	movs	r3, #0
 800ac12:	683a      	ldr	r2, [r7, #0]
 800ac14:	f7fe f8e0 	bl	8008dd8 <xQueueGenericSendFromISR>
 800ac18:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800ac1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	3728      	adds	r7, #40	; 0x28
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}
 800ac24:	20000c28 	.word	0x20000c28

0800ac28 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ac28:	b480      	push	{r7}
 800ac2a:	b085      	sub	sp, #20
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	60f8      	str	r0, [r7, #12]
 800ac30:	60b9      	str	r1, [r7, #8]
 800ac32:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	3b04      	subs	r3, #4
 800ac38:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ac40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	3b04      	subs	r3, #4
 800ac46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	f023 0201 	bic.w	r2, r3, #1
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	3b04      	subs	r3, #4
 800ac56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ac58:	4a08      	ldr	r2, [pc, #32]	; (800ac7c <pxPortInitialiseStack+0x54>)
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	3b14      	subs	r3, #20
 800ac62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ac64:	687a      	ldr	r2, [r7, #4]
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	3b20      	subs	r3, #32
 800ac6e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ac70:	68fb      	ldr	r3, [r7, #12]
}
 800ac72:	4618      	mov	r0, r3
 800ac74:	3714      	adds	r7, #20
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bc80      	pop	{r7}
 800ac7a:	4770      	bx	lr
 800ac7c:	0800ac81 	.word	0x0800ac81

0800ac80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ac80:	b480      	push	{r7}
 800ac82:	b085      	sub	sp, #20
 800ac84:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800ac86:	2300      	movs	r3, #0
 800ac88:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ac8a:	4b10      	ldr	r3, [pc, #64]	; (800accc <prvTaskExitError+0x4c>)
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac92:	d009      	beq.n	800aca8 <prvTaskExitError+0x28>
 800ac94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac98:	f383 8811 	msr	BASEPRI, r3
 800ac9c:	f3bf 8f6f 	isb	sy
 800aca0:	f3bf 8f4f 	dsb	sy
 800aca4:	60fb      	str	r3, [r7, #12]
 800aca6:	e7fe      	b.n	800aca6 <prvTaskExitError+0x26>
 800aca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acac:	f383 8811 	msr	BASEPRI, r3
 800acb0:	f3bf 8f6f 	isb	sy
 800acb4:	f3bf 8f4f 	dsb	sy
 800acb8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800acba:	bf00      	nop
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d0fc      	beq.n	800acbc <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800acc2:	bf00      	nop
 800acc4:	3714      	adds	r7, #20
 800acc6:	46bd      	mov	sp, r7
 800acc8:	bc80      	pop	{r7}
 800acca:	4770      	bx	lr
 800accc:	20000010 	.word	0x20000010

0800acd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800acd0:	4b07      	ldr	r3, [pc, #28]	; (800acf0 <pxCurrentTCBConst2>)
 800acd2:	6819      	ldr	r1, [r3, #0]
 800acd4:	6808      	ldr	r0, [r1, #0]
 800acd6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800acda:	f380 8809 	msr	PSP, r0
 800acde:	f3bf 8f6f 	isb	sy
 800ace2:	f04f 0000 	mov.w	r0, #0
 800ace6:	f380 8811 	msr	BASEPRI, r0
 800acea:	f04e 0e0d 	orr.w	lr, lr, #13
 800acee:	4770      	bx	lr

0800acf0 <pxCurrentTCBConst2>:
 800acf0:	200006f8 	.word	0x200006f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800acf4:	bf00      	nop
 800acf6:	bf00      	nop

0800acf8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800acf8:	4806      	ldr	r0, [pc, #24]	; (800ad14 <prvPortStartFirstTask+0x1c>)
 800acfa:	6800      	ldr	r0, [r0, #0]
 800acfc:	6800      	ldr	r0, [r0, #0]
 800acfe:	f380 8808 	msr	MSP, r0
 800ad02:	b662      	cpsie	i
 800ad04:	b661      	cpsie	f
 800ad06:	f3bf 8f4f 	dsb	sy
 800ad0a:	f3bf 8f6f 	isb	sy
 800ad0e:	df00      	svc	0
 800ad10:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ad12:	bf00      	nop
 800ad14:	e000ed08 	.word	0xe000ed08

0800ad18 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b084      	sub	sp, #16
 800ad1c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ad1e:	4b31      	ldr	r3, [pc, #196]	; (800ade4 <xPortStartScheduler+0xcc>)
 800ad20:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	781b      	ldrb	r3, [r3, #0]
 800ad26:	b2db      	uxtb	r3, r3
 800ad28:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	22ff      	movs	r2, #255	; 0xff
 800ad2e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	781b      	ldrb	r3, [r3, #0]
 800ad34:	b2db      	uxtb	r3, r3
 800ad36:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ad38:	78fb      	ldrb	r3, [r7, #3]
 800ad3a:	b2db      	uxtb	r3, r3
 800ad3c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ad40:	b2da      	uxtb	r2, r3
 800ad42:	4b29      	ldr	r3, [pc, #164]	; (800ade8 <xPortStartScheduler+0xd0>)
 800ad44:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ad46:	4b29      	ldr	r3, [pc, #164]	; (800adec <xPortStartScheduler+0xd4>)
 800ad48:	2207      	movs	r2, #7
 800ad4a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ad4c:	e009      	b.n	800ad62 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800ad4e:	4b27      	ldr	r3, [pc, #156]	; (800adec <xPortStartScheduler+0xd4>)
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	3b01      	subs	r3, #1
 800ad54:	4a25      	ldr	r2, [pc, #148]	; (800adec <xPortStartScheduler+0xd4>)
 800ad56:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ad58:	78fb      	ldrb	r3, [r7, #3]
 800ad5a:	b2db      	uxtb	r3, r3
 800ad5c:	005b      	lsls	r3, r3, #1
 800ad5e:	b2db      	uxtb	r3, r3
 800ad60:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ad62:	78fb      	ldrb	r3, [r7, #3]
 800ad64:	b2db      	uxtb	r3, r3
 800ad66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad6a:	2b80      	cmp	r3, #128	; 0x80
 800ad6c:	d0ef      	beq.n	800ad4e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ad6e:	4b1f      	ldr	r3, [pc, #124]	; (800adec <xPortStartScheduler+0xd4>)
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	f1c3 0307 	rsb	r3, r3, #7
 800ad76:	2b04      	cmp	r3, #4
 800ad78:	d009      	beq.n	800ad8e <xPortStartScheduler+0x76>
 800ad7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad7e:	f383 8811 	msr	BASEPRI, r3
 800ad82:	f3bf 8f6f 	isb	sy
 800ad86:	f3bf 8f4f 	dsb	sy
 800ad8a:	60bb      	str	r3, [r7, #8]
 800ad8c:	e7fe      	b.n	800ad8c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ad8e:	4b17      	ldr	r3, [pc, #92]	; (800adec <xPortStartScheduler+0xd4>)
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	021b      	lsls	r3, r3, #8
 800ad94:	4a15      	ldr	r2, [pc, #84]	; (800adec <xPortStartScheduler+0xd4>)
 800ad96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ad98:	4b14      	ldr	r3, [pc, #80]	; (800adec <xPortStartScheduler+0xd4>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ada0:	4a12      	ldr	r2, [pc, #72]	; (800adec <xPortStartScheduler+0xd4>)
 800ada2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	b2da      	uxtb	r2, r3
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800adac:	4b10      	ldr	r3, [pc, #64]	; (800adf0 <xPortStartScheduler+0xd8>)
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	4a0f      	ldr	r2, [pc, #60]	; (800adf0 <xPortStartScheduler+0xd8>)
 800adb2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800adb6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800adb8:	4b0d      	ldr	r3, [pc, #52]	; (800adf0 <xPortStartScheduler+0xd8>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	4a0c      	ldr	r2, [pc, #48]	; (800adf0 <xPortStartScheduler+0xd8>)
 800adbe:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800adc2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800adc4:	f000 f8b0 	bl	800af28 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800adc8:	4b0a      	ldr	r3, [pc, #40]	; (800adf4 <xPortStartScheduler+0xdc>)
 800adca:	2200      	movs	r2, #0
 800adcc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800adce:	f7ff ff93 	bl	800acf8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800add2:	f7fe ffa5 	bl	8009d20 <vTaskSwitchContext>
	prvTaskExitError();
 800add6:	f7ff ff53 	bl	800ac80 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800adda:	2300      	movs	r3, #0
}
 800addc:	4618      	mov	r0, r3
 800adde:	3710      	adds	r7, #16
 800ade0:	46bd      	mov	sp, r7
 800ade2:	bd80      	pop	{r7, pc}
 800ade4:	e000e400 	.word	0xe000e400
 800ade8:	20000d24 	.word	0x20000d24
 800adec:	20000d28 	.word	0x20000d28
 800adf0:	e000ed20 	.word	0xe000ed20
 800adf4:	20000010 	.word	0x20000010

0800adf8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800adf8:	b480      	push	{r7}
 800adfa:	b083      	sub	sp, #12
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae02:	f383 8811 	msr	BASEPRI, r3
 800ae06:	f3bf 8f6f 	isb	sy
 800ae0a:	f3bf 8f4f 	dsb	sy
 800ae0e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ae10:	4b0e      	ldr	r3, [pc, #56]	; (800ae4c <vPortEnterCritical+0x54>)
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	3301      	adds	r3, #1
 800ae16:	4a0d      	ldr	r2, [pc, #52]	; (800ae4c <vPortEnterCritical+0x54>)
 800ae18:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ae1a:	4b0c      	ldr	r3, [pc, #48]	; (800ae4c <vPortEnterCritical+0x54>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	2b01      	cmp	r3, #1
 800ae20:	d10e      	bne.n	800ae40 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ae22:	4b0b      	ldr	r3, [pc, #44]	; (800ae50 <vPortEnterCritical+0x58>)
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	b2db      	uxtb	r3, r3
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d009      	beq.n	800ae40 <vPortEnterCritical+0x48>
 800ae2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae30:	f383 8811 	msr	BASEPRI, r3
 800ae34:	f3bf 8f6f 	isb	sy
 800ae38:	f3bf 8f4f 	dsb	sy
 800ae3c:	603b      	str	r3, [r7, #0]
 800ae3e:	e7fe      	b.n	800ae3e <vPortEnterCritical+0x46>
	}
}
 800ae40:	bf00      	nop
 800ae42:	370c      	adds	r7, #12
 800ae44:	46bd      	mov	sp, r7
 800ae46:	bc80      	pop	{r7}
 800ae48:	4770      	bx	lr
 800ae4a:	bf00      	nop
 800ae4c:	20000010 	.word	0x20000010
 800ae50:	e000ed04 	.word	0xe000ed04

0800ae54 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ae54:	b480      	push	{r7}
 800ae56:	b083      	sub	sp, #12
 800ae58:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ae5a:	4b10      	ldr	r3, [pc, #64]	; (800ae9c <vPortExitCritical+0x48>)
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d109      	bne.n	800ae76 <vPortExitCritical+0x22>
 800ae62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae66:	f383 8811 	msr	BASEPRI, r3
 800ae6a:	f3bf 8f6f 	isb	sy
 800ae6e:	f3bf 8f4f 	dsb	sy
 800ae72:	607b      	str	r3, [r7, #4]
 800ae74:	e7fe      	b.n	800ae74 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800ae76:	4b09      	ldr	r3, [pc, #36]	; (800ae9c <vPortExitCritical+0x48>)
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	3b01      	subs	r3, #1
 800ae7c:	4a07      	ldr	r2, [pc, #28]	; (800ae9c <vPortExitCritical+0x48>)
 800ae7e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ae80:	4b06      	ldr	r3, [pc, #24]	; (800ae9c <vPortExitCritical+0x48>)
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d104      	bne.n	800ae92 <vPortExitCritical+0x3e>
 800ae88:	2300      	movs	r3, #0
 800ae8a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800ae92:	bf00      	nop
 800ae94:	370c      	adds	r7, #12
 800ae96:	46bd      	mov	sp, r7
 800ae98:	bc80      	pop	{r7}
 800ae9a:	4770      	bx	lr
 800ae9c:	20000010 	.word	0x20000010

0800aea0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800aea0:	f3ef 8009 	mrs	r0, PSP
 800aea4:	f3bf 8f6f 	isb	sy
 800aea8:	4b0d      	ldr	r3, [pc, #52]	; (800aee0 <pxCurrentTCBConst>)
 800aeaa:	681a      	ldr	r2, [r3, #0]
 800aeac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800aeb0:	6010      	str	r0, [r2, #0]
 800aeb2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800aeb6:	f04f 0050 	mov.w	r0, #80	; 0x50
 800aeba:	f380 8811 	msr	BASEPRI, r0
 800aebe:	f7fe ff2f 	bl	8009d20 <vTaskSwitchContext>
 800aec2:	f04f 0000 	mov.w	r0, #0
 800aec6:	f380 8811 	msr	BASEPRI, r0
 800aeca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800aece:	6819      	ldr	r1, [r3, #0]
 800aed0:	6808      	ldr	r0, [r1, #0]
 800aed2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800aed6:	f380 8809 	msr	PSP, r0
 800aeda:	f3bf 8f6f 	isb	sy
 800aede:	4770      	bx	lr

0800aee0 <pxCurrentTCBConst>:
 800aee0:	200006f8 	.word	0x200006f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800aee4:	bf00      	nop
 800aee6:	bf00      	nop

0800aee8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b082      	sub	sp, #8
 800aeec:	af00      	add	r7, sp, #0
	__asm volatile
 800aeee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aef2:	f383 8811 	msr	BASEPRI, r3
 800aef6:	f3bf 8f6f 	isb	sy
 800aefa:	f3bf 8f4f 	dsb	sy
 800aefe:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800af00:	f7fe fe48 	bl	8009b94 <xTaskIncrementTick>
 800af04:	4603      	mov	r3, r0
 800af06:	2b00      	cmp	r3, #0
 800af08:	d003      	beq.n	800af12 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800af0a:	4b06      	ldr	r3, [pc, #24]	; (800af24 <SysTick_Handler+0x3c>)
 800af0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af10:	601a      	str	r2, [r3, #0]
 800af12:	2300      	movs	r3, #0
 800af14:	603b      	str	r3, [r7, #0]
	__asm volatile
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800af1c:	bf00      	nop
 800af1e:	3708      	adds	r7, #8
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}
 800af24:	e000ed04 	.word	0xe000ed04

0800af28 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800af28:	b480      	push	{r7}
 800af2a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800af2c:	4b0a      	ldr	r3, [pc, #40]	; (800af58 <vPortSetupTimerInterrupt+0x30>)
 800af2e:	2200      	movs	r2, #0
 800af30:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800af32:	4b0a      	ldr	r3, [pc, #40]	; (800af5c <vPortSetupTimerInterrupt+0x34>)
 800af34:	2200      	movs	r2, #0
 800af36:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800af38:	4b09      	ldr	r3, [pc, #36]	; (800af60 <vPortSetupTimerInterrupt+0x38>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	4a09      	ldr	r2, [pc, #36]	; (800af64 <vPortSetupTimerInterrupt+0x3c>)
 800af3e:	fba2 2303 	umull	r2, r3, r2, r3
 800af42:	099b      	lsrs	r3, r3, #6
 800af44:	4a08      	ldr	r2, [pc, #32]	; (800af68 <vPortSetupTimerInterrupt+0x40>)
 800af46:	3b01      	subs	r3, #1
 800af48:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800af4a:	4b03      	ldr	r3, [pc, #12]	; (800af58 <vPortSetupTimerInterrupt+0x30>)
 800af4c:	2207      	movs	r2, #7
 800af4e:	601a      	str	r2, [r3, #0]
}
 800af50:	bf00      	nop
 800af52:	46bd      	mov	sp, r7
 800af54:	bc80      	pop	{r7}
 800af56:	4770      	bx	lr
 800af58:	e000e010 	.word	0xe000e010
 800af5c:	e000e018 	.word	0xe000e018
 800af60:	20000004 	.word	0x20000004
 800af64:	10624dd3 	.word	0x10624dd3
 800af68:	e000e014 	.word	0xe000e014

0800af6c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800af6c:	b480      	push	{r7}
 800af6e:	b085      	sub	sp, #20
 800af70:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800af72:	f3ef 8305 	mrs	r3, IPSR
 800af76:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	2b0f      	cmp	r3, #15
 800af7c:	d913      	bls.n	800afa6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800af7e:	4a15      	ldr	r2, [pc, #84]	; (800afd4 <vPortValidateInterruptPriority+0x68>)
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	4413      	add	r3, r2
 800af84:	781b      	ldrb	r3, [r3, #0]
 800af86:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800af88:	4b13      	ldr	r3, [pc, #76]	; (800afd8 <vPortValidateInterruptPriority+0x6c>)
 800af8a:	781b      	ldrb	r3, [r3, #0]
 800af8c:	7afa      	ldrb	r2, [r7, #11]
 800af8e:	429a      	cmp	r2, r3
 800af90:	d209      	bcs.n	800afa6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800af92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af96:	f383 8811 	msr	BASEPRI, r3
 800af9a:	f3bf 8f6f 	isb	sy
 800af9e:	f3bf 8f4f 	dsb	sy
 800afa2:	607b      	str	r3, [r7, #4]
 800afa4:	e7fe      	b.n	800afa4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800afa6:	4b0d      	ldr	r3, [pc, #52]	; (800afdc <vPortValidateInterruptPriority+0x70>)
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800afae:	4b0c      	ldr	r3, [pc, #48]	; (800afe0 <vPortValidateInterruptPriority+0x74>)
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	429a      	cmp	r2, r3
 800afb4:	d909      	bls.n	800afca <vPortValidateInterruptPriority+0x5e>
 800afb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afba:	f383 8811 	msr	BASEPRI, r3
 800afbe:	f3bf 8f6f 	isb	sy
 800afc2:	f3bf 8f4f 	dsb	sy
 800afc6:	603b      	str	r3, [r7, #0]
 800afc8:	e7fe      	b.n	800afc8 <vPortValidateInterruptPriority+0x5c>
	}
 800afca:	bf00      	nop
 800afcc:	3714      	adds	r7, #20
 800afce:	46bd      	mov	sp, r7
 800afd0:	bc80      	pop	{r7}
 800afd2:	4770      	bx	lr
 800afd4:	e000e3f0 	.word	0xe000e3f0
 800afd8:	20000d24 	.word	0x20000d24
 800afdc:	e000ed0c 	.word	0xe000ed0c
 800afe0:	20000d28 	.word	0x20000d28

0800afe4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b08a      	sub	sp, #40	; 0x28
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800afec:	2300      	movs	r3, #0
 800afee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800aff0:	f7fe fd06 	bl	8009a00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800aff4:	4b59      	ldr	r3, [pc, #356]	; (800b15c <pvPortMalloc+0x178>)
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d101      	bne.n	800b000 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800affc:	f000 f910 	bl	800b220 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b000:	4b57      	ldr	r3, [pc, #348]	; (800b160 <pvPortMalloc+0x17c>)
 800b002:	681a      	ldr	r2, [r3, #0]
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	4013      	ands	r3, r2
 800b008:	2b00      	cmp	r3, #0
 800b00a:	f040 808c 	bne.w	800b126 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d01c      	beq.n	800b04e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800b014:	2208      	movs	r2, #8
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	4413      	add	r3, r2
 800b01a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f003 0307 	and.w	r3, r3, #7
 800b022:	2b00      	cmp	r3, #0
 800b024:	d013      	beq.n	800b04e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	f023 0307 	bic.w	r3, r3, #7
 800b02c:	3308      	adds	r3, #8
 800b02e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	f003 0307 	and.w	r3, r3, #7
 800b036:	2b00      	cmp	r3, #0
 800b038:	d009      	beq.n	800b04e <pvPortMalloc+0x6a>
 800b03a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b03e:	f383 8811 	msr	BASEPRI, r3
 800b042:	f3bf 8f6f 	isb	sy
 800b046:	f3bf 8f4f 	dsb	sy
 800b04a:	617b      	str	r3, [r7, #20]
 800b04c:	e7fe      	b.n	800b04c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d068      	beq.n	800b126 <pvPortMalloc+0x142>
 800b054:	4b43      	ldr	r3, [pc, #268]	; (800b164 <pvPortMalloc+0x180>)
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	687a      	ldr	r2, [r7, #4]
 800b05a:	429a      	cmp	r2, r3
 800b05c:	d863      	bhi.n	800b126 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b05e:	4b42      	ldr	r3, [pc, #264]	; (800b168 <pvPortMalloc+0x184>)
 800b060:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b062:	4b41      	ldr	r3, [pc, #260]	; (800b168 <pvPortMalloc+0x184>)
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b068:	e004      	b.n	800b074 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800b06a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b06c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b06e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b076:	685b      	ldr	r3, [r3, #4]
 800b078:	687a      	ldr	r2, [r7, #4]
 800b07a:	429a      	cmp	r2, r3
 800b07c:	d903      	bls.n	800b086 <pvPortMalloc+0xa2>
 800b07e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d1f1      	bne.n	800b06a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b086:	4b35      	ldr	r3, [pc, #212]	; (800b15c <pvPortMalloc+0x178>)
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b08c:	429a      	cmp	r2, r3
 800b08e:	d04a      	beq.n	800b126 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b090:	6a3b      	ldr	r3, [r7, #32]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	2208      	movs	r2, #8
 800b096:	4413      	add	r3, r2
 800b098:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b09a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b09c:	681a      	ldr	r2, [r3, #0]
 800b09e:	6a3b      	ldr	r3, [r7, #32]
 800b0a0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b0a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0a4:	685a      	ldr	r2, [r3, #4]
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	1ad2      	subs	r2, r2, r3
 800b0aa:	2308      	movs	r3, #8
 800b0ac:	005b      	lsls	r3, r3, #1
 800b0ae:	429a      	cmp	r2, r3
 800b0b0:	d91e      	bls.n	800b0f0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b0b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	4413      	add	r3, r2
 800b0b8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b0ba:	69bb      	ldr	r3, [r7, #24]
 800b0bc:	f003 0307 	and.w	r3, r3, #7
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d009      	beq.n	800b0d8 <pvPortMalloc+0xf4>
 800b0c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0c8:	f383 8811 	msr	BASEPRI, r3
 800b0cc:	f3bf 8f6f 	isb	sy
 800b0d0:	f3bf 8f4f 	dsb	sy
 800b0d4:	613b      	str	r3, [r7, #16]
 800b0d6:	e7fe      	b.n	800b0d6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b0d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0da:	685a      	ldr	r2, [r3, #4]
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	1ad2      	subs	r2, r2, r3
 800b0e0:	69bb      	ldr	r3, [r7, #24]
 800b0e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b0e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0e6:	687a      	ldr	r2, [r7, #4]
 800b0e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b0ea:	69b8      	ldr	r0, [r7, #24]
 800b0ec:	f000 f8fa 	bl	800b2e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b0f0:	4b1c      	ldr	r3, [pc, #112]	; (800b164 <pvPortMalloc+0x180>)
 800b0f2:	681a      	ldr	r2, [r3, #0]
 800b0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0f6:	685b      	ldr	r3, [r3, #4]
 800b0f8:	1ad3      	subs	r3, r2, r3
 800b0fa:	4a1a      	ldr	r2, [pc, #104]	; (800b164 <pvPortMalloc+0x180>)
 800b0fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b0fe:	4b19      	ldr	r3, [pc, #100]	; (800b164 <pvPortMalloc+0x180>)
 800b100:	681a      	ldr	r2, [r3, #0]
 800b102:	4b1a      	ldr	r3, [pc, #104]	; (800b16c <pvPortMalloc+0x188>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	429a      	cmp	r2, r3
 800b108:	d203      	bcs.n	800b112 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b10a:	4b16      	ldr	r3, [pc, #88]	; (800b164 <pvPortMalloc+0x180>)
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	4a17      	ldr	r2, [pc, #92]	; (800b16c <pvPortMalloc+0x188>)
 800b110:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b114:	685a      	ldr	r2, [r3, #4]
 800b116:	4b12      	ldr	r3, [pc, #72]	; (800b160 <pvPortMalloc+0x17c>)
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	431a      	orrs	r2, r3
 800b11c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b11e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b122:	2200      	movs	r2, #0
 800b124:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b126:	f7fe fc79 	bl	8009a1c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800b12a:	69fb      	ldr	r3, [r7, #28]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d101      	bne.n	800b134 <pvPortMalloc+0x150>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800b130:	f7f6 fafe 	bl	8001730 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b134:	69fb      	ldr	r3, [r7, #28]
 800b136:	f003 0307 	and.w	r3, r3, #7
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d009      	beq.n	800b152 <pvPortMalloc+0x16e>
 800b13e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b142:	f383 8811 	msr	BASEPRI, r3
 800b146:	f3bf 8f6f 	isb	sy
 800b14a:	f3bf 8f4f 	dsb	sy
 800b14e:	60fb      	str	r3, [r7, #12]
 800b150:	e7fe      	b.n	800b150 <pvPortMalloc+0x16c>
	return pvReturn;
 800b152:	69fb      	ldr	r3, [r7, #28]
}
 800b154:	4618      	mov	r0, r3
 800b156:	3728      	adds	r7, #40	; 0x28
 800b158:	46bd      	mov	sp, r7
 800b15a:	bd80      	pop	{r7, pc}
 800b15c:	20003534 	.word	0x20003534
 800b160:	20003540 	.word	0x20003540
 800b164:	20003538 	.word	0x20003538
 800b168:	2000352c 	.word	0x2000352c
 800b16c:	2000353c 	.word	0x2000353c

0800b170 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b086      	sub	sp, #24
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d046      	beq.n	800b210 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b182:	2308      	movs	r3, #8
 800b184:	425b      	negs	r3, r3
 800b186:	697a      	ldr	r2, [r7, #20]
 800b188:	4413      	add	r3, r2
 800b18a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b18c:	697b      	ldr	r3, [r7, #20]
 800b18e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b190:	693b      	ldr	r3, [r7, #16]
 800b192:	685a      	ldr	r2, [r3, #4]
 800b194:	4b20      	ldr	r3, [pc, #128]	; (800b218 <vPortFree+0xa8>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	4013      	ands	r3, r2
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d109      	bne.n	800b1b2 <vPortFree+0x42>
 800b19e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1a2:	f383 8811 	msr	BASEPRI, r3
 800b1a6:	f3bf 8f6f 	isb	sy
 800b1aa:	f3bf 8f4f 	dsb	sy
 800b1ae:	60fb      	str	r3, [r7, #12]
 800b1b0:	e7fe      	b.n	800b1b0 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b1b2:	693b      	ldr	r3, [r7, #16]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d009      	beq.n	800b1ce <vPortFree+0x5e>
 800b1ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1be:	f383 8811 	msr	BASEPRI, r3
 800b1c2:	f3bf 8f6f 	isb	sy
 800b1c6:	f3bf 8f4f 	dsb	sy
 800b1ca:	60bb      	str	r3, [r7, #8]
 800b1cc:	e7fe      	b.n	800b1cc <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b1ce:	693b      	ldr	r3, [r7, #16]
 800b1d0:	685a      	ldr	r2, [r3, #4]
 800b1d2:	4b11      	ldr	r3, [pc, #68]	; (800b218 <vPortFree+0xa8>)
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	4013      	ands	r3, r2
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d019      	beq.n	800b210 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b1dc:	693b      	ldr	r3, [r7, #16]
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d115      	bne.n	800b210 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b1e4:	693b      	ldr	r3, [r7, #16]
 800b1e6:	685a      	ldr	r2, [r3, #4]
 800b1e8:	4b0b      	ldr	r3, [pc, #44]	; (800b218 <vPortFree+0xa8>)
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	43db      	mvns	r3, r3
 800b1ee:	401a      	ands	r2, r3
 800b1f0:	693b      	ldr	r3, [r7, #16]
 800b1f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b1f4:	f7fe fc04 	bl	8009a00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b1f8:	693b      	ldr	r3, [r7, #16]
 800b1fa:	685a      	ldr	r2, [r3, #4]
 800b1fc:	4b07      	ldr	r3, [pc, #28]	; (800b21c <vPortFree+0xac>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	4413      	add	r3, r2
 800b202:	4a06      	ldr	r2, [pc, #24]	; (800b21c <vPortFree+0xac>)
 800b204:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b206:	6938      	ldr	r0, [r7, #16]
 800b208:	f000 f86c 	bl	800b2e4 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b20c:	f7fe fc06 	bl	8009a1c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b210:	bf00      	nop
 800b212:	3718      	adds	r7, #24
 800b214:	46bd      	mov	sp, r7
 800b216:	bd80      	pop	{r7, pc}
 800b218:	20003540 	.word	0x20003540
 800b21c:	20003538 	.word	0x20003538

0800b220 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b220:	b480      	push	{r7}
 800b222:	b085      	sub	sp, #20
 800b224:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b226:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800b22a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b22c:	4b27      	ldr	r3, [pc, #156]	; (800b2cc <prvHeapInit+0xac>)
 800b22e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	f003 0307 	and.w	r3, r3, #7
 800b236:	2b00      	cmp	r3, #0
 800b238:	d00c      	beq.n	800b254 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	3307      	adds	r3, #7
 800b23e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	f023 0307 	bic.w	r3, r3, #7
 800b246:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b248:	68ba      	ldr	r2, [r7, #8]
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	1ad3      	subs	r3, r2, r3
 800b24e:	4a1f      	ldr	r2, [pc, #124]	; (800b2cc <prvHeapInit+0xac>)
 800b250:	4413      	add	r3, r2
 800b252:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b258:	4a1d      	ldr	r2, [pc, #116]	; (800b2d0 <prvHeapInit+0xb0>)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b25e:	4b1c      	ldr	r3, [pc, #112]	; (800b2d0 <prvHeapInit+0xb0>)
 800b260:	2200      	movs	r2, #0
 800b262:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	68ba      	ldr	r2, [r7, #8]
 800b268:	4413      	add	r3, r2
 800b26a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b26c:	2208      	movs	r2, #8
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	1a9b      	subs	r3, r3, r2
 800b272:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	f023 0307 	bic.w	r3, r3, #7
 800b27a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	4a15      	ldr	r2, [pc, #84]	; (800b2d4 <prvHeapInit+0xb4>)
 800b280:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b282:	4b14      	ldr	r3, [pc, #80]	; (800b2d4 <prvHeapInit+0xb4>)
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	2200      	movs	r2, #0
 800b288:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b28a:	4b12      	ldr	r3, [pc, #72]	; (800b2d4 <prvHeapInit+0xb4>)
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	2200      	movs	r2, #0
 800b290:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	68fa      	ldr	r2, [r7, #12]
 800b29a:	1ad2      	subs	r2, r2, r3
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b2a0:	4b0c      	ldr	r3, [pc, #48]	; (800b2d4 <prvHeapInit+0xb4>)
 800b2a2:	681a      	ldr	r2, [r3, #0]
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	685b      	ldr	r3, [r3, #4]
 800b2ac:	4a0a      	ldr	r2, [pc, #40]	; (800b2d8 <prvHeapInit+0xb8>)
 800b2ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	685b      	ldr	r3, [r3, #4]
 800b2b4:	4a09      	ldr	r2, [pc, #36]	; (800b2dc <prvHeapInit+0xbc>)
 800b2b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b2b8:	4b09      	ldr	r3, [pc, #36]	; (800b2e0 <prvHeapInit+0xc0>)
 800b2ba:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b2be:	601a      	str	r2, [r3, #0]
}
 800b2c0:	bf00      	nop
 800b2c2:	3714      	adds	r7, #20
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	bc80      	pop	{r7}
 800b2c8:	4770      	bx	lr
 800b2ca:	bf00      	nop
 800b2cc:	20000d2c 	.word	0x20000d2c
 800b2d0:	2000352c 	.word	0x2000352c
 800b2d4:	20003534 	.word	0x20003534
 800b2d8:	2000353c 	.word	0x2000353c
 800b2dc:	20003538 	.word	0x20003538
 800b2e0:	20003540 	.word	0x20003540

0800b2e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b2e4:	b480      	push	{r7}
 800b2e6:	b085      	sub	sp, #20
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b2ec:	4b27      	ldr	r3, [pc, #156]	; (800b38c <prvInsertBlockIntoFreeList+0xa8>)
 800b2ee:	60fb      	str	r3, [r7, #12]
 800b2f0:	e002      	b.n	800b2f8 <prvInsertBlockIntoFreeList+0x14>
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	60fb      	str	r3, [r7, #12]
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	687a      	ldr	r2, [r7, #4]
 800b2fe:	429a      	cmp	r2, r3
 800b300:	d8f7      	bhi.n	800b2f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	685b      	ldr	r3, [r3, #4]
 800b30a:	68ba      	ldr	r2, [r7, #8]
 800b30c:	4413      	add	r3, r2
 800b30e:	687a      	ldr	r2, [r7, #4]
 800b310:	429a      	cmp	r2, r3
 800b312:	d108      	bne.n	800b326 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	685a      	ldr	r2, [r3, #4]
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	685b      	ldr	r3, [r3, #4]
 800b31c:	441a      	add	r2, r3
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	685b      	ldr	r3, [r3, #4]
 800b32e:	68ba      	ldr	r2, [r7, #8]
 800b330:	441a      	add	r2, r3
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	429a      	cmp	r2, r3
 800b338:	d118      	bne.n	800b36c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	681a      	ldr	r2, [r3, #0]
 800b33e:	4b14      	ldr	r3, [pc, #80]	; (800b390 <prvInsertBlockIntoFreeList+0xac>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	429a      	cmp	r2, r3
 800b344:	d00d      	beq.n	800b362 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	685a      	ldr	r2, [r3, #4]
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	685b      	ldr	r3, [r3, #4]
 800b350:	441a      	add	r2, r3
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	681a      	ldr	r2, [r3, #0]
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	601a      	str	r2, [r3, #0]
 800b360:	e008      	b.n	800b374 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b362:	4b0b      	ldr	r3, [pc, #44]	; (800b390 <prvInsertBlockIntoFreeList+0xac>)
 800b364:	681a      	ldr	r2, [r3, #0]
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	601a      	str	r2, [r3, #0]
 800b36a:	e003      	b.n	800b374 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681a      	ldr	r2, [r3, #0]
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b374:	68fa      	ldr	r2, [r7, #12]
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	429a      	cmp	r2, r3
 800b37a:	d002      	beq.n	800b382 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	687a      	ldr	r2, [r7, #4]
 800b380:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b382:	bf00      	nop
 800b384:	3714      	adds	r7, #20
 800b386:	46bd      	mov	sp, r7
 800b388:	bc80      	pop	{r7}
 800b38a:	4770      	bx	lr
 800b38c:	2000352c 	.word	0x2000352c
 800b390:	20003534 	.word	0x20003534

0800b394 <__libc_init_array>:
 800b394:	b570      	push	{r4, r5, r6, lr}
 800b396:	2500      	movs	r5, #0
 800b398:	4e0c      	ldr	r6, [pc, #48]	; (800b3cc <__libc_init_array+0x38>)
 800b39a:	4c0d      	ldr	r4, [pc, #52]	; (800b3d0 <__libc_init_array+0x3c>)
 800b39c:	1ba4      	subs	r4, r4, r6
 800b39e:	10a4      	asrs	r4, r4, #2
 800b3a0:	42a5      	cmp	r5, r4
 800b3a2:	d109      	bne.n	800b3b8 <__libc_init_array+0x24>
 800b3a4:	f000 f82e 	bl	800b404 <_init>
 800b3a8:	2500      	movs	r5, #0
 800b3aa:	4e0a      	ldr	r6, [pc, #40]	; (800b3d4 <__libc_init_array+0x40>)
 800b3ac:	4c0a      	ldr	r4, [pc, #40]	; (800b3d8 <__libc_init_array+0x44>)
 800b3ae:	1ba4      	subs	r4, r4, r6
 800b3b0:	10a4      	asrs	r4, r4, #2
 800b3b2:	42a5      	cmp	r5, r4
 800b3b4:	d105      	bne.n	800b3c2 <__libc_init_array+0x2e>
 800b3b6:	bd70      	pop	{r4, r5, r6, pc}
 800b3b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b3bc:	4798      	blx	r3
 800b3be:	3501      	adds	r5, #1
 800b3c0:	e7ee      	b.n	800b3a0 <__libc_init_array+0xc>
 800b3c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b3c6:	4798      	blx	r3
 800b3c8:	3501      	adds	r5, #1
 800b3ca:	e7f2      	b.n	800b3b2 <__libc_init_array+0x1e>
 800b3cc:	0800b7b4 	.word	0x0800b7b4
 800b3d0:	0800b7b4 	.word	0x0800b7b4
 800b3d4:	0800b7b4 	.word	0x0800b7b4
 800b3d8:	0800b7b8 	.word	0x0800b7b8

0800b3dc <memcpy>:
 800b3dc:	b510      	push	{r4, lr}
 800b3de:	1e43      	subs	r3, r0, #1
 800b3e0:	440a      	add	r2, r1
 800b3e2:	4291      	cmp	r1, r2
 800b3e4:	d100      	bne.n	800b3e8 <memcpy+0xc>
 800b3e6:	bd10      	pop	{r4, pc}
 800b3e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b3ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b3f0:	e7f7      	b.n	800b3e2 <memcpy+0x6>

0800b3f2 <memset>:
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	4402      	add	r2, r0
 800b3f6:	4293      	cmp	r3, r2
 800b3f8:	d100      	bne.n	800b3fc <memset+0xa>
 800b3fa:	4770      	bx	lr
 800b3fc:	f803 1b01 	strb.w	r1, [r3], #1
 800b400:	e7f9      	b.n	800b3f6 <memset+0x4>
	...

0800b404 <_init>:
 800b404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b406:	bf00      	nop
 800b408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b40a:	bc08      	pop	{r3}
 800b40c:	469e      	mov	lr, r3
 800b40e:	4770      	bx	lr

0800b410 <_fini>:
 800b410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b412:	bf00      	nop
 800b414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b416:	bc08      	pop	{r3}
 800b418:	469e      	mov	lr, r3
 800b41a:	4770      	bx	lr
