#-- Lattice Semiconductor Corporation Ltd.
#-- Bali Reveal project file

#device options
[Device]
part = LFXP2-5E-6TN144C
family = LatticeXP2
device = LFXP2-5E
speed = 6
package = TQFP144
operation = Commercial

#design options
[Design]
title = Counter
path = C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/impl1
core_generate = C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/impl1
search_path = C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter
top = UART_Packets
lpf = C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.lpf
synthesis = synplify

#strategy options
VHDL2008 = true

#HDLs options
[HDLs]
C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v = System Verilog
C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/UART.v = System Verilog
C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Structures.v = System Verilog
C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v = System Verilog
C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v = System Verilog
C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v = System Verilog
[HDL_Defines]
SBP_SYNTHESIS=
[HDL_Param]
