[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~m2014_q4j|FullAdder",
    "duplicate":"~m2014_q4j|m2014_q4j/myadder:Adder/FullAdder:FullAdder",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~m2014_q4j|FullAdder_1",
    "duplicate":"~m2014_q4j|m2014_q4j/myadder:Adder/FullAdder_1:FullAdder",
    "index":0.16666666666666666
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~m2014_q4j|FullAdder_2",
    "duplicate":"~m2014_q4j|m2014_q4j/myadder:Adder/FullAdder_2:FullAdder",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~m2014_q4j|FullAdder_3",
    "duplicate":"~m2014_q4j|m2014_q4j/myadder:Adder/FullAdder_3:FullAdder",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~m2014_q4j|FullAdder_4",
    "duplicate":"~m2014_q4j|m2014_q4j/myadder:Adder/FullAdder_4:FullAdder",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"vout"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~m2014_q4j|m2014_q4j>sum",
    "sources":[
      "~m2014_q4j|m2014_q4j>x",
      "~m2014_q4j|m2014_q4j>y"
    ]
  }
]