{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741700151725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741700151734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 09:35:51 2025 " "Processing started: Tue Mar 11 09:35:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741700151734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741700151734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3P2 -c Lab3P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3P2 -c Lab3P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741700151734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741700152065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741700152065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode7seg-Decode7segA " "Found design unit 1: Decode7seg-Decode7segA" {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741700156016 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode7seg " "Found entity 1: Decode7seg" {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741700156016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "HEX0 Decode7seg.vhd(29) " "VHDL Interface Declaration error in Decode7seg.vhd(29): interface object \"HEX0\" of mode out cannot be read. Change object mode to buffer." {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 29 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" Decode7seg.vhd(29) " "VHDL error at Decode7seg.vhd(29): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 29 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "HEX0 Decode7seg.vhd(30) " "VHDL Interface Declaration error in Decode7seg.vhd(30): interface object \"HEX0\" of mode out cannot be read. Change object mode to buffer." {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 30 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" Decode7seg.vhd(30) " "VHDL error at Decode7seg.vhd(30): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 30 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "HEX0 Decode7seg.vhd(31) " "VHDL Interface Declaration error in Decode7seg.vhd(31): interface object \"HEX0\" of mode out cannot be read. Change object mode to buffer." {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 31 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" Decode7seg.vhd(31) " "VHDL error at Decode7seg.vhd(31): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 31 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "HEX0 Decode7seg.vhd(32) " "VHDL Interface Declaration error in Decode7seg.vhd(32): interface object \"HEX0\" of mode out cannot be read. Change object mode to buffer." {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 32 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" Decode7seg.vhd(32) " "VHDL error at Decode7seg.vhd(32): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 32 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "HEX0 Decode7seg.vhd(33) " "VHDL Interface Declaration error in Decode7seg.vhd(33): interface object \"HEX0\" of mode out cannot be read. Change object mode to buffer." {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 33 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" Decode7seg.vhd(33) " "VHDL error at Decode7seg.vhd(33): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 33 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "HEX0 Decode7seg.vhd(34) " "VHDL Interface Declaration error in Decode7seg.vhd(34): interface object \"HEX0\" of mode out cannot be read. Change object mode to buffer." {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 34 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" Decode7seg.vhd(34) " "VHDL error at Decode7seg.vhd(34): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 34 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "HEX0 Decode7seg.vhd(35) " "VHDL Interface Declaration error in Decode7seg.vhd(35): interface object \"HEX0\" of mode out cannot be read. Change object mode to buffer." {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 35 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" Decode7seg.vhd(35) " "VHDL error at Decode7seg.vhd(35): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 35 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "HEX0 Decode7seg.vhd(36) " "VHDL Interface Declaration error in Decode7seg.vhd(36): interface object \"HEX0\" of mode out cannot be read. Change object mode to buffer." {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 36 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" Decode7seg.vhd(36) " "VHDL error at Decode7seg.vhd(36): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 36 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "HEX0 Decode7seg.vhd(37) " "VHDL Interface Declaration error in Decode7seg.vhd(37): interface object \"HEX0\" of mode out cannot be read. Change object mode to buffer." {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 37 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" Decode7seg.vhd(37) " "VHDL error at Decode7seg.vhd(37): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 37 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "HEX0 Decode7seg.vhd(38) " "VHDL Interface Declaration error in Decode7seg.vhd(38): interface object \"HEX0\" of mode out cannot be read. Change object mode to buffer." {  } { { "Decode7seg.vhd" "" { Text "H:/ECE2173/Lab3/Part2/Decode7seg.vhd" 38 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1741700156016 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741700156427 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 11 09:35:56 2025 " "Processing ended: Tue Mar 11 09:35:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741700156427 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741700156427 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741700156427 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741700156427 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741700157381 ""}
