#-----------------------------------------------------------
# Vivado v2024.1.1 (64-bit)
# SW Build 5094488 on Fri Jun 14 08:57:50 MDT 2024
# IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
# SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
# Start of session at: Fri Aug 30 10:49:24 2024
# Process ID: 1785893
# Current directory: /home/user/vivado_project
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /home/user/vivado_project/vivado.log
# Journal file: /home/user/vivado_project/vivado.jou
# Running On        :user-System-Product-Name
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency     :5500.000 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :134858 MB
# Swap memory       :2147 MB
# Total Virtual     :137005 MB
# Available Virtual :116351 MB
#-----------------------------------------------------------
source vivado_top.tcl
# set_msg_config -id {Synth 8-5821} -new_severity {WARNING}
# read_verilog rtl.v
read_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1460.719 ; gain = 56.836 ; free physical = 9108 ; free virtual = 109588
# synth_design -part xc7k70t -top top
Command: synth_design -part xc7k70t -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1786158
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1894.332 ; gain = 429.637 ; free physical = 11510 ; free virtual = 111975
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module53' [/home/user/vivado_project/rtl.v:471]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:874]
INFO: [Synth 8-6157] synthesizing module 'module71' [/home/user/vivado_project/rtl.v:2955]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module195' [/home/user/vivado_project/rtl.v:4446]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:5882]
INFO: [Synth 8-6155] done synthesizing module 'module195' (0#1) [/home/user/vivado_project/rtl.v:4446]
WARNING: [Synth 8-689] width (7) of port connection 'y' does not match port width (4244) of module 'module195' [/home/user/vivado_project/rtl.v:3690]
WARNING: [Synth 8-689] width (23) of port connection 'wire199' does not match port width (8) of module 'module195' [/home/user/vivado_project/rtl.v:3690]
WARNING: [Synth 8-689] width (22) of port connection 'wire198' does not match port width (13) of module 'module195' [/home/user/vivado_project/rtl.v:3690]
WARNING: [Synth 8-689] width (20) of port connection 'wire196' does not match port width (19) of module 'module195' [/home/user/vivado_project/rtl.v:3690]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:3753]
INFO: [Synth 8-6157] synthesizing module 'module522' [/home/user/vivado_project/rtl.v:3760]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:4073]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:4207]
INFO: [Synth 8-6155] done synthesizing module 'module522' (0#1) [/home/user/vivado_project/rtl.v:3760]
WARNING: [Synth 8-689] width (23) of port connection 'y' does not match port width (1527) of module 'module522' [/home/user/vivado_project/rtl.v:3754]
WARNING: [Synth 8-689] width (20) of port connection 'wire525' does not match port width (19) of module 'module522' [/home/user/vivado_project/rtl.v:3754]
INFO: [Synth 8-6155] done synthesizing module 'module71' (0#1) [/home/user/vivado_project/rtl.v:2955]
WARNING: [Synth 8-689] width (14) of port connection 'y' does not match port width (1830) of module 'module71' [/home/user/vivado_project/rtl.v:875]
WARNING: [Synth 8-689] width (20) of port connection 'wire73' does not match port width (12) of module 'module71' [/home/user/vivado_project/rtl.v:875]
INFO: [Synth 8-6157] synthesizing module 'module679' [/home/user/vivado_project/rtl.v:1474]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module778' [/home/user/vivado_project/rtl.v:9512]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module778' (0#1) [/home/user/vivado_project/rtl.v:9512]
WARNING: [Synth 8-689] width (6) of port connection 'y' does not match port width (1236) of module 'module778' [/home/user/vivado_project/rtl.v:2359]
WARNING: [Synth 8-689] width (24) of port connection 'wire782' does not match port width (19) of module 'module778' [/home/user/vivado_project/rtl.v:2359]
WARNING: [Synth 8-689] width (20) of port connection 'wire780' does not match port width (8) of module 'module778' [/home/user/vivado_project/rtl.v:2359]
INFO: [Synth 8-6157] synthesizing module 'module937' [/home/user/vivado_project/rtl.v:8412]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:8868]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:8868]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:8868]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:8868]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:9279]
INFO: [Synth 8-6155] done synthesizing module 'module937' (0#1) [/home/user/vivado_project/rtl.v:8412]
WARNING: [Synth 8-689] width (18) of port connection 'wire939' does not match port width (9) of module 'module937' [/home/user/vivado_project/rtl.v:2617]
WARNING: [Synth 8-689] width (24) of port connection 'y' does not match port width (2571) of module 'module937' [/home/user/vivado_project/rtl.v:2617]
WARNING: [Synth 8-689] width (19) of port connection 'wire941' does not match port width (15) of module 'module937' [/home/user/vivado_project/rtl.v:2617]
INFO: [Synth 8-6157] synthesizing module 'module1142' [/home/user/vivado_project/rtl.v:7322]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module1142' (0#1) [/home/user/vivado_project/rtl.v:7322]
WARNING: [Synth 8-689] width (22) of port connection 'wire1145' does not match port width (15) of module 'module1142' [/home/user/vivado_project/rtl.v:2624]
WARNING: [Synth 8-689] width (18) of port connection 'wire1146' does not match port width (14) of module 'module1142' [/home/user/vivado_project/rtl.v:2624]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (2530) of module 'module1142' [/home/user/vivado_project/rtl.v:2624]
WARNING: [Synth 8-689] width (21) of port connection 'wire1144' does not match port width (11) of module 'module1142' [/home/user/vivado_project/rtl.v:2624]
WARNING: [Synth 8-689] width (21) of port connection 'wire1147' does not match port width (15) of module 'module1142' [/home/user/vivado_project/rtl.v:2624]
INFO: [Synth 8-6157] synthesizing module 'module1432' [/home/user/vivado_project/rtl.v:6386]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:7211]
INFO: [Synth 8-6155] done synthesizing module 'module1432' (0#1) [/home/user/vivado_project/rtl.v:6386]
WARNING: [Synth 8-689] width (21) of port connection 'y' does not match port width (2157) of module 'module1432' [/home/user/vivado_project/rtl.v:2945]
WARNING: [Synth 8-689] width (25) of port connection 'wire1436' does not match port width (21) of module 'module1432' [/home/user/vivado_project/rtl.v:2945]
WARNING: [Synth 8-689] width (24) of port connection 'wire1434' does not match port width (13) of module 'module1432' [/home/user/vivado_project/rtl.v:2945]
INFO: [Synth 8-6155] done synthesizing module 'module679' (0#1) [/home/user/vivado_project/rtl.v:1474]
WARNING: [Synth 8-689] width (7) of port connection 'y' does not match port width (3410) of module 'module679' [/home/user/vivado_project/rtl.v:922]
WARNING: [Synth 8-689] width (22) of port connection 'wire680' does not match port width (18) of module 'module679' [/home/user/vivado_project/rtl.v:922]
WARNING: [Synth 8-689] width (21) of port connection 'wire682' does not match port width (16) of module 'module679' [/home/user/vivado_project/rtl.v:922]
WARNING: [Synth 8-689] width (21) of port connection 'wire196' does not match port width (19) of module 'module195' [/home/user/vivado_project/rtl.v:1261]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (4244) of module 'module195' [/home/user/vivado_project/rtl.v:1261]
WARNING: [Synth 8-689] width (20) of port connection 'wire199' does not match port width (8) of module 'module195' [/home/user/vivado_project/rtl.v:1261]
WARNING: [Synth 8-689] width (20) of port connection 'wire198' does not match port width (13) of module 'module195' [/home/user/vivado_project/rtl.v:1261]
WARNING: [Synth 8-689] width (20) of port connection 'wire527' does not match port width (5) of module 'module522' [/home/user/vivado_project/rtl.v:1461]
WARNING: [Synth 8-689] width (7) of port connection 'y' does not match port width (1527) of module 'module522' [/home/user/vivado_project/rtl.v:1461]
WARNING: [Synth 8-689] width (18) of port connection 'wire524' does not match port width (8) of module 'module522' [/home/user/vivado_project/rtl.v:1461]
INFO: [Synth 8-6155] done synthesizing module 'module53' (0#1) [/home/user/vivado_project/rtl.v:471]
WARNING: [Synth 8-689] width (11) of port connection 'y' does not match port width (2117) of module 'module53' [/home/user/vivado_project/rtl.v:359]
WARNING: [Synth 8-689] width (19) of port connection 'wire56' does not match port width (11) of module 'module53' [/home/user/vivado_project/rtl.v:359]
WARNING: [Synth 8-689] width (24) of port connection 'wire940' does not match port width (21) of module 'module937' [/home/user/vivado_project/rtl.v:461]
WARNING: [Synth 8-689] width (23) of port connection 'wire941' does not match port width (15) of module 'module937' [/home/user/vivado_project/rtl.v:461]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (2571) of module 'module937' [/home/user/vivado_project/rtl.v:461]
WARNING: [Synth 8-689] width (24) of port connection 'wire939' does not match port width (9) of module 'module937' [/home/user/vivado_project/rtl.v:461]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg480_reg was removed.  [/home/user/vivado_project/rtl.v:4799]
WARNING: [Synth 8-6014] Unused sequential element reg482_reg was removed.  [/home/user/vivado_project/rtl.v:4797]
WARNING: [Synth 8-6014] Unused sequential element reg493_reg was removed.  [/home/user/vivado_project/rtl.v:4794]
WARNING: [Synth 8-6014] Unused sequential element reg495_reg was removed.  [/home/user/vivado_project/rtl.v:4793]
WARNING: [Synth 8-6014] Unused sequential element reg501_reg was removed.  [/home/user/vivado_project/rtl.v:4791]
WARNING: [Synth 8-6014] Unused sequential element reg502_reg was removed.  [/home/user/vivado_project/rtl.v:4790]
WARNING: [Synth 8-6014] Unused sequential element reg504_reg was removed.  [/home/user/vivado_project/rtl.v:4789]
WARNING: [Synth 8-6014] Unused sequential element reg627_reg was removed.  [/home/user/vivado_project/rtl.v:3905]
WARNING: [Synth 8-6014] Unused sequential element reg637_reg was removed.  [/home/user/vivado_project/rtl.v:3901]
WARNING: [Synth 8-6014] Unused sequential element reg646_reg was removed.  [/home/user/vivado_project/rtl.v:3900]
WARNING: [Synth 8-6014] Unused sequential element reg868_reg was removed.  [/home/user/vivado_project/rtl.v:9618]
WARNING: [Synth 8-6014] Unused sequential element reg869_reg was removed.  [/home/user/vivado_project/rtl.v:9617]
WARNING: [Synth 8-6014] Unused sequential element reg870_reg was removed.  [/home/user/vivado_project/rtl.v:9616]
WARNING: [Synth 8-6014] Unused sequential element reg1132_reg was removed.  [/home/user/vivado_project/rtl.v:8637]
WARNING: [Synth 8-6014] Unused sequential element reg1134_reg was removed.  [/home/user/vivado_project/rtl.v:8636]
WARNING: [Synth 8-6014] Unused sequential element reg1331_reg was removed.  [/home/user/vivado_project/rtl.v:7533]
WARNING: [Synth 8-6014] Unused sequential element reg1332_reg was removed.  [/home/user/vivado_project/rtl.v:7532]
WARNING: [Synth 8-6014] Unused sequential element reg1333_reg was removed.  [/home/user/vivado_project/rtl.v:7531]
WARNING: [Synth 8-6014] Unused sequential element reg1417_reg was removed.  [/home/user/vivado_project/rtl.v:1776]
WARNING: [Synth 8-6014] Unused sequential element reg1418_reg was removed.  [/home/user/vivado_project/rtl.v:1775]
WARNING: [Synth 8-6014] Unused sequential element reg1414_reg was removed.  [/home/user/vivado_project/rtl.v:1774]
WARNING: [Synth 8-6014] Unused sequential element reg1421_reg was removed.  [/home/user/vivado_project/rtl.v:1773]
WARNING: [Synth 8-6014] Unused sequential element reg1422_reg was removed.  [/home/user/vivado_project/rtl.v:1772]
WARNING: [Synth 8-6014] Unused sequential element reg1424_reg was removed.  [/home/user/vivado_project/rtl.v:1771]
WARNING: [Synth 8-6014] Unused sequential element reg1430_reg was removed.  [/home/user/vivado_project/rtl.v:1766]
WARNING: [Synth 8-6014] Unused sequential element reg1596_reg was removed.  [/home/user/vivado_project/rtl.v:1765]
WARNING: [Synth 8-6014] Unused sequential element reg1720_reg was removed.  [/home/user/vivado_project/rtl.v:665]
WARNING: [Synth 8-6014] Unused sequential element reg1730_reg was removed.  [/home/user/vivado_project/rtl.v:662]
WARNING: [Synth 8-6014] Unused sequential element reg1734_reg was removed.  [/home/user/vivado_project/rtl.v:661]
WARNING: [Synth 8-6014] Unused sequential element reg1738_reg was removed.  [/home/user/vivado_project/rtl.v:660]
WARNING: [Synth 8-6014] Unused sequential element reg1739_reg was removed.  [/home/user/vivado_project/rtl.v:659]
WARNING: [Synth 8-3917] design top has port y[1039] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1038] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1037] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1036] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1035] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1034] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1033] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1032] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1031] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1030] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1029] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1028] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1027] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1003] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1002] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1001] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[980] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[979] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[977] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[976] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[975] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[974] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[973] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[972] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[971] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[953] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[952] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[457] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[456] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[455] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[454] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[453] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[452] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[451] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[450] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[390] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[389] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[388] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[387] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[386] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[385] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[384] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[383] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[382] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[381] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[380] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[379] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[378] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[377] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[376] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[375] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[374] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[373] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[372] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[371] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[370] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[369] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[368] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[282] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[281] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[262] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[261] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[260] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[259] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[258] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[257] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[256] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[255] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[254] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[253] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[252] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[251] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[250] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[249] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[248] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[53] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[52] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[51] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[50] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[49] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[48] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[47] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[46] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[45] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[18] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[17] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[16] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[2] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2096.301 ; gain = 631.605 ; free physical = 10437 ; free virtual = 110928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2114.113 ; gain = 649.418 ; free physical = 10428 ; free virtual = 110919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2122.117 ; gain = 657.422 ; free physical = 10429 ; free virtual = 110920
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7k70tfbg676-3 does not have CEAM library.
WARNING: [Synth 8-3936] Found unconnected internal register 'reg626_reg' and it is trimmed from '24' to '4' bits. [/home/user/vivado_project/rtl.v:3906]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg1126_reg' and it is trimmed from '21' to '1' bits. [/home/user/vivado_project/rtl.v:8638]
WARNING: [Synth 8-327] inferring latch for variable 'forvar240' [/home/user/vivado_project/rtl.v:5080]
WARNING: [Synth 8-327] inferring latch for variable 'forvar261' [/home/user/vivado_project/rtl.v:5068]
WARNING: [Synth 8-327] inferring latch for variable 'forvar264' [/home/user/vivado_project/rtl.v:5067]
WARNING: [Synth 8-327] inferring latch for variable 'forvar275' [/home/user/vivado_project/rtl.v:5059]
WARNING: [Synth 8-327] inferring latch for variable 'forvar285' [/home/user/vivado_project/rtl.v:5054]
WARNING: [Synth 8-327] inferring latch for variable 'forvar301' [/home/user/vivado_project/rtl.v:5043]
WARNING: [Synth 8-327] inferring latch for variable 'forvar307' [/home/user/vivado_project/rtl.v:5041]
WARNING: [Synth 8-327] inferring latch for variable 'forvar325' [/home/user/vivado_project/rtl.v:5029]
WARNING: [Synth 8-327] inferring latch for variable 'forvar333' [/home/user/vivado_project/rtl.v:5022]
WARNING: [Synth 8-327] inferring latch for variable 'forvar341' [/home/user/vivado_project/rtl.v:5018]
WARNING: [Synth 8-327] inferring latch for variable 'forvar344' [/home/user/vivado_project/rtl.v:5016]
WARNING: [Synth 8-327] inferring latch for variable 'forvar385' [/home/user/vivado_project/rtl.v:4992]
WARNING: [Synth 8-327] inferring latch for variable 'forvar388' [/home/user/vivado_project/rtl.v:4989]
WARNING: [Synth 8-327] inferring latch for variable 'forvar391' [/home/user/vivado_project/rtl.v:4986]
WARNING: [Synth 8-327] inferring latch for variable 'forvar393' [/home/user/vivado_project/rtl.v:4985]
WARNING: [Synth 8-327] inferring latch for variable 'forvar395' [/home/user/vivado_project/rtl.v:4983]
WARNING: [Synth 8-327] inferring latch for variable 'forvar425' [/home/user/vivado_project/rtl.v:4964]
WARNING: [Synth 8-327] inferring latch for variable 'forvar434' [/home/user/vivado_project/rtl.v:4963]
WARNING: [Synth 8-327] inferring latch for variable 'forvar477' [/home/user/vivado_project/rtl.v:4943]
WARNING: [Synth 8-327] inferring latch for variable 'forvar490' [/home/user/vivado_project/rtl.v:4935]
WARNING: [Synth 8-327] inferring latch for variable 'forvar494' [/home/user/vivado_project/rtl.v:4932]
WARNING: [Synth 8-327] inferring latch for variable 'forvar497' [/home/user/vivado_project/rtl.v:4931]
WARNING: [Synth 8-327] inferring latch for variable 'forvar503' [/home/user/vivado_project/rtl.v:4927]
WARNING: [Synth 8-327] inferring latch for variable 'forvar491' [/home/user/vivado_project/rtl.v:4924]
WARNING: [Synth 8-327] inferring latch for variable 'forvar496' [/home/user/vivado_project/rtl.v:4922]
WARNING: [Synth 8-327] inferring latch for variable 'forvar530' [/home/user/vivado_project/rtl.v:4024]
WARNING: [Synth 8-327] inferring latch for variable 'forvar538' [/home/user/vivado_project/rtl.v:4019]
WARNING: [Synth 8-327] inferring latch for variable 'forvar577' [/home/user/vivado_project/rtl.v:3993]
WARNING: [Synth 8-327] inferring latch for variable 'forvar583' [/home/user/vivado_project/rtl.v:3990]
WARNING: [Synth 8-327] inferring latch for variable 'forvar593' [/home/user/vivado_project/rtl.v:3980]
WARNING: [Synth 8-327] inferring latch for variable 'forvar641' [/home/user/vivado_project/rtl.v:3944]
WARNING: [Synth 8-327] inferring latch for variable 'forvar187' [/home/user/vivado_project/rtl.v:3183]
WARNING: [Synth 8-327] inferring latch for variable 'forvar193' [/home/user/vivado_project/rtl.v:3180]
WARNING: [Synth 8-327] inferring latch for variable 'forvar512' [/home/user/vivado_project/rtl.v:3174]
WARNING: [Synth 8-5577] Initial value set on signal reg784 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:9560]
WARNING: [Synth 8-327] inferring latch for variable 'forvar785' [/home/user/vivado_project/rtl.v:9703]
WARNING: [Synth 8-327] inferring latch for variable 'forvar795' [/home/user/vivado_project/rtl.v:9695]
WARNING: [Synth 8-327] inferring latch for variable 'forvar824' [/home/user/vivado_project/rtl.v:9682]
WARNING: [Synth 8-327] inferring latch for variable 'forvar863' [/home/user/vivado_project/rtl.v:9654]
WARNING: [Synth 8-5577] Initial value set on signal reg1020 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:8481]
WARNING: [Synth 8-327] inferring latch for variable 'forvar953' [/home/user/vivado_project/rtl.v:8821]
WARNING: [Synth 8-327] inferring latch for variable 'forvar960' [/home/user/vivado_project/rtl.v:8818]
WARNING: [Synth 8-327] inferring latch for variable 'forvar977' [/home/user/vivado_project/rtl.v:8797]
WARNING: [Synth 8-327] inferring latch for variable 'forvar997' [/home/user/vivado_project/rtl.v:8790]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1003' [/home/user/vivado_project/rtl.v:8786]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1007' [/home/user/vivado_project/rtl.v:8783]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1075' [/home/user/vivado_project/rtl.v:8744]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1085' [/home/user/vivado_project/rtl.v:8743]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1091' [/home/user/vivado_project/rtl.v:8734]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1101' [/home/user/vivado_project/rtl.v:8732]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1180' [/home/user/vivado_project/rtl.v:7694]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1175' [/home/user/vivado_project/rtl.v:7697]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1222' [/home/user/vivado_project/rtl.v:7679]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1255' [/home/user/vivado_project/rtl.v:7657]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1252' [/home/user/vivado_project/rtl.v:7656]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1260' [/home/user/vivado_project/rtl.v:7653]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1484' [/home/user/vivado_project/rtl.v:6694]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1504' [/home/user/vivado_project/rtl.v:6683]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1515' [/home/user/vivado_project/rtl.v:6678]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1518' [/home/user/vivado_project/rtl.v:6675]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1529' [/home/user/vivado_project/rtl.v:6672]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1530' [/home/user/vivado_project/rtl.v:6669]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1537' [/home/user/vivado_project/rtl.v:6666]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1553' [/home/user/vivado_project/rtl.v:6658]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1557' [/home/user/vivado_project/rtl.v:6656]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1546' [/home/user/vivado_project/rtl.v:6653]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1551' [/home/user/vivado_project/rtl.v:6652]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1556' [/home/user/vivado_project/rtl.v:6651]
WARNING: [Synth 8-327] inferring latch for variable 'forvar707' [/home/user/vivado_project/rtl.v:2019]
WARNING: [Synth 8-327] inferring latch for variable 'forvar701' [/home/user/vivado_project/rtl.v:2017]
WARNING: [Synth 8-327] inferring latch for variable 'forvar722' [/home/user/vivado_project/rtl.v:2007]
WARNING: [Synth 8-327] inferring latch for variable 'forvar737' [/home/user/vivado_project/rtl.v:1998]
WARNING: [Synth 8-327] inferring latch for variable 'forvar734' [/home/user/vivado_project/rtl.v:1996]
WARNING: [Synth 8-327] inferring latch for variable 'forvar744' [/home/user/vivado_project/rtl.v:1994]
WARNING: [Synth 8-327] inferring latch for variable 'forvar877' [/home/user/vivado_project/rtl.v:1962]
WARNING: [Synth 8-327] inferring latch for variable 'forvar895' [/home/user/vivado_project/rtl.v:1952]
WARNING: [Synth 8-327] inferring latch for variable 'forvar900' [/home/user/vivado_project/rtl.v:1951]
WARNING: [Synth 8-327] inferring latch for variable 'forvar910' [/home/user/vivado_project/rtl.v:1946]
WARNING: [Synth 8-327] inferring latch for variable 'forvar905' [/home/user/vivado_project/rtl.v:1941]
WARNING: [Synth 8-327] inferring latch for variable 'forvar926' [/home/user/vivado_project/rtl.v:1936]
WARNING: [Synth 8-327] inferring latch for variable 'forvar927' [/home/user/vivado_project/rtl.v:1931]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1352' [/home/user/vivado_project/rtl.v:1920]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1357' [/home/user/vivado_project/rtl.v:1917]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1382' [/home/user/vivado_project/rtl.v:1906]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1385' [/home/user/vivado_project/rtl.v:1903]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1391' [/home/user/vivado_project/rtl.v:1900]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1414' [/home/user/vivado_project/rtl.v:1888]
WARNING: [Synth 8-5577] Initial value set on signal reg1605 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:528]
WARNING: [Synth 8-327] inferring latch for variable 'forvar67' [/home/user/vivado_project/rtl.v:818]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1690' [/home/user/vivado_project/rtl.v:754]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1696' [/home/user/vivado_project/rtl.v:749]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1697' [/home/user/vivado_project/rtl.v:746]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2187.875 ; gain = 723.180 ; free physical = 9987 ; free virtual = 110528
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   44 Bit       Adders := 2     
	   2 Input   35 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 8     
	   3 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 6     
	   3 Input   24 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 5     
	   4 Input   23 Bit       Adders := 2     
	   3 Input   23 Bit       Adders := 2     
	   3 Input   22 Bit       Adders := 2     
	   2 Input   21 Bit       Adders := 7     
	   3 Input   20 Bit       Adders := 7     
	   2 Input   20 Bit       Adders := 9     
	   3 Input   19 Bit       Adders := 8     
	   2 Input   19 Bit       Adders := 9     
	   2 Input   18 Bit       Adders := 7     
	   3 Input   18 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 6     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 10    
	   3 Input   16 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 8     
	   3 Input   14 Bit       Adders := 3     
	   2 Input   14 Bit       Adders := 6     
	   2 Input   13 Bit       Adders := 4     
	   3 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 5     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 11    
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 10    
	   3 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 10    
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 6     
	   3 Input    4 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     31 Bit         XORs := 3     
	   2 Input     29 Bit         XORs := 4     
	   2 Input     28 Bit         XORs := 2     
	   2 Input     25 Bit         XORs := 15    
	   2 Input     24 Bit         XORs := 13    
	   2 Input     23 Bit         XORs := 17    
	   2 Input     22 Bit         XORs := 12    
	   2 Input     21 Bit         XORs := 4     
	   2 Input     20 Bit         XORs := 15    
	   2 Input     19 Bit         XORs := 21    
	   3 Input     19 Bit         XORs := 1     
	   2 Input     18 Bit         XORs := 9     
	   2 Input     17 Bit         XORs := 12    
	   3 Input     17 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 6     
	   3 Input     16 Bit         XORs := 2     
	   2 Input     15 Bit         XORs := 12    
	   2 Input     14 Bit         XORs := 8     
	   2 Input     13 Bit         XORs := 8     
	   2 Input     12 Bit         XORs := 11    
	   2 Input     11 Bit         XORs := 8     
	   2 Input     10 Bit         XORs := 18    
	   2 Input      9 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 7     
	   2 Input      7 Bit         XORs := 10    
	   2 Input      6 Bit         XORs := 13    
	   2 Input      5 Bit         XORs := 5     
	   2 Input      4 Bit         XORs := 7     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 5     
+---XORs : 
	               36 Bit    Wide XORs := 2     
	               30 Bit    Wide XORs := 1     
	               29 Bit    Wide XORs := 1     
	               25 Bit    Wide XORs := 8     
	               24 Bit    Wide XORs := 21    
	               23 Bit    Wide XORs := 12    
	               22 Bit    Wide XORs := 13    
	               21 Bit    Wide XORs := 9     
	               20 Bit    Wide XORs := 12    
	               19 Bit    Wide XORs := 17    
	               18 Bit    Wide XORs := 17    
	               17 Bit    Wide XORs := 12    
	               16 Bit    Wide XORs := 14    
	               15 Bit    Wide XORs := 18    
	               14 Bit    Wide XORs := 7     
	               13 Bit    Wide XORs := 4     
	               12 Bit    Wide XORs := 17    
	               11 Bit    Wide XORs := 16    
	               10 Bit    Wide XORs := 12    
	                9 Bit    Wide XORs := 5     
	                8 Bit    Wide XORs := 18    
	                7 Bit    Wide XORs := 7     
	                6 Bit    Wide XORs := 7     
	                5 Bit    Wide XORs := 11    
	                4 Bit    Wide XORs := 11    
	                3 Bit    Wide XORs := 21    
	                2 Bit    Wide XORs := 6     
	                1 Bit    Wide XORs := 45    
+---Registers : 
	               25 Bit    Registers := 61    
	               24 Bit    Registers := 48    
	               23 Bit    Registers := 52    
	               22 Bit    Registers := 42    
	               21 Bit    Registers := 59    
	               20 Bit    Registers := 51    
	               19 Bit    Registers := 67    
	               18 Bit    Registers := 71    
	               17 Bit    Registers := 61    
	               16 Bit    Registers := 61    
	               15 Bit    Registers := 60    
	               14 Bit    Registers := 44    
	               13 Bit    Registers := 65    
	               12 Bit    Registers := 91    
	               11 Bit    Registers := 77    
	               10 Bit    Registers := 79    
	                9 Bit    Registers := 72    
	                8 Bit    Registers := 77    
	                7 Bit    Registers := 66    
	                6 Bit    Registers := 93    
	                5 Bit    Registers := 89    
	                4 Bit    Registers := 84    
	                3 Bit    Registers := 77    
	                2 Bit    Registers := 58    
	                1 Bit    Registers := 121   
+---Multipliers : 
	              13x25  Multipliers := 2     
	               3x25  Multipliers := 1     
	              23x25  Multipliers := 1     
	              16x23  Multipliers := 2     
	              15x23  Multipliers := 2     
	               8x23  Multipliers := 2     
	               2x22  Multipliers := 2     
	               8x22  Multipliers := 1     
	               7x22  Multipliers := 1     
	               8x21  Multipliers := 1     
	               5x21  Multipliers := 1     
	               3x21  Multipliers := 1     
	               7x20  Multipliers := 2     
	               3x17  Multipliers := 1     
	              19x20  Multipliers := 1     
	               1x16  Multipliers := 3     
	              18x18  Multipliers := 1     
	              11x18  Multipliers := 1     
	               5x18  Multipliers := 1     
	               9x18  Multipliers := 1     
	              10x16  Multipliers := 1     
	               8x16  Multipliers := 1     
	              13x15  Multipliers := 2     
	              10x14  Multipliers := 1     
	               3x14  Multipliers := 1     
	               1x13  Multipliers := 1     
	               7x13  Multipliers := 1     
	                8x8  Multipliers := 1     
	               8x12  Multipliers := 2     
	               7x12  Multipliers := 2     
	               8x11  Multipliers := 3     
	               2x11  Multipliers := 2     
	               7x11  Multipliers := 1     
	                2x7  Multipliers := 2     
	                8x9  Multipliers := 1     
	                1x9  Multipliers := 1     
	                5x8  Multipliers := 2     
	                1x8  Multipliers := 1     
	                1x7  Multipliers := 4     
	                1x6  Multipliers := 3     
	                6x6  Multipliers := 3     
	                1x5  Multipliers := 1     
	                2x6  Multipliers := 2     
	                4x4  Multipliers := 2     
	                3x3  Multipliers := 2     
	                2x3  Multipliers := 3     
	                1x3  Multipliers := 3     
	                1x2  Multipliers := 1     
+---Muxes : 
	   2 Input   40 Bit        Muxes := 4     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 3     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 3     
	   2 Input   30 Bit        Muxes := 4     
	   2 Input   29 Bit        Muxes := 4     
	   2 Input   28 Bit        Muxes := 4     
	   2 Input   27 Bit        Muxes := 3     
	   2 Input   25 Bit        Muxes := 112   
	   3 Input   25 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 101   
	   5 Input   24 Bit        Muxes := 2     
	   3 Input   24 Bit        Muxes := 1     
	   3 Input   23 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 111   
	   4 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 88    
	   3 Input   22 Bit        Muxes := 5     
	   4 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 134   
	   3 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 125   
	   5 Input   20 Bit        Muxes := 2     
	   3 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 186   
	   3 Input   19 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 85    
	   3 Input   18 Bit        Muxes := 3     
	   4 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 109   
	   3 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 145   
	   2 Input   15 Bit        Muxes := 87    
	   3 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 101   
	   4 Input   14 Bit        Muxes := 4     
	   3 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 100   
	   6 Input   13 Bit        Muxes := 2     
	   4 Input   13 Bit        Muxes := 3     
	   3 Input   13 Bit        Muxes := 4     
	   5 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 148   
	   3 Input   12 Bit        Muxes := 2     
	   3 Input   11 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 121   
	   2 Input   10 Bit        Muxes := 112   
	   4 Input   10 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 7     
	   5 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 153   
	   4 Input    9 Bit        Muxes := 2     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 224   
	   3 Input    8 Bit        Muxes := 14    
	   5 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 128   
	   2 Input    6 Bit        Muxes := 105   
	   3 Input    6 Bit        Muxes := 3     
	   4 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 121   
	   3 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 112   
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 140   
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 75    
	   2 Input    1 Bit        Muxes := 368   
	   3 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (forvar953) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar953__0) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar953__1) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar953__2) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar953__3) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar953__4) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar953__5) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar953__6) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar953__7) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar960) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar960__0) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar960__1) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar960__2) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar960__3) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar960__4) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar960__5) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar960__6) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar960__7) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar960__8) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar960__9) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar960__10) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar960__11) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar960__12) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar960__13) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar977) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar977__0) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar977__1) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar977__2) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar977__3) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar977__4) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar977__5) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar977__6) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__0) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__1) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__2) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__3) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__4) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__5) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__6) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__7) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__8) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__9) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__10) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__11) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__12) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__13) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__14) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__15) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__16) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__17) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__18) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__19) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1003) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1003__0) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1003__1) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1003__2) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1003__3) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1003__4) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__0) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__1) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__2) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__3) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__4) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__5) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__6) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__7) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__8) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__9) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__10) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__11) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__12) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__13) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__14) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__15) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__16) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__17) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__18) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__0) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__1) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__2) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__3) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__4) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__5) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__6) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__7) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__8) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__9) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__0) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__1) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__2) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__3) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__4) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__5) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__6) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__7) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__8) is unused and will be removed from module module937__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

WARNING: [Synth 8-3332] Sequential element (forvar997__2) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__3) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__4) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__5) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__6) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__7) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__8) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__9) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__10) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__11) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__12) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__13) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__14) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__15) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__16) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__17) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__18) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar997__19) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1003) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1003__0) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1003__1) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1003__2) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1003__3) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1003__4) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__0) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__1) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__2) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__3) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__4) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__5) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__6) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__7) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__8) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__9) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__10) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__11) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__12) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__13) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__14) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__15) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__16) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__17) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1007__18) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__0) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__1) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__2) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__3) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__4) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__5) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__6) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__7) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__8) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1075__9) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__0) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__1) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__2) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__3) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__4) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__5) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__6) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__7) is unused and will be removed from module module937__1.
WARNING: [Synth 8-3332] Sequential element (forvar1085__8) is unused and will be removed from module module937__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
