
Loading design for application trce from file machx02_256_impl1.ncd.
Design name: MyTopLevel
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-256HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c256.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.41.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Wed Sep 30 22:10:55 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o machx02_256_impl1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx02_256/promote.xml machx02_256_impl1.ncd machx02_256_impl1.prf 
Design file:     machx02_256_impl1.ncd
Preference file: machx02_256_impl1.prf
Device,speed:    LCMXO2-256HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "jtag_io_jtag_tck_c" 188.111000 MHz ;
            1087 items scored, 584 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.396ns (weighted slack = -10.792ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i7  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               7.888ns  (33.7% logic, 66.3% route), 5 logic levels.

 Constraint Details:

      7.888ns physical path delay SLICE_57 to SLICE_43 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 5.396ns

 Physical Path Details:

      Data path SLICE_57 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C6B.CLK to       R3C6B.Q0 SLICE_57 (from jtag_io_jtag_tck_c)
ROUTE         2     1.513       R3C6B.Q0 to       R4C5C.C0 jtag_ctrl_tap_instruction_7
CTOF_DEL    ---     0.495       R4C5C.C0 to       R4C5C.F0 SLICE_70
ROUTE         7     1.557       R4C5C.F0 to       R5C5C.C0 n14
CTOF_DEL    ---     0.495       R5C5C.C0 to       R5C5C.F0 SLICE_84
ROUTE         1     1.413       R5C5C.F0 to       R3C6D.A1 n1911
CTOOFX_DEL  ---     0.721       R3C6D.A1 to     R3C6D.OFX0 i30/SLICE_58
ROUTE         1     0.747     R3C6D.OFX0 to       R3C6A.C0 n15
CTOF_DEL    ---     0.495       R3C6A.C0 to       R3C6A.F0 SLICE_43
ROUTE         1     0.000       R3C6A.F0 to      R3C6A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.888   (33.7% logic, 66.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6A.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.245ns (weighted slack = -10.490ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i6  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               7.737ns  (34.4% logic, 65.6% route), 5 logic levels.

 Constraint Details:

      7.737ns physical path delay SLICE_100 to SLICE_43 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 5.245ns

 Physical Path Details:

      Data path SLICE_100 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C6C.CLK to       R3C6C.Q0 SLICE_100 (from jtag_io_jtag_tck_c)
ROUTE         2     1.362       R3C6C.Q0 to       R4C5C.D0 jtag_ctrl_tap_instruction_6
CTOF_DEL    ---     0.495       R4C5C.D0 to       R4C5C.F0 SLICE_70
ROUTE         7     1.557       R4C5C.F0 to       R5C5C.C0 n14
CTOF_DEL    ---     0.495       R5C5C.C0 to       R5C5C.F0 SLICE_84
ROUTE         1     1.413       R5C5C.F0 to       R3C6D.A1 n1911
CTOOFX_DEL  ---     0.721       R3C6D.A1 to     R3C6D.OFX0 i30/SLICE_58
ROUTE         1     0.747     R3C6D.OFX0 to       R3C6A.C0 n15
CTOF_DEL    ---     0.495       R3C6A.C0 to       R3C6A.F0 SLICE_43
ROUTE         1     0.000       R3C6A.F0 to      R3C6A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.737   (34.4% logic, 65.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6C.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6A.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.078ns (weighted slack = -10.156ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i7  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               7.570ns  (35.1% logic, 64.9% route), 5 logic levels.

 Constraint Details:

      7.570ns physical path delay SLICE_57 to SLICE_43 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 5.078ns

 Physical Path Details:

      Data path SLICE_57 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C6B.CLK to       R3C6B.Q0 SLICE_57 (from jtag_io_jtag_tck_c)
ROUTE         2     1.513       R3C6B.Q0 to       R4C5C.C0 jtag_ctrl_tap_instruction_7
CTOF_DEL    ---     0.495       R4C5C.C0 to       R4C5C.F0 SLICE_70
ROUTE         7     1.557       R4C5C.F0 to       R5C5B.C0 n14
CTOF_DEL    ---     0.495       R5C5B.C0 to       R5C5B.F0 SLICE_77
ROUTE         3     1.095       R5C5B.F0 to       R3C6D.C1 n2289
CTOOFX_DEL  ---     0.721       R3C6D.C1 to     R3C6D.OFX0 i30/SLICE_58
ROUTE         1     0.747     R3C6D.OFX0 to       R3C6A.C0 n15
CTOF_DEL    ---     0.495       R3C6A.C0 to       R3C6A.F0 SLICE_43
ROUTE         1     0.000       R3C6A.F0 to      R3C6A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.570   (35.1% logic, 64.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6A.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.058ns (weighted slack = -10.116ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i0  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               7.550ns  (38.2% logic, 61.8% route), 5 logic levels.

 Constraint Details:

      7.550ns physical path delay SLICE_57 to SLICE_43 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 5.058ns

 Physical Path Details:

      Data path SLICE_57 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C6B.CLK to       R3C6B.Q1 SLICE_57 (from jtag_io_jtag_tck_c)
ROUTE        10     1.505       R3C6B.Q1 to       R5C4C.D1 jtag_ctrl_tap_instruction_0
CTOOFX_DEL  ---     0.721       R5C4C.D1 to     R5C4C.OFX0 i1299/SLICE_59
ROUTE         1     1.001     R5C4C.OFX0 to       R5C5C.B0 n2067
CTOF_DEL    ---     0.495       R5C5C.B0 to       R5C5C.F0 SLICE_84
ROUTE         1     1.413       R5C5C.F0 to       R3C6D.A1 n1911
CTOOFX_DEL  ---     0.721       R3C6D.A1 to     R3C6D.OFX0 i30/SLICE_58
ROUTE         1     0.747     R3C6D.OFX0 to       R3C6A.C0 n15
CTOF_DEL    ---     0.495       R3C6A.C0 to       R3C6A.F0 SLICE_43
ROUTE         1     0.000       R3C6A.F0 to      R3C6A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.550   (38.2% logic, 61.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6A.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.058ns (weighted slack = -10.116ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i0  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               7.550ns  (38.2% logic, 61.8% route), 5 logic levels.

 Constraint Details:

      7.550ns physical path delay SLICE_57 to SLICE_43 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 5.058ns

 Physical Path Details:

      Data path SLICE_57 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C6B.CLK to       R3C6B.Q1 SLICE_57 (from jtag_io_jtag_tck_c)
ROUTE        10     1.505       R3C6B.Q1 to       R5C4C.D0 jtag_ctrl_tap_instruction_0
CTOOFX_DEL  ---     0.721       R5C4C.D0 to     R5C4C.OFX0 i1299/SLICE_59
ROUTE         1     1.001     R5C4C.OFX0 to       R5C5C.B0 n2067
CTOF_DEL    ---     0.495       R5C5C.B0 to       R5C5C.F0 SLICE_84
ROUTE         1     1.413       R5C5C.F0 to       R3C6D.A1 n1911
CTOOFX_DEL  ---     0.721       R3C6D.A1 to     R3C6D.OFX0 i30/SLICE_58
ROUTE         1     0.747     R3C6D.OFX0 to       R3C6A.C0 n15
CTOF_DEL    ---     0.495       R3C6A.C0 to       R3C6A.F0 SLICE_43
ROUTE         1     0.000       R3C6A.F0 to      R3C6A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.550   (38.2% logic, 61.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6A.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.010ns (weighted slack = -10.020ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_chainArea_shifter__i0  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               7.502ns  (38.4% logic, 61.6% route), 5 logic levels.

 Constraint Details:

      7.502ns physical path delay SLICE_27 to SLICE_43 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 5.010ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C6B.CLK to       R4C6B.Q0 SLICE_27 (from jtag_io_jtag_tck_c)
ROUTE         2     1.457       R4C6B.Q0 to       R5C4C.B0 jtag_ctrl_chainArea_ctrl_tdo
CTOOFX_DEL  ---     0.721       R5C4C.B0 to     R5C4C.OFX0 i1299/SLICE_59
ROUTE         1     1.001     R5C4C.OFX0 to       R5C5C.B0 n2067
CTOF_DEL    ---     0.495       R5C5C.B0 to       R5C5C.F0 SLICE_84
ROUTE         1     1.413       R5C5C.F0 to       R3C6D.A1 n1911
CTOOFX_DEL  ---     0.721       R3C6D.A1 to     R3C6D.OFX0 i30/SLICE_58
ROUTE         1     0.747     R3C6D.OFX0 to       R3C6A.C0 n15
CTOF_DEL    ---     0.495       R3C6A.C0 to       R3C6A.F0 SLICE_43
ROUTE         1     0.000       R3C6A.F0 to      R3C6A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.502   (38.4% logic, 61.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R4C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6A.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.927ns (weighted slack = -9.854ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i6  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               7.419ns  (35.8% logic, 64.2% route), 5 logic levels.

 Constraint Details:

      7.419ns physical path delay SLICE_100 to SLICE_43 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 4.927ns

 Physical Path Details:

      Data path SLICE_100 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C6C.CLK to       R3C6C.Q0 SLICE_100 (from jtag_io_jtag_tck_c)
ROUTE         2     1.362       R3C6C.Q0 to       R4C5C.D0 jtag_ctrl_tap_instruction_6
CTOF_DEL    ---     0.495       R4C5C.D0 to       R4C5C.F0 SLICE_70
ROUTE         7     1.557       R4C5C.F0 to       R5C5B.C0 n14
CTOF_DEL    ---     0.495       R5C5B.C0 to       R5C5B.F0 SLICE_77
ROUTE         3     1.095       R5C5B.F0 to       R3C6D.C1 n2289
CTOOFX_DEL  ---     0.721       R3C6D.C1 to     R3C6D.OFX0 i30/SLICE_58
ROUTE         1     0.747     R3C6D.OFX0 to       R3C6A.C0 n15
CTOF_DEL    ---     0.495       R3C6A.C0 to       R3C6A.F0 SLICE_43
ROUTE         1     0.000       R3C6A.F0 to      R3C6A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.419   (35.8% logic, 64.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6C.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6A.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.913ns (weighted slack = -9.826ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i5  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               7.405ns  (35.9% logic, 64.1% route), 5 logic levels.

 Constraint Details:

      7.405ns physical path delay SLICE_77 to SLICE_43 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 4.913ns

 Physical Path Details:

      Data path SLICE_77 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C5B.CLK to       R5C5B.Q1 SLICE_77 (from jtag_io_jtag_tck_c)
ROUTE         2     1.030       R5C5B.Q1 to       R4C5C.B0 jtag_ctrl_tap_instruction_5
CTOF_DEL    ---     0.495       R4C5C.B0 to       R4C5C.F0 SLICE_70
ROUTE         7     1.557       R4C5C.F0 to       R5C5C.C0 n14
CTOF_DEL    ---     0.495       R5C5C.C0 to       R5C5C.F0 SLICE_84
ROUTE         1     1.413       R5C5C.F0 to       R3C6D.A1 n1911
CTOOFX_DEL  ---     0.721       R3C6D.A1 to     R3C6D.OFX0 i30/SLICE_58
ROUTE         1     0.747     R3C6D.OFX0 to       R3C6A.C0 n15
CTOF_DEL    ---     0.495       R3C6A.C0 to       R3C6A.F0 SLICE_43
ROUTE         1     0.000       R3C6A.F0 to      R3C6A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.405   (35.9% logic, 64.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R5C5B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6A.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.861ns (weighted slack = -9.722ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               7.353ns  (36.1% logic, 63.9% route), 5 logic levels.

 Constraint Details:

      7.353ns physical path delay SLICE_77 to SLICE_43 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 4.861ns

 Physical Path Details:

      Data path SLICE_77 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C5B.CLK to       R5C5B.Q0 SLICE_77 (from jtag_io_jtag_tck_c)
ROUTE         2     0.978       R5C5B.Q0 to       R4C5C.A0 jtag_ctrl_tap_instruction_4
CTOF_DEL    ---     0.495       R4C5C.A0 to       R4C5C.F0 SLICE_70
ROUTE         7     1.557       R4C5C.F0 to       R5C5C.C0 n14
CTOF_DEL    ---     0.495       R5C5C.C0 to       R5C5C.F0 SLICE_84
ROUTE         1     1.413       R5C5C.F0 to       R3C6D.A1 n1911
CTOOFX_DEL  ---     0.721       R3C6D.A1 to     R3C6D.OFX0 i30/SLICE_58
ROUTE         1     0.747     R3C6D.OFX0 to       R3C6A.C0 n15
CTOF_DEL    ---     0.495       R3C6A.C0 to       R3C6A.F0 SLICE_43
ROUTE         1     0.000       R3C6A.F0 to      R3C6A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.353   (36.1% logic, 63.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R5C5B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6A.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.595ns (weighted slack = -9.190ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i5  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               7.087ns  (37.5% logic, 62.5% route), 5 logic levels.

 Constraint Details:

      7.087ns physical path delay SLICE_77 to SLICE_43 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 4.595ns

 Physical Path Details:

      Data path SLICE_77 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C5B.CLK to       R5C5B.Q1 SLICE_77 (from jtag_io_jtag_tck_c)
ROUTE         2     1.030       R5C5B.Q1 to       R4C5C.B0 jtag_ctrl_tap_instruction_5
CTOF_DEL    ---     0.495       R4C5C.B0 to       R4C5C.F0 SLICE_70
ROUTE         7     1.557       R4C5C.F0 to       R5C5B.C0 n14
CTOF_DEL    ---     0.495       R5C5B.C0 to       R5C5B.F0 SLICE_77
ROUTE         3     1.095       R5C5B.F0 to       R3C6D.C1 n2289
CTOOFX_DEL  ---     0.721       R3C6D.C1 to     R3C6D.OFX0 i30/SLICE_58
ROUTE         1     0.747     R3C6D.OFX0 to       R3C6A.C0 n15
CTOF_DEL    ---     0.495       R3C6A.C0 to       R3C6A.F0 SLICE_43
ROUTE         1     0.000       R3C6A.F0 to      R3C6A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.087   (37.5% logic, 62.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R5C5B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     3.535       30.PADDI to      R3C6A.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  62.081MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "jtag_io_jtag_tck_c"      |             |             |
188.111000 MHz ;                        |  188.111 MHz|   62.081 MHz|   5 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n2289                                   |       3|     240|     41.10%
                                        |        |        |
jtag_io_jtag_tck_c_enable_67            |      19|     190|     32.53%
                                        |        |        |
n14                                     |       7|     174|     29.79%
                                        |        |        |
n1396                                   |      10|     100|     17.12%
                                        |        |        |
jtag_ctrl_tap_fsm_state_2               |      32|      78|     13.36%
                                        |        |        |
n2297                                   |       2|      69|     11.82%
                                        |        |        |
n2286                                   |       3|      60|     10.27%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: jtag_io_jtag_tck_c   Source: jtag_io_jtag_tck.PAD   Loads: 53
   Covered under: FREQUENCY NET "jtag_io_jtag_tck_c" 188.111000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 584  Score: 1089859
Cumulative negative slack: 983605

Constraints cover 1087 paths, 1 nets, and 569 connections (94.99% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Wed Sep 30 22:10:55 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o machx02_256_impl1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx02_256/promote.xml machx02_256_impl1.ncd machx02_256_impl1.prf 
Design file:     machx02_256_impl1.ncd
Preference file: machx02_256_impl1.prf
Device,speed:    LCMXO2-256HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "jtag_io_jtag_tck_c" 188.111000 MHz ;
            1087 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i14  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i13  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_11 to SLICE_78 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C7B.CLK to       R3C7B.Q0 SLICE_11 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R3C7B.Q0 to       R3C7C.M0 _zz_15_14 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R3C7B.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R3C7C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i24  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i23  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_17 to SLICE_79 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C7B.CLK to       R5C7B.Q0 SLICE_17 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R5C7B.Q0 to       R5C7C.M0 _zz_15_24 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R5C7B.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R5C7C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i27  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i26  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_69 to SLICE_69 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_69 to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C6D.CLK to       R5C6D.Q1 SLICE_69 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R5C6D.Q1 to       R5C6D.M0 _zz_15_27 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R5C6D.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R5C6D.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i11  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i10  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_71 to SLICE_71 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C6A.CLK to       R4C6A.Q1 SLICE_71 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R4C6A.Q1 to       R4C6A.M0 _zz_15_11 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R4C6A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R4C6A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i9  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i8  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_72 to SLICE_81 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_72 to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C6A.CLK to       R2C6A.Q0 SLICE_72 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R2C6A.Q0 to       R2C6D.M1 _zz_15_9 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R2C6A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R2C6D.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i5  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i4  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_75 to SLICE_75 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_75 to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C7A.CLK to       R2C7A.Q1 SLICE_75 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R2C7A.Q1 to       R2C7A.M0 _zz_15_5 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R2C7A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R2C7A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i28  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i27  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_76 to SLICE_69 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C6C.CLK to       R5C6C.Q0 SLICE_76 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R5C6C.Q0 to       R5C6D.M1 _zz_15_28 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R5C6C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R5C6D.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i29  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i28  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_76 to SLICE_76 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C6C.CLK to       R5C6C.Q1 SLICE_76 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R5C6C.Q1 to       R5C6C.M0 _zz_15_29 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R5C6C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R5C6C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i3  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i2  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_80 to SLICE_82 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_80 to SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C6A.CLK to       R5C6A.Q0 SLICE_80 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R5C6A.Q0 to       R5C6B.M0 _zz_15_3 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R5C6A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R5C6B.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i8  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i7  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_81 to SLICE_81 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_81 to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C6D.CLK to       R2C6D.Q1 SLICE_81 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R2C6D.Q1 to       R2C6D.M0 _zz_15_8 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R2C6D.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.206       30.PADDI to      R2C6D.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "jtag_io_jtag_tck_c"      |             |             |
188.111000 MHz ;                        |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: jtag_io_jtag_tck_c   Source: jtag_io_jtag_tck.PAD   Loads: 53
   Covered under: FREQUENCY NET "jtag_io_jtag_tck_c" 188.111000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1087 paths, 1 nets, and 569 connections (94.99% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 584 (setup), 0 (hold)
Score: 1089859 (setup), 0 (hold)
Cumulative negative slack: 983605 (983605+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

