# Loading project lab2
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v failed with 2 errors.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 1 failed with 2 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# vsim work.cla_32_bit_testbench 
# Start time: 15:39:06 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 50
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(50): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 57
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(57): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 64
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(64): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 71
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(71): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 78
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(78): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 85
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(85): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 92
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(92): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 99
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(99): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_32_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(39)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 39
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# End time: 15:41:06 on Oct 08,2021, Elapsed time: 0:02:00
# Errors: 0, Warnings: 20
# vsim work.cla_32_bit_testbench 
# Start time: 15:41:06 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 50
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(50): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 57
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(57): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 64
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(64): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 71
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(71): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 78
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(78): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 85
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(85): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 92
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(92): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 99
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(99): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_32_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(39)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 39
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v failed with 1 errors.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v failed with 2 errors.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 2 failed with 3 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v failed with 1 errors.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v failed with 1 errors.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# End time: 16:06:42 on Oct 08,2021, Elapsed time: 0:25:36
# Errors: 0, Warnings: 21
# vsim work.cla_32_bit_testbench 
# Start time: 16:06:42 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Fatal: (vsim-3365) Too many port connections. Expected 6, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v Line: 14
# FATAL ERROR while loading design
# Error loading design
# End time: 16:06:42 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# vsim work.cla_32_bit_testbench 
# Start time: 16:08:05 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 55
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(55): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 62
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(62): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 69
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(69): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 76
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(76): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 83
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(83): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 90
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(90): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 97
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(97): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 104
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(104): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_32_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P'.
# Executing ONERROR command at macro ./cla_32_bit.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G'.
# Executing ONERROR command at macro ./cla_32_bit.do line 10
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
quit -sim
# End time: 16:10:14 on Oct 08,2021, Elapsed time: 0:02:09
# Errors: 0, Warnings: 18
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# vsim work.cla_32_bit_testbench 
# Start time: 16:10:29 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 55
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(55): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 62
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(62): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 69
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(69): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 76
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(76): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 83
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(83): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 90
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(90): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 97
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(97): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 104
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(104): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_32_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P'.
# Executing ONERROR command at macro ./cla_32_bit.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G'.
# Executing ONERROR command at macro ./cla_32_bit.do line 10
quit -sim
# End time: 16:11:15 on Oct 08,2021, Elapsed time: 0:00:46
# Errors: 0, Warnings: 18
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# vsim work.cla_32_bit_testbench 
# Start time: 16:11:24 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 55
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(55): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 62
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(62): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 69
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(69): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 76
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(76): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 83
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(83): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 90
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(90): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 97
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(97): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 104
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(104): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/cla_32_bit_testbench/clk \
sim:/cla_32_bit_testbench/slow_clk \
sim:/cla_32_bit_testbench/A \
sim:/cla_32_bit_testbench/B \
sim:/cla_32_bit_testbench/Cin \
sim:/cla_32_bit_testbench/S \
sim:/cla_32_bit_testbench/Cout \
sim:/cla_32_bit_testbench/S_check \
sim:/cla_32_bit_testbench/Cout_check
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_4_bit_testbench
# End time: 16:13:44 on Oct 08,2021, Elapsed time: 0:02:20
# Errors: 0, Warnings: 19
# vsim work.cla_4_bit_testbench 
# Start time: 16:13:44 on Oct 08,2021
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_4_bit_testbench/adder File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_4_bit_testbench/adder File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_4_bit_testbench/adder File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v Line: 14
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(14): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_4_bit_testbench
# End time: 16:17:02 on Oct 08,2021, Elapsed time: 0:03:18
# Errors: 0, Warnings: 6
# vsim work.cla_4_bit_testbench 
# Start time: 16:17:02 on Oct 08,2021
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# WARNING: No extended dataflow license exists
do cla_32_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/clk'.
# Executing ONERROR command at macro ./cla_32_bit.do line 3
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/slow_clk'.
# Executing ONERROR command at macro ./cla_32_bit.do line 4
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/A'.
# Executing ONERROR command at macro ./cla_32_bit.do line 5
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/B'.
# Executing ONERROR command at macro ./cla_32_bit.do line 6
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/Cin'.
# Executing ONERROR command at macro ./cla_32_bit.do line 7
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/S'.
# Executing ONERROR command at macro ./cla_32_bit.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P'.
# Executing ONERROR command at macro ./cla_32_bit.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G'.
# Executing ONERROR command at macro ./cla_32_bit.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/Cout'.
# Executing ONERROR command at macro ./cla_32_bit.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/S_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/Cout_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 15
do cla_4_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(27)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 27
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit
# Loading work.cla_1_bit
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/wave.do
do cla_4_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/P_check'.
# Executing ONERROR command at macro ./cla_4_bit.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/G_check'.
# Executing ONERROR command at macro ./cla_4_bit.do line 13
add wave -position insertpoint  \
sim:/cla_4_bit_testbench/input_vector \
sim:/cla_4_bit_testbench/A \
sim:/cla_4_bit_testbench/B \
sim:/cla_4_bit_testbench/Cin \
sim:/cla_4_bit_testbench/S \
sim:/cla_4_bit_testbench/P \
sim:/cla_4_bit_testbench/G \
sim:/cla_4_bit_testbench/Cout \
sim:/cla_4_bit_testbench/S_check \
sim:/cla_4_bit_testbench/Cout_check
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(27)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 27
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/wave.do
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# End time: 16:43:16 on Oct 08,2021, Elapsed time: 0:26:14
# Errors: 0, Warnings: 2
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 16:43:16 on Oct 08,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do cla_4_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/input_vector'.
# Executing ONERROR command at macro ./cla_4_bit.do line 3
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/A'.
# Executing ONERROR command at macro ./cla_4_bit.do line 4
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/B'.
# Executing ONERROR command at macro ./cla_4_bit.do line 5
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/Cin'.
# Executing ONERROR command at macro ./cla_4_bit.do line 6
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/S'.
# Executing ONERROR command at macro ./cla_4_bit.do line 7
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/P'.
# Executing ONERROR command at macro ./cla_4_bit.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/G'.
# Executing ONERROR command at macro ./cla_4_bit.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/Cout'.
# Executing ONERROR command at macro ./cla_4_bit.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/S_check'.
# Executing ONERROR command at macro ./cla_4_bit.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/P_check'.
# Executing ONERROR command at macro ./cla_4_bit.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/G_check'.
# Executing ONERROR command at macro ./cla_4_bit.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/Cout_check'.
# Executing ONERROR command at macro ./cla_4_bit.do line 14
do cla_32_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/clk'.
# Executing ONERROR command at macro ./cla_32_bit.do line 3
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/slow_clk'.
# Executing ONERROR command at macro ./cla_32_bit.do line 4
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/A'.
# Executing ONERROR command at macro ./cla_32_bit.do line 5
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/B'.
# Executing ONERROR command at macro ./cla_32_bit.do line 6
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/Cin'.
# Executing ONERROR command at macro ./cla_32_bit.do line 7
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/S'.
# Executing ONERROR command at macro ./cla_32_bit.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P'.
# Executing ONERROR command at macro ./cla_32_bit.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G'.
# Executing ONERROR command at macro ./cla_32_bit.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/Cout'.
# Executing ONERROR command at macro ./cla_32_bit.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/S_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/Cout_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 15
quit -sim
# End time: 16:43:39 on Oct 08,2021, Elapsed time: 0:00:23
# Errors: 0, Warnings: 1
vsim work.cla_32_bit_testbench
# vsim work.cla_32_bit_testbench 
# Start time: 16:43:45 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 55
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(55): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 62
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(62): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 69
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(69): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 76
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(76): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 83
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(83): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 90
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(90): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 97
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(97): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 104
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(104): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_32_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P'.
# Executing ONERROR command at macro ./cla_32_bit.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G'.
# Executing ONERROR command at macro ./cla_32_bit.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 14
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v failed with 1 errors.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# End time: 17:10:14 on Oct 08,2021, Elapsed time: 0:26:29
# Errors: 0, Warnings: 19
# vsim work.cla_32_bit_testbench 
# Start time: 17:10:14 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 58
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(58): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 65
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(65): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 72
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(72): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 79
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(79): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 86
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(86): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 93
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(93): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 100
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(100): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 107
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(107): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_32_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P'.
# Executing ONERROR command at macro ./cla_32_bit.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G'.
# Executing ONERROR command at macro ./cla_32_bit.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 14
add wave -position insertpoint  \
sim:/cla_32_bit_testbench/clk \
sim:/cla_32_bit_testbench/slow_clk \
sim:/cla_32_bit_testbench/A \
sim:/cla_32_bit_testbench/B \
sim:/cla_32_bit_testbench/Cin \
sim:/cla_32_bit_testbench/S \
sim:/cla_32_bit_testbench/Cout \
sim:/cla_32_bit_testbench/S_check \
sim:/cla_32_bit_testbench/Cout_check
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 61
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(61): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 68
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(68): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 75
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(75): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 82
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(82): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 89
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(89): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 96
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(96): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 103
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(103): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 110
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(110): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v failed with 2 errors.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 1 failed with 2 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v failed with 1 errors.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# End time: 17:27:41 on Oct 08,2021, Elapsed time: 0:17:27
# Errors: 0, Warnings: 20
# vsim work.cla_32_bit_testbench 
# Start time: 17:27:41 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 62
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 70
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 78
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 86
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 94
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 110
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 118
# Error loading design
# End time: 17:27:42 on Oct 08,2021, Elapsed time: 0:00:01
# Errors: 8, Warnings: 1
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v failed with 1 errors.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v failed with 1 errors.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# vsim work.cla_32_bit_testbench 
# Start time: 17:30:18 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 117
# Error loading design
# End time: 17:30:18 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# vsim work.cla_32_bit_testbench 
# Start time: 17:31:13 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[7] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[8] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[9] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[10] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[11] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[12] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[13] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[14] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[15] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[16] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[17] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[18] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[19] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[20] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[21] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[22] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[23] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[24] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[25] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[26] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[27] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[28] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[29] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[30] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# ** Error (suppressible): (vsim-3356) Index into 'net' is out of bounds.
#    Time: 0 ps  Iteration: 0  Region: /cla_32_bit_testbench/adder/jate[31] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 36
# Error loading design
# End time: 17:31:13 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 25, Warnings: 2
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# vsim work.cla_32_bit_testbench 
# Start time: 17:31:44 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# WARNING: No extended dataflow license exists
do cla_32_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P'.
# Executing ONERROR command at macro ./cla_32_bit.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G'.
# Executing ONERROR command at macro ./cla_32_bit.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 14
add wave -position insertpoint  \
sim:/cla_32_bit_testbench/clk \
sim:/cla_32_bit_testbench/slow_clk \
sim:/cla_32_bit_testbench/A \
sim:/cla_32_bit_testbench/B \
sim:/cla_32_bit_testbench/Cin \
sim:/cla_32_bit_testbench/S \
sim:/cla_32_bit_testbench/Cout \
sim:/cla_32_bit_testbench/S_check \
sim:/cla_32_bit_testbench/Cout_check
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
quit -sim
# End time: 17:32:56 on Oct 08,2021, Elapsed time: 0:01:12
# Errors: 0, Warnings: 2
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_4_bit_testbench
# vsim work.cla_4_bit_testbench 
# Start time: 17:33:05 on Oct 08,2021
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_4_bit_testbench/adder File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_4_bit_testbench/adder File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v Line: 16
# WARNING: No extended dataflow license exists
do cla_4_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/P_check'.
# Executing ONERROR command at macro ./cla_4_bit.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/G_check'.
# Executing ONERROR command at macro ./cla_4_bit.do line 13
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(27)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 27
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# End time: 17:36:19 on Oct 08,2021, Elapsed time: 0:03:14
# Errors: 0, Warnings: 5
# vsim work.cla_32_bit_testbench 
# Start time: 17:36:19 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# WARNING: No extended dataflow license exists
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_4_bit_testbench
# End time: 17:36:30 on Oct 08,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 2
# vsim work.cla_4_bit_testbench 
# Start time: 17:36:30 on Oct 08,2021
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_4_bit_testbench/adder File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_4_bit_testbench/adder File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v Line: 16
# WARNING: No extended dataflow license exists
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_4_bit_testbench
# End time: 17:38:07 on Oct 08,2021, Elapsed time: 0:01:37
# Errors: 0, Warnings: 4
# vsim work.cla_4_bit_testbench 
# Start time: 17:38:07 on Oct 08,2021
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# WARNING: No extended dataflow license exists
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(25)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 25
do cla_4_bit.do
run -all
# Break key hit
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 28
vsim work.cla_4_bit_testbench
# End time: 17:38:37 on Oct 08,2021, Elapsed time: 0:00:30
# Errors: 0, Warnings: 1
# vsim work.cla_4_bit_testbench 
# Start time: 17:38:37 on Oct 08,2021
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# WARNING: No extended dataflow license exists
do cla_4_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(25)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 25
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit
# Loading work.cla_1_bit
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(25)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 25
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit
# Loading work.cla_1_bit
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(25)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 25
vsim work.cla_32_bit_testbench
# End time: 17:48:59 on Oct 08,2021, Elapsed time: 0:10:22
# Errors: 0, Warnings: 1
# vsim work.cla_32_bit_testbench 
# Start time: 17:48:59 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# WARNING: No extended dataflow license exists
do cla_32_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P'.
# Executing ONERROR command at macro ./cla_32_bit.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G'.
# Executing ONERROR command at macro ./cla_32_bit.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 14
add wave -position insertpoint  \
sim:/cla_32_bit_testbench/clk \
sim:/cla_32_bit_testbench/slow_clk \
sim:/cla_32_bit_testbench/A \
sim:/cla_32_bit_testbench/B \
sim:/cla_32_bit_testbench/Cin \
sim:/cla_32_bit_testbench/S \
sim:/cla_32_bit_testbench/Cout \
sim:/cla_32_bit_testbench/S_check \
sim:/cla_32_bit_testbench/Cout_check
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# End time: 18:00:32 on Oct 08,2021, Elapsed time: 0:11:33
# Errors: 0, Warnings: 2
# vsim work.cla_32_bit_testbench 
# Start time: 18:00:32 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 62
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(62): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 69
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(69): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 76
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(76): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 83
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(83): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 90
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(90): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 97
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(97): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 104
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(104): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 111
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(111): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_32_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P'.
# Executing ONERROR command at macro ./cla_32_bit.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G'.
# Executing ONERROR command at macro ./cla_32_bit.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 14
add wave -position insertpoint  \
sim:/cla_32_bit_testbench/clk \
sim:/cla_32_bit_testbench/slow_clk \
sim:/cla_32_bit_testbench/A \
sim:/cla_32_bit_testbench/B \
sim:/cla_32_bit_testbench/Cin \
sim:/cla_32_bit_testbench/S \
sim:/cla_32_bit_testbench/Cout \
sim:/cla_32_bit_testbench/S_check \
sim:/cla_32_bit_testbench/Cout_check
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# End time: 18:03:28 on Oct 08,2021, Elapsed time: 0:02:56
# Errors: 0, Warnings: 18
# vsim work.cla_32_bit_testbench 
# Start time: 18:03:28 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[4]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[5]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[6]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[7]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_32_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P'.
# Executing ONERROR command at macro ./cla_32_bit.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G'.
# Executing ONERROR command at macro ./cla_32_bit.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/P_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/G_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 14
add wave -position insertpoint  \
sim:/cla_32_bit_testbench/clk \
sim:/cla_32_bit_testbench/slow_clk \
sim:/cla_32_bit_testbench/A \
sim:/cla_32_bit_testbench/B \
sim:/cla_32_bit_testbench/Cin \
sim:/cla_32_bit_testbench/S \
sim:/cla_32_bit_testbench/Cout \
sim:/cla_32_bit_testbench/S_check \
sim:/cla_32_bit_testbench/Cout_check
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla_32_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[4]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[5]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[6]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[7]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[4]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[5]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[6]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[7]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 194
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(194): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v failed with 1 errors.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[4]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[5]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[6]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[7]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# End time: 18:12:06 on Oct 08,2021, Elapsed time: 0:08:38
# Errors: 0, Warnings: 18
# vsim work.cla_32_bit_testbench 
# Start time: 18:12:06 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 65
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(65): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 72
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(72): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 79
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(79): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 86
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(86): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 93
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(93): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 100
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(100): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 107
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(107): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 114
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(114): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
quit -sim
# End time: 18:12:20 on Oct 08,2021, Elapsed time: 0:00:14
# Errors: 0, Warnings: 17
vsim work.cla_32_bit_testbench
# vsim work.cla_32_bit_testbench 
# Start time: 18:12:25 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 65
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(65): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 72
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(72): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 79
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(79): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 86
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(86): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 93
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(93): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 100
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(100): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 107
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(107): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 114
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(114): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_32_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
# Load canceled
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[4]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[5]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[6]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[7]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[4]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[4]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[5]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[5]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[6]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[6]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[7]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[7]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[4]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[4]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[5]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[5]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[6]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[6]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[7]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[7]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 196
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(196): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# End time: 18:27:33 on Oct 08,2021, Elapsed time: 0:15:08
# Errors: 0, Warnings: 2
# vsim work.cla_32_bit_testbench 
# Start time: 18:27:33 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 84
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(84): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 91
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(91): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 98
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(98): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 105
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(105): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 112
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(112): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 119
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(119): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 126
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(126): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 133
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(133): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_32_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(81): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(88): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(95): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(102): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(109): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(116): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(123): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(130): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# End time: 18:31:35 on Oct 08,2021, Elapsed time: 0:04:02
# Errors: 0, Warnings: 18
# vsim work.cla_32_bit_testbench 
# Start time: 18:31:35 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(81): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(88): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(95): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(102): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(109): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(116): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(123): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(130): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_32_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v failed with 3 errors.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 1 failed with 3 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of cla_4_bit_module.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.cla_4_bit_testbench
# End time: 18:49:47 on Oct 08,2021, Elapsed time: 0:18:12
# Errors: 0, Warnings: 21
# vsim work.cla_4_bit_testbench 
# Start time: 18:49:47 on Oct 08,2021
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# WARNING: No extended dataflow license exists
do cla_4_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(25)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 25
quit -sim
# End time: 18:50:08 on Oct 08,2021, Elapsed time: 0:00:21
# Errors: 0, Warnings: 1
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of cla_4_bit_module.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 18:52:44 on Oct 08,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do cla_32_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/clk'.
# Executing ONERROR command at macro ./cla_32_bit.do line 3
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/slow_clk'.
# Executing ONERROR command at macro ./cla_32_bit.do line 4
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/A'.
# Executing ONERROR command at macro ./cla_32_bit.do line 5
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/B'.
# Executing ONERROR command at macro ./cla_32_bit.do line 6
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/Cin'.
# Executing ONERROR command at macro ./cla_32_bit.do line 7
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/S'.
# Executing ONERROR command at macro ./cla_32_bit.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/Cout'.
# Executing ONERROR command at macro ./cla_32_bit.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/S_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/cla_32_bit_testbench/Cout_check'.
# Executing ONERROR command at macro ./cla_32_bit.do line 11
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v(45)
#    Time: 200 us  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v line 45
quit -sim
# End time: 18:53:01 on Oct 08,2021, Elapsed time: 0:00:17
# Errors: 0, Warnings: 2
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of cla_4_bit_module.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# vsim work.cla_32_bit_testbench 
# Start time: 18:53:11 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(81): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(88): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(95): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(102): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(109): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(116): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(123): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(130): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v failed with 3 errors.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of cla_4_bit_module.v was successful.
# 14 compiles, 2 failed with 3 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v failed with 3 errors.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v failed with 1 errors.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 2 failed with 4 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v failed with 1 errors.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v failed with 14 errors.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v failed with 1 errors.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 3 failed with 16 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v failed with 1 errors.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v failed with 14 errors.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v failed with 1 errors.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 3 failed with 16 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v failed with 1 errors.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 1 failed with 1 error.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
vsim work.cla_4_bit_testbench
# End time: 19:20:07 on Oct 08,2021, Elapsed time: 0:26:56
# Errors: 0, Warnings: 29
# vsim work.cla_4_bit_testbench 
# Start time: 19:20:07 on Oct 08,2021
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# WARNING: No extended dataflow license exists
do cla_4_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(26)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 26
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# Warning in wave window restart: (vish-4014) No objects found matching '/cla_4_bit_testbench/P_check'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/cla_4_bit_testbench/G_check'. 
quit -sim
# End time: 19:23:35 on Oct 08,2021, Elapsed time: 0:03:28
# Errors: 0, Warnings: 1
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
vsim work.cla_4_bit_testbench
# vsim work.cla_4_bit_testbench 
# Start time: 19:23:49 on Oct 08,2021
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# WARNING: No extended dataflow license exists
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
do cla_4_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/P_check'.
# Executing ONERROR command at macro ./cla_4_bit.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/cla_4_bit_testbench/G_check'.
# Executing ONERROR command at macro ./cla_4_bit.do line 13
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(26)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 26
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla_4_bit.do
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
vsim work.cla_4_bit_testbench
# End time: 19:27:42 on Oct 08,2021, Elapsed time: 0:03:53
# Errors: 0, Warnings: 3
# vsim work.cla_4_bit_testbench 
# Start time: 19:27:42 on Oct 08,2021
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# WARNING: No extended dataflow license exists
ruj -all
# invalid command name "ruj"
do cla_4_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(26)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 26
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(26)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 26
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(26)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 26
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(26)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 26
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(26)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 26
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(26)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 26
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# End time: 19:39:51 on Oct 08,2021, Elapsed time: 0:12:09
# Errors: 0, Warnings: 2
# vsim work.cla_32_bit_testbench 
# Start time: 19:39:51 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(81): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(88): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(95): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(102): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(109): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(116): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(123): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(130): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/cla_32_bit_testbench/clk \
sim:/cla_32_bit_testbench/slow_clk \
sim:/cla_32_bit_testbench/A \
sim:/cla_32_bit_testbench/B \
sim:/cla_32_bit_testbench/Cin \
sim:/cla_32_bit_testbench/S \
sim:/cla_32_bit_testbench/Cout \
sim:/cla_32_bit_testbench/S_check \
sim:/cla_32_bit_testbench/Cout_check
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla_32_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(81): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(88): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(95): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(102): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(109): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(116): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(123): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(130): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(81): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(88): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(95): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(102): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(109): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(116): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(123): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(130): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(81): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(88): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(95): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(102): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(109): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(116): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(123): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(130): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(81): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(88): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(95): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(102): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(109): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(116): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(123): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(130): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v failed with 1 errors.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 1 failed with 1 error.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(81): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(88): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(95): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(102): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(109): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(116): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(123): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(130): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(81): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(88): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(95): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(102): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(109): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(116): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(123): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(130): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 81
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(81): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 88
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(88): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 95
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(95): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 102
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(102): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 109
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(109): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 116
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(116): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 123
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(123): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Pout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Gout'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 130
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(130): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit_adder
# Loading work.cla_32_bit_module
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'C'.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/cla File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 30
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 32
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(32): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 39
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(39): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 53
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(53): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 60
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(60): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 67
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(67): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 74
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(74): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 81
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(81): [TFMPC] - Missing connection for port 'Cout'.
run -all
# No Design Loaded!
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# vsim work.cla_32_bit_testbench 
# Start time: 19:39:51 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit_adder
# Loading work.cla_32_bit_module
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'C'.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/cla File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 30
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 32
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(32): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 39
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(39): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 53
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(53): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 60
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(60): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 67
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(67): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 74
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(74): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 81
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(81): [TFMPC] - Missing connection for port 'Cout'.
# Error loading design
# End time: 19:55:06 on Oct 08,2021, Elapsed time: 0:15:15
# Errors: 2, Warnings: 34
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_module.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit_adder.v was successful.
# Compile of cla_32_bit_module.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 16 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# vsim work.cla_32_bit_testbench 
# Start time: 19:56:35 on Oct 08,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit_adder
# Loading work.cla_32_bit_module
# Loading work.cla_4_bit_adder
# Loading work.cla_4_bit_module
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c0'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c0 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 32
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(32): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c1 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 39
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(39): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c2'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c2 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c3'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c3 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 53
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(53): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c4'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c4 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 60
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(60): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c5'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c5 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 67
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(67): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c6'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c6 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 74
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(74): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c7'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/c7 File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v Line: 81
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v(81): [TFMPC] - Missing connection for port 'Cout'.
do cla_32_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(35)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 35
