-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fwd_fft_VITIS_LOOP_258_8_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ctrl1_reg_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    ctrl1_reg_empty_n : IN STD_LOGIC;
    ctrl1_reg_read : OUT STD_LOGIC;
    out_fft_03_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    out_fft_03_ce0 : OUT STD_LOGIC;
    out_fft_03_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    out_fft_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    out_fft_14_ce0 : OUT STD_LOGIC;
    out_fft_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    c_fft_row_op_st_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_fft_row_op_st_full_n : IN STD_LOGIC;
    c_fft_row_op_st_write : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    Row_Buffer_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Row_Buffer_full_n : IN STD_LOGIC;
    Row_Buffer_write : OUT STD_LOGIC );
end;


architecture behav of fwd_fft_VITIS_LOOP_258_8_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ctrl1_reg_blk_n : STD_LOGIC;
    signal c_fft_row_op_st_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal Row_Buffer_blk_n : STD_LOGIC;
    signal or_ln263_reg_251 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_138_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_reg_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln263_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln258_fu_211_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln258_reg_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln1057_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln219_fu_200_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_70 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal ap_block_state1 : BOOLEAN;
    signal tmp_i_fu_225_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_156_fu_146_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ctrl2_reg_load_cast_cast_fu_150_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal pny_cast_fu_142_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_i_i_fu_154_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal lshr_ln_fu_166_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1061_fu_176_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmp_i_i_fu_160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln263_fu_180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln174_2_fu_221_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln174_fu_217_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln1057_fu_206_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    x_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ctrl1_reg_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                x_fu_70 <= ap_const_lv8_0;
            elsif ((not(((c_fft_row_op_st_full_n = ap_const_logic_0) or ((or_ln263_reg_251 = ap_const_lv1_0) and (ap_const_logic_0 = Row_Buffer_full_n)))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                x_fu_70 <= add_ln258_reg_258;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln258_reg_258 <= add_ln258_fu_211_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_reg_246 <= empty_fu_138_p1;
                or_ln263_reg_251 <= or_ln263_fu_186_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ctrl1_reg_empty_n, c_fft_row_op_st_full_n, Row_Buffer_full_n, ap_CS_fsm_state3, or_ln263_reg_251, ap_CS_fsm_state2, icmp_ln1057_fu_206_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ctrl1_reg_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln1057_fu_206_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((c_fft_row_op_st_full_n = ap_const_logic_0) or ((or_ln263_reg_251 = ap_const_lv1_0) and (ap_const_logic_0 = Row_Buffer_full_n)))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;

    Row_Buffer_blk_n_assign_proc : process(Row_Buffer_full_n, ap_CS_fsm_state3, or_ln263_reg_251)
    begin
        if (((or_ln263_reg_251 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            Row_Buffer_blk_n <= Row_Buffer_full_n;
        else 
            Row_Buffer_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Row_Buffer_din <= tmp_i_fu_225_p3;

    Row_Buffer_write_assign_proc : process(c_fft_row_op_st_full_n, Row_Buffer_full_n, ap_CS_fsm_state3, or_ln263_reg_251)
    begin
        if ((not(((c_fft_row_op_st_full_n = ap_const_logic_0) or ((or_ln263_reg_251 = ap_const_lv1_0) and (ap_const_logic_0 = Row_Buffer_full_n)))) and (or_ln263_reg_251 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            Row_Buffer_write <= ap_const_logic_1;
        else 
            Row_Buffer_write <= ap_const_logic_0;
        end if; 
    end process;

    add_ln258_fu_211_p2 <= std_logic_vector(unsigned(x_fu_70) + unsigned(ap_const_lv8_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, ctrl1_reg_empty_n)
    begin
        if (((ap_start = ap_const_logic_0) or (ctrl1_reg_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(c_fft_row_op_st_full_n, Row_Buffer_full_n, or_ln263_reg_251)
    begin
        if (((c_fft_row_op_st_full_n = ap_const_logic_0) or ((or_ln263_reg_251 = ap_const_lv1_0) and (ap_const_logic_0 = Row_Buffer_full_n)))) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, ctrl1_reg_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ctrl1_reg_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state3_assign_proc : process(c_fft_row_op_st_full_n, Row_Buffer_full_n, or_ln263_reg_251)
    begin
                ap_block_state3 <= ((c_fft_row_op_st_full_n = ap_const_logic_0) or ((or_ln263_reg_251 = ap_const_lv1_0) and (ap_const_logic_0 = Row_Buffer_full_n)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln1057_fu_206_p2)
    begin
        if (((icmp_ln1057_fu_206_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln1057_fu_206_p2)
    begin
        if (((icmp_ln1057_fu_206_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln174_2_fu_221_p1 <= out_fft_14_q0;
    bitcast_ln174_fu_217_p1 <= out_fft_03_q0;

    c_fft_row_op_st_blk_n_assign_proc : process(c_fft_row_op_st_full_n, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            c_fft_row_op_st_blk_n <= c_fft_row_op_st_full_n;
        else 
            c_fft_row_op_st_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    c_fft_row_op_st_din <= tmp_i_fu_225_p3;

    c_fft_row_op_st_write_assign_proc : process(c_fft_row_op_st_full_n, Row_Buffer_full_n, ap_CS_fsm_state3, or_ln263_reg_251)
    begin
        if ((not(((c_fft_row_op_st_full_n = ap_const_logic_0) or ((or_ln263_reg_251 = ap_const_lv1_0) and (ap_const_logic_0 = Row_Buffer_full_n)))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            c_fft_row_op_st_write <= ap_const_logic_1;
        else 
            c_fft_row_op_st_write <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i_fu_160_p2 <= "1" when (pny_cast_fu_142_p1 = sub_i_i_fu_154_p2) else "0";

    ctrl1_reg_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ctrl1_reg_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ctrl1_reg_blk_n <= ctrl1_reg_empty_n;
        else 
            ctrl1_reg_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl1_reg_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ctrl1_reg_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ctrl1_reg_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ctrl1_reg_read <= ap_const_logic_1;
        else 
            ctrl1_reg_read <= ap_const_logic_0;
        end if; 
    end process;

    ctrl2_reg_load_cast_cast_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_156_fu_146_p1),9));
    empty_156_fu_146_p1 <= p_read1(8 - 1 downto 0);
    empty_fu_138_p1 <= ctrl1_reg_dout(8 - 1 downto 0);
    icmp_ln1057_fu_206_p2 <= "1" when (x_fu_70 = empty_reg_246) else "0";
    icmp_ln263_fu_180_p2 <= "1" when (signed(zext_ln1061_fu_176_p1) > signed(p_read2)) else "0";
    lshr_ln_fu_166_p4 <= ctrl1_reg_dout(31 downto 24);
    or_ln263_fu_186_p2 <= (icmp_ln263_fu_180_p2 or cmp_i_i_fu_160_p2);
    out_fft_03_address0 <= zext_ln219_fu_200_p1(6 - 1 downto 0);

    out_fft_03_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_fft_03_ce0 <= ap_const_logic_1;
        else 
            out_fft_03_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_fft_14_address0 <= zext_ln219_fu_200_p1(6 - 1 downto 0);

    out_fft_14_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_fft_14_ce0 <= ap_const_logic_1;
        else 
            out_fft_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pny_cast_fu_142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read),9));
    sub_i_i_fu_154_p2 <= std_logic_vector(unsigned(ctrl2_reg_load_cast_cast_fu_150_p1) + unsigned(ap_const_lv9_1FF));
    tmp_i_fu_225_p3 <= (bitcast_ln174_2_fu_221_p1 & bitcast_ln174_fu_217_p1);
    zext_ln1061_fu_176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_166_p4),32));
    zext_ln219_fu_200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_fu_70),64));
end behav;
