Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/tago/Dropbox/OUT/EE52/quartus/ --output-directory=C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/ --report-file=bsf:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.qsys
Progress: Loading quartus/sopc_scope_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios
Progress: Adding jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag
Progress: Adding ram [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module ram
Progress: Adding pin_sharer [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module pin_sharer
Progress: Adding bridge [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module bridge
Progress: Adding rom [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module rom
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding i2c_ctrl [i2c_opencores 13.0]
Progress: Parameterizing module i2c_ctrl
Progress: Adding penirq [altera_avalon_pio 13.1]
Progress: Parameterizing module penirq
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding vram [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module vram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc_scope_sys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/tago/Dropbox/OUT/EE52/quartus/ --output-directory=C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.html --report-file=sopcinfo:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.sopcinfo --report-file=cmp:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.cmp --report-file=qip:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/sopc_scope_sys.qip --report-file=svd --report-file=regmap:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/sopc_scope_sys.regmap --report-file=debuginfo:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/sopc_scope_sys.debuginfo --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.qsys --language=VHDL
Progress: Loading quartus/sopc_scope_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios
Progress: Adding jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag
Progress: Adding ram [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module ram
Progress: Adding pin_sharer [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module pin_sharer
Progress: Adding bridge [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module bridge
Progress: Adding rom [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module rom
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding i2c_ctrl [i2c_opencores 13.0]
Progress: Parameterizing module i2c_ctrl
Progress: Adding penirq [altera_avalon_pio 13.1]
Progress: Parameterizing module penirq
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding vram [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module vram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc_scope_sys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc_scope_sys: Generating sopc_scope_sys "sopc_scope_sys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 47 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 8 modules, 34 connections
Info: merlin_translator_transform: After transform: 17 modules, 70 connections
Info: merlin_domain_transform: After transform: 34 modules, 180 connections
Info: merlin_router_transform: After transform: 43 modules, 216 connections
Info: merlin_traffic_limiter_transform: After transform: 45 modules, 226 connections
Info: merlin_burst_transform: After transform: 49 modules, 242 connections
Info: merlin_network_to_switch_transform: After transform: 66 modules, 295 connections
Info: merlin_width_transform: After transform: 72 modules, 319 connections
Info: limiter_update_transform: After transform: 72 modules, 321 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 74 modules, 394 connections
Info: merlin_hierarchy_transform: After transform: 11 modules, 46 connections
Info: merlin_mm_transform: After transform: 11 modules, 46 connections
Info: merlin_interrupt_mapper_transform: After transform: 12 modules, 50 connections
Info: reset_adaptation_transform: After transform: 14 modules, 52 connections
Info: nios: Starting RTL generation for module 'sopc_scope_sys_nios'
Info: nios:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=sopc_scope_sys_nios --dir=C:/Users/tago/AppData/Local/Temp/alt6204_5082198733334459477.dir/0243_nios_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/tago/AppData/Local/Temp/alt6204_5082198733334459477.dir/0243_nios_gen//sopc_scope_sys_nios_processor_configuration.pl  --do_build_sim=0  ]
Info: nios: # 2014.05.14 16:13:22 (*) Starting Nios II generation
Info: nios: # 2014.05.14 16:13:22 (*)   Checking for plaintext license.
Info: nios: # 2014.05.14 16:13:23 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios: # 2014.05.14 16:13:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios: # 2014.05.14 16:13:23 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios: # 2014.05.14 16:13:23 (*)   Plaintext license not found.
Info: nios: # 2014.05.14 16:13:23 (*)   Checking for encrypted license (non-evaluation).
Info: nios: # 2014.05.14 16:13:24 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios: # 2014.05.14 16:13:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios: # 2014.05.14 16:13:24 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios: # 2014.05.14 16:13:24 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios: # 2014.05.14 16:13:24 (*)   Elaborating CPU configuration settings
Info: nios: # 2014.05.14 16:13:24 (*)   Creating all objects for CPU
Info: nios: # 2014.05.14 16:13:24 (*)     Testbench
Info: nios: # 2014.05.14 16:13:25 (*)     Instruction decoding
Info: nios: # 2014.05.14 16:13:25 (*)       Instruction fields
Info: nios: # 2014.05.14 16:13:25 (*)       Instruction decodes
Info: nios: # 2014.05.14 16:13:26 (*)       Signals for RTL simulation waveforms
Info: nios: # 2014.05.14 16:13:26 (*)       Instruction controls
Info: nios: # 2014.05.14 16:13:26 (*)     Pipeline frontend
Info: nios: # 2014.05.14 16:13:26 (*)     Pipeline backend
Info: nios: # 2014.05.14 16:13:30 (*)   Generating RTL from CPU objects
Info: nios: # 2014.05.14 16:13:35 (*)   Creating encrypted RTL
Info: nios: # 2014.05.14 16:13:36 (*) Done Nios II generation
Info: nios: Done RTL generation for module 'sopc_scope_sys_nios'
Info: nios: "sopc_scope_sys" instantiated altera_nios2_qsys "nios"
Error: Generation stopped, 11 or more modules remaining
Info: sopc_scope_sys: Done "sopc_scope_sys" with 13 modules, 16 files, 631629 bytes
Error: ip-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
