<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6252527 - Interface unit for serial-to-parallel conversion and/or parallel-to-serial ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Interface unit for serial-to-parallel conversion and/or parallel-to-serial conversion"><meta name="DC.contributor" content="Yil-suk Yang" scheme="inventor"><meta name="DC.contributor" content="Hyundai Electronics Industries Co., Ltd." scheme="assignee"><meta name="DC.date" content="1998-11-30" scheme="dateSubmitted"><meta name="DC.description" content="A serial communication interface is provided in which the data length operating mode is selectable. Based on the selected data length operating mode, serial-to-parallel and/or parallel-to-serial conversion takes place in data blocks of the selected data length."><meta name="DC.date" content="2001-6-26" scheme="issued"><meta name="DC.relation" content="US:4231084" scheme="references"><meta name="DC.relation" content="US:4408272" scheme="references"><meta name="DC.relation" content="US:4502115" scheme="references"><meta name="DC.relation" content="US:5086388" scheme="references"><meta name="DC.relation" content="US:5347523" scheme="references"><meta name="DC.relation" content="US:5502837" scheme="references"><meta name="DC.relation" content="US:5935237" scheme="references"><meta name="citation_reference" content="SH7040 Series (Hardware User Manual), Hitachi, Rev. 2.0 Preliminary, Dec. 9, 1996."><meta name="citation_patent_number" content="US:6252527"><meta name="citation_patent_application_number" content="US:09/200,935"><link rel="canonical" href="http://www.google.com/patents/US6252527"/><meta property="og:url" content="http://www.google.com/patents/US6252527"/><meta name="title" content="Patent US6252527 - Interface unit for serial-to-parallel conversion and/or parallel-to-serial conversion"/><meta name="description" content="A serial communication interface is provided in which the data length operating mode is selectable. Based on the selected data length operating mode, serial-to-parallel and/or parallel-to-serial conversion takes place in data blocks of the selected data length."/><meta property="og:title" content="Patent US6252527 - Interface unit for serial-to-parallel conversion and/or parallel-to-serial conversion"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("5VfsU-esIOa3sQS_9YKoCg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("USA"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("5VfsU-esIOa3sQS_9YKoCg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("USA"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6252527?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6252527"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=LkJVBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6252527&amp;usg=AFQjCNHhAPTC_ZfRLa2_u_1a4iZH-oiO2w" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6252527.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6252527.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6252527" style="display:none"><span itemprop="description">A serial communication interface is provided in which the data length operating mode is selectable. Based on the selected data length operating mode, serial-to-parallel and/or parallel-to-serial conversion takes place in data blocks of the selected data length....</span><span itemprop="url">http://www.google.com/patents/US6252527?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6252527 - Interface unit for serial-to-parallel conversion and/or parallel-to-serial conversion</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6252527 - Interface unit for serial-to-parallel conversion and/or parallel-to-serial conversion" title="Patent US6252527 - Interface unit for serial-to-parallel conversion and/or parallel-to-serial conversion"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6252527 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/200,935</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jun 26, 2001</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Nov 30, 1998</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jun 3, 1998</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/DE19900151A1">DE19900151A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09200935, </span><span class="patent-bibdata-value">200935, </span><span class="patent-bibdata-value">US 6252527 B1, </span><span class="patent-bibdata-value">US 6252527B1, </span><span class="patent-bibdata-value">US-B1-6252527, </span><span class="patent-bibdata-value">US6252527 B1, </span><span class="patent-bibdata-value">US6252527B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Yil-suk+Yang%22">Yil-suk Yang</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Hyundai+Electronics+Industries+Co.,+Ltd.%22">Hyundai Electronics Industries Co., Ltd.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6252527.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6252527.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6252527.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (7),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (1),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (7),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (6),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (19)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=LkJVBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6252527&usg=AFQjCNFrd8i5LUxzp6hYPycIO-IazVC6bw">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=LkJVBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6252527&usg=AFQjCNE0HDhCry2wheyeRnbuy_RUISGDGg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=LkJVBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6252527B1%26KC%3DB1%26FT%3DD&usg=AFQjCNEC4PUCIxqqoJzNZ9i5LQ34CwBmBg">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54776245" lang="EN" load-source="patent-office">Interface unit for serial-to-parallel conversion and/or parallel-to-serial conversion</invention-title></span><br><span class="patent-number">US 6252527 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA72575779" lang="EN" load-source="patent-office"> <div class="abstract">A serial communication interface is provided in which the data length operating mode is selectable. Based on the selected data length operating mode, serial-to-parallel and/or parallel-to-serial conversion takes place in data blocks of the selected data length.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(6)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6252527B1/US06252527-20010626-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6252527B1/US06252527-20010626-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6252527B1/US06252527-20010626-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6252527B1/US06252527-20010626-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6252527B1/US06252527-20010626-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6252527B1/US06252527-20010626-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6252527B1/US06252527-20010626-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6252527B1/US06252527-20010626-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6252527B1/US06252527-20010626-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6252527B1/US06252527-20010626-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6252527B1/US06252527-20010626-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6252527B1/US06252527-20010626-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(34)</span></span></div><div class="patent-text"><div mxw-id="PCLM28659943" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6252527-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A data conversion interface, comprising:</div>
      <div class="claim-text">a clock signal generator generating a clock signal in response to a mode signal, said mode signal indicating operation in one of at least a first and second data length transfer mode; and </div>
      <div class="claim-text">a serial-to-parallel converter receiving the clock signal, the mode signal and serial data, and converting the serial data into parallel data having a data length as set forth in the mode signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6252527-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The interface of claim <b>1</b>, wherein the first data length is 8 bits and the second data length is 16 bits.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6252527-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The interface of claim <b>2</b>, wherein the clock signal generator generates a mod <b>3</b> clock signal when the mode signal indicates the first data length and generates a mod <b>4</b> clock signal when the mode signal indicates the second data length.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6252527-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The interface of claim <b>1</b>, wherein the clock signal generator generates a mod <b>3</b> clock signal when the mode signal indicates the first data length and generates a mod <b>4</b> clock signal when the mode signal indicates the second data length.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6252527-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The interface of claim <b>1</b>, wherein the serial-to parallel converter comprises:</div>
      <div class="claim-text">a first transfer unit having a first storage capacity equal to said first data length, storing a first portion of the serial data and converting the stored first portion of the serial data into parallel data of the first data length; </div>
      <div class="claim-text">a second transfer unit having a second storage capacity, a total of the first and second storage capacities equaling the second data length, the second transfer unit storing a second portion of the serial data and converting the stored second portion of the serial data to parallel data of a length equal to the second storage capacity. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6252527-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The interface of claim <b>5</b>, wherein the serial-to-parallel converter further comprises:</div>
      <div class="claim-text">an enabling control circuit controlling whether the second portion of the serial data is one of same as and different from the first portion of the serial data based on the mode signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6252527-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The interface of claim <b>6</b>, wherein the enabling control circuit controls the input of serial data to the second transfer unit such that when the mode signal indicates the first data length transfer mode, the second portion of the serial data is the same as the first portion of the serial data, and when the mode signal indicates the second data length transfer mode, the second portion of the serial data is different from the first portion of the serial data.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6252527-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The interface of claim <b>5</b>, wherein</div>
      <div class="claim-text">the first transfer unit includes a first shift register having a length equal to the first data length, and shifts the serial data through the first shift register in response to the clock signal, and outputs the serial data stored in the first shift register in parallel at a predetermined interval; </div>
      <div class="claim-text">the second transfer unit includes a second shift register having a length equal to the second data length minus the first data length, in a first state the second transfer unit shifts the serial data output from the first shift register through the second shift register in response to the clock signal, in a second state the second transfer unit shifts the serial data input to the first shift register through the second shift register, and the second transfer unit outputs the serial data stored in the second shift register in parallel at the predetermined interval; and </div>
      <div class="claim-text">a state control unit controlling a state of the second transfer unit based on the mode signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6252527-B1-CLM-00009" class="claim">
      <div class="claim-text">9. The interface of claim <b>8</b>, wherein the state control unit receives the serial data output from the first shift register, prevents the serial data output from the first shift register from being input to the second shift register when the mode signal indicates the first data length transfer mode, receives the serial data input to the first shift register, and supplies the serial data input to the first shift register to a serial input of the second shift register when the mode signal indicates the first data length transfer mode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6252527-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The interface of claim <b>9</b>, wherein the state control unit supplies the serial data output from the first shift register to the serial input of the second shift register when the mode signal indicates the second data length transfer mode, and prevents the serial data input to the first shift register from being input by the second shift register when the mode signal indicates the second data length transfer mode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6252527-B1-CLM-00011" class="claim">
      <div class="claim-text">11. The interface of claim <b>8</b>, wherein the state control unit receives the serial data output from the first shift register, supplies the serial data output from the first shift register to a serial input of the second shift register when the mode signal indicates the second data length transfer mode, receives the serial data input to the first shift register, and prevents the serial data input to the first shift register from being input by the second shift register when the mode signal indicates the second data length transfer mode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6252527-B1-CLM-00012" class="claim">
      <div class="claim-text">12. The interface of claim <b>8</b>, wherein the enable control circuit comprises:</div>
      <div class="claim-text">a first AND gate receiving the serial data output from the first shift register and the mode signal; </div>
      <div class="claim-text">an inverter inverting the mode signal; </div>
      <div class="claim-text">a second AND gate receiving output from the inverter and the serial data input to the first shift register; and </div>
      <div class="claim-text">an OR gate receiving output from the first and second AND gates, and an output of the OR gate connected to a serial input of the second shift register. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6252527-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The interface of claim <b>8</b>, wherein the clock generator generates the clock signal to have a first number of pulses during the predetermined interval when the mode signal indicates the first data length transfer mode, and generates the clock signal to have a second number of pulses during the predetermined interval when the mode signal indicates the second data length transfer mode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6252527-B1-CLM-00014" class="claim">
      <div class="claim-text">14. The interface of claim <b>13</b>, wherein the first number of pulses equals the first data length and the second number of pulses equals the second data length.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6252527-B1-CLM-00015" class="claim">
      <div class="claim-text">15. The interface of claim <b>5</b>, wherein</div>
      <div class="claim-text">the first transfer unit performs the serial-to-parallel conversion operation based on a read signal; and </div>
      <div class="claim-text">the second transfer unit performs the serial-to-parallel conversion operation based on the read signal and output from the enable control unit. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6252527-B1-CLM-00016" class="claim">
      <div class="claim-text">16. The interface of claim <b>1</b>, wherein the amount of time spent converting the serial data into parallel data for both the first and second data lengths is constant.</div>
    </div>
    </div> <div class="claim"> <div num="17" id="US-6252527-B1-CLM-00017" class="claim">
      <div class="claim-text">17. A data conversion interface, comprising:</div>
      <div class="claim-text">a clock signal generator generating a clock signal in response to a mode signal, said mode signal indicating operation in one of at least a first and second data length transfer mode; and </div>
      <div class="claim-text">a parallel-to-serial converter receiving the clock signal, the mode signal and parallel data, and converting the parallel data into serial data having a data length as set forth in the mode signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6252527-B1-CLM-00018" class="claim">
      <div class="claim-text">18. The interface of claim <b>17</b>, wherein the first data length is 8 bits and the second data length is 16 bits.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6252527-B1-CLM-00019" class="claim">
      <div class="claim-text">19. The interface of claim <b>18</b>, wherein the clock signal generator generates a mod <b>3</b> clock signal when the mode signal indicates the first data length and generates a mod <b>4</b> clock signal when the mode signal indicates the second data length.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6252527-B1-CLM-00020" class="claim">
      <div class="claim-text">20. The interface of claim <b>17</b>, wherein the clock signal generator generates a mod <b>3</b> clock signal when the mode signal indicates the first data length and generates a mod <b>4</b> clock signal when the mode signal indicates the second data length.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" id="US-6252527-B1-CLM-00021" class="claim">
      <div class="claim-text">21. The interface of claim <b>17</b>, wherein the parallel-to-serial converter comprises:</div>
      <div class="claim-text">a first transfer unit having a first storage capacity equal to said first data length, storing a least significant bits portion of the parallel data, the least significant bits portion having a width equal to the first data length, and outputting the stored least significant bits portion as serial data; </div>
      <div class="claim-text">a second transfer unit having a second storage capacity, a total of the first and second storage capacities equaling the second data length, the second transfer unit storing a next most significant bits portion of the parallel data, the next most significant bits portion having a width equal to the second storage capacity, and outputting the next most significant bits portion as serial data; and </div>
      <div class="claim-text">transfer control unit controlling whether the serial data output from the second transfer unit is output from the parallel-to-serial converter based on the mode signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" id="US-6252527-B1-CLM-00022" class="claim">
      <div class="claim-text">22. The interface of claim <b>21</b>, wherein</div>
      <div class="claim-text">the first transfer unit includes a first shift register having a length equal to the first data length, the first transfer unit inputs the least significant bits portion into the first shift register at a predetermined interval and shifts the least significant bits portion out of the first register as serial data in response to the clock signal; </div>
      <div class="claim-text">the second transfer unit includes a second shift register having a length equal to the second data length minus the first data length, the second transfer unit inputs the next significant bits portion into the second shift register at the predetermined interval, and shifts the next significant bits portion out of the second shift register as serial data in response to the clock signal; and </div>
      <div class="claim-text">the transfer control unit controls whether the serial data output from the second shift register is supplied to a serial input of the first shift register. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" id="US-6252527-B1-CLM-00023" class="claim">
      <div class="claim-text">23. The interface of claim <b>22</b>, wherein the transfer control unit receives the serial data output from the second shift register, and prevents the serial data output from second first shift register from being input to the first shift register when the mode signal indicates the first data length transfer mode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" id="US-6252527-B1-CLM-00024" class="claim">
      <div class="claim-text">24. The interface of claim <b>23</b>, wherein the transfer control unit permits the serial data output from the second shift register to be input by the first shift register when the mode signal indicates the second data length transfer mode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="25" id="US-6252527-B1-CLM-00025" class="claim">
      <div class="claim-text">25. The interface of claim <b>24</b>, wherein the transfer control unit comprises:</div>
      <div class="claim-text">a first AND gate receiving the serial data output from the second shift register and the mode signal; </div>
      <div class="claim-text">an inverter inverting the mode signal; </div>
      <div class="claim-text">a second AND gate receiving output from the inverter and a logic level 0 voltage; and </div>
      <div class="claim-text">an OR gate receiving output from the first and second AND gates, and an output of the OR gate connected to a serial input of the first shift register. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="26" id="US-6252527-B1-CLM-00026" class="claim">
      <div class="claim-text">26. The interface of claim <b>23</b>, wherein the transfer control unit supplies a first logic state to a serial input of the first shift register when the mode signal indicates the first data length transfer operation.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="27" id="US-6252527-B1-CLM-00027" class="claim">
      <div class="claim-text">27. The interface of claim <b>22</b>, wherein the clock generator generates the clock signal to have a first number of pulses during the predetermined interval when the mode signal indicates the first data length transfer mode, and generates the clock signal to have a second number of pulses during the predetermined interval when the mode signal indicates the second data length transfer mode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="28" id="US-6252527-B1-CLM-00028" class="claim">
      <div class="claim-text">28. The interface of claim <b>27</b>, wherein the first number of pulses equals the first data length and the second number of pulses equals the second data length.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="29" id="US-6252527-B1-CLM-00029" class="claim">
      <div class="claim-text">29. The interface of claim <b>21</b>, wherein</div>
      <div class="claim-text">the first transfer unit performs the parallel-to-serial conversion operation based on a write signal; and </div>
      <div class="claim-text">the second transfer unit performs the parallel-to-serial conversion operation based on the write signal and output from the transfer control unit. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="30" id="US-6252527-B1-CLM-00030" class="claim">
      <div class="claim-text">30. The interface of claim <b>29</b>, wherein</div>
      <div class="claim-text">the serial-to parallel converter includes, </div>
      <div class="claim-text">a first transfer unit having a first storage capacity equal to said first data length, storing a first portion of the serial data and converting the stored first portion of the serial data into parallel data of the first data length, </div>
      <div class="claim-text">a second transfer unit having a second storage capacity, a total of the first and second storage capacities equaling the second data length, the second transfer unit storing a second portion of the serial data and converting the stored second portion of the serial data to parallel data of a length equal to the second storage capacity, and </div>
      <div class="claim-text">an enabling control circuit controlling whether the second portion of the serial data is one of same as and different from the first portion of the serial data based on the mode signal; and </div>
      <div class="claim-text">the parallel-to-serial converter includes, </div>
      <div class="claim-text">a third transfer unit having a third storage capacity equal to said first data length, storing a least significant bits portion of the parallel data, the least significant bits portion having a width equal to the first data length, and outputting the stored least significant bits portion as serial data, </div>
      <div class="claim-text">a fourth transfer unit having a fourth storage capacity, a total of the third and fourth storage capacities equaling the second data length, the fourth transfer unit storing a next most significant bits portion of the parallel data, the next most significant bits portion having a width equal to the fourth storage capacity, and outputting the next most significant bits portion as serial data, and </div>
      <div class="claim-text">transfer control unit controlling whether the serial data output from the fourth transfer unit is output from the parallel-to-serial converter based on the mode signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="31" id="US-6252527-B1-CLM-00031" class="claim">
      <div class="claim-text">31. The interface of claim <b>30</b>, wherein</div>
      <div class="claim-text">the first transfer unit includes a first shift register having a length equal to the first data length, and shifts the serial data through the first shift register in response to the clock signal, and outputs the serial data stored in the first shift register in parallel at a predetermined interval; </div>
      <div class="claim-text">the second transfer unit includes a second shift register having a length equal to the second data length minus the first data length, in a first state the second transfer unit shifts the serial data output from the first shift register through the second shift register in response to the clock signal, in a second state the second transfer unit shifts the serial data input to the first shift register through the second shift register, and the second transfer unit outputs the serial data stored in the second shift register in parallel at the predetermined interval; </div>
      <div class="claim-text">a state control unit controlling a state of the second transfer unit based on the mode signal; </div>
      <div class="claim-text">the third transfer unit includes a third shift register having a length equal to the first data length, the third transfer unit inputs the least significant bits portion into the third shift register at a predetermined interval and shifts the least significant bits portion out of the third shift register as serial data in response to the clock signal; </div>
      <div class="claim-text">the fourth transfer unit includes a fourth shift register having a length equal to the second data length minus the first data length, the fourth transfer unit inputs the next significant bits portion into the fourth shift register at the predetermined interval, and shifts the next significant bits portion out of the fourth shift register as serial data in response to the clock signal; and </div>
      <div class="claim-text">the transfer control unit controls whether the serial data output from the fourth shift register is supplied to a serial input of the third shift register. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="32" id="US-6252527-B1-CLM-00032" class="claim">
      <div class="claim-text">32. The interface of claim <b>17</b>, wherein the parallel-to-serial converter temporarily stores the parallel data, and outputs the parallel data in serial in response to a write signal, and output the parallel data in parallel in response to a read signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="33" id="US-6252527-B1-CLM-00033" class="claim">
      <div class="claim-text">33. The interface of claim <b>17</b>, further comprising:</div>
      <div class="claim-text">a serial-to-parallel converter receiving the clock signal, the mode signal and serial data, and converting the serial data into parallel data having a data length as set forth in the mode signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="34" id="US-6252527-B1-CLM-00034" class="claim">
      <div class="claim-text">34. The interface of claim <b>17</b>, wherein the amount of time spent converting the parallel data into serial data for both the first and second data lengths is constant.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54566660" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The present invention relates to a communication interface circuit; and more particularly, to a communication interface circuit which permits selection of the amount of data converted from serial-to-parallel and from parallel-to-serial.</p>
    <p>2. Description of Related Art</p>
    <p>FIG. 1 is a schematic block diagram of a codec interface circuit <b>1</b> connected to a conventional serial communication interface circuit <b>2</b>. As shown, the codec interface circuit <b>1</b> and the conventional serial communication interface circuit <b>2</b> are disposed on different chips which are then connected together. In FIG. 1, a clock divider <b>20</b> receives a master clock signal CLK and an initial count setting SET. The clock divider <b>20</b> divides the master clock CLK into a plurality of low frequency clocks. In FIG. 1, the symbol phi represents the master clock CLK, but of a different phase.</p>
    <p>A clock source selecting unit <b>30</b> receives the plurality of clocks output from the clock divider <b>20</b>, and based on a selection value stored in a register <b>32</b> thereof selects and outputs one of the received clocks. By selecting the plurality of received clocks based on a register value, flexibility exists in setting the system speed. Simply by changing the register value, a designer can alter the system speed.</p>
    <p>A frame generating unit <b>34</b> receives the selected clock SCLK and converts this clock to an even lower frequency clock SYNC. The selected clock SCLK also clocks a transmit unit <b>36</b> and a receive unit <b>38</b>. As shown, the transmit unit <b>36</b> receives a write signal and a read signal. The transmit unit <b>36</b> is in parallel communication with a data bus, and has a serial output TXout. The amount of serial data transferred between the data bus and the transmit unit <b>36</b> is fixed. Conventionally, the width of the parallel data is fixed at either 8 bits or 16 bits. In the conventional serial communication interface circuit <b>2</b> of FIG. 1, the width is shown as 16 bits.</p>
    <p>The receive unit <b>38</b> also receives the read signal, receives parallel communication from the data bus, and has a serial input RXin. Like the transmit unit <b>36</b>, the width of the parallel communication received by the receive unit <b>38</b> is fixed, and is fixed to the same width as the communication between the data bus and the transmit unit <b>36</b>.</p>
    <p>The operation of the transmit unit <b>36</b> and the receive unit <b>38</b> will be described in detail below with respect to FIGS. 2 and 3. FIGS. 2 and 3 illustrate circuit diagrams of the transmit unit <b>36</b> and the receive unit <b>38</b>, respectively.</p>
    <p>A shown in FIG. 2, the transmit unit <b>36</b> includes a first transmit shift register TX<b>1</b> and a second transmit shift register TX<b>2</b>. Both the first and second transmit shifter registers TX<b>1</b> and TX<b>2</b> have the same 8 bit storage capacity, receive the selected clock signal SCLK, receive the read signal, and receive the write signal. The first transmit shift register TX<b>1</b> is connected to the eight most significant bits of the 16 bit wide data bus, and the second transmit shift register TX<b>2</b> is connected to the eight least significant bits of the 16 bit wide data bus. The serial input of the first transmit shift register TX<b>1</b> is connected to ground, and the serial input of the second transmit shift register TX<b>2</b> is connected to the serial output of the first transmit shift register TX<b>1</b>. The serial output of the second transmit shift register TX<b>2</b> serves as the output of the transmit unit <b>36</b>. Typically, both the first and second transmit shift registers TX<b>1</b> and TX<b>2</b> are composed of eight 1 bit shift registers connected in series.</p>
    <p>When a logic high write signal is received, the first and second transmit shift registers TX<b>1</b> and TX<b>2</b> input the parallel data on the data bus. Then, with each pulse of the selected clock SCLK, the first and second transmit shift registers TX<b>1</b> and TX<b>2</b> serially shift the data stored therein from their serial inputs to their serial outputs. Accordingly, as the eight bits of parallel data are serially shifted out from the first transmit shift register TX<b>1</b> to the second transmit shift register TX<b>2</b>, logic level low data is shifted into the first transmit shift register TX<b>1</b> because the serial input thereof is connected to ground. Meanwhile, as the data stored in the second transmit shift register TX<b>2</b> is shifted out, the serial data from the first transmit shift register TX<b>1</b> is shifted in. As the shifting of data out of the second transmit shift register TX<b>1</b> continues, the serial data from the first transmit shift register TX<b>1</b> is eventually shifted out of the second transmit shift register TX<b>2</b>. After sixteen pulses of the selected clock SCLK, the parallel data originally input by the first and second transmit shift registers TX<b>1</b> and TX<b>2</b> is output as serial data.</p>
    <p>When the read signal is logic level low, no parallel input or serial output of data takes place. When the first and second transmit shift registers TX<b>1</b> and TX<b>2</b> receive a logic high read signal, the data stored therein is output in parallel to the data bus.</p>
    <p>Referring to FIG. 3, the receive unit <b>38</b> includes a first receive shift register RX<b>1</b> and a second receive shift register RX<b>2</b>. Both the first and second receive shift registers RX<b>1</b> and RX<b>2</b> have the same <b>8</b> bit storage capacity, receive the selected clock signal SCLK, and receive the read signal. The first receive shift register RX<b>1</b> is connected to the eight most significant bits of the 16 bit wide data bus, and the second receive shift register RX<b>2</b> is connected to the eight least significant bits of the 16 bit wide data bus. The serial input of the second receive shift register RX<b>2</b> is connected to the serial output of the first receive shift register RX<b>1</b>. The serial input of the first receive shift register RX<b>1</b> serves as the serial input for the receive unit <b>38</b>. Both the write enable inputs of the first and second receive shift registers RX<b>1</b> and RX<b>2</b> are disabled by being connected to ground. Typically, both the first and second receive shift registers RX<b>1</b> and RX<b>2</b> are composed of eight 1 bit shift registers connected in series.</p>
    <p>When a logic high read signal is received, the first and second receive shift registers RX<b>1</b> and RX<b>2</b> shift data from their serial inputs to their serial outputs in accordance with the selected clock signal SCLK. Because each of the first and second receive shift registers RX<b>1</b> and RX<b>2</b> is eight bits wide, it takes eight pulses of the selected clock signal SCLK for data to transfer across one of the first and second receive shift registers RX<b>1</b> and RX<b>2</b>. After 16 pulses of the selected clock signal SCLK both the first and second receive shift registers RX<b>1</b> and RX<b>2</b> are filled with new serial data. Then, the first and second receive shift registers RX<b>1</b> and RX<b>2</b> transfer the data stored therein in parallel to the data bus.</p>
    <p>The eight bit serial communication interface has the same structure as the 16 bit serial communication interface described above except that the transfer and receive units in the eight bit serial communication interface include a single transmit shift register and a single receive shift register, respectively.</p>
    <p>Depending on the design at issue, an operator must select between using an 8 or 16 bit serial communication interface. It is desirable, however, for an operator to be able to use a single interface, and then selectively set the interface to either an 8 bit or 16 bit operating mode. Furthermore, while illustrated as two chips, it would also be preferable in terms of improving integration and improving efficiency to place the codec interface circuit and the serial communication interface circuit on a single chip.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>One object of the present invention is to overcome the disadvantages and drawbacks of conventional serial communication interfaces.</p>
    <p>Another object of the present invention is to provide a serial communication interface which allows an operator to select between operation in different bit length modes.</p>
    <p>A further operation of the present invention is to provide a serial communication interface which also provides the function of a codec interface on the same chip.</p>
    <p>These and other objects are achieved by providing a data conversion interface, comprising: a clock signal generator generating a clock signal in response to a mode signal, said mode signal indicating operation in one of at least a first and second data length transfer mode; a serial-to-parallel converter receiving the clock signal, the mode signal and serial data, and converting the serial data into parallel data having a data length as set forth in the mode signal.</p>
    <p>These and other objects are further achieved by providing a data conversion interface, comprising: a clock signal generator generating a clock signal in response to a mode signal, said mode signal indicating operation in one of at least a first and second data length transfer mode; and a parallel-to-serial converter receiving the clock signal, the mode signal and parallel data, and converting the parallel data into serial data having a data length as set forth in the mode signal.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of invention.</p>
    <p>In the drawings:</p>
    <p>FIG. 1 is a schematic block diagram of a conventional serial communication interface circuit;</p>
    <p>FIG. 2 is a circuit diagram of the transmit unit of FIG. 1;</p>
    <p>FIG. 3 is a circuit diagram of the receive unit of FIG. 1;</p>
    <p>FIG. 4 is a schematic block diagram of an embodiment of a serial communication interface circuit according to the present invention;</p>
    <p>FIG. 5 illustrates the codec interface unit in FIG. 4;</p>
    <p>FIG. 6 illustrates the transmit unit of FIG. 4; and</p>
    <p>FIG. 7 illustrates the receive unit of FIG. <b>4</b>.</p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading> <p>FIG. 4 illustrates a schematic block diagram of an embodiment of a serial communication interface according to the present invention. Where the serial communication interface of this embodiment includes the same components as in the conventional serial communication interface of FIG. 1, the same reference numerals have been used to designate those components. Additionally, because of their prior description, the operation of these components will not be described in detail.</p>
    <p>As shown, the serial communication interface of FIG. 4 includes a codec interface unit <b>10</b> which receives the master clock CLK and generates the low frequency clock SYNC and an intermediate frequency clock CDCLK. FIG. 5 illustrates the codec interface unit <b>10</b> in detail. As shown, the codec interface unit <b>10</b> includes a mod <b>3</b> counter <b>12</b> generating a mod <b>3</b> count value in accordance with the master clock signal CLK. A T-type flip flop (T-ff) <b>14</b> is triggered to change a logic state of its output on a rising edge of the output from the mod <b>3</b> counter <b>12</b>. Accordingly, the mod <b>3</b> counter <b>12</b> and the T-FF <b>14</b> operate to produce an intermediate frequency clock CDCLK having a frequency less than the master clock CLK. A frame generating unit <b>34</b> then generates the low frequency clock SYNC from the intermediate frequency clock CDCLK.</p>
    <p>Returning to FIG. 4, a clock divider <b>20</b> receives the master clock signal CLK and an initial count setting SET. The clock divider <b>20</b> divides the master clock CLK into a plurality of low frequency clocks. In FIG. 4, the symbol phi represents the master clock CLK as before.</p>
    <p>A clock source selecting unit <b>30</b> receives the plurality of clocks output from the clock divider <b>20</b> including the intermediate frequency clock CDCLK output from the codec interface unit <b>10</b> and the master clock CLK (note the master clock and the clock labeled phi from the clock divider <b>20</b> are the same clock, but have a different phase), and based on a selection value stored in a register <b>32</b> thereof selects and outputs one of the received clocks. By selecting the plurality of received clocks based on a register value, flexibility exists in setting the system speed. Simply by changing the register value, a designer can alter the system speed.</p>
    <p>A ternary/tetrad counter <b>40</b> receives the selected clock SCLK, the set signal SET and a mode signal. The mode signal indicates whether the serial communication interface should operate in an 8 bit mode or a 16 bit mode. When the mode signal indicates operation in the 8 bit mode, the ternary/tetrad counter <b>40</b>, based on the initial value established by the set signal SET, counts in mod <b>3</b> in accordance with the selected clock SCLK. When the mode signal indicates operation in the 16 bit mode, the ternary/tetrad counter <b>40</b>, based on the initial value established by the set signal SET, counts in mod <b>4</b> in accordance with the selected clock SCLK. Accordingly, one skilled in the art will appreciate that the ternary/tetrad counter <b>40</b> generates 8 pulses in a predetermined period of time when acting as a mod <b>3</b> counter and generates 16 pulses in the same predetermined period of time when acting as a mod <b>4</b> counter. The count value output from the ternary/tetrad counter <b>40</b> serves as an operation clock SIOCLK for a transmit unit <b>52</b> and a receive unit <b>54</b>.</p>
    <p>As further shown in FIG. 4, the transmit unit <b>52</b> receives a write signal and a read signal. The transmit unit <b>52</b> is in parallel communication with a data bus, and has a serial output TXout. The amount of serial data transferred between the data bus and the transmit unit <b>52</b> is not fixed, but is selectable between either 8 bit or 16 bit widths.</p>
    <p>The receive unit <b>54</b> also outputs the read signal, receives parallel data to the data bus, and has a serial input RXin. Like the transmit unit <b>52</b>, the width of the parallel communication is not fixed, but is selectable and set at the same width as the communication between the data bus and the transmit unit <b>52</b>.</p>
    <p>The operation of the transmit unit <b>52</b> and the receive unit <b>54</b> will be described in detail below with respect to FIGS. 6 and 7. FIGS. 6 and 7 illustrate circuit diagrams of the transmit unit <b>52</b> and the receive unit <b>54</b>, respectively.</p>
    <p>A shown in FIG. 6, the transmit unit <b>52</b> includes a first transmit shift register TX<b>1</b> and a second transmit shift register TX<b>2</b>. Both the first and second transmit shift registers TX<b>1</b> and TX<b>2</b> have the same 8 bit storage capacity, receive the operation clock SIOCLK, receive the read signal, and receive the write signal. The first transmit shift register TX<b>1</b> is connected to the eight most significant bits of the 16 bit wide data bus, and the second transmit shift register TX<b>2</b> is connected to the eight least significant bits of the 16 bit wide data bus. The serial input of the first transmit shift register TX<b>1</b> is connected to ground, and the serial input of the second transmit shift register TX<b>2</b> is connected to the serial output of the first transmit shift register TX<b>1</b> via a first enable unit <b>60</b>. The serial output of the second transmit shift register TX<b>2</b> serves as the output of the transmit shift register <b>36</b>.</p>
    <p>The first enable unit <b>60</b> includes a first AND gate <b>61</b> receiving the serial output of the first transmit shift register TX<b>1</b> and the mode signal. A first inverter <b>63</b> also receives the mode signal, and a second AND gate <b>62</b> receives the output of the first inverter <b>63</b> and a ground voltage. A first OR gate <b>64</b> receives the output of the first and second AND gates <b>61</b> and <b>62</b>, and the output of the first OR gate <b>64</b> is connected to the serial input of the second transmit unit TX<b>2</b>.</p>
    <p>When a logic high write signal is received, the first and second transmit shift registers TX<b>1</b> and TX<b>2</b> input the parallel data from the data bus. Then, with each pulse of the selected clock, the first and second transmit shift registers TX<b>1</b> and TX<b>2</b> serially shift the data stored therein from their serial inputs to their serial outputs. Accordingly, the first AND gate <b>61</b> receives the eight bits of parallel data serially shifted out from the first transmit shift register TX<b>1</b>.</p>
    <p>Because the second AND gate <b>62</b> always receives the logic level low ground signal, its output will always be logic level low. Consequently, the output of the OR gate <b>64</b> depends entirely on the output of the first AND gate <b>61</b>. The mode signal is logic level high when indicating the 16 bit mode of operation, and thus, the output of the second AND gate <b>61</b> and the first OR gate <b>64</b> is determined by the serial output of the first transmit shift register TX<b>1</b>. Stated another way, in the 16 bit operating mode, the first enable unit <b>60</b> transfers the serial data output from the first transmit shift register TX<b>1</b> to the serial input of the second transmit shift register TX<b>2</b>.</p>
    <p>The mode signal, however, is logic low when indicating the 8 bit operating mode. Consequently, the output of the first AND gate <b>61</b> will always be logic level low. With the first OR gate <b>64</b> receiving logic low inputs from both the first and second AND gates <b>61</b> and <b>62</b>, the output of the first OR gate <b>64</b> is continually logic low. Accordingly, in the 8 bit operating mode, the second transmit shift register TX<b>2</b> shifts in a logic low data stream. A logic level low data stream is shifted into the first transmit shift register TX<b>1</b>, regardless of the operating mode, because the serial input thereof is connected to ground.</p>
    <p>From the forgoing description, it is readily apparent that in the 8 bit operating mode, only the parallel data input to the first transmit shift register TX<b>2</b> is output as serial data because the first enable unit <b>60</b> prevents the serial data output from the first transmit shift register TX<b>1</b> from reaching the serial input of the second transmit shift register TX<b>2</b>. Also, because the ternary/tetrad counter <b>40</b> outputs a mod <b>3</b> count as the operation clock SIOCLK, during the predetermined period of time between inputting parallel data, the operation clock SIOCLK has 8 pulses; enough to shift the parallel data out of the second transmit shift register TX<b>2</b>. However, in the 16 bit mode, the ternary tetrad counter <b>40</b> outputs a mod <b>4</b> count as the operation clock SIOCLK. During the same predetermined period of time, the operation clock SIOCLK has 16 pulses. Because in the 16 bit mode the serial output of the first transmit shift register TX<b>1</b> is transferred by the first enable unit <b>60</b> to the second transmit shift register TX<b>2</b>, the parallel data input by both the first and second transmit shift registers TX<b>1</b> and TX<b>2</b> is output during the predetermined period of time.</p>
    <p>When the first and second transmit shift register TX<b>1</b> and TX<b>2</b> receive a logic high read signal, the data stored therein in is output in parallel to the data bus, and no operation takes place when both the write and read signals are logic low.</p>
    <p>Referring to FIG. 7, the receive unit <b>54</b> includes a first receive shift register RX<b>1</b> and a second receive shift register RX<b>2</b>. Both the first and second receive shift registers RX<b>1</b> and RX<b>2</b> have the same 8 bit storage capacity, receive the operation clock SIOCLK, and receive the read signal. The first receive shift register RX<b>1</b> is connected to the eight most significant bits of the 16 bit wide data bus, and the second receive shift register RX<b>2</b> is connected the eight least significant bits of the 16 bit wide data bus. The serial input of the second receiver shift register RX<b>2</b> is selectively connected to the serial input or the serial output of the first receive shift register RX<b>1</b> via a second enable unit <b>80</b>. The serial input of the first receive shift register RX<b>1</b> serves as the serial input for the receive unit <b>54</b>. Both the write enable inputs of the first and second receive shift registers RX<b>1</b> and RX<b>2</b> are disabled by being connected to ground.</p>
    <p>The second enable unit <b>80</b> includes a third AND gate <b>81</b> receiving the serial output of the first receive shift register RX<b>1</b> and the mode signal. A second inverter <b>83</b> also receives the mode signal, and a fourth AND gate <b>82</b> receives the output of the second inverter <b>83</b> and the serial data input to the first receive shift register RX<b>1</b>. A second OR gate <b>84</b> receives the outputs of the third and fourth AND gates <b>81</b> and <b>82</b>.</p>
    <p>When indicating the 16 bit operating mode, the mode signal is logic level high. The output from the second inverter <b>83</b> is logic level low, and as a result, the output of the fourth AND gate <b>82</b> is logic level low regardless of the state of the serial data input to the first receive shift register RX<b>1</b>. Therefore, the output of the second OR gate <b>84</b> is determined entirely by the output of the third AND gate <b>81</b>. Because the mode signal is logic level high, the output of the third AND gate <b>81</b> is determined by the serial data output from the first receive shift register RX<b>1</b>. Stated another way, in the 16 bit operating mode, the second enable unit <b>80</b> transfers the serial data output from the first receive shift register RX<b>1</b> to the serial input of the second receive shift register RX<b>2</b>.</p>
    <p>When indicating the 8 bit operating mode, the mode signal is logic level low, and the output from the third AND gate <b>81</b> is logic level low regardless of the state of the data output from the first receive shift register RX<b>1</b>. Accordingly, the output from the second OR gate <b>84</b> is determined entirely by the output from the fourth AND gate <b>82</b>. The output of the second inverter <b>83</b> is logic high, and thus, the output of the fourth AND gate <b>82</b> is determined entirely by the serial data input to the first receive shift register RX<b>1</b>. Stated another way, in the <b>8</b> bit operating mode, the second enable unit <b>80</b> transfers the serial data input directly to the serial input of the second receive shift register RX<b>2</b>.</p>
    <p>When a logic high read signal is received, the first and second receive shift registers RX<b>1</b> and RX<b>2</b> shift data from their serial inputs to their serial outputs in accordance with the selected clock signal. Because each of the first and second receive shift registers RX<b>1</b> and RX<b>2</b> is eight bits wide, it take eight pulses of the operation clock signal SIOCLK for data to transfer across one of the first and second receive shift registers RX<b>1</b> and RX<b>2</b>. In the 8 bit operating mode, after 8 pulses of the operation clock SIOCLK the first and second receive shift registers RX<b>1</b> and RX<b>2</b> are filled with the same new serial data. As discussed above, the eight pulses of the operation clock SIOCLK are received during a predetermined period of time. At the end of the predetermined period of time, the data stored in the first and second shift registers RX<b>1</b> and RX<b>2</b> is transferred in parallel to the data bus. Because only the lower 8 bits of the data bus are being used in the 8 bit operating mode, the transfer of data to the upper 8 bits of the data bus has no effect.</p>
    <p>In the 16 bit operating mode, the first and second receive shift registers RX<b>1</b> and RX<b>2</b> receive 16 pulses of the operation clock SIOCLK during the predetermined period of time. As a result, after 16 pulses of the operation clock signal SIOCLK, both the first and second receive shift registers RX<b>1</b> and RX<b>2</b> are filled with new serial data. But since the second enable unit <b>80</b> transferred the serial output of the first receive shift register RX<b>1</b> to the serial input of the second receive shift register RX<b>2</b>, the serial data filling each register is different. Then, at the end of the predetermined period of time, the first and second receive shift registers RX<b>1</b> and RX<b>2</b> transfer the data stored therein in parallel to the data bus.</p>
    <p>When the read signal is low, no operation takes place, and changes in the write signal have no effect on the first and second receive shift registers RX<b>1</b> and RX<b>2</b>.</p>
    <p>As discussed above in detail, the serial communication interface according to the present invention can operate in either an 8 bit serial-to-parallel conversion mode or a 16 bit serial-to-parallel conversion mode, and can operate in either an 8 bit parallel-to-serial conversion mode or a 16 bit parallel-to-serial conversion mode. As one skilled in the art will appreciate, by increasing the number of bits in the mode signal, increasing the width of the data bus and adding receive and transmit shift registers, the number of operating modes can be increased.</p>
    <p>Furthermore, while the serial communication interface has been described as connected to a 16 bit wide data bus, the serial communication interface may also be connected to an 8 bit wide data bus.</p>
    <p>It will be apparent to those skilled in the art that various modifications and variations can be made to the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4231084">US4231084</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 8, 1977</td><td class="patent-data-table-td patent-date-value">Oct 28, 1980</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Data transfer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4408272">US4408272</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 3, 1980</td><td class="patent-data-table-td patent-date-value">Oct 4, 1983</td><td class="patent-data-table-td ">Bell Telephone Laboratories, Incorporated</td><td class="patent-data-table-td ">Data control circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4502115">US4502115</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 22, 1982</td><td class="patent-data-table-td patent-date-value">Feb 26, 1985</td><td class="patent-data-table-td ">Tokyo Shibaura Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Data processing unit of a microprogram control system for variable length data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5086388">US5086388</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 17, 1989</td><td class="patent-data-table-td patent-date-value">Feb 4, 1992</td><td class="patent-data-table-td ">Hitachi Maxell, Ltd.</td><td class="patent-data-table-td ">Semiconductor serial/parallel-parallel/serial file memory and storage system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5347523">US5347523</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 27, 1993</td><td class="patent-data-table-td patent-date-value">Sep 13, 1994</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Data processing system having serial self address decoding and method of operation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5502837">US5502837</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 11, 1992</td><td class="patent-data-table-td patent-date-value">Mar 26, 1996</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for clocking variable pixel frequencies and pixel depths in a memory display interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5935237">US5935237</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 30, 1997</td><td class="patent-data-table-td patent-date-value">Aug 10, 1999</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Microprocessor capable of carrying out different data length instructions</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">SH7040 Series (Hardware User Manual), Hitachi, Rev. 2.0 Preliminary, Dec. 9, 1996.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6344809">US6344809</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 3, 2000</td><td class="patent-data-table-td patent-date-value">Feb 5, 2002</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Line interface circuit and information communication apparatus using it</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6707399">US6707399</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 10, 2002</td><td class="patent-data-table-td patent-date-value">Mar 16, 2004</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Data realignment techniques for serial-to-parallel conversion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6911923">US6911923</a></td><td class="patent-data-table-td patent-date-value">Jan 29, 2004</td><td class="patent-data-table-td patent-date-value">Jun 28, 2005</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Data realignment techniques for serial-to-parallel conversion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7133957">US7133957</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 13, 2004</td><td class="patent-data-table-td patent-date-value">Nov 7, 2006</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and an apparatus for a re-configurable processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7253754">US7253754</a></td><td class="patent-data-table-td patent-date-value">May 10, 2004</td><td class="patent-data-table-td patent-date-value">Aug 7, 2007</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Data form converter between serial and parallel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100389539C?cl=en">CN100389539C</a></td><td class="patent-data-table-td patent-date-value">May 9, 2004</td><td class="patent-data-table-td patent-date-value">May 21, 2008</td><td class="patent-data-table-td ">日本电气株式会社;恩益禧电子股份有限公司</td><td class="patent-data-table-td ">Serial-to-parallel- and parallel-to-serial converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1482642A2?cl=en">EP1482642A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 10, 2004</td><td class="patent-data-table-td patent-date-value">Dec 1, 2004</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Serial-to-parallel- and parallel-to-serial converter</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=LkJVBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc341/defs341.htm&usg=AFQjCNEghHxwAVDJQysUGYYEnJx0U-6WAA#C341S100000">341/100</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=LkJVBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc341/defs341.htm&usg=AFQjCNEghHxwAVDJQysUGYYEnJx0U-6WAA#C341S101000">341/101</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=LkJVBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03M0009000000">H03M9/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=LkJVBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H04L0029100000">H04L29/10</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=LkJVBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03M9/00">H03M9/00</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H03M9/00</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Oct 30, 2012</td><td class="patent-data-table-td ">B2</td><td class="patent-data-table-td ">Reexamination certificate second reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-16 AND 18-37 IS CONFIRMED.CLAIM 17 WAS PREVIOUSLY CANCELLED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 4, 2012</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 12, 2012</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20120427</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 27, 2012</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-5, 15, 18-22, 27, 33 IS CONFIRMED. CLAIM 17 IS CANCELLED. CLAIMS 8, 23, 29-32 ARE DETERMINED TO BE PATENTABLE AS AMENDED. NEW CLAIMS 35-37 ARE ADDED AND DETERMINED TO BE PATENTABLE. CLAIMS 6, 7, 9-14, 16, 24-26, 28, 34 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 3, 2011</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20110225</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 7, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:YAT-SEN HOLDINGS, LLC;REEL/FRAME:025467/0090</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTELLECTUAL VENTURES II LLC, DELAWARE</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101207</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 12, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">YAT-SEN HOLDINGS, LLC, DELAWARE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CROSSTEK CAPITAL, LLC;REEL/FRAME:023094/0034</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090812</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 30, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CROSSTEK CAPITAL, LLC, DELAWARE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;REEL/FRAME:022764/0270</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090514</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MAGNACHIP SEMICONDUCTOR, LTD., KOREA, REPUBLIC OF</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">PARTIAL RELEASE OF SECURITY INTEREST;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUSTEE;REEL/FRAME:022746/0870</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090527</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CROSSTEK CAPITAL, LLC,DELAWARE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:22764/270</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;US-ASSIGNMENT DATABASE UPDATED:20100302;REEL/FRAME:22764/270</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;US-ASSIGNMENT DATABASE UPDATED:20100316;REEL/FRAME:22764/270</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;US-ASSIGNMENT DATABASE UPDATED:20100329;REEL/FRAME:22764/270</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;US-ASSIGNMENT DATABASE UPDATED:20100406;REEL/FRAME:22764/270</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;US-ASSIGNMENT DATABASE UPDATED:20100420;REEL/FRAME:22764/270</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;US-ASSIGNMENT DATABASE UPDATED:20100422;REEL/FRAME:22764/270</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;REEL/FRAME:22764/270</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 28, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., KOREA, R</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CORRECTIVE ASSIGNMENT TO CORRECT THE COUNTRY IN THE ADDRESS OF THE RECEIVING PARTY PREVIOUSLY RECORDED ON  REEL 022742 FRAME 0478;ASSIGNOR:HYUNDAI MICRO ELECTRONICS CO., LTD.;REEL/FRAME:022746/0279</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19991014</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 27, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., GEORGIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:HYUNDAI MICRO ELECTRONICS CO., LTD.;REEL/FRAME:022742/0478</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19991014</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 19, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYUNDAI MICROELECTRONICS CO., LTD., KOREA, REPUBLI</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY AND EXECUTION DATE PREVIOUSLY RECORDED ON  REEL 011033 FRAME 0103;ASSIGNOR:LG SEMICON CO., LTD.;REEL/FRAME:022708/0040</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19990726</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 24, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 25, 2005</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;REEL/FRAME:016470/0530</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20041223</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD. /AR;REEL/FRAME:016470/0530</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 10, 2005</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MAGNACHIP SEMICONDUCTOR, LTD., KOREA, REPUBLIC OF</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HYNIX SEMICONDUCTOR, INC.;REEL/FRAME:016216/0649</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20041004</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MAGNACHIP SEMICONDUCTOR, LTD. 1 HYANGJEONG-DONG, H</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HYNIX SEMICONDUCTOR, INC. /AR;REEL/FRAME:016216/0649</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 12, 2004</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CHANGE OF NAME;ASSIGNOR:HYUNDAI ELECTRONICS INDUSTRIES CO., LTD.;REEL/FRAME:015242/0899</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20010329</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYNIX SEMICONDUCTOR INC. SAN 136-1, AMI-RI, BUBAL-</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CHANGE OF NAME;ASSIGNOR:HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. /AR;REEL/FRAME:015242/0899</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 27, 2004</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 26, 2000</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., KOREA, R</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CHANGE OF NAME;ASSIGNOR:LG SEMICON CO., LTD.;REEL/FRAME:011033/0103</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20000530</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. SAN 136-1</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 28, 1999</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">LG SEMICON CO., LTD., KOREA, REPUBLIC OF</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CORRECTIVE ASSIGNMENT TO CORRECT ASSIGNEE S ADDRESS.  AN ASSIGNMENT PREVIOUSLY RECORDED AT REEL 9652, FRAME 0607;ASSIGNOR:YANG, YIL-SUK;REEL/FRAME:010118/0889</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19981016</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 30, 1998</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">LG SEMICON CO., LTD., JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YANG, YIL-SUK;REEL/FRAME:009652/0607</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19981016</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1O46qh0huALH4bXxtflCSetPDRJw\u0026id=LkJVBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U2C31JEr2silUlLyZxHAIctDMY6Dg\u0026id=LkJVBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1e6-2VTu2l5ExPtCpB_cBvKH6uEA","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Interface_unit_for_serial_to_parallel_co.pdf?id=LkJVBAABERAJ\u0026output=pdf\u0026sig=ACfU3U3SQtH-O4SJSAWyr4GEN8LMJ5VFhw"},"sample_url":"http://www.google.com/patents/reader?id=LkJVBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>