<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス Interrupts</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceArmISA.html">ArmISA</a>::<a class="el" href="classArmISA_1_1Interrupts.html">Interrupts</a>
  </div>
</div>
<div class="contents">
<h1>クラス Interrupts</h1><!-- doxytag: class="ArmISA::Interrupts" --><!-- doxytag: inherits="m5::SimObject::SimObject" -->
<p><code>#include &lt;<a class="el" href="arm_2interrupts_8hh_source.html">interrupts.hh</a>&gt;</code></p>
<div class="dynheader">
Interruptsに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classArmISA_1_1Interrupts.gif" usemap="#Interrupts_map" alt=""/>
  <map id="Interrupts_map" name="Interrupts_map">
<area href="classm5_1_1SimObject_1_1SimObject.html" alt="SimObject" shape="rect" coords="0,0,69,24"/>
</map>
 </div>
</div>

<p><a href="classArmISA_1_1Interrupts-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8">InterruptMask</a> { <a class="el" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a9684cb72d9e92c47ef9b68789b11e9bc">INT_MASK_M</a>, 
<a class="el" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a77a18b2a95141b2ca0f2af97528e8d56">INT_MASK_T</a>, 
<a class="el" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a82af2120869ac7674b48b9439b924bf8">INT_MASK_P</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef ArmInterruptsParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#a747dfcc35968d9e2b82998fae6408d6a">Params</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#a2ab8c6aed9969bc58d6aa2427d442cc4">setCPU</a> (<a class="el" href="classBaseCPU.html">BaseCPU</a> *_cpu)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classArmISA_1_1Interrupts.html#a747dfcc35968d9e2b82998fae6408d6a">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#acd3c3feb78ae7a8f88fe0f110a718dff">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#a3d148759405b99148e0c34750966edb1">Interrupts</a> (<a class="el" href="classArmISA_1_1Interrupts.html#a747dfcc35968d9e2b82998fae6408d6a">Params</a> *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#a24c6c4fbdc0605bcd015ce06f194e4b4">post</a> (int int_num, int index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#af60c3484087379d0330467d77f6cbaae">clear</a> (int int_num, int index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#a798729dca95209ecdc609807a653a2bf">clearAll</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#a50dda1dd4fbbbf90b50f55cc0a712264">takeInt</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <a class="el" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40">InterruptTypes</a> int_type) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#af3c66fb49fec598cf78aaec29d764952">checkInterrupts</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#a0b7f3ea5e340cd06e8dc803865a6083a">checkWfiWake</a> (HCR hcr, CPSR <a class="el" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>, SCR <a class="el" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#a4c1c835071d8dcd4b0006a8665d11dde">getISR</a> (HCR hcr, CPSR <a class="el" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>, SCR <a class="el" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#a4240797ee6bfe09270680eccc63bbb9d">checkRaw</a> (<a class="el" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40">InterruptTypes</a> interrupt) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#ae603c88d759977611d3bcc6e2deb61ae">getInterrupt</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#a00892e9b06edcba6c3c27454d6235100">updateIntrInfo</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#a53e036786d17361be4c7320d39c99b84">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#af22e5d6d660b97db37003ac61ac4ee49">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td colspan="2"><h2>Private 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseCPU.html">BaseCPU</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#a7a31ca9fefb2fe821f29a270678912db">cpu</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a> [NumInterruptTypes]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a></td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="a747dfcc35968d9e2b82998fae6408d6a"></a><!-- doxytag: member="ArmISA::Interrupts::Params" ref="a747dfcc35968d9e2b82998fae6408d6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef ArmInterruptsParams <a class="el" href="classArmISA_1_1Interrupts.html#a747dfcc35968d9e2b82998fae6408d6a">Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>列挙型</h2>
<a class="anchor" id="a97c4397dfb2beed097fea7fe60ef17d8"></a><!-- doxytag: member="ArmISA::Interrupts::InterruptMask" ref="a97c4397dfb2beed097fea7fe60ef17d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8">InterruptMask</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a97c4397dfb2beed097fea7fe60ef17d8a9684cb72d9e92c47ef9b68789b11e9bc"></a><!-- doxytag: member="INT_MASK_M" ref="a97c4397dfb2beed097fea7fe60ef17d8a9684cb72d9e92c47ef9b68789b11e9bc" args="" -->INT_MASK_M</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a97c4397dfb2beed097fea7fe60ef17d8a77a18b2a95141b2ca0f2af97528e8d56"></a><!-- doxytag: member="INT_MASK_T" ref="a97c4397dfb2beed097fea7fe60ef17d8a77a18b2a95141b2ca0f2af97528e8d56" args="" -->INT_MASK_T</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a97c4397dfb2beed097fea7fe60ef17d8a82af2120869ac7674b48b9439b924bf8"></a><!-- doxytag: member="INT_MASK_P" ref="a97c4397dfb2beed097fea7fe60ef17d8a82af2120869ac7674b48b9439b924bf8" args="" -->INT_MASK_P</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00127"></a>00127                        {
<a name="l00128"></a>00128         <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a9684cb72d9e92c47ef9b68789b11e9bc">INT_MASK_M</a>, <span class="comment">// masked (subject to PSTATE.{A,I,F} mask bit</span>
<a name="l00129"></a>00129         <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a77a18b2a95141b2ca0f2af97528e8d56">INT_MASK_T</a>, <span class="comment">// taken regardless of mask</span>
<a name="l00130"></a>00130         <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a82af2120869ac7674b48b9439b924bf8">INT_MASK_P</a>  <span class="comment">// pending</span>
<a name="l00131"></a>00131     };
</pre></div></p>

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a3d148759405b99148e0c34750966edb1"></a><!-- doxytag: member="ArmISA::Interrupts::Interrupts" ref="a3d148759405b99148e0c34750966edb1" args="(Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1Interrupts.html">Interrupts</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classArmISA_1_1Interrupts.html#a747dfcc35968d9e2b82998fae6408d6a">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00083"></a>00083                            : <a class="code" href="classm5_1_1SimObject_1_1SimObject.html">SimObject</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>), <a class="code" href="classArmISA_1_1Interrupts.html#a7a31ca9fefb2fe821f29a270678912db">cpu</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>)
<a name="l00084"></a>00084     {
<a name="l00085"></a>00085         <a class="code" href="classArmISA_1_1Interrupts.html#a798729dca95209ecdc609807a653a2bf">clearAll</a>();
<a name="l00086"></a>00086     }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="af3c66fb49fec598cf78aaec29d764952"></a><!-- doxytag: member="ArmISA::Interrupts::checkInterrupts" ref="af3c66fb49fec598cf78aaec29d764952" args="(ThreadContext *tc) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool checkInterrupts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00137"></a>00137     {
<a name="l00138"></a>00138         HCR  hcr  = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a0ace8ce99b1d3c9ac0a0046e0d3db777">MISCREG_HCR</a>);
<a name="l00139"></a>00139 
<a name="l00140"></a>00140         <span class="keywordflow">if</span> (!(<a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a> || hcr.va || hcr.vi || hcr.vf))
<a name="l00141"></a>00141             <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00142"></a>00142 
<a name="l00143"></a>00143         CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a> = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>);
<a name="l00144"></a>00144         SCR  <a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>  = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ab3096cc264b16a71ae70d458b5cd041d">MISCREG_SCR</a>);
<a name="l00145"></a>00145 
<a name="l00146"></a>00146         <span class="keywordtype">bool</span> isHypMode   = cpsr.mode == <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>;
<a name="l00147"></a>00147         <span class="keywordtype">bool</span> isSecure    = <a class="code" href="namespaceArmISA.html#abed19d0288e553ad67d221ac6a16a801">inSecureState</a>(scr, cpsr);
<a name="l00148"></a>00148         <span class="keywordtype">bool</span> allowVIrq   = !cpsr.i &amp;&amp; hcr.imo &amp;&amp; !isSecure &amp;&amp; !isHypMode;
<a name="l00149"></a>00149         <span class="keywordtype">bool</span> allowVFiq   = !cpsr.f &amp;&amp; hcr.fmo &amp;&amp; !isSecure &amp;&amp; !isHypMode;
<a name="l00150"></a>00150         <span class="keywordtype">bool</span> allowVAbort = !cpsr.a &amp;&amp; hcr.amo &amp;&amp; !isSecure &amp;&amp; !isHypMode;
<a name="l00151"></a>00151 
<a name="l00152"></a>00152         <span class="keywordtype">bool</span> take_irq = <a class="code" href="classArmISA_1_1Interrupts.html#a50dda1dd4fbbbf90b50f55cc0a712264">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40add353561660da2611ad8b75f3b07d6fa">INT_IRQ</a>);
<a name="l00153"></a>00153         <span class="keywordtype">bool</span> take_fiq = <a class="code" href="classArmISA_1_1Interrupts.html#a50dda1dd4fbbbf90b50f55cc0a712264">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a1658cced312e183e2e203cf8763187cb">INT_FIQ</a>);
<a name="l00154"></a>00154         <span class="keywordtype">bool</span> take_ea =  <a class="code" href="classArmISA_1_1Interrupts.html#a50dda1dd4fbbbf90b50f55cc0a712264">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40abd6f837dfc1ad805c4ccddb9369054a5">INT_ABT</a>);
<a name="l00155"></a>00155 
<a name="l00156"></a>00156         <span class="keywordflow">return</span> ((<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40add353561660da2611ad8b75f3b07d6fa">INT_IRQ</a>] &amp;&amp; take_irq)                   ||
<a name="l00157"></a>00157                 (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a1658cced312e183e2e203cf8763187cb">INT_FIQ</a>] &amp;&amp; take_fiq)                   ||
<a name="l00158"></a>00158                 (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40abd6f837dfc1ad805c4ccddb9369054a5">INT_ABT</a>] &amp;&amp; take_ea)                    ||
<a name="l00159"></a>00159                 ((<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ae451b226c8257315d10d046fa3aefe6a">INT_VIRT_IRQ</a>] || hcr.vi) &amp;&amp; allowVIrq) ||
<a name="l00160"></a>00160                 ((<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a46f0336f00963d40f208d4a54e52bbd4">INT_VIRT_FIQ</a>] || hcr.vf) &amp;&amp; allowVFiq) ||
<a name="l00161"></a>00161                 (hcr.va &amp;&amp; allowVAbort)                             ||
<a name="l00162"></a>00162                 (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a6502fc93f34a10d983e9f9db961098a9">INT_RST</a>])                               ||
<a name="l00163"></a>00163                 (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ac49664b60f7f320bb246cdd31a209200">INT_SEV</a>])
<a name="l00164"></a>00164                );
<a name="l00165"></a>00165     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a4240797ee6bfe09270680eccc63bbb9d"></a><!-- doxytag: member="ArmISA::Interrupts::checkRaw" ref="a4240797ee6bfe09270680eccc63bbb9d" args="(InterruptTypes interrupt) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool checkRaw </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40">InterruptTypes</a>&nbsp;</td>
          <td class="paramname"> <em>interrupt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classCheck.html">Check</a> the state of a particular interrupt, ignoring CPSR masks.</p>
<p>This method is primarily used when running the target CPU in a hardware VM (e.g., KVM) to check if interrupts should be delivered upon guest entry.</p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>interrupt</em>&nbsp;</td><td><a class="el" href="classArmISA_1_1Interrupt.html">Interrupt</a> type to check the state of. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>戻り値:</b></dt><dd>true if the interrupt is asserted, false otherwise. </dd></dl>

<p><div class="fragment"><pre class="fragment"><a name="l00214"></a>00214     {
<a name="l00215"></a>00215         <span class="keywordflow">if</span> (interrupt &gt;= <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a2c6432ad9b7436e1bf24e9e795c49d50">NumInterruptTypes</a>)
<a name="l00216"></a>00216             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Interrupt number out of range.\n&quot;</span>);
<a name="l00217"></a>00217 
<a name="l00218"></a>00218         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[interrupt];
<a name="l00219"></a>00219     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a0b7f3ea5e340cd06e8dc803865a6083a"></a><!-- doxytag: member="ArmISA::Interrupts::checkWfiWake" ref="a0b7f3ea5e340cd06e8dc803865a6083a" args="(HCR hcr, CPSR cpsr, SCR scr) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool checkWfiWake </td>
          <td>(</td>
          <td class="paramtype">HCR&nbsp;</td>
          <td class="paramname"> <em>hcr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&nbsp;</td>
          <td class="paramname"> <em>scr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function is used to check if a wfi operation should sleep. If there is an interrupt pending, even if it's masked, wfi doesn't sleep. </p>
<dl class="return"><dt><b>戻り値:</b></dt><dd>any interrupts pending </dd></dl>

<p><div class="fragment"><pre class="fragment"><a name="l00174"></a>00174     {
<a name="l00175"></a>00175         uint64_t maskedIntStatus;
<a name="l00176"></a>00176         <span class="keywordtype">bool</span>     virtWake;
<a name="l00177"></a>00177 
<a name="l00178"></a>00178         maskedIntStatus = <a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a> &amp; ~((1 &lt;&lt; <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ae451b226c8257315d10d046fa3aefe6a">INT_VIRT_IRQ</a>) |
<a name="l00179"></a>00179                                         (1 &lt;&lt; <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a46f0336f00963d40f208d4a54e52bbd4">INT_VIRT_FIQ</a>));
<a name="l00180"></a>00180         virtWake  = (hcr.vi || <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ae451b226c8257315d10d046fa3aefe6a">INT_VIRT_IRQ</a>]) &amp;&amp; hcr.imo;
<a name="l00181"></a>00181         virtWake |= (hcr.vf || <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a46f0336f00963d40f208d4a54e52bbd4">INT_VIRT_FIQ</a>]) &amp;&amp; hcr.fmo;
<a name="l00182"></a>00182         virtWake |=  hcr.va                              &amp;&amp; hcr.amo;
<a name="l00183"></a>00183         virtWake &amp;= (<a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>.mode != <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>) &amp;&amp; !<a class="code" href="namespaceArmISA.html#abed19d0288e553ad67d221ac6a16a801">inSecureState</a>(<a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>, <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>);
<a name="l00184"></a>00184         <span class="keywordflow">return</span> maskedIntStatus || virtWake;
<a name="l00185"></a>00185     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af60c3484087379d0330467d77f6cbaae"></a><!-- doxytag: member="ArmISA::Interrupts::clear" ref="af60c3484087379d0330467d77f6cbaae" args="(int int_num, int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clear </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>int_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00106"></a>00106     {
<a name="l00107"></a>00107         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1Interrupt.html">Interrupt</a>, <span class="stringliteral">&quot;Interrupt %d:%d cleared\n&quot;</span>, int_num, <a class="code" href="namespaceMipsISA.html#ae6714ce3c5ef82205cecbd410556edf3">index</a>);
<a name="l00108"></a>00108 
<a name="l00109"></a>00109         <span class="keywordflow">if</span> (int_num &lt; 0 || int_num &gt;= <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a2c6432ad9b7436e1bf24e9e795c49d50">NumInterruptTypes</a>)
<a name="l00110"></a>00110             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);
<a name="l00111"></a>00111 
<a name="l00112"></a>00112         <span class="keywordflow">if</span> (<a class="code" href="namespaceMipsISA.html#ae6714ce3c5ef82205cecbd410556edf3">index</a> != 0)
<a name="l00113"></a>00113             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;No support for other interrupt indexes\n&quot;</span>);
<a name="l00114"></a>00114 
<a name="l00115"></a>00115         <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[int_num] = <span class="keyword">false</span>;
<a name="l00116"></a>00116         <a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a> &amp;= ~(<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; int_num);
<a name="l00117"></a>00117     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a798729dca95209ecdc609807a653a2bf"></a><!-- doxytag: member="ArmISA::Interrupts::clearAll" ref="a798729dca95209ecdc609807a653a2bf" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clearAll </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00121"></a>00121     {
<a name="l00122"></a>00122         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1Interrupt.html">Interrupt</a>, <span class="stringliteral">&quot;Interrupts all cleared\n&quot;</span>);
<a name="l00123"></a>00123         <a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a> = 0;
<a name="l00124"></a>00124         memset(<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>, 0, <span class="keyword">sizeof</span>(<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>));
<a name="l00125"></a>00125     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae603c88d759977611d3bcc6e2deb61ae"></a><!-- doxytag: member="ArmISA::Interrupts::getInterrupt" ref="ae603c88d759977611d3bcc6e2deb61ae" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> getInterrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00223"></a>00223     {
<a name="l00224"></a>00224         HCR  hcr  = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a0ace8ce99b1d3c9ac0a0046e0d3db777">MISCREG_HCR</a>);
<a name="l00225"></a>00225         CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a> = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>);
<a name="l00226"></a>00226         SCR  <a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>  = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ab3096cc264b16a71ae70d458b5cd041d">MISCREG_SCR</a>);
<a name="l00227"></a>00227 
<a name="l00228"></a>00228         <span class="comment">// Calculate a few temp vars so we can work out if there&apos;s a pending</span>
<a name="l00229"></a>00229         <span class="comment">// virtual interrupt, and if its allowed to happen</span>
<a name="l00230"></a>00230         <span class="comment">// ARM ARM Issue C section B1.9.9, B1.9.11, and B1.9.13</span>
<a name="l00231"></a>00231         <span class="keywordtype">bool</span> isHypMode   = cpsr.mode == <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>;
<a name="l00232"></a>00232         <span class="keywordtype">bool</span> isSecure    = <a class="code" href="namespaceArmISA.html#abed19d0288e553ad67d221ac6a16a801">inSecureState</a>(scr, cpsr);
<a name="l00233"></a>00233         <span class="keywordtype">bool</span> allowVIrq   = !cpsr.i &amp;&amp; hcr.imo &amp;&amp; !isSecure &amp;&amp; !isHypMode;
<a name="l00234"></a>00234         <span class="keywordtype">bool</span> allowVFiq   = !cpsr.f &amp;&amp; hcr.fmo &amp;&amp; !isSecure &amp;&amp; !isHypMode;
<a name="l00235"></a>00235         <span class="keywordtype">bool</span> allowVAbort = !cpsr.a &amp;&amp; hcr.amo &amp;&amp; !isSecure &amp;&amp; !isHypMode;
<a name="l00236"></a>00236 
<a name="l00237"></a>00237         <span class="keywordflow">if</span> ( !(<a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a> || (hcr.vi &amp;&amp; allowVIrq) || (hcr.vf &amp;&amp; allowVFiq) ||
<a name="l00238"></a>00238                (hcr.va &amp;&amp; allowVAbort)) )
<a name="l00239"></a>00239             <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00240"></a>00240 
<a name="l00241"></a>00241         <span class="keywordtype">bool</span> take_irq = <a class="code" href="classArmISA_1_1Interrupts.html#a50dda1dd4fbbbf90b50f55cc0a712264">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40add353561660da2611ad8b75f3b07d6fa">INT_IRQ</a>);
<a name="l00242"></a>00242         <span class="keywordtype">bool</span> take_fiq = <a class="code" href="classArmISA_1_1Interrupts.html#a50dda1dd4fbbbf90b50f55cc0a712264">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a1658cced312e183e2e203cf8763187cb">INT_FIQ</a>);
<a name="l00243"></a>00243         <span class="keywordtype">bool</span> take_ea =  <a class="code" href="classArmISA_1_1Interrupts.html#a50dda1dd4fbbbf90b50f55cc0a712264">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40abd6f837dfc1ad805c4ccddb9369054a5">INT_ABT</a>);
<a name="l00244"></a>00244 
<a name="l00245"></a>00245 
<a name="l00246"></a>00246         <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40add353561660da2611ad8b75f3b07d6fa">INT_IRQ</a>] &amp;&amp; take_irq)
<a name="l00247"></a>00247             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1Interrupt.html">Interrupt</a>;
<a name="l00248"></a>00248         <span class="keywordflow">if</span> ((<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ae451b226c8257315d10d046fa3aefe6a">INT_VIRT_IRQ</a>] || hcr.vi) &amp;&amp; allowVIrq)
<a name="l00249"></a>00249             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1VirtualInterrupt.html">VirtualInterrupt</a>;
<a name="l00250"></a>00250         <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a1658cced312e183e2e203cf8763187cb">INT_FIQ</a>] &amp;&amp; take_fiq)
<a name="l00251"></a>00251             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1FastInterrupt.html">FastInterrupt</a>;
<a name="l00252"></a>00252         <span class="keywordflow">if</span> ((<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a46f0336f00963d40f208d4a54e52bbd4">INT_VIRT_FIQ</a>] || hcr.vf) &amp;&amp; allowVFiq)
<a name="l00253"></a>00253             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1VirtualFastInterrupt.html">VirtualFastInterrupt</a>;
<a name="l00254"></a>00254         <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40abd6f837dfc1ad805c4ccddb9369054a5">INT_ABT</a>] &amp;&amp; take_ea)
<a name="l00255"></a>00255             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1SystemError.html" title="System error (AArch64 only).">SystemError</a>;
<a name="l00256"></a>00256         <span class="keywordflow">if</span> (hcr.va &amp;&amp; allowVAbort)
<a name="l00257"></a>00257             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1VirtualDataAbort.html">VirtualDataAbort</a>(0, TlbEntry::DomainType::NoAccess, <span class="keyword">false</span>,
<a name="l00258"></a>00258                                  <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202ae9b68ca2d47d74817b5024c649c0c18c">ArmFault::AsynchronousExternalAbort</a>);
<a name="l00259"></a>00259         <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a6502fc93f34a10d983e9f9db961098a9">INT_RST</a>])
<a name="l00260"></a>00260             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1Reset.html">Reset</a>;
<a name="l00261"></a>00261         <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ac49664b60f7f320bb246cdd31a209200">INT_SEV</a>])
<a name="l00262"></a>00262             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1ArmSev.html">ArmSev</a>;
<a name="l00263"></a>00263 
<a name="l00264"></a>00264         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;intStatus and interrupts not in sync\n&quot;</span>);
<a name="l00265"></a>00265     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a4c1c835071d8dcd4b0006a8665d11dde"></a><!-- doxytag: member="ArmISA::Interrupts::getISR" ref="a4c1c835071d8dcd4b0006a8665d11dde" args="(HCR hcr, CPSR cpsr, SCR scr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> getISR </td>
          <td>(</td>
          <td class="paramtype">HCR&nbsp;</td>
          <td class="paramname"> <em>hcr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&nbsp;</td>
          <td class="paramname"> <em>scr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00189"></a>00189     {
<a name="l00190"></a>00190         <span class="keywordtype">bool</span> useHcrMux;
<a name="l00191"></a>00191         CPSR isr = 0; <span class="comment">// ARM ARM states ISR reg uses same bit possitions as CPSR</span>
<a name="l00192"></a>00192 
<a name="l00193"></a>00193         useHcrMux = (<a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>.mode != <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>) &amp;&amp; !<a class="code" href="namespaceArmISA.html#abed19d0288e553ad67d221ac6a16a801">inSecureState</a>(<a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>, <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>);
<a name="l00194"></a>00194         isr.i = (useHcrMux &amp; hcr.imo) ? (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ae451b226c8257315d10d046fa3aefe6a">INT_VIRT_IRQ</a>] || hcr.vi)
<a name="l00195"></a>00195                                       :  <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40add353561660da2611ad8b75f3b07d6fa">INT_IRQ</a>];
<a name="l00196"></a>00196         isr.f = (useHcrMux &amp; hcr.fmo) ? (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a46f0336f00963d40f208d4a54e52bbd4">INT_VIRT_FIQ</a>] || hcr.vf)
<a name="l00197"></a>00197                                       :  <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a1658cced312e183e2e203cf8763187cb">INT_FIQ</a>];
<a name="l00198"></a>00198         isr.a = (useHcrMux &amp; hcr.amo) ?  hcr.va : <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40abd6f837dfc1ad805c4ccddb9369054a5">INT_ABT</a>];
<a name="l00199"></a>00199         <span class="keywordflow">return</span> isr;
<a name="l00200"></a>00200     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="acd3c3feb78ae7a8f88fe0f110a718dff"></a><!-- doxytag: member="ArmISA::Interrupts::params" ref="acd3c3feb78ae7a8f88fe0f110a718dff" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classArmISA_1_1Interrupts.html#a747dfcc35968d9e2b82998fae6408d6a">Params</a>* params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00079"></a>00079     {
<a name="l00080"></a>00080         <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classArmISA_1_1Interrupts.html#a747dfcc35968d9e2b82998fae6408d6a">Params</a> *<span class="keyword">&gt;</span>(_params);
<a name="l00081"></a>00081     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a24c6c4fbdc0605bcd015ce06f194e4b4"></a><!-- doxytag: member="ArmISA::Interrupts::post" ref="a24c6c4fbdc0605bcd015ce06f194e4b4" args="(int int_num, int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void post </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>int_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00091"></a>00091     {
<a name="l00092"></a>00092         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1Interrupt.html">Interrupt</a>, <span class="stringliteral">&quot;Interrupt %d:%d posted\n&quot;</span>, int_num, <a class="code" href="namespaceMipsISA.html#ae6714ce3c5ef82205cecbd410556edf3">index</a>);
<a name="l00093"></a>00093 
<a name="l00094"></a>00094         <span class="keywordflow">if</span> (int_num &lt; 0 || int_num &gt;= <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a2c6432ad9b7436e1bf24e9e795c49d50">NumInterruptTypes</a>)
<a name="l00095"></a>00095             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);
<a name="l00096"></a>00096 
<a name="l00097"></a>00097         <span class="keywordflow">if</span> (<a class="code" href="namespaceMipsISA.html#ae6714ce3c5ef82205cecbd410556edf3">index</a> != 0)
<a name="l00098"></a>00098             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;No support for other interrupt indexes\n&quot;</span>);
<a name="l00099"></a>00099 
<a name="l00100"></a>00100         <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[int_num] = <span class="keyword">true</span>;
<a name="l00101"></a>00101         <a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a> |= <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; int_num;
<a name="l00102"></a>00102     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a53e036786d17361be4c7320d39c99b84"></a><!-- doxytag: member="ArmISA::Interrupts::serialize" ref="a53e036786d17361be4c7320d39c99b84" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00275"></a>00275     {
<a name="l00276"></a>00276         <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a2c6432ad9b7436e1bf24e9e795c49d50">NumInterruptTypes</a>);
<a name="l00277"></a>00277         <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a>);
<a name="l00278"></a>00278     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2ab8c6aed9969bc58d6aa2427d442cc4"></a><!-- doxytag: member="ArmISA::Interrupts::setCPU" ref="a2ab8c6aed9969bc58d6aa2427d442cc4" args="(BaseCPU *_cpu)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseCPU.html">BaseCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>_cpu</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00071"></a>00071     {
<a name="l00072"></a>00072         <a class="code" href="classArmISA_1_1Interrupts.html#a7a31ca9fefb2fe821f29a270678912db">cpu</a> = _cpu;
<a name="l00073"></a>00073     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a50dda1dd4fbbbf90b50f55cc0a712264"></a><!-- doxytag: member="ArmISA::Interrupts::takeInt" ref="a50dda1dd4fbbbf90b50f55cc0a712264" args="(ThreadContext *tc, InterruptTypes int_type) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool takeInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40">InterruptTypes</a>&nbsp;</td>
          <td class="paramname"> <em>int_type</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00051"></a>00051 {
<a name="l00052"></a>00052     <span class="comment">// Table G1-17~19 of ARM V8 ARM</span>
<a name="l00053"></a>00053     <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8">InterruptMask</a> <a class="code" href="namespaceArmISA.html#a9534dbda5e7db9881c7955c6e08cfdc0">mask</a>;
<a name="l00054"></a>00054     <span class="keywordtype">bool</span> highest_el_is_64 = <a class="code" href="classArmSystem.html#a87a962080af194d9996167c494c30ff1">ArmSystem::highestELIs64</a>(tc);
<a name="l00055"></a>00055 
<a name="l00056"></a>00056     CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a> = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>);
<a name="l00057"></a>00057     SCR <a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>;
<a name="l00058"></a>00058     HCR hcr;
<a name="l00059"></a>00059     hcr = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a0ace8ce99b1d3c9ac0a0046e0d3db777">MISCREG_HCR</a>);
<a name="l00060"></a>00060     <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a88b4b47e4e77eea4a56009ee93e31855">el</a> = (<a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a>) ((<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>) cpsr.el);
<a name="l00061"></a>00061     <span class="keywordtype">bool</span> cpsr_mask_bit, scr_routing_bit, scr_fwaw_bit, hcr_mask_override_bit;
<a name="l00062"></a>00062 
<a name="l00063"></a>00063     <span class="keywordflow">if</span> (!highest_el_is_64)
<a name="l00064"></a>00064         scr = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ab3096cc264b16a71ae70d458b5cd041d">MISCREG_SCR</a>);
<a name="l00065"></a>00065     <span class="keywordflow">else</span>
<a name="l00066"></a>00066         scr = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a959fccb90767dd79eb8a7240b84aceae">MISCREG_SCR_EL3</a>);
<a name="l00067"></a>00067 
<a name="l00068"></a>00068     <span class="keywordtype">bool</span> is_secure = <a class="code" href="namespaceArmISA.html#abed19d0288e553ad67d221ac6a16a801">inSecureState</a>(scr, cpsr);
<a name="l00069"></a>00069 
<a name="l00070"></a>00070     <span class="keywordflow">switch</span>(int_type) {
<a name="l00071"></a>00071       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a1658cced312e183e2e203cf8763187cb">INT_FIQ</a>:
<a name="l00072"></a>00072         cpsr_mask_bit = cpsr.f;
<a name="l00073"></a>00073         scr_routing_bit = scr.fiq;
<a name="l00074"></a>00074         scr_fwaw_bit = scr.fw;
<a name="l00075"></a>00075         hcr_mask_override_bit = hcr.fmo;
<a name="l00076"></a>00076         <span class="keywordflow">break</span>;
<a name="l00077"></a>00077       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40add353561660da2611ad8b75f3b07d6fa">INT_IRQ</a>:
<a name="l00078"></a>00078         cpsr_mask_bit = cpsr.i;
<a name="l00079"></a>00079         scr_routing_bit = scr.irq;
<a name="l00080"></a>00080         scr_fwaw_bit = 1;
<a name="l00081"></a>00081         hcr_mask_override_bit = hcr.imo;
<a name="l00082"></a>00082         <span class="keywordflow">break</span>;
<a name="l00083"></a>00083       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40abd6f837dfc1ad805c4ccddb9369054a5">INT_ABT</a>:
<a name="l00084"></a>00084         cpsr_mask_bit = cpsr.a;
<a name="l00085"></a>00085         scr_routing_bit = scr.ea;
<a name="l00086"></a>00086         scr_fwaw_bit = scr.aw;
<a name="l00087"></a>00087         hcr_mask_override_bit = hcr.amo;
<a name="l00088"></a>00088         <span class="keywordflow">break</span>;
<a name="l00089"></a>00089       <span class="keywordflow">default</span>:
<a name="l00090"></a>00090         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unhandled interrupt type!&quot;</span>);
<a name="l00091"></a>00091     }
<a name="l00092"></a>00092 
<a name="l00093"></a>00093     <span class="keywordflow">if</span> (hcr.tge)
<a name="l00094"></a>00094         hcr_mask_override_bit = 1;
<a name="l00095"></a>00095 
<a name="l00096"></a>00096     <span class="keywordflow">if</span> (!highest_el_is_64) {
<a name="l00097"></a>00097         <span class="comment">// AArch32</span>
<a name="l00098"></a>00098         <span class="keywordflow">if</span> (!scr_routing_bit) {
<a name="l00099"></a>00099             <span class="comment">// SCR IRQ == 0</span>
<a name="l00100"></a>00100             <span class="keywordflow">if</span> (!hcr_mask_override_bit)
<a name="l00101"></a>00101                 mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a9684cb72d9e92c47ef9b68789b11e9bc">INT_MASK_M</a>;
<a name="l00102"></a>00102             <span class="keywordflow">else</span> {
<a name="l00103"></a>00103                 <span class="keywordflow">if</span> (!is_secure &amp;&amp; (el == <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a1808d294e1d965cd8d1a3060e2f411ef">EL0</a> || el == <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5ab5e42aaf40f117fdce042d02976bf090">EL1</a>))
<a name="l00104"></a>00104                     mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a77a18b2a95141b2ca0f2af97528e8d56">INT_MASK_T</a>;
<a name="l00105"></a>00105                 <span class="keywordflow">else</span>
<a name="l00106"></a>00106                     mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a9684cb72d9e92c47ef9b68789b11e9bc">INT_MASK_M</a>;
<a name="l00107"></a>00107             }
<a name="l00108"></a>00108         } <span class="keywordflow">else</span> {
<a name="l00109"></a>00109             <span class="comment">// SCR IRQ == 1</span>
<a name="l00110"></a>00110             <span class="keywordflow">if</span> ((!is_secure) &amp;&amp;
<a name="l00111"></a>00111                 (hcr_mask_override_bit ||
<a name="l00112"></a>00112                     (!scr_fwaw_bit &amp;&amp; !hcr_mask_override_bit)))
<a name="l00113"></a>00113                 mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a77a18b2a95141b2ca0f2af97528e8d56">INT_MASK_T</a>;
<a name="l00114"></a>00114             <span class="keywordflow">else</span>
<a name="l00115"></a>00115                 mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a9684cb72d9e92c47ef9b68789b11e9bc">INT_MASK_M</a>;
<a name="l00116"></a>00116         }
<a name="l00117"></a>00117     } <span class="keywordflow">else</span> {
<a name="l00118"></a>00118         <span class="comment">// AArch64</span>
<a name="l00119"></a>00119         <span class="keywordflow">if</span> (!scr_routing_bit) {
<a name="l00120"></a>00120             <span class="comment">// SCR IRQ == 0</span>
<a name="l00121"></a>00121             <span class="keywordflow">if</span> (!scr.rw) {
<a name="l00122"></a>00122                 <span class="comment">// SCR RW == 0</span>
<a name="l00123"></a>00123                 <span class="keywordflow">if</span> (!hcr_mask_override_bit) {
<a name="l00124"></a>00124                     <span class="keywordflow">if</span> (el == <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a44bf3e9d5387a706bdc96b1ec9a2fc15">EL3</a>)
<a name="l00125"></a>00125                         mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a82af2120869ac7674b48b9439b924bf8">INT_MASK_P</a>;
<a name="l00126"></a>00126                     <span class="keywordflow">else</span>
<a name="l00127"></a>00127                         mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a9684cb72d9e92c47ef9b68789b11e9bc">INT_MASK_M</a>;
<a name="l00128"></a>00128                 } <span class="keywordflow">else</span> {
<a name="l00129"></a>00129                     <span class="keywordflow">if</span> (el == <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a44bf3e9d5387a706bdc96b1ec9a2fc15">EL3</a>)
<a name="l00130"></a>00130                         mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a77a18b2a95141b2ca0f2af97528e8d56">INT_MASK_T</a>;
<a name="l00131"></a>00131                     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (is_secure || el == <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a5f6f6ced63893d592951c91f7489857f">EL2</a>)
<a name="l00132"></a>00132                         mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a9684cb72d9e92c47ef9b68789b11e9bc">INT_MASK_M</a>;
<a name="l00133"></a>00133                     <span class="keywordflow">else</span>
<a name="l00134"></a>00134                         mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a77a18b2a95141b2ca0f2af97528e8d56">INT_MASK_T</a>;
<a name="l00135"></a>00135                 }
<a name="l00136"></a>00136             } <span class="keywordflow">else</span> {
<a name="l00137"></a>00137                 <span class="comment">// SCR RW == 1</span>
<a name="l00138"></a>00138                 <span class="keywordflow">if</span> (!hcr_mask_override_bit) {
<a name="l00139"></a>00139                     <span class="keywordflow">if</span> (el == <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a44bf3e9d5387a706bdc96b1ec9a2fc15">EL3</a> || el == <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a5f6f6ced63893d592951c91f7489857f">EL2</a>)
<a name="l00140"></a>00140                         mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a82af2120869ac7674b48b9439b924bf8">INT_MASK_P</a>;
<a name="l00141"></a>00141                     <span class="keywordflow">else</span>
<a name="l00142"></a>00142                         mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a9684cb72d9e92c47ef9b68789b11e9bc">INT_MASK_M</a>;
<a name="l00143"></a>00143                 } <span class="keywordflow">else</span> {
<a name="l00144"></a>00144                     <span class="keywordflow">if</span> (el == <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a44bf3e9d5387a706bdc96b1ec9a2fc15">EL3</a>)
<a name="l00145"></a>00145                         mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a82af2120869ac7674b48b9439b924bf8">INT_MASK_P</a>;
<a name="l00146"></a>00146                     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (is_secure || el == <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a5f6f6ced63893d592951c91f7489857f">EL2</a>)
<a name="l00147"></a>00147                         mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a9684cb72d9e92c47ef9b68789b11e9bc">INT_MASK_M</a>;
<a name="l00148"></a>00148                     <span class="keywordflow">else</span>
<a name="l00149"></a>00149                         mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a77a18b2a95141b2ca0f2af97528e8d56">INT_MASK_T</a>;
<a name="l00150"></a>00150                 }
<a name="l00151"></a>00151             }
<a name="l00152"></a>00152         } <span class="keywordflow">else</span> {
<a name="l00153"></a>00153             <span class="comment">// SCR IRQ == 1</span>
<a name="l00154"></a>00154             <span class="keywordflow">if</span> (el == <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a44bf3e9d5387a706bdc96b1ec9a2fc15">EL3</a>)
<a name="l00155"></a>00155                 mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a9684cb72d9e92c47ef9b68789b11e9bc">INT_MASK_M</a>;
<a name="l00156"></a>00156             <span class="keywordflow">else</span>
<a name="l00157"></a>00157                 mask = <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a77a18b2a95141b2ca0f2af97528e8d56">INT_MASK_T</a>;
<a name="l00158"></a>00158         }
<a name="l00159"></a>00159     }
<a name="l00160"></a>00160 
<a name="l00161"></a>00161     <span class="keywordflow">return</span> ((mask == <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a77a18b2a95141b2ca0f2af97528e8d56">INT_MASK_T</a>) ||
<a name="l00162"></a>00162             ((mask == <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a9684cb72d9e92c47ef9b68789b11e9bc">INT_MASK_M</a>) &amp;&amp; !cpsr_mask_bit)) &amp;&amp;
<a name="l00163"></a>00163             (mask != <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a82af2120869ac7674b48b9439b924bf8">INT_MASK_P</a>);
<a name="l00164"></a>00164 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af22e5d6d660b97db37003ac61ac4ee49"></a><!-- doxytag: member="ArmISA::Interrupts::unserialize" ref="af22e5d6d660b97db37003ac61ac4ee49" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00282"></a>00282     {
<a name="l00283"></a>00283         <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a2c6432ad9b7436e1bf24e9e795c49d50">NumInterruptTypes</a>);
<a name="l00284"></a>00284         <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a>);
<a name="l00285"></a>00285     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a00892e9b06edcba6c3c27454d6235100"></a><!-- doxytag: member="ArmISA::Interrupts::updateIntrInfo" ref="a00892e9b06edcba6c3c27454d6235100" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void updateIntrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00269"></a>00269     {
<a name="l00270"></a>00270         ; <span class="comment">// nothing to do</span>
<a name="l00271"></a>00271     }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a7a31ca9fefb2fe821f29a270678912db"></a><!-- doxytag: member="ArmISA::Interrupts::cpu" ref="a7a31ca9fefb2fe821f29a270678912db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html">BaseCPU</a>* <a class="el" href="classArmISA_1_1Interrupts.html#a7a31ca9fefb2fe821f29a270678912db">cpu</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a97fbd95b3d09130494277ce6dcca67"></a><!-- doxytag: member="ArmISA::Interrupts::interrupts" ref="a1a97fbd95b3d09130494277ce6dcca67" args="[NumInterruptTypes]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[NumInterruptTypes]<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7bd80958fef7b80f720d1e764c63adb4"></a><!-- doxytag: member="ArmISA::Interrupts::intStatus" ref="a7bd80958fef7b80f720d1e764c63adb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/arm/<a class="el" href="arm_2interrupts_8hh_source.html">interrupts.hh</a></li>
<li>arch/arm/<a class="el" href="arm_2interrupts_8cc.html">interrupts.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
