-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
-- Date        : Thu Jun 18 10:39:38 2020
-- Host        : endcap-tf1.phys.ufl.edu running 64-bit CentOS Linux release 7.7.1908 (Core)
-- Command     : write_vhdl -force -mode funcsim -rename_top cpu_block_aurora_64b66b_0_1 -prefix
--               cpu_block_aurora_64b66b_0_1_ cpu_block_aurora_64b66b_0_1_sim_netlist.vhdl
-- Design      : cpu_block_aurora_64b66b_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu4cg-sfvc784-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_BLOCK_SYNC_SM is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    blocksync_out_i : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_i : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_BLOCK_SYNC_SM;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_BLOCK_SYNC_SM is
  signal BLOCKSYNC_OUT_i_1_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RXGEARBOXSLIP_OUT_i_2_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_3_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_4_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_5_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_6_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal \begin_r_i_2__0_n_0\ : STD_LOGIC;
  signal \^blocksync_out_i\ : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_sh_invalid_c : STD_LOGIC;
  signal next_sh_valid_c : STD_LOGIC;
  signal next_slip_c : STD_LOGIC;
  signal next_sync_done_c : STD_LOGIC;
  signal next_test_sh_c : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \sh_count_equals_max_i__14\ : STD_LOGIC;
  signal \sh_invalid_cnt_equals_zero_i__4\ : STD_LOGIC;
  signal sh_valid_r_i_2_n_0 : STD_LOGIC;
  signal \slip_count_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[9]\ : STD_LOGIC;
  signal slip_done_i : STD_LOGIC;
  signal slip_pulse_i : STD_LOGIC;
  signal slip_r_i_2_n_0 : STD_LOGIC;
  signal sync_done_r : STD_LOGIC;
  signal sync_done_r_i_3_n_0 : STD_LOGIC;
  signal sync_done_r_i_5_n_0 : STD_LOGIC;
  signal sync_done_r_i_6_n_0 : STD_LOGIC;
  signal sync_done_r_i_7_n_0 : STD_LOGIC;
  signal sync_done_r_i_8_n_0 : STD_LOGIC;
  signal sync_done_r_i_9_n_0 : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_2\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_3\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_4\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_5\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_6\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_7\ : STD_LOGIC;
  signal sync_header_count_i0_carry_n_0 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_1 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_2 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_3 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_4 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_5 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_6 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_7 : STD_LOGIC;
  signal \sync_header_count_i[15]_i_1_n_0\ : STD_LOGIC;
  signal sync_header_count_i_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sync_header_invalid_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal sync_header_invalid_count_i_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal system_reset_r : STD_LOGIC;
  signal system_reset_r2 : STD_LOGIC;
  signal test_sh_r : STD_LOGIC;
  signal test_sh_r_i_2_n_0 : STD_LOGIC;
  signal \NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_sync_header_count_i0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of BLOCKSYNC_OUT_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_2 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_5 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_6 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of sync_done_r_i_6 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sync_header_count_i[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[9]_i_1\ : label is "soft_lutpair13";
begin
  D(0) <= \^d\(0);
  blocksync_out_i <= \^blocksync_out_i\;
BLOCKSYNC_OUT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => p_1_in(1),
      I1 => system_reset_r2,
      I2 => \^blocksync_out_i\,
      I3 => sync_done_r,
      O => BLOCKSYNC_OUT_i_1_n_0
    );
BLOCKSYNC_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => BLOCKSYNC_OUT_i_1_n_0,
      Q => \^blocksync_out_i\,
      R => '0'
    );
RXGEARBOXSLIP_OUT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20000000"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => \sh_count_equals_max_i__14\,
      I3 => p_1_in(3),
      I4 => RXGEARBOXSLIP_OUT_i_3_n_0,
      I5 => RXGEARBOXSLIP_OUT_i_4_n_0,
      O => slip_pulse_i
    );
RXGEARBOXSLIP_OUT_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slip_r_i_2_n_0,
      I1 => p_1_in(1),
      O => RXGEARBOXSLIP_OUT_i_2_n_0
    );
RXGEARBOXSLIP_OUT_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000FFFF"
    )
        port map (
      I0 => sync_done_r_i_9_n_0,
      I1 => sync_header_invalid_count_i_reg(3),
      I2 => sync_header_invalid_count_i_reg(4),
      I3 => RXGEARBOXSLIP_OUT_i_5_n_0,
      I4 => \^blocksync_out_i\,
      O => RXGEARBOXSLIP_OUT_i_3_n_0
    );
RXGEARBOXSLIP_OUT_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4444444F4F4F4F4"
    )
        port map (
      I0 => slip_done_i,
      I1 => p_1_in(1),
      I2 => p_1_in(2),
      I3 => sync_done_r_i_9_n_0,
      I4 => RXGEARBOXSLIP_OUT_i_6_n_0,
      I5 => \^blocksync_out_i\,
      O => RXGEARBOXSLIP_OUT_i_4_n_0
    );
RXGEARBOXSLIP_OUT_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      O => RXGEARBOXSLIP_OUT_i_5_n_0
    );
RXGEARBOXSLIP_OUT_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(3),
      I1 => sync_header_invalid_count_i_reg(4),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(1),
      I4 => sync_header_invalid_count_i_reg(2),
      O => RXGEARBOXSLIP_OUT_i_6_n_0
    );
RXGEARBOXSLIP_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => slip_pulse_i,
      Q => \^d\(0),
      R => '0'
    );
\begin_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFBAAAAA"
    )
        port map (
      I0 => \begin_r_i_2__0_n_0\,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => p_1_in(3),
      I3 => p_1_in(2),
      I4 => \sh_count_equals_max_i__14\,
      I5 => RXGEARBOXSLIP_OUT_i_3_n_0,
      O => next_begin_c
    );
\begin_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => slip_r_i_2_n_0,
      I1 => sync_done_r,
      I2 => slip_done_i,
      I3 => p_1_in(1),
      O => \begin_r_i_2__0_n_0\
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => system_reset_r2
    );
sh_invalid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sh_valid_r_i_2_n_0,
      I3 => test_sh_r,
      I4 => begin_r,
      I5 => p_1_in(1),
      O => next_sh_invalid_c
    );
sh_invalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_sh_invalid_c,
      Q => p_1_in(2),
      R => system_reset_r2
    );
sh_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sh_valid_r_i_2_n_0,
      I3 => test_sh_r,
      I4 => begin_r,
      I5 => p_1_in(1),
      O => next_sh_valid_c
    );
sh_valid_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sync_done_r,
      I1 => rxheadervalid_i,
      I2 => p_1_in(3),
      I3 => p_1_in(2),
      O => sh_valid_r_i_2_n_0
    );
sh_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_sh_valid_c,
      Q => p_1_in(3),
      R => system_reset_r2
    );
\slip_count_i[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(1),
      O => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \^d\(0),
      Q => \slip_count_i_reg_n_0_[0]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[9]\,
      Q => \slip_count_i_reg_n_0_[10]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[10]\,
      Q => \slip_count_i_reg_n_0_[11]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[11]\,
      Q => \slip_count_i_reg_n_0_[12]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[12]\,
      Q => \slip_count_i_reg_n_0_[13]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[13]\,
      Q => \slip_count_i_reg_n_0_[14]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[14]\,
      Q => slip_done_i,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[0]\,
      Q => \slip_count_i_reg_n_0_[1]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[1]\,
      Q => \slip_count_i_reg_n_0_[2]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[2]\,
      Q => \slip_count_i_reg_n_0_[3]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[3]\,
      Q => \slip_count_i_reg_n_0_[4]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[4]\,
      Q => \slip_count_i_reg_n_0_[5]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[5]\,
      Q => \slip_count_i_reg_n_0_[6]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[6]\,
      Q => \slip_count_i_reg_n_0_[7]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[7]\,
      Q => \slip_count_i_reg_n_0_[8]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[8]\,
      Q => \slip_count_i_reg_n_0_[9]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
slip_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20000000"
    )
        port map (
      I0 => slip_r_i_2_n_0,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => \sh_count_equals_max_i__14\,
      I3 => p_1_in(3),
      I4 => RXGEARBOXSLIP_OUT_i_3_n_0,
      I5 => RXGEARBOXSLIP_OUT_i_4_n_0,
      O => next_slip_c
    );
slip_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => sync_done_r,
      I1 => p_1_in(1),
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      I4 => test_sh_r,
      I5 => begin_r,
      O => slip_r_i_2_n_0
    );
slip_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_slip_c,
      Q => p_1_in(1),
      R => system_reset_r2
    );
sync_done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sh_count_equals_max_i__14\,
      I1 => sync_done_r_i_3_n_0,
      I2 => \sh_invalid_cnt_equals_zero_i__4\,
      O => next_sync_done_c
    );
sync_done_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sync_done_r_i_5_n_0,
      I1 => sync_done_r_i_6_n_0,
      I2 => sync_done_r_i_7_n_0,
      I3 => sync_done_r_i_8_n_0,
      O => \sh_count_equals_max_i__14\
    );
sync_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      I2 => sync_done_r,
      I3 => p_1_in(1),
      I4 => begin_r,
      I5 => test_sh_r,
      O => sync_done_r_i_3_n_0
    );
sync_done_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_done_r_i_9_n_0,
      O => \sh_invalid_cnt_equals_zero_i__4\
    );
sync_done_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(7),
      I1 => sync_header_count_i_reg(6),
      I2 => sync_header_count_i_reg(4),
      I3 => sync_header_count_i_reg(5),
      O => sync_done_r_i_5_n_0
    );
sync_done_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sync_header_count_i_reg(1),
      I1 => sync_header_count_i_reg(0),
      I2 => sync_header_count_i_reg(3),
      I3 => sync_header_count_i_reg(2),
      O => sync_done_r_i_6_n_0
    );
sync_done_r_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(10),
      I1 => sync_header_count_i_reg(11),
      I2 => sync_header_count_i_reg(8),
      I3 => sync_header_count_i_reg(9),
      O => sync_done_r_i_7_n_0
    );
sync_done_r_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sync_header_count_i_reg(15),
      I1 => sync_header_count_i_reg(14),
      I2 => sync_header_count_i_reg(12),
      I3 => sync_header_count_i_reg(13),
      O => sync_done_r_i_8_n_0
    );
sync_done_r_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(5),
      I1 => sync_header_invalid_count_i_reg(6),
      I2 => sync_header_invalid_count_i_reg(7),
      I3 => sync_header_invalid_count_i_reg(9),
      I4 => sync_header_invalid_count_i_reg(8),
      O => sync_done_r_i_9_n_0
    );
sync_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_sync_done_c,
      Q => sync_done_r,
      R => system_reset_r2
    );
sync_header_count_i0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sync_header_count_i_reg(0),
      CI_TOP => '0',
      CO(7) => sync_header_count_i0_carry_n_0,
      CO(6) => sync_header_count_i0_carry_n_1,
      CO(5) => sync_header_count_i0_carry_n_2,
      CO(4) => sync_header_count_i0_carry_n_3,
      CO(3) => sync_header_count_i0_carry_n_4,
      CO(2) => sync_header_count_i0_carry_n_5,
      CO(1) => sync_header_count_i0_carry_n_6,
      CO(0) => sync_header_count_i0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__6\(8 downto 1),
      S(7 downto 0) => sync_header_count_i_reg(8 downto 1)
    );
\sync_header_count_i0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sync_header_count_i0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \sync_header_count_i0_carry__0_n_2\,
      CO(4) => \sync_header_count_i0_carry__0_n_3\,
      CO(3) => \sync_header_count_i0_carry__0_n_4\,
      CO(2) => \sync_header_count_i0_carry__0_n_5\,
      CO(1) => \sync_header_count_i0_carry__0_n_6\,
      CO(0) => \sync_header_count_i0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_sync_header_count_i0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__6\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => sync_header_count_i_reg(15 downto 9)
    );
\sync_header_count_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_count_i_reg(0),
      O => \p_0_in__6\(0)
    );
\sync_header_count_i[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      O => \sync_header_count_i[15]_i_1_n_0\
    );
\sync_header_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(0),
      Q => sync_header_count_i_reg(0),
      R => begin_r
    );
\sync_header_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(10),
      Q => sync_header_count_i_reg(10),
      R => begin_r
    );
\sync_header_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(11),
      Q => sync_header_count_i_reg(11),
      R => begin_r
    );
\sync_header_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(12),
      Q => sync_header_count_i_reg(12),
      R => begin_r
    );
\sync_header_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(13),
      Q => sync_header_count_i_reg(13),
      R => begin_r
    );
\sync_header_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(14),
      Q => sync_header_count_i_reg(14),
      R => begin_r
    );
\sync_header_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(15),
      Q => sync_header_count_i_reg(15),
      R => begin_r
    );
\sync_header_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(1),
      Q => sync_header_count_i_reg(1),
      R => begin_r
    );
\sync_header_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(2),
      Q => sync_header_count_i_reg(2),
      R => begin_r
    );
\sync_header_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(3),
      Q => sync_header_count_i_reg(3),
      R => begin_r
    );
\sync_header_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(4),
      Q => sync_header_count_i_reg(4),
      R => begin_r
    );
\sync_header_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(5),
      Q => sync_header_count_i_reg(5),
      R => begin_r
    );
\sync_header_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(6),
      Q => sync_header_count_i_reg(6),
      R => begin_r
    );
\sync_header_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(7),
      Q => sync_header_count_i_reg(7),
      R => begin_r
    );
\sync_header_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(8),
      Q => sync_header_count_i_reg(8),
      R => begin_r
    );
\sync_header_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(9),
      Q => sync_header_count_i_reg(9),
      R => begin_r
    );
\sync_header_invalid_count_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      O => \p_0_in__7\(0)
    );
\sync_header_invalid_count_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      O => \p_0_in__7\(1)
    );
\sync_header_invalid_count_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(2),
      O => \p_0_in__7\(2)
    );
\sync_header_invalid_count_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(1),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(2),
      I3 => sync_header_invalid_count_i_reg(3),
      O => \p_0_in__7\(3)
    );
\sync_header_invalid_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(1),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      O => \p_0_in__7\(4)
    );
\sync_header_invalid_count_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(3),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(2),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_header_invalid_count_i_reg(5),
      O => \p_0_in__7\(5)
    );
\sync_header_invalid_count_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I1 => sync_header_invalid_count_i_reg(6),
      O => \p_0_in__7\(6)
    );
\sync_header_invalid_count_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I1 => sync_header_invalid_count_i_reg(6),
      I2 => sync_header_invalid_count_i_reg(7),
      O => \p_0_in__7\(7)
    );
\sync_header_invalid_count_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(6),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I2 => sync_header_invalid_count_i_reg(7),
      I3 => sync_header_invalid_count_i_reg(8),
      O => \p_0_in__7\(8)
    );
\sync_header_invalid_count_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(7),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(8),
      I4 => sync_header_invalid_count_i_reg(9),
      O => \p_0_in__7\(9)
    );
\sync_header_invalid_count_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(5),
      I1 => sync_header_invalid_count_i_reg(3),
      I2 => sync_header_invalid_count_i_reg(1),
      I3 => sync_header_invalid_count_i_reg(0),
      I4 => sync_header_invalid_count_i_reg(2),
      I5 => sync_header_invalid_count_i_reg(4),
      O => \sync_header_invalid_count_i[9]_i_2_n_0\
    );
\sync_header_invalid_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(0),
      Q => sync_header_invalid_count_i_reg(0),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(1),
      Q => sync_header_invalid_count_i_reg(1),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(2),
      Q => sync_header_invalid_count_i_reg(2),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(3),
      Q => sync_header_invalid_count_i_reg(3),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(4),
      Q => sync_header_invalid_count_i_reg(4),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(5),
      Q => sync_header_invalid_count_i_reg(5),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(6),
      Q => sync_header_invalid_count_i_reg(6),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(7),
      Q => sync_header_invalid_count_i_reg(7),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(8),
      Q => sync_header_invalid_count_i_reg(8),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(9),
      Q => sync_header_invalid_count_i_reg(9),
      R => begin_r
    );
system_reset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => system_reset_r,
      Q => system_reset_r2,
      R => '0'
    );
system_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => SR(0),
      Q => system_reset_r,
      R => '0'
    );
test_sh_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2222AAAA0020"
    )
        port map (
      I0 => slip_r_i_2_n_0,
      I1 => \sh_count_equals_max_i__14\,
      I2 => p_1_in(2),
      I3 => RXGEARBOXSLIP_OUT_i_3_n_0,
      I4 => test_sh_r_i_2_n_0,
      I5 => p_1_in(3),
      O => next_test_sh_c
    );
test_sh_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => rxheadervalid_i,
      I1 => test_sh_r,
      I2 => begin_r,
      O => test_sh_r_i_2_n_0
    );
test_sh_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_test_sh_c,
      Q => test_sh_r,
      R => system_reset_r2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CHANNEL_BOND_GEN is
  port (
    gen_ch_bond_int_reg_0 : out STD_LOGIC;
    data_v_r_reg_0 : in STD_LOGIC;
    TXDATAVALID_IN : in STD_LOGIC;
    \free_count_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_ch_bond_int_reg_1 : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CHANNEL_BOND_GEN;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CHANNEL_BOND_GEN is
  signal data_v_r : STD_LOGIC;
  signal \free_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \free_count_r[0]_i_3_n_0\ : STD_LOGIC;
  signal free_count_r_reg : STD_LOGIC_VECTOR ( 0 to 4 );
  signal gen_ch_bond_int_i_1_n_0 : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \free_count_r[0]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \free_count_r[0]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \free_count_r[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \free_count_r[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \free_count_r[3]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \free_count_r[4]_i_1\ : label is "soft_lutpair175";
begin
data_v_r_reg: unisim.vcomponents.FDRE
     port map (
      C => data_v_r_reg_0,
      CE => '1',
      D => TXDATAVALID_IN,
      Q => data_v_r,
      R => '0'
    );
\free_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => data_v_r,
      I1 => free_count_r_reg(0),
      I2 => \free_count_r[0]_i_3_n_0\,
      I3 => \free_count_r_reg[4]_0\(0),
      O => \free_count_r[0]_i_1_n_0\
    );
\free_count_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => free_count_r_reg(1),
      I1 => free_count_r_reg(3),
      I2 => free_count_r_reg(4),
      I3 => free_count_r_reg(2),
      I4 => free_count_r_reg(0),
      O => \p_0_in__3\(4)
    );
\free_count_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => free_count_r_reg(3),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(2),
      I3 => free_count_r_reg(1),
      O => \free_count_r[0]_i_3_n_0\
    );
\free_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => free_count_r_reg(2),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(3),
      I3 => free_count_r_reg(1),
      O => \p_0_in__3\(3)
    );
\free_count_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => free_count_r_reg(3),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(2),
      O => \p_0_in__3\(2)
    );
\free_count_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => free_count_r_reg(4),
      I1 => free_count_r_reg(3),
      O => \p_0_in__3\(1)
    );
\free_count_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(4),
      O => \p_0_in__3\(0)
    );
\free_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_v_r_reg_0,
      CE => data_v_r,
      D => \p_0_in__3\(4),
      Q => free_count_r_reg(0),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_v_r_reg_0,
      CE => data_v_r,
      D => \p_0_in__3\(3),
      Q => free_count_r_reg(1),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_v_r_reg_0,
      CE => data_v_r,
      D => \p_0_in__3\(2),
      Q => free_count_r_reg(2),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_v_r_reg_0,
      CE => data_v_r,
      D => \p_0_in__3\(1),
      Q => free_count_r_reg(3),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_v_r_reg_0,
      CE => data_v_r,
      D => \p_0_in__3\(0),
      Q => free_count_r_reg(4),
      R => \free_count_r[0]_i_1_n_0\
    );
gen_ch_bond_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => free_count_r_reg(1),
      I1 => free_count_r_reg(2),
      I2 => free_count_r_reg(4),
      I3 => free_count_r_reg(3),
      I4 => gen_ch_bond_int_reg_1,
      I5 => free_count_r_reg(0),
      O => gen_ch_bond_int_i_1_n_0
    );
gen_ch_bond_int_reg: unisim.vcomponents.FDRE
     port map (
      C => data_v_r_reg_0,
      CE => '1',
      D => gen_ch_bond_int_i_1_n_0,
      Q => gen_ch_bond_int_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CHANNEL_ERR_DETECT is
  port (
    hard_err : out STD_LOGIC;
    hard_err_i : in STD_LOGIC;
    CHANNEL_HARD_ERR_reg_0 : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CHANNEL_ERR_DETECT;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CHANNEL_ERR_DETECT is
begin
CHANNEL_HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => CHANNEL_HARD_ERR_reg_0,
      CE => '1',
      D => hard_err_i,
      Q => hard_err,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CHANNEL_INIT_SM is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wait_for_lane_up_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CHANNEL_UP_RX_IF_reg_0 : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg_0 : out STD_LOGIC;
    gen_cc_flop_0_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CHANNEL_UP_RX_IF_reg_1 : out STD_LOGIC;
    R0 : out STD_LOGIC;
    gen_ch_bond_int_reg : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_2 : out STD_LOGIC;
    reset_lanes_c : in STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_3 : in STD_LOGIC;
    wait_for_lane_up_r_reg_1 : in STD_LOGIC;
    remote_ready_i : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \TX_DATA_reg[63]\ : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_pe_data_v_i : in STD_LOGIC;
    rx_pe_data_v_i : in STD_LOGIC;
    \TX_DATA_reg[63]_0\ : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CHANNEL_INIT_SM;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CHANNEL_INIT_SM is
  signal \^channel_up_rx_if_reg_0\ : STD_LOGIC;
  signal \^channel_up_tx_if_reg_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \TX_DATA[55]_i_4_n_0\ : STD_LOGIC;
  signal \TX_DATA[63]_i_2_n_0\ : STD_LOGIC;
  signal any_idles_r : STD_LOGIC;
  signal chan_bond_timeout_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of chan_bond_timeout_val : signal is "true";
  signal channel_up_c : STD_LOGIC;
  signal idle_xmit_cntr : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_2_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_wait_for_remote_c : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal ready_r_i_2_n_0 : STD_LOGIC;
  signal remote_ready_r : STD_LOGIC;
  signal \^wait_for_lane_up_r_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wait_for_remote_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RX_D[56]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of RX_SRC_RDY_N_inv_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \TX_DATA[63]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of gen_cc_flop_0_i_i_1 : label is "soft_lutpair177";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_lanes_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_0_i : label is "FD";
begin
  CHANNEL_UP_RX_IF_reg_0 <= \^channel_up_rx_if_reg_0\;
  CHANNEL_UP_TX_IF_reg_0 <= \^channel_up_tx_if_reg_0\;
  SR(0) <= \^sr\(0);
  wait_for_lane_up_r_reg_0(0) <= \^wait_for_lane_up_r_reg_0\(0);
CHANNEL_UP_RX_IF_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CHANNEL_UP_RX_IF_reg_3,
      CE => '1',
      D => remote_ready_r,
      Q => \^channel_up_rx_if_reg_0\,
      R => CHANNEL_UP_RX_IF_reg_4(0)
    );
CHANNEL_UP_TX_IF_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404040"
    )
        port map (
      I0 => \^wait_for_lane_up_r_reg_0\(0),
      I1 => remote_ready_r,
      I2 => ready_r,
      I3 => wait_for_remote_r,
      I4 => \idle_xmit_cntr[0]_i_3_n_0\,
      O => channel_up_c
    );
CHANNEL_UP_TX_IF_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CHANNEL_UP_RX_IF_reg_3,
      CE => '1',
      D => channel_up_c,
      Q => \^channel_up_tx_if_reg_0\,
      R => CHANNEL_UP_RX_IF_reg_4(0)
    );
DO_CC_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_up_rx_if_reg_0\,
      O => CHANNEL_UP_RX_IF_reg_1
    );
\RX_D[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_rx_if_reg_0\,
      I1 => rx_pe_data_v_i,
      O => E(0)
    );
RX_SRC_RDY_N_inv_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^channel_up_rx_if_reg_0\,
      I1 => rx_pe_data_v_i,
      I2 => \^sr\(0),
      O => CHANNEL_UP_RX_IF_reg_2
    );
\TX_DATA[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A000E000A"
    )
        port map (
      I0 => \TX_DATA_reg[63]\,
      I1 => \^channel_up_tx_if_reg_0\,
      I2 => rst_pma_init_usrclk,
      I3 => gen_cc_i,
      I4 => Q(0),
      I5 => \TX_DATA[55]_i_4_n_0\,
      O => gen_cc_flop_0_i(0)
    );
\TX_DATA[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0E0A0A"
    )
        port map (
      I0 => gen_cc_i,
      I1 => \^channel_up_tx_if_reg_0\,
      I2 => rst_pma_init_usrclk,
      I3 => \TX_DATA_reg[63]\,
      I4 => Q(1),
      I5 => \TX_DATA[55]_i_4_n_0\,
      O => gen_cc_flop_0_i(1)
    );
\TX_DATA[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^wait_for_lane_up_r_reg_0\(0),
      I1 => tx_pe_data_v_i,
      O => \TX_DATA[55]_i_4_n_0\
    );
\TX_DATA[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAAAAA"
    )
        port map (
      I0 => \TX_DATA_reg[63]_0\,
      I1 => \TX_DATA_reg[63]\,
      I2 => gen_cc_i,
      I3 => tx_pe_data_v_i,
      I4 => \^wait_for_lane_up_r_reg_0\(0),
      I5 => \TX_DATA[63]_i_2_n_0\,
      O => gen_ch_bond_int_reg
    );
\TX_DATA[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => rst_pma_init_usrclk,
      O => \TX_DATA[63]_i_2_n_0\
    );
any_idles_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CHANNEL_UP_RX_IF_reg_3,
      CE => '1',
      D => RX_IDLE,
      Q => any_idles_r,
      R => '0'
    );
gen_cc_flop_0_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      O => R0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(8)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(7)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(5)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(4)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(3)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(0)
    );
\idle_xmit_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC8FF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[5]\,
      I1 => wait_for_remote_r,
      I2 => any_idles_r,
      I3 => \idle_xmit_cntr[0]_i_3_n_0\,
      I4 => \idle_xmit_cntr[0]_i_4_n_0\,
      O => idle_xmit_cntr
    );
\idle_xmit_cntr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[1]\,
      I5 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[0]_i_2_n_0\
    );
\idle_xmit_cntr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[0]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[2]\,
      I3 => \idle_xmit_cntr_reg_n_0_[4]\,
      I4 => \idle_xmit_cntr_reg_n_0_[5]\,
      I5 => \idle_xmit_cntr_reg_n_0_[3]\,
      O => \idle_xmit_cntr[0]_i_3_n_0\
    );
\idle_xmit_cntr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[4]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[0]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => wait_for_remote_r,
      I5 => \idle_xmit_cntr_reg_n_0_[3]\,
      O => \idle_xmit_cntr[0]_i_4_n_0\
    );
\idle_xmit_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[1]\,
      I1 => \idle_xmit_cntr_reg_n_0_[3]\,
      I2 => \idle_xmit_cntr_reg_n_0_[5]\,
      I3 => \idle_xmit_cntr_reg_n_0_[4]\,
      I4 => \idle_xmit_cntr_reg_n_0_[2]\,
      I5 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[1]_i_1_n_0\
    );
\idle_xmit_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA6AAA6AAA6AAA"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[2]\,
      I1 => \idle_xmit_cntr_reg_n_0_[4]\,
      I2 => \idle_xmit_cntr_reg_n_0_[5]\,
      I3 => \idle_xmit_cntr_reg_n_0_[3]\,
      I4 => \idle_xmit_cntr_reg_n_0_[1]\,
      I5 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[2]_i_1_n_0\
    );
\idle_xmit_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA6A6A6A6A6A6A6A"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[0]\,
      I5 => \idle_xmit_cntr_reg_n_0_[1]\,
      O => \idle_xmit_cntr[3]_i_1_n_0\
    );
\idle_xmit_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555AAAAAAAA"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[5]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[0]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[3]\,
      I5 => \idle_xmit_cntr_reg_n_0_[4]\,
      O => \idle_xmit_cntr[4]_i_1_n_0\
    );
\idle_xmit_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[1]\,
      I1 => \idle_xmit_cntr_reg_n_0_[0]\,
      I2 => \idle_xmit_cntr_reg_n_0_[2]\,
      I3 => \idle_xmit_cntr_reg_n_0_[3]\,
      I4 => \idle_xmit_cntr_reg_n_0_[4]\,
      I5 => \idle_xmit_cntr_reg_n_0_[5]\,
      O => \idle_xmit_cntr[5]_i_1_n_0\
    );
\idle_xmit_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CHANNEL_UP_RX_IF_reg_3,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[0]_i_2_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[0]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\idle_xmit_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CHANNEL_UP_RX_IF_reg_3,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[1]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[1]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\idle_xmit_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CHANNEL_UP_RX_IF_reg_3,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[2]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[2]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\idle_xmit_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CHANNEL_UP_RX_IF_reg_3,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[3]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[3]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\idle_xmit_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CHANNEL_UP_RX_IF_reg_3,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[4]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[4]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\idle_xmit_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CHANNEL_UP_RX_IF_reg_3,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[5]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[5]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\ready_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEA0000AAAA0000"
    )
        port map (
      I0 => ready_r,
      I1 => \idle_xmit_cntr_reg_n_0_[0]\,
      I2 => \idle_xmit_cntr_reg_n_0_[1]\,
      I3 => ready_r_i_2_n_0,
      I4 => remote_ready_r,
      I5 => wait_for_remote_r,
      O => next_ready_c
    );
ready_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      O => ready_r_i_2_n_0
    );
ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CHANNEL_UP_RX_IF_reg_3,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => wait_for_lane_up_r_reg_1
    );
remote_ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CHANNEL_UP_RX_IF_reg_3,
      CE => '1',
      D => remote_ready_i,
      Q => remote_ready_r,
      R => '0'
    );
reset_lanes_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CHANNEL_UP_RX_IF_reg_3,
      CE => '1',
      D => reset_lanes_c,
      Q => \^sr\(0),
      R => '0'
    );
wait_for_lane_up_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CHANNEL_UP_RX_IF_reg_3,
      CE => '1',
      D => wait_for_lane_up_r_reg_1,
      Q => \^wait_for_lane_up_r_reg_0\(0),
      R => '0'
    );
wait_for_remote_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF544"
    )
        port map (
      I0 => remote_ready_r,
      I1 => ready_r,
      I2 => \idle_xmit_cntr[0]_i_3_n_0\,
      I3 => wait_for_remote_r,
      I4 => \^wait_for_lane_up_r_reg_0\(0),
      O => next_wait_for_remote_c
    );
wait_for_remote_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CHANNEL_UP_RX_IF_reg_3,
      CE => '1',
      D => next_wait_for_remote_c,
      Q => wait_for_remote_r,
      R => wait_for_lane_up_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_DESCRAMBLER_64B66B is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CC_detect : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CB_detect0 : out STD_LOGIC;
    \descrambler_reg[39]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    CC_detect_dlyd1 : in STD_LOGIC;
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    CB_detect_dlyd0p5 : in STD_LOGIC;
    CB_detect_dlyd0p5_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    \descrambler_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \unscrambled_data_i_reg[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_DESCRAMBLER_64B66B;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_DESCRAMBLER_64B66B is
  signal CC_detect_dlyd1_i_2_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_3_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_4_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_5_n_0 : STD_LOGIC;
  signal CC_detect_pulse_r_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \descrambler[57]_i_1_n_0\ : STD_LOGIC;
  signal \^descrambler_reg[39]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \descrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[52]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[53]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[54]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[55]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[56]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[57]\ : STD_LOGIC;
  signal p_100_in : STD_LOGIC;
  signal p_67_in : STD_LOGIC;
  signal p_69_in : STD_LOGIC;
  signal p_73_in : STD_LOGIC;
  signal p_75_in : STD_LOGIC;
  signal p_78_in : STD_LOGIC;
  signal p_80_in : STD_LOGIC;
  signal p_84_in : STD_LOGIC;
  signal p_86_in : STD_LOGIC;
  signal p_89_in : STD_LOGIC;
  signal p_91_in : STD_LOGIC;
  signal p_95_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 57 downto 32 );
  signal tempData : STD_LOGIC_VECTOR ( 0 to 17 );
  signal unscrambled_data_i0 : STD_LOGIC;
  signal unscrambled_data_i012_out : STD_LOGIC;
  signal unscrambled_data_i016_out : STD_LOGIC;
  signal unscrambled_data_i020_out : STD_LOGIC;
  signal unscrambled_data_i024_out : STD_LOGIC;
  signal unscrambled_data_i028_out : STD_LOGIC;
  signal unscrambled_data_i032_out : STD_LOGIC;
  signal unscrambled_data_i036_out : STD_LOGIC;
  signal unscrambled_data_i040_out : STD_LOGIC;
  signal unscrambled_data_i044_out : STD_LOGIC;
  signal unscrambled_data_i048_out : STD_LOGIC;
  signal unscrambled_data_i04_out : STD_LOGIC;
  signal unscrambled_data_i08_out : STD_LOGIC;
  signal \wdth_conv_1stage[38]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CC_detect_pulse_r_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of CC_detect_pulse_r_i_2 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \unscrambled_data_i[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \unscrambled_data_i[10]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \unscrambled_data_i[11]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \unscrambled_data_i[12]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \unscrambled_data_i[19]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \unscrambled_data_i[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \unscrambled_data_i[20]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \unscrambled_data_i[21]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \unscrambled_data_i[22]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \unscrambled_data_i[23]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \unscrambled_data_i[24]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \unscrambled_data_i[25]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \unscrambled_data_i[26]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \unscrambled_data_i[27]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \unscrambled_data_i[28]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \unscrambled_data_i[29]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \unscrambled_data_i[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \unscrambled_data_i[30]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \unscrambled_data_i[31]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \unscrambled_data_i[3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \unscrambled_data_i[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \unscrambled_data_i[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \unscrambled_data_i[6]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \unscrambled_data_i[7]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \unscrambled_data_i[8]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \unscrambled_data_i[9]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \wdth_conv_1stage[38]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \wdth_conv_1stage[38]_i_2\ : label is "soft_lutpair125";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \descrambler_reg[39]_0\(1 downto 0) <= \^descrambler_reg[39]_0\(1 downto 0);
CB_detect_dlyd0p5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => CC_detect_dlyd1_i_4_n_0,
      I2 => \^q\(22),
      I3 => \^q\(23),
      I4 => rxdatavalid_to_fifo_i,
      I5 => CC_detect_dlyd1_i_3_n_0,
      O => CB_detect0
    );
CC_detect_dlyd1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => CC_detect_dlyd1_i_3_n_0,
      I2 => rxdatavalid_to_fifo_i,
      I3 => \^q\(22),
      I4 => \^q\(23),
      I5 => CC_detect_dlyd1_i_4_n_0,
      O => CC_detect
    );
CC_detect_dlyd1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(26),
      I2 => \^q\(16),
      I3 => \^q\(20),
      I4 => CC_detect_dlyd1_i_5_n_0,
      O => CC_detect_dlyd1_i_2_n_0
    );
CC_detect_dlyd1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^q\(28),
      I1 => CB_detect_dlyd0p5_reg(1),
      I2 => \^q\(29),
      I3 => CB_detect_dlyd0p5_reg(0),
      O => CC_detect_dlyd1_i_3_n_0
    );
CC_detect_dlyd1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(30),
      I2 => \^q\(19),
      I3 => \^q\(21),
      O => CC_detect_dlyd1_i_4_n_0
    );
CC_detect_dlyd1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(25),
      I2 => \^q\(31),
      I3 => \^q\(17),
      O => CC_detect_dlyd1_i_5_n_0
    );
CC_detect_pulse_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CC_detect_pulse_r_i_2_n_0,
      I1 => CC_detect_dlyd1_i_2_n_0,
      I2 => CC_detect_dlyd1,
      O => D(1)
    );
CC_detect_pulse_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => CC_detect_dlyd1_i_4_n_0,
      I1 => \^q\(23),
      I2 => \^q\(22),
      I3 => rxdatavalid_to_fifo_i,
      I4 => CC_detect_dlyd1_i_3_n_0,
      O => CC_detect_pulse_r_i_2_n_0
    );
\descrambler[57]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in0,
      O => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(0),
      Q => poly(32),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(10),
      Q => poly(42),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(11),
      Q => poly(43),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(12),
      Q => poly(44),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(13),
      Q => poly(45),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(14),
      Q => poly(46),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(15),
      Q => poly(47),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(16),
      Q => poly(48),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(17),
      Q => poly(49),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(18),
      Q => poly(50),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(19),
      Q => poly(51),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(1),
      Q => poly(33),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(20),
      Q => \^descrambler_reg[39]_0\(0),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(21),
      Q => poly(53),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(22),
      Q => poly(54),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(23),
      Q => poly(55),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(24),
      Q => poly(56),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(25),
      Q => poly(57),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(26),
      Q => p_67_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(27),
      Q => p_69_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(28),
      Q => p_73_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(29),
      Q => p_75_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(2),
      Q => poly(34),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(30),
      Q => p_78_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(31),
      Q => p_80_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(32),
      Q => p_84_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(33),
      Q => p_86_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(34),
      Q => p_89_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(35),
      Q => p_91_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(36),
      Q => p_95_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(37),
      Q => p_97_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(38),
      Q => p_100_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(39),
      Q => \^descrambler_reg[39]_0\(1),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(3),
      Q => poly(35),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(40),
      Q => \descrambler_reg_n_0_[40]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(41),
      Q => \descrambler_reg_n_0_[41]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(42),
      Q => \descrambler_reg_n_0_[42]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(43),
      Q => \descrambler_reg_n_0_[43]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(44),
      Q => \descrambler_reg_n_0_[44]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(45),
      Q => \descrambler_reg_n_0_[45]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(46),
      Q => \descrambler_reg_n_0_[46]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(47),
      Q => \descrambler_reg_n_0_[47]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(48),
      Q => \descrambler_reg_n_0_[48]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(49),
      Q => \descrambler_reg_n_0_[49]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(4),
      Q => poly(36),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(50),
      Q => \descrambler_reg_n_0_[50]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(51),
      Q => \descrambler_reg_n_0_[51]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \^descrambler_reg[39]_0\(0),
      Q => \descrambler_reg_n_0_[52]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(53),
      Q => \descrambler_reg_n_0_[53]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(54),
      Q => \descrambler_reg_n_0_[54]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(55),
      Q => \descrambler_reg_n_0_[55]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(56),
      Q => \descrambler_reg_n_0_[56]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(57),
      Q => \descrambler_reg_n_0_[57]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(5),
      Q => poly(37),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(6),
      Q => poly(38),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(7),
      Q => poly(39),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(8),
      Q => poly(40),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(9),
      Q => poly(41),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(39),
      I1 => \descrambler_reg[31]_0\(0),
      I2 => p_67_in,
      O => unscrambled_data_i0
    );
\unscrambled_data_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(49),
      I1 => \descrambler_reg[31]_0\(10),
      I2 => p_95_in,
      O => unscrambled_data_i040_out
    );
\unscrambled_data_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(50),
      I1 => \descrambler_reg[31]_0\(11),
      I2 => p_97_in,
      O => unscrambled_data_i044_out
    );
\unscrambled_data_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(51),
      I1 => \descrambler_reg[31]_0\(12),
      I2 => p_100_in,
      O => unscrambled_data_i048_out
    );
\unscrambled_data_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(53),
      I1 => \descrambler_reg[31]_0\(14),
      I2 => \descrambler_reg_n_0_[40]\,
      O => tempData(17)
    );
\unscrambled_data_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(54),
      I1 => \descrambler_reg[31]_0\(15),
      I2 => \descrambler_reg_n_0_[41]\,
      O => tempData(16)
    );
\unscrambled_data_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(55),
      I1 => \descrambler_reg[31]_0\(16),
      I2 => \descrambler_reg_n_0_[42]\,
      O => tempData(15)
    );
\unscrambled_data_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(56),
      I1 => \descrambler_reg[31]_0\(17),
      I2 => \descrambler_reg_n_0_[43]\,
      O => tempData(14)
    );
\unscrambled_data_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(57),
      I1 => \descrambler_reg[31]_0\(18),
      I2 => \descrambler_reg_n_0_[44]\,
      O => tempData(13)
    );
\unscrambled_data_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_67_in,
      I1 => \descrambler_reg[31]_0\(19),
      I2 => \descrambler_reg_n_0_[45]\,
      O => tempData(12)
    );
\unscrambled_data_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(40),
      I1 => \descrambler_reg[31]_0\(1),
      I2 => p_69_in,
      O => unscrambled_data_i04_out
    );
\unscrambled_data_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_69_in,
      I1 => \descrambler_reg[31]_0\(20),
      I2 => \descrambler_reg_n_0_[46]\,
      O => tempData(11)
    );
\unscrambled_data_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_73_in,
      I1 => \descrambler_reg[31]_0\(21),
      I2 => \descrambler_reg_n_0_[47]\,
      O => tempData(10)
    );
\unscrambled_data_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_75_in,
      I1 => \descrambler_reg[31]_0\(22),
      I2 => \descrambler_reg_n_0_[48]\,
      O => tempData(9)
    );
\unscrambled_data_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_78_in,
      I1 => \descrambler_reg[31]_0\(23),
      I2 => \descrambler_reg_n_0_[49]\,
      O => tempData(8)
    );
\unscrambled_data_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_80_in,
      I1 => \descrambler_reg[31]_0\(24),
      I2 => \descrambler_reg_n_0_[50]\,
      O => tempData(7)
    );
\unscrambled_data_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_84_in,
      I1 => \descrambler_reg[31]_0\(25),
      I2 => \descrambler_reg_n_0_[51]\,
      O => tempData(6)
    );
\unscrambled_data_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_86_in,
      I1 => \descrambler_reg[31]_0\(26),
      I2 => \descrambler_reg_n_0_[52]\,
      O => tempData(5)
    );
\unscrambled_data_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_89_in,
      I1 => \descrambler_reg[31]_0\(27),
      I2 => \descrambler_reg_n_0_[53]\,
      O => tempData(4)
    );
\unscrambled_data_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_91_in,
      I1 => \descrambler_reg[31]_0\(28),
      I2 => \descrambler_reg_n_0_[54]\,
      O => tempData(3)
    );
\unscrambled_data_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_95_in,
      I1 => \descrambler_reg[31]_0\(29),
      I2 => \descrambler_reg_n_0_[55]\,
      O => tempData(2)
    );
\unscrambled_data_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(41),
      I1 => \descrambler_reg[31]_0\(2),
      I2 => p_73_in,
      O => unscrambled_data_i08_out
    );
\unscrambled_data_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \descrambler_reg[31]_0\(30),
      I2 => \descrambler_reg_n_0_[56]\,
      O => tempData(1)
    );
\unscrambled_data_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_100_in,
      I1 => \descrambler_reg[31]_0\(31),
      I2 => \descrambler_reg_n_0_[57]\,
      O => tempData(0)
    );
\unscrambled_data_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(42),
      I1 => \descrambler_reg[31]_0\(3),
      I2 => p_75_in,
      O => unscrambled_data_i012_out
    );
\unscrambled_data_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(43),
      I1 => \descrambler_reg[31]_0\(4),
      I2 => p_78_in,
      O => unscrambled_data_i016_out
    );
\unscrambled_data_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(44),
      I1 => \descrambler_reg[31]_0\(5),
      I2 => p_80_in,
      O => unscrambled_data_i020_out
    );
\unscrambled_data_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(45),
      I1 => \descrambler_reg[31]_0\(6),
      I2 => p_84_in,
      O => unscrambled_data_i024_out
    );
\unscrambled_data_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(46),
      I1 => \descrambler_reg[31]_0\(7),
      I2 => p_86_in,
      O => unscrambled_data_i028_out
    );
\unscrambled_data_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(47),
      I1 => \descrambler_reg[31]_0\(8),
      I2 => p_89_in,
      O => unscrambled_data_i032_out
    );
\unscrambled_data_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(48),
      I1 => \descrambler_reg[31]_0\(9),
      I2 => p_91_in,
      O => unscrambled_data_i036_out
    );
\unscrambled_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0,
      Q => \^q\(0),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i040_out,
      Q => \^q\(10),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i044_out,
      Q => \^q\(11),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i048_out,
      Q => \^q\(12),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[13]_0\(0),
      Q => \^q\(13),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(17),
      Q => \^q\(14),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(16),
      Q => \^q\(15),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(15),
      Q => \^q\(16),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(14),
      Q => \^q\(17),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(13),
      Q => \^q\(18),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(12),
      Q => \^q\(19),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i04_out,
      Q => \^q\(1),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(11),
      Q => \^q\(20),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(10),
      Q => \^q\(21),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(9),
      Q => \^q\(22),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(8),
      Q => \^q\(23),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(7),
      Q => \^q\(24),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(6),
      Q => \^q\(25),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(5),
      Q => \^q\(26),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(4),
      Q => \^q\(27),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(3),
      Q => \^q\(28),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(2),
      Q => \^q\(29),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i08_out,
      Q => \^q\(2),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(1),
      Q => \^q\(30),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(0),
      Q => \^q\(31),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i012_out,
      Q => \^q\(3),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i016_out,
      Q => \^q\(4),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i020_out,
      Q => \^q\(5),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i024_out,
      Q => \^q\(6),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i028_out,
      Q => \^q\(7),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i032_out,
      Q => \^q\(8),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i036_out,
      Q => \^q\(9),
      R => \descrambler[57]_i_1_n_0\
    );
\wdth_conv_1stage[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => CB_detect_dlyd0p5,
      I1 => \wdth_conv_1stage[38]_i_2_n_0\,
      I2 => CC_detect_dlyd1_i_2_n_0,
      O => D(0)
    );
\wdth_conv_1stage[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => CC_detect_dlyd1_i_3_n_0,
      I1 => rxdatavalid_to_fifo_i,
      I2 => \^q\(23),
      I3 => \^q\(22),
      I4 => CC_detect_dlyd1_i_4_n_0,
      O => \wdth_conv_1stage[38]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ERR_DETECT is
  port (
    hard_err_i : out STD_LOGIC;
    SOFT_ERR_reg_0 : out STD_LOGIC;
    SOFT_ERR_reg_1 : in STD_LOGIC;
    HARD_ERR_reg_0 : in STD_LOGIC;
    HARD_ERR_reg_1 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ERR_DETECT;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ERR_DETECT is
  signal soft_err_i : STD_LOGIC;
begin
HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => HARD_ERR_reg_0,
      CE => '1',
      D => HARD_ERR_reg_1,
      Q => hard_err_i,
      R => '0'
    );
SOFT_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => HARD_ERR_reg_0,
      CE => '1',
      D => SOFT_ERR_reg_1,
      Q => soft_err_i,
      R => '0'
    );
soft_err_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => soft_err_i,
      I1 => channel_up_tx_if,
      O => SOFT_ERR_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_RX_STREAM_DATAPATH is
  port (
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    RX_SRC_RDY_N_reg_inv_0 : in STD_LOGIC;
    RX_SRC_RDY_N_reg_inv_1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_RX_STREAM_DATAPATH;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_RX_STREAM_DATAPATH is
begin
\RX_D_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(63),
      Q => m_axi_rx_tdata(56),
      R => SR(0)
    );
\RX_D_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(53),
      Q => m_axi_rx_tdata(50),
      R => SR(0)
    );
\RX_D_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(52),
      Q => m_axi_rx_tdata(51),
      R => SR(0)
    );
\RX_D_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(51),
      Q => m_axi_rx_tdata(52),
      R => SR(0)
    );
\RX_D_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(50),
      Q => m_axi_rx_tdata(53),
      R => SR(0)
    );
\RX_D_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(49),
      Q => m_axi_rx_tdata(54),
      R => SR(0)
    );
\RX_D_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(48),
      Q => m_axi_rx_tdata(55),
      R => SR(0)
    );
\RX_D_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(47),
      Q => m_axi_rx_tdata(40),
      R => SR(0)
    );
\RX_D_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(46),
      Q => m_axi_rx_tdata(41),
      R => SR(0)
    );
\RX_D_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(45),
      Q => m_axi_rx_tdata(42),
      R => SR(0)
    );
\RX_D_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(44),
      Q => m_axi_rx_tdata(43),
      R => SR(0)
    );
\RX_D_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(62),
      Q => m_axi_rx_tdata(57),
      R => SR(0)
    );
\RX_D_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(43),
      Q => m_axi_rx_tdata(44),
      R => SR(0)
    );
\RX_D_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(42),
      Q => m_axi_rx_tdata(45),
      R => SR(0)
    );
\RX_D_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(41),
      Q => m_axi_rx_tdata(46),
      R => SR(0)
    );
\RX_D_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(40),
      Q => m_axi_rx_tdata(47),
      R => SR(0)
    );
\RX_D_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(39),
      Q => m_axi_rx_tdata(32),
      R => SR(0)
    );
\RX_D_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(38),
      Q => m_axi_rx_tdata(33),
      R => SR(0)
    );
\RX_D_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(37),
      Q => m_axi_rx_tdata(34),
      R => SR(0)
    );
\RX_D_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(36),
      Q => m_axi_rx_tdata(35),
      R => SR(0)
    );
\RX_D_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(35),
      Q => m_axi_rx_tdata(36),
      R => SR(0)
    );
\RX_D_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(34),
      Q => m_axi_rx_tdata(37),
      R => SR(0)
    );
\RX_D_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(61),
      Q => m_axi_rx_tdata(58),
      R => SR(0)
    );
\RX_D_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(33),
      Q => m_axi_rx_tdata(38),
      R => SR(0)
    );
\RX_D_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(32),
      Q => m_axi_rx_tdata(39),
      R => SR(0)
    );
\RX_D_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(31),
      Q => m_axi_rx_tdata(24),
      R => SR(0)
    );
\RX_D_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(30),
      Q => m_axi_rx_tdata(25),
      R => SR(0)
    );
\RX_D_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(29),
      Q => m_axi_rx_tdata(26),
      R => SR(0)
    );
\RX_D_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(28),
      Q => m_axi_rx_tdata(27),
      R => SR(0)
    );
\RX_D_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(27),
      Q => m_axi_rx_tdata(28),
      R => SR(0)
    );
\RX_D_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(26),
      Q => m_axi_rx_tdata(29),
      R => SR(0)
    );
\RX_D_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(25),
      Q => m_axi_rx_tdata(30),
      R => SR(0)
    );
\RX_D_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(24),
      Q => m_axi_rx_tdata(31),
      R => SR(0)
    );
\RX_D_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(60),
      Q => m_axi_rx_tdata(59),
      R => SR(0)
    );
\RX_D_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(23),
      Q => m_axi_rx_tdata(16),
      R => SR(0)
    );
\RX_D_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(22),
      Q => m_axi_rx_tdata(17),
      R => SR(0)
    );
\RX_D_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(21),
      Q => m_axi_rx_tdata(18),
      R => SR(0)
    );
\RX_D_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(20),
      Q => m_axi_rx_tdata(19),
      R => SR(0)
    );
\RX_D_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(19),
      Q => m_axi_rx_tdata(20),
      R => SR(0)
    );
\RX_D_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(18),
      Q => m_axi_rx_tdata(21),
      R => SR(0)
    );
\RX_D_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(17),
      Q => m_axi_rx_tdata(22),
      R => SR(0)
    );
\RX_D_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(16),
      Q => m_axi_rx_tdata(23),
      R => SR(0)
    );
\RX_D_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(15),
      Q => m_axi_rx_tdata(8),
      R => SR(0)
    );
\RX_D_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(14),
      Q => m_axi_rx_tdata(9),
      R => SR(0)
    );
\RX_D_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(59),
      Q => m_axi_rx_tdata(60),
      R => SR(0)
    );
\RX_D_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(13),
      Q => m_axi_rx_tdata(10),
      R => SR(0)
    );
\RX_D_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(12),
      Q => m_axi_rx_tdata(11),
      R => SR(0)
    );
\RX_D_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(11),
      Q => m_axi_rx_tdata(12),
      R => SR(0)
    );
\RX_D_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(10),
      Q => m_axi_rx_tdata(13),
      R => SR(0)
    );
\RX_D_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(9),
      Q => m_axi_rx_tdata(14),
      R => SR(0)
    );
\RX_D_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(8),
      Q => m_axi_rx_tdata(15),
      R => SR(0)
    );
\RX_D_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(7),
      Q => m_axi_rx_tdata(0),
      R => SR(0)
    );
\RX_D_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(6),
      Q => m_axi_rx_tdata(1),
      R => SR(0)
    );
\RX_D_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(5),
      Q => m_axi_rx_tdata(2),
      R => SR(0)
    );
\RX_D_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(4),
      Q => m_axi_rx_tdata(3),
      R => SR(0)
    );
\RX_D_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(58),
      Q => m_axi_rx_tdata(61),
      R => SR(0)
    );
\RX_D_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(3),
      Q => m_axi_rx_tdata(4),
      R => SR(0)
    );
\RX_D_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(2),
      Q => m_axi_rx_tdata(5),
      R => SR(0)
    );
\RX_D_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(1),
      Q => m_axi_rx_tdata(6),
      R => SR(0)
    );
\RX_D_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(0),
      Q => m_axi_rx_tdata(7),
      R => SR(0)
    );
\RX_D_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(57),
      Q => m_axi_rx_tdata(62),
      R => SR(0)
    );
\RX_D_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(56),
      Q => m_axi_rx_tdata(63),
      R => SR(0)
    );
\RX_D_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(55),
      Q => m_axi_rx_tdata(48),
      R => SR(0)
    );
\RX_D_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => E(0),
      D => D(54),
      Q => m_axi_rx_tdata(49),
      R => SR(0)
    );
RX_SRC_RDY_N_reg_inv: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => RX_SRC_RDY_N_reg_inv_1,
      CE => '1',
      D => RX_SRC_RDY_N_reg_inv_0,
      Q => m_axi_rx_tvalid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SCRAMBLER_64B66B is
  port (
    \txseq_counter_i_reg[0]\ : out STD_LOGIC;
    scrambler : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[24]_0\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[63]_1\ : in STD_LOGIC;
    tempData : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SCRAMBLER_64B66B;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SCRAMBLER_64B66B is
  signal data_valid_i : STD_LOGIC;
  signal p_101_in : STD_LOGIC;
  signal p_105_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_113_in : STD_LOGIC;
  signal p_117_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_125_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_177_in : STD_LOGIC;
  signal p_181_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_193_in : STD_LOGIC;
  signal p_197_in : STD_LOGIC;
  signal p_201_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_213_in : STD_LOGIC;
  signal p_217_in : STD_LOGIC;
  signal p_221_in : STD_LOGIC;
  signal p_225_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_233_in : STD_LOGIC;
  signal p_237_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_245_in : STD_LOGIC;
  signal p_249_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \^scrambler\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \scrambler_reg_n_0_[39]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal tempData0100_out : STD_LOGIC;
  signal tempData0104_out : STD_LOGIC;
  signal tempData0108_out : STD_LOGIC;
  signal tempData0112_out : STD_LOGIC;
  signal tempData0116_out : STD_LOGIC;
  signal tempData0120_out : STD_LOGIC;
  signal tempData0124_out : STD_LOGIC;
  signal tempData0128_out : STD_LOGIC;
  signal tempData0132_out : STD_LOGIC;
  signal tempData0136_out : STD_LOGIC;
  signal tempData0140_out : STD_LOGIC;
  signal tempData0144_out : STD_LOGIC;
  signal tempData0148_out : STD_LOGIC;
  signal tempData0152_out : STD_LOGIC;
  signal tempData0156_out : STD_LOGIC;
  signal tempData0160_out : STD_LOGIC;
  signal tempData0164_out : STD_LOGIC;
  signal tempData0168_out : STD_LOGIC;
  signal tempData0172_out : STD_LOGIC;
  signal tempData0176_out : STD_LOGIC;
  signal tempData0180_out : STD_LOGIC;
  signal tempData0184_out : STD_LOGIC;
  signal tempData0188_out : STD_LOGIC;
  signal tempData0192_out : STD_LOGIC;
  signal tempData0196_out : STD_LOGIC;
  signal tempData0200_out : STD_LOGIC;
  signal tempData0204_out : STD_LOGIC;
  signal tempData0208_out : STD_LOGIC;
  signal tempData0212_out : STD_LOGIC;
  signal tempData0216_out : STD_LOGIC;
  signal tempData0220_out : STD_LOGIC;
  signal tempData0224_out : STD_LOGIC;
  signal tempData0228_out : STD_LOGIC;
  signal tempData0232_out : STD_LOGIC;
  signal tempData0236_out : STD_LOGIC;
  signal tempData0240_out : STD_LOGIC;
  signal tempData0244_out : STD_LOGIC;
  signal tempData0248_out : STD_LOGIC;
  signal tempData024_out : STD_LOGIC;
  signal tempData0252_out : STD_LOGIC;
  signal tempData028_out : STD_LOGIC;
  signal tempData032_out : STD_LOGIC;
  signal tempData036_out : STD_LOGIC;
  signal tempData040_out : STD_LOGIC;
  signal tempData044_out : STD_LOGIC;
  signal tempData048_out : STD_LOGIC;
  signal tempData052_out : STD_LOGIC;
  signal tempData056_out : STD_LOGIC;
  signal tempData060_out : STD_LOGIC;
  signal tempData064_out : STD_LOGIC;
  signal tempData068_out : STD_LOGIC;
  signal tempData072_out : STD_LOGIC;
  signal tempData076_out : STD_LOGIC;
  signal tempData080_out : STD_LOGIC;
  signal tempData084_out : STD_LOGIC;
  signal tempData088_out : STD_LOGIC;
  signal tempData092_out : STD_LOGIC;
  signal tempData096_out : STD_LOGIC;
  signal \^txseq_counter_i_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[58]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[59]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[60]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[61]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[62]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[63]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \scrambler[10]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \scrambler[11]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \scrambler[12]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \scrambler[13]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \scrambler[14]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \scrambler[15]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \scrambler[16]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \scrambler[17]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \scrambler[18]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \scrambler[19]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \scrambler[20]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \scrambler[21]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \scrambler[22]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \scrambler[23]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \scrambler[24]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \scrambler[25]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \scrambler[44]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \scrambler[45]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \scrambler[46]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \scrambler[47]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \scrambler[48]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \scrambler[49]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \scrambler[50]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \scrambler[51]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \scrambler[52]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \scrambler[53]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \scrambler[54]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \scrambler[55]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \scrambler[56]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \scrambler[57]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \scrambler[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \scrambler[7]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \scrambler[8]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \scrambler[9]_i_1\ : label is "soft_lutpair156";
begin
  scrambler(11 downto 0) <= \^scrambler\(11 downto 0);
  \txseq_counter_i_reg[0]\ <= \^txseq_counter_i_reg[0]\;
\SCRAMBLED_DATA_OUT[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_229_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(52),
      I2 => \^scrambler\(6),
      O => tempData0232_out
    );
\SCRAMBLED_DATA_OUT[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_233_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(53),
      I2 => \^scrambler\(7),
      O => tempData0236_out
    );
\SCRAMBLED_DATA_OUT[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_237_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(54),
      I2 => \^scrambler\(8),
      O => tempData0240_out
    );
\SCRAMBLED_DATA_OUT[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_241_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(55),
      I2 => \^scrambler\(9),
      O => tempData0244_out
    );
\SCRAMBLED_DATA_OUT[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_245_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(56),
      I2 => \^scrambler\(10),
      O => tempData0248_out
    );
\SCRAMBLED_DATA_OUT[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_249_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(57),
      I2 => \^scrambler\(11),
      O => tempData0252_out
    );
\SCRAMBLED_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(0),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(0),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData040_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(10),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData044_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(11),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData048_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(12),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData052_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(13),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData056_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(14),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData060_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(15),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData064_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(16),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData068_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(17),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData072_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(18),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData076_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(19),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(1),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(1),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData080_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(20),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData084_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(21),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData088_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(22),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData092_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(23),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData096_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(24),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0100_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(25),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0104_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(26),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0108_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(27),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0112_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(28),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0116_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(29),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(2),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(2),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0120_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(30),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0124_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(31),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0128_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(32),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0132_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(33),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0136_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(34),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0140_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(35),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0144_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(36),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0148_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(37),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0152_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(38),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0156_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(39),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(3),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(3),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0160_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(40),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0164_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(41),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0168_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(42),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0172_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(43),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0176_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(44),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0180_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(45),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0184_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(46),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0188_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(47),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0192_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(48),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0196_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(49),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(4),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(4),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0200_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(50),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0204_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(51),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0208_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(52),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0212_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(53),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0216_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(54),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0220_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(55),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0224_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(56),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0228_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(57),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0232_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(58),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0236_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(59),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(5),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(5),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0240_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(60),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0244_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(61),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0248_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(62),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0252_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(63),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData024_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(6),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData028_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(7),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData032_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(8),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData036_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(9),
      R => '0'
    );
\scrambler[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[43]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(43),
      I2 => p_193_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(4),
      I4 => p_113_in,
      O => tempData040_out
    );
\scrambler[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[44]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(44),
      I2 => p_197_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(5),
      I4 => p_117_in,
      O => tempData044_out
    );
\scrambler[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[45]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(45),
      I2 => p_201_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(6),
      I4 => p_121_in,
      O => tempData048_out
    );
\scrambler[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[46]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(46),
      I2 => p_205_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(7),
      I4 => p_125_in,
      O => tempData052_out
    );
\scrambler[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[47]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(47),
      I2 => p_209_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(8),
      I4 => p_129_in,
      O => tempData056_out
    );
\scrambler[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[48]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(48),
      I2 => p_213_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(9),
      I4 => p_133_in,
      O => tempData060_out
    );
\scrambler[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[49]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(49),
      I2 => p_217_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(10),
      I4 => p_137_in,
      O => tempData064_out
    );
\scrambler[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[50]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(50),
      I2 => p_221_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(11),
      I4 => p_141_in,
      O => tempData068_out
    );
\scrambler[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[51]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(51),
      I2 => p_225_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(12),
      I4 => p_145_in,
      O => tempData072_out
    );
\scrambler[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(6),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(52),
      I2 => p_229_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(13),
      I4 => p_149_in,
      O => tempData076_out
    );
\scrambler[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(7),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(53),
      I2 => p_233_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(14),
      I4 => \^scrambler\(0),
      O => tempData080_out
    );
\scrambler[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(8),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(54),
      I2 => p_237_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(15),
      I4 => \^scrambler\(1),
      O => tempData084_out
    );
\scrambler[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(9),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(55),
      I2 => p_241_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(16),
      I4 => \^scrambler\(2),
      O => tempData088_out
    );
\scrambler[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(10),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(56),
      I2 => p_245_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(17),
      I4 => \^scrambler\(3),
      O => tempData092_out
    );
\scrambler[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(11),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(57),
      I2 => p_249_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(18),
      I4 => \^scrambler\(4),
      O => tempData096_out
    );
\scrambler[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(19),
      I2 => \^scrambler\(5),
      O => tempData0100_out
    );
\scrambler[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_101_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(20),
      I2 => p_177_in,
      O => tempData0104_out
    );
\scrambler[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_105_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(21),
      I2 => p_181_in,
      O => tempData0108_out
    );
\scrambler[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_109_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(22),
      I2 => p_185_in,
      O => tempData0112_out
    );
\scrambler[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_113_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(23),
      I2 => p_189_in,
      O => tempData0116_out
    );
\scrambler[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_117_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(24),
      I2 => p_193_in,
      O => tempData0120_out
    );
\scrambler[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_121_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(25),
      I2 => p_197_in,
      O => tempData0124_out
    );
\scrambler[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_125_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(26),
      I2 => p_201_in,
      O => tempData0128_out
    );
\scrambler[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_129_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(27),
      I2 => p_205_in,
      O => tempData0132_out
    );
\scrambler[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_133_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(28),
      I2 => p_209_in,
      O => tempData0136_out
    );
\scrambler[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_137_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(29),
      I2 => p_213_in,
      O => tempData0140_out
    );
\scrambler[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_141_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(30),
      I2 => p_217_in,
      O => tempData0144_out
    );
\scrambler[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_145_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(31),
      I2 => p_221_in,
      O => tempData0148_out
    );
\scrambler[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_149_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(32),
      I2 => p_225_in,
      O => tempData0152_out
    );
\scrambler[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(0),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(33),
      I2 => p_229_in,
      O => tempData0156_out
    );
\scrambler[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(1),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(34),
      I2 => p_233_in,
      O => tempData0160_out
    );
\scrambler[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(2),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(35),
      I2 => p_237_in,
      O => tempData0164_out
    );
\scrambler[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(3),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(36),
      I2 => p_241_in,
      O => tempData0168_out
    );
\scrambler[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(4),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(37),
      I2 => p_245_in,
      O => tempData0172_out
    );
\scrambler[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(5),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(38),
      I2 => p_249_in,
      O => tempData0176_out
    );
\scrambler[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_177_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(39),
      I2 => \scrambler_reg_n_0_[39]\,
      O => tempData0180_out
    );
\scrambler[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_181_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(40),
      I2 => \scrambler_reg_n_0_[40]\,
      O => tempData0184_out
    );
\scrambler[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_185_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(41),
      I2 => \scrambler_reg_n_0_[41]\,
      O => tempData0188_out
    );
\scrambler[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_189_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(42),
      I2 => \scrambler_reg_n_0_[42]\,
      O => tempData0192_out
    );
\scrambler[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_193_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(43),
      I2 => \scrambler_reg_n_0_[43]\,
      O => tempData0196_out
    );
\scrambler[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_197_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(44),
      I2 => \scrambler_reg_n_0_[44]\,
      O => tempData0200_out
    );
\scrambler[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_201_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(45),
      I2 => \scrambler_reg_n_0_[45]\,
      O => tempData0204_out
    );
\scrambler[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_205_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(46),
      I2 => \scrambler_reg_n_0_[46]\,
      O => tempData0208_out
    );
\scrambler[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_209_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(47),
      I2 => \scrambler_reg_n_0_[47]\,
      O => tempData0212_out
    );
\scrambler[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_213_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(48),
      I2 => \scrambler_reg_n_0_[48]\,
      O => tempData0216_out
    );
\scrambler[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_217_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(49),
      I2 => \scrambler_reg_n_0_[49]\,
      O => tempData0220_out
    );
\scrambler[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_221_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(50),
      I2 => \scrambler_reg_n_0_[50]\,
      O => tempData0224_out
    );
\scrambler[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(6),
      I1 => \^txseq_counter_i_reg[0]\,
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(4),
      O => data_valid_i
    );
\scrambler[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_225_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(51),
      I2 => \scrambler_reg_n_0_[51]\,
      O => tempData0228_out
    );
\scrambler[57]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \^txseq_counter_i_reg[0]\
    );
\scrambler[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[39]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(39),
      I2 => p_177_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(0),
      I4 => p_97_in,
      O => tempData024_out
    );
\scrambler[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[40]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(40),
      I2 => p_181_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(1),
      I4 => p_101_in,
      O => tempData028_out
    );
\scrambler[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[41]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(41),
      I2 => p_185_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(2),
      I4 => p_105_in,
      O => tempData032_out
    );
\scrambler[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[42]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(42),
      I2 => p_189_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(3),
      I4 => p_109_in,
      O => tempData036_out
    );
\scrambler_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(0),
      Q => p_97_in,
      R => '0'
    );
\scrambler_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData040_out,
      Q => p_137_in,
      R => '0'
    );
\scrambler_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData044_out,
      Q => p_141_in,
      R => '0'
    );
\scrambler_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData048_out,
      Q => p_145_in,
      R => '0'
    );
\scrambler_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData052_out,
      Q => p_149_in,
      R => '0'
    );
\scrambler_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData056_out,
      Q => \^scrambler\(0),
      R => '0'
    );
\scrambler_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData060_out,
      Q => \^scrambler\(1),
      R => '0'
    );
\scrambler_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData064_out,
      Q => \^scrambler\(2),
      R => '0'
    );
\scrambler_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData068_out,
      Q => \^scrambler\(3),
      R => '0'
    );
\scrambler_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData072_out,
      Q => \^scrambler\(4),
      R => '0'
    );
\scrambler_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData076_out,
      Q => \^scrambler\(5),
      R => '0'
    );
\scrambler_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(1),
      Q => p_101_in,
      R => '0'
    );
\scrambler_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData080_out,
      Q => p_177_in,
      R => '0'
    );
\scrambler_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData084_out,
      Q => p_181_in,
      R => '0'
    );
\scrambler_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData088_out,
      Q => p_185_in,
      R => '0'
    );
\scrambler_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData092_out,
      Q => p_189_in,
      R => '0'
    );
\scrambler_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData096_out,
      Q => p_193_in,
      R => '0'
    );
\scrambler_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0100_out,
      Q => p_197_in,
      R => '0'
    );
\scrambler_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0104_out,
      Q => p_201_in,
      R => '0'
    );
\scrambler_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0108_out,
      Q => p_205_in,
      R => '0'
    );
\scrambler_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0112_out,
      Q => p_209_in,
      R => '0'
    );
\scrambler_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0116_out,
      Q => p_213_in,
      R => '0'
    );
\scrambler_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(2),
      Q => p_105_in,
      R => '0'
    );
\scrambler_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0120_out,
      Q => p_217_in,
      R => '0'
    );
\scrambler_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0124_out,
      Q => p_221_in,
      R => '0'
    );
\scrambler_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0128_out,
      Q => p_225_in,
      R => '0'
    );
\scrambler_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0132_out,
      Q => p_229_in,
      R => '0'
    );
\scrambler_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0136_out,
      Q => p_233_in,
      R => '0'
    );
\scrambler_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0140_out,
      Q => p_237_in,
      R => '0'
    );
\scrambler_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0144_out,
      Q => p_241_in,
      R => '0'
    );
\scrambler_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0148_out,
      Q => p_245_in,
      R => '0'
    );
\scrambler_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0152_out,
      Q => p_249_in,
      R => '0'
    );
\scrambler_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0156_out,
      Q => \scrambler_reg_n_0_[39]\,
      R => '0'
    );
\scrambler_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(3),
      Q => p_109_in,
      R => '0'
    );
\scrambler_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0160_out,
      Q => \scrambler_reg_n_0_[40]\,
      R => '0'
    );
\scrambler_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0164_out,
      Q => \scrambler_reg_n_0_[41]\,
      R => '0'
    );
\scrambler_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0168_out,
      Q => \scrambler_reg_n_0_[42]\,
      R => '0'
    );
\scrambler_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0172_out,
      Q => \scrambler_reg_n_0_[43]\,
      R => '0'
    );
\scrambler_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0176_out,
      Q => \scrambler_reg_n_0_[44]\,
      R => '0'
    );
\scrambler_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0180_out,
      Q => \scrambler_reg_n_0_[45]\,
      R => '0'
    );
\scrambler_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0184_out,
      Q => \scrambler_reg_n_0_[46]\,
      R => '0'
    );
\scrambler_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0188_out,
      Q => \scrambler_reg_n_0_[47]\,
      R => '0'
    );
\scrambler_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0192_out,
      Q => \scrambler_reg_n_0_[48]\,
      R => '0'
    );
\scrambler_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0196_out,
      Q => \scrambler_reg_n_0_[49]\,
      R => '0'
    );
\scrambler_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(4),
      Q => p_113_in,
      R => '0'
    );
\scrambler_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0200_out,
      Q => \scrambler_reg_n_0_[50]\,
      R => '0'
    );
\scrambler_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0204_out,
      Q => \scrambler_reg_n_0_[51]\,
      R => '0'
    );
\scrambler_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0208_out,
      Q => \^scrambler\(6),
      R => '0'
    );
\scrambler_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0212_out,
      Q => \^scrambler\(7),
      R => '0'
    );
\scrambler_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0216_out,
      Q => \^scrambler\(8),
      R => '0'
    );
\scrambler_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0220_out,
      Q => \^scrambler\(9),
      R => '0'
    );
\scrambler_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0224_out,
      Q => \^scrambler\(10),
      R => '0'
    );
\scrambler_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0228_out,
      Q => \^scrambler\(11),
      R => '0'
    );
\scrambler_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(5),
      Q => p_117_in,
      R => '0'
    );
\scrambler_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData024_out,
      Q => p_121_in,
      R => '0'
    );
\scrambler_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData028_out,
      Q => p_125_in,
      R => '0'
    );
\scrambler_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData032_out,
      Q => p_129_in,
      R => '0'
    );
\scrambler_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData036_out,
      Q => p_133_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_STANDARD_CC_MODULE is
  port (
    do_cc_r_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC;
    SR : in STD_LOGIC;
    \count_24d_srl_r_reg[0]_0\ : in STD_LOGIC;
    extend_cc_r : in STD_LOGIC;
    \count_16d_srl_r_reg[0]_0\ : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_STANDARD_CC_MODULE;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_STANDARD_CC_MODULE is
  signal DO_CC0_n_0 : STD_LOGIC;
  signal DO_CC_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  signal \cc_count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal count_13d_flop_r : STD_LOGIC;
  signal count_13d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_2_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_3_n_0 : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_16d_flop_r : STD_LOGIC;
  signal count_16d_flop_r0 : STD_LOGIC;
  signal count_16d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_4_n_0 : STD_LOGIC;
  signal \count_16d_srl_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_24d_flop_r : STD_LOGIC;
  signal count_24d_flop_r0 : STD_LOGIC;
  signal count_24d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_4_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_5_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_6_n_0 : STD_LOGIC;
  signal count_24d_srl_r0 : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal reset_r : STD_LOGIC;
begin
  Q <= \^q\;
DO_CC0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \cc_count_r_reg_n_0_[5]\,
      I2 => p_1_in(3),
      I3 => p_1_in(4),
      I4 => p_1_in(1),
      I5 => p_1_in(2),
      O => DO_CC0_n_0
    );
DO_CC_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => DO_CC0_n_0,
      I1 => reset_r,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => \count_16d_srl_r_reg_n_0_[14]\,
      I4 => \count_24d_srl_r_reg_n_0_[22]\,
      O => DO_CC_i_2_n_0
    );
DO_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => DO_CC_i_2_n_0,
      Q => \^q\,
      R => SR
    );
\cc_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => \count_16d_srl_r_reg[0]_0\,
      O => p_2_out(5)
    );
\cc_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => p_2_out(5),
      Q => p_1_in(4),
      R => '0'
    );
\cc_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => p_1_in(4),
      Q => p_1_in(3),
      R => '0'
    );
\cc_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => p_1_in(3),
      Q => p_1_in(2),
      R => '0'
    );
\cc_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => p_1_in(2),
      Q => p_1_in(1),
      R => '0'
    );
\cc_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => p_1_in(1),
      Q => p_1_in(0),
      R => '0'
    );
\cc_count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => p_1_in(0),
      Q => \cc_count_r_reg_n_0_[5]\,
      R => '0'
    );
count_13d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => count_13d_flop_r_i_2_n_0,
      I2 => count_13d_flop_r_i_3_n_0,
      I3 => reset_r,
      O => count_13d_flop_r_i_1_n_0
    );
count_13d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[9]\,
      I1 => \count_13d_srl_r_reg_n_0_[8]\,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => \count_13d_srl_r_reg_n_0_[10]\,
      I4 => \count_13d_srl_r_reg_n_0_[6]\,
      I5 => \count_13d_srl_r_reg_n_0_[7]\,
      O => count_13d_flop_r_i_2_n_0
    );
count_13d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[3]\,
      I1 => \count_13d_srl_r_reg_n_0_[2]\,
      I2 => \count_13d_srl_r_reg_n_0_[5]\,
      I3 => \count_13d_srl_r_reg_n_0_[4]\,
      I4 => \count_13d_srl_r_reg_n_0_[0]\,
      I5 => \count_13d_srl_r_reg_n_0_[1]\,
      O => count_13d_flop_r_i_3_n_0
    );
count_13d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => count_13d_flop_r_i_1_n_0,
      Q => count_13d_flop_r,
      R => SR
    );
\count_13d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => count_13d_flop_r,
      Q => \count_13d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_13d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[9]\,
      Q => \count_13d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_13d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[10]\,
      Q => \count_13d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_13d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[0]\,
      Q => \count_13d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_13d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[1]\,
      Q => \count_13d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_13d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[2]\,
      Q => \count_13d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_13d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[3]\,
      Q => \count_13d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_13d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[4]\,
      Q => \count_13d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_13d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[5]\,
      Q => \count_13d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_13d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[6]\,
      Q => \count_13d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_13d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[7]\,
      Q => \count_13d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_13d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[8]\,
      Q => \count_13d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_16d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[14]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => count_16d_flop_r0,
      I3 => count_16d_flop_r,
      O => count_16d_flop_r_i_1_n_0
    );
count_16d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => count_16d_flop_r_i_3_n_0,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => reset_r,
      I3 => \count_16d_srl_r_reg_n_0_[12]\,
      I4 => \count_16d_srl_r_reg_n_0_[13]\,
      I5 => count_16d_flop_r_i_4_n_0,
      O => count_16d_flop_r0
    );
count_16d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[3]\,
      I1 => \count_16d_srl_r_reg_n_0_[2]\,
      I2 => \count_16d_srl_r_reg_n_0_[5]\,
      I3 => \count_16d_srl_r_reg_n_0_[4]\,
      I4 => \count_16d_srl_r_reg_n_0_[0]\,
      I5 => \count_16d_srl_r_reg_n_0_[1]\,
      O => count_16d_flop_r_i_3_n_0
    );
count_16d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[9]\,
      I1 => \count_16d_srl_r_reg_n_0_[8]\,
      I2 => \count_16d_srl_r_reg_n_0_[11]\,
      I3 => \count_16d_srl_r_reg_n_0_[10]\,
      I4 => \count_16d_srl_r_reg_n_0_[6]\,
      I5 => \count_16d_srl_r_reg_n_0_[7]\,
      O => count_16d_flop_r_i_4_n_0
    );
count_16d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => count_16d_flop_r_i_1_n_0,
      Q => count_16d_flop_r,
      R => SR
    );
\count_16d_srl_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => \count_16d_srl_r_reg[0]_0\,
      O => \count_16d_srl_r[0]_i_1_n_0\
    );
\count_16d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => count_16d_flop_r,
      Q => \count_16d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_16d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[9]\,
      Q => \count_16d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_16d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[10]\,
      Q => \count_16d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_16d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[11]\,
      Q => \count_16d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_16d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[12]\,
      Q => \count_16d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_16d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[13]\,
      Q => \count_16d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_16d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[0]\,
      Q => \count_16d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_16d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[1]\,
      Q => \count_16d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_16d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[2]\,
      Q => \count_16d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_16d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[3]\,
      Q => \count_16d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_16d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[4]\,
      Q => \count_16d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_16d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[5]\,
      Q => \count_16d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_16d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[6]\,
      Q => \count_16d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_16d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[7]\,
      Q => \count_16d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_16d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[8]\,
      Q => \count_16d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_24d_flop_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => \count_16d_srl_r_reg_n_0_[14]\,
      I3 => count_24d_flop_r0,
      I4 => count_24d_flop_r,
      O => count_24d_flop_r_i_1_n_0
    );
count_24d_flop_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => count_24d_flop_r_i_3_n_0,
      I1 => count_24d_flop_r_i_4_n_0,
      I2 => count_24d_flop_r_i_5_n_0,
      I3 => count_24d_flop_r_i_6_n_0,
      O => count_24d_flop_r0
    );
count_24d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[9]\,
      I1 => \count_24d_srl_r_reg_n_0_[8]\,
      I2 => \count_24d_srl_r_reg_n_0_[11]\,
      I3 => \count_24d_srl_r_reg_n_0_[10]\,
      I4 => \count_24d_srl_r_reg_n_0_[6]\,
      I5 => \count_24d_srl_r_reg_n_0_[7]\,
      O => count_24d_flop_r_i_3_n_0
    );
count_24d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[21]\,
      I1 => \count_24d_srl_r_reg_n_0_[20]\,
      I2 => reset_r,
      I3 => \count_24d_srl_r_reg_n_0_[22]\,
      I4 => \count_24d_srl_r_reg_n_0_[18]\,
      I5 => \count_24d_srl_r_reg_n_0_[19]\,
      O => count_24d_flop_r_i_4_n_0
    );
count_24d_flop_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[15]\,
      I1 => \count_24d_srl_r_reg_n_0_[14]\,
      I2 => \count_24d_srl_r_reg_n_0_[17]\,
      I3 => \count_24d_srl_r_reg_n_0_[16]\,
      I4 => \count_24d_srl_r_reg_n_0_[12]\,
      I5 => \count_24d_srl_r_reg_n_0_[13]\,
      O => count_24d_flop_r_i_5_n_0
    );
count_24d_flop_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[3]\,
      I1 => \count_24d_srl_r_reg_n_0_[2]\,
      I2 => \count_24d_srl_r_reg_n_0_[5]\,
      I3 => \count_24d_srl_r_reg_n_0_[4]\,
      I4 => \count_24d_srl_r_reg_n_0_[0]\,
      I5 => \count_24d_srl_r_reg_n_0_[1]\,
      O => count_24d_flop_r_i_6_n_0
    );
count_24d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => count_24d_flop_r_i_1_n_0,
      Q => count_24d_flop_r,
      R => SR
    );
\count_24d_srl_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => \count_16d_srl_r_reg[0]_0\,
      O => count_24d_srl_r0
    );
\count_24d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => count_24d_flop_r,
      Q => \count_24d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_24d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[9]\,
      Q => \count_24d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_24d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[10]\,
      Q => \count_24d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_24d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[11]\,
      Q => \count_24d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_24d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[12]\,
      Q => \count_24d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_24d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[13]\,
      Q => \count_24d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_24d_srl_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[14]\,
      Q => \count_24d_srl_r_reg_n_0_[15]\,
      R => '0'
    );
\count_24d_srl_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[15]\,
      Q => \count_24d_srl_r_reg_n_0_[16]\,
      R => '0'
    );
\count_24d_srl_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[16]\,
      Q => \count_24d_srl_r_reg_n_0_[17]\,
      R => '0'
    );
\count_24d_srl_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[17]\,
      Q => \count_24d_srl_r_reg_n_0_[18]\,
      R => '0'
    );
\count_24d_srl_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[18]\,
      Q => \count_24d_srl_r_reg_n_0_[19]\,
      R => '0'
    );
\count_24d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[0]\,
      Q => \count_24d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_24d_srl_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[19]\,
      Q => \count_24d_srl_r_reg_n_0_[20]\,
      R => '0'
    );
\count_24d_srl_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[20]\,
      Q => \count_24d_srl_r_reg_n_0_[21]\,
      R => '0'
    );
\count_24d_srl_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[21]\,
      Q => \count_24d_srl_r_reg_n_0_[22]\,
      R => '0'
    );
\count_24d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[1]\,
      Q => \count_24d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_24d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[2]\,
      Q => \count_24d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_24d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[3]\,
      Q => \count_24d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_24d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[4]\,
      Q => \count_24d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_24d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[5]\,
      Q => \count_24d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_24d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[6]\,
      Q => \count_24d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_24d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[7]\,
      Q => \count_24d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_24d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[8]\,
      Q => \count_24d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
do_cc_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\,
      I1 => extend_cc_r,
      O => do_cc_r_reg0
    );
reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \count_24d_srl_r_reg[0]_0\,
      CE => '1',
      D => SR,
      Q => reset_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SYM_DEC is
  port (
    rx_pe_data_v_i : out STD_LOGIC;
    illegal_btf_i : out STD_LOGIC;
    RX_IDLE : out STD_LOGIC;
    remote_ready_i : out STD_LOGIC;
    \RX_PE_DATA_reg[0]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdatavalid_i : in STD_LOGIC;
    \RX_DATA_REG_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_DATA_REG_reg[0]_1\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \remote_rdy_cntr_reg[2]_0\ : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SYM_DEC;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SYM_DEC is
  signal ILLEGAL_BTF0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_2_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_3_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_4_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_5_n_0 : STD_LOGIC;
  signal RXDATAVALID_IN_REG : STD_LOGIC;
  signal RX_IDLE_i_2_n_0 : STD_LOGIC;
  signal RX_NA_IDLE : STD_LOGIC;
  signal RX_NA_IDLE_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal remote_rdy_cntr : STD_LOGIC_VECTOR ( 0 to 2 );
  signal remote_rdy_cntr01_out : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal remote_ready_det : STD_LOGIC;
  signal remote_ready_det0 : STD_LOGIC;
  signal rx_idle_c : STD_LOGIC;
  signal rx_na_idle_c : STD_LOGIC;
  signal \rx_na_idles_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal rx_na_idles_cntr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rxdata_s : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal sync_header_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal valid_d : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ILLEGAL_BTF_i_3 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of RX_NA_IDLE_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of remote_ready_r_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[4]_i_2\ : label is "soft_lutpair3";
begin
ILLEGAL_BTF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0000EEEB0000"
    )
        port map (
      I0 => ILLEGAL_BTF_i_2_n_0,
      I1 => p_0_in(6),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => ILLEGAL_BTF_i_3_n_0,
      I5 => p_0_in(5),
      O => ILLEGAL_BTF0
    );
ILLEGAL_BTF_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ILLEGAL_BTF_i_4_n_0,
      I1 => p_0_in(9),
      I2 => p_0_in(8),
      I3 => p_0_in(11),
      I4 => p_0_in(10),
      I5 => ILLEGAL_BTF_i_5_n_0,
      O => ILLEGAL_BTF_i_2_n_0
    );
ILLEGAL_BTF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => RXDATAVALID_IN_REG,
      I1 => sync_header_c(0),
      I2 => sync_header_c(1),
      I3 => \remote_rdy_cntr_reg[2]_0\,
      O => ILLEGAL_BTF_i_3_n_0
    );
ILLEGAL_BTF_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_0_in(12),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      O => ILLEGAL_BTF_i_4_n_0
    );
ILLEGAL_BTF_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => ILLEGAL_BTF_i_5_n_0
    );
ILLEGAL_BTF_reg: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => ILLEGAL_BTF0,
      Q => illegal_btf_i,
      R => SR(0)
    );
RXDATAVALID_IN_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => rxdatavalid_i,
      Q => RXDATAVALID_IN_REG,
      R => '0'
    );
\RX_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(0),
      Q => rxdata_s(56),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(10),
      Q => rxdata_s(50),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(11),
      Q => rxdata_s(51),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(12),
      Q => rxdata_s(52),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(13),
      Q => rxdata_s(53),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(14),
      Q => rxdata_s(54),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(15),
      Q => rxdata_s(55),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(16),
      Q => rxdata_s(40),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(17),
      Q => rxdata_s(41),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(18),
      Q => rxdata_s(42),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(19),
      Q => rxdata_s(43),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(1),
      Q => rxdata_s(57),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(20),
      Q => rxdata_s(44),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(21),
      Q => rxdata_s(45),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(22),
      Q => rxdata_s(46),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(23),
      Q => rxdata_s(47),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(24),
      Q => rxdata_s(32),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(25),
      Q => rxdata_s(33),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(26),
      Q => rxdata_s(34),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(27),
      Q => rxdata_s(35),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(28),
      Q => rxdata_s(36),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(29),
      Q => rxdata_s(37),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(2),
      Q => rxdata_s(58),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(30),
      Q => rxdata_s(38),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(31),
      Q => rxdata_s(39),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(32),
      Q => rxdata_s(24),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(33),
      Q => rxdata_s(25),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(34),
      Q => rxdata_s(26),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(35),
      Q => rxdata_s(27),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(36),
      Q => rxdata_s(28),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(37),
      Q => rxdata_s(29),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(38),
      Q => rxdata_s(30),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(39),
      Q => rxdata_s(31),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(3),
      Q => rxdata_s(59),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(40),
      Q => rxdata_s(16),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(41),
      Q => rxdata_s(17),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(42),
      Q => rxdata_s(18),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(43),
      Q => rxdata_s(19),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(44),
      Q => rxdata_s(20),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(45),
      Q => rxdata_s(21),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(46),
      Q => rxdata_s(22),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(47),
      Q => rxdata_s(23),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(48),
      Q => p_0_in(0),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(49),
      Q => p_0_in(1),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(4),
      Q => rxdata_s(60),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(50),
      Q => p_0_in(2),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(51),
      Q => p_0_in(3),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(52),
      Q => p_0_in(4),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(53),
      Q => p_0_in(5),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(54),
      Q => p_0_in(6),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(55),
      Q => p_0_in(7),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(56),
      Q => p_0_in(8),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(57),
      Q => p_0_in(9),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(58),
      Q => p_0_in(10),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(59),
      Q => p_0_in(11),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(5),
      Q => rxdata_s(61),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(60),
      Q => p_0_in(12),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(61),
      Q => p_0_in(13),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(62),
      Q => p_0_in(14),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(63),
      Q => p_0_in(15),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(6),
      Q => rxdata_s(62),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(7),
      Q => rxdata_s(63),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(8),
      Q => rxdata_s(48),
      R => \RX_DATA_REG_reg[0]_1\
    );
\RX_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(9),
      Q => rxdata_s(49),
      R => \RX_DATA_REG_reg[0]_1\
    );
RX_HEADER_0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(64),
      Q => sync_header_c(1),
      R => \RX_DATA_REG_reg[0]_1\
    );
RX_HEADER_1_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => dout(65),
      Q => sync_header_c(0),
      R => \RX_DATA_REG_reg[0]_1\
    );
RX_IDLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => RX_IDLE_i_2_n_0,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => sync_header_c(1),
      I4 => sync_header_c(0),
      I5 => ILLEGAL_BTF_i_2_n_0,
      O => rx_idle_c
    );
RX_IDLE_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      O => RX_IDLE_i_2_n_0
    );
RX_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => rx_idle_c,
      Q => RX_IDLE,
      R => SR(0)
    );
RX_NA_IDLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => RX_NA_IDLE_i_2_n_0,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => ILLEGAL_BTF_i_2_n_0,
      O => rx_na_idle_c
    );
RX_NA_IDLE_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_c(1),
      I1 => sync_header_c(0),
      I2 => RXDATAVALID_IN_REG,
      O => RX_NA_IDLE_i_2_n_0
    );
RX_NA_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => rx_na_idle_c,
      Q => RX_NA_IDLE,
      R => SR(0)
    );
RX_PE_DATA_V_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_c(0),
      I1 => RXDATAVALID_IN_REG,
      I2 => sync_header_c(1),
      O => valid_d
    );
RX_PE_DATA_V_reg: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => valid_d,
      Q => rx_pe_data_v_i,
      R => SR(0)
    );
\RX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(63),
      Q => \RX_PE_DATA_reg[0]_0\(63),
      R => SR(0)
    );
\RX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(53),
      Q => \RX_PE_DATA_reg[0]_0\(53),
      R => SR(0)
    );
\RX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(52),
      Q => \RX_PE_DATA_reg[0]_0\(52),
      R => SR(0)
    );
\RX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(51),
      Q => \RX_PE_DATA_reg[0]_0\(51),
      R => SR(0)
    );
\RX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(50),
      Q => \RX_PE_DATA_reg[0]_0\(50),
      R => SR(0)
    );
\RX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(49),
      Q => \RX_PE_DATA_reg[0]_0\(49),
      R => SR(0)
    );
\RX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(48),
      Q => \RX_PE_DATA_reg[0]_0\(48),
      R => SR(0)
    );
\RX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(47),
      Q => \RX_PE_DATA_reg[0]_0\(47),
      R => SR(0)
    );
\RX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(46),
      Q => \RX_PE_DATA_reg[0]_0\(46),
      R => SR(0)
    );
\RX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(45),
      Q => \RX_PE_DATA_reg[0]_0\(45),
      R => SR(0)
    );
\RX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(44),
      Q => \RX_PE_DATA_reg[0]_0\(44),
      R => SR(0)
    );
\RX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(62),
      Q => \RX_PE_DATA_reg[0]_0\(62),
      R => SR(0)
    );
\RX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(43),
      Q => \RX_PE_DATA_reg[0]_0\(43),
      R => SR(0)
    );
\RX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(42),
      Q => \RX_PE_DATA_reg[0]_0\(42),
      R => SR(0)
    );
\RX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(41),
      Q => \RX_PE_DATA_reg[0]_0\(41),
      R => SR(0)
    );
\RX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(40),
      Q => \RX_PE_DATA_reg[0]_0\(40),
      R => SR(0)
    );
\RX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(39),
      Q => \RX_PE_DATA_reg[0]_0\(39),
      R => SR(0)
    );
\RX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(38),
      Q => \RX_PE_DATA_reg[0]_0\(38),
      R => SR(0)
    );
\RX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(37),
      Q => \RX_PE_DATA_reg[0]_0\(37),
      R => SR(0)
    );
\RX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(36),
      Q => \RX_PE_DATA_reg[0]_0\(36),
      R => SR(0)
    );
\RX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(35),
      Q => \RX_PE_DATA_reg[0]_0\(35),
      R => SR(0)
    );
\RX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(34),
      Q => \RX_PE_DATA_reg[0]_0\(34),
      R => SR(0)
    );
\RX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(61),
      Q => \RX_PE_DATA_reg[0]_0\(61),
      R => SR(0)
    );
\RX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(33),
      Q => \RX_PE_DATA_reg[0]_0\(33),
      R => SR(0)
    );
\RX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(32),
      Q => \RX_PE_DATA_reg[0]_0\(32),
      R => SR(0)
    );
\RX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(31),
      Q => \RX_PE_DATA_reg[0]_0\(31),
      R => SR(0)
    );
\RX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(30),
      Q => \RX_PE_DATA_reg[0]_0\(30),
      R => SR(0)
    );
\RX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(29),
      Q => \RX_PE_DATA_reg[0]_0\(29),
      R => SR(0)
    );
\RX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(28),
      Q => \RX_PE_DATA_reg[0]_0\(28),
      R => SR(0)
    );
\RX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(27),
      Q => \RX_PE_DATA_reg[0]_0\(27),
      R => SR(0)
    );
\RX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(26),
      Q => \RX_PE_DATA_reg[0]_0\(26),
      R => SR(0)
    );
\RX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(25),
      Q => \RX_PE_DATA_reg[0]_0\(25),
      R => SR(0)
    );
\RX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(24),
      Q => \RX_PE_DATA_reg[0]_0\(24),
      R => SR(0)
    );
\RX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(60),
      Q => \RX_PE_DATA_reg[0]_0\(60),
      R => SR(0)
    );
\RX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(23),
      Q => \RX_PE_DATA_reg[0]_0\(23),
      R => SR(0)
    );
\RX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(22),
      Q => \RX_PE_DATA_reg[0]_0\(22),
      R => SR(0)
    );
\RX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(21),
      Q => \RX_PE_DATA_reg[0]_0\(21),
      R => SR(0)
    );
\RX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(20),
      Q => \RX_PE_DATA_reg[0]_0\(20),
      R => SR(0)
    );
\RX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(19),
      Q => \RX_PE_DATA_reg[0]_0\(19),
      R => SR(0)
    );
\RX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(18),
      Q => \RX_PE_DATA_reg[0]_0\(18),
      R => SR(0)
    );
\RX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(17),
      Q => \RX_PE_DATA_reg[0]_0\(17),
      R => SR(0)
    );
\RX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(16),
      Q => \RX_PE_DATA_reg[0]_0\(16),
      R => SR(0)
    );
\RX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(7),
      Q => \RX_PE_DATA_reg[0]_0\(15),
      R => SR(0)
    );
\RX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(6),
      Q => \RX_PE_DATA_reg[0]_0\(14),
      R => SR(0)
    );
\RX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(59),
      Q => \RX_PE_DATA_reg[0]_0\(59),
      R => SR(0)
    );
\RX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(5),
      Q => \RX_PE_DATA_reg[0]_0\(13),
      R => SR(0)
    );
\RX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(4),
      Q => \RX_PE_DATA_reg[0]_0\(12),
      R => SR(0)
    );
\RX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(3),
      Q => \RX_PE_DATA_reg[0]_0\(11),
      R => SR(0)
    );
\RX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(2),
      Q => \RX_PE_DATA_reg[0]_0\(10),
      R => SR(0)
    );
\RX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(1),
      Q => \RX_PE_DATA_reg[0]_0\(9),
      R => SR(0)
    );
\RX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(0),
      Q => \RX_PE_DATA_reg[0]_0\(8),
      R => SR(0)
    );
\RX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(15),
      Q => \RX_PE_DATA_reg[0]_0\(7),
      R => SR(0)
    );
\RX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(14),
      Q => \RX_PE_DATA_reg[0]_0\(6),
      R => SR(0)
    );
\RX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(13),
      Q => \RX_PE_DATA_reg[0]_0\(5),
      R => SR(0)
    );
\RX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(12),
      Q => \RX_PE_DATA_reg[0]_0\(4),
      R => SR(0)
    );
\RX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(58),
      Q => \RX_PE_DATA_reg[0]_0\(58),
      R => SR(0)
    );
\RX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(11),
      Q => \RX_PE_DATA_reg[0]_0\(3),
      R => SR(0)
    );
\RX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(10),
      Q => \RX_PE_DATA_reg[0]_0\(2),
      R => SR(0)
    );
\RX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(9),
      Q => \RX_PE_DATA_reg[0]_0\(1),
      R => SR(0)
    );
\RX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => p_0_in(8),
      Q => \RX_PE_DATA_reg[0]_0\(0),
      R => SR(0)
    );
\RX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(57),
      Q => \RX_PE_DATA_reg[0]_0\(57),
      R => SR(0)
    );
\RX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(56),
      Q => \RX_PE_DATA_reg[0]_0\(56),
      R => SR(0)
    );
\RX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(55),
      Q => \RX_PE_DATA_reg[0]_0\(55),
      R => SR(0)
    );
\RX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => valid_d,
      D => rxdata_s(54),
      Q => \RX_PE_DATA_reg[0]_0\(54),
      R => SR(0)
    );
\remote_rdy_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004000FFFFFFFF"
    )
        port map (
      I0 => \remote_rdy_cntr[0]_i_4_n_0\,
      I1 => remote_rdy_cntr(0),
      I2 => remote_rdy_cntr(2),
      I3 => remote_rdy_cntr(1),
      I4 => rx_na_idles_cntr_reg(4),
      I5 => \remote_rdy_cntr_reg[2]_0\,
      O => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      I3 => remote_ready_det,
      O => remote_rdy_cntr01_out
    );
\remote_rdy_cntr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => remote_rdy_cntr(1),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(0),
      O => \remote_rdy_cntr[0]_i_3_n_0\
    );
\remote_rdy_cntr[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      I3 => rx_na_idles_cntr_reg(3),
      O => \remote_rdy_cntr[0]_i_4_n_0\
    );
\remote_rdy_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => remote_rdy_cntr(2),
      I1 => remote_rdy_cntr(1),
      O => \remote_rdy_cntr[1]_i_1_n_0\
    );
\remote_rdy_cntr[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remote_rdy_cntr(2),
      O => \remote_rdy_cntr[2]_i_1_n_0\
    );
\remote_rdy_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => remote_rdy_cntr01_out,
      D => \remote_rdy_cntr[0]_i_3_n_0\,
      Q => remote_rdy_cntr(0),
      R => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => remote_rdy_cntr01_out,
      D => \remote_rdy_cntr[1]_i_1_n_0\,
      Q => remote_rdy_cntr(1),
      R => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => remote_rdy_cntr01_out,
      D => \remote_rdy_cntr[2]_i_1_n_0\,
      Q => remote_rdy_cntr(2),
      R => \remote_rdy_cntr[0]_i_1_n_0\
    );
remote_ready_det_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => ILLEGAL_BTF_i_3_n_0,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => ILLEGAL_BTF_i_2_n_0,
      O => remote_ready_det0
    );
remote_ready_det_reg: unisim.vcomponents.FDRE
     port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => '1',
      D => remote_ready_det0,
      Q => remote_ready_det,
      R => SR(0)
    );
remote_ready_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      O => remote_ready_i
    );
\rx_na_idles_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      O => \p_0_in__0\(0)
    );
\rx_na_idles_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      I1 => rx_na_idles_cntr_reg(1),
      O => \p_0_in__0\(1)
    );
\rx_na_idles_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(1),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(2),
      O => \p_0_in__0\(2)
    );
\rx_na_idles_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      I3 => rx_na_idles_cntr_reg(3),
      O => \p_0_in__0\(3)
    );
\rx_na_idles_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      I3 => \remote_rdy_cntr_reg[2]_0\,
      O => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(3),
      I1 => rx_na_idles_cntr_reg(1),
      I2 => rx_na_idles_cntr_reg(0),
      I3 => rx_na_idles_cntr_reg(2),
      I4 => rx_na_idles_cntr_reg(4),
      O => \p_0_in__0\(4)
    );
\rx_na_idles_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(0),
      Q => rx_na_idles_cntr_reg(0),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(1),
      Q => rx_na_idles_cntr_reg(1),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(2),
      Q => rx_na_idles_cntr_reg(2),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(3),
      Q => rx_na_idles_cntr_reg(3),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \RX_DATA_REG_reg[0]_0\,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(4),
      Q => rx_na_idles_cntr_reg(4),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_TX_STREAM_CONTROL_SM is
  port (
    gen_cc_i : out STD_LOGIC;
    do_cc_r : out STD_LOGIC;
    extend_cc_r : out STD_LOGIC;
    gen_cc_flop_0_i_0 : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    s_axi_tx_tvalid_0 : out STD_LOGIC;
    R0 : in STD_LOGIC;
    do_cc_r_reg_0 : in STD_LOGIC;
    tx_dst_rdy_n_r0 : in STD_LOGIC;
    do_cc_r_reg0 : in STD_LOGIC;
    extend_cc_r_reg_0 : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_TX_STREAM_CONTROL_SM;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_TX_STREAM_CONTROL_SM is
  signal \^do_cc_r\ : STD_LOGIC;
  signal \^gen_cc_i\ : STD_LOGIC;
  signal tx_dst_rdy_n_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of TX_PE_DATA_V_i_1 : label is "soft_lutpair178";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_cc_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_cc_flop_0_i : label is "FDR";
  attribute SOFT_HLUTNM of s_axi_tx_tready_INST_0 : label is "soft_lutpair178";
begin
  do_cc_r <= \^do_cc_r\;
  gen_cc_i <= \^gen_cc_i\;
\TX_DATA[53]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_cc_i\,
      I1 => gen_ch_bond_i,
      O => gen_cc_flop_0_i_0
    );
TX_PE_DATA_V_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_tx_tvalid,
      I1 => tx_dst_rdy_n_i,
      O => s_axi_tx_tvalid_0
    );
do_cc_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => do_cc_r_reg_0,
      CE => '1',
      D => do_cc_r_reg0,
      Q => \^do_cc_r\,
      R => '0'
    );
extend_cc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => do_cc_r_reg_0,
      CE => '1',
      D => extend_cc_r_reg_0,
      Q => extend_cc_r,
      R => '0'
    );
gen_cc_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => do_cc_r_reg_0,
      CE => '1',
      D => \^do_cc_r\,
      Q => \^gen_cc_i\,
      R => R0
    );
s_axi_tx_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_dst_rdy_n_i,
      O => s_axi_tx_tready
    );
tx_dst_rdy_n_r_reg: unisim.vcomponents.FDSE
     port map (
      C => do_cc_r_reg_0,
      CE => '1',
      D => tx_dst_rdy_n_r0,
      Q => tx_dst_rdy_n_i,
      S => R0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_TX_STREAM_DATAPATH is
  port (
    tx_pe_data_v_i : out STD_LOGIC;
    wait_for_lane_up_r_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 61 downto 0 );
    TX_PE_DATA_V_reg_0 : in STD_LOGIC;
    TX_PE_DATA_V_reg_1 : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    \TX_DATA_reg[53]\ : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 )
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_TX_STREAM_DATAPATH;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_TX_STREAM_DATAPATH is
  signal TX_PE_DATA : STD_LOGIC_VECTOR ( 50 to 51 );
  signal \^tx_pe_data_v_i\ : STD_LOGIC;
begin
  tx_pe_data_v_i <= \^tx_pe_data_v_i\;
\TX_DATA[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000D000D000D"
    )
        port map (
      I0 => \^tx_pe_data_v_i\,
      I1 => gen_na_idles_i,
      I2 => \TX_DATA_reg[53]\,
      I3 => rst_pma_init_usrclk,
      I4 => channel_up_tx_if,
      I5 => TX_PE_DATA(51),
      O => wait_for_lane_up_r_reg(0)
    );
\TX_DATA[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000322200002222"
    )
        port map (
      I0 => gen_na_idles_i,
      I1 => \TX_DATA_reg[53]\,
      I2 => \^tx_pe_data_v_i\,
      I3 => TX_PE_DATA(50),
      I4 => rst_pma_init_usrclk,
      I5 => channel_up_tx_if,
      O => wait_for_lane_up_r_reg(1)
    );
TX_PE_DATA_V_reg: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => TX_PE_DATA_V_reg_0,
      Q => \^tx_pe_data_v_i\,
      R => '0'
    );
\TX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(56),
      Q => Q(61),
      R => '0'
    );
\TX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(50),
      Q => Q(51),
      R => '0'
    );
\TX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(51),
      Q => Q(50),
      R => '0'
    );
\TX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(52),
      Q => Q(49),
      R => '0'
    );
\TX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(53),
      Q => Q(48),
      R => '0'
    );
\TX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(54),
      Q => Q(47),
      R => '0'
    );
\TX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(55),
      Q => Q(46),
      R => '0'
    );
\TX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(40),
      Q => Q(45),
      R => '0'
    );
\TX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(41),
      Q => Q(44),
      R => '0'
    );
\TX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(42),
      Q => Q(43),
      R => '0'
    );
\TX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(43),
      Q => Q(42),
      R => '0'
    );
\TX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(57),
      Q => Q(60),
      R => '0'
    );
\TX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(44),
      Q => Q(41),
      R => '0'
    );
\TX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(45),
      Q => Q(40),
      R => '0'
    );
\TX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(46),
      Q => Q(39),
      R => '0'
    );
\TX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(47),
      Q => Q(38),
      R => '0'
    );
\TX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(32),
      Q => Q(37),
      R => '0'
    );
\TX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(33),
      Q => Q(36),
      R => '0'
    );
\TX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(34),
      Q => Q(35),
      R => '0'
    );
\TX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(35),
      Q => Q(34),
      R => '0'
    );
\TX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(36),
      Q => Q(33),
      R => '0'
    );
\TX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(37),
      Q => Q(32),
      R => '0'
    );
\TX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(58),
      Q => Q(59),
      R => '0'
    );
\TX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(38),
      Q => Q(31),
      R => '0'
    );
\TX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(39),
      Q => Q(30),
      R => '0'
    );
\TX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(24),
      Q => Q(29),
      R => '0'
    );
\TX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(25),
      Q => Q(28),
      R => '0'
    );
\TX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(26),
      Q => Q(27),
      R => '0'
    );
\TX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(27),
      Q => Q(26),
      R => '0'
    );
\TX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(28),
      Q => Q(25),
      R => '0'
    );
\TX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(29),
      Q => Q(24),
      R => '0'
    );
\TX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(30),
      Q => Q(23),
      R => '0'
    );
\TX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(31),
      Q => Q(22),
      R => '0'
    );
\TX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(59),
      Q => Q(58),
      R => '0'
    );
\TX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(16),
      Q => Q(21),
      R => '0'
    );
\TX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(17),
      Q => Q(20),
      R => '0'
    );
\TX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(18),
      Q => Q(19),
      R => '0'
    );
\TX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(19),
      Q => Q(18),
      R => '0'
    );
\TX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(20),
      Q => Q(17),
      R => '0'
    );
\TX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(21),
      Q => Q(16),
      R => '0'
    );
\TX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(22),
      Q => Q(15),
      R => '0'
    );
\TX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(23),
      Q => Q(14),
      R => '0'
    );
\TX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(8),
      Q => Q(13),
      R => '0'
    );
\TX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(9),
      Q => Q(12),
      R => '0'
    );
\TX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(60),
      Q => Q(57),
      R => '0'
    );
\TX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(10),
      Q => TX_PE_DATA(50),
      R => '0'
    );
\TX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(11),
      Q => TX_PE_DATA(51),
      R => '0'
    );
\TX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(12),
      Q => Q(11),
      R => '0'
    );
\TX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(13),
      Q => Q(10),
      R => '0'
    );
\TX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(14),
      Q => Q(9),
      R => '0'
    );
\TX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(15),
      Q => Q(8),
      R => '0'
    );
\TX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(0),
      Q => Q(7),
      R => '0'
    );
\TX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(1),
      Q => Q(6),
      R => '0'
    );
\TX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(2),
      Q => Q(5),
      R => '0'
    );
\TX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(3),
      Q => Q(4),
      R => '0'
    );
\TX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(61),
      Q => Q(56),
      R => '0'
    );
\TX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(4),
      Q => Q(3),
      R => '0'
    );
\TX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(5),
      Q => Q(2),
      R => '0'
    );
\TX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(6),
      Q => Q(1),
      R => '0'
    );
\TX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(7),
      Q => Q(0),
      R => '0'
    );
\TX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(62),
      Q => Q(55),
      R => '0'
    );
\TX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(63),
      Q => Q(54),
      R => '0'
    );
\TX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(48),
      Q => Q(53),
      R => '0'
    );
\TX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg_1,
      CE => '1',
      D => s_axi_tx_tdata(49),
      Q => Q(52),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync is
  port (
    \rxheader_from_gtx_i_reg[0]\ : out STD_LOGIC;
    s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_i : in STD_LOGIC;
    RX_NEG_OUT_reg : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0;
RX_NEG_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rxheadervalid_i,
      I3 => s_level_out_d2,
      I4 => RX_NEG_OUT_reg,
      O => \rxheader_from_gtx_i_reg[0]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync_58 is
  port (
    next_ready_c : out STD_LOGIC;
    next_begin_c : out STD_LOGIC;
    SYSTEM_RESET_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC;
    ready_r_reg : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    align_r : in STD_LOGIC;
    polarity_r : in STD_LOGIC;
    rx_polarity_dlyd_i : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    begin_r_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_polarity_r_reg : in STD_LOGIC;
    prev_rx_polarity_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync_58 : entity is "cpu_block_aurora_64b66b_0_1_cdc_sync";
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync_58;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync_58 is
  signal begin_r_i_2_n_0 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal ready_r_i_3_n_0 : STD_LOGIC;
  signal s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
begin_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCA0A0"
    )
        port map (
      I0 => rx_lossofsync_i,
      I1 => polarity_r,
      I2 => ready_r,
      I3 => align_r,
      I4 => reset_lanes_i,
      I5 => begin_r_i_2_n_0,
      O => next_begin_c
    );
begin_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      I2 => polarity_r,
      I3 => begin_r_reg,
      O => begin_r_i_2_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
\ready_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888C88"
    )
        port map (
      I0 => ready_r_i_3_n_0,
      I1 => ready_r_reg,
      I2 => rx_lossofsync_i,
      I3 => ready_r,
      I4 => align_r,
      I5 => polarity_r,
      O => next_ready_c
    );
ready_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      I2 => polarity_r,
      I3 => align_r,
      I4 => ready_r,
      O => ready_r_i_3_n_0
    );
rx_polarity_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => SR(0),
      I1 => rx_polarity_r_reg,
      I2 => s_level_out_d2,
      I3 => prev_rx_polarity_r,
      O => SYSTEM_RESET_reg
    );
s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0\ : entity is "cpu_block_aurora_64b66b_0_1_cdc_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
  p_level_in_int <= cplllock_out(0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_2\ is
  port (
    hard_err_rst_int_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    hard_err_rst_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hard_err_rst_int0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hard_err_cntr_r_reg[0]\ : in STD_LOGIC;
    \hard_err_cntr_r_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_2\ : entity is "cpu_block_aurora_64b66b_0_1_cdc_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_2\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_2\ is
  signal hard_err_rst_int_i_2_n_0 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
\hard_err_cntr_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFFFFFFFFFFFFC"
    )
        port map (
      I0 => \hard_err_cntr_r_reg[0]\,
      I1 => \hard_err_cntr_r_reg[0]_0\,
      I2 => s_level_out_d5,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => E(0)
    );
hard_err_rst_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0002"
    )
        port map (
      I0 => hard_err_rst_int,
      I1 => Q(0),
      I2 => Q(1),
      I3 => hard_err_rst_int_i_2_n_0,
      I4 => hard_err_rst_int0,
      I5 => SR(0),
      O => hard_err_rst_int_reg
    );
hard_err_rst_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_level_out_d5,
      I1 => Q(2),
      I2 => \hard_err_cntr_r_reg[0]_0\,
      O => hard_err_rst_int_i_2_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_3\ is
  port (
    rx_fsm_resetdone_ii : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_3\ : entity is "cpu_block_aurora_64b66b_0_1_cdc_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_3\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_3\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= \out\;
  rx_fsm_resetdone_ii <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_4\ is
  port (
    tx_fsm_resetdone_ii : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_4\ : entity is "cpu_block_aurora_64b66b_0_1_cdc_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_4\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_4\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= \out\;
  tx_fsm_resetdone_ii <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_44\ is
  port (
    \cb_bit_err_ext_cnt_reg[3]\ : out STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_cbcc_comb_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_44\ : entity is "cpu_block_aurora_64b66b_0_1_cdc_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_44\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_44\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(29)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(28)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(27)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(26)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(25)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(24)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(23)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(22)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(21)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(20)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_199: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(19)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(18)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(17)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(16)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(15)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(14)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(13)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(12)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(11)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(10)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(9)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(8)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(7)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(6)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(5)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(4)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(3)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(2)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(1)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(31)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(30)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
reset_cbcc_comb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => s_level_out_d5,
      I5 => reset_cbcc_comb_reg(0),
      O => \cb_bit_err_ext_cnt_reg[3]\
    );
s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_51\ is
  port (
    s_level_out_d5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    s_level_out_d5_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_51\ : entity is "cpu_block_aurora_64b66b_0_1_cdc_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_51\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_51\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
CC_RXLOSSOFSYNC_OUT_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d5,
      O => s_level_out_d5_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    rxbufstatus_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized1\ : entity is "cpu_block_aurora_64b66b_0_1_cdc_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized1\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized1\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => rxbufstatus_out(0),
      Q => p_level_in_int,
      R => '0'
    );
s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized2\ : entity is "cpu_block_aurora_64b66b_0_1_cdc_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized2\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized2\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized3\ is
  port (
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    full : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized3\ : entity is "cpu_block_aurora_64b66b_0_1_cdc_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized3\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized3\ is
  signal s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => full,
      Q => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_reset_cbstg2_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized3_52\ is
  port (
    \out\ : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    overflow : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized3_52\ : entity is "cpu_block_aurora_64b66b_0_1_cdc_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized3_52\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized3_52\ is
  signal s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cpu_block_aurora_64b66b_0_1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => overflow,
      Q => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_fifo_reset_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_common_logic_cbcc is
  port (
    cb_bit_err_out : out STD_LOGIC;
    in0 : out STD_LOGIC;
    master_do_rd_en_i : out STD_LOGIC;
    all_vld_btf_flag_i : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    START_CB_WRITES_OUT : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    master_do_rd_en_out_reg_0 : in STD_LOGIC;
    master_do_rd_en_out_reg_1 : in STD_LOGIC;
    ANY_VLD_BTF_FLAG : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_common_logic_cbcc;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_common_logic_cbcc is
  signal second_cb_write_failed : STD_LOGIC;
begin
all_start_cb_writes_out_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => START_CB_WRITES_OUT,
      Q => in0,
      R => SR(0)
    );
all_vld_btf_out_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => ANY_VLD_BTF_FLAG,
      Q => all_vld_btf_flag_i,
      R => SR(0)
    );
cb_bit_err_out_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => second_cb_write_failed,
      Q => cb_bit_err_out,
      R => SR(0)
    );
master_do_rd_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => master_do_rd_en_out_reg_1,
      CE => '1',
      D => master_do_rd_en_out_reg_0,
      Q => master_do_rd_en_i,
      R => cbcc_fifo_reset_rd_clk
    );
second_cb_write_failed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \out\,
      Q => second_cb_write_failed,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    pma_init : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => pma_init,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => D(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_pb : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_0 : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_0;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_0 is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_pb,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4,
      Q => D(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_1 is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_1 : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_1;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_1 is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => in0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => SS(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_54 is
  port (
    link_reset_sync : out STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_54 : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_54;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_54 is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => link_reset_out,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => link_reset_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_55 is
  port (
    power_down_sync : out STD_LOGIC;
    power_down : in STD_LOGIC;
    stg4_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_55 : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_55;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_55 is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => power_down,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => power_down_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_56 is
  port (
    fsm_resetdone_sync : out STD_LOGIC;
    in0 : in STD_LOGIC;
    stg4_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_56 : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_56;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_56 is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => in0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_57 is
  port (
    stg5_reg_0 : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    stg5_reg_3 : out STD_LOGIC;
    stg5_reg_4 : out STD_LOGIC;
    stg5_reg_5 : out STD_LOGIC;
    stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 : in STD_LOGIC;
    stg5_reg_6 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    tx_pe_data_v_i : in STD_LOGIC;
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_57 : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_57;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_57 is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[59]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \TX_DATA[60]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \TX_DATA[61]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \TX_DATA[62]_i_2\ : label is "soft_lutpair10";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\TX_DATA[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => channel_up_tx_if,
      I2 => Q(0),
      O => stg5_reg_2
    );
\TX_DATA[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => channel_up_tx_if,
      I2 => Q(1),
      O => stg5_reg_3
    );
\TX_DATA[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => channel_up_tx_if,
      I2 => Q(2),
      O => stg5_reg_4
    );
\TX_DATA[62]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => channel_up_tx_if,
      I2 => Q(3),
      O => stg5_reg_5
    );
TX_HEADER_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050044444444"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => D(0),
      I2 => TX_HEADER_1_reg_0,
      I3 => tx_pe_data_v_i,
      I4 => gen_na_idles_i,
      I5 => txdatavalid_symgen_i,
      O => stg5_reg_1
    );
TX_HEADER_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEE2EE"
    )
        port map (
      I0 => D(1),
      I1 => txdatavalid_symgen_i,
      I2 => gen_na_idles_i,
      I3 => tx_pe_data_v_i,
      I4 => TX_HEADER_1_reg_0,
      I5 => \^stg5_reg_0\,
      O => TX_HEADER_1_reg
    );
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_6,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_6,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_6,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_6,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_6,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    stg3_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0\ is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  stg3_reg_0 <= stg3;
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_1,
      CE => '1',
      D => \out\,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_1,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_1,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_5\ is
  port (
    \out\ : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_5\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_5\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_5\ is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \out\,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_6\ is
  port (
    in0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    stg2_reg_0 : in STD_LOGIC;
    FSM_RESETDONE_j_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_6\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_6\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_6\ is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
\prmry_in_inferred_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => stg3,
      I1 => FSM_RESETDONE_j_reg,
      O => in0
    );
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg2_reg_0,
      CE => '1',
      D => \out\,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg2_reg_0,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg2_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_7\ is
  port (
    \out\ : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_7\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_7\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_7\ is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \out\,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_cdr_reset_fsm_r_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1\ is
  signal blocksync_all_lanes_instableclk : STD_LOGIC;
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\FSM_onehot_cdr_reset_fsm_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(1),
      I1 => \FSM_onehot_cdr_reset_fsm_r_reg[0]\,
      I2 => blocksync_all_lanes_instableclk,
      I3 => Q(0),
      I4 => Q(2),
      O => E(0)
    );
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => blocksync_all_lanes_instableclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_10\ is
  port (
    fsm_resetdone_initclk : out STD_LOGIC;
    \dly_gt_rst_r_reg[18]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \count_for_reset_r_reg[23]\ : in STD_LOGIC;
    \count_for_reset_r_reg[23]_0\ : in STD_LOGIC;
    reset_initclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    valid_btf_detect_dlyd1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_10\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_10\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_10\ is
  signal \^fsm_resetdone_initclk\ : STD_LOGIC;
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  fsm_resetdone_initclk <= \^fsm_resetdone_initclk\;
\count_for_reset_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEFFEF"
    )
        port map (
      I0 => \count_for_reset_r_reg[23]\,
      I1 => \count_for_reset_r_reg[23]_0\,
      I2 => \^fsm_resetdone_initclk\,
      I3 => reset_initclk,
      I4 => \out\,
      I5 => valid_btf_detect_dlyd1,
      O => \dly_gt_rst_r_reg[18]\
    );
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^fsm_resetdone_initclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_11\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    stg3_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_11\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_11\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_11\ is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => in0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => SR(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_12\ is
  port (
    reset_initclk : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    fsm_resetdone_initclk : in STD_LOGIC;
    \hard_err_cntr_r_reg[7]\ : in STD_LOGIC;
    \hard_err_cntr_r_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_12\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_12\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_12\ is
  signal \^reset_initclk\ : STD_LOGIC;
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  reset_initclk <= \^reset_initclk\;
\hard_err_cntr_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF45"
    )
        port map (
      I0 => \out\,
      I1 => \^reset_initclk\,
      I2 => fsm_resetdone_initclk,
      I3 => \hard_err_cntr_r_reg[7]\,
      I4 => \hard_err_cntr_r_reg[7]_0\,
      O => stg5_reg_0(0)
    );
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => SR(0),
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^reset_initclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_13\ is
  port (
    fsm_resetdone_to_rxreset_in : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_13\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_13\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_13\ is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_to_rxreset_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_14\ is
  port (
    in0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_14\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_14\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_14\ is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => E(0),
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => in0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_45\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    stg5_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_45\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_45\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_45\ is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => in0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_46\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    stg3_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_46\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_46\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_46\ is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0(0),
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_47\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_47\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_47\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_47\ is
  signal fifo_reset_wr_sync3 : STD_LOGIC;
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\prmry_in_inferred_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fifo_reset_wr_sync3,
      I1 => stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0,
      O => stg5_reg_0
    );
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fifo_reset_wr_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_48\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    stg3_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_48\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_48\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_48\ is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2 ";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_1,
      CE => '1',
      D => in0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_1,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_1,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => stg3_reg_1,
      D => stg3,
      Q => stg3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_49\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_49\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_49\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_49\ is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2 ";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => stg3,
      Q => stg3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_50\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    rd_stg1_reg : out STD_LOGIC;
    stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 : in STD_LOGIC;
    stg5_reg_1 : in STD_LOGIC;
    rd_stg1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_50\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_50\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_50\ is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
cbcc_reset_cbstg2_rd_clk_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rd_stg1,
      I1 => \^stg5_reg_0\,
      O => rd_stg1_reg
    );
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_53\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_53\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_53\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_53\ is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2 ";
begin
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => init_clk,
      D => stg3,
      Q => stg3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_8\ is
  port (
    rxlossofsync_out_i : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    blocksync_out_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_8\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_8\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_8\ is
  signal allow_block_sync_propagation_inrxclk : STD_LOGIC;
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
rxlossofsync_out_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => allow_block_sync_propagation_inrxclk,
      I1 => blocksync_out_i,
      O => rxlossofsync_out_i
    );
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => allow_block_sync_propagation_inrxclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_9\ is
  port (
    new_gtx_rx_pcsreset_comb0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    fsm_resetdone_to_rxreset_in : in STD_LOGIC;
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_9\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_9\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_9\ is
  signal fsm_resetdone_to_new_gtx_rx_comb : STD_LOGIC;
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
new_gtx_rx_pcsreset_comb_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => fsm_resetdone_to_new_gtx_rx_comb,
      I1 => fsm_resetdone_to_rxreset_in,
      I2 => gtwiz_userclk_rx_active_in(0),
      O => new_gtx_rx_pcsreset_comb0
    );
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_to_new_gtx_rx_comb,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized2\ is
  port (
    stg11_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized2\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized2\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized2\ is
  signal stg10_reg_srl7_n_0 : STD_LOGIC;
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg10_reg_srl7 : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7 ";
  attribute shift_extract of stg11_reg : label is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
stg10_reg_srl7: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"007F"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => stg3,
      Q => stg10_reg_srl7_n_0
    );
stg11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg10_reg_srl7_n_0,
      Q => stg11_reg_0,
      R => '0'
    );
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized3\ is
  port (
    fifo_reset_comb_user_clk_int : out STD_LOGIC;
    dbg_srst_assert0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    dbg_srst_assert_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized3\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized3\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized3\ is
  signal \^fifo_reset_comb_user_clk_int\ : STD_LOGIC;
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg20_reg_srl17_n_0 : STD_LOGIC;
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal NLW_stg20_reg_srl17_Q31_UNCONNECTED : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg20_reg_srl17 : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_comb_user_clk_in/stg20_reg_srl17 ";
  attribute shift_extract of stg21_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  fifo_reset_comb_user_clk_int <= \^fifo_reset_comb_user_clk_int\;
dbg_srst_assert_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_srst_assert_reg,
      I1 => \^fifo_reset_comb_user_clk_int\,
      O => dbg_srst_assert0
    );
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg20_reg_srl17: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      A(4 downto 0) => B"10000",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => stg3,
      Q => stg20_reg_srl17_n_0,
      Q31 => NLW_stg20_reg_srl17_Q31_UNCONNECTED
    );
stg21_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg20_reg_srl17_n_0,
      Q => \^fifo_reset_comb_user_clk_int\,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized4\ is
  port (
    stg9_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg : out STD_LOGIC;
    stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd : in STD_LOGIC;
    in0 : in STD_LOGIC;
    cbc_wr_if_reset_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized4\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized4\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized4\ is
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg8_reg_srl5_n_0 : STD_LOGIC;
  signal \^stg9_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg8_reg_srl5 : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg8_reg_srl5 ";
  attribute shift_extract of stg9_reg : label is "{no}";
begin
  stg9_reg_0(0) <= \^stg9_reg_0\(0);
cbc_wr_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      I1 => \^stg9_reg_0\(0),
      I2 => in0,
      I3 => cbc_wr_if_reset_reg,
      O => cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg
    );
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg8_reg_srl5: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"001F"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => stg3,
      Q => stg8_reg_srl5_n_0
    );
stg9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg8_reg_srl5_n_0,
      Q => \^stg9_reg_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized5\ is
  port (
    cbcc_fifo_reset_to_fifo_rd_clk : out STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg : out STD_LOGIC;
    stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 : in STD_LOGIC;
    stg31_reg_0 : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd : in STD_LOGIC;
    in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized5\ : entity is "cpu_block_aurora_64b66b_0_1_rst_sync";
end \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized5\;

architecture STRUCTURE of \cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized5\ is
  signal \^cbcc_fifo_reset_to_fifo_rd_clk\ : STD_LOGIC;
  signal stg1_cpu_block_aurora_64b66b_0_1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg30_reg_srl27_n_0 : STD_LOGIC;
  signal NLW_stg30_reg_srl27_Q31_UNCONNECTED : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg30_reg_srl27 : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27 ";
  attribute shift_extract of stg31_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  cbcc_fifo_reset_to_fifo_rd_clk <= \^cbcc_fifo_reset_to_fifo_rd_clk\;
cbc_rd_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      I1 => \^cbcc_fifo_reset_to_fifo_rd_clk\,
      I2 => in0,
      I3 => stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0,
      O => cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg
    );
stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg31_reg_0,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0,
      Q => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg31_reg_0,
      CE => '1',
      D => stg1_cpu_block_aurora_64b66b_0_1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg30_reg_srl27: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      A(4 downto 0) => B"11010",
      CE => '1',
      CLK => stg31_reg_0,
      D => stg3,
      Q => stg30_reg_srl27_n_0,
      Q31 => NLW_stg30_reg_srl27_Q31_UNCONNECTED
    );
stg31_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg31_reg_0,
      CE => '1',
      D => stg30_reg_srl27_n_0,
      Q => \^cbcc_fifo_reset_to_fifo_rd_clk\,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg31_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk is
  port (
    gtwiz_reset_clk_freerun_in : in STD_LOGIC;
    gtwiz_userclk_rx_srcclk_in : in STD_LOGIC;
    gtwiz_userclk_rx_reset_in : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC;
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC;
    gtwiz_userclk_rx_active_out : out STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk : entity is "yes";
  attribute P_CONTENTS : integer;
  attribute P_CONTENTS of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk : entity is 0;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK : integer;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk : entity is 1;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 : integer;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk : entity is 1;
  attribute P_USRCLK2_DIV : string;
  attribute P_USRCLK2_DIV of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk : entity is "3'b000";
  attribute P_USRCLK2_INT_DIV : integer;
  attribute P_USRCLK2_INT_DIV of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk : entity is 0;
  attribute P_USRCLK_DIV : string;
  attribute P_USRCLK_DIV of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk : entity is "3'b000";
  attribute P_USRCLK_INT_DIV : integer;
  attribute P_USRCLK_INT_DIV of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk : entity is 0;
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\ : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\ : signal is "true";
  signal \gen_gtwiz_userclk_rx_main.rx_active_cpu_block_aurora_64b66b_0_1_cdc_to\ : STD_LOGIC;
  attribute async_reg of \gen_gtwiz_userclk_rx_main.rx_active_cpu_block_aurora_64b66b_0_1_cdc_to\ : signal is "true";
  signal \^gtwiz_userclk_rx_usrclk_out\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\ : label is "MLO";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_rx_main.rx_active_cpu_block_aurora_64b66b_0_1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_rx_main.rx_active_cpu_block_aurora_64b66b_0_1_cdc_to_reg\ : label is "yes";
begin
  \^lopt\ <= lopt_1;
  \^lopt_1\ <= lopt_2;
  gtwiz_userclk_rx_usrclk2_out <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out <= \^gtwiz_userclk_rx_usrclk_out\;
  lopt <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => gtwiz_userclk_rx_srcclk_in,
      O => \^gtwiz_userclk_rx_usrclk_out\
    );
\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk_out\,
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in,
      D => \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\,
      Q => gtwiz_userclk_rx_active_out
    );
\gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk_out\,
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in,
      D => \gen_gtwiz_userclk_rx_main.rx_active_cpu_block_aurora_64b66b_0_1_cdc_to\,
      Q => \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\
    );
\gen_gtwiz_userclk_rx_main.rx_active_cpu_block_aurora_64b66b_0_1_cdc_to_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk_out\,
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in,
      D => '1',
      Q => \gen_gtwiz_userclk_rx_main.rx_active_cpu_block_aurora_64b66b_0_1_cdc_to\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_tx_userclk is
  port (
    cpllpd_int_reg : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    mmcm_not_locked_out2 : out STD_LOGIC;
    bufg_gt_clr_out : in STD_LOGIC;
    tx_out_clk : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_tx_userclk;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_tx_userclk is
  signal \<const1>\ : STD_LOGIC;
  signal \^cpllpd_int_reg\ : STD_LOGIC;
  signal \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\ : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\ : signal is "true";
  signal \gen_gtwiz_userclk_tx_main.tx_active_cpu_block_aurora_64b66b_0_1_cdc_to\ : STD_LOGIC;
  attribute async_reg of \gen_gtwiz_userclk_tx_main.tx_active_cpu_block_aurora_64b66b_0_1_cdc_to\ : signal is "true";
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^mmcm_not_locked_out\ : STD_LOGIC;
  attribute async_reg of mmcm_not_locked_out : signal is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst\ : label is "MLO";
  attribute BOX_TYPE of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\ : label is "MLO";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.tx_active_cpu_block_aurora_64b66b_0_1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.tx_active_cpu_block_aurora_64b66b_0_1_cdc_to_reg\ : label is "yes";
begin
  \^lopt\ <= lopt_1;
  \^lopt_1\ <= lopt_2;
  cpllpd_int_reg <= \^cpllpd_int_reg\;
  lopt <= \<const1>\;
  mmcm_not_locked_out <= \^mmcm_not_locked_out\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst\: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"001",
      I => tx_out_clk,
      O => \^cpllpd_int_reg\
    );
\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => tx_out_clk,
      O => sync_clk_out
    );
\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^cpllpd_int_reg\,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\,
      Q => \^mmcm_not_locked_out\
    );
\gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^cpllpd_int_reg\,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => \gen_gtwiz_userclk_tx_main.tx_active_cpu_block_aurora_64b66b_0_1_cdc_to\,
      Q => \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\
    );
\gen_gtwiz_userclk_tx_main.tx_active_cpu_block_aurora_64b66b_0_1_cdc_to_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^cpllpd_int_reg\,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => '1',
      Q => \gen_gtwiz_userclk_tx_main.tx_active_cpu_block_aurora_64b66b_0_1_cdc_to\
    );
mmcm_not_locked_out2_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mmcm_not_locked_out\,
      O => mmcm_not_locked_out2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC;
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_15 is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC;
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_15 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_15;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_15 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_16 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_16 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_16;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_16 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0FAF00CFFFCFFF"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => \FSM_sequential_sm_reset_all_reg[0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_sm_reset_all_reg[0]_0\,
      I5 => Q(1),
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtpowergood_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_17 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_17 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_17;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_17 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_18 is
  port (
    gtwiz_reset_rx_pll_and_datapath_dly : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_18 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_18;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_18 is
  signal \^gtwiz_reset_rx_pll_and_datapath_dly\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_pll_and_datapath_dly <= \^gtwiz_reset_rx_pll_and_datapath_dly\;
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA55F5EE55EE"
    )
        port map (
      I0 => Q(2),
      I1 => \^gtwiz_reset_rx_pll_and_datapath_dly\,
      I2 => \FSM_sequential_sm_reset_rx_reg[0]\,
      I3 => Q(1),
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I5 => Q(0),
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF8F8F000F"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      I2 => Q(2),
      I3 => \^gtwiz_reset_rx_pll_and_datapath_dly\,
      I4 => Q(1),
      I5 => Q(0),
      O => D(1)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_rx_pll_and_datapath_dly\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_19 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_tx_reg[0]\ : in STD_LOGIC;
    gtwiz_reset_tx_pll_and_datapath_dly : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_19 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_19;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_19 is
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1110"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_sm_reset_tx_reg[0]\,
      I2 => gtwiz_reset_tx_datapath_dly,
      I3 => gtwiz_reset_tx_pll_and_datapath_dly,
      I4 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_20 is
  port (
    gtwiz_reset_tx_pll_and_datapath_dly : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_20 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_20;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_20 is
  signal \^gtwiz_reset_tx_pll_and_datapath_dly\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair88";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_pll_and_datapath_dly <= \^gtwiz_reset_tx_pll_and_datapath_dly\;
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F1E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_pll_and_datapath_dly\,
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF1"
    )
        port map (
      I0 => Q(2),
      I1 => \^gtwiz_reset_tx_pll_and_datapath_dly\,
      I2 => Q(1),
      I3 => Q(0),
      O => D(1)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_tx_pll_and_datapath_dly\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_21 is
  port (
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    sm_reset_rx_timer_clr_reg : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_timer_clr_reg_1 : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_21 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_21;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_21 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \^sm_reset_rx_timer_clr_reg\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  sm_reset_rx_timer_clr_reg <= \^sm_reset_rx_timer_clr_reg\;
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAAF00000800"
    )
        port map (
      I0 => Q(2),
      I1 => \^sm_reset_rx_timer_clr_reg\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxuserrdy_int\,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCEFFE0CCCE00E"
    )
        port map (
      I0 => \^sm_reset_rx_timer_clr_reg\,
      I1 => sm_reset_rx_timer_clr_reg_0,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => sm_reset_rx_timer_clr_reg_1,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_1,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => \^sm_reset_rx_timer_clr_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_22 is
  port (
    gtwiz_reset_userclk_tx_active_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    i_in_out_reg_0 : out STD_LOGIC;
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    plllock_tx_sync : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC;
    sm_reset_tx_pll_timer_sat : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_22 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_22;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_22 is
  signal \^gtwiz_reset_userclk_tx_active_sync\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_userclk_tx_active_sync <= \^gtwiz_reset_userclk_tx_active_sync\;
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000088888888"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx_reg[0]\,
      I1 => \^gtwiz_reset_userclk_tx_active_sync\,
      I2 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      I4 => sm_reset_tx_pll_timer_sat,
      I5 => Q(0),
      O => i_in_out_reg_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_userclk_tx_active_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_userclk_tx_active_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEB282B"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0F0F000F0"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => \^gtwiz_reset_userclk_tx_active_sync\,
      I2 => sm_reset_tx_timer_clr_reg_0,
      I3 => Q(0),
      I4 => plllock_tx_sync,
      I5 => Q(2),
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_23 is
  port (
    plllock_rx_sync : out STD_LOGIC;
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_rx_done_int_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_23 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_23;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_23 is
  signal gtwiz_reset_rx_done_int : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \^plllock_rx_sync\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  plllock_rx_sync <= \^plllock_rx_sync\;
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC0FFFFAAC00000"
    )
        port map (
      I0 => \^plllock_rx_sync\,
      I1 => gtwiz_reset_rx_done_int_reg,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I3 => Q(0),
      I4 => gtwiz_reset_rx_done_int,
      I5 => gtwiz_reset_rx_done_int_reg_0,
      O => i_in_out_reg_0
    );
gtwiz_reset_rx_done_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C40000040400000"
    )
        port map (
      I0 => \^plllock_rx_sync\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I4 => Q(1),
      I5 => gtwiz_reset_rx_done_int_reg,
      O => gtwiz_reset_rx_done_int
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => cplllock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^plllock_rx_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880000F5FF5555"
    )
        port map (
      I0 => Q(1),
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I2 => \^plllock_rx_sync\,
      I3 => Q(0),
      I4 => gtwiz_reset_rx_done_int_reg,
      I5 => Q(2),
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_24 is
  port (
    plllock_tx_sync : out STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : out STD_LOGIC;
    i_in_out_reg_0 : out STD_LOGIC;
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_int_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_tx_timer_sat : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg_1 : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_24 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_24;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_24 is
  signal gtwiz_reset_tx_done_int : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_i_2_n_0 : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \^plllock_tx_sync\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  plllock_tx_sync <= \^plllock_tx_sync\;
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CFA00000000000"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => \^plllock_tx_sync\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]\,
      O => i_in_out_reg_0
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gtwiz_reset_tx_done_int_i_2_n_0,
      I1 => gtwiz_reset_tx_done_int,
      I2 => gtwiz_reset_tx_done_int_reg_0,
      O => gtwiz_reset_tx_done_int_reg
    );
gtwiz_reset_tx_done_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444F44444"
    )
        port map (
      I0 => Q(0),
      I1 => \^plllock_tx_sync\,
      I2 => sm_reset_tx_timer_sat,
      I3 => gtwiz_reset_tx_done_int_reg_1,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I5 => Q(1),
      O => gtwiz_reset_tx_done_int_i_2_n_0
    );
gtwiz_reset_tx_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000404000004040"
    )
        port map (
      I0 => \^plllock_tx_sync\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \FSM_sequential_sm_reset_tx_reg[0]\,
      I4 => Q(0),
      I5 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      O => gtwiz_reset_tx_done_int
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => cplllock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^plllock_tx_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_25 is
  port (
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat_reg : out STD_LOGIC;
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    plllock_rx_sync : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    sm_reset_rx_pll_timer_clr : in STD_LOGIC;
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC;
    gtwiz_reset_rx_pll_and_datapath_dly : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx[2]_i_3_0\ : in STD_LOGIC;
    sm_reset_rx_cdr_to_sat : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_25 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_25;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_25 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_6_n_0\ : STD_LOGIC;
  signal \^gtwiz_reset_rx_cdr_stable_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal sm_reset_rx_cdr_to_clr_i_2_n_0 : STD_LOGIC;
  signal \^sm_reset_rx_cdr_to_sat_reg\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxprogdivreset_out_i_2 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_2 : label is "soft_lutpair89";
begin
  gtwiz_reset_rx_cdr_stable_out(0) <= \^gtwiz_reset_rx_cdr_stable_out\(0);
  sm_reset_rx_cdr_to_sat_reg <= \^sm_reset_rx_cdr_to_sat_reg\;
\FSM_sequential_sm_reset_rx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEEEEE"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      I2 => Q(0),
      I3 => sm_reset_rx_pll_timer_clr,
      I4 => gtwiz_reset_rx_datapath_dly,
      I5 => gtwiz_reset_rx_pll_and_datapath_dly,
      O => E(0)
    );
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEEAAAAAAAEA"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_6_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_rx[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000AC0C000C0"
    )
        port map (
      I0 => \^sm_reset_rx_cdr_to_sat_reg\,
      I1 => \FSM_sequential_sm_reset_rx[2]_i_3_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => plllock_rx_sync,
      I5 => Q(2),
      O => \FSM_sequential_sm_reset_rx[2]_i_6_n_0\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rxcdrlock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_rx_cdr_stable_out\(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^gtwiz_reset_rx_cdr_stable_out\(0),
      O => \^sm_reset_rx_cdr_to_sat_reg\
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF0800AAAA"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_clr_i_2_n_0,
      I1 => sm_reset_rx_cdr_to_clr_reg,
      I2 => Q(2),
      I3 => plllock_rx_sync,
      I4 => Q(0),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EF"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^gtwiz_reset_rx_cdr_stable_out\(0),
      I2 => Q(2),
      I3 => Q(1),
      O => sm_reset_rx_cdr_to_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_34 is
  port (
    drprst_in_sync : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \timeout_cntr_reg[0]\ : in STD_LOGIC;
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_34 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_34;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_34 is
  signal \^drprst_in_sync\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_i[2]_i_1\ : label is "soft_lutpair35";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_1\ : label is "soft_lutpair35";
begin
  drprst_in_sync <= \^drprst_in_sync\;
\addr_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^drprst_in_sync\,
      I1 => drpen_in(0),
      O => i_in_out_reg_0(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drprst_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^drprst_in_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\timeout_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^drprst_in_sync\,
      I1 => \timeout_cntr_reg[0]\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_37 is
  port (
    \cpll_cal_state_reg[22]\ : out STD_LOGIC;
    \cpll_cal_state_reg[0]\ : out STD_LOGIC;
    GTHE4_CPLLLOCK_IN : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_fail_store_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_CPLLLOCK_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_37 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_37;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_37 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_out_reg_n_0 : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
USER_CPLLLOCK_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(0),
      I1 => i_in_out_reg_n_0,
      I2 => AS(0),
      I3 => Q(5),
      I4 => USER_CPLLLOCK_OUT_reg,
      O => \cpll_cal_state_reg[0]\
    );
cal_fail_store_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => cal_fail_store_reg,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => i_in_out_reg_n_0,
      I5 => Q(4),
      O => \cpll_cal_state_reg[22]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => GTHE4_CPLLLOCK_IN,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => i_in_out_reg_n_0,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_38 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_38;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_38 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txoutclksel_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\,
      I2 => user_txoutclksel_sync(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_39 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_39;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_39 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txoutclksel_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(1),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_txoutclksel_sync(1),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_40 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_40;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_40 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txoutclksel_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(2),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\,
      I2 => user_txoutclksel_sync(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_41 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \cpll_cal_state_reg[14]\ : out STD_LOGIC;
    GTHE4_TXPRGDIVRESETDONE_IN : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cpll_cal_state_reg[20]\ : in STD_LOGIC;
    \cpll_cal_state_reg[20]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \cpll_cal_state_reg[20]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[20]_2\ : in STD_LOGIC;
    \cpll_cal_state_reg[19]\ : in STD_LOGIC;
    \cpll_cal_state_reg[19]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[29]\ : in STD_LOGIC;
    \cpll_cal_state_reg[29]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[30]\ : in STD_LOGIC;
    \cpll_cal_state_reg[30]_0\ : in STD_LOGIC;
    freq_counter_rst_reg : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_41 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_41;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_41 is
  signal \cpll_cal_state[20]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[31]_i_3_n_0\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
\cpll_cal_state[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080A08000800"
    )
        port map (
      I0 => \cpll_cal_state_reg[19]\,
      I1 => \cpll_cal_state_reg[19]_0\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \^i_in_out_reg_0\,
      I5 => Q(4),
      O => D(0)
    );
\cpll_cal_state[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222A22"
    )
        port map (
      I0 => \cpll_cal_state_reg[20]\,
      I1 => \cpll_cal_state[20]_i_3_n_0\,
      I2 => \cpll_cal_state_reg[20]_0\,
      I3 => Q(5),
      I4 => \cpll_cal_state_reg[20]_1\,
      I5 => \cpll_cal_state_reg[20]_2\,
      O => D(1)
    );
\cpll_cal_state[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(4),
      I3 => \^i_in_out_reg_0\,
      O => \cpll_cal_state[20]_i_3_n_0\
    );
\cpll_cal_state[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222002000000020"
    )
        port map (
      I0 => \cpll_cal_state_reg[29]\,
      I1 => \cpll_cal_state_reg[29]_0\,
      I2 => Q(9),
      I3 => \^i_in_out_reg_0\,
      I4 => Q(8),
      I5 => \cpll_cal_state_reg[19]_0\,
      O => D(2)
    );
\cpll_cal_state[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080AA8000"
    )
        port map (
      I0 => \cpll_cal_state_reg[29]\,
      I1 => \^i_in_out_reg_0\,
      I2 => \cpll_cal_state_reg[30]\,
      I3 => Q(9),
      I4 => Q(10),
      I5 => \cpll_cal_state_reg[30]_0\,
      O => D(3)
    );
\cpll_cal_state[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \cpll_cal_state_reg[29]\,
      I1 => \cpll_cal_state[31]_i_3_n_0\,
      I2 => Q(8),
      I3 => Q(6),
      I4 => Q(7),
      O => D(4)
    );
\cpll_cal_state[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \cpll_cal_state_reg[30]\,
      I1 => \^i_in_out_reg_0\,
      I2 => Q(9),
      I3 => Q(10),
      I4 => Q(11),
      O => \cpll_cal_state[31]_i_3_n_0\
    );
freq_counter_rst_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0D0FF"
    )
        port map (
      I0 => freq_counter_rst_reg,
      I1 => freq_counter_rst_reg_0,
      I2 => Q(0),
      I3 => \cpll_cal_state[20]_i_3_n_0\,
      I4 => Q(1),
      O => \cpll_cal_state_reg[14]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => GTHE4_TXPRGDIVRESETDONE_IN,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_42 is
  port (
    txprogdivreset_int_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_int : in STD_LOGIC;
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_42 : entity is "gtwizard_ultrascale_v1_7_7_bit_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_42;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_42 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txprogdivreset_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txprogdivreset_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txprogdivreset_int,
      I1 => \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\,
      I2 => user_txprogdivreset_sync,
      O => txprogdivreset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gte4_drp_arb is
  port (
    GTHE4_CHANNEL_DRPEN_OUT : out STD_LOGIC;
    GTHE4_CHANNEL_DRPWE_OUT : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    \drp_state_reg[5]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \drp_state_reg[2]_0\ : out STD_LOGIC;
    \drp_state_reg[0]_0\ : out STD_LOGIC;
    \drp_state_reg[4]_0\ : out STD_LOGIC;
    \gt0_drpaddr[6]\ : out STD_LOGIC;
    \DO_USR_O_reg[47]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cal_on_tx_drdy : out STD_LOGIC;
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DADDR_O_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DI_O_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    done_reg_1 : in STD_LOGIC;
    cal_on_tx_drpwe_out : in STD_LOGIC;
    \addr_i_reg[27]_0\ : in STD_LOGIC;
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \addr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_i_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \addr_i_reg[27]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \addr_i_reg[7]_0\ : in STD_LOGIC;
    \addr_i_reg[6]_0\ : in STD_LOGIC;
    \addr_i_reg[5]_0\ : in STD_LOGIC;
    \addr_i_reg[3]_0\ : in STD_LOGIC;
    \addr_i_reg[0]_0\ : in STD_LOGIC;
    \data_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \data_i_reg[15]_0\ : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gte4_drp_arb;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gte4_drp_arb is
  signal B : STD_LOGIC_VECTOR ( 1 to 1 );
  signal CEB2 : STD_LOGIC;
  signal \DADDR_O[9]_i_1_n_0\ : STD_LOGIC;
  signal DEN_O_i_1_n_0 : STD_LOGIC;
  signal DEN_O_i_2_n_0 : STD_LOGIC;
  signal \DI_O[15]_i_1_n_0\ : STD_LOGIC;
  signal DO_USR_O0 : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal \DRDY_USR_O[0]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \arb_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^cal_on_tx_drdy\ : STD_LOGIC;
  signal daddr : STD_LOGIC;
  signal daddr0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \daddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[9]\ : STD_LOGIC;
  signal data_i : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \di[0]_i_1_n_0\ : STD_LOGIC;
  signal \di[10]_i_1_n_0\ : STD_LOGIC;
  signal \di[11]_i_1_n_0\ : STD_LOGIC;
  signal \di[12]_i_1_n_0\ : STD_LOGIC;
  signal \di[13]_i_1_n_0\ : STD_LOGIC;
  signal \di[14]_i_1_n_0\ : STD_LOGIC;
  signal \di[15]_i_1_n_0\ : STD_LOGIC;
  signal \di[1]_i_1_n_0\ : STD_LOGIC;
  signal \di[2]_i_1_n_0\ : STD_LOGIC;
  signal \di[3]_i_1_n_0\ : STD_LOGIC;
  signal \di[4]_i_1_n_0\ : STD_LOGIC;
  signal \di[5]_i_1_n_0\ : STD_LOGIC;
  signal \di[6]_i_1_n_0\ : STD_LOGIC;
  signal \di[7]_i_1_n_0\ : STD_LOGIC;
  signal \di[8]_i_1_n_0\ : STD_LOGIC;
  signal \di[9]_i_1_n_0\ : STD_LOGIC;
  signal do_r : STD_LOGIC;
  signal done_i_5_n_0 : STD_LOGIC;
  signal \^done_reg_0\ : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \drp_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \^drprdy_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \en[0]_i_2_n_0\ : STD_LOGIC;
  signal \en[2]_i_2_n_0\ : STD_LOGIC;
  signal \idx[0]__0_i_2_n_0\ : STD_LOGIC;
  signal \idx_reg[0]__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_reg_n_0 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \timeout_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal we : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \we[0]_i_1_n_0\ : STD_LOGIC;
  signal \we[2]_i_1_n_0\ : STD_LOGIC;
  signal \we_reg_n_0_[0]\ : STD_LOGIC;
  signal \we_reg_n_0_[2]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal wr_i_2_n_0 : STD_LOGIC;
  signal wr_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of DEN_O_i_2 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \DRDY_USR_O[2]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \arb_state[3]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \daddr[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \daddr[1]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \daddr[6]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \daddr[8]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \daddr[9]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \di[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \di[15]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \di[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \drp_state[0]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[2]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \drp_state[4]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \drp_state[6]_i_2__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \drp_state[6]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \en[0]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \en[2]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \idx[0]__0_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \idx[1]__0_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \timeout_cntr[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \timeout_cntr[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \timeout_cntr[5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timeout_cntr[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \we[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \we[2]_i_1\ : label is "soft_lutpair47";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  cal_on_tx_drdy <= \^cal_on_tx_drdy\;
  done_reg_0 <= \^done_reg_0\;
  drprdy_out(0) <= \^drprdy_out\(0);
\DADDR_O[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000104"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \^q\(0),
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \^q\(1),
      I5 => \drp_state_reg_n_0_[5]\,
      O => \DADDR_O[9]_i_1_n_0\
    );
\DADDR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[0]\,
      Q => \DADDR_O_reg[9]_0\(0),
      R => drprst_in_sync
    );
\DADDR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[1]\,
      Q => \DADDR_O_reg[9]_0\(1),
      R => drprst_in_sync
    );
\DADDR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[2]\,
      Q => \DADDR_O_reg[9]_0\(2),
      R => drprst_in_sync
    );
\DADDR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[3]\,
      Q => \DADDR_O_reg[9]_0\(3),
      R => drprst_in_sync
    );
\DADDR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[4]\,
      Q => \DADDR_O_reg[9]_0\(4),
      R => drprst_in_sync
    );
\DADDR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[5]\,
      Q => \DADDR_O_reg[9]_0\(5),
      R => drprst_in_sync
    );
\DADDR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[6]\,
      Q => \DADDR_O_reg[9]_0\(6),
      R => drprst_in_sync
    );
\DADDR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[7]\,
      Q => \DADDR_O_reg[9]_0\(7),
      R => drprst_in_sync
    );
\DADDR_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[8]\,
      Q => \DADDR_O_reg[9]_0\(8),
      R => drprst_in_sync
    );
\DADDR_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[9]\,
      Q => \DADDR_O_reg[9]_0\(9),
      R => drprst_in_sync
    );
DEN_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^q\(0),
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \^q\(1),
      I5 => \drp_state_reg_n_0_[0]\,
      O => DEN_O_i_1_n_0
    );
DEN_O_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_2_n_0
    );
DEN_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => DEN_O_i_2_n_0,
      Q => GTHE4_CHANNEL_DRPEN_OUT,
      R => drprst_in_sync
    );
\DI_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \^q\(1),
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \^q\(0),
      I5 => \drp_state_reg_n_0_[2]\,
      O => \DI_O[15]_i_1_n_0\
    );
\DI_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(0),
      Q => \DI_O_reg[15]_0\(0),
      R => drprst_in_sync
    );
\DI_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(10),
      Q => \DI_O_reg[15]_0\(10),
      R => drprst_in_sync
    );
\DI_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(11),
      Q => \DI_O_reg[15]_0\(11),
      R => drprst_in_sync
    );
\DI_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(12),
      Q => \DI_O_reg[15]_0\(12),
      R => drprst_in_sync
    );
\DI_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(13),
      Q => \DI_O_reg[15]_0\(13),
      R => drprst_in_sync
    );
\DI_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(14),
      Q => \DI_O_reg[15]_0\(14),
      R => drprst_in_sync
    );
\DI_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(15),
      Q => \DI_O_reg[15]_0\(15),
      R => drprst_in_sync
    );
\DI_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(1),
      Q => \DI_O_reg[15]_0\(1),
      R => drprst_in_sync
    );
\DI_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(2),
      Q => \DI_O_reg[15]_0\(2),
      R => drprst_in_sync
    );
\DI_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(3),
      Q => \DI_O_reg[15]_0\(3),
      R => drprst_in_sync
    );
\DI_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(4),
      Q => \DI_O_reg[15]_0\(4),
      R => drprst_in_sync
    );
\DI_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(5),
      Q => \DI_O_reg[15]_0\(5),
      R => drprst_in_sync
    );
\DI_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(6),
      Q => \DI_O_reg[15]_0\(6),
      R => drprst_in_sync
    );
\DI_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(7),
      Q => \DI_O_reg[15]_0\(7),
      R => drprst_in_sync
    );
\DI_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(8),
      Q => \DI_O_reg[15]_0\(8),
      R => drprst_in_sync
    );
\DI_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(9),
      Q => \DI_O_reg[15]_0\(9),
      R => drprst_in_sync
    );
\DO_USR_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \arb_state_reg_n_0_[3]\,
      I1 => \arb_state_reg_n_0_[2]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \idx_reg[0]__0_n_0\,
      I5 => \idx_reg[1]__0_n_0\,
      O => p_0_in(15)
    );
\DO_USR_O[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[3]\,
      I1 => \arb_state_reg_n_0_[2]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \idx_reg[1]__0_n_0\,
      I5 => \idx_reg[0]__0_n_0\,
      O => p_0_in(47)
    );
\DO_USR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(32),
      Q => \DO_USR_O_reg[47]_0\(0),
      R => drprst_in_sync
    );
\DO_USR_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(42),
      Q => \DO_USR_O_reg[47]_0\(10),
      R => drprst_in_sync
    );
\DO_USR_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(43),
      Q => \DO_USR_O_reg[47]_0\(11),
      R => drprst_in_sync
    );
\DO_USR_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(44),
      Q => \DO_USR_O_reg[47]_0\(12),
      R => drprst_in_sync
    );
\DO_USR_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(45),
      Q => \DO_USR_O_reg[47]_0\(13),
      R => drprst_in_sync
    );
\DO_USR_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(46),
      Q => \DO_USR_O_reg[47]_0\(14),
      R => drprst_in_sync
    );
\DO_USR_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(47),
      Q => \DO_USR_O_reg[47]_0\(15),
      R => drprst_in_sync
    );
\DO_USR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(33),
      Q => \DO_USR_O_reg[47]_0\(1),
      R => drprst_in_sync
    );
\DO_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(34),
      Q => \DO_USR_O_reg[47]_0\(2),
      R => drprst_in_sync
    );
\DO_USR_O_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(32),
      Q => \DO_USR_O_reg[47]_0\(16),
      R => drprst_in_sync
    );
\DO_USR_O_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(33),
      Q => \DO_USR_O_reg[47]_0\(17),
      R => drprst_in_sync
    );
\DO_USR_O_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(34),
      Q => \DO_USR_O_reg[47]_0\(18),
      R => drprst_in_sync
    );
\DO_USR_O_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(35),
      Q => \DO_USR_O_reg[47]_0\(19),
      R => drprst_in_sync
    );
\DO_USR_O_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(36),
      Q => \DO_USR_O_reg[47]_0\(20),
      R => drprst_in_sync
    );
\DO_USR_O_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(37),
      Q => \DO_USR_O_reg[47]_0\(21),
      R => drprst_in_sync
    );
\DO_USR_O_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(38),
      Q => \DO_USR_O_reg[47]_0\(22),
      R => drprst_in_sync
    );
\DO_USR_O_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(39),
      Q => \DO_USR_O_reg[47]_0\(23),
      R => drprst_in_sync
    );
\DO_USR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(35),
      Q => \DO_USR_O_reg[47]_0\(3),
      R => drprst_in_sync
    );
\DO_USR_O_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(40),
      Q => \DO_USR_O_reg[47]_0\(24),
      R => drprst_in_sync
    );
\DO_USR_O_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(41),
      Q => \DO_USR_O_reg[47]_0\(25),
      R => drprst_in_sync
    );
\DO_USR_O_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(42),
      Q => \DO_USR_O_reg[47]_0\(26),
      R => drprst_in_sync
    );
\DO_USR_O_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(43),
      Q => \DO_USR_O_reg[47]_0\(27),
      R => drprst_in_sync
    );
\DO_USR_O_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(44),
      Q => \DO_USR_O_reg[47]_0\(28),
      R => drprst_in_sync
    );
\DO_USR_O_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(45),
      Q => \DO_USR_O_reg[47]_0\(29),
      R => drprst_in_sync
    );
\DO_USR_O_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(46),
      Q => \DO_USR_O_reg[47]_0\(30),
      R => drprst_in_sync
    );
\DO_USR_O_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(47),
      Q => \DO_USR_O_reg[47]_0\(31),
      R => drprst_in_sync
    );
\DO_USR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(36),
      Q => \DO_USR_O_reg[47]_0\(4),
      R => drprst_in_sync
    );
\DO_USR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(37),
      Q => \DO_USR_O_reg[47]_0\(5),
      R => drprst_in_sync
    );
\DO_USR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(38),
      Q => \DO_USR_O_reg[47]_0\(6),
      R => drprst_in_sync
    );
\DO_USR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(39),
      Q => \DO_USR_O_reg[47]_0\(7),
      R => drprst_in_sync
    );
\DO_USR_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(40),
      Q => \DO_USR_O_reg[47]_0\(8),
      R => drprst_in_sync
    );
\DO_USR_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(41),
      Q => \DO_USR_O_reg[47]_0\(9),
      R => drprst_in_sync
    );
\DRDY_USR_O[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00020000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \idx[0]__0_i_2_n_0\,
      I5 => \^drprdy_out\(0),
      O => \DRDY_USR_O[0]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000002"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \DRDY_USR_O[2]_i_2_n_0\,
      I5 => \^cal_on_tx_drdy\,
      O => \DRDY_USR_O[2]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg[0]__0_n_0\,
      I1 => \idx_reg[1]__0_n_0\,
      O => \DRDY_USR_O[2]_i_2_n_0\
    );
\DRDY_USR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[0]_i_1_n_0\,
      Q => \^drprdy_out\(0),
      R => drprst_in_sync
    );
\DRDY_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[2]_i_1_n_0\,
      Q => \^cal_on_tx_drdy\,
      R => drprst_in_sync
    );
DWE_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => \drp_state_reg_n_0_[4]\,
      Q => GTHE4_CHANNEL_DRPWE_OUT,
      R => drprst_in_sync
    );
\addr_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => drpaddr_in(3),
      I1 => drpaddr_in(1),
      I2 => drpaddr_in(4),
      I3 => drpaddr_in(0),
      I4 => drpaddr_in(6),
      I5 => drpaddr_in(5),
      O => \gt0_drpaddr[6]\
    );
\addr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[0]_0\,
      Q => addr_i(0),
      R => drprst_in_sync
    );
\addr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[2]_0\(0),
      D => \addr_i_reg[2]_1\(0),
      Q => addr_i(1),
      R => '0'
    );
\addr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \addr_i_reg[27]_1\(0),
      Q => addr_i(21),
      R => drprst_in_sync
    );
\addr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \addr_i_reg[27]_1\(1),
      Q => addr_i(22),
      R => drprst_in_sync
    );
\addr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \addr_i_reg[27]_1\(2),
      Q => addr_i(23),
      R => drprst_in_sync
    );
\addr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \addr_i_reg[27]_1\(3),
      Q => addr_i(24),
      R => drprst_in_sync
    );
\addr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \addr_i_reg[27]_1\(4),
      Q => addr_i(25),
      R => drprst_in_sync
    );
\addr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \addr_i_reg[27]_1\(5),
      Q => addr_i(26),
      R => drprst_in_sync
    );
\addr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \addr_i_reg[27]_1\(6),
      Q => addr_i(27),
      R => drprst_in_sync
    );
\addr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[2]_0\(0),
      D => \addr_i_reg[2]_1\(1),
      Q => addr_i(2),
      R => '0'
    );
\addr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[3]_0\,
      Q => addr_i(3),
      R => drprst_in_sync
    );
\addr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(2),
      Q => addr_i(4),
      R => drprst_in_sync
    );
\addr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[5]_0\,
      Q => addr_i(5),
      R => drprst_in_sync
    );
\addr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[6]_0\,
      Q => addr_i(6),
      R => drprst_in_sync
    );
\addr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[7]_0\,
      Q => addr_i(7),
      R => drprst_in_sync
    );
\addr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(5),
      Q => addr_i(8),
      R => drprst_in_sync
    );
\addr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(6),
      Q => addr_i(9),
      R => drprst_in_sync
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEB"
    )
        port map (
      I0 => \arb_state_reg_n_0_[3]\,
      I1 => \arb_state_reg_n_0_[2]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[0]\,
      O => arb_state(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005000000020002"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \^done_reg_0\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state[3]_i_2_n_0\,
      I5 => \arb_state_reg_n_0_[0]\,
      O => arb_state(1)
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^done_reg_0\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[0]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state_reg_n_0_[2]\,
      O => arb_state(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020102"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[3]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \arb_state[3]_i_2_n_0\,
      O => arb_state(3)
    );
\arb_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => en(2),
      I1 => \idx_reg[1]__0_n_0\,
      I2 => en(0),
      I3 => \idx_reg[0]__0_n_0\,
      O => \arb_state[3]_i_2_n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(0),
      Q => \arb_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(1),
      Q => \arb_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(2),
      Q => \arb_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(3),
      Q => \arb_state_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(26),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(0),
      O => daddr0(0)
    );
\daddr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(21),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(1),
      O => daddr0(1)
    );
\daddr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(22),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(2),
      O => daddr0(2)
    );
\daddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(23),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(3),
      O => daddr0(3)
    );
\daddr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(24),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(4),
      O => daddr0(4)
    );
\daddr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(25),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(5),
      O => daddr0(5)
    );
\daddr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(26),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(6),
      O => daddr0(6)
    );
\daddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(27),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(7),
      O => daddr0(7)
    );
\daddr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addr_i(8),
      I1 => \idx_reg[1]__0_n_0\,
      I2 => \idx_reg[0]__0_n_0\,
      O => daddr0(8)
    );
\daddr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \arb_state[3]_i_2_n_0\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[1]\,
      I4 => \arb_state_reg_n_0_[0]\,
      O => daddr
    );
\daddr[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addr_i(9),
      I1 => \idx_reg[1]__0_n_0\,
      I2 => \idx_reg[0]__0_n_0\,
      O => daddr0(9)
    );
\daddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(0),
      Q => \daddr_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(1),
      Q => \daddr_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(2),
      Q => \daddr_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(3),
      Q => \daddr_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(4),
      Q => \daddr_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(5),
      Q => \daddr_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(6),
      Q => \daddr_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(7),
      Q => \daddr_reg_n_0_[7]\,
      R => drprst_in_sync
    );
\daddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(8),
      Q => \daddr_reg_n_0_[8]\,
      R => drprst_in_sync
    );
\daddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(9),
      Q => \daddr_reg_n_0_[9]\,
      R => drprst_in_sync
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(0),
      Q => data_i(0),
      R => drprst_in_sync
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(10),
      Q => data_i(10),
      R => drprst_in_sync
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(11),
      Q => data_i(11),
      R => drprst_in_sync
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(12),
      Q => data_i(12),
      R => drprst_in_sync
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(13),
      Q => data_i(13),
      R => drprst_in_sync
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(14),
      Q => data_i(14),
      R => drprst_in_sync
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \data_i_reg[15]_0\,
      Q => data_i(15),
      R => drprst_in_sync
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(1),
      Q => data_i(1),
      R => drprst_in_sync
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(2),
      Q => data_i(2),
      R => drprst_in_sync
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(0),
      Q => data_i(32),
      R => drprst_in_sync
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(1),
      Q => data_i(33),
      R => drprst_in_sync
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(2),
      Q => data_i(34),
      R => drprst_in_sync
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(3),
      Q => data_i(35),
      R => drprst_in_sync
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(4),
      Q => data_i(36),
      R => drprst_in_sync
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(5),
      Q => data_i(37),
      R => drprst_in_sync
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(6),
      Q => data_i(38),
      R => drprst_in_sync
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(7),
      Q => data_i(39),
      R => drprst_in_sync
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(3),
      Q => data_i(3),
      R => drprst_in_sync
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(8),
      Q => data_i(40),
      R => drprst_in_sync
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(9),
      Q => data_i(41),
      R => drprst_in_sync
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(10),
      Q => data_i(42),
      R => drprst_in_sync
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(11),
      Q => data_i(43),
      R => drprst_in_sync
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(12),
      Q => data_i(44),
      R => drprst_in_sync
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(13),
      Q => data_i(45),
      R => drprst_in_sync
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(14),
      Q => data_i(46),
      R => drprst_in_sync
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(15),
      Q => data_i(47),
      R => drprst_in_sync
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(4),
      Q => data_i(4),
      R => drprst_in_sync
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(5),
      Q => data_i(5),
      R => drprst_in_sync
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(6),
      Q => data_i(6),
      R => drprst_in_sync
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(7),
      Q => data_i(7),
      R => drprst_in_sync
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(8),
      Q => data_i(8),
      R => drprst_in_sync
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(9),
      Q => data_i(9),
      R => drprst_in_sync
    );
\di[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(32),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(0),
      O => \di[0]_i_1_n_0\
    );
\di[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(42),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(10),
      O => \di[10]_i_1_n_0\
    );
\di[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(43),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(11),
      O => \di[11]_i_1_n_0\
    );
\di[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(44),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(12),
      O => \di[12]_i_1_n_0\
    );
\di[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(45),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(13),
      O => \di[13]_i_1_n_0\
    );
\di[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(46),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(14),
      O => \di[14]_i_1_n_0\
    );
\di[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(47),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(15),
      O => \di[15]_i_1_n_0\
    );
\di[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(33),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(1),
      O => \di[1]_i_1_n_0\
    );
\di[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(34),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(2),
      O => \di[2]_i_1_n_0\
    );
\di[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(35),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(3),
      O => \di[3]_i_1_n_0\
    );
\di[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(36),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(4),
      O => \di[4]_i_1_n_0\
    );
\di[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(37),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(5),
      O => \di[5]_i_1_n_0\
    );
\di[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(38),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(6),
      O => \di[6]_i_1_n_0\
    );
\di[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(39),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(7),
      O => \di[7]_i_1_n_0\
    );
\di[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(40),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(8),
      O => \di[8]_i_1_n_0\
    );
\di[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(41),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(9),
      O => \di[9]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[0]_i_1_n_0\,
      Q => di(0),
      R => drprst_in_sync
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[10]_i_1_n_0\,
      Q => di(10),
      R => drprst_in_sync
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[11]_i_1_n_0\,
      Q => di(11),
      R => drprst_in_sync
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[12]_i_1_n_0\,
      Q => di(12),
      R => drprst_in_sync
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[13]_i_1_n_0\,
      Q => di(13),
      R => drprst_in_sync
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[14]_i_1_n_0\,
      Q => di(14),
      R => drprst_in_sync
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[15]_i_1_n_0\,
      Q => di(15),
      R => drprst_in_sync
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[1]_i_1_n_0\,
      Q => di(1),
      R => drprst_in_sync
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[2]_i_1_n_0\,
      Q => di(2),
      R => drprst_in_sync
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[3]_i_1_n_0\,
      Q => di(3),
      R => drprst_in_sync
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[4]_i_1_n_0\,
      Q => di(4),
      R => drprst_in_sync
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[5]_i_1_n_0\,
      Q => di(5),
      R => drprst_in_sync
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[6]_i_1_n_0\,
      Q => di(6),
      R => drprst_in_sync
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[7]_i_1_n_0\,
      Q => di(7),
      R => drprst_in_sync
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[8]_i_1_n_0\,
      Q => di(8),
      R => drprst_in_sync
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[9]_i_1_n_0\,
      Q => di(9),
      R => drprst_in_sync
    );
\do_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(0),
      Q => DO_USR_O0(32),
      R => drprst_in_sync
    );
\do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(10),
      Q => DO_USR_O0(42),
      R => drprst_in_sync
    );
\do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(11),
      Q => DO_USR_O0(43),
      R => drprst_in_sync
    );
\do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(12),
      Q => DO_USR_O0(44),
      R => drprst_in_sync
    );
\do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(13),
      Q => DO_USR_O0(45),
      R => drprst_in_sync
    );
\do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(14),
      Q => DO_USR_O0(46),
      R => drprst_in_sync
    );
\do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(15),
      Q => DO_USR_O0(47),
      R => drprst_in_sync
    );
\do_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(1),
      Q => DO_USR_O0(33),
      R => drprst_in_sync
    );
\do_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(2),
      Q => DO_USR_O0(34),
      R => drprst_in_sync
    );
\do_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(3),
      Q => DO_USR_O0(35),
      R => drprst_in_sync
    );
\do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(4),
      Q => DO_USR_O0(36),
      R => drprst_in_sync
    );
\do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(5),
      Q => DO_USR_O0(37),
      R => drprst_in_sync
    );
\do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(6),
      Q => DO_USR_O0(38),
      R => drprst_in_sync
    );
\do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(7),
      Q => DO_USR_O0(39),
      R => drprst_in_sync
    );
\do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(8),
      Q => DO_USR_O0(40),
      R => drprst_in_sync
    );
\do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(9),
      Q => DO_USR_O0(41),
      R => drprst_in_sync
    );
done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABBBBB"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \gen_gtwizard_gthe4.drprdy_int\,
      I2 => \timeout_cntr_reg_n_0_[6]\,
      I3 => \timeout_cntr[7]_i_4_n_0\,
      I4 => \timeout_cntr_reg_n_0_[7]\,
      O => \drp_state_reg[4]_0\
    );
done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000334"
    )
        port map (
      I0 => \drp_state[6]_i_2__0_n_0\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \^q\(1),
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \drp_state[6]_i_3_n_0\,
      O => \drp_state_reg[5]_0\
    );
done_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state[4]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state[6]_i_2__0_n_0\,
      I4 => done_i_5_n_0,
      O => \drp_state_reg[0]_0\
    );
done_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \drp_state_reg_n_0_[0]\,
      I5 => \^q\(1),
      O => done_i_5_n_0
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => done_reg_1,
      Q => \^done_reg_0\,
      R => drprst_in_sync
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCFCC5"
    )
        port map (
      I0 => \drp_state[0]_i_2_n_0\,
      I1 => \drp_state[6]_i_3_n_0\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \^q\(1),
      O => drp_state(0)
    );
\drp_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5A58"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => wr_reg_n_0,
      I2 => \^q\(0),
      I3 => rd_reg_n_0,
      O => \drp_state[0]_i_2_n_0\
    );
\drp_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \drp_state[2]_i_2_n_0\,
      I3 => rd_reg_n_0,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \drp_state_reg_n_0_[0]\,
      O => drp_state(1)
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000080008"
    )
        port map (
      I0 => \drp_state[2]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \drp_state[6]_i_2__0_n_0\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => drp_state(2)
    );
\drp_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[4]\,
      O => \drp_state[2]_i_2_n_0\
    );
\drp_state[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => rd_reg_n_0,
      I4 => wr_reg_n_0,
      O => drp_state(4)
    );
\drp_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \drp_state[4]_i_2_n_0\
    );
\drp_state[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002C"
    )
        port map (
      I0 => \drp_state[6]_i_2__0_n_0\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state[5]_i_2__0_n_0\,
      I4 => \^q\(0),
      I5 => \drp_state_reg_n_0_[2]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \^q\(1),
      O => \drp_state[5]_i_2__0_n_0\
    );
\drp_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \drp_state[6]_i_2__0_n_0\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \^q\(1),
      I3 => \drp_state[6]_i_3_n_0\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => do_r
    );
\drp_state[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[7]\,
      I1 => \timeout_cntr[7]_i_4_n_0\,
      I2 => \timeout_cntr_reg_n_0_[6]\,
      I3 => \gen_gtwizard_gthe4.drprdy_int\,
      O => \drp_state[6]_i_2__0_n_0\
    );
\drp_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \^q\(0),
      O => \drp_state[6]_i_3_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      Q => \drp_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(1),
      Q => \^q\(0),
      R => drprst_in_sync
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(2),
      Q => \drp_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\drp_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(4),
      Q => \drp_state_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\drp_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(5),
      Q => \drp_state_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\drp_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => do_r,
      Q => \^q\(1),
      R => drprst_in_sync
    );
\en[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => drpen_in(0),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \^done_reg_0\,
      O => we(0)
    );
\en[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => drpen_in(0),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \^done_reg_0\,
      O => \en[0]_i_2_n_0\
    );
\en[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \addr_i_reg[27]_0\,
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \^done_reg_0\,
      O => we(2)
    );
\en[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \addr_i_reg[27]_0\,
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \^done_reg_0\,
      O => \en[2]_i_2_n_0\
    );
\en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(0),
      D => \en[0]_i_2_n_0\,
      Q => en(0),
      R => drprst_in_sync
    );
\en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \en[2]_i_2_n_0\,
      Q => en(2),
      R => drprst_in_sync
    );
\idx[0]__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[3]\,
      I3 => \arb_state_reg_n_0_[2]\,
      O => CEB2
    );
\idx[0]__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idx_reg[0]__0_n_0\,
      I1 => \idx_reg[1]__0_n_0\,
      O => \idx[0]__0_i_2_n_0\
    );
\idx[1]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \idx_reg[0]__0_n_0\,
      I1 => \idx_reg[1]__0_n_0\,
      O => B(1)
    );
\idx_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[0]__0_i_2_n_0\,
      Q => \idx_reg[0]__0_n_0\,
      R => drprst_in_sync
    );
\idx_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => B(1),
      Q => \idx_reg[1]__0_n_0\,
      R => drprst_in_sync
    );
rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000BFB0000"
    )
        port map (
      I0 => \idx_reg[0]__0_n_0\,
      I1 => \we_reg_n_0_[0]\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \we_reg_n_0_[2]\,
      I4 => \arb_state[3]_i_2_n_0\,
      I5 => \arb_state_reg_n_0_[1]\,
      O => rd_i_1_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => rd_i_1_n_0,
      Q => rd_reg_n_0,
      R => drprst_in_sync
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[5]\,
      O => timeout_cntr(0)
    );
\timeout_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6660"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[0]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(1)
    );
\timeout_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78787800"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(2)
    );
\timeout_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F807F800000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[2]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[1]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(3)
    );
\timeout_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      I5 => DEN_O_i_2_n_0,
      O => timeout_cntr(4)
    );
\timeout_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => \timeout_cntr[5]_i_2_n_0\,
      I1 => \timeout_cntr_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(5)
    );
\timeout_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      O => \timeout_cntr[5]_i_2_n_0\
    );
\timeout_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(6)
    );
\timeout_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2D2D200"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[6]\,
      I1 => \timeout_cntr[7]_i_4_n_0\,
      I2 => \timeout_cntr_reg_n_0_[7]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(7)
    );
\timeout_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \^q\(1),
      I4 => \drp_state_reg_n_0_[0]\,
      I5 => \^q\(0),
      O => \drp_state_reg[2]_0\
    );
\timeout_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[4]\,
      I1 => \timeout_cntr_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[1]\,
      I4 => \timeout_cntr_reg_n_0_[3]\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => \timeout_cntr[7]_i_4_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(0),
      Q => \timeout_cntr_reg_n_0_[0]\,
      R => '0'
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(1),
      Q => \timeout_cntr_reg_n_0_[1]\,
      R => '0'
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(2),
      Q => \timeout_cntr_reg_n_0_[2]\,
      R => '0'
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(3),
      Q => \timeout_cntr_reg_n_0_[3]\,
      R => '0'
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(4),
      Q => \timeout_cntr_reg_n_0_[4]\,
      R => '0'
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(5),
      Q => \timeout_cntr_reg_n_0_[5]\,
      R => '0'
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(6),
      Q => \timeout_cntr_reg_n_0_[6]\,
      R => '0'
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(7),
      Q => \timeout_cntr_reg_n_0_[7]\,
      R => '0'
    );
\we[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => drpwe_in(0),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \^done_reg_0\,
      O => \we[0]_i_1_n_0\
    );
\we[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => cal_on_tx_drpwe_out,
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \^done_reg_0\,
      O => \we[2]_i_1_n_0\
    );
\we_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(0),
      D => \we[0]_i_1_n_0\,
      Q => \we_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\we_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \we[2]_i_1_n_0\,
      Q => \we_reg_n_0_[2]\,
      R => drprst_in_sync
    );
wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \arb_state_reg_n_0_[0]\,
      I2 => \arb_state_reg_n_0_[3]\,
      I3 => \arb_state_reg_n_0_[2]\,
      O => wr
    );
wr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4040000"
    )
        port map (
      I0 => \idx_reg[0]__0_n_0\,
      I1 => \we_reg_n_0_[0]\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \we_reg_n_0_[2]\,
      I4 => \arb_state[3]_i_2_n_0\,
      I5 => \arb_state_reg_n_0_[1]\,
      O => wr_i_2_n_0
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => wr_i_2_n_0,
      Q => wr_reg_n_0,
      R => drprst_in_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_channel is
  port (
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CPLLLOCK_IN : out STD_LOGIC;
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_TXPRGDIVRESETDONE_IN : out STD_LOGIC;
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    cpllpd_int_reg : out STD_LOGIC;
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_DRPEN_OUT : in STD_LOGIC;
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_DRPWE_OUT : in STD_LOGIC;
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : in STD_LOGIC;
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC;
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_TXPROGDIVRESET_OUT : in STD_LOGIC;
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RXRATE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_in_meta_reg_3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_channel;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_channel is
  signal \^gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  \gen_gtwizard_gthe4.gtpowergood_int\ <= \^gen_gtwizard_gthe4.gtpowergood_int\;
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  lopt_6 <= \xlnx_opt__2\;
  lopt_7 <= \xlnx_opt__3\;
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^txoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => \^lopt_2\,
      CESYNC => \xlnx_opt__2\,
      CLK => \^rxoutclk_out\(0),
      CLR => \^lopt_3\,
      CLRSYNC => \xlnx_opt__3\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_gtwizard_gthe4.gtpowergood_int\,
      O => cpllpd_int_reg
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0000000000",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C3C",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0080",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 2,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00001",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0269",
      RXCDR_CFG2_GEN2 => B"10" & X"69",
      RXCDR_CFG2_GEN3 => X"0269",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"01" & X"2",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0012",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"1300",
      RXPI_CFG1 => B"0000000011111101",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 10,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 1,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"1001",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"1010",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "TRUE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000E",
      TXPH_CFG => X"0323",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 10,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 64,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0201",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "PREPI",
      TX_PROGDIV_CFG => 0.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => bufgtce_out(0),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(2 downto 0),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(8 downto 0),
      BUFGTRESET => bufgtreset_out(0),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(2 downto 0),
      CDRSTEPDIR => cdrstepdir_in(0),
      CDRSTEPSQ => cdrstepsq_in(0),
      CDRSTEPSX => cdrstepsx_in(0),
      CFGRESET => cfgreset_in(0),
      CLKRSVD0 => clkrsvd0_in(0),
      CLKRSVD1 => clkrsvd1_in(0),
      CPLLFBCLKLOST => cpllfbclklost_out(0),
      CPLLFREQLOCK => cpllfreqlock_in(0),
      CPLLLOCK => GTHE4_CPLLLOCK_IN,
      CPLLLOCKDETCLK => cplllockdetclk_in(0),
      CPLLLOCKEN => cplllocken_in(0),
      CPLLPD => i_in_meta_reg,
      CPLLREFCLKLOST => cpllrefclklost_out(0),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(2 downto 0),
      CPLLRESET => i_in_meta_reg_0,
      DMONFIFORESET => dmonfiforeset_in(0),
      DMONITORCLK => dmonitorclk_in(0),
      DMONITOROUT(15 downto 0) => dmonitorout_out(15 downto 0),
      DMONITOROUTCLK => dmonitoroutclk_out(0),
      DRPADDR(9 downto 0) => i_in_meta_reg_3(9 downto 0),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => Q(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => GTHE4_CHANNEL_DRPEN_OUT,
      DRPRDY => \gen_gtwizard_gthe4.drprdy_int\,
      DRPRST => drprst_in(0),
      DRPWE => GTHE4_CHANNEL_DRPWE_OUT,
      EYESCANDATAERROR => eyescandataerror_out(0),
      EYESCANRESET => eyescanreset_in(0),
      EYESCANTRIGGER => eyescantrigger_in(0),
      FREQOS => freqos_in(0),
      GTGREFCLK => gtgrefclk_in(0),
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(0),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(0),
      GTPOWERGOOD => \^gen_gtwizard_gthe4.gtpowergood_int\,
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => gtrefclk1_in(0),
      GTREFCLKMONITOR => gtrefclkmonitor_out(0),
      GTRSVD(15 downto 0) => gtrsvd_in(15 downto 0),
      GTRXRESET => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      GTRXRESETSEL => gtrxresetsel_in(0),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(0),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(0),
      GTTXRESET => \gen_gtwizard_gthe4.gttxreset_int\,
      GTTXRESETSEL => gttxresetsel_in(0),
      INCPCTRL => incpctrl_in(0),
      LOOPBACK(2 downto 0) => loopback_in(2 downto 0),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(0),
      PCIERATEGEN3 => pcierategen3_out(0),
      PCIERATEIDLE => pcierateidle_out(0),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      PCIERSTIDLE => pcierstidle_in(0),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(0),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(0),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(0),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(0),
      PCIEUSERRATEDONE => pcieuserratedone_in(0),
      PCIEUSERRATESTART => pcieuserratestart_out(0),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(15 downto 0),
      PCSRSVDOUT(15 downto 0) => pcsrsvdout_out(15 downto 0),
      PHYSTATUS => phystatus_out(0),
      PINRSRVDAS(15 downto 0) => pinrsrvdas_out(15 downto 0),
      POWERPRESENT => powerpresent_out(0),
      QPLL0CLK => qpll0clk_in(0),
      QPLL0FREQLOCK => qpll0freqlock_in(0),
      QPLL0REFCLK => qpll0refclk_in(0),
      QPLL1CLK => qpll1clk_in(0),
      QPLL1FREQLOCK => qpll1freqlock_in(0),
      QPLL1REFCLK => qpll1refclk_in(0),
      RESETEXCEPTION => resetexception_out(0),
      RESETOVRD => resetovrd_in(0),
      RX8B10BEN => rx8b10ben_in(0),
      RXAFECFOKEN => rxafecfoken_in(0),
      RXBUFRESET => rxbufreset_in(0),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => rxbyteisaligned_out(0),
      RXBYTEREALIGN => rxbyterealign_out(0),
      RXCDRFREQRESET => rxcdrfreqreset_in(0),
      RXCDRHOLD => rxcdrhold_in(0),
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => rxcdrovrden_in(0),
      RXCDRPHDONE => rxcdrphdone_out(0),
      RXCDRRESET => rxcdrreset_in(0),
      RXCHANBONDSEQ => rxchanbondseq_out(0),
      RXCHANISALIGNED => rxchanisaligned_out(0),
      RXCHANREALIGN => rxchanrealign_out(0),
      RXCHBONDEN => rxchbonden_in(0),
      RXCHBONDI(4 downto 0) => rxchbondi_in(4 downto 0),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(2 downto 0),
      RXCHBONDMASTER => rxchbondmaster_in(0),
      RXCHBONDO(4 downto 0) => rxchbondo_out(4 downto 0),
      RXCHBONDSLAVE => rxchbondslave_in(0),
      RXCKCALDONE => rxckcaldone_out(0),
      RXCKCALRESET => rxckcalreset_in(0),
      RXCKCALSTART(6 downto 0) => rxckcalstart_in(6 downto 0),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => rxcominitdet_out(0),
      RXCOMMADET => rxcommadet_out(0),
      RXCOMMADETEN => rxcommadeten_in(0),
      RXCOMSASDET => rxcomsasdet_out(0),
      RXCOMWAKEDET => rxcomwakedet_out(0),
      RXCTRL0(15 downto 0) => rxctrl0_out(15 downto 0),
      RXCTRL1(15 downto 0) => rxctrl1_out(15 downto 0),
      RXCTRL2(7 downto 0) => rxctrl2_out(7 downto 0),
      RXCTRL3(7 downto 0) => rxctrl3_out(7 downto 0),
      RXDATA(127 downto 0) => rxdata_out(127 downto 0),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(1 downto 0),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(1 downto 0),
      RXDFEAGCHOLD => rxdfeagchold_in(0),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(0),
      RXDFECFOKFCNUM(3 downto 0) => rxdfecfokfcnum_in(3 downto 0),
      RXDFECFOKFEN => rxdfecfokfen_in(0),
      RXDFECFOKFPULSE => rxdfecfokfpulse_in(0),
      RXDFECFOKHOLD => rxdfecfokhold_in(0),
      RXDFECFOKOVREN => rxdfecfokovren_in(0),
      RXDFEKHHOLD => rxdfekhhold_in(0),
      RXDFEKHOVRDEN => rxdfekhovrden_in(0),
      RXDFELFHOLD => rxdfelfhold_in(0),
      RXDFELFOVRDEN => rxdfelfovrden_in(0),
      RXDFELPMRESET => rxdfelpmreset_in(0),
      RXDFETAP10HOLD => rxdfetap10hold_in(0),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(0),
      RXDFETAP11HOLD => rxdfetap11hold_in(0),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(0),
      RXDFETAP12HOLD => rxdfetap12hold_in(0),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(0),
      RXDFETAP13HOLD => rxdfetap13hold_in(0),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(0),
      RXDFETAP14HOLD => rxdfetap14hold_in(0),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(0),
      RXDFETAP15HOLD => rxdfetap15hold_in(0),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(0),
      RXDFETAP2HOLD => rxdfetap2hold_in(0),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(0),
      RXDFETAP3HOLD => rxdfetap3hold_in(0),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(0),
      RXDFETAP4HOLD => rxdfetap4hold_in(0),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(0),
      RXDFETAP5HOLD => rxdfetap5hold_in(0),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(0),
      RXDFETAP6HOLD => rxdfetap6hold_in(0),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(0),
      RXDFETAP7HOLD => rxdfetap7hold_in(0),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(0),
      RXDFETAP8HOLD => rxdfetap8hold_in(0),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(0),
      RXDFETAP9HOLD => rxdfetap9hold_in(0),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(0),
      RXDFEUTHOLD => rxdfeuthold_in(0),
      RXDFEUTOVRDEN => rxdfeutovrden_in(0),
      RXDFEVPHOLD => rxdfevphold_in(0),
      RXDFEVPOVRDEN => rxdfevpovrden_in(0),
      RXDFEXYDEN => rxdfexyden_in(0),
      RXDLYBYPASS => rxdlybypass_in(0),
      RXDLYEN => rxdlyen_in(0),
      RXDLYOVRDEN => rxdlyovrden_in(0),
      RXDLYSRESET => rxdlysreset_in(0),
      RXDLYSRESETDONE => rxdlysresetdone_out(0),
      RXELECIDLE => rxelecidle_out(0),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(1 downto 0),
      RXEQTRAINING => rxeqtraining_in(0),
      RXGEARBOXSLIP => rxgearboxslip_in(0),
      RXHEADER(5 downto 0) => rxheader_out(5 downto 0),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(1 downto 0),
      RXLATCLK => rxlatclk_in(0),
      RXLFPSTRESETDET => rxlfpstresetdet_out(0),
      RXLFPSU2LPEXITDET => rxlfpsu2lpexitdet_out(0),
      RXLFPSU3WAKEDET => rxlfpsu3wakedet_out(0),
      RXLPMEN => rxlpmen_in(0),
      RXLPMGCHOLD => rxlpmgchold_in(0),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(0),
      RXLPMHFHOLD => rxlpmhfhold_in(0),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(0),
      RXLPMLFHOLD => rxlpmlfhold_in(0),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(0),
      RXLPMOSHOLD => rxlpmoshold_in(0),
      RXLPMOSOVRDEN => rxlpmosovrden_in(0),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXMONITOROUT(7 downto 0) => rxmonitorout_out(7 downto 0),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(1 downto 0),
      RXOOBRESET => rxoobreset_in(0),
      RXOSCALRESET => rxoscalreset_in(0),
      RXOSHOLD => rxoshold_in(0),
      RXOSINTDONE => rxosintdone_out(0),
      RXOSINTSTARTED => rxosintstarted_out(0),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(0),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(0),
      RXOSOVRDEN => rxosovrden_in(0),
      RXOUTCLK => \^rxoutclk_out\(0),
      RXOUTCLKFABRIC => rxoutclkfabric_out(0),
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(2 downto 0),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(0),
      RXPCSRESET => rxpcsreset_in(0),
      RXPD(1 downto 0) => RXPD(1 downto 0),
      RXPHALIGN => rxphalign_in(0),
      RXPHALIGNDONE => rxphaligndone_out(0),
      RXPHALIGNEN => rxphalignen_in(0),
      RXPHALIGNERR => rxphalignerr_out(0),
      RXPHDLYPD => rxphdlypd_in(0),
      RXPHDLYRESET => rxphdlyreset_in(0),
      RXPHOVRDEN => rxphovrden_in(0),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(1 downto 0),
      RXPMARESET => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      RXPMARESETDONE => rxpmaresetdone_out(0),
      RXPOLARITY => rxpolarity_in(0),
      RXPRBSCNTRESET => rxprbscntreset_in(0),
      RXPRBSERR => rxprbserr_out(0),
      RXPRBSLOCKED => rxprbslocked_out(0),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(3 downto 0),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(0),
      RXPROGDIVRESET => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      RXQPIEN => rxqpien_in(0),
      RXQPISENN => rxqpisenn_out(0),
      RXQPISENP => rxqpisenp_out(0),
      RXRATE(2 downto 0) => RXRATE(2 downto 0),
      RXRATEDONE => rxratedone_out(0),
      RXRATEMODE => i_in_meta_reg_1,
      RXRECCLKOUT => rxrecclkout_out(0),
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => rxslide_in(0),
      RXSLIDERDY => rxsliderdy_out(0),
      RXSLIPDONE => rxslipdone_out(0),
      RXSLIPOUTCLK => rxslipoutclk_in(0),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(0),
      RXSLIPPMA => rxslippma_in(0),
      RXSLIPPMARDY => rxslippmardy_out(0),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(1 downto 0),
      RXSTATUS(2 downto 0) => rxstatus_out(2 downto 0),
      RXSYNCALLIN => rxsyncallin_in(0),
      RXSYNCDONE => rxsyncdone_out(0),
      RXSYNCIN => rxsyncin_in(0),
      RXSYNCMODE => rxsyncmode_in(0),
      RXSYNCOUT => rxsyncout_out(0),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(1 downto 0),
      RXTERMINATION => rxtermination_in(0),
      RXUSERRDY => \gen_gtwizard_gthe4.rxuserrdy_int\,
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk2_in(0),
      RXVALID => rxvalid_out(0),
      SIGVALIDCLK => sigvalidclk_in(0),
      TSTIN(19 downto 0) => tstin_in(19 downto 0),
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      TX8B10BEN => tx8b10ben_in(0),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(1 downto 0),
      TXCOMFINISH => txcomfinish_out(0),
      TXCOMINIT => txcominit_in(0),
      TXCOMSAS => txcomsas_in(0),
      TXCOMWAKE => txcomwake_in(0),
      TXCTRL0(15 downto 0) => txctrl0_in(15 downto 0),
      TXCTRL1(15 downto 0) => txctrl1_in(15 downto 0),
      TXCTRL2(7 downto 0) => txctrl2_in(7 downto 0),
      TXDATA(127 downto 64) => B"0000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      TXDCCDONE => txdccdone_out(0),
      TXDCCFORCESTART => txdccforcestart_in(0),
      TXDCCRESET => txdccreset_in(0),
      TXDEEMPH(1 downto 0) => txdeemph_in(1 downto 0),
      TXDETECTRX => txdetectrx_in(0),
      TXDIFFCTRL(4 downto 0) => txdiffctrl_in(4 downto 0),
      TXDLYBYPASS => txdlybypass_in(0),
      TXDLYEN => txdlyen_in(0),
      TXDLYHOLD => txdlyhold_in(0),
      TXDLYOVRDEN => txdlyovrden_in(0),
      TXDLYSRESET => txdlysreset_in(0),
      TXDLYSRESETDONE => txdlysresetdone_out(0),
      TXDLYUPDOWN => txdlyupdown_in(0),
      TXELECIDLE => txelecidle_in(0),
      TXHEADER(5 downto 0) => txheader_in(5 downto 0),
      TXINHIBIT => txinhibit_in(0),
      TXLATCLK => txlatclk_in(0),
      TXLFPSTRESET => txlfpstreset_in(0),
      TXLFPSU2LPEXIT => txlfpsu2lpexit_in(0),
      TXLFPSU3WAKE => txlfpsu3wake_in(0),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(6 downto 0),
      TXMARGIN(2 downto 0) => txmargin_in(2 downto 0),
      TXMUXDCDEXHOLD => txmuxdcdexhold_in(0),
      TXMUXDCDORWREN => txmuxdcdorwren_in(0),
      TXONESZEROS => txoneszeros_in(0),
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => txoutclkfabric_out(0),
      TXOUTCLKPCS => txoutclkpcs_out(0),
      TXOUTCLKSEL(2 downto 0) => i_in_meta_reg_2(2 downto 0),
      TXPCSRESET => txpcsreset_in(0),
      TXPD(1 downto 0) => txpd_in(1 downto 0),
      TXPDELECIDLEMODE => txpdelecidlemode_in(0),
      TXPHALIGN => txphalign_in(0),
      TXPHALIGNDONE => txphaligndone_out(0),
      TXPHALIGNEN => txphalignen_in(0),
      TXPHDLYPD => txphdlypd_in(0),
      TXPHDLYRESET => txphdlyreset_in(0),
      TXPHDLYTSTCLK => txphdlytstclk_in(0),
      TXPHINIT => txphinit_in(0),
      TXPHINITDONE => txphinitdone_out(0),
      TXPHOVRDEN => txphovrden_in(0),
      TXPIPPMEN => txpippmen_in(0),
      TXPIPPMOVRDEN => txpippmovrden_in(0),
      TXPIPPMPD => txpippmpd_in(0),
      TXPIPPMSEL => txpippmsel_in(0),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(4 downto 0),
      TXPISOPD => txpisopd_in(0),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(1 downto 0),
      TXPMARESET => txpmareset_in(0),
      TXPMARESETDONE => txpmaresetdone_out(0),
      TXPOLARITY => txpolarity_in(0),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(4 downto 0),
      TXPRBSFORCEERR => txprbsforceerr_in(0),
      TXPRBSSEL(3 downto 0) => txprbssel_in(3 downto 0),
      TXPRECURSOR(4 downto 0) => txprecursor_in(4 downto 0),
      TXPRGDIVRESETDONE => GTHE4_TXPRGDIVRESETDONE_IN,
      TXPROGDIVRESET => GTHE4_TXPROGDIVRESET_OUT,
      TXQPIBIASEN => txqpibiasen_in(0),
      TXQPISENN => txqpisenn_out(0),
      TXQPISENP => txqpisenp_out(0),
      TXQPIWEAKPUP => txqpiweakpup_in(0),
      TXRATE(2 downto 0) => txrate_in(2 downto 0),
      TXRATEDONE => txratedone_out(0),
      TXRATEMODE => txratemode_in(0),
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => txsequence_in(6 downto 0),
      TXSWING => txswing_in(0),
      TXSYNCALLIN => txsyncallin_in(0),
      TXSYNCDONE => txsyncdone_out(0),
      TXSYNCIN => txsyncin_in(0),
      TXSYNCMODE => txsyncmode_in(0),
      TXSYNCOUT => txsyncout_out(0),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(1 downto 0),
      TXUSERRDY => \gen_gtwizard_gthe4.txuserrdy_int\,
      TXUSRCLK => txusrclk_in(0),
      TXUSRCLK2 => txusrclk2_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    RXPD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXRATE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_powergood_delay.pwr_on_fsm_reg_0\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : out STD_LOGIC;
    rxoutclkpcs_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\ : in STD_LOGIC;
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_delay_powergood;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_delay_powergood is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "NO";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shift_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "NO";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shift_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "NO";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shift_extract of \gen_powergood_delay.wait_cnt\ : signal is "NO";
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute shift_extract of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "NO";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => rxpmareset_in(0),
      O => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxratemode_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => \gen_powergood_delay.pwr_on_fsm_reg_0\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxpd_in(1),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXPD(1)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxpd_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXPD(0)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => rxrate_in(2),
      O => RXRATE(2)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => rxrate_in(1),
      O => RXRATE(1)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxrate_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXRATE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => \rst_in_out_i_1__0_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer_32 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer_32 : entity is "gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer_32;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer_32 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_all_in(0),
      Q => gtwiz_reset_all_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_26 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_1\ : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    rxprogdivreset_out_reg : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    plllock_rx_sync : in STD_LOGIC;
    gtrxreset_out_reg : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtrxreset_int\ : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_26 : entity is "gtwizard_ultrascale_v1_7_7_reset_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_26;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_26 is
  signal gtrxreset_out_i_2_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gtrxreset_out_i_2 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of pllreset_rx_out_i_1 : label is "soft_lutpair90";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF44884488"
    )
        port map (
      I0 => Q(1),
      I1 => gtrxreset_out_i_2_n_0,
      I2 => plllock_rx_sync,
      I3 => Q(0),
      I4 => gtrxreset_out_reg,
      I5 => \gen_gtwizard_gthe4.gtrxreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_1\
    );
gtrxreset_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gtwiz_reset_rx_any_sync\,
      I1 => Q(2),
      O => gtrxreset_out_i_2_n_0
    );
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0100"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \^gtwiz_reset_rx_any_sync\,
      I3 => Q(0),
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => gtwiz_reset_rx_pll_and_datapath_in(0),
      I3 => rst_in_out_reg_1,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00120012"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => rxprogdivreset_out_reg,
      I5 => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_27 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_27 : entity is "gtwizard_ultrascale_v1_7_7_reset_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_27;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_27 is
  signal rst_in0_1 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => rst_in0_1
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_1,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_1,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_1,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_1,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_28 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_28 : entity is "gtwizard_ultrascale_v1_7_7_reset_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_28;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_28 is
  signal p_0_in : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_pll_and_datapath_in(0),
      O => p_0_in
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => p_0_in,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => p_0_in,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => p_0_in,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => p_0_in,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => p_0_in,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_29 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC;
    plllock_tx_sync : in STD_LOGIC;
    gttxreset_out_reg : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    txuserrdy_out_reg : in STD_LOGIC;
    gtwiz_reset_userclk_tx_active_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_29 : entity is "gtwizard_ultrascale_v1_7_7_reset_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_29;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_29 is
  signal gttxreset_out_i_2_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_any : STD_LOGIC;
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  signal txuserrdy_out_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of pllreset_tx_out_i_1 : label is "soft_lutpair91";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of txuserrdy_out_i_2 : label is "soft_lutpair91";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF44884488"
    )
        port map (
      I0 => Q(1),
      I1 => gttxreset_out_i_2_n_0,
      I2 => plllock_tx_sync,
      I3 => Q(0),
      I4 => gttxreset_out_reg,
      I5 => \gen_gtwizard_gthe4.gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]_0\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gtwiz_reset_tx_any_sync\,
      I1 => Q(2),
      O => gttxreset_out_i_2_n_0
    );
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0100"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \^gtwiz_reset_tx_any_sync\,
      I3 => Q(0),
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
rst_in_meta_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gtwiz_reset_tx_datapath_in(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_in(0),
      I2 => rst_in_out_reg_0,
      O => gtwiz_reset_tx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_any,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync3
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD55DD5588008C00"
    )
        port map (
      I0 => txuserrdy_out_i_2_n_0,
      I1 => txuserrdy_out_reg,
      I2 => Q(0),
      I3 => gtwiz_reset_userclk_tx_active_sync,
      I4 => \^gtwiz_reset_tx_any_sync\,
      I5 => \gen_gtwizard_gthe4.txuserrdy_int\,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
txuserrdy_out_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => Q(2),
      I1 => \^gtwiz_reset_tx_any_sync\,
      I2 => Q(1),
      I3 => Q(0),
      O => txuserrdy_out_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_30 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_30 : entity is "gtwizard_ultrascale_v1_7_7_reset_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_30;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_30 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_31 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_31 : entity is "gtwizard_ultrascale_v1_7_7_reset_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_31;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_31 is
  signal p_1_in_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_tx_pll_and_datapath_in(0),
      O => p_1_in_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => p_1_in_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => p_1_in_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => p_1_in_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => p_1_in_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => p_1_in_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_33 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_33 : entity is "gtwizard_ultrascale_v1_7_7_reset_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_33;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_33 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_35 is
  port (
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_35 : entity is "gtwizard_ultrascale_v1_7_7_reset_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_35;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_35 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_in_meta
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => '1',
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => '1',
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => '1',
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_36 is
  port (
    cal_on_tx_reset_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_36 : entity is "gtwizard_ultrascale_v1_7_7_reset_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_36;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_36 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => RESET_IN,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => RESET_IN,
      Q => cal_on_tx_reset_in_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => RESET_IN,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => RESET_IN,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => RESET_IN,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_43 is
  port (
    rst_in_out : out STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_43 : entity is "gtwizard_ultrascale_v1_7_7_reset_synchronizer";
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_43;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_43 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => '0',
      PRE => \out\,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync3,
      PRE => \out\,
      Q => rst_in_out
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_meta,
      PRE => \out\,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync1,
      PRE => \out\,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync2,
      PRE => \out\,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_builtin_prim is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
end cpu_block_aurora_64b66b_0_1_builtin_prim;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_builtin_prim is
  signal dbiterr_i : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal sbiterr_i : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 8,
      PROG_FULL_THRESH => 450,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbiterr_i,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => dout(63 downto 0),
      DOUTP(7 downto 0) => dout(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => empty,
      FULL => full,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => prog_empty,
      PROGFULL => prog_full,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => rd_en,
      RDERR => underflow,
      RDRSTBUSY => rd_rst_busy,
      REGCE => rd_en,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbiterr_i,
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => wr_en,
      WRERR => overflow,
      WRRSTBUSY => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CLOCK_MODULE is
  port (
    cpllpd_int_reg : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    mmcm_not_locked_out2 : out STD_LOGIC;
    bufg_gt_clr_out : in STD_LOGIC;
    tx_out_clk : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CLOCK_MODULE;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CLOCK_MODULE is
begin
ultrascale_tx_userclk_1: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_tx_userclk
     port map (
      bufg_gt_clr_out => bufg_gt_clr_out,
      cpllpd_int_reg => cpllpd_int_reg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mmcm_not_locked_out => mmcm_not_locked_out,
      mmcm_not_locked_out2 => mmcm_not_locked_out2,
      sync_clk_out => sync_clk_out,
      tx_out_clk => tx_out_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_GLOBAL_LOGIC is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gen_na_idles_i : out STD_LOGIC;
    gen_ch_bond_i : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg : out STD_LOGIC;
    channel_up_tx_if : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    gen_cc_flop_0_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CHANNEL_UP_RX_IF_reg_0 : out STD_LOGIC;
    R0 : out STD_LOGIC;
    gen_ch_bond_int_reg : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_1 : out STD_LOGIC;
    reset_lanes_c : in STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_2 : in STD_LOGIC;
    wait_for_lane_up_r_reg : in STD_LOGIC;
    remote_ready_i : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    TXDATAVALID_IN : in STD_LOGIC;
    hard_err_i : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_pe_data_v_i : in STD_LOGIC;
    rx_pe_data_v_i : in STD_LOGIC;
    \TX_DATA_reg[63]\ : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_GLOBAL_LOGIC;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_GLOBAL_LOGIC is
  signal \^channel_up_tx_if\ : STD_LOGIC;
  signal \^gen_ch_bond_i\ : STD_LOGIC;
begin
  channel_up_tx_if <= \^channel_up_tx_if\;
  gen_ch_bond_i <= \^gen_ch_bond_i\;
channel_bond_gen_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CHANNEL_BOND_GEN
     port map (
      TXDATAVALID_IN => TXDATAVALID_IN,
      data_v_r_reg_0 => CHANNEL_UP_RX_IF_reg_2,
      \free_count_r_reg[4]_0\(0) => CHANNEL_UP_RX_IF_reg_3(0),
      gen_ch_bond_int_reg_0 => \^gen_ch_bond_i\,
      gen_ch_bond_int_reg_1 => \^channel_up_tx_if\
    );
channel_err_detect_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CHANNEL_ERR_DETECT
     port map (
      CHANNEL_HARD_ERR_reg_0 => CHANNEL_UP_RX_IF_reg_2,
      hard_err => hard_err,
      hard_err_i => hard_err_i
    );
channel_init_sm_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CHANNEL_INIT_SM
     port map (
      CHANNEL_UP_RX_IF_reg_0 => CHANNEL_UP_RX_IF_reg,
      CHANNEL_UP_RX_IF_reg_1 => CHANNEL_UP_RX_IF_reg_0,
      CHANNEL_UP_RX_IF_reg_2 => CHANNEL_UP_RX_IF_reg_1,
      CHANNEL_UP_RX_IF_reg_3 => CHANNEL_UP_RX_IF_reg_2,
      CHANNEL_UP_RX_IF_reg_4(0) => CHANNEL_UP_RX_IF_reg_3(0),
      CHANNEL_UP_TX_IF_reg_0 => \^channel_up_tx_if\,
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      R0 => R0,
      RX_IDLE => RX_IDLE,
      SR(0) => SR(0),
      \TX_DATA_reg[63]\ => \^gen_ch_bond_i\,
      \TX_DATA_reg[63]_0\ => \TX_DATA_reg[63]\,
      gen_cc_flop_0_i(1 downto 0) => gen_cc_flop_0_i(1 downto 0),
      gen_cc_i => gen_cc_i,
      gen_ch_bond_int_reg => gen_ch_bond_int_reg,
      remote_ready_i => remote_ready_i,
      reset_lanes_c => reset_lanes_c,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      rx_pe_data_v_i => rx_pe_data_v_i,
      tx_pe_data_v_i => tx_pe_data_v_i,
      wait_for_lane_up_r_reg_0(0) => gen_na_idles_i,
      wait_for_lane_up_r_reg_1 => wait_for_lane_up_r_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_LANE_INIT_SM is
  port (
    lane_up_flop_i_0 : out STD_LOGIC;
    rst_r_reg_0 : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rx_polarity_r_reg_0 : out STD_LOGIC;
    check_polarity_r_reg_0 : out STD_LOGIC;
    reset_lanes_c : out STD_LOGIC;
    in0 : in STD_LOGIC;
    s_level_out_d5_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_LANE_INIT_SM;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_LANE_INIT_SM is
  signal align_r : STD_LOGIC;
  signal align_r_i_2_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal check_polarity_r_i_1_n_0 : STD_LOGIC;
  signal \^check_polarity_r_reg_0\ : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal \counter1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \^lane_up_flop_i_0\ : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal \next_begin_c_inferred__1/i__n_0\ : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal polarity_r : STD_LOGIC;
  signal prev_rx_polarity_r : STD_LOGIC;
  signal prev_rx_polarity_r_i_1_n_0 : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal ready_r_i_4_n_0 : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal rst_r_i_2_n_0 : STD_LOGIC;
  signal \^rst_r_reg_0\ : STD_LOGIC;
  signal rx_polarity_dlyd_i : STD_LOGIC;
  signal \^rx_polarity_r_reg_0\ : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_2 : STD_LOGIC;
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of align_r_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1\ : label is "soft_lutpair2";
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute SOFT_HLUTNM of \next_begin_c_inferred__1/i_\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of rst_r_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of rst_r_i_2 : label is "soft_lutpair0";
begin
  check_polarity_r_reg_0 <= \^check_polarity_r_reg_0\;
  lane_up_flop_i_0 <= \^lane_up_flop_i_0\;
  rst_r_reg_0 <= \^rst_r_reg_0\;
  rx_polarity_r_reg_0 <= \^rx_polarity_r_reg_0\;
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => ready_r,
      Q => enable_err_detect_i,
      R => '0'
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => s_level_out_d5_reg,
      D => polarity_r,
      Q => rx_polarity_dlyd_i,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
align_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0000000A0A"
    )
        port map (
      I0 => align_r_i_2_n_0,
      I1 => ready_r_i_4_n_0,
      I2 => ready_r,
      I3 => rx_lossofsync_i,
      I4 => polarity_r,
      I5 => align_r,
      O => next_align_c
    );
align_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => begin_r,
      I1 => \^rst_r_reg_0\,
      I2 => count_8d_done_r,
      I3 => reset_lanes_i,
      O => align_r_i_2_n_0
    );
align_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => next_align_c,
      Q => align_r,
      R => ready_r_reg0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => ready_r_reg0
    );
check_polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => polarity_r,
      I1 => rx_polarity_dlyd_i,
      I2 => \^check_polarity_r_reg_0\,
      O => check_polarity_r_i_1_n_0
    );
check_polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => check_polarity_r_i_1_n_0,
      Q => \^check_polarity_r_reg_0\,
      R => SR(0)
    );
\counter1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[1]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[2]\,
      I3 => count_8d_done_r,
      O => p_0_in(3)
    );
\counter1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[2]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[1]\,
      O => p_0_in(2)
    );
\counter1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      I1 => \counter1_r_reg_n_0_[2]\,
      O => p_0_in(1)
    );
\counter1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => p_0_in(2),
      Q => \counter1_r_reg_n_0_[1]\,
      R => reset_count_r
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => p_0_in(1),
      Q => \counter1_r_reg_n_0_[2]\,
      R => reset_count_r
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => p_0_in(0),
      Q => \counter1_r_reg_n_0_[3]\,
      S => reset_count_r
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => ready_r,
      Q => \^lane_up_flop_i_0\,
      R => SR(0)
    );
\next_begin_c_inferred__1/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => ready_r,
      I1 => polarity_r,
      I2 => align_r,
      I3 => \^rst_r_reg_0\,
      I4 => begin_r,
      O => \next_begin_c_inferred__1/i__n_0\
    );
polarity_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C04040000"
    )
        port map (
      I0 => rx_polarity_dlyd_i,
      I1 => ready_r_i_4_n_0,
      I2 => ready_r,
      I3 => rx_lossofsync_i,
      I4 => polarity_r,
      I5 => align_r,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r_reg0
    );
prev_rx_polarity_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^rx_polarity_r_reg_0\,
      I1 => polarity_r,
      I2 => \^rst_r_reg_0\,
      I3 => rx_polarity_dlyd_i,
      I4 => prev_rx_polarity_r,
      O => prev_rx_polarity_r_i_1_n_0
    );
prev_rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => prev_rx_polarity_r_i_1_n_0,
      Q => prev_rx_polarity_r,
      R => SR(0)
    );
ready_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^rst_r_reg_0\,
      I1 => reset_lanes_i,
      I2 => begin_r,
      O => ready_r_i_4_n_0
    );
ready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => ready_r_reg0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
reset_lanes_flop_0_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \^lane_up_flop_i_0\,
      I1 => gen_na_idles_i,
      I2 => SR(0),
      O => reset_lanes_c
    );
rst_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14140414"
    )
        port map (
      I0 => rst_r_i_2_n_0,
      I1 => begin_r,
      I2 => \^rst_r_reg_0\,
      I3 => count_8d_done_r,
      I4 => reset_lanes_i,
      O => next_rst_c
    );
rst_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => align_r,
      I1 => ready_r,
      I2 => polarity_r,
      O => rst_r_i_2_n_0
    );
rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => next_rst_c,
      Q => \^rst_r_reg_0\,
      R => ready_r_reg0
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_2,
      Q => \^rx_polarity_r_reg_0\,
      R => '0'
    );
u_cdc_rxlossofsync_in: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync_58
     port map (
      SR(0) => SR(0),
      SYSTEM_RESET_reg => u_cdc_rxlossofsync_in_n_2,
      align_r => align_r,
      begin_r_reg => \next_begin_c_inferred__1/i__n_0\,
      in0 => in0,
      next_begin_c => next_begin_c,
      next_ready_c => next_ready_c,
      polarity_r => polarity_r,
      prev_rx_polarity_r => prev_rx_polarity_r,
      ready_r => ready_r,
      ready_r_reg => ready_r_i_4_n_0,
      reset_lanes_i => reset_lanes_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_polarity_dlyd_i => rx_polarity_dlyd_i,
      rx_polarity_r_reg => \^rx_polarity_r_reg_0\,
      s_level_out_d5_reg_0 => s_level_out_d5_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_RESET_LOGIC is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_r_reg0 : out STD_LOGIC;
    reset_count_r0 : out STD_LOGIC;
    SYSTEM_RESET_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    power_down : in STD_LOGIC;
    sysreset_from_support : in STD_LOGIC;
    stg4_reg : in STD_LOGIC;
    hard_err_i : in STD_LOGIC;
    tx_reset_i : in STD_LOGIC;
    wait_for_lane_up_r_reg : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_RESET_LOGIC;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_RESET_LOGIC is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal fsm_resetdone_sync : STD_LOGIC;
  signal link_reset_sync : STD_LOGIC;
  signal power_down_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ready_r_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of wait_for_lane_up_r_i_1 : label is "soft_lutpair11";
begin
  SR(0) <= \^sr\(0);
SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => link_reset_sync,
      I1 => sysreset_from_support,
      I2 => fsm_resetdone_sync,
      I3 => power_down_sync,
      O => SYSTEM_RESET0_n_0
    );
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg,
      CE => '1',
      D => SYSTEM_RESET0_n_0,
      Q => \^sr\(0),
      R => '0'
    );
ready_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sr\(0),
      I1 => hard_err_i,
      O => ready_r_reg0
    );
reset_count_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sr\(0),
      I1 => tx_reset_i,
      O => reset_count_r0
    );
u_link_rst_sync: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_54
     port map (
      link_reset_out => link_reset_out,
      link_reset_sync => link_reset_sync,
      stg5_reg_0 => stg4_reg
    );
u_pd_sync: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_55
     port map (
      power_down => power_down,
      power_down_sync => power_down_sync,
      stg4_reg_0 => stg4_reg
    );
u_rst_done_sync: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_56
     port map (
      fsm_resetdone_sync => fsm_resetdone_sync,
      in0 => in0,
      stg4_reg_0 => stg4_reg
    );
wait_for_lane_up_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sr\(0),
      I1 => wait_for_lane_up_r_reg,
      O => SYSTEM_RESET_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_RX_STREAM is
  port (
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    RX_SRC_RDY_N_reg_inv : in STD_LOGIC;
    RX_SRC_RDY_N_reg_inv_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_RX_STREAM;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_RX_STREAM is
begin
rx_stream_datapath_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_RX_STREAM_DATAPATH
     port map (
      D(63 downto 0) => D(63 downto 0),
      E(0) => E(0),
      RX_SRC_RDY_N_reg_inv_0 => RX_SRC_RDY_N_reg_inv,
      RX_SRC_RDY_N_reg_inv_1 => RX_SRC_RDY_N_reg_inv_0,
      SR(0) => SR(0),
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tvalid => m_axi_rx_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SUPPORT_RESET_LOGIC is
  port (
    sysreset_from_support : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debounce_gt_rst_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SUPPORT_RESET_LOGIC;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SUPPORT_RESET_LOGIC is
  signal SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal debounce_gt_rst_r : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute async_reg : string;
  attribute async_reg of debounce_gt_rst_r : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of debounce_gt_rst_r : signal is "{no}";
  signal \dly_gt_rst_r_reg[17]_srl18_n_0\ : STD_LOGIC;
  signal gt_rst_r : STD_LOGIC;
  signal gt_rst_r0_n_0 : STD_LOGIC;
  signal reset_debounce_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal u_rst_sync_gt_n_0 : STD_LOGIC;
  signal \NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \debounce_gt_rst_r_reg[0]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[1]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[2]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[3]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[3]\ : label is "{no}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dly_gt_rst_r_reg[17]_srl18\ : label is "inst/\support_reset_logic_i/dly_gt_rst_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \dly_gt_rst_r_reg[17]_srl18\ : label is "inst/\support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18 ";
begin
SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => reset_debounce_r(2),
      I1 => reset_debounce_r(3),
      I2 => reset_debounce_r(0),
      I3 => reset_debounce_r(1),
      O => SYSTEM_RESET0_n_0
    );
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => SYSTEM_RESET0_n_0,
      Q => sysreset_from_support,
      R => '0'
    );
\debounce_gt_rst_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \debounce_gt_rst_r_reg[0]_0\(0),
      Q => debounce_gt_rst_r(0),
      R => '0'
    );
\debounce_gt_rst_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => debounce_gt_rst_r(0),
      Q => debounce_gt_rst_r(1),
      R => '0'
    );
\debounce_gt_rst_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => debounce_gt_rst_r(1),
      Q => debounce_gt_rst_r(2),
      R => '0'
    );
\debounce_gt_rst_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => debounce_gt_rst_r(2),
      Q => debounce_gt_rst_r(3),
      R => '0'
    );
\dly_gt_rst_r_reg[17]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => init_clk,
      D => gt_rst_r,
      Q => \dly_gt_rst_r_reg[17]_srl18_n_0\,
      Q31 => \NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED\
    );
\dly_gt_rst_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \dly_gt_rst_r_reg[17]_srl18_n_0\,
      Q => gt_reset_out,
      R => '0'
    );
gt_rst_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => debounce_gt_rst_r(2),
      I1 => debounce_gt_rst_r(3),
      I2 => debounce_gt_rst_r(0),
      I3 => debounce_gt_rst_r(1),
      O => gt_rst_r0_n_0
    );
gt_rst_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => gt_rst_r0_n_0,
      Q => gt_rst_r,
      R => '0'
    );
\reset_debounce_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => reset_debounce_r(0),
      S => u_rst_sync_gt_n_0
    );
\reset_debounce_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r(0),
      Q => reset_debounce_r(1),
      S => u_rst_sync_gt_n_0
    );
\reset_debounce_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r(1),
      Q => reset_debounce_r(2),
      S => u_rst_sync_gt_n_0
    );
\reset_debounce_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r(2),
      Q => reset_debounce_r(3),
      S => u_rst_sync_gt_n_0
    );
u_rst_sync_gt: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_1
     port map (
      CLK => CLK,
      SS(0) => u_rst_sync_gt_n_0,
      in0 => gt_rst_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SYM_GEN is
  port (
    stg5_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \TX_DATA_reg[44]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    tx_pe_data_v_i : in STD_LOGIC;
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[5]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \TX_DATA_reg[59]_0\ : in STD_LOGIC;
    \TX_DATA_reg[55]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_1\ : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SYM_GEN;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SYM_GEN is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \TX_DATA[62]_i_1_n_0\ : STD_LOGIC;
  signal \^tx_data_reg[63]_0\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \^stg5_reg\ : STD_LOGIC;
  signal tx_data_i : STD_LOGIC_VECTOR ( 58 to 63 );
  signal u_pma_init_data_sync_n_1 : STD_LOGIC;
  signal u_pma_init_data_sync_n_2 : STD_LOGIC;
  signal u_pma_init_data_sync_n_3 : STD_LOGIC;
  signal u_pma_init_data_sync_n_4 : STD_LOGIC;
  signal u_pma_init_data_sync_n_5 : STD_LOGIC;
  signal u_pma_init_data_sync_n_6 : STD_LOGIC;
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \TX_DATA_reg[63]_0\(57 downto 0) <= \^tx_data_reg[63]_0\(57 downto 0);
  stg5_reg <= \^stg5_reg\;
\TX_DATA[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^stg5_reg\,
      I1 => gen_ch_bond_i,
      I2 => gen_cc_i,
      I3 => tx_pe_data_v_i,
      I4 => gen_na_idles_i,
      I5 => \TX_DATA_reg[59]_0\,
      O => \TX_DATA[62]_i_1_n_0\
    );
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(52),
      Q => tx_data_i(63),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(46),
      Q => \^tx_data_reg[63]_0\(4),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(47),
      Q => \^tx_data_reg[63]_0\(5),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(48),
      Q => \^tx_data_reg[63]_0\(6),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(49),
      Q => \^tx_data_reg[63]_0\(7),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(50),
      Q => \^tx_data_reg[63]_0\(8),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(51),
      Q => \^tx_data_reg[63]_0\(9),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(36),
      Q => \^tx_data_reg[63]_0\(10),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(37),
      Q => \^tx_data_reg[63]_0\(11),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(38),
      Q => \^tx_data_reg[63]_0\(12),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(39),
      Q => \^tx_data_reg[63]_0\(13),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(53),
      Q => tx_data_i(62),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(40),
      Q => \^tx_data_reg[63]_0\(14),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(41),
      Q => \^tx_data_reg[63]_0\(15),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(42),
      Q => \^tx_data_reg[63]_0\(16),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(43),
      Q => \^tx_data_reg[63]_0\(17),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(28),
      Q => \^tx_data_reg[63]_0\(18),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(29),
      Q => \^tx_data_reg[63]_0\(19),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(30),
      Q => \^tx_data_reg[63]_0\(20),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(31),
      Q => \^tx_data_reg[63]_0\(21),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(32),
      Q => \^tx_data_reg[63]_0\(22),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(33),
      Q => \^tx_data_reg[63]_0\(23),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(54),
      Q => tx_data_i(61),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(34),
      Q => \^tx_data_reg[63]_0\(24),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(35),
      Q => \^tx_data_reg[63]_0\(25),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(20),
      Q => \^tx_data_reg[63]_0\(26),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(21),
      Q => \^tx_data_reg[63]_0\(27),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(22),
      Q => \^tx_data_reg[63]_0\(28),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(23),
      Q => \^tx_data_reg[63]_0\(29),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(24),
      Q => \^tx_data_reg[63]_0\(30),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(25),
      Q => \^tx_data_reg[63]_0\(31),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(26),
      Q => \^tx_data_reg[63]_0\(32),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(27),
      Q => \^tx_data_reg[63]_0\(33),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(55),
      Q => tx_data_i(60),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(12),
      Q => \^tx_data_reg[63]_0\(34),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(13),
      Q => \^tx_data_reg[63]_0\(35),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(14),
      Q => \^tx_data_reg[63]_0\(36),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(15),
      Q => \^tx_data_reg[63]_0\(37),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(16),
      Q => \^tx_data_reg[63]_0\(38),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(17),
      Q => \^tx_data_reg[63]_0\(39),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(18),
      Q => \^tx_data_reg[63]_0\(40),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(19),
      Q => \^tx_data_reg[63]_0\(41),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(8),
      Q => \^tx_data_reg[63]_0\(42),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(9),
      Q => \^tx_data_reg[63]_0\(43),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(56),
      Q => tx_data_i(59),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(10),
      Q => \^tx_data_reg[63]_0\(44),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(11),
      Q => \^tx_data_reg[63]_0\(45),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(0),
      Q => \^tx_data_reg[63]_0\(46),
      R => '0'
    );
\TX_DATA_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(1),
      Q => \^tx_data_reg[63]_0\(47),
      R => '0'
    );
\TX_DATA_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(2),
      Q => \^tx_data_reg[63]_0\(48),
      R => '0'
    );
\TX_DATA_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(3),
      Q => \^tx_data_reg[63]_0\(49),
      R => '0'
    );
\TX_DATA_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(0),
      Q => \^tx_data_reg[63]_0\(50),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(1),
      Q => \^tx_data_reg[63]_0\(51),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(2),
      Q => \^tx_data_reg[63]_0\(52),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[59]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_3,
      Q => \^tx_data_reg[63]_0\(53),
      S => \TX_DATA[62]_i_1_n_0\
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(57),
      Q => tx_data_i(58),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[60]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_4,
      Q => \^tx_data_reg[63]_0\(54),
      S => \TX_DATA[62]_i_1_n_0\
    );
\TX_DATA_reg[61]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_5,
      Q => \^tx_data_reg[63]_0\(55),
      S => \TX_DATA[62]_i_1_n_0\
    );
\TX_DATA_reg[62]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_6,
      Q => \^tx_data_reg[63]_0\(56),
      S => \TX_DATA[62]_i_1_n_0\
    );
\TX_DATA_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(7),
      Q => \^tx_data_reg[63]_0\(57),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(58),
      Q => \^tx_data_reg[63]_0\(0),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(59),
      Q => \^tx_data_reg[63]_0\(1),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(44),
      Q => \^tx_data_reg[63]_0\(2),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(45),
      Q => \^tx_data_reg[63]_0\(3),
      R => \TX_DATA_reg[63]_1\
    );
TX_HEADER_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => u_pma_init_data_sync_n_2,
      Q => \^d\(0),
      R => '0'
    );
TX_HEADER_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => u_pma_init_data_sync_n_1,
      Q => \^d\(1),
      R => '0'
    );
\scrambler[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(33),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(0),
      I2 => tx_data_i(63),
      I3 => \^tx_data_reg[63]_0\(52),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(6),
      O => \TX_DATA_reg[44]_0\(0)
    );
\scrambler[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(34),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(1),
      I2 => tx_data_i(62),
      I3 => \^tx_data_reg[63]_0\(53),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(7),
      O => \TX_DATA_reg[44]_0\(1)
    );
\scrambler[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(35),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(2),
      I2 => tx_data_i(61),
      I3 => \^tx_data_reg[63]_0\(54),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(8),
      O => \TX_DATA_reg[44]_0\(2)
    );
\scrambler[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(36),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(3),
      I2 => tx_data_i(60),
      I3 => \^tx_data_reg[63]_0\(55),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(9),
      O => \TX_DATA_reg[44]_0\(3)
    );
\scrambler[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(37),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(4),
      I2 => tx_data_i(59),
      I3 => \^tx_data_reg[63]_0\(56),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(10),
      O => \TX_DATA_reg[44]_0\(4)
    );
\scrambler[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(38),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(5),
      I2 => tx_data_i(58),
      I3 => \^tx_data_reg[63]_0\(57),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(11),
      O => \TX_DATA_reg[44]_0\(5)
    );
u_pma_init_data_sync: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_57
     port map (
      D(1 downto 0) => \^d\(1 downto 0),
      Q(3 downto 0) => Q(6 downto 3),
      TX_HEADER_1_reg => u_pma_init_data_sync_n_1,
      TX_HEADER_1_reg_0 => TX_HEADER_1_reg_0,
      channel_up_tx_if => channel_up_tx_if,
      gen_na_idles_i => gen_na_idles_i,
      stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 => stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg,
      stg5_reg_0 => \^stg5_reg\,
      stg5_reg_1 => u_pma_init_data_sync_n_2,
      stg5_reg_2 => u_pma_init_data_sync_n_3,
      stg5_reg_3 => u_pma_init_data_sync_n_4,
      stg5_reg_4 => u_pma_init_data_sync_n_5,
      stg5_reg_5 => u_pma_init_data_sync_n_6,
      stg5_reg_6 => stg5_reg_0,
      tx_pe_data_v_i => tx_pe_data_v_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_TX_STREAM is
  port (
    gen_cc_i : out STD_LOGIC;
    do_cc_r : out STD_LOGIC;
    tx_pe_data_v_i : out STD_LOGIC;
    extend_cc_r : out STD_LOGIC;
    wait_for_lane_up_r_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gen_cc_flop_0_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 61 downto 0 );
    s_axi_tx_tready : out STD_LOGIC;
    R0 : in STD_LOGIC;
    TX_PE_DATA_V_reg : in STD_LOGIC;
    tx_dst_rdy_n_r0 : in STD_LOGIC;
    do_cc_r_reg0 : in STD_LOGIC;
    extend_cc_r_reg : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 )
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_TX_STREAM;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_TX_STREAM is
  signal \^gen_cc_flop_0_i\ : STD_LOGIC;
  signal tx_stream_control_sm_i_n_5 : STD_LOGIC;
begin
  gen_cc_flop_0_i <= \^gen_cc_flop_0_i\;
tx_stream_control_sm_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_TX_STREAM_CONTROL_SM
     port map (
      R0 => R0,
      do_cc_r => do_cc_r,
      do_cc_r_reg0 => do_cc_r_reg0,
      do_cc_r_reg_0 => TX_PE_DATA_V_reg,
      extend_cc_r => extend_cc_r,
      extend_cc_r_reg_0 => extend_cc_r_reg,
      gen_cc_flop_0_i_0 => \^gen_cc_flop_0_i\,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      s_axi_tx_tvalid_0 => tx_stream_control_sm_i_n_5,
      tx_dst_rdy_n_r0 => tx_dst_rdy_n_r0
    );
tx_stream_datapath_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_TX_STREAM_DATAPATH
     port map (
      Q(61 downto 0) => Q(61 downto 0),
      \TX_DATA_reg[53]\ => \^gen_cc_flop_0_i\,
      TX_PE_DATA_V_reg_0 => tx_stream_control_sm_i_n_5,
      TX_PE_DATA_V_reg_1 => TX_PE_DATA_V_reg,
      channel_up_tx_if => channel_up_tx_if,
      gen_na_idles_i => gen_na_idles_i,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      tx_pe_data_v_i => tx_pe_data_v_i,
      wait_for_lane_up_r_reg(1 downto 0) => wait_for_lane_up_r_reg(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_common_reset_cbcc is
  port (
    stg5_reg : out STD_LOGIC;
    srst : out STD_LOGIC;
    stg9_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    cbcc_reset_cbstg2_rd_clk : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    cb_bit_err_out : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_common_reset_cbcc;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_common_reset_cbcc is
  signal cb_bit_err_ext_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cb_bit_err_ext_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal cbc_rd_if_reset : STD_LOGIC;
  signal cbc_wr_if_reset : STD_LOGIC;
  signal cbcc_data_srst0 : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk_dlyd : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk_dlyd : STD_LOGIC;
  signal \^cbcc_reset_cbstg2_rd_clk\ : STD_LOGIC;
  signal dbg_extend_srst0 : STD_LOGIC;
  signal dbg_extend_srst_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbg_srst_assert : STD_LOGIC;
  signal dbg_srst_assert0 : STD_LOGIC;
  signal fifo_reset_comb : STD_LOGIC;
  signal fifo_reset_comb_read_clk : STD_LOGIC;
  signal fifo_reset_comb_user_clk : STD_LOGIC;
  signal fifo_reset_comb_user_clk_int : STD_LOGIC;
  signal fifo_reset_comb_user_clk_int_22q : STD_LOGIC;
  signal fifo_reset_rd : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_stg1 : STD_LOGIC;
  signal reset_cbcc_comb : STD_LOGIC;
  signal \^stg9_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal u_cdc_chan_bond_reset_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_rd_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_to_fifo_rd_clk_n_1 : STD_LOGIC;
  signal u_rst_sync_reset_to_fifo_wr_clk_n_1 : STD_LOGIC;
  signal u_rst_sync_reset_wr_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_rst_cbcc_rd_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_rst_cbcc_rd_clk_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[3]_i_1\ : label is "soft_lutpair31";
  attribute shift_extract : string;
  attribute shift_extract of cbc_rd_if_reset_reg : label is "{no}";
  attribute shift_extract of cbc_wr_if_reset_reg : label is "{no}";
  attribute shift_extract of cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg : label is "{no}";
  attribute shift_extract of cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg : label is "{no}";
  attribute shift_extract of cbcc_reset_cbstg2_rd_clk_reg : label is "{no}";
  attribute SOFT_HLUTNM of \dbg_extend_srst[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dbg_extend_srst[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dbg_extend_srst[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dbg_extend_srst[3]_i_2\ : label is "soft_lutpair33";
  attribute shift_extract of rd_stg1_reg : label is "{no}";
  attribute shift_extract of reset_cbcc_comb_reg : label is "{no}";
begin
  cbcc_reset_cbstg2_rd_clk <= \^cbcc_reset_cbstg2_rd_clk\;
  stg9_reg(0) <= \^stg9_reg\(0);
\cb_bit_err_ext_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5554"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(2),
      I2 => cb_bit_err_ext_cnt(3),
      I3 => cb_bit_err_ext_cnt(1),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[0]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9998"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[1]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE1E0"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(1),
      I1 => cb_bit_err_ext_cnt(0),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[2]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[3]_i_1_n_0\
    );
\cb_bit_err_ext_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[0]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(0),
      R => stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg(0)
    );
\cb_bit_err_ext_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[1]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(1),
      R => stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg(0)
    );
\cb_bit_err_ext_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[2]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(2),
      R => stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg(0)
    );
\cb_bit_err_ext_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[3]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(3),
      R => stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg(0)
    );
cbc_rd_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => u_rst_sync_reset_to_fifo_rd_clk_n_1,
      Q => cbc_rd_if_reset,
      R => '0'
    );
cbc_wr_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => u_rst_sync_reset_to_fifo_wr_clk_n_1,
      Q => cbc_wr_if_reset,
      R => '0'
    );
cbcc_data_srst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBFFF"
    )
        port map (
      I0 => dbg_srst_assert,
      I1 => dbg_extend_srst_reg(3),
      I2 => dbg_extend_srst_reg(0),
      I3 => dbg_extend_srst_reg(1),
      I4 => dbg_extend_srst_reg(2),
      O => cbcc_data_srst0
    );
cbcc_data_srst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => cbcc_data_srst0,
      Q => srst,
      R => '0'
    );
cbcc_fifo_reset_rd_clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => u_rst_sync_reset_rd_clk_n_0,
      Q => cbcc_fifo_reset_rd_clk,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => cbcc_fifo_reset_to_fifo_rd_clk,
      Q => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \^stg9_reg\(0),
      Q => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_wr_clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => u_rst_sync_reset_wr_clk_n_0,
      Q => SR(0),
      R => '0'
    );
cbcc_reset_cbstg2_rd_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => stg5_reg_0,
      CE => '1',
      D => u_rst_sync_rst_cbcc_rd_clk_n_1,
      Q => \^cbcc_reset_cbstg2_rd_clk\,
      R => '0'
    );
\dbg_extend_srst[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_extend_srst_reg(0),
      O => \p_0_in__5\(0)
    );
\dbg_extend_srst[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dbg_extend_srst_reg(0),
      I1 => dbg_extend_srst_reg(1),
      O => \p_0_in__5\(1)
    );
\dbg_extend_srst[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dbg_extend_srst_reg(2),
      I1 => dbg_extend_srst_reg(0),
      I2 => dbg_extend_srst_reg(1),
      O => \p_0_in__5\(2)
    );
\dbg_extend_srst[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15FF"
    )
        port map (
      I0 => dbg_extend_srst_reg(2),
      I1 => dbg_extend_srst_reg(1),
      I2 => dbg_extend_srst_reg(0),
      I3 => dbg_extend_srst_reg(3),
      O => dbg_extend_srst0
    );
\dbg_extend_srst[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => dbg_extend_srst_reg(1),
      I1 => dbg_extend_srst_reg(0),
      I2 => dbg_extend_srst_reg(2),
      I3 => dbg_extend_srst_reg(3),
      O => \p_0_in__5\(3)
    );
\dbg_extend_srst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__5\(0),
      Q => dbg_extend_srst_reg(0),
      R => dbg_srst_assert
    );
\dbg_extend_srst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__5\(1),
      Q => dbg_extend_srst_reg(1),
      R => dbg_srst_assert
    );
\dbg_extend_srst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__5\(2),
      Q => dbg_extend_srst_reg(2),
      R => dbg_srst_assert
    );
\dbg_extend_srst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__5\(3),
      Q => dbg_extend_srst_reg(3),
      R => dbg_srst_assert
    );
dbg_srst_assert_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => dbg_srst_assert0,
      Q => dbg_srst_assert,
      R => '0'
    );
fifo_reset_comb_user_clk_int_22q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => fifo_reset_comb_user_clk_int,
      Q => fifo_reset_comb_user_clk_int_22q,
      R => '0'
    );
fifo_reset_rd_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => '0',
      Q => fifo_reset_rd,
      S => \^cbcc_reset_cbstg2_rd_clk\
    );
rd_stg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => u_rst_sync_rst_cbcc_rd_clk_n_0,
      Q => rd_stg1,
      R => '0'
    );
reset_cbcc_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => u_cdc_chan_bond_reset_n_0,
      Q => reset_cbcc_comb,
      R => '0'
    );
u_cdc_chan_bond_reset: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_44\
     port map (
      Q(3 downto 0) => cb_bit_err_ext_cnt(3 downto 0),
      \cb_bit_err_ext_cnt_reg[3]\ => u_cdc_chan_bond_reset_n_0,
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      reset_cbcc_comb_reg(0) => stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg(0)
    );
u_rst_sync_cbcc_fifo_reset_rd_clk: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_45\
     port map (
      in0 => fifo_reset_comb_user_clk,
      stg5_reg_0 => fifo_reset_comb_read_clk,
      stg5_reg_1 => stg5_reg_0
    );
u_rst_sync_cbcc_only_reset_rd_clk: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_46\
     port map (
      stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0(0) => stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg(0),
      stg3_reg_0 => stg5_reg_0,
      stg5_reg_0 => stg5_reg
    );
u_rst_sync_fifo_reset_comb_user_clk_in: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized3\
     port map (
      dbg_srst_assert0 => dbg_srst_assert0,
      dbg_srst_assert_reg => fifo_reset_comb_user_clk_int_22q,
      fifo_reset_comb_user_clk_int => fifo_reset_comb_user_clk_int,
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => fifo_reset_comb_user_clk
    );
u_rst_sync_fifo_reset_user_clk: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized2\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => fifo_reset_comb,
      stg11_reg_0 => fifo_reset_comb_user_clk
    );
u_rst_sync_r_sync3: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_47\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => fifo_reset_rd,
      stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 => reset_cbcc_comb,
      stg5_reg_0 => fifo_reset_comb
    );
u_rst_sync_reset_rd_clk: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_48\
     port map (
      in0 => cbc_rd_if_reset,
      stg3_reg_0 => u_rst_sync_reset_rd_clk_n_0,
      stg3_reg_1 => stg5_reg_0
    );
u_rst_sync_reset_to_fifo_rd_clk: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized5\
     port map (
      cbcc_fifo_reset_to_fifo_rd_clk => cbcc_fifo_reset_to_fifo_rd_clk,
      cbcc_fifo_reset_to_fifo_rd_clk_dlyd => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg => u_rst_sync_reset_to_fifo_rd_clk_n_1,
      in0 => cbc_rd_if_reset,
      stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 => fifo_reset_comb_read_clk,
      stg31_reg_0 => stg5_reg_0
    );
u_rst_sync_reset_to_fifo_wr_clk: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized4\
     port map (
      cbc_wr_if_reset_reg => fifo_reset_comb_user_clk,
      cbcc_fifo_reset_to_fifo_wr_clk_dlyd => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg => u_rst_sync_reset_to_fifo_wr_clk_n_1,
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => cbc_wr_if_reset,
      stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 => fifo_reset_comb_user_clk_int_22q,
      stg9_reg_0(0) => \^stg9_reg\(0)
    );
u_rst_sync_reset_wr_clk: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_49\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => cbc_wr_if_reset,
      stg3_reg_0 => u_rst_sync_reset_wr_clk_n_0
    );
u_rst_sync_rst_cbcc_rd_clk: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_50\
     port map (
      rd_stg1 => rd_stg1,
      rd_stg1_reg => u_rst_sync_rst_cbcc_rd_clk_n_1,
      stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 => reset_cbcc_comb,
      stg5_reg_0 => u_rst_sync_rst_cbcc_rd_clk_n_0,
      stg5_reg_1 => stg5_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gthe4_channel_wrapper is
  port (
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CPLLLOCK_IN : out STD_LOGIC;
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_TXPRGDIVRESETDONE_IN : out STD_LOGIC;
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    cpllpd_int_reg : out STD_LOGIC;
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_DRPEN_OUT : in STD_LOGIC;
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_DRPWE_OUT : in STD_LOGIC;
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : in STD_LOGIC;
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC;
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_TXPROGDIVRESET_OUT : in STD_LOGIC;
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RXRATE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_in_meta_reg_3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gthe4_channel_wrapper;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gthe4_channel_wrapper is
begin
channel_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_channel
     port map (
      D(15 downto 0) => D(15 downto 0),
      GTHE4_CHANNEL_DRPEN_OUT => GTHE4_CHANNEL_DRPEN_OUT,
      GTHE4_CHANNEL_DRPWE_OUT => GTHE4_CHANNEL_DRPWE_OUT,
      GTHE4_CPLLLOCK_IN => GTHE4_CPLLLOCK_IN,
      GTHE4_TXPRGDIVRESETDONE_IN => GTHE4_TXPRGDIVRESETDONE_IN,
      GTHE4_TXPROGDIVRESET_OUT => GTHE4_TXPROGDIVRESET_OUT,
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(1 downto 0) => RXPD(1 downto 0),
      RXRATE(2 downto 0) => RXRATE(2 downto 0),
      bufgtce_out(0) => bufgtce_out(0),
      bufgtcemask_out(2 downto 0) => bufgtcemask_out(2 downto 0),
      bufgtdiv_out(8 downto 0) => bufgtdiv_out(8 downto 0),
      bufgtreset_out(0) => bufgtreset_out(0),
      bufgtrstmask_out(2 downto 0) => bufgtrstmask_out(2 downto 0),
      cdrstepdir_in(0) => cdrstepdir_in(0),
      cdrstepsq_in(0) => cdrstepsq_in(0),
      cdrstepsx_in(0) => cdrstepsx_in(0),
      cfgreset_in(0) => cfgreset_in(0),
      clkrsvd0_in(0) => clkrsvd0_in(0),
      clkrsvd1_in(0) => clkrsvd1_in(0),
      cpllfbclklost_out(0) => cpllfbclklost_out(0),
      cpllfreqlock_in(0) => cpllfreqlock_in(0),
      cplllockdetclk_in(0) => cplllockdetclk_in(0),
      cplllocken_in(0) => cplllocken_in(0),
      cpllpd_int_reg => cpllpd_int_reg,
      cpllrefclklost_out(0) => cpllrefclklost_out(0),
      cpllrefclksel_in(2 downto 0) => cpllrefclksel_in(2 downto 0),
      dmonfiforeset_in(0) => dmonfiforeset_in(0),
      dmonitorclk_in(0) => dmonitorclk_in(0),
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      dmonitoroutclk_out(0) => dmonitoroutclk_out(0),
      drpclk_in(0) => drpclk_in(0),
      drprst_in(0) => drprst_in(0),
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      freqos_in(0) => freqos_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtgrefclk_in(0) => gtgrefclk_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk0_in(0) => gtnorthrefclk0_in(0),
      gtnorthrefclk1_in(0) => gtnorthrefclk1_in(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk1_in(0) => gtrefclk1_in(0),
      gtrefclkmonitor_out(0) => gtrefclkmonitor_out(0),
      gtrsvd_in(15 downto 0) => gtrsvd_in(15 downto 0),
      gtrxresetsel_in(0) => gtrxresetsel_in(0),
      gtsouthrefclk0_in(0) => gtsouthrefclk0_in(0),
      gtsouthrefclk1_in(0) => gtsouthrefclk1_in(0),
      gttxresetsel_in(0) => gttxresetsel_in(0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      i_in_meta_reg_1 => i_in_meta_reg_1,
      i_in_meta_reg_2(2 downto 0) => i_in_meta_reg_2(2 downto 0),
      i_in_meta_reg_3(9 downto 0) => i_in_meta_reg_3(9 downto 0),
      incpctrl_in(0) => incpctrl_in(0),
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      pcieeqrxeqadaptdone_in(0) => pcieeqrxeqadaptdone_in(0),
      pcierategen3_out(0) => pcierategen3_out(0),
      pcierateidle_out(0) => pcierateidle_out(0),
      pcierateqpllpd_out(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      pcierstidle_in(0) => pcierstidle_in(0),
      pciersttxsyncstart_in(0) => pciersttxsyncstart_in(0),
      pciesynctxsyncdone_out(0) => pciesynctxsyncdone_out(0),
      pcieusergen3rdy_out(0) => pcieusergen3rdy_out(0),
      pcieuserphystatusrst_out(0) => pcieuserphystatusrst_out(0),
      pcieuserratedone_in(0) => pcieuserratedone_in(0),
      pcieuserratestart_out(0) => pcieuserratestart_out(0),
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      pcsrsvdout_out(15 downto 0) => pcsrsvdout_out(15 downto 0),
      phystatus_out(0) => phystatus_out(0),
      pinrsrvdas_out(15 downto 0) => pinrsrvdas_out(15 downto 0),
      powerpresent_out(0) => powerpresent_out(0),
      qpll0clk_in(0) => qpll0clk_in(0),
      qpll0freqlock_in(0) => qpll0freqlock_in(0),
      qpll0refclk_in(0) => qpll0refclk_in(0),
      qpll1clk_in(0) => qpll1clk_in(0),
      qpll1freqlock_in(0) => qpll1freqlock_in(0),
      qpll1refclk_in(0) => qpll1refclk_in(0),
      resetexception_out(0) => resetexception_out(0),
      resetovrd_in(0) => resetovrd_in(0),
      rx8b10ben_in(0) => rx8b10ben_in(0),
      rxafecfoken_in(0) => rxafecfoken_in(0),
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxbyteisaligned_out(0) => rxbyteisaligned_out(0),
      rxbyterealign_out(0) => rxbyterealign_out(0),
      rxcdrfreqreset_in(0) => rxcdrfreqreset_in(0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxcdrphdone_out(0) => rxcdrphdone_out(0),
      rxcdrreset_in(0) => rxcdrreset_in(0),
      rxchanbondseq_out(0) => rxchanbondseq_out(0),
      rxchanisaligned_out(0) => rxchanisaligned_out(0),
      rxchanrealign_out(0) => rxchanrealign_out(0),
      rxchbonden_in(0) => rxchbonden_in(0),
      rxchbondi_in(4 downto 0) => rxchbondi_in(4 downto 0),
      rxchbondlevel_in(2 downto 0) => rxchbondlevel_in(2 downto 0),
      rxchbondmaster_in(0) => rxchbondmaster_in(0),
      rxchbondo_out(4 downto 0) => rxchbondo_out(4 downto 0),
      rxchbondslave_in(0) => rxchbondslave_in(0),
      rxckcaldone_out(0) => rxckcaldone_out(0),
      rxckcalreset_in(0) => rxckcalreset_in(0),
      rxckcalstart_in(6 downto 0) => rxckcalstart_in(6 downto 0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => rxcominitdet_out(0),
      rxcommadet_out(0) => rxcommadet_out(0),
      rxcommadeten_in(0) => rxcommadeten_in(0),
      rxcomsasdet_out(0) => rxcomsasdet_out(0),
      rxcomwakedet_out(0) => rxcomwakedet_out(0),
      rxctrl0_out(15 downto 0) => rxctrl0_out(15 downto 0),
      rxctrl1_out(15 downto 0) => rxctrl1_out(15 downto 0),
      rxctrl2_out(7 downto 0) => rxctrl2_out(7 downto 0),
      rxctrl3_out(7 downto 0) => rxctrl3_out(7 downto 0),
      rxdata_out(127 downto 0) => rxdata_out(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      rxdatavalid_out(1 downto 0) => rxdatavalid_out(1 downto 0),
      rxdfeagcctrl_in(1 downto 0) => rxdfeagcctrl_in(1 downto 0),
      rxdfeagchold_in(0) => rxdfeagchold_in(0),
      rxdfeagcovrden_in(0) => rxdfeagcovrden_in(0),
      rxdfecfokfcnum_in(3 downto 0) => rxdfecfokfcnum_in(3 downto 0),
      rxdfecfokfen_in(0) => rxdfecfokfen_in(0),
      rxdfecfokfpulse_in(0) => rxdfecfokfpulse_in(0),
      rxdfecfokhold_in(0) => rxdfecfokhold_in(0),
      rxdfecfokovren_in(0) => rxdfecfokovren_in(0),
      rxdfekhhold_in(0) => rxdfekhhold_in(0),
      rxdfekhovrden_in(0) => rxdfekhovrden_in(0),
      rxdfelfhold_in(0) => rxdfelfhold_in(0),
      rxdfelfovrden_in(0) => rxdfelfovrden_in(0),
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxdfetap10hold_in(0) => rxdfetap10hold_in(0),
      rxdfetap10ovrden_in(0) => rxdfetap10ovrden_in(0),
      rxdfetap11hold_in(0) => rxdfetap11hold_in(0),
      rxdfetap11ovrden_in(0) => rxdfetap11ovrden_in(0),
      rxdfetap12hold_in(0) => rxdfetap12hold_in(0),
      rxdfetap12ovrden_in(0) => rxdfetap12ovrden_in(0),
      rxdfetap13hold_in(0) => rxdfetap13hold_in(0),
      rxdfetap13ovrden_in(0) => rxdfetap13ovrden_in(0),
      rxdfetap14hold_in(0) => rxdfetap14hold_in(0),
      rxdfetap14ovrden_in(0) => rxdfetap14ovrden_in(0),
      rxdfetap15hold_in(0) => rxdfetap15hold_in(0),
      rxdfetap15ovrden_in(0) => rxdfetap15ovrden_in(0),
      rxdfetap2hold_in(0) => rxdfetap2hold_in(0),
      rxdfetap2ovrden_in(0) => rxdfetap2ovrden_in(0),
      rxdfetap3hold_in(0) => rxdfetap3hold_in(0),
      rxdfetap3ovrden_in(0) => rxdfetap3ovrden_in(0),
      rxdfetap4hold_in(0) => rxdfetap4hold_in(0),
      rxdfetap4ovrden_in(0) => rxdfetap4ovrden_in(0),
      rxdfetap5hold_in(0) => rxdfetap5hold_in(0),
      rxdfetap5ovrden_in(0) => rxdfetap5ovrden_in(0),
      rxdfetap6hold_in(0) => rxdfetap6hold_in(0),
      rxdfetap6ovrden_in(0) => rxdfetap6ovrden_in(0),
      rxdfetap7hold_in(0) => rxdfetap7hold_in(0),
      rxdfetap7ovrden_in(0) => rxdfetap7ovrden_in(0),
      rxdfetap8hold_in(0) => rxdfetap8hold_in(0),
      rxdfetap8ovrden_in(0) => rxdfetap8ovrden_in(0),
      rxdfetap9hold_in(0) => rxdfetap9hold_in(0),
      rxdfetap9ovrden_in(0) => rxdfetap9ovrden_in(0),
      rxdfeuthold_in(0) => rxdfeuthold_in(0),
      rxdfeutovrden_in(0) => rxdfeutovrden_in(0),
      rxdfevphold_in(0) => rxdfevphold_in(0),
      rxdfevpovrden_in(0) => rxdfevpovrden_in(0),
      rxdfexyden_in(0) => rxdfexyden_in(0),
      rxdlybypass_in(0) => rxdlybypass_in(0),
      rxdlyen_in(0) => rxdlyen_in(0),
      rxdlyovrden_in(0) => rxdlyovrden_in(0),
      rxdlysreset_in(0) => rxdlysreset_in(0),
      rxdlysresetdone_out(0) => rxdlysresetdone_out(0),
      rxelecidle_out(0) => rxelecidle_out(0),
      rxelecidlemode_in(1 downto 0) => rxelecidlemode_in(1 downto 0),
      rxeqtraining_in(0) => rxeqtraining_in(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(5 downto 0) => rxheader_out(5 downto 0),
      rxheadervalid_out(1 downto 0) => rxheadervalid_out(1 downto 0),
      rxlatclk_in(0) => rxlatclk_in(0),
      rxlfpstresetdet_out(0) => rxlfpstresetdet_out(0),
      rxlfpsu2lpexitdet_out(0) => rxlfpsu2lpexitdet_out(0),
      rxlfpsu3wakedet_out(0) => rxlfpsu3wakedet_out(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxlpmgchold_in(0) => rxlpmgchold_in(0),
      rxlpmgcovrden_in(0) => rxlpmgcovrden_in(0),
      rxlpmhfhold_in(0) => rxlpmhfhold_in(0),
      rxlpmhfovrden_in(0) => rxlpmhfovrden_in(0),
      rxlpmlfhold_in(0) => rxlpmlfhold_in(0),
      rxlpmlfklovrden_in(0) => rxlpmlfklovrden_in(0),
      rxlpmoshold_in(0) => rxlpmoshold_in(0),
      rxlpmosovrden_in(0) => rxlpmosovrden_in(0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => rxmonitorout_out(7 downto 0),
      rxmonitorsel_in(1 downto 0) => rxmonitorsel_in(1 downto 0),
      rxoobreset_in(0) => rxoobreset_in(0),
      rxoscalreset_in(0) => rxoscalreset_in(0),
      rxoshold_in(0) => rxoshold_in(0),
      rxosintdone_out(0) => rxosintdone_out(0),
      rxosintstarted_out(0) => rxosintstarted_out(0),
      rxosintstrobedone_out(0) => rxosintstrobedone_out(0),
      rxosintstrobestarted_out(0) => rxosintstrobestarted_out(0),
      rxosovrden_in(0) => rxosovrden_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => rxoutclkfabric_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxoutclksel_in(2 downto 0) => rxoutclksel_in(2 downto 0),
      rxpcommaalignen_in(0) => rxpcommaalignen_in(0),
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxphalign_in(0) => rxphalign_in(0),
      rxphaligndone_out(0) => rxphaligndone_out(0),
      rxphalignen_in(0) => rxphalignen_in(0),
      rxphalignerr_out(0) => rxphalignerr_out(0),
      rxphdlypd_in(0) => rxphdlypd_in(0),
      rxphdlyreset_in(0) => rxphdlyreset_in(0),
      rxphovrden_in(0) => rxphovrden_in(0),
      rxpllclksel_in(1 downto 0) => rxpllclksel_in(1 downto 0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbslocked_out(0) => rxprbslocked_out(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxprgdivresetdone_out(0) => rxprgdivresetdone_out(0),
      rxqpien_in(0) => rxqpien_in(0),
      rxqpisenn_out(0) => rxqpisenn_out(0),
      rxqpisenp_out(0) => rxqpisenp_out(0),
      rxratedone_out(0) => rxratedone_out(0),
      rxrecclkout_out(0) => rxrecclkout_out(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxslide_in(0) => rxslide_in(0),
      rxsliderdy_out(0) => rxsliderdy_out(0),
      rxslipdone_out(0) => rxslipdone_out(0),
      rxslipoutclk_in(0) => rxslipoutclk_in(0),
      rxslipoutclkrdy_out(0) => rxslipoutclkrdy_out(0),
      rxslippma_in(0) => rxslippma_in(0),
      rxslippmardy_out(0) => rxslippmardy_out(0),
      rxstartofseq_out(1 downto 0) => rxstartofseq_out(1 downto 0),
      rxstatus_out(2 downto 0) => rxstatus_out(2 downto 0),
      rxsyncallin_in(0) => rxsyncallin_in(0),
      rxsyncdone_out(0) => rxsyncdone_out(0),
      rxsyncin_in(0) => rxsyncin_in(0),
      rxsyncmode_in(0) => rxsyncmode_in(0),
      rxsyncout_out(0) => rxsyncout_out(0),
      rxsysclksel_in(1 downto 0) => rxsysclksel_in(1 downto 0),
      rxtermination_in(0) => rxtermination_in(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => rxvalid_out(0),
      sigvalidclk_in(0) => sigvalidclk_in(0),
      tstin_in(19 downto 0) => tstin_in(19 downto 0),
      tx8b10bbypass_in(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      tx8b10ben_in(0) => tx8b10ben_in(0),
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txcomfinish_out(0) => txcomfinish_out(0),
      txcominit_in(0) => txcominit_in(0),
      txcomsas_in(0) => txcomsas_in(0),
      txcomwake_in(0) => txcomwake_in(0),
      txctrl0_in(15 downto 0) => txctrl0_in(15 downto 0),
      txctrl1_in(15 downto 0) => txctrl1_in(15 downto 0),
      txctrl2_in(7 downto 0) => txctrl2_in(7 downto 0),
      txdataextendrsvd_in(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      txdccdone_out(0) => txdccdone_out(0),
      txdccforcestart_in(0) => txdccforcestart_in(0),
      txdccreset_in(0) => txdccreset_in(0),
      txdeemph_in(1 downto 0) => txdeemph_in(1 downto 0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txdlybypass_in(0) => txdlybypass_in(0),
      txdlyen_in(0) => txdlyen_in(0),
      txdlyhold_in(0) => txdlyhold_in(0),
      txdlyovrden_in(0) => txdlyovrden_in(0),
      txdlysreset_in(0) => txdlysreset_in(0),
      txdlysresetdone_out(0) => txdlysresetdone_out(0),
      txdlyupdown_in(0) => txdlyupdown_in(0),
      txelecidle_in(0) => txelecidle_in(0),
      txheader_in(5 downto 0) => txheader_in(5 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txlatclk_in(0) => txlatclk_in(0),
      txlfpstreset_in(0) => txlfpstreset_in(0),
      txlfpsu2lpexit_in(0) => txlfpsu2lpexit_in(0),
      txlfpsu3wake_in(0) => txlfpsu3wake_in(0),
      txmaincursor_in(6 downto 0) => txmaincursor_in(6 downto 0),
      txmargin_in(2 downto 0) => txmargin_in(2 downto 0),
      txmuxdcdexhold_in(0) => txmuxdcdexhold_in(0),
      txmuxdcdorwren_in(0) => txmuxdcdorwren_in(0),
      txoneszeros_in(0) => txoneszeros_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => txoutclkfabric_out(0),
      txoutclkpcs_out(0) => txoutclkpcs_out(0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpd_in(1 downto 0) => txpd_in(1 downto 0),
      txpdelecidlemode_in(0) => txpdelecidlemode_in(0),
      txphalign_in(0) => txphalign_in(0),
      txphaligndone_out(0) => txphaligndone_out(0),
      txphalignen_in(0) => txphalignen_in(0),
      txphdlypd_in(0) => txphdlypd_in(0),
      txphdlyreset_in(0) => txphdlyreset_in(0),
      txphdlytstclk_in(0) => txphdlytstclk_in(0),
      txphinit_in(0) => txphinit_in(0),
      txphinitdone_out(0) => txphinitdone_out(0),
      txphovrden_in(0) => txphovrden_in(0),
      txpippmen_in(0) => txpippmen_in(0),
      txpippmovrden_in(0) => txpippmovrden_in(0),
      txpippmpd_in(0) => txpippmpd_in(0),
      txpippmsel_in(0) => txpippmsel_in(0),
      txpippmstepsize_in(4 downto 0) => txpippmstepsize_in(4 downto 0),
      txpisopd_in(0) => txpisopd_in(0),
      txpllclksel_in(1 downto 0) => txpllclksel_in(1 downto 0),
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txqpibiasen_in(0) => txqpibiasen_in(0),
      txqpisenn_out(0) => txqpisenn_out(0),
      txqpisenp_out(0) => txqpisenp_out(0),
      txqpiweakpup_in(0) => txqpiweakpup_in(0),
      txrate_in(2 downto 0) => txrate_in(2 downto 0),
      txratedone_out(0) => txratedone_out(0),
      txratemode_in(0) => txratemode_in(0),
      txresetdone_out(0) => txresetdone_out(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txswing_in(0) => txswing_in(0),
      txsyncallin_in(0) => txsyncallin_in(0),
      txsyncdone_out(0) => txsyncdone_out(0),
      txsyncin_in(0) => txsyncin_in(0),
      txsyncmode_in(0) => txsyncmode_in(0),
      txsyncout_out(0) => txsyncout_out(0),
      txsysclksel_in(1 downto 0) => txsysclksel_in(1 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_freq_counter is
  port (
    done_o_reg_0 : out STD_LOGIC;
    rst_in_out_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[14]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \repeat_ctr_reg[3]\ : out STD_LOGIC;
    \cpll_cal_state_reg[27]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \freq_cnt_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \freq_cnt_o_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkmon : in STD_LOGIC;
    \repeat_ctr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cpll_cal_state_reg[21]\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cpll_cal_state_reg[13]\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_2\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_3\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_4\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]_2\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]_3\ : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_freq_counter;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_freq_counter is
  signal clear : STD_LOGIC;
  signal \cpll_cal_state[13]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \^done_o_reg_0\ : STD_LOGIC;
  signal \freq_cnt_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \^freq_cnt_o_reg[15]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \freq_cnt_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[9]\ : STD_LOGIC;
  signal \hold_clk[5]_i_1_n_0\ : STD_LOGIC;
  signal hold_clk_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal refclk_cnt0_carry_n_0 : STD_LOGIC;
  signal refclk_cnt0_carry_n_1 : STD_LOGIC;
  signal refclk_cnt0_carry_n_2 : STD_LOGIC;
  signal refclk_cnt0_carry_n_3 : STD_LOGIC;
  signal refclk_cnt0_carry_n_4 : STD_LOGIC;
  signal refclk_cnt0_carry_n_5 : STD_LOGIC;
  signal refclk_cnt0_carry_n_6 : STD_LOGIC;
  signal refclk_cnt0_carry_n_7 : STD_LOGIC;
  signal refclk_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \repeat_ctr[3]_i_4_n_0\ : STD_LOGIC;
  signal rst_in_out : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[2]_i_6_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal testclk_cnt0_n_0 : STD_LOGIC;
  signal \testclk_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal testclk_cnt_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \testclk_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \testclk_cnt_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \testclk_cnt_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \testclk_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal testclk_div4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal testclk_en : STD_LOGIC;
  signal testclk_en_dly1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of testclk_en_dly1 : signal is "true";
  signal testclk_en_dly2 : STD_LOGIC;
  attribute async_reg of testclk_en_dly2 : signal is "true";
  signal testclk_rst : STD_LOGIC;
  signal tstclk_rst_dly1 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly1 : signal is "true";
  signal tstclk_rst_dly2 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly2 : signal is "true";
  signal \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_testclk_cnt_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_testclk_cnt_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hold_clk[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \hold_clk[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \hold_clk[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \hold_clk[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \hold_clk[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \refclk_cnt[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \state[2]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \state[2]_i_4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \state[4]_i_1\ : label is "soft_lutpair51";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of testclk_en_dly1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of testclk_en_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of testclk_en_dly2_reg : label is std.standard.true;
  attribute KEEP of testclk_en_dly2_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly1_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly2_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly2_reg : label is "yes";
begin
  done_o_reg_0 <= \^done_o_reg_0\;
  \freq_cnt_o_reg[15]_0\(6 downto 0) <= \^freq_cnt_o_reg[15]_0\(6 downto 0);
cal_fail_store_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Q(5),
      I1 => \repeat_ctr_reg[3]_2\(0),
      I2 => CO(0),
      O => \cpll_cal_state_reg[27]\
    );
cal_fail_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDDFFFFFFFFFFFF"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]_3\,
      I1 => \cpll_cal_state_reg[13]_2\,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_2\(0),
      I4 => Q(3),
      I5 => \^done_o_reg_0\,
      O => \repeat_ctr_reg[3]\
    );
\cpll_cal_state2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_1\(0)
    );
cpll_cal_state2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      O => DI(5)
    );
cpll_cal_state2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \freq_cnt_o_reg[14]_0\(4)
    );
cpll_cal_state2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => \freq_cnt_o_reg[14]_0\(3)
    );
cpll_cal_state2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_0\(2)
    );
cpll_cal_state2_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_0\(1)
    );
cpll_cal_state2_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => \freq_cnt_o_reg[14]_0\(0)
    );
cpll_cal_state2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \^freq_cnt_o_reg[15]_0\(4),
      O => DI(4)
    );
cpll_cal_state2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \freq_cnt_o_reg_n_0_[9]\,
      O => DI(3)
    );
cpll_cal_state2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => DI(2)
    );
cpll_cal_state2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[4]\,
      I1 => \freq_cnt_o_reg_n_0_[5]\,
      O => DI(1)
    );
cpll_cal_state2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => DI(0)
    );
cpll_cal_state2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_0\(7)
    );
cpll_cal_state2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => \freq_cnt_o_reg[14]_0\(6)
    );
cpll_cal_state2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \^freq_cnt_o_reg[15]_0\(4),
      O => \freq_cnt_o_reg[14]_0\(5)
    );
\cpll_cal_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8A88888A88"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]\,
      I1 => \cpll_cal_state[13]_i_2_n_0\,
      I2 => \cpll_cal_state_reg[13]_0\,
      I3 => Q(2),
      I4 => \cpll_cal_state_reg[13]_1\,
      I5 => Q(1),
      O => D(0)
    );
\cpll_cal_state[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015001515"
    )
        port map (
      I0 => \repeat_ctr[3]_i_4_n_0\,
      I1 => \repeat_ctr_reg[3]_2\(0),
      I2 => CO(0),
      I3 => \cpll_cal_state_reg[13]_2\,
      I4 => \cpll_cal_state_reg[13]_3\,
      I5 => \cpll_cal_state_reg[13]_4\,
      O => \cpll_cal_state[13]_i_2_n_0\
    );
\cpll_cal_state[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020AA2000200020"
    )
        port map (
      I0 => \cpll_cal_state_reg[21]\,
      I1 => \cpll_cal_state_reg[21]_0\(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => \cpll_cal_state[21]_i_2_n_0\,
      I5 => \^done_o_reg_0\,
      O => D(1)
    );
\cpll_cal_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777777777777777"
    )
        port map (
      I0 => \repeat_ctr_reg[3]_2\(0),
      I1 => CO(0),
      I2 => \cpll_cal_state_reg[21]_1\,
      I3 => \cpll_cal_state_reg[21]_2\,
      I4 => \cpll_cal_state_reg[21]_3\,
      I5 => \cpll_cal_state_reg[13]_3\,
      O => \cpll_cal_state[21]_i_2_n_0\
    );
done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => sel0(0),
      Q => \^done_o_reg_0\
    );
\freq_cnt_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => AS(0),
      O => \freq_cnt_o[17]_i_1_n_0\
    );
\freq_cnt_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(0),
      Q => \freq_cnt_o_reg_n_0_[0]\,
      R => '0'
    );
\freq_cnt_o_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(10),
      Q => \freq_cnt_o_reg_n_0_[10]\,
      R => '0'
    );
\freq_cnt_o_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(11),
      Q => \^freq_cnt_o_reg[15]_0\(4),
      R => '0'
    );
\freq_cnt_o_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(12),
      Q => \freq_cnt_o_reg_n_0_[12]\,
      R => '0'
    );
\freq_cnt_o_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(13),
      Q => \freq_cnt_o_reg_n_0_[13]\,
      R => '0'
    );
\freq_cnt_o_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(14),
      Q => \freq_cnt_o_reg_n_0_[14]\,
      R => '0'
    );
\freq_cnt_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(15),
      Q => \freq_cnt_o_reg_n_0_[15]\,
      R => '0'
    );
\freq_cnt_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(16),
      Q => \freq_cnt_o_reg_n_0_[16]\,
      R => '0'
    );
\freq_cnt_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(17),
      Q => \freq_cnt_o_reg_n_0_[17]\,
      R => '0'
    );
\freq_cnt_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(1),
      Q => \freq_cnt_o_reg_n_0_[1]\,
      R => '0'
    );
\freq_cnt_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(2),
      Q => \freq_cnt_o_reg_n_0_[2]\,
      R => '0'
    );
\freq_cnt_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(3),
      Q => \freq_cnt_o_reg_n_0_[3]\,
      R => '0'
    );
\freq_cnt_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(4),
      Q => \freq_cnt_o_reg_n_0_[4]\,
      R => '0'
    );
\freq_cnt_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(5),
      Q => \freq_cnt_o_reg_n_0_[5]\,
      R => '0'
    );
\freq_cnt_o_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(6),
      Q => \freq_cnt_o_reg_n_0_[6]\,
      R => '0'
    );
\freq_cnt_o_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(7),
      Q => \freq_cnt_o_reg_n_0_[7]\,
      R => '0'
    );
\freq_cnt_o_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(8),
      Q => \freq_cnt_o_reg_n_0_[8]\,
      R => '0'
    );
\freq_cnt_o_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(9),
      Q => \freq_cnt_o_reg_n_0_[9]\,
      R => '0'
    );
\hold_clk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_clk_reg(0),
      O => p_0_in(0)
    );
\hold_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      O => p_0_in(1)
    );
\hold_clk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(2),
      O => p_0_in(2)
    );
\hold_clk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(2),
      O => p_0_in(3)
    );
\hold_clk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => hold_clk_reg(4),
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(0),
      I4 => hold_clk_reg(3),
      O => p_0_in(4)
    );
\hold_clk[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => testclk_rst,
      O => \hold_clk[5]_i_1_n_0\
    );
\hold_clk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => hold_clk_reg(5),
      I1 => hold_clk_reg(3),
      I2 => hold_clk_reg(0),
      I3 => hold_clk_reg(1),
      I4 => hold_clk_reg(2),
      I5 => hold_clk_reg(4),
      O => p_0_in(5)
    );
\hold_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(0),
      Q => hold_clk_reg(0),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(1),
      Q => hold_clk_reg(1),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(2),
      Q => hold_clk_reg(2),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(3),
      Q => hold_clk_reg(3),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(4),
      Q => hold_clk_reg(4),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(5),
      Q => hold_clk_reg(5),
      R => \hold_clk[5]_i_1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[17]\,
      I1 => \freq_cnt_o_reg_n_0_[16]\,
      O => \freq_cnt_o_reg[17]_0\(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      I1 => \freq_cnt_o_reg_n_0_[14]\,
      O => \^freq_cnt_o_reg[15]_0\(6)
    );
\i__carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => S(4)
    );
\i__carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => S(3)
    );
\i__carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => S(2)
    );
\i__carry_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[3]\,
      I1 => \freq_cnt_o_reg_n_0_[2]\,
      O => S(1)
    );
\i__carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => S(0)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => \^freq_cnt_o_reg[15]_0\(5)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \^freq_cnt_o_reg[15]_0\(3)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => \^freq_cnt_o_reg[15]_0\(2)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \^freq_cnt_o_reg[15]_0\(1)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => \^freq_cnt_o_reg[15]_0\(0)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => S(7)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => S(6)
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \^freq_cnt_o_reg[15]_0\(4),
      O => S(5)
    );
refclk_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => refclk_cnt0_carry_n_0,
      CO(6) => refclk_cnt0_carry_n_1,
      CO(5) => refclk_cnt0_carry_n_2,
      CO(4) => refclk_cnt0_carry_n_3,
      CO(3) => refclk_cnt0_carry_n_4,
      CO(2) => refclk_cnt0_carry_n_5,
      CO(1) => refclk_cnt0_carry_n_6,
      CO(0) => refclk_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__0\(8 downto 1),
      S(7 downto 0) => refclk_cnt_reg(8 downto 1)
    );
\refclk_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \refclk_cnt0_carry__0_n_2\,
      CO(4) => \refclk_cnt0_carry__0_n_3\,
      CO(3) => \refclk_cnt0_carry__0_n_4\,
      CO(2) => \refclk_cnt0_carry__0_n_5\,
      CO(1) => \refclk_cnt0_carry__0_n_6\,
      CO(0) => \refclk_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__0\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => refclk_cnt_reg(15 downto 9)
    );
\refclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      O => \p_0_in__0\(0)
    );
\refclk_cnt[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_en,
      O => clear
    );
\refclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(0),
      Q => refclk_cnt_reg(0),
      R => clear
    );
\refclk_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(10),
      Q => refclk_cnt_reg(10),
      R => clear
    );
\refclk_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(11),
      Q => refclk_cnt_reg(11),
      R => clear
    );
\refclk_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(12),
      Q => refclk_cnt_reg(12),
      R => clear
    );
\refclk_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(13),
      Q => refclk_cnt_reg(13),
      R => clear
    );
\refclk_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(14),
      Q => refclk_cnt_reg(14),
      R => clear
    );
\refclk_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(15),
      Q => refclk_cnt_reg(15),
      R => clear
    );
\refclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(1),
      Q => refclk_cnt_reg(1),
      R => clear
    );
\refclk_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(2),
      Q => refclk_cnt_reg(2),
      R => clear
    );
\refclk_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(3),
      Q => refclk_cnt_reg(3),
      R => clear
    );
\refclk_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(4),
      Q => refclk_cnt_reg(4),
      R => clear
    );
\refclk_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(5),
      Q => refclk_cnt_reg(5),
      R => clear
    );
\refclk_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(6),
      Q => refclk_cnt_reg(6),
      R => clear
    );
\refclk_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(7),
      Q => refclk_cnt_reg(7),
      R => clear
    );
\refclk_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(8),
      Q => refclk_cnt_reg(8),
      R => clear
    );
\refclk_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(9),
      Q => refclk_cnt_reg(9),
      R => clear
    );
\repeat_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000111"
    )
        port map (
      I0 => \repeat_ctr_reg[3]_0\(0),
      I1 => \repeat_ctr_reg[3]_1\,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_2\(0),
      I4 => \repeat_ctr[3]_i_4_n_0\,
      I5 => Q(0),
      O => rst_in_out_reg
    );
\repeat_ctr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      O => \repeat_ctr[3]_i_4_n_0\
    );
reset_synchronizer_testclk_rst_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_43
     port map (
      \out\ => testclk_rst,
      rst_in_out => rst_in_out,
      txoutclkmon => txoutclkmon
    );
\state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => testclk_rst,
      I1 => hold_clk_reg(4),
      I2 => \state[3]_i_2_n_0\,
      I3 => hold_clk_reg(5),
      O => state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => hold_clk_reg(5),
      I2 => \state[3]_i_2_n_0\,
      I3 => hold_clk_reg(4),
      I4 => testclk_rst,
      O => state(1)
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA8AA"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => hold_clk_reg(4),
      I2 => hold_clk_reg(5),
      I3 => \state[3]_i_2_n_0\,
      I4 => testclk_en,
      I5 => \state[2]_i_2_n_0\,
      O => state(2)
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8AAAAAAAAA"
    )
        port map (
      I0 => \state[2]_i_3_n_0\,
      I1 => refclk_cnt_reg(8),
      I2 => refclk_cnt_reg(7),
      I3 => refclk_cnt_reg(15),
      I4 => \state[2]_i_4_n_0\,
      I5 => \state[2]_i_5_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => testclk_rst,
      I1 => testclk_en,
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      I1 => refclk_cnt_reg(3),
      I2 => refclk_cnt_reg(6),
      I3 => refclk_cnt_reg(2),
      I4 => \state[2]_i_6_n_0\,
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => testclk_rst,
      I1 => refclk_cnt_reg(9),
      I2 => refclk_cnt_reg(5),
      I3 => refclk_cnt_reg(12),
      I4 => refclk_cnt_reg(14),
      I5 => refclk_cnt_reg(13),
      O => \state[2]_i_5_n_0\
    );
\state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => refclk_cnt_reg(10),
      I1 => refclk_cnt_reg(4),
      I2 => refclk_cnt_reg(11),
      I3 => refclk_cnt_reg(1),
      O => \state[2]_i_6_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => hold_clk_reg(4),
      I1 => hold_clk_reg(5),
      I2 => \state[3]_i_2_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => testclk_rst,
      I5 => testclk_en,
      O => state(3)
    );
\state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(2),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => testclk_rst,
      I1 => \state_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => sel0(0),
      I4 => testclk_en,
      O => state(4)
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => state(0),
      PRE => AS(0),
      Q => testclk_rst
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => state(1),
      Q => testclk_en
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => state(2),
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => state(3),
      Q => p_1_in
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => state(4),
      Q => sel0(0)
    );
testclk_cnt0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => testclk_en_dly2,
      I1 => testclk_div4(1),
      I2 => testclk_div4(3),
      I3 => testclk_div4(2),
      I4 => testclk_div4(0),
      O => testclk_cnt0_n_0
    );
\testclk_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_cnt_reg(0),
      O => \testclk_cnt[0]_i_2_n_0\
    );
\testclk_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_15\,
      Q => testclk_cnt_reg(0)
    );
\testclk_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \testclk_cnt_reg[0]_i_1_n_0\,
      CO(6) => \testclk_cnt_reg[0]_i_1_n_1\,
      CO(5) => \testclk_cnt_reg[0]_i_1_n_2\,
      CO(4) => \testclk_cnt_reg[0]_i_1_n_3\,
      CO(3) => \testclk_cnt_reg[0]_i_1_n_4\,
      CO(2) => \testclk_cnt_reg[0]_i_1_n_5\,
      CO(1) => \testclk_cnt_reg[0]_i_1_n_6\,
      CO(0) => \testclk_cnt_reg[0]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \testclk_cnt_reg[0]_i_1_n_8\,
      O(6) => \testclk_cnt_reg[0]_i_1_n_9\,
      O(5) => \testclk_cnt_reg[0]_i_1_n_10\,
      O(4) => \testclk_cnt_reg[0]_i_1_n_11\,
      O(3) => \testclk_cnt_reg[0]_i_1_n_12\,
      O(2) => \testclk_cnt_reg[0]_i_1_n_13\,
      O(1) => \testclk_cnt_reg[0]_i_1_n_14\,
      O(0) => \testclk_cnt_reg[0]_i_1_n_15\,
      S(7 downto 1) => testclk_cnt_reg(7 downto 1),
      S(0) => \testclk_cnt[0]_i_2_n_0\
    );
\testclk_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_13\,
      Q => testclk_cnt_reg(10)
    );
\testclk_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_12\,
      Q => testclk_cnt_reg(11)
    );
\testclk_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_11\,
      Q => testclk_cnt_reg(12)
    );
\testclk_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_10\,
      Q => testclk_cnt_reg(13)
    );
\testclk_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_9\,
      Q => testclk_cnt_reg(14)
    );
\testclk_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_8\,
      Q => testclk_cnt_reg(15)
    );
\testclk_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[16]_i_1_n_15\,
      Q => testclk_cnt_reg(16)
    );
\testclk_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \testclk_cnt_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_testclk_cnt_reg[16]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \testclk_cnt_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_testclk_cnt_reg[16]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \testclk_cnt_reg[16]_i_1_n_14\,
      O(0) => \testclk_cnt_reg[16]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => testclk_cnt_reg(17 downto 16)
    );
\testclk_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[16]_i_1_n_14\,
      Q => testclk_cnt_reg(17)
    );
\testclk_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_14\,
      Q => testclk_cnt_reg(1)
    );
\testclk_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_13\,
      Q => testclk_cnt_reg(2)
    );
\testclk_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_12\,
      Q => testclk_cnt_reg(3)
    );
\testclk_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_11\,
      Q => testclk_cnt_reg(4)
    );
\testclk_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_10\,
      Q => testclk_cnt_reg(5)
    );
\testclk_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_9\,
      Q => testclk_cnt_reg(6)
    );
\testclk_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_8\,
      Q => testclk_cnt_reg(7)
    );
\testclk_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_15\,
      Q => testclk_cnt_reg(8)
    );
\testclk_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \testclk_cnt_reg[0]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \testclk_cnt_reg[8]_i_1_n_0\,
      CO(6) => \testclk_cnt_reg[8]_i_1_n_1\,
      CO(5) => \testclk_cnt_reg[8]_i_1_n_2\,
      CO(4) => \testclk_cnt_reg[8]_i_1_n_3\,
      CO(3) => \testclk_cnt_reg[8]_i_1_n_4\,
      CO(2) => \testclk_cnt_reg[8]_i_1_n_5\,
      CO(1) => \testclk_cnt_reg[8]_i_1_n_6\,
      CO(0) => \testclk_cnt_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \testclk_cnt_reg[8]_i_1_n_8\,
      O(6) => \testclk_cnt_reg[8]_i_1_n_9\,
      O(5) => \testclk_cnt_reg[8]_i_1_n_10\,
      O(4) => \testclk_cnt_reg[8]_i_1_n_11\,
      O(3) => \testclk_cnt_reg[8]_i_1_n_12\,
      O(2) => \testclk_cnt_reg[8]_i_1_n_13\,
      O(1) => \testclk_cnt_reg[8]_i_1_n_14\,
      O(0) => \testclk_cnt_reg[8]_i_1_n_15\,
      S(7 downto 0) => testclk_cnt_reg(15 downto 8)
    );
\testclk_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_14\,
      Q => testclk_cnt_reg(9)
    );
\testclk_div4_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(3),
      Q => testclk_div4(0),
      S => tstclk_rst_dly2
    );
\testclk_div4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(0),
      Q => testclk_div4(1),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(1),
      Q => testclk_div4(2),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(2),
      Q => testclk_div4(3),
      R => tstclk_rst_dly2
    );
testclk_en_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en,
      Q => testclk_en_dly1,
      R => '0'
    );
testclk_en_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en_dly1,
      Q => testclk_en_dly2,
      R => '0'
    );
tstclk_rst_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_rst,
      Q => tstclk_rst_dly1,
      R => '0'
    );
tstclk_rst_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => tstclk_rst_dly1,
      Q => tstclk_rst_dly2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gtwiz_reset is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : out STD_LOGIC;
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gtwiz_reset;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_3 : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtrxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal gttxreset_out_i_3_n_0 : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal plllock_rx_sync : STD_LOGIC;
  signal plllock_tx_sync : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_2 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_3 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_2 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal sm_reset_rx_cdr_to_clr_i_3_n_0 : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_2_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_3_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_4_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_5_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_6_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_2_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_3_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_2_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_3_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal txuserrdy_out_i_3_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair108";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[2]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[2]_i_5\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[2]_i_7\ : label is "soft_lutpair102";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[2]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[2]_i_3\ : label is "soft_lutpair97";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gttxreset_out_i_3 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_datapath_int_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_pll_and_datapath_int_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of sm_reset_rx_pll_timer_clr_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of sm_reset_rx_pll_timer_sat_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of sm_reset_rx_pll_timer_sat_i_2 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_sat_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of sm_reset_tx_pll_timer_clr_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of sm_reset_tx_pll_timer_sat_i_2 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_sat_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of txuserrdy_out_i_3 : label is "soft_lutpair103";
begin
  \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ <= \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\;
  \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ <= \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\;
  \gen_gtwizard_gthe4.gttxreset_int\ <= \^gen_gtwizard_gthe4.gttxreset_int\;
  \gen_gtwizard_gthe4.rxprogdivreset_int\ <= \^gen_gtwizard_gthe4.rxprogdivreset_int\;
  \gen_gtwizard_gthe4.rxuserrdy_int\ <= \^gen_gtwizard_gthe4.rxuserrdy_int\;
  \gen_gtwizard_gthe4.txuserrdy_int\ <= \^gen_gtwizard_gthe4.txuserrdy_int\;
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF70000FFFFFF"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      I3 => sm_reset_all(2),
      I4 => sm_reset_all(1),
      I5 => sm_reset_all(0),
      O => \sm_reset_all__0\(0)
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \sm_reset_all__0\(1)
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \sm_reset_all__0\(2)
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => gtwiz_reset_rx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_all_timer_clr_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(0),
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(1),
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(2),
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_timer_sat,
      I1 => sm_reset_rx_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_rx[1]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFD8888DDDD8888"
    )
        port map (
      I0 => sm_reset_rx(1),
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => sm_reset_rx_timer_clr_reg_n_0,
      I4 => sm_reset_rx(2),
      I5 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      O => \sm_reset_rx__0\(2)
    );
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sm_reset_rx(0),
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_rx[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx(1),
      I1 => sm_reset_rx(2),
      O => sm_reset_rx_pll_timer_clr
    );
\FSM_sequential_sm_reset_rx[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_rx[2]_i_7_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_rxcdrlock_inst_n_2,
      D => \sm_reset_rx__0\(0),
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_rxcdrlock_inst_n_2,
      D => \sm_reset_rx__0\(1),
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_rxcdrlock_inst_n_2,
      D => \sm_reset_rx__0\(2),
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \sm_reset_tx__0\(2)
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_tx(1),
      I1 => sm_reset_tx(2),
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0,
      D => \sm_reset_tx__0\(0),
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0,
      D => \sm_reset_tx__0\(1),
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0,
      D => \sm_reset_tx__0\(2),
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_16
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_all_reg[0]_0\ => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      Q(2 downto 0) => sm_reset_all(2 downto 0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0)
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_17
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_18
     port map (
      D(1 downto 0) => \sm_reset_rx__0\(1 downto 0),
      \FSM_sequential_sm_reset_rx_reg[0]\ => \FSM_sequential_sm_reset_rx[1]_i_2_n_0\,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_pll_and_datapath_dly => gtwiz_reset_rx_pll_and_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_19
     port map (
      E(0) => bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]\ => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q(0) => sm_reset_tx(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_pll_and_datapath_dly => gtwiz_reset_tx_pll_and_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_20
     port map (
      D(1 downto 0) => \sm_reset_tx__0\(1 downto 0),
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_pll_and_datapath_dly => gtwiz_reset_tx_pll_and_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_21
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      sm_reset_rx_timer_clr_reg => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      sm_reset_rx_timer_clr_reg_0 => bit_synchronizer_plllock_rx_inst_n_2,
      sm_reset_rx_timer_clr_reg_1 => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_22
     port map (
      \FSM_sequential_sm_reset_tx_reg[0]\ => txuserrdy_out_i_3_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_userclk_tx_active_sync => gtwiz_reset_userclk_tx_active_sync,
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      i_in_out_reg_0 => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      plllock_tx_sync => plllock_tx_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_clr_reg_0 => gttxreset_out_i_3_n_0
    );
bit_synchronizer_plllock_rx_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_23
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_plllock_rx_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      cplllock_out(0) => cplllock_out(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_done_int_reg => \FSM_sequential_sm_reset_rx[1]_i_2_n_0\,
      gtwiz_reset_rx_done_int_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      plllock_rx_sync => plllock_rx_sync
    );
bit_synchronizer_plllock_tx_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_24
     port map (
      \FSM_sequential_sm_reset_tx_reg[0]\ => gttxreset_out_i_3_n_0,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      cplllock_out(0) => cplllock_out(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_done_int_reg => bit_synchronizer_plllock_tx_inst_n_1,
      gtwiz_reset_tx_done_int_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      gtwiz_reset_tx_done_int_reg_1 => sm_reset_tx_timer_clr_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_2,
      plllock_tx_sync => plllock_tx_sync,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_25
     port map (
      E(0) => bit_synchronizer_rxcdrlock_inst_n_2,
      \FSM_sequential_sm_reset_rx[2]_i_3_0\ => \FSM_sequential_sm_reset_rx[1]_i_2_n_0\,
      \FSM_sequential_sm_reset_rx_reg[0]\ => \FSM_sequential_sm_reset_rx[2]_i_4_n_0\,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => \FSM_sequential_sm_reset_rx[2]_i_7_n_0\,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      gtwiz_reset_rx_pll_and_datapath_dly => gtwiz_reset_rx_pll_and_datapath_dly,
      plllock_rx_sync => plllock_rx_sync,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => sm_reset_rx_cdr_to_clr_i_3_n_0,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_cdr_to_sat_reg => bit_synchronizer_rxcdrlock_inst_n_3,
      sm_reset_rx_pll_timer_clr => sm_reset_rx_pll_timer_clr
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gtrxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => \gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_3,
      Q => \gen_gtwizard_gthe4.gtrxreset_int\,
      R => '0'
    );
gttxreset_out_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => gttxreset_out_i_3_n_0
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_2,
      Q => \^gen_gtwizard_gthe4.gttxreset_int\,
      R => '0'
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F740"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_1,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_1,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB02"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer
     port map (
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0)
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_26
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[1]_0\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]_1\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_3,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      \gen_gtwizard_gthe4.gtrxreset_int\ => \gen_gtwizard_gthe4.gtrxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      gtrxreset_out_reg => \FSM_sequential_sm_reset_rx[1]_i_2_n_0\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      plllock_rx_sync => plllock_rx_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_out_reg_1 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      rxprogdivreset_out_reg => bit_synchronizer_rxcdrlock_inst_n_3
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_27
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_28
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_29
     port map (
      \FSM_sequential_sm_reset_tx_reg[0]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_3,
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      \FSM_sequential_sm_reset_tx_reg[1]_0\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \^gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \^gen_gtwizard_gthe4.txuserrdy_int\,
      gttxreset_out_reg => gttxreset_out_i_3_n_0,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_reset_userclk_tx_active_sync => gtwiz_reset_userclk_tx_active_sync,
      plllock_tx_sync => plllock_tx_sync,
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      txuserrdy_out_reg => txuserrdy_out_i_3_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_30
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_31
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_rx_done_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      rxusrclk2_in(0) => rxusrclk2_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer_32
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      txusrclk2_in(0) => txusrclk2_in(0)
    );
reset_synchronizer_txprogdivreset_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_33
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      in0 => in0,
      rst_in0 => rst_in0
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0003333BB33"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => sm_reset_rx(1),
      O => sm_reset_rx_cdr_to_clr_i_3_n_0
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      I1 => sm_reset_rx_cdr_to_ctr_reg(1),
      I2 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I3 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(18),
      I1 => sm_reset_rx_cdr_to_ctr_reg(19),
      I2 => sm_reset_rx_cdr_to_ctr_reg(16),
      I3 => sm_reset_rx_cdr_to_ctr_reg(17),
      I4 => sm_reset_rx_cdr_to_ctr_reg(14),
      I5 => sm_reset_rx_cdr_to_ctr_reg(15),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(25),
      I2 => sm_reset_rx_cdr_to_ctr_reg(22),
      I3 => sm_reset_rx_cdr_to_ctr_reg(23),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(20),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(13),
      I1 => sm_reset_rx_cdr_to_ctr_reg(12),
      I2 => sm_reset_rx_cdr_to_ctr_reg(10),
      I3 => sm_reset_rx_cdr_to_ctr_reg(11),
      I4 => sm_reset_rx_cdr_to_ctr_reg(9),
      I5 => sm_reset_rx_cdr_to_ctr_reg(8),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(6),
      I1 => sm_reset_rx_cdr_to_ctr_reg(7),
      I2 => sm_reset_rx_cdr_to_ctr_reg(4),
      I3 => sm_reset_rx_cdr_to_ctr_reg(5),
      I4 => sm_reset_rx_cdr_to_ctr_reg(3),
      I5 => sm_reset_rx_cdr_to_ctr_reg(2),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => sm_reset_rx_cdr_to_sat_i_2_n_0,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat_i_3_n_0,
      I1 => sm_reset_rx_cdr_to_sat_i_4_n_0,
      I2 => sm_reset_rx_cdr_to_sat_i_5_n_0,
      I3 => sm_reset_rx_cdr_to_sat_i_6_n_0,
      I4 => sm_reset_rx_cdr_to_ctr_reg(0),
      I5 => sm_reset_rx_cdr_to_ctr_reg(1),
      O => sm_reset_rx_cdr_to_sat_i_2_n_0
    );
sm_reset_rx_cdr_to_sat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(4),
      I1 => sm_reset_rx_cdr_to_ctr_reg(5),
      I2 => sm_reset_rx_cdr_to_ctr_reg(2),
      I3 => sm_reset_rx_cdr_to_ctr_reg(3),
      I4 => sm_reset_rx_cdr_to_ctr_reg(7),
      I5 => sm_reset_rx_cdr_to_ctr_reg(6),
      O => sm_reset_rx_cdr_to_sat_i_3_n_0
    );
sm_reset_rx_cdr_to_sat_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(22),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(20),
      I3 => sm_reset_rx_cdr_to_ctr_reg(21),
      I4 => sm_reset_rx_cdr_to_ctr_reg(25),
      I5 => sm_reset_rx_cdr_to_ctr_reg(24),
      O => sm_reset_rx_cdr_to_sat_i_4_n_0
    );
sm_reset_rx_cdr_to_sat_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(16),
      I1 => sm_reset_rx_cdr_to_ctr_reg(17),
      I2 => sm_reset_rx_cdr_to_ctr_reg(15),
      I3 => sm_reset_rx_cdr_to_ctr_reg(14),
      I4 => sm_reset_rx_cdr_to_ctr_reg(19),
      I5 => sm_reset_rx_cdr_to_ctr_reg(18),
      O => sm_reset_rx_cdr_to_sat_i_5_n_0
    );
sm_reset_rx_cdr_to_sat_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(10),
      I1 => sm_reset_rx_cdr_to_ctr_reg(11),
      I2 => sm_reset_rx_cdr_to_ctr_reg(8),
      I3 => sm_reset_rx_cdr_to_ctr_reg(9),
      I4 => sm_reset_rx_cdr_to_ctr_reg(12),
      I5 => sm_reset_rx_cdr_to_ctr_reg(13),
      O => sm_reset_rx_cdr_to_sat_i_6_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__3\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__3\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \p_0_in__3\(2)
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \p_0_in__3\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__3\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(4),
      I1 => sm_reset_rx_pll_timer_ctr_reg(2),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(1),
      I4 => sm_reset_rx_pll_timer_ctr_reg(3),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__3\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__3\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__3\(7)
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__3\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(2),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(0),
      I4 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I3 => sm_reset_rx_pll_timer_ctr_reg(7),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__3\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(9),
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(7),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(4),
      I1 => sm_reset_rx_pll_timer_ctr_reg(2),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(1),
      I4 => sm_reset_rx_pll_timer_ctr_reg(3),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(2),
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx_pll_timer_sat_i_2_n_0,
      I2 => sm_reset_rx_pll_timer_sat_i_3_n_0,
      I3 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(2),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => sm_reset_rx_pll_timer_sat_i_2_n_0
    );
sm_reset_rx_pll_timer_sat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => sm_reset_rx_pll_timer_ctr_reg(7),
      I2 => sm_reset_rx_pll_timer_ctr_reg(5),
      I3 => sm_reset_rx_pll_timer_ctr_reg(4),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      I5 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => sm_reset_rx_pll_timer_sat_i_3_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEF1101"
    )
        port map (
      I0 => sm_reset_tx(1),
      I1 => sm_reset_tx(2),
      I2 => sm_reset_tx(0),
      I3 => sm_reset_tx_pll_timer_sat,
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__2\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__2\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \p_0_in__2\(2)
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \p_0_in__2\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__2\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(4),
      I1 => sm_reset_tx_pll_timer_ctr_reg(2),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(1),
      I4 => sm_reset_tx_pll_timer_ctr_reg(3),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__2\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__2\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__2\(7)
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__2\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(2),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(0),
      I4 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I3 => sm_reset_tx_pll_timer_ctr_reg(7),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__2\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(9),
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(7),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(4),
      I1 => sm_reset_tx_pll_timer_ctr_reg(2),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(1),
      I4 => sm_reset_tx_pll_timer_ctr_reg(3),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__2\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__2\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__2\(2),
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__2\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__2\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__2\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__2\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__2\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__2\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__2\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx_pll_timer_sat_i_2_n_0,
      I2 => sm_reset_tx_pll_timer_sat_i_3_n_0,
      I3 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(2),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => sm_reset_tx_pll_timer_sat_i_2_n_0
    );
sm_reset_tx_pll_timer_sat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => sm_reset_tx_pll_timer_ctr_reg(7),
      I2 => sm_reset_tx_pll_timer_ctr_reg(5),
      I3 => sm_reset_tx_pll_timer_ctr_reg(4),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      I5 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => sm_reset_tx_pll_timer_sat_i_3_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => \p_0_in__1\
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => p_1_in(0)
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => p_1_in(1)
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => p_1_in(2)
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \p_0_in__1\,
      D => p_1_in(0),
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \p_0_in__1\,
      D => p_1_in(1),
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \p_0_in__1\,
      D => p_1_in(2),
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sm_reset_tx(1),
      I1 => sm_reset_tx(2),
      I2 => sm_reset_tx_timer_clr_reg_n_0,
      I3 => sm_reset_tx_timer_sat,
      O => txuserrdy_out_i_3_n_0
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_3,
      Q => \^gen_gtwizard_gthe4.txuserrdy_int\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_builtin_extdepth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
end cpu_block_aurora_64b66b_0_1_builtin_extdepth;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_builtin_extdepth is
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
begin
\gonep.inst_prim\: entity work.cpu_block_aurora_64b66b_0_1_builtin_prim
     port map (
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 0) => dout(71 downto 0),
      empty => empty,
      full => full,
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      underflow => underflow,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
\rst_val_sym.gextw_sym[1].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[1].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_AURORA_LANE is
  port (
    lane_up_flop_i : out STD_LOGIC;
    tx_reset_i : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rst_pma_init_usrclk : out STD_LOGIC;
    rx_pe_data_v_i : out STD_LOGIC;
    illegal_btf_i : out STD_LOGIC;
    RX_IDLE : out STD_LOGIC;
    rx_polarity_r_reg : out STD_LOGIC;
    check_polarity_r_reg : out STD_LOGIC;
    hard_err_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    remote_ready_i : out STD_LOGIC;
    SOFT_ERR_reg : out STD_LOGIC;
    reset_lanes_c : out STD_LOGIC;
    \TX_DATA_reg[44]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \RX_PE_DATA_reg[0]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    in0 : in STD_LOGIC;
    stg5_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    rxdatavalid_i : in STD_LOGIC;
    SOFT_ERR_reg_0 : in STD_LOGIC;
    \RX_DATA_REG_reg[0]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 65 downto 0 );
    HARD_ERR_reg : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    tx_pe_data_v_i : in STD_LOGIC;
    TX_HEADER_1_reg : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[5]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \TX_DATA_reg[59]\ : in STD_LOGIC;
    \TX_DATA_reg[55]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_0\ : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_AURORA_LANE;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_AURORA_LANE is
  signal \^lane_up_flop_i\ : STD_LOGIC;
begin
  lane_up_flop_i <= \^lane_up_flop_i\;
err_detect_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ERR_DETECT
     port map (
      HARD_ERR_reg_0 => stg5_reg,
      HARD_ERR_reg_1 => HARD_ERR_reg,
      SOFT_ERR_reg_0 => SOFT_ERR_reg,
      SOFT_ERR_reg_1 => SOFT_ERR_reg_0,
      channel_up_tx_if => channel_up_tx_if,
      hard_err_i => hard_err_i
    );
lane_init_sm_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_LANE_INIT_SM
     port map (
      SR(0) => SR(0),
      check_polarity_r_reg_0 => check_polarity_r_reg,
      enable_err_detect_i => enable_err_detect_i,
      gen_na_idles_i => gen_na_idles_i,
      in0 => in0,
      lane_up_flop_i_0 => \^lane_up_flop_i\,
      ready_r_reg0 => ready_r_reg0,
      reset_count_r0 => reset_count_r0,
      reset_lanes_c => reset_lanes_c,
      reset_lanes_i => reset_lanes_i,
      rst_r_reg_0 => tx_reset_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_polarity_r_reg_0 => rx_polarity_r_reg,
      s_level_out_d5_reg => stg5_reg
    );
sym_dec_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SYM_DEC
     port map (
      \RX_DATA_REG_reg[0]_0\ => stg5_reg,
      \RX_DATA_REG_reg[0]_1\ => \RX_DATA_REG_reg[0]\,
      RX_IDLE => RX_IDLE,
      \RX_PE_DATA_reg[0]_0\(63 downto 0) => \RX_PE_DATA_reg[0]\(63 downto 0),
      SR(0) => SR(0),
      dout(65 downto 0) => dout(65 downto 0),
      illegal_btf_i => illegal_btf_i,
      \remote_rdy_cntr_reg[2]_0\ => \^lane_up_flop_i\,
      remote_ready_i => remote_ready_i,
      rx_pe_data_v_i => rx_pe_data_v_i,
      rxdatavalid_i => rxdatavalid_i
    );
sym_gen_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SYM_GEN
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(59 downto 0) => Q(59 downto 0),
      \SCRAMBLED_DATA_OUT_reg[5]\(11 downto 0) => \SCRAMBLED_DATA_OUT_reg[5]\(11 downto 0),
      \TX_DATA_reg[44]_0\(5 downto 0) => \TX_DATA_reg[44]\(5 downto 0),
      \TX_DATA_reg[55]_0\(3 downto 0) => \TX_DATA_reg[55]\(3 downto 0),
      \TX_DATA_reg[59]_0\ => \TX_DATA_reg[59]\,
      \TX_DATA_reg[63]_0\(57 downto 0) => \TX_DATA_reg[63]\(57 downto 0),
      \TX_DATA_reg[63]_1\ => \TX_DATA_reg[63]_0\,
      TX_HEADER_1_reg_0 => TX_HEADER_1_reg,
      channel_up_tx_if => channel_up_tx_if,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg => stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg,
      stg5_reg => rst_pma_init_usrclk,
      stg5_reg_0 => stg5_reg,
      tx_pe_data_v_i => tx_pe_data_v_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx is
  port (
    i_in_out_reg : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_TXPROGDIVRESET_OUT : out STD_LOGIC;
    status_store_reg_0 : out STD_LOGIC;
    cal_fail_store_reg_0 : out STD_LOGIC;
    mask_user_in_reg_0 : out STD_LOGIC;
    cpllpd_int_reg_0 : out STD_LOGIC;
    cpllreset_int_reg_0 : out STD_LOGIC;
    wr : out STD_LOGIC;
    rd_reg_0 : out STD_LOGIC;
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    USER_CPLLLOCK_OUT_reg_0 : out STD_LOGIC;
    txprogdivreset_int : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    \wait_ctr_reg[15]_0\ : out STD_LOGIC;
    \wait_ctr_reg[12]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \wait_ctr_reg[3]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[8]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[23]_0\ : out STD_LOGIC;
    \drp_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gt0_drpdi[15]\ : out STD_LOGIC;
    \gt0_drpaddr[0]\ : out STD_LOGIC;
    \gt0_drpaddr[5]\ : out STD_LOGIC;
    \gt0_drpaddr[6]\ : out STD_LOGIC;
    \gt0_drpaddr[4]\ : out STD_LOGIC;
    \gt0_drpaddr[4]_0\ : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    rst_in_out_reg : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[4]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[15]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[1]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[14]_0\ : out STD_LOGIC;
    \repeat_ctr_reg[3]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[27]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[22]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[21]_0\ : out STD_LOGIC;
    \gt0_drpaddr[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \daddr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GTHE4_CPLLLOCK_IN : in STD_LOGIC;
    in0 : in STD_LOGIC;
    GTHE4_TXPRGDIVRESETDONE_IN : in STD_LOGIC;
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_store_reg_1 : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_1 : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    mask_user_in_reg_1 : in STD_LOGIC;
    cpllpd_int_reg_1 : in STD_LOGIC;
    cpllreset_int_reg_1 : in STD_LOGIC;
    wr_reg_0 : in STD_LOGIC;
    rd_reg_1 : in STD_LOGIC;
    USER_TXPRGDIVRESETDONE_OUT_reg_0 : in STD_LOGIC;
    txprogdivreset_int_reg_0 : in STD_LOGIC;
    den_reg_0 : in STD_LOGIC;
    dwe_reg_0 : in STD_LOGIC;
    cal_on_tx_drdy : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_i_reg[7]\ : in STD_LOGIC;
    \progdiv_cfg_store_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^user_cplllock_out_reg_0\ : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_0 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_1 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_10 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_11 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_12 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_13 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_14 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_15 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_16 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_17 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_2 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_22 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_23 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_24 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_25 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_26 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_27 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_28 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_29 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_3 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_30 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_31 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_32 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_33 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_34 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_35 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_36 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_37 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_4 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_5 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_6 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_7 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_8 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_9 : STD_LOGIC;
  signal \addr_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \addr_i[7]_i_3_n_0\ : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst0_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst1_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst2_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprogdivreset_inst_n_0 : STD_LOGIC;
  signal \^cal_fail_store_reg_0\ : STD_LOGIC;
  signal cpll_cal_state : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal cpll_cal_state2 : STD_LOGIC;
  signal cpll_cal_state26_in : STD_LOGIC;
  signal cpll_cal_state2_carry_n_0 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_1 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_2 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_3 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_4 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_5 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_6 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_7 : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \cpll_cal_state[11]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[11]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[12]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[13]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[13]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[13]_i_5_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[14]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[14]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[16]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[19]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[20]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[20]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[22]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[23]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[23]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[23]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[23]_i_5_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[25]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[25]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[27]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[27]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[29]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[30]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[31]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[31]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[31]_i_5_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[31]_i_6_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[31]_i_7_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[5]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[5]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[9]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[9]_i_3_n_0\ : STD_LOGIC;
  signal \^cpll_cal_state_reg[15]_0\ : STD_LOGIC;
  signal \^cpll_cal_state_reg[23]_0\ : STD_LOGIC;
  signal \^cpll_cal_state_reg[8]_0\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[29]\ : STD_LOGIC;
  signal cpllpd_int_i_3_n_0 : STD_LOGIC;
  signal daddr0_in : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \daddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_2_n_0\ : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal di_msk : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal \di_msk[0]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[0]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_5_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_5_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \drp_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \drp_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \^drp_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[3]\ : STD_LOGIC;
  signal freq_counter_rst_i_4_n_0 : STD_LOGIC;
  signal \^mask_user_in_reg_0\ : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal \progclk_sel_store[14]_i_1_n_0\ : STD_LOGIC;
  signal \progclk_sel_store[14]_i_2_n_0\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[9]\ : STD_LOGIC;
  signal progdiv_cfg_store : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \progdiv_cfg_store[15]_i_1_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_3_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_4_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[9]\ : STD_LOGIC;
  signal \^rd_reg_0\ : STD_LOGIC;
  signal \repeat_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \^status_store_reg_0\ : STD_LOGIC;
  signal txoutclkmon : STD_LOGIC;
  signal txoutclksel_int : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \txoutclksel_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \^txprogdivreset_int\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_0\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_9\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_9\ : STD_LOGIC;
  signal wait_ctr0_carry_n_0 : STD_LOGIC;
  signal wait_ctr0_carry_n_1 : STD_LOGIC;
  signal wait_ctr0_carry_n_10 : STD_LOGIC;
  signal wait_ctr0_carry_n_11 : STD_LOGIC;
  signal wait_ctr0_carry_n_12 : STD_LOGIC;
  signal wait_ctr0_carry_n_13 : STD_LOGIC;
  signal wait_ctr0_carry_n_14 : STD_LOGIC;
  signal wait_ctr0_carry_n_15 : STD_LOGIC;
  signal wait_ctr0_carry_n_2 : STD_LOGIC;
  signal wait_ctr0_carry_n_3 : STD_LOGIC;
  signal wait_ctr0_carry_n_4 : STD_LOGIC;
  signal wait_ctr0_carry_n_5 : STD_LOGIC;
  signal wait_ctr0_carry_n_6 : STD_LOGIC;
  signal wait_ctr0_carry_n_7 : STD_LOGIC;
  signal wait_ctr0_carry_n_8 : STD_LOGIC;
  signal wait_ctr0_carry_n_9 : STD_LOGIC;
  signal \wait_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[13]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[14]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[15]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[16]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[17]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[18]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[19]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[20]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[21]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[22]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[23]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_10_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_12_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_13_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_14_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_15_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_16_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_17_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_18_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_19_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_20_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_21_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_22_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[7]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \^wait_ctr_reg[12]_0\ : STD_LOGIC;
  signal \^wait_ctr_reg[15]_0\ : STD_LOGIC;
  signal \^wait_ctr_reg[3]_0\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[11]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[12]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[13]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[14]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[15]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[16]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[17]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[18]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[19]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[20]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[21]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[22]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[23]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[24]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[9]\ : STD_LOGIC;
  signal \^wr\ : STD_LOGIC;
  signal x0e1_store : STD_LOGIC;
  signal NLW_cpll_cal_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_i[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \addr_i[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \addr_i[2]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \addr_i[5]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \addr_i[7]_i_3\ : label is "soft_lutpair78";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufg_gt_txoutclkmon_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_txoutclkmon_inst : label is "MLO";
  attribute SOFT_HLUTNM of cal_fail_store_i_6 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \cpll_cal_state[11]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \cpll_cal_state[11]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \cpll_cal_state[11]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \cpll_cal_state[12]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \cpll_cal_state[13]_i_4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpll_cal_state[14]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \cpll_cal_state[16]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \cpll_cal_state[19]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \cpll_cal_state[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \cpll_cal_state[22]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cpll_cal_state[23]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \cpll_cal_state[23]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cpll_cal_state[23]_i_5\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \cpll_cal_state[24]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \cpll_cal_state[25]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \cpll_cal_state[26]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cpll_cal_state[27]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cpll_cal_state[27]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \cpll_cal_state[28]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \cpll_cal_state[29]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \cpll_cal_state[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \cpll_cal_state[30]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \cpll_cal_state[31]_i_6\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \cpll_cal_state[31]_i_7\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cpll_cal_state[6]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \cpll_cal_state[8]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \cpll_cal_state[9]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \daddr[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \daddr[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \daddr[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \daddr[5]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \data_i[15]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \di_msk[11]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \di_msk[14]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \di_msk[15]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \di_msk[15]_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \di_msk[15]_i_5\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \di_msk[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \drp_state[0]_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[2]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \drp_state[3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \drp_state[5]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \drp_state[6]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \progdiv_cfg_store[15]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \progdiv_cfg_store[15]_i_4\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of rd_i_2 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \repeat_ctr[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of status_store_i_2 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_10\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_16\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_20\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_8\ : label is "soft_lutpair67";
begin
  AR(0) <= \^ar\(0);
  Q(14 downto 0) <= \^q\(14 downto 0);
  USER_CPLLLOCK_OUT_reg_0 <= \^user_cplllock_out_reg_0\;
  cal_fail_store_reg_0 <= \^cal_fail_store_reg_0\;
  \cpll_cal_state_reg[15]_0\ <= \^cpll_cal_state_reg[15]_0\;
  \cpll_cal_state_reg[23]_0\ <= \^cpll_cal_state_reg[23]_0\;
  \cpll_cal_state_reg[8]_0\ <= \^cpll_cal_state_reg[8]_0\;
  \drp_state_reg[6]_0\(4 downto 0) <= \^drp_state_reg[6]_0\(4 downto 0);
  mask_user_in_reg_0 <= \^mask_user_in_reg_0\;
  rd_reg_0 <= \^rd_reg_0\;
  status_store_reg_0 <= \^status_store_reg_0\;
  txprogdivreset_int <= \^txprogdivreset_int\;
  \wait_ctr_reg[12]_0\ <= \^wait_ctr_reg[12]_0\;
  \wait_ctr_reg[15]_0\ <= \^wait_ctr_reg[15]_0\;
  \wait_ctr_reg[3]_0\ <= \^wait_ctr_reg[3]_0\;
  wr <= \^wr\;
USER_CPLLLOCK_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_cplllock_inst_n_1,
      Q => \^user_cplllock_out_reg_0\,
      R => '0'
    );
USER_TXPRGDIVRESETDONE_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => USER_TXPRGDIVRESETDONE_OUT_reg_0,
      Q => txprgdivresetdone_out(0),
      R => '0'
    );
U_TXOUTCLK_FREQ_COUNTER: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_freq_counter
     port map (
      AS(0) => \^ar\(0),
      CO(0) => cpll_cal_state2,
      D(1) => cpll_cal_state(21),
      D(0) => cpll_cal_state(13),
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_22,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      Q(5) => \cpll_cal_state_reg_n_0_[27]\,
      Q(4) => p_2_in8_in,
      Q(3) => p_11_in,
      Q(2) => \^q\(6),
      Q(1) => \cpll_cal_state_reg_n_0_[12]\,
      Q(0) => \^q\(0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_2,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_3,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_4,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_5,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_6,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_7,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_8,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_9,
      \cpll_cal_state_reg[13]\ => \cpll_cal_state[23]_i_2_n_0\,
      \cpll_cal_state_reg[13]_0\ => \cpll_cal_state[13]_i_3_n_0\,
      \cpll_cal_state_reg[13]_1\ => \^wait_ctr_reg[3]_0\,
      \cpll_cal_state_reg[13]_2\ => \cpll_cal_state[13]_i_4_n_0\,
      \cpll_cal_state_reg[13]_3\ => \repeat_ctr_reg_n_0_[3]\,
      \cpll_cal_state_reg[13]_4\ => \cpll_cal_state[13]_i_5_n_0\,
      \cpll_cal_state_reg[21]\ => \cpll_cal_state[22]_i_2_n_0\,
      \cpll_cal_state_reg[21]_0\(0) => \^drp_state_reg[6]_0\(4),
      \cpll_cal_state_reg[21]_1\ => \repeat_ctr_reg_n_0_[1]\,
      \cpll_cal_state_reg[21]_2\ => \repeat_ctr_reg_n_0_[0]\,
      \cpll_cal_state_reg[21]_3\ => \repeat_ctr_reg_n_0_[2]\,
      \cpll_cal_state_reg[27]\ => \cpll_cal_state_reg[27]_0\,
      done_o_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_0,
      drpclk_in(0) => drpclk_in(0),
      \freq_cnt_o_reg[14]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_10,
      \freq_cnt_o_reg[14]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_11,
      \freq_cnt_o_reg[14]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_12,
      \freq_cnt_o_reg[14]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_13,
      \freq_cnt_o_reg[14]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_14,
      \freq_cnt_o_reg[14]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_15,
      \freq_cnt_o_reg[14]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_16,
      \freq_cnt_o_reg[14]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_17,
      \freq_cnt_o_reg[15]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      \freq_cnt_o_reg[15]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      \freq_cnt_o_reg[15]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      \freq_cnt_o_reg[15]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      \freq_cnt_o_reg[15]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      \freq_cnt_o_reg[15]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      \freq_cnt_o_reg[15]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      \freq_cnt_o_reg[16]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      \freq_cnt_o_reg[16]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      \freq_cnt_o_reg[17]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      \repeat_ctr_reg[3]\ => \repeat_ctr_reg[3]_0\,
      \repeat_ctr_reg[3]_0\(0) => AS(0),
      \repeat_ctr_reg[3]_1\ => \repeat_ctr[3]_i_3_n_0\,
      \repeat_ctr_reg[3]_2\(0) => cpll_cal_state26_in,
      rst_in_out_reg => U_TXOUTCLK_FREQ_COUNTER_n_1,
      txoutclkmon => txoutclkmon
    );
\addr_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drpaddr_in(0),
      I1 => \addr_i[2]_i_3_n_0\,
      O => \gt0_drpaddr[0]\
    );
\addr_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => drpaddr_in(1),
      I1 => \addr_i[2]_i_3_n_0\,
      I2 => drprst_in_sync,
      O => \gt0_drpaddr[2]\(0)
    );
\addr_i[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => drpaddr_in(2),
      I1 => \addr_i[2]_i_3_n_0\,
      I2 => drprst_in_sync,
      O => \gt0_drpaddr[2]\(1)
    );
\addr_i[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40010000"
    )
        port map (
      I0 => \addr_i[7]_i_3_n_0\,
      I1 => drpaddr_in(4),
      I2 => drpaddr_in(5),
      I3 => drpaddr_in(1),
      I4 => \addr_i_reg[7]\,
      O => \addr_i[2]_i_3_n_0\
    );
\addr_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000000"
    )
        port map (
      I0 => \addr_i_reg[7]\,
      I1 => drpaddr_in(4),
      I2 => drpaddr_in(5),
      I3 => drpaddr_in(1),
      I4 => \addr_i[7]_i_3_n_0\,
      I5 => drpaddr_in(3),
      O => \gt0_drpaddr[4]_0\
    );
\addr_i[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drpaddr_in(5),
      I1 => \addr_i[2]_i_3_n_0\,
      O => \gt0_drpaddr[5]\
    );
\addr_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drpaddr_in(6),
      I1 => \addr_i[2]_i_3_n_0\,
      O => \gt0_drpaddr[6]\
    );
\addr_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \addr_i_reg[7]\,
      I1 => drpaddr_in(4),
      I2 => drpaddr_in(5),
      I3 => drpaddr_in(1),
      I4 => \addr_i[7]_i_3_n_0\,
      I5 => drpaddr_in(7),
      O => \gt0_drpaddr[4]\
    );
\addr_i[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => drpwe_in(0),
      I1 => \^q\(14),
      I2 => drpaddr_in(0),
      I3 => \^q\(0),
      O => \addr_i[7]_i_3_n_0\
    );
bit_synchronizer_cplllock_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_37
     port map (
      AS(0) => AS(0),
      GTHE4_CPLLLOCK_IN => GTHE4_CPLLLOCK_IN,
      Q(5) => \^q\(13),
      Q(4) => \cpll_cal_state_reg_n_0_[27]\,
      Q(3) => \^q\(11),
      Q(2) => p_2_in8_in,
      Q(1) => p_11_in,
      Q(0) => \^q\(0),
      USER_CPLLLOCK_OUT_reg => \^mask_user_in_reg_0\,
      cal_fail_store_reg => \^cpll_cal_state_reg[23]_0\,
      \cpll_cal_state_reg[0]\ => bit_synchronizer_cplllock_inst_n_1,
      \cpll_cal_state_reg[22]\ => \cpll_cal_state_reg[22]_0\,
      drpclk_in(0) => drpclk_in(0)
    );
bit_synchronizer_txoutclksel_inst0: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_38
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst0_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ => \^mask_user_in_reg_0\,
      txoutclksel_in(0) => txoutclksel_in(0),
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txoutclksel_inst1: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_39
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst1_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ => \^mask_user_in_reg_0\,
      txoutclksel_in(0) => txoutclksel_in(1)
    );
bit_synchronizer_txoutclksel_inst2: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_40
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst2_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ => \^mask_user_in_reg_0\,
      txoutclksel_in(0) => txoutclksel_in(2),
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txprgdivresetdone_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_41
     port map (
      D(4 downto 2) => cpll_cal_state(31 downto 29),
      D(1 downto 0) => cpll_cal_state(20 downto 19),
      GTHE4_TXPRGDIVRESETDONE_IN => GTHE4_TXPRGDIVRESETDONE_IN,
      Q(11 downto 10) => \^q\(14 downto 13),
      Q(9) => \cpll_cal_state_reg_n_0_[29]\,
      Q(8) => \^q\(12),
      Q(7) => \cpll_cal_state_reg_n_0_[27]\,
      Q(6) => p_3_in,
      Q(5) => p_11_in,
      Q(4) => p_12_in,
      Q(3) => \^q\(10),
      Q(2) => p_14_in,
      Q(1) => \^q\(9),
      Q(0) => \^q\(7),
      \cpll_cal_state_reg[14]\ => \cpll_cal_state_reg[14]_0\,
      \cpll_cal_state_reg[19]\ => \cpll_cal_state[19]_i_2_n_0\,
      \cpll_cal_state_reg[19]_0\ => \^wait_ctr_reg[3]_0\,
      \cpll_cal_state_reg[20]\ => \cpll_cal_state[20]_i_2_n_0\,
      \cpll_cal_state_reg[20]_0\ => \cpll_cal_state[20]_i_4_n_0\,
      \cpll_cal_state_reg[20]_1\ => U_TXOUTCLK_FREQ_COUNTER_n_0,
      \cpll_cal_state_reg[20]_2\ => \wait_ctr[24]_i_10_n_0\,
      \cpll_cal_state_reg[29]\ => \cpll_cal_state[31]_i_2_n_0\,
      \cpll_cal_state_reg[29]_0\ => \cpll_cal_state[29]_i_2_n_0\,
      \cpll_cal_state_reg[30]\ => \^cal_fail_store_reg_0\,
      \cpll_cal_state_reg[30]_0\ => \cpll_cal_state[30]_i_2_n_0\,
      drpclk_in(0) => drpclk_in(0),
      freq_counter_rst_reg => \wait_ctr[24]_i_14_n_0\,
      freq_counter_rst_reg_0 => freq_counter_rst_i_4_n_0,
      i_in_out_reg_0 => i_in_out_reg
    );
bit_synchronizer_txprogdivreset_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_42
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => in0,
      \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ => \^mask_user_in_reg_0\,
      txprogdivreset_int => \^txprogdivreset_int\,
      txprogdivreset_int_reg => bit_synchronizer_txprogdivreset_inst_n_0
    );
bufg_gt_txoutclkmon_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => '1',
      CLR => lopt_1,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk_out(0),
      O => txoutclkmon
    );
cal_fail_store_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => \^q\(7),
      I3 => \^q\(10),
      I4 => p_14_in,
      I5 => p_12_in,
      O => \^cpll_cal_state_reg[15]_0\
    );
cal_fail_store_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \cpll_cal_state[9]_i_3_n_0\,
      I1 => \cpll_cal_state[25]_i_3_n_0\,
      I2 => AS(0),
      O => rst_in_out_reg_0
    );
cal_fail_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cal_fail_store_reg_1,
      Q => \^cal_fail_store_reg_0\,
      R => '0'
    );
cpll_cal_state2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => cpll_cal_state2_carry_n_0,
      CO(6) => cpll_cal_state2_carry_n_1,
      CO(5) => cpll_cal_state2_carry_n_2,
      CO(4) => cpll_cal_state2_carry_n_3,
      CO(3) => cpll_cal_state2_carry_n_4,
      CO(2) => cpll_cal_state2_carry_n_5,
      CO(1) => cpll_cal_state2_carry_n_6,
      CO(0) => cpll_cal_state2_carry_n_7,
      DI(7) => '0',
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_22,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      DI(0) => '0',
      O(7 downto 0) => NLW_cpll_cal_state2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_10,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_11,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_12,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_13,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_14,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_15,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_16,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_17
    );
\cpll_cal_state2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => cpll_cal_state2_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_37
    );
\cpll_cal_state2_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CO(6) => \cpll_cal_state2_inferred__0/i__carry_n_1\,
      CO(5) => \cpll_cal_state2_inferred__0/i__carry_n_2\,
      CO(4) => \cpll_cal_state2_inferred__0/i__carry_n_3\,
      CO(3) => \cpll_cal_state2_inferred__0/i__carry_n_4\,
      CO(2) => \cpll_cal_state2_inferred__0/i__carry_n_5\,
      CO(1) => \cpll_cal_state2_inferred__0/i__carry_n_6\,
      CO(0) => \cpll_cal_state2_inferred__0/i__carry_n_7\,
      DI(7) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      DI(1) => '0',
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_2,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_3,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_4,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_5,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_6,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_7,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_8,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_9
    );
\cpll_cal_state2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state26_in,
      DI(7 downto 1) => B"0000000",
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_36
    );
\cpll_cal_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000404000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \cpll_cal_state[11]_i_2_n_0\,
      I2 => p_0_in3_in,
      I3 => \^drp_state_reg[6]_0\(4),
      I4 => p_4_in,
      I5 => \^q\(4),
      O => cpll_cal_state(10)
    );
\cpll_cal_state[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A008"
    )
        port map (
      I0 => \cpll_cal_state[11]_i_2_n_0\,
      I1 => \^q\(5),
      I2 => \^drp_state_reg[6]_0\(4),
      I3 => \^q\(4),
      I4 => \cpll_cal_state[11]_i_3_n_0\,
      O => cpll_cal_state(11)
    );
\cpll_cal_state[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \cpll_cal_state[9]_i_3_n_0\,
      I1 => \cpll_cal_state[25]_i_3_n_0\,
      I2 => p_25_in,
      I3 => \^q\(2),
      O => \cpll_cal_state[11]_i_2_n_0\
    );
\cpll_cal_state[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \^q\(3),
      I2 => p_4_in,
      O => \cpll_cal_state[11]_i_3_n_0\
    );
\cpll_cal_state[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \cpll_cal_state[12]_i_2_n_0\,
      I1 => \^drp_state_reg[6]_0\(4),
      I2 => p_4_in,
      I3 => \^q\(5),
      I4 => p_0_in3_in,
      I5 => \^q\(4),
      O => cpll_cal_state(12)
    );
\cpll_cal_state[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(2),
      I1 => p_25_in,
      I2 => \cpll_cal_state[25]_i_3_n_0\,
      I3 => \cpll_cal_state[9]_i_3_n_0\,
      I4 => \^q\(3),
      O => \cpll_cal_state[12]_i_2_n_0\
    );
\cpll_cal_state[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_4_in,
      I1 => \^q\(3),
      I2 => p_0_in3_in,
      I3 => p_25_in,
      I4 => \^q\(2),
      I5 => \di_msk[14]_i_3_n_0\,
      O => \cpll_cal_state[13]_i_3_n_0\
    );
\cpll_cal_state[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[1]\,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      O => \cpll_cal_state[13]_i_4_n_0\
    );
\cpll_cal_state[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[12]\,
      I1 => \cpll_cal_state[31]_i_7_n_0\,
      I2 => \cpll_cal_state[11]_i_3_n_0\,
      I3 => \^q\(6),
      I4 => \cpll_cal_state[23]_i_4_n_0\,
      I5 => \^cpll_cal_state_reg[15]_0\,
      O => \cpll_cal_state[13]_i_5_n_0\
    );
\cpll_cal_state[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AAAA00800080"
    )
        port map (
      I0 => \cpll_cal_state[23]_i_2_n_0\,
      I1 => \^q\(7),
      I2 => \^wait_ctr_reg[12]_0\,
      I3 => \cpll_cal_state[14]_i_2_n_0\,
      I4 => \cpll_cal_state[14]_i_3_n_0\,
      I5 => \^wait_ctr_reg[3]_0\,
      O => cpll_cal_state(14)
    );
\cpll_cal_state[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \cpll_cal_state[9]_i_3_n_0\,
      I1 => \^q\(11),
      I2 => p_11_in,
      I3 => p_2_in8_in,
      I4 => \^cpll_cal_state_reg[15]_0\,
      O => \cpll_cal_state[14]_i_2_n_0\
    );
\cpll_cal_state[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \cpll_cal_state[11]_i_3_n_0\,
      I1 => p_25_in,
      I2 => \^q\(2),
      I3 => \di_msk[14]_i_3_n_0\,
      I4 => \cpll_cal_state_reg_n_0_[12]\,
      I5 => \^q\(6),
      O => \cpll_cal_state[14]_i_3_n_0\
    );
\cpll_cal_state[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00405540"
    )
        port map (
      I0 => \cpll_cal_state[16]_i_2_n_0\,
      I1 => \^wait_ctr_reg[15]_0\,
      I2 => \^q\(8),
      I3 => \^q\(7),
      I4 => \^wait_ctr_reg[12]_0\,
      O => cpll_cal_state(15)
    );
\cpll_cal_state[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003A30"
    )
        port map (
      I0 => \^wait_ctr_reg[12]_0\,
      I1 => \^wait_ctr_reg[15]_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(7),
      I5 => \cpll_cal_state[16]_i_2_n_0\,
      O => cpll_cal_state(16)
    );
\cpll_cal_state[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF08FFFF"
    )
        port map (
      I0 => \cpll_cal_state[31]_i_4_n_0\,
      I1 => \^cpll_cal_state_reg[15]_0\,
      I2 => \cpll_cal_state[23]_i_4_n_0\,
      I3 => \cpll_cal_state[9]_i_3_n_0\,
      I4 => \cpll_cal_state[25]_i_3_n_0\,
      O => \cpll_cal_state[16]_i_2_n_0\
    );
\cpll_cal_state[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \cpll_cal_state[20]_i_2_n_0\,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \wait_ctr[24]_i_10_n_0\,
      I4 => \^wait_ctr_reg[15]_0\,
      I5 => p_14_in,
      O => cpll_cal_state(17)
    );
\cpll_cal_state[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000044444444"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => \wait_ctr[24]_i_16_n_0\,
      I3 => \cpll_cal_state[17]_i_3_n_0\,
      I4 => \wait_ctr_reg_n_0_[12]\,
      I5 => \wait_ctr[24]_i_14_n_0\,
      O => \cpll_cal_state[17]_i_2_n_0\
    );
\cpll_cal_state[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[6]\,
      I1 => \wait_ctr_reg_n_0_[5]\,
      I2 => \wait_ctr_reg_n_0_[11]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[3]\,
      I5 => \wait_ctr_reg_n_0_[4]\,
      O => \cpll_cal_state[17]_i_3_n_0\
    );
\cpll_cal_state[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0808"
    )
        port map (
      I0 => \cpll_cal_state[19]_i_2_n_0\,
      I1 => p_14_in,
      I2 => \^wait_ctr_reg[15]_0\,
      I3 => \^wait_ctr_reg[3]_0\,
      I4 => \^q\(10),
      O => cpll_cal_state(18)
    );
\cpll_cal_state[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \cpll_cal_state[25]_i_3_n_0\,
      I1 => \cpll_cal_state[9]_i_3_n_0\,
      I2 => \cpll_cal_state[20]_i_4_n_0\,
      I3 => \wait_ctr[24]_i_10_n_0\,
      O => \cpll_cal_state[19]_i_2_n_0\
    );
\cpll_cal_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^drp_state_reg[6]_0\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => cpll_cal_state(1)
    );
\cpll_cal_state[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cpll_cal_state[25]_i_3_n_0\,
      I1 => \^cpll_cal_state_reg[15]_0\,
      I2 => p_2_in8_in,
      I3 => p_11_in,
      I4 => \^q\(11),
      I5 => \cpll_cal_state[9]_i_3_n_0\,
      O => \cpll_cal_state[20]_i_2_n_0\
    );
\cpll_cal_state[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_12_in,
      I1 => p_14_in,
      I2 => \^q\(10),
      O => \cpll_cal_state[20]_i_4_n_0\
    );
\cpll_cal_state[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00008"
    )
        port map (
      I0 => \cpll_cal_state[22]_i_2_n_0\,
      I1 => \^q\(11),
      I2 => p_2_in8_in,
      I3 => p_11_in,
      I4 => \^drp_state_reg[6]_0\(4),
      O => cpll_cal_state(22)
    );
\cpll_cal_state[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088888880"
    )
        port map (
      I0 => \cpll_cal_state[25]_i_3_n_0\,
      I1 => \^cpll_cal_state_reg[15]_0\,
      I2 => p_2_in8_in,
      I3 => p_11_in,
      I4 => \^q\(11),
      I5 => \cpll_cal_state[9]_i_3_n_0\,
      O => \cpll_cal_state[22]_i_2_n_0\
    );
\cpll_cal_state[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cpll_cal_state[23]_i_2_n_0\,
      I1 => \cpll_cal_state[23]_i_3_n_0\,
      O => cpll_cal_state(23)
    );
\cpll_cal_state[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAAAAA"
    )
        port map (
      I0 => \cpll_cal_state[25]_i_3_n_0\,
      I1 => \cpll_cal_state[9]_i_3_n_0\,
      I2 => \cpll_cal_state[23]_i_4_n_0\,
      I3 => \^cpll_cal_state_reg[15]_0\,
      I4 => \cpll_cal_state[31]_i_4_n_0\,
      O => \cpll_cal_state[23]_i_2_n_0\
    );
\cpll_cal_state[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3FDFFFFFFFF"
    )
        port map (
      I0 => p_2_in,
      I1 => \^q\(11),
      I2 => \cpll_cal_state[23]_i_5_n_0\,
      I3 => \^drp_state_reg[6]_0\(4),
      I4 => \cpll_cal_state[9]_i_3_n_0\,
      I5 => \^cpll_cal_state_reg[15]_0\,
      O => \cpll_cal_state[23]_i_3_n_0\
    );
\cpll_cal_state[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(11),
      I1 => p_11_in,
      I2 => p_2_in8_in,
      O => \cpll_cal_state[23]_i_4_n_0\
    );
\cpll_cal_state[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in8_in,
      I1 => p_11_in,
      O => \cpll_cal_state[23]_i_5_n_0\
    );
\cpll_cal_state[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080000"
    )
        port map (
      I0 => \cpll_cal_state[25]_i_2_n_0\,
      I1 => p_2_in1_in,
      I2 => p_2_in,
      I3 => \^drp_state_reg[6]_0\(4),
      I4 => \cpll_cal_state[25]_i_3_n_0\,
      O => cpll_cal_state(24)
    );
\cpll_cal_state[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000800000000"
    )
        port map (
      I0 => \cpll_cal_state[25]_i_2_n_0\,
      I1 => p_3_in9_in,
      I2 => \^drp_state_reg[6]_0\(4),
      I3 => p_2_in,
      I4 => p_2_in1_in,
      I5 => \cpll_cal_state[25]_i_3_n_0\,
      O => cpll_cal_state(25)
    );
\cpll_cal_state[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \cpll_cal_state[31]_i_4_n_0\,
      I1 => \^cpll_cal_state_reg[15]_0\,
      I2 => p_2_in8_in,
      I3 => p_11_in,
      I4 => \^q\(11),
      I5 => \cpll_cal_state[9]_i_3_n_0\,
      O => \cpll_cal_state[25]_i_2_n_0\
    );
\cpll_cal_state[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => p_1_in2_in,
      I3 => p_29_in,
      I4 => p_0_in7_in,
      O => \cpll_cal_state[25]_i_3_n_0\
    );
\cpll_cal_state[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \cpll_cal_state[27]_i_2_n_0\,
      I1 => p_3_in,
      I2 => p_3_in9_in,
      I3 => \^drp_state_reg[6]_0\(4),
      O => cpll_cal_state(26)
    );
\cpll_cal_state[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \cpll_cal_state[27]_i_2_n_0\,
      I1 => \^drp_state_reg[6]_0\(4),
      I2 => p_3_in9_in,
      I3 => p_3_in,
      O => cpll_cal_state(27)
    );
\cpll_cal_state[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \cpll_cal_state[9]_i_3_n_0\,
      I1 => \cpll_cal_state[27]_i_3_n_0\,
      I2 => \cpll_cal_state[31]_i_4_n_0\,
      I3 => \cpll_cal_state[25]_i_3_n_0\,
      I4 => p_2_in,
      I5 => p_2_in1_in,
      O => \cpll_cal_state[27]_i_2_n_0\
    );
\cpll_cal_state[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^cpll_cal_state_reg[15]_0\,
      I1 => p_2_in8_in,
      I2 => p_11_in,
      I3 => \^q\(11),
      O => \cpll_cal_state[27]_i_3_n_0\
    );
\cpll_cal_state[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A88"
    )
        port map (
      I0 => \cpll_cal_state[31]_i_2_n_0\,
      I1 => \cpll_cal_state_reg_n_0_[27]\,
      I2 => \^wait_ctr_reg[3]_0\,
      I3 => \^q\(12),
      I4 => p_3_in,
      O => cpll_cal_state(28)
    );
\cpll_cal_state[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[27]\,
      I1 => p_3_in,
      O => \cpll_cal_state[29]_i_2_n_0\
    );
\cpll_cal_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^drp_state_reg[6]_0\(4),
      I2 => \^q\(0),
      O => cpll_cal_state(2)
    );
\cpll_cal_state[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(12),
      I1 => p_3_in,
      I2 => \cpll_cal_state_reg_n_0_[27]\,
      O => \cpll_cal_state[30]_i_2_n_0\
    );
\cpll_cal_state[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => p_2_in1_in,
      I1 => p_2_in,
      I2 => \cpll_cal_state[25]_i_3_n_0\,
      I3 => \cpll_cal_state[31]_i_4_n_0\,
      I4 => \cpll_cal_state[31]_i_5_n_0\,
      I5 => p_3_in9_in,
      O => \cpll_cal_state[31]_i_2_n_0\
    );
\cpll_cal_state[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cpll_cal_state[31]_i_6_n_0\,
      I1 => p_3_in9_in,
      I2 => \cpll_cal_state_reg_n_0_[29]\,
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => \cpll_cal_state[30]_i_2_n_0\,
      O => \cpll_cal_state[31]_i_4_n_0\
    );
\cpll_cal_state[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[12]\,
      I1 => \cpll_cal_state[31]_i_7_n_0\,
      I2 => \cpll_cal_state[11]_i_3_n_0\,
      I3 => \^q\(6),
      I4 => \cpll_cal_state[23]_i_4_n_0\,
      I5 => \^cpll_cal_state_reg[15]_0\,
      O => \cpll_cal_state[31]_i_5_n_0\
    );
\cpll_cal_state[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in,
      I1 => p_2_in1_in,
      O => \cpll_cal_state[31]_i_6_n_0\
    );
\cpll_cal_state[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => p_25_in,
      O => \cpll_cal_state[31]_i_7_n_0\
    );
\cpll_cal_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001011001110"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => p_1_in2_in,
      I3 => p_29_in,
      I4 => \^drp_state_reg[6]_0\(4),
      I5 => \^status_store_reg_0\,
      O => cpll_cal_state(3)
    );
\cpll_cal_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000100100000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => p_1_in2_in,
      I3 => p_29_in,
      I4 => \^drp_state_reg[6]_0\(4),
      I5 => p_0_in7_in,
      O => cpll_cal_state(4)
    );
\cpll_cal_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00EE00AA003000"
    )
        port map (
      I0 => \cpll_cal_state[5]_i_2_n_0\,
      I1 => \^drp_state_reg[6]_0\(4),
      I2 => \^q\(2),
      I3 => \cpll_cal_state[5]_i_3_n_0\,
      I4 => \cpll_cal_state[5]_i_4_n_0\,
      I5 => p_0_in7_in,
      O => cpll_cal_state(5)
    );
\cpll_cal_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^status_store_reg_0\,
      I1 => p_29_in,
      O => \cpll_cal_state[5]_i_2_n_0\
    );
\cpll_cal_state[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \cpll_cal_state[5]_i_3_n_0\
    );
\cpll_cal_state[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_29_in,
      O => \cpll_cal_state[5]_i_4_n_0\
    );
\cpll_cal_state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \cpll_cal_state[25]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => \^drp_state_reg[6]_0\(4),
      O => cpll_cal_state(6)
    );
\cpll_cal_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055003000000000"
    )
        port map (
      I0 => \^status_store_reg_0\,
      I1 => \^drp_state_reg[6]_0\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => p_25_in,
      I5 => \cpll_cal_state[25]_i_3_n_0\,
      O => cpll_cal_state(7)
    );
\cpll_cal_state[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8280"
    )
        port map (
      I0 => \cpll_cal_state[11]_i_2_n_0\,
      I1 => \^drp_state_reg[6]_0\(4),
      I2 => \^q\(3),
      I3 => p_0_in3_in,
      O => cpll_cal_state(8)
    );
\cpll_cal_state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F4000400000000"
    )
        port map (
      I0 => \cpll_cal_state[9]_i_2_n_0\,
      I1 => \cpll_cal_state[9]_i_3_n_0\,
      I2 => p_25_in,
      I3 => \^q\(2),
      I4 => \^status_store_reg_0\,
      I5 => \cpll_cal_state[25]_i_3_n_0\,
      O => cpll_cal_state(9)
    );
\cpll_cal_state[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFFB"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_4_in,
      I2 => \^drp_state_reg[6]_0\(4),
      I3 => p_0_in3_in,
      O => \cpll_cal_state[9]_i_2_n_0\
    );
\cpll_cal_state[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(6),
      I1 => \cpll_cal_state[11]_i_3_n_0\,
      I2 => p_25_in,
      I3 => \^q\(2),
      I4 => \di_msk[14]_i_3_n_0\,
      I5 => \cpll_cal_state_reg_n_0_[12]\,
      O => \cpll_cal_state[9]_i_3_n_0\
    );
\cpll_cal_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => \^q\(0),
      S => AS(0)
    );
\cpll_cal_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(10),
      Q => \^q\(4),
      R => AS(0)
    );
\cpll_cal_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(11),
      Q => \^q\(5),
      R => AS(0)
    );
\cpll_cal_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(12),
      Q => \cpll_cal_state_reg_n_0_[12]\,
      R => AS(0)
    );
\cpll_cal_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(13),
      Q => \^q\(6),
      R => AS(0)
    );
\cpll_cal_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(14),
      Q => \^q\(7),
      R => AS(0)
    );
\cpll_cal_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(15),
      Q => \^q\(8),
      R => AS(0)
    );
\cpll_cal_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(16),
      Q => \^q\(9),
      R => AS(0)
    );
\cpll_cal_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(17),
      Q => p_14_in,
      R => AS(0)
    );
\cpll_cal_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(18),
      Q => \^q\(10),
      R => AS(0)
    );
\cpll_cal_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(19),
      Q => p_12_in,
      R => AS(0)
    );
\cpll_cal_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(1),
      Q => \^q\(1),
      R => AS(0)
    );
\cpll_cal_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(20),
      Q => p_11_in,
      R => AS(0)
    );
\cpll_cal_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(21),
      Q => p_2_in8_in,
      R => AS(0)
    );
\cpll_cal_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(22),
      Q => \^q\(11),
      R => AS(0)
    );
\cpll_cal_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(23),
      Q => p_2_in,
      R => AS(0)
    );
\cpll_cal_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(24),
      Q => p_2_in1_in,
      R => AS(0)
    );
\cpll_cal_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(25),
      Q => p_3_in9_in,
      R => AS(0)
    );
\cpll_cal_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(26),
      Q => p_3_in,
      R => AS(0)
    );
\cpll_cal_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(27),
      Q => \cpll_cal_state_reg_n_0_[27]\,
      R => AS(0)
    );
\cpll_cal_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(28),
      Q => \^q\(12),
      R => AS(0)
    );
\cpll_cal_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(29),
      Q => \cpll_cal_state_reg_n_0_[29]\,
      R => AS(0)
    );
\cpll_cal_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(2),
      Q => p_29_in,
      R => AS(0)
    );
\cpll_cal_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(30),
      Q => \^q\(13),
      R => AS(0)
    );
\cpll_cal_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(31),
      Q => \^q\(14),
      R => AS(0)
    );
\cpll_cal_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(3),
      Q => p_1_in2_in,
      R => AS(0)
    );
\cpll_cal_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(4),
      Q => p_0_in7_in,
      R => AS(0)
    );
\cpll_cal_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(5),
      Q => \^q\(2),
      R => AS(0)
    );
\cpll_cal_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(6),
      Q => p_25_in,
      R => AS(0)
    );
\cpll_cal_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(7),
      Q => \^q\(3),
      R => AS(0)
    );
\cpll_cal_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(8),
      Q => p_0_in3_in,
      R => AS(0)
    );
\cpll_cal_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(9),
      Q => p_4_in,
      R => AS(0)
    );
cpllpd_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cpllpd_int_i_3_n_0,
      I1 => p_0_in7_in,
      I2 => p_29_in,
      I3 => p_1_in2_in,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \cpll_cal_state_reg[4]_0\
    );
cpllpd_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[12]\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => p_25_in,
      I5 => \cpll_cal_state[11]_i_3_n_0\,
      O => cpllpd_int_i_3_n_0
    );
cpllpd_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllpd_int_reg_1,
      Q => cpllpd_int_reg_0,
      R => AS(0)
    );
cpllreset_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \cpll_cal_state[25]_i_3_n_0\,
      I1 => cpllpd_int_i_3_n_0,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \cpll_cal_state_reg[13]_0\
    );
cpllreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllreset_int_reg_1,
      Q => cpllreset_int_reg_0,
      R => AS(0)
    );
\daddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \daddr[5]_i_2_n_0\,
      I1 => daddr0_in(3),
      I2 => \^q\(4),
      I3 => p_2_in1_in,
      I4 => p_1_in2_in,
      O => daddr0_in(1)
    );
\daddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_3_in,
      I2 => \^q\(11),
      I3 => p_0_in3_in,
      I4 => \^q\(2),
      O => daddr0_in(2)
    );
\daddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_3_in9_in,
      I2 => p_4_in,
      I3 => \^q\(1),
      I4 => p_2_in8_in,
      I5 => \^q\(0),
      O => daddr0_in(3)
    );
\daddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888A"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_1_in2_in,
      I3 => p_2_in1_in,
      I4 => \^q\(4),
      O => daddr0_in(4)
    );
\daddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5557"
    )
        port map (
      I0 => \daddr[6]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => p_2_in1_in,
      I3 => p_1_in2_in,
      I4 => \daddr[5]_i_2_n_0\,
      I5 => \^q\(0),
      O => daddr0_in(5)
    );
\daddr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => p_0_in3_in,
      I2 => \^q\(11),
      I3 => p_3_in,
      O => \daddr[5]_i_2_n_0\
    );
\daddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => p_0_in3_in,
      I3 => \^q\(11),
      I4 => p_3_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[6]_i_1__0_n_0\
    );
\daddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_2_in8_in,
      I1 => \^q\(1),
      I2 => p_4_in,
      I3 => p_3_in9_in,
      I4 => p_0_in7_in,
      O => \daddr[6]_i_2_n_0\
    );
\daddr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => daddr0_in(1),
      I1 => \^q\(5),
      I2 => p_2_in,
      I3 => \^q\(3),
      O => \daddr[7]_i_1_n_0\
    );
\daddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in7_in,
      I2 => p_3_in9_in,
      I3 => p_4_in,
      I4 => \^q\(1),
      I5 => p_2_in8_in,
      O => \daddr[7]_i_2_n_0\
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(1),
      Q => \daddr_reg[7]_0\(0),
      R => '0'
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(2),
      Q => \daddr_reg[7]_0\(1),
      R => '0'
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(3),
      Q => \daddr_reg[7]_0\(2),
      R => '0'
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(4),
      Q => \daddr_reg[7]_0\(3),
      R => '0'
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(5),
      Q => \daddr_reg[7]_0\(4),
      R => '0'
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[6]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(5),
      R => '0'
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[7]_i_2_n_0\,
      Q => \daddr_reg[7]_0\(6),
      R => '0'
    );
\data_i[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drpdi_in(0),
      I1 => \addr_i[2]_i_3_n_0\,
      O => \gt0_drpdi[15]\
    );
den_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => den_reg_0,
      Q => cal_on_tx_drpen_out
    );
\di_msk[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[0]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[0]\,
      I4 => \progdiv_cfg_store_reg_n_0_[0]\,
      O => \di_msk[0]_i_1_n_0\
    );
\di_msk[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[0]\,
      I3 => \^q\(4),
      I4 => data2(0),
      I5 => \^q\(5),
      O => \di_msk[0]_i_2_n_0\
    );
\di_msk[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FD000000FD00FD"
    )
        port map (
      I0 => \^cpll_cal_state_reg[8]_0\,
      I1 => p_2_in1_in,
      I2 => p_2_in,
      I3 => \^q\(0),
      I4 => \di_msk[10]_i_2_n_0\,
      I5 => \di_msk[10]_i_3_n_0\,
      O => di_msk(10)
    );
\di_msk[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF020000"
    )
        port map (
      I0 => p_2_in,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => p_0_in3_in,
      I4 => \progdiv_cfg_store_reg_n_0_[10]\,
      I5 => p_0_in7_in,
      O => \di_msk[10]_i_2_n_0\
    );
\di_msk[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFFFFFD"
    )
        port map (
      I0 => \progclk_sel_store_reg_n_0_[10]\,
      I1 => p_0_in3_in,
      I2 => \^q\(4),
      I3 => p_2_in,
      I4 => \^q\(5),
      I5 => p_0_in7_in,
      O => \di_msk[10]_i_3_n_0\
    );
\di_msk[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8A80AAAA"
    )
        port map (
      I0 => \di_msk[11]_i_2_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[11]\,
      I2 => p_2_in,
      I3 => \progclk_sel_store_reg_n_0_[11]\,
      I4 => \^cpll_cal_state_reg[8]_0\,
      I5 => \^q\(4),
      O => di_msk(11)
    );
\di_msk[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF450045"
    )
        port map (
      I0 => \di_msk[11]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[11]\,
      I2 => p_0_in3_in,
      I3 => p_0_in7_in,
      I4 => \progclk_sel_store_reg_n_0_[11]\,
      I5 => \di_msk[11]_i_4_n_0\,
      O => \di_msk[11]_i_2_n_0\
    );
\di_msk[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(5),
      I1 => p_0_in3_in,
      I2 => \^q\(4),
      O => \di_msk[11]_i_3_n_0\
    );
\di_msk[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0001"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_0_in3_in,
      I2 => p_2_in1_in,
      I3 => p_2_in,
      I4 => \^q\(0),
      I5 => \^q\(4),
      O => \di_msk[11]_i_4_n_0\
    );
\di_msk[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCDCCCC00000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => p_2_in,
      I3 => p_2_in1_in,
      I4 => \^cpll_cal_state_reg[8]_0\,
      I5 => \di_msk[15]_i_1_n_0\,
      O => \di_msk[12]_i_1_n_0\
    );
\di_msk[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[12]\,
      I4 => \progdiv_cfg_store_reg_n_0_[12]\,
      O => \di_msk[12]_i_2_n_0\
    );
\di_msk[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[12]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[12]\,
      I3 => \^q\(4),
      I4 => data2(12),
      I5 => \^q\(5),
      O => \di_msk[12]_i_3_n_0\
    );
\di_msk[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11010000FFFFFFFF"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_0_in3_in,
      I2 => \^q\(4),
      I3 => data2(13),
      I4 => \di_msk[13]_i_2_n_0\,
      I5 => \di_msk[13]_i_3_n_0\,
      O => \di_msk[13]_i_1_n_0\
    );
\di_msk[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \progclk_sel_store_reg_n_0_[13]\,
      I3 => p_2_in,
      I4 => \progdiv_cfg_store_reg_n_0_[13]\,
      O => \di_msk[13]_i_2_n_0\
    );
\di_msk[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \progdiv_cfg_store_reg_n_0_[13]\,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[13]\,
      O => \di_msk[13]_i_3_n_0\
    );
\di_msk[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888A8888"
    )
        port map (
      I0 => \di_msk[15]_i_1_n_0\,
      I1 => \^q\(0),
      I2 => p_2_in1_in,
      I3 => p_2_in,
      I4 => \^cpll_cal_state_reg[8]_0\,
      I5 => \di_msk[14]_i_3_n_0\,
      O => \di_msk[14]_i_1_n_0\
    );
\di_msk[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11010000FFFFFFFF"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_0_in3_in,
      I2 => \^q\(4),
      I3 => data2(14),
      I4 => \di_msk[14]_i_4_n_0\,
      I5 => \di_msk[14]_i_5_n_0\,
      O => \di_msk[14]_i_2_n_0\
    );
\di_msk[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \di_msk[14]_i_3_n_0\
    );
\di_msk[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \progclk_sel_store_reg_n_0_[14]\,
      I3 => p_2_in,
      I4 => \progdiv_cfg_store_reg_n_0_[14]\,
      O => \di_msk[14]_i_4_n_0\
    );
\di_msk[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \progdiv_cfg_store_reg_n_0_[14]\,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[14]\,
      O => \di_msk[14]_i_5_n_0\
    );
\di_msk[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555515555"
    )
        port map (
      I0 => AS(0),
      I1 => \^cpll_cal_state_reg[8]_0\,
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^cpll_cal_state_reg[23]_0\,
      I5 => \^q\(0),
      O => \di_msk[15]_i_1_n_0\
    );
\di_msk[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA3FFA2"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[15]\,
      I1 => \^q\(4),
      I2 => p_0_in3_in,
      I3 => p_0_in7_in,
      I4 => \^q\(5),
      I5 => \di_msk[15]_i_5_n_0\,
      O => di_msk(15)
    );
\di_msk[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in7_in,
      O => \^cpll_cal_state_reg[8]_0\
    );
\di_msk[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_2_in,
      I1 => p_2_in1_in,
      I2 => p_3_in9_in,
      I3 => p_3_in,
      O => \^cpll_cal_state_reg[23]_0\
    );
\di_msk[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => p_2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in7_in,
      O => \di_msk[15]_i_5_n_0\
    );
\di_msk[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11010000FFFFFFFF"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_0_in3_in,
      I2 => \^q\(4),
      I3 => data2(1),
      I4 => \di_msk[1]_i_2_n_0\,
      I5 => \di_msk[1]_i_3_n_0\,
      O => \di_msk[1]_i_1_n_0\
    );
\di_msk[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \progclk_sel_store_reg_n_0_[1]\,
      I3 => p_2_in,
      I4 => \progdiv_cfg_store_reg_n_0_[1]\,
      O => \di_msk[1]_i_2_n_0\
    );
\di_msk[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \progdiv_cfg_store_reg_n_0_[1]\,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[1]\,
      O => \di_msk[1]_i_3_n_0\
    );
\di_msk[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[2]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[2]\,
      I4 => \progdiv_cfg_store_reg_n_0_[2]\,
      O => \di_msk[2]_i_1_n_0\
    );
\di_msk[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[2]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[2]\,
      I3 => \^q\(4),
      I4 => data2(2),
      I5 => \^q\(5),
      O => \di_msk[2]_i_2_n_0\
    );
\di_msk[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[3]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[3]\,
      I4 => \progdiv_cfg_store_reg_n_0_[3]\,
      O => \di_msk[3]_i_1_n_0\
    );
\di_msk[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[3]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[3]\,
      I3 => \^q\(4),
      I4 => data2(3),
      I5 => \^q\(5),
      O => \di_msk[3]_i_2_n_0\
    );
\di_msk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[4]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[4]\,
      I4 => \progdiv_cfg_store_reg_n_0_[4]\,
      O => \di_msk[4]_i_1_n_0\
    );
\di_msk[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[4]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[4]\,
      I3 => \^q\(4),
      I4 => data2(4),
      I5 => \^q\(5),
      O => \di_msk[4]_i_2_n_0\
    );
\di_msk[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11010000FFFFFFFF"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_0_in3_in,
      I2 => \^q\(4),
      I3 => data2(5),
      I4 => \di_msk[5]_i_2_n_0\,
      I5 => \di_msk[5]_i_3_n_0\,
      O => \di_msk[5]_i_1_n_0\
    );
\di_msk[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \progclk_sel_store_reg_n_0_[5]\,
      I3 => p_2_in,
      I4 => \progdiv_cfg_store_reg_n_0_[5]\,
      O => \di_msk[5]_i_2_n_0\
    );
\di_msk[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \progdiv_cfg_store_reg_n_0_[5]\,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[5]\,
      O => \di_msk[5]_i_3_n_0\
    );
\di_msk[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11010000FFFFFFFF"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_0_in3_in,
      I2 => \^q\(4),
      I3 => data2(6),
      I4 => \di_msk[6]_i_2_n_0\,
      I5 => \di_msk[6]_i_3_n_0\,
      O => \di_msk[6]_i_1_n_0\
    );
\di_msk[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \progclk_sel_store_reg_n_0_[6]\,
      I3 => p_2_in,
      I4 => \progdiv_cfg_store_reg_n_0_[6]\,
      O => \di_msk[6]_i_2_n_0\
    );
\di_msk[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \progdiv_cfg_store_reg_n_0_[6]\,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[6]\,
      O => \di_msk[6]_i_3_n_0\
    );
\di_msk[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[7]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[7]\,
      I4 => \progdiv_cfg_store_reg_n_0_[7]\,
      O => \di_msk[7]_i_1_n_0\
    );
\di_msk[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[7]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[7]\,
      I3 => \^q\(4),
      I4 => data2(7),
      I5 => \^q\(5),
      O => \di_msk[7]_i_2_n_0\
    );
\di_msk[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[8]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[8]\,
      I4 => \progdiv_cfg_store_reg_n_0_[8]\,
      O => \di_msk[8]_i_1_n_0\
    );
\di_msk[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[8]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[8]\,
      I3 => \^q\(4),
      I4 => data2(8),
      I5 => \^q\(5),
      O => \di_msk[8]_i_2_n_0\
    );
\di_msk[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[9]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[9]\,
      I4 => \progdiv_cfg_store_reg_n_0_[9]\,
      O => \di_msk[9]_i_1_n_0\
    );
\di_msk[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[9]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[9]\,
      I3 => \^q\(4),
      I4 => data2(9),
      I5 => \^q\(5),
      O => \di_msk[9]_i_2_n_0\
    );
\di_msk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[0]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[0]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_msk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => di_msk(10),
      Q => \di_msk_reg_n_0_[10]\,
      R => '0'
    );
\di_msk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => di_msk(11),
      Q => \di_msk_reg_n_0_[11]\,
      R => '0'
    );
\di_msk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[12]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[12]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_msk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[13]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[13]\,
      R => \di_msk[14]_i_1_n_0\
    );
\di_msk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[14]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[14]\,
      R => \di_msk[14]_i_1_n_0\
    );
\di_msk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => di_msk(15),
      Q => \di_msk_reg_n_0_[15]\,
      R => '0'
    );
\di_msk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[1]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[1]\,
      R => \di_msk[14]_i_1_n_0\
    );
\di_msk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[2]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[2]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_msk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[3]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[3]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_msk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[4]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[4]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_msk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[5]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[5]\,
      R => \di_msk[14]_i_1_n_0\
    );
\di_msk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[6]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[6]\,
      R => \di_msk[14]_i_1_n_0\
    );
\di_msk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[7]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[7]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_msk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[8]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[8]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_msk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[9]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[9]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[0]\,
      Q => \di_reg[15]_0\(0)
    );
\di_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[10]\,
      Q => \di_reg[15]_0\(10)
    );
\di_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[11]\,
      Q => \di_reg[15]_0\(11)
    );
\di_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[12]\,
      Q => \di_reg[15]_0\(12)
    );
\di_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[13]\,
      Q => \di_reg[15]_0\(13)
    );
\di_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[14]\,
      Q => \di_reg[15]_0\(14)
    );
\di_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[15]\,
      Q => \di_reg[15]_0\(15)
    );
\di_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[1]\,
      Q => \di_reg[15]_0\(1)
    );
\di_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[2]\,
      Q => \di_reg[15]_0\(2)
    );
\di_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[3]\,
      Q => \di_reg[15]_0\(3)
    );
\di_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[4]\,
      Q => \di_reg[15]_0\(4)
    );
\di_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[5]\,
      Q => \di_reg[15]_0\(5)
    );
\di_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[6]\,
      Q => \di_reg[15]_0\(6)
    );
\di_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[7]\,
      Q => \di_reg[15]_0\(7)
    );
\di_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[8]\,
      Q => \di_reg[15]_0\(8)
    );
\di_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => AS(0),
      D => \di_msk_reg_n_0_[9]\,
      Q => \di_reg[15]_0\(9)
    );
\drp_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \^rd_reg_0\,
      I1 => \drp_state_reg_n_0_[0]\,
      I2 => \^wr\,
      I3 => \drp_state[0]_i_2__0_n_0\,
      I4 => \^drp_state_reg[6]_0\(4),
      I5 => \drp_state[0]_i_3_n_0\,
      O => drp_state(0)
    );
\drp_state[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^drp_state_reg[6]_0\(2),
      I1 => \^drp_state_reg[6]_0\(3),
      O => \drp_state[0]_i_2__0_n_0\
    );
\drp_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[3]\,
      I2 => \^drp_state_reg[6]_0\(0),
      I3 => \^drp_state_reg[6]_0\(1),
      O => \drp_state[0]_i_3_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rd_reg_0\,
      I1 => \drp_state_reg_n_0_[0]\,
      O => drp_state(1)
    );
\drp_state[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \^drp_state_reg[6]_0\(0),
      I2 => cal_on_tx_drdy,
      I3 => \^drp_state_reg[6]_0\(1),
      O => \drp_state[2]_i_1__0_n_0\
    );
\drp_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^drp_state_reg[6]_0\(0),
      I1 => \^drp_state_reg[6]_0\(1),
      I2 => cal_on_tx_drdy,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \^rd_reg_0\,
      O => drp_state(3)
    );
\drp_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404F40"
    )
        port map (
      I0 => \^rd_reg_0\,
      I1 => \^wr\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[3]\,
      I4 => \^drp_state_reg[6]_0\(0),
      I5 => \^drp_state_reg[6]_0\(1),
      O => drp_state(4)
    );
\drp_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F200"
    )
        port map (
      I0 => \^drp_state_reg[6]_0\(3),
      I1 => cal_on_tx_drdy,
      I2 => \^drp_state_reg[6]_0\(2),
      I3 => \drp_state[5]_i_2_n_0\,
      I4 => \drp_state_reg_n_0_[3]\,
      I5 => \drp_state_reg_n_0_[0]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^drp_state_reg[6]_0\(0),
      I1 => \^drp_state_reg[6]_0\(1),
      O => \drp_state[5]_i_2_n_0\
    );
\drp_state[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state[6]_i_2_n_0\,
      O => drp_state(6)
    );
\drp_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55FFFFFF55CF"
    )
        port map (
      I0 => \^rd_reg_0\,
      I1 => \^drp_state_reg[6]_0\(2),
      I2 => \^drp_state_reg[6]_0\(3),
      I3 => \^drp_state_reg[6]_0\(1),
      I4 => \^drp_state_reg[6]_0\(0),
      I5 => \drp_state_reg_n_0_[3]\,
      O => \drp_state[6]_i_2_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      PRE => AS(0),
      Q => \drp_state_reg_n_0_[0]\
    );
\drp_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => drp_state(1),
      Q => \^drp_state_reg[6]_0\(0)
    );
\drp_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => \drp_state[2]_i_1__0_n_0\,
      Q => \^drp_state_reg[6]_0\(1)
    );
\drp_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => drp_state(3),
      Q => \drp_state_reg_n_0_[3]\
    );
\drp_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => drp_state(4),
      Q => \^drp_state_reg[6]_0\(2)
    );
\drp_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => drp_state(5),
      Q => \^drp_state_reg[6]_0\(3)
    );
\drp_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => drp_state(6),
      Q => \^drp_state_reg[6]_0\(4)
    );
dwe_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => dwe_reg_0,
      Q => cal_on_tx_drpwe_out
    );
freq_counter_rst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFFFBFBFB"
    )
        port map (
      I0 => AS(0),
      I1 => \cpll_cal_state[25]_i_3_n_0\,
      I2 => \cpll_cal_state[9]_i_3_n_0\,
      I3 => \^q\(7),
      I4 => \wait_ctr[24]_i_14_n_0\,
      I5 => freq_counter_rst_i_4_n_0,
      O => rst_in_out_reg
    );
freq_counter_rst_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => \wait_ctr[24]_i_16_n_0\,
      I1 => \wait_ctr[24]_i_15_n_0\,
      I2 => \wait_ctr_reg_n_0_[3]\,
      I3 => \wait_ctr_reg_n_0_[4]\,
      I4 => \wait_ctr_reg_n_0_[12]\,
      O => freq_counter_rst_i_4_n_0
    );
freq_counter_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => freq_counter_rst_reg_0,
      Q => \^ar\(0),
      R => '0'
    );
mask_user_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => mask_user_in_reg_1,
      Q => \^mask_user_in_reg_0\,
      R => AS(0)
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst0_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(0),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst1_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(1),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst2_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprogdivreset_inst_n_0,
      Q => GTHE4_TXPROGDIVRESET_OUT,
      R => '0'
    );
\progclk_sel_store[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \progclk_sel_store[14]_i_2_n_0\,
      I1 => p_29_in,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => AS(0),
      I5 => \^drp_state_reg[6]_0\(4),
      O => \progclk_sel_store[14]_i_1_n_0\
    );
\progclk_sel_store[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => \cpll_cal_state[9]_i_3_n_0\,
      I2 => \^cpll_cal_state_reg[15]_0\,
      I3 => p_11_in,
      I4 => p_2_in8_in,
      I5 => p_0_in7_in,
      O => \progclk_sel_store[14]_i_2_n_0\
    );
\progclk_sel_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(0),
      Q => \progclk_sel_store_reg_n_0_[0]\,
      R => '0'
    );
\progclk_sel_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(10),
      Q => \progclk_sel_store_reg_n_0_[10]\,
      R => '0'
    );
\progclk_sel_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(11),
      Q => \progclk_sel_store_reg_n_0_[11]\,
      R => '0'
    );
\progclk_sel_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(12),
      Q => \progclk_sel_store_reg_n_0_[12]\,
      R => '0'
    );
\progclk_sel_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(13),
      Q => \progclk_sel_store_reg_n_0_[13]\,
      R => '0'
    );
\progclk_sel_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(14),
      Q => \progclk_sel_store_reg_n_0_[14]\,
      R => '0'
    );
\progclk_sel_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(1),
      Q => \progclk_sel_store_reg_n_0_[1]\,
      R => '0'
    );
\progclk_sel_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(2),
      Q => \progclk_sel_store_reg_n_0_[2]\,
      R => '0'
    );
\progclk_sel_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(3),
      Q => \progclk_sel_store_reg_n_0_[3]\,
      R => '0'
    );
\progclk_sel_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(4),
      Q => \progclk_sel_store_reg_n_0_[4]\,
      R => '0'
    );
\progclk_sel_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(5),
      Q => \progclk_sel_store_reg_n_0_[5]\,
      R => '0'
    );
\progclk_sel_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(6),
      Q => \progclk_sel_store_reg_n_0_[6]\,
      R => '0'
    );
\progclk_sel_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(7),
      Q => \progclk_sel_store_reg_n_0_[7]\,
      R => '0'
    );
\progclk_sel_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(8),
      Q => \progclk_sel_store_reg_n_0_[8]\,
      R => '0'
    );
\progclk_sel_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(9),
      Q => \progclk_sel_store_reg_n_0_[9]\,
      R => '0'
    );
\progdiv_cfg_store[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => \^q\(11),
      I1 => p_4_in,
      I2 => p_0_in3_in,
      I3 => \progdiv_cfg_store[15]_i_3_n_0\,
      I4 => \^q\(3),
      I5 => \progdiv_cfg_store[15]_i_4_n_0\,
      O => \progdiv_cfg_store[15]_i_1_n_0\
    );
\progdiv_cfg_store[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \progdiv_cfg_store[15]_i_3_n_0\,
      I1 => p_0_in3_in,
      I2 => \^q\(3),
      I3 => p_4_in,
      I4 => \progdiv_cfg_store_reg[15]_0\(15),
      O => progdiv_cfg_store(15)
    );
\progdiv_cfg_store[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => p_11_in,
      I1 => p_2_in8_in,
      I2 => \^cpll_cal_state_reg[15]_0\,
      I3 => \di_msk[14]_i_3_n_0\,
      I4 => \^q\(6),
      I5 => \cpll_cal_state_reg_n_0_[12]\,
      O => \progdiv_cfg_store[15]_i_3_n_0\
    );
\progdiv_cfg_store[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \^drp_state_reg[6]_0\(4),
      I1 => AS(0),
      I2 => \cpll_cal_state[25]_i_3_n_0\,
      I3 => p_25_in,
      I4 => \^q\(2),
      O => \progdiv_cfg_store[15]_i_4_n_0\
    );
\progdiv_cfg_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(0),
      Q => \progdiv_cfg_store_reg_n_0_[0]\,
      R => '0'
    );
\progdiv_cfg_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(10),
      Q => \progdiv_cfg_store_reg_n_0_[10]\,
      R => '0'
    );
\progdiv_cfg_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(11),
      Q => \progdiv_cfg_store_reg_n_0_[11]\,
      R => '0'
    );
\progdiv_cfg_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(12),
      Q => \progdiv_cfg_store_reg_n_0_[12]\,
      R => '0'
    );
\progdiv_cfg_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(13),
      Q => \progdiv_cfg_store_reg_n_0_[13]\,
      R => '0'
    );
\progdiv_cfg_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(14),
      Q => \progdiv_cfg_store_reg_n_0_[14]\,
      R => '0'
    );
\progdiv_cfg_store_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => progdiv_cfg_store(15),
      Q => \progdiv_cfg_store_reg_n_0_[15]\,
      R => '0'
    );
\progdiv_cfg_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(1),
      Q => \progdiv_cfg_store_reg_n_0_[1]\,
      R => '0'
    );
\progdiv_cfg_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(2),
      Q => \progdiv_cfg_store_reg_n_0_[2]\,
      R => '0'
    );
\progdiv_cfg_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(3),
      Q => \progdiv_cfg_store_reg_n_0_[3]\,
      R => '0'
    );
\progdiv_cfg_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(4),
      Q => \progdiv_cfg_store_reg_n_0_[4]\,
      R => '0'
    );
\progdiv_cfg_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(5),
      Q => \progdiv_cfg_store_reg_n_0_[5]\,
      R => '0'
    );
\progdiv_cfg_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(6),
      Q => \progdiv_cfg_store_reg_n_0_[6]\,
      R => '0'
    );
\progdiv_cfg_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(7),
      Q => \progdiv_cfg_store_reg_n_0_[7]\,
      R => '0'
    );
\progdiv_cfg_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(8),
      Q => \progdiv_cfg_store_reg_n_0_[8]\,
      R => '0'
    );
\progdiv_cfg_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(9),
      Q => \progdiv_cfg_store_reg_n_0_[9]\,
      R => '0'
    );
rd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_2_in8_in,
      I1 => \^q\(1),
      I2 => p_1_in2_in,
      I3 => p_4_in,
      O => \cpll_cal_state_reg[21]_0\
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rd_reg_1,
      Q => \^rd_reg_0\,
      R => AS(0)
    );
\repeat_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[0]_i_1_n_0\
    );
\repeat_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[1]_i_1_n_0\
    );
\repeat_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[2]_i_1_n_0\
    );
\repeat_ctr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[3]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      I4 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_2_n_0\
    );
\repeat_ctr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[3]\,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[0]\,
      I3 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_3_n_0\
    );
\repeat_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_1,
      D => \repeat_ctr[0]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[0]\,
      R => '0'
    );
\repeat_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_1,
      D => \repeat_ctr[1]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[1]\,
      R => '0'
    );
\repeat_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_1,
      D => \repeat_ctr[2]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[2]\,
      R => '0'
    );
\repeat_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_1,
      D => \repeat_ctr[3]_i_2_n_0\,
      Q => \repeat_ctr_reg_n_0_[3]\,
      R => '0'
    );
\rst_in_meta_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^user_cplllock_out_reg_0\,
      O => rst_in0
    );
status_store_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_0_in7_in,
      I2 => p_29_in,
      I3 => p_1_in2_in,
      I4 => \^q\(2),
      O => \cpll_cal_state_reg[1]_0\
    );
status_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => status_store_reg_1,
      Q => \^status_store_reg_0\,
      R => '0'
    );
\txoutclksel_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => txoutclksel_int(2),
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => \^q\(0),
      O => \txoutclksel_int[2]_i_1_n_0\
    );
\txoutclksel_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \txoutclksel_int[2]_i_1_n_0\,
      Q => txoutclksel_int(2),
      R => '0'
    );
txprogdivreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txprogdivreset_int_reg_0,
      Q => \^txprogdivreset_int\,
      R => AS(0)
    );
wait_ctr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => wait_ctr0_carry_n_0,
      CO(6) => wait_ctr0_carry_n_1,
      CO(5) => wait_ctr0_carry_n_2,
      CO(4) => wait_ctr0_carry_n_3,
      CO(3) => wait_ctr0_carry_n_4,
      CO(2) => wait_ctr0_carry_n_5,
      CO(1) => wait_ctr0_carry_n_6,
      CO(0) => wait_ctr0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => wait_ctr0_carry_n_8,
      O(6) => wait_ctr0_carry_n_9,
      O(5) => wait_ctr0_carry_n_10,
      O(4) => wait_ctr0_carry_n_11,
      O(3) => wait_ctr0_carry_n_12,
      O(2) => wait_ctr0_carry_n_13,
      O(1) => wait_ctr0_carry_n_14,
      O(0) => wait_ctr0_carry_n_15,
      S(7) => \wait_ctr_reg_n_0_[8]\,
      S(6) => \wait_ctr_reg_n_0_[7]\,
      S(5) => \wait_ctr_reg_n_0_[6]\,
      S(4) => \wait_ctr_reg_n_0_[5]\,
      S(3) => \wait_ctr_reg_n_0_[4]\,
      S(2) => \wait_ctr_reg_n_0_[3]\,
      S(1) => \wait_ctr_reg_n_0_[2]\,
      S(0) => \wait_ctr_reg_n_0_[1]\
    );
\wait_ctr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => wait_ctr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \wait_ctr0_carry__0_n_0\,
      CO(6) => \wait_ctr0_carry__0_n_1\,
      CO(5) => \wait_ctr0_carry__0_n_2\,
      CO(4) => \wait_ctr0_carry__0_n_3\,
      CO(3) => \wait_ctr0_carry__0_n_4\,
      CO(2) => \wait_ctr0_carry__0_n_5\,
      CO(1) => \wait_ctr0_carry__0_n_6\,
      CO(0) => \wait_ctr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__0_n_8\,
      O(6) => \wait_ctr0_carry__0_n_9\,
      O(5) => \wait_ctr0_carry__0_n_10\,
      O(4) => \wait_ctr0_carry__0_n_11\,
      O(3) => \wait_ctr0_carry__0_n_12\,
      O(2) => \wait_ctr0_carry__0_n_13\,
      O(1) => \wait_ctr0_carry__0_n_14\,
      O(0) => \wait_ctr0_carry__0_n_15\,
      S(7) => \wait_ctr_reg_n_0_[16]\,
      S(6) => \wait_ctr_reg_n_0_[15]\,
      S(5) => \wait_ctr_reg_n_0_[14]\,
      S(4) => \wait_ctr_reg_n_0_[13]\,
      S(3) => \wait_ctr_reg_n_0_[12]\,
      S(2) => \wait_ctr_reg_n_0_[11]\,
      S(1) => \wait_ctr_reg_n_0_[10]\,
      S(0) => \wait_ctr_reg_n_0_[9]\
    );
\wait_ctr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \wait_ctr0_carry__1_n_1\,
      CO(5) => \wait_ctr0_carry__1_n_2\,
      CO(4) => \wait_ctr0_carry__1_n_3\,
      CO(3) => \wait_ctr0_carry__1_n_4\,
      CO(2) => \wait_ctr0_carry__1_n_5\,
      CO(1) => \wait_ctr0_carry__1_n_6\,
      CO(0) => \wait_ctr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__1_n_8\,
      O(6) => \wait_ctr0_carry__1_n_9\,
      O(5) => \wait_ctr0_carry__1_n_10\,
      O(4) => \wait_ctr0_carry__1_n_11\,
      O(3) => \wait_ctr0_carry__1_n_12\,
      O(2) => \wait_ctr0_carry__1_n_13\,
      O(1) => \wait_ctr0_carry__1_n_14\,
      O(0) => \wait_ctr0_carry__1_n_15\,
      S(7) => \wait_ctr_reg_n_0_[24]\,
      S(6) => \wait_ctr_reg_n_0_[23]\,
      S(5) => \wait_ctr_reg_n_0_[22]\,
      S(4) => \wait_ctr_reg_n_0_[21]\,
      S(3) => \wait_ctr_reg_n_0_[20]\,
      S(2) => \wait_ctr_reg_n_0_[19]\,
      S(1) => \wait_ctr_reg_n_0_[18]\,
      S(0) => \wait_ctr_reg_n_0_[17]\
    );
\wait_ctr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000054FF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \wait_ctr[24]_i_10_n_0\,
      I2 => p_14_in,
      I3 => \^wait_ctr_reg[3]_0\,
      I4 => \wait_ctr_reg_n_0_[0]\,
      O => \wait_ctr[0]_i_1_n_0\
    );
\wait_ctr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_14\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[10]_i_1_n_0\
    );
\wait_ctr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_13\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_12\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[12]_i_1_n_0\
    );
\wait_ctr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_11\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[13]_i_1_n_0\
    );
\wait_ctr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_10\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[14]_i_1_n_0\
    );
\wait_ctr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_9\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[15]_i_1_n_0\
    );
\wait_ctr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_8\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[16]_i_1_n_0\
    );
\wait_ctr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_15\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[17]_i_1_n_0\
    );
\wait_ctr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_14\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[18]_i_1_n_0\
    );
\wait_ctr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_13\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[19]_i_1_n_0\
    );
\wait_ctr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_15,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[1]_i_1_n_0\
    );
\wait_ctr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_12\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[20]_i_1_n_0\
    );
\wait_ctr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_11\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[21]_i_1_n_0\
    );
\wait_ctr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_10\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[22]_i_1_n_0\
    );
\wait_ctr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_9\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[23]_i_1_n_0\
    );
\wait_ctr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888A8A88AA"
    )
        port map (
      I0 => \wait_ctr[24]_i_2_n_0\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \^wait_ctr_reg[15]_0\,
      I3 => \^wait_ctr_reg[12]_0\,
      I4 => \wait_ctr[24]_i_7_n_0\,
      I5 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr[24]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(9),
      I2 => \^q\(8),
      O => \wait_ctr[24]_i_10_n_0\
    );
\wait_ctr[24]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80FFFF"
    )
        port map (
      I0 => \wait_ctr[24]_i_17_n_0\,
      I1 => \wait_ctr_reg_n_0_[3]\,
      I2 => \wait_ctr_reg_n_0_[4]\,
      I3 => \wait_ctr[24]_i_18_n_0\,
      I4 => \wait_ctr[24]_i_14_n_0\,
      O => \^wait_ctr_reg[3]_0\
    );
\wait_ctr[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[16]\,
      I1 => \wait_ctr[24]_i_19_n_0\,
      I2 => \wait_ctr_reg_n_0_[23]\,
      I3 => \wait_ctr_reg_n_0_[24]\,
      I4 => \wait_ctr_reg_n_0_[21]\,
      I5 => \wait_ctr_reg_n_0_[22]\,
      O => \wait_ctr[24]_i_12_n_0\
    );
\wait_ctr[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => \wait_ctr[24]_i_20_n_0\,
      I1 => \wait_ctr_reg_n_0_[6]\,
      I2 => \wait_ctr[24]_i_21_n_0\,
      I3 => \wait_ctr_reg_n_0_[13]\,
      I4 => \wait_ctr_reg_n_0_[12]\,
      I5 => \wait_ctr[24]_i_16_n_0\,
      O => \wait_ctr[24]_i_13_n_0\
    );
\wait_ctr[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \wait_ctr[24]_i_22_n_0\,
      I1 => \wait_ctr[24]_i_19_n_0\,
      I2 => \wait_ctr_reg_n_0_[16]\,
      I3 => \wait_ctr_reg_n_0_[14]\,
      I4 => \wait_ctr_reg_n_0_[13]\,
      I5 => \wait_ctr_reg_n_0_[15]\,
      O => \wait_ctr[24]_i_14_n_0\
    );
\wait_ctr[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[10]\,
      I1 => \wait_ctr_reg_n_0_[11]\,
      I2 => \wait_ctr_reg_n_0_[5]\,
      I3 => \wait_ctr_reg_n_0_[6]\,
      O => \wait_ctr[24]_i_15_n_0\
    );
\wait_ctr[24]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[10]\,
      I1 => \wait_ctr_reg_n_0_[11]\,
      I2 => \wait_ctr_reg_n_0_[9]\,
      I3 => \wait_ctr_reg_n_0_[8]\,
      I4 => \wait_ctr_reg_n_0_[7]\,
      O => \wait_ctr[24]_i_16_n_0\
    );
\wait_ctr[24]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[1]\,
      I1 => \wait_ctr_reg_n_0_[2]\,
      I2 => \wait_ctr_reg_n_0_[0]\,
      O => \wait_ctr[24]_i_17_n_0\
    );
\wait_ctr[24]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \wait_ctr[24]_i_15_n_0\,
      I1 => \wait_ctr_reg_n_0_[9]\,
      I2 => \wait_ctr_reg_n_0_[12]\,
      I3 => \wait_ctr_reg_n_0_[8]\,
      I4 => \wait_ctr_reg_n_0_[7]\,
      O => \wait_ctr[24]_i_18_n_0\
    );
\wait_ctr[24]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[17]\,
      I1 => \wait_ctr_reg_n_0_[18]\,
      I2 => \wait_ctr_reg_n_0_[19]\,
      I3 => \wait_ctr_reg_n_0_[20]\,
      O => \wait_ctr[24]_i_19_n_0\
    );
\wait_ctr[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555551"
    )
        port map (
      I0 => AS(0),
      I1 => \wait_ctr[24]_i_9_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(12),
      I5 => \^q\(0),
      O => \wait_ctr[24]_i_2_n_0\
    );
\wait_ctr[24]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[9]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      O => \wait_ctr[24]_i_20_n_0\
    );
\wait_ctr[24]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FE00"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[1]\,
      I1 => \wait_ctr_reg_n_0_[2]\,
      I2 => \wait_ctr_reg_n_0_[0]\,
      I3 => \wait_ctr_reg_n_0_[4]\,
      I4 => \wait_ctr_reg_n_0_[3]\,
      I5 => \wait_ctr_reg_n_0_[5]\,
      O => \wait_ctr[24]_i_21_n_0\
    );
\wait_ctr[24]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[23]\,
      I1 => \wait_ctr_reg_n_0_[24]\,
      I2 => \wait_ctr_reg_n_0_[21]\,
      I3 => \wait_ctr_reg_n_0_[22]\,
      O => \wait_ctr[24]_i_22_n_0\
    );
\wait_ctr[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_8\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[24]_i_3_n_0\
    );
\wait_ctr[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      O => \wait_ctr[24]_i_4_n_0\
    );
\wait_ctr[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \wait_ctr[24]_i_12_n_0\,
      I1 => \wait_ctr_reg_n_0_[15]\,
      I2 => \wait_ctr_reg_n_0_[14]\,
      I3 => \wait_ctr[24]_i_13_n_0\,
      O => \^wait_ctr_reg[15]_0\
    );
\wait_ctr[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222AAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr[24]_i_14_n_0\,
      I1 => \wait_ctr_reg_n_0_[12]\,
      I2 => \wait_ctr_reg_n_0_[4]\,
      I3 => \wait_ctr_reg_n_0_[3]\,
      I4 => \wait_ctr[24]_i_15_n_0\,
      I5 => \wait_ctr[24]_i_16_n_0\,
      O => \^wait_ctr_reg[12]_0\
    );
\wait_ctr[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(9),
      O => \wait_ctr[24]_i_7_n_0\
    );
\wait_ctr[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => p_14_in,
      O => \wait_ctr[24]_i_8_n_0\
    );
\wait_ctr[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100000001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(10),
      I3 => p_14_in,
      I4 => \^q\(5),
      I5 => \^drp_state_reg[6]_0\(4),
      O => \wait_ctr[24]_i_9_n_0\
    );
\wait_ctr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_14,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[2]_i_1_n_0\
    );
\wait_ctr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_13,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[3]_i_1_n_0\
    );
\wait_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_12,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[4]_i_1_n_0\
    );
\wait_ctr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_11,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[5]_i_1_n_0\
    );
\wait_ctr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_10,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[6]_i_1_n_0\
    );
\wait_ctr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_9,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[7]_i_1_n_0\
    );
\wait_ctr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_8,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[8]_i_1_n_0\
    );
\wait_ctr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_15\,
      I1 => \^q\(6),
      I2 => \wait_ctr[24]_i_10_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[3]_0\,
      O => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[0]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[0]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[10]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[10]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[11]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[11]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[12]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[12]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[13]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[13]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[14]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[14]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[15]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[15]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[16]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[16]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[17]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[17]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[18]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[18]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[19]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[19]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[1]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[1]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[20]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[20]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[21]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[21]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[22]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[22]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[23]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[23]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[24]_i_3_n_0\,
      Q => \wait_ctr_reg_n_0_[24]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[2]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[2]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[3]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[3]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[4]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[4]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[5]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[5]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[6]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[6]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[7]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[7]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[8]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[8]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[9]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[9]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => wr_reg_0,
      Q => \^wr\,
      R => AS(0)
    );
\x0e1_store[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_4_in,
      I1 => \^drp_state_reg[6]_0\(4),
      I2 => AS(0),
      O => x0e1_store
    );
\x0e1_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(0),
      Q => data2(0),
      R => '0'
    );
\x0e1_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(12),
      Q => data2(12),
      R => '0'
    );
\x0e1_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(13),
      Q => data2(13),
      R => '0'
    );
\x0e1_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(14),
      Q => data2(14),
      R => '0'
    );
\x0e1_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(1),
      Q => data2(1),
      R => '0'
    );
\x0e1_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(2),
      Q => data2(2),
      R => '0'
    );
\x0e1_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(3),
      Q => data2(3),
      R => '0'
    );
\x0e1_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(4),
      Q => data2(4),
      R => '0'
    );
\x0e1_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(5),
      Q => data2(5),
      R => '0'
    );
\x0e1_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(6),
      Q => data2(6),
      R => '0'
    );
\x0e1_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(7),
      Q => data2(7),
      R => '0'
    );
\x0e1_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(8),
      Q => data2(8),
      R => '0'
    );
\x0e1_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(9),
      Q => data2(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_builtin_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
end cpu_block_aurora_64b66b_0_1_builtin_top;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_builtin_top is
begin
\rst_val_sym.gextw_sym[1].inst_extd\: entity work.cpu_block_aurora_64b66b_0_1_builtin_extdepth
     port map (
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 0) => dout(71 downto 0),
      empty => empty,
      full => full,
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      underflow => underflow,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal is
  port (
    i_in_out : out STD_LOGIC;
    freq_counter_rst_reg : out STD_LOGIC;
    GTHE4_TXPROGDIVRESET_OUT : out STD_LOGIC;
    GTHE4_CHANNEL_DRPEN_OUT : out STD_LOGIC;
    GTHE4_CHANNEL_DRPWE_OUT : out STD_LOGIC;
    status_store_reg : out STD_LOGIC;
    cal_fail_store_reg : out STD_LOGIC;
    mask_user_in_reg : out STD_LOGIC;
    cal_on_tx_reset_in_sync : out STD_LOGIC;
    cpllpd_int_reg : out STD_LOGIC;
    cpllreset_int_reg : out STD_LOGIC;
    wr : out STD_LOGIC;
    rd : out STD_LOGIC;
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    USER_CPLLLOCK_OUT_reg : out STD_LOGIC;
    txprogdivreset_int : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    done_reg : out STD_LOGIC;
    \wait_ctr_reg[15]\ : out STD_LOGIC;
    \wait_ctr_reg[12]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \wait_ctr_reg[3]\ : out STD_LOGIC;
    \cpll_cal_state_reg[8]\ : out STD_LOGIC;
    \cpll_cal_state_reg[23]\ : out STD_LOGIC;
    \drp_state_reg[6]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rst_in0 : out STD_LOGIC;
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DO_USR_O_reg[47]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \drp_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DADDR_O_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DI_O_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rst_in_out_reg : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    \cpll_cal_state_reg[13]\ : out STD_LOGIC;
    \cpll_cal_state_reg[4]\ : out STD_LOGIC;
    \cpll_cal_state_reg[15]\ : out STD_LOGIC;
    \cpll_cal_state_reg[1]\ : out STD_LOGIC;
    \cpll_cal_state_reg[14]\ : out STD_LOGIC;
    \repeat_ctr_reg[3]\ : out STD_LOGIC;
    \cpll_cal_state_reg[27]\ : out STD_LOGIC;
    \cpll_cal_state_reg[22]\ : out STD_LOGIC;
    \drp_state_reg[5]\ : out STD_LOGIC;
    \drp_state_reg[0]\ : out STD_LOGIC;
    \cpll_cal_state_reg[21]\ : out STD_LOGIC;
    \drp_state_reg[4]\ : out STD_LOGIC;
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CPLLLOCK_IN : in STD_LOGIC;
    in0 : in STD_LOGIC;
    GTHE4_TXPRGDIVRESETDONE_IN : in STD_LOGIC;
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_store_reg_0 : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_0 : in STD_LOGIC;
    mask_user_in_reg_0 : in STD_LOGIC;
    cpllpd_int_reg_0 : in STD_LOGIC;
    cpllreset_int_reg_0 : in STD_LOGIC;
    wr_reg : in STD_LOGIC;
    rd_reg : in STD_LOGIC;
    USER_TXPRGDIVRESETDONE_OUT_reg : in STD_LOGIC;
    txprogdivreset_int_reg : in STD_LOGIC;
    den_reg : in STD_LOGIC;
    dwe_reg : in STD_LOGIC;
    done_reg_0 : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC;
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal is
  signal \^do_usr_o_reg[47]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal bit_synchronizer_drprst_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_drprst_inst_n_2 : STD_LOGIC;
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal cal_on_tx_drdy : STD_LOGIC;
  signal cal_on_tx_drpaddr_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cal_on_tx_drpdi_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^cal_on_tx_drpen_out\ : STD_LOGIC;
  signal \^cal_on_tx_drpwe_out\ : STD_LOGIC;
  signal \^cal_on_tx_reset_in_sync\ : STD_LOGIC;
  signal drprst_in_sync : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i_n_6 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i_n_9 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_40 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_41 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_42 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_43 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_44 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_45 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 1 );
begin
  \DO_USR_O_reg[47]\(16 downto 0) <= \^do_usr_o_reg[47]\(16 downto 0);
  cal_on_tx_drpen_out <= \^cal_on_tx_drpen_out\;
  cal_on_tx_drpwe_out <= \^cal_on_tx_drpwe_out\;
  cal_on_tx_reset_in_sync <= \^cal_on_tx_reset_in_sync\;
bit_synchronizer_drprst_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_34
     port map (
      E(0) => bit_synchronizer_drprst_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      drpen_in(0) => drpen_in(0),
      drprst_in(0) => drprst_in(0),
      drprst_in_sync => drprst_in_sync,
      i_in_out_reg_0(0) => bit_synchronizer_drprst_inst_n_2,
      \timeout_cntr_reg[0]\ => gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i_n_6
    );
gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gte4_drp_arb
     port map (
      D(15 downto 0) => D(15 downto 0),
      \DADDR_O_reg[9]_0\(9 downto 0) => \DADDR_O_reg[9]\(9 downto 0),
      \DI_O_reg[15]_0\(15 downto 0) => \DI_O_reg[15]\(15 downto 0),
      \DO_USR_O_reg[47]_0\(31) => \^do_usr_o_reg[47]\(16),
      \DO_USR_O_reg[47]_0\(30 downto 16) => cal_on_tx_dout(14 downto 0),
      \DO_USR_O_reg[47]_0\(15 downto 0) => \^do_usr_o_reg[47]\(15 downto 0),
      E(0) => bit_synchronizer_drprst_inst_n_1,
      GTHE4_CHANNEL_DRPEN_OUT => GTHE4_CHANNEL_DRPEN_OUT,
      GTHE4_CHANNEL_DRPWE_OUT => GTHE4_CHANNEL_DRPWE_OUT,
      Q(1 downto 0) => \drp_state_reg[6]_0\(1 downto 0),
      \addr_i_reg[0]_0\ => gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_41,
      \addr_i_reg[27]_0\ => \^cal_on_tx_drpen_out\,
      \addr_i_reg[27]_1\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \addr_i_reg[2]_0\(0) => bit_synchronizer_drprst_inst_n_2,
      \addr_i_reg[2]_1\(1 downto 0) => p_1_in(2 downto 1),
      \addr_i_reg[3]_0\ => gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_45,
      \addr_i_reg[5]_0\ => gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_42,
      \addr_i_reg[6]_0\ => gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_43,
      \addr_i_reg[7]_0\ => gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_44,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpwe_out => \^cal_on_tx_drpwe_out\,
      \data_i_reg[15]_0\ => gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_40,
      \data_i_reg[47]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      done_reg_0 => done_reg,
      done_reg_1 => done_reg_0,
      \drp_state_reg[0]_0\ => \drp_state_reg[0]\,
      \drp_state_reg[2]_0\ => gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i_n_6,
      \drp_state_reg[4]_0\ => \drp_state_reg[4]\,
      \drp_state_reg[5]_0\ => \drp_state_reg[5]\,
      drpaddr_in(6 downto 3) => drpaddr_in(9 downto 6),
      drpaddr_in(2 downto 0) => drpaddr_in(4 downto 2),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(14 downto 0) => drpdi_in(14 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in_sync => drprst_in_sync,
      drpwe_in(0) => drpwe_in(0),
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gt0_drpaddr[6]\ => gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i_n_9
    );
gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx
     port map (
      AR(0) => freq_counter_rst_reg,
      AS(0) => \^cal_on_tx_reset_in_sync\,
      GTHE4_CPLLLOCK_IN => GTHE4_CPLLLOCK_IN,
      GTHE4_TXPRGDIVRESETDONE_IN => GTHE4_TXPRGDIVRESETDONE_IN,
      GTHE4_TXPROGDIVRESET_OUT => GTHE4_TXPROGDIVRESET_OUT,
      Q(14 downto 0) => Q(14 downto 0),
      USER_CPLLLOCK_OUT_reg_0 => USER_CPLLLOCK_OUT_reg,
      USER_TXPRGDIVRESETDONE_OUT_reg_0 => USER_TXPRGDIVRESETDONE_OUT_reg,
      \addr_i_reg[7]\ => gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i_n_9,
      cal_fail_store_reg_0 => cal_fail_store_reg,
      cal_fail_store_reg_1 => cal_fail_store_reg_0,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => \^cal_on_tx_drpen_out\,
      cal_on_tx_drpwe_out => \^cal_on_tx_drpwe_out\,
      \cpll_cal_state_reg[13]_0\ => \cpll_cal_state_reg[13]\,
      \cpll_cal_state_reg[14]_0\ => \cpll_cal_state_reg[14]\,
      \cpll_cal_state_reg[15]_0\ => \cpll_cal_state_reg[15]\,
      \cpll_cal_state_reg[1]_0\ => \cpll_cal_state_reg[1]\,
      \cpll_cal_state_reg[21]_0\ => \cpll_cal_state_reg[21]\,
      \cpll_cal_state_reg[22]_0\ => \cpll_cal_state_reg[22]\,
      \cpll_cal_state_reg[23]_0\ => \cpll_cal_state_reg[23]\,
      \cpll_cal_state_reg[27]_0\ => \cpll_cal_state_reg[27]\,
      \cpll_cal_state_reg[4]_0\ => \cpll_cal_state_reg[4]\,
      \cpll_cal_state_reg[8]_0\ => \cpll_cal_state_reg[8]\,
      cpllpd_int_reg_0 => cpllpd_int_reg,
      cpllpd_int_reg_1 => cpllpd_int_reg_0,
      cpllreset_int_reg_0 => cpllreset_int_reg,
      cpllreset_int_reg_1 => cpllreset_int_reg_0,
      \daddr_reg[7]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      den_reg_0 => den_reg,
      \di_reg[15]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      \drp_state_reg[6]_0\(4 downto 0) => \drp_state_reg[6]\(4 downto 0),
      drpaddr_in(7 downto 0) => drpaddr_in(7 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(0) => drpdi_in(15),
      drprst_in_sync => drprst_in_sync,
      drpwe_in(0) => drpwe_in(0),
      dwe_reg_0 => dwe_reg,
      freq_counter_rst_reg_0 => freq_counter_rst_reg_0,
      \gt0_drpaddr[0]\ => gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_41,
      \gt0_drpaddr[2]\(1 downto 0) => p_1_in(2 downto 1),
      \gt0_drpaddr[4]\ => gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_44,
      \gt0_drpaddr[4]_0\ => gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_45,
      \gt0_drpaddr[5]\ => gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_42,
      \gt0_drpaddr[6]\ => gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_43,
      \gt0_drpdi[15]\ => gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i_n_40,
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      i_in_out_reg => i_in_out,
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      mask_user_in_reg_0 => mask_user_in_reg,
      mask_user_in_reg_1 => mask_user_in_reg_0,
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2 downto 0) => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\(2 downto 0),
      \progdiv_cfg_store_reg[15]_0\(15) => \^do_usr_o_reg[47]\(16),
      \progdiv_cfg_store_reg[15]_0\(14 downto 0) => cal_on_tx_dout(14 downto 0),
      rd_reg_0 => rd,
      rd_reg_1 => rd_reg,
      \repeat_ctr_reg[3]_0\ => \repeat_ctr_reg[3]\,
      rst_in0 => rst_in0,
      rst_in_out_reg => rst_in_out_reg,
      rst_in_out_reg_0 => rst_in_out_reg_0,
      status_store_reg_0 => status_store_reg,
      status_store_reg_1 => status_store_reg_0,
      txoutclk_out(0) => txoutclk_out(0),
      txoutclksel_in(2 downto 0) => txoutclksel_in(2 downto 0),
      txprgdivresetdone_out(0) => txprgdivresetdone_out(0),
      txprogdivreset_int => txprogdivreset_int,
      txprogdivreset_int_reg_0 => txprogdivreset_int_reg,
      \wait_ctr_reg[12]_0\ => \wait_ctr_reg[12]\,
      \wait_ctr_reg[15]_0\ => \wait_ctr_reg[15]\,
      \wait_ctr_reg[3]_0\ => \wait_ctr_reg[3]\,
      wr => wr,
      wr_reg_0 => wr_reg
    );
reset_synchronizer_resetin_rx_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_35
     port map (
      drpclk_in(0) => drpclk_in(0)
    );
reset_synchronizer_resetin_tx_inst: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_reset_synchronizer_36
     port map (
      RESET_IN => RESET_IN,
      cal_on_tx_reset_in_sync => \^cal_on_tx_reset_in_sync\,
      drpclk_in(0) => drpclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5_builtin is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
end cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5_builtin;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5_builtin is
  signal srst_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_q : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_q : signal is "true";
begin
\gbi.bii_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_q(1)
    );
\gbi.bii_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_q(0)
    );
\v8_fifo.fblk\: entity work.cpu_block_aurora_64b66b_0_1_builtin_top
     port map (
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 0) => dout(71 downto 0),
      empty => empty,
      full => full,
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      underflow => underflow,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4 is
  port (
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4 is
  signal USER_TXPRGDIVRESETDONE_OUT_i_1_n_0 : STD_LOGIC;
  signal cal_fail_store_i_1_n_0 : STD_LOGIC;
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 15 to 15 );
  signal cal_on_tx_drpen_out : STD_LOGIC;
  signal cal_on_tx_drpwe_out : STD_LOGIC;
  signal cal_on_tx_reset_in_sync : STD_LOGIC;
  signal \^cplllock_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cpllpd_int_i_1_n_0 : STD_LOGIC;
  signal cpllreset_int_i_1_n_0 : STD_LOGIC;
  signal den_i_1_n_0 : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal dwe_i_1_n_0 : STD_LOGIC;
  signal freq_counter_rst_i_1_n_0 : STD_LOGIC;
  signal \gen_gtwizard_gthe4.cplllock_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpdo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.drprdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_381\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int__0\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_10\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_100\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_101\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_102\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_103\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_104\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_105\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_106\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_107\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_18\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_19\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_20\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_21\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_22\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_23\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_35\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_36\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_37\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_38\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_40\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_41\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_42\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_43\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_5\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_6\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_65\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_66\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_7\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_9\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_94\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_95\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_96\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_97\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_98\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_99\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_2\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_5\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_6\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxrate_ch_int\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprgdivresetdone_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_done\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/i_in_out\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_0_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_0_in0_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_13_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_15_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_16_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_17_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_18_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_1_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_1_in10_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_1_in5_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_2_in4_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/rd\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/txprogdivreset_int\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wr\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal mask_user_in_i_1_n_0 : STD_LOGIC;
  signal \rd_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in0 : STD_LOGIC;
  signal \^rxcdrlock_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxoutclkpcs_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxresetdone_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal status_store_i_1_n_0 : STD_LOGIC;
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal txprogdivreset_int_i_1_n_0 : STD_LOGIC;
  signal \^txresetdone_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wr_i_1__0_n_0\ : STD_LOGIC;
begin
  cplllock_out(0) <= \^cplllock_out\(0);
  gtpowergood_out(0) <= \^gtpowergood_out\(0);
  lopt_2 <= \^lopt_2\;
  lopt_3 <= \^lopt_3\;
  rxcdrlock_out(0) <= \^rxcdrlock_out\(0);
  rxoutclkpcs_out(0) <= \^rxoutclkpcs_out\(0);
  rxresetdone_out(0) <= \^rxresetdone_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
  txresetdone_out(0) <= \^txresetdone_out\(0);
USER_TXPRGDIVRESETDONE_OUT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/i_in_out\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_7\,
      O => USER_TXPRGDIVRESETDONE_OUT_i_1_n_0
    );
cal_fail_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEFF0000A200"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_102\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_101\,
      I2 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_103\,
      I3 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_98\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_95\,
      I5 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_6\,
      O => cal_fail_store_i_1_n_0
    );
cpllpd_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFD0F000000"
    )
        port map (
      I0 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_17_in\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_20\,
      I2 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_97\,
      I3 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_18_in\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_36\,
      I5 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_9\,
      O => cpllpd_int_i_1_n_0
    );
cpllreset_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFB000000AA"
    )
        port map (
      I0 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_16_in\,
      I1 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_15_in\,
      I2 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_20\,
      I3 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_19\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_96\,
      I5 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_10\,
      O => cpllreset_int_i_1_n_0
    );
den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_40\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_41\,
      I2 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_42\,
      I3 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_43\,
      I4 => cal_on_tx_drpen_out,
      O => den_i_1_n_0
    );
done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101FF01010100"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_66\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_65\,
      I2 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_107\,
      I3 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_104\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_105\,
      I5 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_18\,
      O => done_i_1_n_0
    );
dwe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_41\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_40\,
      I2 => cal_on_tx_drpwe_out,
      O => dwe_i_1_n_0
    );
freq_counter_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDD22220300"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_100\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_94\,
      I2 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_19\,
      I3 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_16_in\,
      I4 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_17_in\,
      I5 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_1\,
      O => freq_counter_rst_i_1_n_0
    );
\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst\: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gthe4_channel_wrapper
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      GTHE4_CHANNEL_DRPEN_OUT => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int\,
      GTHE4_CHANNEL_DRPWE_OUT => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int\,
      GTHE4_CPLLLOCK_IN => \gen_gtwizard_gthe4.cplllock_ch_int\,
      GTHE4_TXPRGDIVRESETDONE_IN => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      GTHE4_TXPROGDIVRESET_OUT => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int\,
      Q(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      RXPD(1) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_2\,
      RXRATE(2 downto 1) => \gen_gtwizard_gthe4.rxrate_ch_int\(2 downto 1),
      RXRATE(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_5\,
      bufgtce_out(0) => bufgtce_out(0),
      bufgtcemask_out(2 downto 0) => bufgtcemask_out(2 downto 0),
      bufgtdiv_out(8 downto 0) => bufgtdiv_out(8 downto 0),
      bufgtreset_out(0) => bufgtreset_out(0),
      bufgtrstmask_out(2 downto 0) => bufgtrstmask_out(2 downto 0),
      cdrstepdir_in(0) => cdrstepdir_in(0),
      cdrstepsq_in(0) => cdrstepsq_in(0),
      cdrstepsx_in(0) => cdrstepsx_in(0),
      cfgreset_in(0) => cfgreset_in(0),
      clkrsvd0_in(0) => clkrsvd0_in(0),
      clkrsvd1_in(0) => clkrsvd1_in(0),
      cpllfbclklost_out(0) => cpllfbclklost_out(0),
      cpllfreqlock_in(0) => cpllfreqlock_in(0),
      cplllockdetclk_in(0) => cplllockdetclk_in(0),
      cplllocken_in(0) => cplllocken_in(0),
      cpllpd_int_reg => \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_381\,
      cpllrefclklost_out(0) => cpllrefclklost_out(0),
      cpllrefclksel_in(2 downto 0) => cpllrefclksel_in(2 downto 0),
      dmonfiforeset_in(0) => dmonfiforeset_in(0),
      dmonitorclk_in(0) => dmonitorclk_in(0),
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      dmonitoroutclk_out(0) => dmonitoroutclk_out(0),
      drpclk_in(0) => drpclk_in(0),
      drprst_in(0) => drprst_in(0),
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      freqos_in(0) => freqos_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtgrefclk_in(0) => gtgrefclk_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk0_in(0) => gtnorthrefclk0_in(0),
      gtnorthrefclk1_in(0) => gtnorthrefclk1_in(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk1_in(0) => gtrefclk1_in(0),
      gtrefclkmonitor_out(0) => gtrefclkmonitor_out(0),
      gtrsvd_in(15 downto 0) => gtrsvd_in(15 downto 0),
      gtrxresetsel_in(0) => gtrxresetsel_in(0),
      gtsouthrefclk0_in(0) => gtsouthrefclk0_in(0),
      gtsouthrefclk1_in(0) => gtsouthrefclk1_in(0),
      gttxresetsel_in(0) => gttxresetsel_in(0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_9\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_10\,
      i_in_meta_reg_1 => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_6\,
      i_in_meta_reg_2(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      i_in_meta_reg_3(9 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(9 downto 0),
      incpctrl_in(0) => incpctrl_in(0),
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\,
      lopt_3 => \^lopt_3\,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      pcieeqrxeqadaptdone_in(0) => pcieeqrxeqadaptdone_in(0),
      pcierategen3_out(0) => pcierategen3_out(0),
      pcierateidle_out(0) => pcierateidle_out(0),
      pcierateqpllpd_out(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      pcierstidle_in(0) => pcierstidle_in(0),
      pciersttxsyncstart_in(0) => pciersttxsyncstart_in(0),
      pciesynctxsyncdone_out(0) => pciesynctxsyncdone_out(0),
      pcieusergen3rdy_out(0) => pcieusergen3rdy_out(0),
      pcieuserphystatusrst_out(0) => pcieuserphystatusrst_out(0),
      pcieuserratedone_in(0) => pcieuserratedone_in(0),
      pcieuserratestart_out(0) => pcieuserratestart_out(0),
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      pcsrsvdout_out(15 downto 0) => pcsrsvdout_out(15 downto 0),
      phystatus_out(0) => phystatus_out(0),
      pinrsrvdas_out(15 downto 0) => pinrsrvdas_out(15 downto 0),
      powerpresent_out(0) => powerpresent_out(0),
      qpll0clk_in(0) => qpll0clk_in(0),
      qpll0freqlock_in(0) => qpll0freqlock_in(0),
      qpll0refclk_in(0) => qpll0refclk_in(0),
      qpll1clk_in(0) => qpll1clk_in(0),
      qpll1freqlock_in(0) => qpll1freqlock_in(0),
      qpll1refclk_in(0) => qpll1refclk_in(0),
      resetexception_out(0) => resetexception_out(0),
      resetovrd_in(0) => resetovrd_in(0),
      rx8b10ben_in(0) => rx8b10ben_in(0),
      rxafecfoken_in(0) => rxafecfoken_in(0),
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxbyteisaligned_out(0) => rxbyteisaligned_out(0),
      rxbyterealign_out(0) => rxbyterealign_out(0),
      rxcdrfreqreset_in(0) => rxcdrfreqreset_in(0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => \^rxcdrlock_out\(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxcdrphdone_out(0) => rxcdrphdone_out(0),
      rxcdrreset_in(0) => rxcdrreset_in(0),
      rxchanbondseq_out(0) => rxchanbondseq_out(0),
      rxchanisaligned_out(0) => rxchanisaligned_out(0),
      rxchanrealign_out(0) => rxchanrealign_out(0),
      rxchbonden_in(0) => rxchbonden_in(0),
      rxchbondi_in(4 downto 0) => rxchbondi_in(4 downto 0),
      rxchbondlevel_in(2 downto 0) => rxchbondlevel_in(2 downto 0),
      rxchbondmaster_in(0) => rxchbondmaster_in(0),
      rxchbondo_out(4 downto 0) => rxchbondo_out(4 downto 0),
      rxchbondslave_in(0) => rxchbondslave_in(0),
      rxckcaldone_out(0) => rxckcaldone_out(0),
      rxckcalreset_in(0) => rxckcalreset_in(0),
      rxckcalstart_in(6 downto 0) => rxckcalstart_in(6 downto 0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => rxcominitdet_out(0),
      rxcommadet_out(0) => rxcommadet_out(0),
      rxcommadeten_in(0) => rxcommadeten_in(0),
      rxcomsasdet_out(0) => rxcomsasdet_out(0),
      rxcomwakedet_out(0) => rxcomwakedet_out(0),
      rxctrl0_out(15 downto 0) => rxctrl0_out(15 downto 0),
      rxctrl1_out(15 downto 0) => rxctrl1_out(15 downto 0),
      rxctrl2_out(7 downto 0) => rxctrl2_out(7 downto 0),
      rxctrl3_out(7 downto 0) => rxctrl3_out(7 downto 0),
      rxdata_out(127 downto 0) => rxdata_out(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      rxdatavalid_out(1 downto 0) => rxdatavalid_out(1 downto 0),
      rxdfeagcctrl_in(1 downto 0) => rxdfeagcctrl_in(1 downto 0),
      rxdfeagchold_in(0) => rxdfeagchold_in(0),
      rxdfeagcovrden_in(0) => rxdfeagcovrden_in(0),
      rxdfecfokfcnum_in(3 downto 0) => rxdfecfokfcnum_in(3 downto 0),
      rxdfecfokfen_in(0) => rxdfecfokfen_in(0),
      rxdfecfokfpulse_in(0) => rxdfecfokfpulse_in(0),
      rxdfecfokhold_in(0) => rxdfecfokhold_in(0),
      rxdfecfokovren_in(0) => rxdfecfokovren_in(0),
      rxdfekhhold_in(0) => rxdfekhhold_in(0),
      rxdfekhovrden_in(0) => rxdfekhovrden_in(0),
      rxdfelfhold_in(0) => rxdfelfhold_in(0),
      rxdfelfovrden_in(0) => rxdfelfovrden_in(0),
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxdfetap10hold_in(0) => rxdfetap10hold_in(0),
      rxdfetap10ovrden_in(0) => rxdfetap10ovrden_in(0),
      rxdfetap11hold_in(0) => rxdfetap11hold_in(0),
      rxdfetap11ovrden_in(0) => rxdfetap11ovrden_in(0),
      rxdfetap12hold_in(0) => rxdfetap12hold_in(0),
      rxdfetap12ovrden_in(0) => rxdfetap12ovrden_in(0),
      rxdfetap13hold_in(0) => rxdfetap13hold_in(0),
      rxdfetap13ovrden_in(0) => rxdfetap13ovrden_in(0),
      rxdfetap14hold_in(0) => rxdfetap14hold_in(0),
      rxdfetap14ovrden_in(0) => rxdfetap14ovrden_in(0),
      rxdfetap15hold_in(0) => rxdfetap15hold_in(0),
      rxdfetap15ovrden_in(0) => rxdfetap15ovrden_in(0),
      rxdfetap2hold_in(0) => rxdfetap2hold_in(0),
      rxdfetap2ovrden_in(0) => rxdfetap2ovrden_in(0),
      rxdfetap3hold_in(0) => rxdfetap3hold_in(0),
      rxdfetap3ovrden_in(0) => rxdfetap3ovrden_in(0),
      rxdfetap4hold_in(0) => rxdfetap4hold_in(0),
      rxdfetap4ovrden_in(0) => rxdfetap4ovrden_in(0),
      rxdfetap5hold_in(0) => rxdfetap5hold_in(0),
      rxdfetap5ovrden_in(0) => rxdfetap5ovrden_in(0),
      rxdfetap6hold_in(0) => rxdfetap6hold_in(0),
      rxdfetap6ovrden_in(0) => rxdfetap6ovrden_in(0),
      rxdfetap7hold_in(0) => rxdfetap7hold_in(0),
      rxdfetap7ovrden_in(0) => rxdfetap7ovrden_in(0),
      rxdfetap8hold_in(0) => rxdfetap8hold_in(0),
      rxdfetap8ovrden_in(0) => rxdfetap8ovrden_in(0),
      rxdfetap9hold_in(0) => rxdfetap9hold_in(0),
      rxdfetap9ovrden_in(0) => rxdfetap9ovrden_in(0),
      rxdfeuthold_in(0) => rxdfeuthold_in(0),
      rxdfeutovrden_in(0) => rxdfeutovrden_in(0),
      rxdfevphold_in(0) => rxdfevphold_in(0),
      rxdfevpovrden_in(0) => rxdfevpovrden_in(0),
      rxdfexyden_in(0) => rxdfexyden_in(0),
      rxdlybypass_in(0) => rxdlybypass_in(0),
      rxdlyen_in(0) => rxdlyen_in(0),
      rxdlyovrden_in(0) => rxdlyovrden_in(0),
      rxdlysreset_in(0) => rxdlysreset_in(0),
      rxdlysresetdone_out(0) => rxdlysresetdone_out(0),
      rxelecidle_out(0) => rxelecidle_out(0),
      rxelecidlemode_in(1 downto 0) => rxelecidlemode_in(1 downto 0),
      rxeqtraining_in(0) => rxeqtraining_in(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(5 downto 0) => rxheader_out(5 downto 0),
      rxheadervalid_out(1 downto 0) => rxheadervalid_out(1 downto 0),
      rxlatclk_in(0) => rxlatclk_in(0),
      rxlfpstresetdet_out(0) => rxlfpstresetdet_out(0),
      rxlfpsu2lpexitdet_out(0) => rxlfpsu2lpexitdet_out(0),
      rxlfpsu3wakedet_out(0) => rxlfpsu3wakedet_out(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxlpmgchold_in(0) => rxlpmgchold_in(0),
      rxlpmgcovrden_in(0) => rxlpmgcovrden_in(0),
      rxlpmhfhold_in(0) => rxlpmhfhold_in(0),
      rxlpmhfovrden_in(0) => rxlpmhfovrden_in(0),
      rxlpmlfhold_in(0) => rxlpmlfhold_in(0),
      rxlpmlfklovrden_in(0) => rxlpmlfklovrden_in(0),
      rxlpmoshold_in(0) => rxlpmoshold_in(0),
      rxlpmosovrden_in(0) => rxlpmosovrden_in(0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => rxmonitorout_out(7 downto 0),
      rxmonitorsel_in(1 downto 0) => rxmonitorsel_in(1 downto 0),
      rxoobreset_in(0) => rxoobreset_in(0),
      rxoscalreset_in(0) => rxoscalreset_in(0),
      rxoshold_in(0) => rxoshold_in(0),
      rxosintdone_out(0) => rxosintdone_out(0),
      rxosintstarted_out(0) => rxosintstarted_out(0),
      rxosintstrobedone_out(0) => rxosintstrobedone_out(0),
      rxosintstrobestarted_out(0) => rxosintstrobestarted_out(0),
      rxosovrden_in(0) => rxosovrden_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => rxoutclkfabric_out(0),
      rxoutclkpcs_out(0) => \^rxoutclkpcs_out\(0),
      rxoutclksel_in(2 downto 0) => rxoutclksel_in(2 downto 0),
      rxpcommaalignen_in(0) => rxpcommaalignen_in(0),
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxphalign_in(0) => rxphalign_in(0),
      rxphaligndone_out(0) => rxphaligndone_out(0),
      rxphalignen_in(0) => rxphalignen_in(0),
      rxphalignerr_out(0) => rxphalignerr_out(0),
      rxphdlypd_in(0) => rxphdlypd_in(0),
      rxphdlyreset_in(0) => rxphdlyreset_in(0),
      rxphovrden_in(0) => rxphovrden_in(0),
      rxpllclksel_in(1 downto 0) => rxpllclksel_in(1 downto 0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbslocked_out(0) => rxprbslocked_out(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxprgdivresetdone_out(0) => rxprgdivresetdone_out(0),
      rxqpien_in(0) => rxqpien_in(0),
      rxqpisenn_out(0) => rxqpisenn_out(0),
      rxqpisenp_out(0) => rxqpisenp_out(0),
      rxratedone_out(0) => rxratedone_out(0),
      rxrecclkout_out(0) => rxrecclkout_out(0),
      rxresetdone_out(0) => \^rxresetdone_out\(0),
      rxslide_in(0) => rxslide_in(0),
      rxsliderdy_out(0) => rxsliderdy_out(0),
      rxslipdone_out(0) => rxslipdone_out(0),
      rxslipoutclk_in(0) => rxslipoutclk_in(0),
      rxslipoutclkrdy_out(0) => rxslipoutclkrdy_out(0),
      rxslippma_in(0) => rxslippma_in(0),
      rxslippmardy_out(0) => rxslippmardy_out(0),
      rxstartofseq_out(1 downto 0) => rxstartofseq_out(1 downto 0),
      rxstatus_out(2 downto 0) => rxstatus_out(2 downto 0),
      rxsyncallin_in(0) => rxsyncallin_in(0),
      rxsyncdone_out(0) => rxsyncdone_out(0),
      rxsyncin_in(0) => rxsyncin_in(0),
      rxsyncmode_in(0) => rxsyncmode_in(0),
      rxsyncout_out(0) => rxsyncout_out(0),
      rxsysclksel_in(1 downto 0) => rxsysclksel_in(1 downto 0),
      rxtermination_in(0) => rxtermination_in(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => rxvalid_out(0),
      sigvalidclk_in(0) => sigvalidclk_in(0),
      tstin_in(19 downto 0) => tstin_in(19 downto 0),
      tx8b10bbypass_in(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      tx8b10ben_in(0) => tx8b10ben_in(0),
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txcomfinish_out(0) => txcomfinish_out(0),
      txcominit_in(0) => txcominit_in(0),
      txcomsas_in(0) => txcomsas_in(0),
      txcomwake_in(0) => txcomwake_in(0),
      txctrl0_in(15 downto 0) => txctrl0_in(15 downto 0),
      txctrl1_in(15 downto 0) => txctrl1_in(15 downto 0),
      txctrl2_in(7 downto 0) => txctrl2_in(7 downto 0),
      txdataextendrsvd_in(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      txdccdone_out(0) => txdccdone_out(0),
      txdccforcestart_in(0) => txdccforcestart_in(0),
      txdccreset_in(0) => txdccreset_in(0),
      txdeemph_in(1 downto 0) => txdeemph_in(1 downto 0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txdlybypass_in(0) => txdlybypass_in(0),
      txdlyen_in(0) => txdlyen_in(0),
      txdlyhold_in(0) => txdlyhold_in(0),
      txdlyovrden_in(0) => txdlyovrden_in(0),
      txdlysreset_in(0) => txdlysreset_in(0),
      txdlysresetdone_out(0) => txdlysresetdone_out(0),
      txdlyupdown_in(0) => txdlyupdown_in(0),
      txelecidle_in(0) => txelecidle_in(0),
      txheader_in(5 downto 0) => txheader_in(5 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txlatclk_in(0) => txlatclk_in(0),
      txlfpstreset_in(0) => txlfpstreset_in(0),
      txlfpsu2lpexit_in(0) => txlfpsu2lpexit_in(0),
      txlfpsu3wake_in(0) => txlfpsu3wake_in(0),
      txmaincursor_in(6 downto 0) => txmaincursor_in(6 downto 0),
      txmargin_in(2 downto 0) => txmargin_in(2 downto 0),
      txmuxdcdexhold_in(0) => txmuxdcdexhold_in(0),
      txmuxdcdorwren_in(0) => txmuxdcdorwren_in(0),
      txoneszeros_in(0) => txoneszeros_in(0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txoutclkfabric_out(0) => txoutclkfabric_out(0),
      txoutclkpcs_out(0) => txoutclkpcs_out(0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpd_in(1 downto 0) => txpd_in(1 downto 0),
      txpdelecidlemode_in(0) => txpdelecidlemode_in(0),
      txphalign_in(0) => txphalign_in(0),
      txphaligndone_out(0) => txphaligndone_out(0),
      txphalignen_in(0) => txphalignen_in(0),
      txphdlypd_in(0) => txphdlypd_in(0),
      txphdlyreset_in(0) => txphdlyreset_in(0),
      txphdlytstclk_in(0) => txphdlytstclk_in(0),
      txphinit_in(0) => txphinit_in(0),
      txphinitdone_out(0) => txphinitdone_out(0),
      txphovrden_in(0) => txphovrden_in(0),
      txpippmen_in(0) => txpippmen_in(0),
      txpippmovrden_in(0) => txpippmovrden_in(0),
      txpippmpd_in(0) => txpippmpd_in(0),
      txpippmsel_in(0) => txpippmsel_in(0),
      txpippmstepsize_in(4 downto 0) => txpippmstepsize_in(4 downto 0),
      txpisopd_in(0) => txpisopd_in(0),
      txpllclksel_in(1 downto 0) => txpllclksel_in(1 downto 0),
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txqpibiasen_in(0) => txqpibiasen_in(0),
      txqpisenn_out(0) => txqpisenn_out(0),
      txqpisenp_out(0) => txqpisenp_out(0),
      txqpiweakpup_in(0) => txqpiweakpup_in(0),
      txrate_in(2 downto 0) => txrate_in(2 downto 0),
      txratedone_out(0) => txratedone_out(0),
      txratemode_in(0) => txratemode_in(0),
      txresetdone_out(0) => \^txresetdone_out\(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txswing_in(0) => txswing_in(0),
      txsyncallin_in(0) => txsyncallin_in(0),
      txsyncdone_out(0) => txsyncdone_out(0),
      txsyncin_in(0) => txsyncin_in(0),
      txsyncmode_in(0) => txsyncmode_in(0),
      txsyncout_out(0) => txsyncout_out(0),
      txsysclksel_in(1 downto 0) => txsysclksel_in(1 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cpllreset_in(0),
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int__0\
    );
\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst\: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      \DADDR_O_reg[9]\(9 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(9 downto 0),
      \DI_O_reg[15]\(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      \DO_USR_O_reg[47]\(16) => cal_on_tx_dout(15),
      \DO_USR_O_reg[47]\(15 downto 0) => drpdo_out(15 downto 0),
      GTHE4_CHANNEL_DRPEN_OUT => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int\,
      GTHE4_CHANNEL_DRPWE_OUT => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int\,
      GTHE4_CPLLLOCK_IN => \gen_gtwizard_gthe4.cplllock_ch_int\,
      GTHE4_TXPRGDIVRESETDONE_IN => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      GTHE4_TXPROGDIVRESET_OUT => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int\,
      Q(14) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_21\,
      Q(13) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_22\,
      Q(12) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_23\,
      Q(11) => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_2_in4_in\,
      Q(10) => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_13_in\,
      Q(9) => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_15_in\,
      Q(8) => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_16_in\,
      Q(7) => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_17_in\,
      Q(6) => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_18_in\,
      Q(5) => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_0_in\,
      Q(4) => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_0_in0_in\,
      Q(3) => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_1_in\,
      Q(2) => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_1_in5_in\,
      Q(1) => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_1_in10_in\,
      Q(0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_35\,
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int__0\,
      USER_CPLLLOCK_OUT_reg => \^cplllock_out\(0),
      USER_TXPRGDIVRESETDONE_OUT_reg => USER_TXPRGDIVRESETDONE_OUT_i_1_n_0,
      cal_fail_store_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_6\,
      cal_fail_store_reg_0 => cal_fail_store_i_1_n_0,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[13]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_96\,
      \cpll_cal_state_reg[14]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_100\,
      \cpll_cal_state_reg[15]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_98\,
      \cpll_cal_state_reg[1]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_99\,
      \cpll_cal_state_reg[21]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_106\,
      \cpll_cal_state_reg[22]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_103\,
      \cpll_cal_state_reg[23]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_38\,
      \cpll_cal_state_reg[27]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_102\,
      \cpll_cal_state_reg[4]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_97\,
      \cpll_cal_state_reg[8]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_37\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_9\,
      cpllpd_int_reg_0 => cpllpd_int_i_1_n_0,
      cpllreset_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_10\,
      cpllreset_int_reg_0 => cpllreset_int_i_1_n_0,
      den_reg => den_i_1_n_0,
      done_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_18\,
      done_reg_0 => done_i_1_n_0,
      \drp_state_reg[0]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_105\,
      \drp_state_reg[4]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_107\,
      \drp_state_reg[5]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_104\,
      \drp_state_reg[6]\(4) => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_done\,
      \drp_state_reg[6]\(3) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_40\,
      \drp_state_reg[6]\(2) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_41\,
      \drp_state_reg[6]\(1) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_42\,
      \drp_state_reg[6]\(0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_43\,
      \drp_state_reg[6]_0\(1) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_65\,
      \drp_state_reg[6]_0\(0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_66\,
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in(0) => drprst_in(0),
      drpwe_in(0) => drpwe_in(0),
      dwe_reg => dwe_i_1_n_0,
      freq_counter_rst_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_1\,
      freq_counter_rst_reg_0 => freq_counter_rst_i_1_n_0,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      i_in_out => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/i_in_out\,
      in0 => \gen_gtwizard_gthe4.txprogdivreset_int\,
      lopt => \^lopt_2\,
      lopt_1 => \^lopt_3\,
      mask_user_in_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_7\,
      mask_user_in_reg_0 => mask_user_in_i_1_n_0,
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      rd => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/rd\,
      rd_reg => \rd_i_1__0_n_0\,
      \repeat_ctr_reg[3]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_101\,
      rst_in0 => rst_in0,
      rst_in_out_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_94\,
      rst_in_out_reg_0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_95\,
      status_store_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_5\,
      status_store_reg_0 => status_store_i_1_n_0,
      txoutclk_out(0) => \^txoutclk_out\(0),
      txoutclksel_in(2 downto 0) => txoutclksel_in(2 downto 0),
      txprgdivresetdone_out(0) => txprgdivresetdone_out(0),
      txprogdivreset_int => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/txprogdivreset_int\,
      txprogdivreset_int_reg => txprogdivreset_int_i_1_n_0,
      \wait_ctr_reg[12]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_20\,
      \wait_ctr_reg[15]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_19\,
      \wait_ctr_reg[3]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_36\,
      wr => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wr\,
      wr_reg => \wr_i_1__0_n_0\
    );
\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gthe4_delay_powergood
     port map (
      RXPD(1) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_2\,
      RXRATE(2 downto 1) => \gen_gtwizard_gthe4.rxrate_ch_int\(2 downto 1),
      RXRATE(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_5\,
      \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\ => \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_381\,
      \gen_powergood_delay.pwr_on_fsm_reg_0\ => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_6\,
      \out\ => \^gtpowergood_out\(0),
      rxoutclkpcs_out(0) => \^rxoutclkpcs_out\(0),
      rxpd_in(1 downto 0) => rxpd_in(1 downto 0),
      rxpmareset_in(0) => rxpmareset_in(0),
      rxrate_in(2 downto 0) => rxrate_in(2 downto 0),
      rxratemode_in(0) => rxratemode_in(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer
     port map (
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      rxresetdone_out(0) => \^rxresetdone_out\(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_bit_synchronizer_15
     port map (
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      txresetdone_out(0) => \^txresetdone_out\(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.cpu_block_aurora_64b66b_0_1_gtwizard_ultrascale_v1_7_7_gtwiz_reset
     port map (
      cplllock_out(0) => \^cplllock_out\(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtpowergood_out(0) => \^gtpowergood_out\(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      in0 => \gen_gtwizard_gthe4.txprogdivreset_int\,
      rst_in0 => rst_in0,
      rxcdrlock_out(0) => \^rxcdrlock_out\(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      txusrclk2_in(0) => txusrclk2_in(0)
    );
mask_user_in_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF1FFF0"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_22\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_21\,
      I2 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_35\,
      I3 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_1_in10_in\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_7\,
      O => mask_user_in_i_1_n_0
    );
\rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_done\,
      I1 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_1_in\,
      I2 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_1_in5_in\,
      I3 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_2_in4_in\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_106\,
      I5 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/rd\,
      O => \rd_i_1__0_n_0\
    );
status_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => cal_on_tx_dout(15),
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_99\,
      I2 => cal_on_tx_reset_in_sync,
      I3 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_done\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_35\,
      I5 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_5\,
      O => status_store_i_1_n_0
    );
txprogdivreset_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_36\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_23\,
      I2 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_13_in\,
      I3 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/txprogdivreset_int\,
      O => txprogdivreset_int_i_1_n_0
    );
\wr_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555D555555515555"
    )
        port map (
      I0 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/drp_done\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_37\,
      I2 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_0_in\,
      I3 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/p_0_in0_in\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_inst_n_38\,
      I5 => \gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal_tx_i/wr\,
      O => \wr_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
end cpu_block_aurora_64b66b_0_1_fifo_generator_top;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_fifo_generator_top is
begin
\gbi.bi\: entity work.cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5_builtin
     port map (
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 0) => dout(71 downto 0),
      empty => empty,
      full => full,
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      underflow => underflow,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "50.000921";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 2;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 32;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "5.000000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 4;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "250.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 32;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "156.250000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 2;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 32;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "5.000000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 4;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "250.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 2;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 64;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "78.125000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is "156.250000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top : entity is 1;
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^gtwiz_reset_qpll0lock_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_reset_qpll1lock_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_userclk_rx_active_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_userclk_tx_active_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll0reset_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll1reset_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxdata_out\ : STD_LOGIC_VECTOR ( 127 downto 0 );
begin
  \^gtwiz_reset_qpll0lock_in\(0) <= gtwiz_reset_qpll0lock_in(0);
  \^gtwiz_reset_qpll1lock_in\(0) <= gtwiz_reset_qpll1lock_in(0);
  \^gtwiz_userclk_rx_active_in\(0) <= gtwiz_userclk_rx_active_in(0);
  \^gtwiz_userclk_tx_active_in\(0) <= gtwiz_userclk_tx_active_in(0);
  \^qpll0reset_in\(0) <= qpll0reset_in(0);
  \^qpll1reset_in\(0) <= qpll1reset_in(0);
  drpdo_common_out(15) <= \<const0>\;
  drpdo_common_out(14) <= \<const0>\;
  drpdo_common_out(13) <= \<const0>\;
  drpdo_common_out(12) <= \<const0>\;
  drpdo_common_out(11) <= \<const0>\;
  drpdo_common_out(10) <= \<const0>\;
  drpdo_common_out(9) <= \<const0>\;
  drpdo_common_out(8) <= \<const0>\;
  drpdo_common_out(7) <= \<const0>\;
  drpdo_common_out(6) <= \<const0>\;
  drpdo_common_out(5) <= \<const0>\;
  drpdo_common_out(4) <= \<const0>\;
  drpdo_common_out(3) <= \<const0>\;
  drpdo_common_out(2) <= \<const0>\;
  drpdo_common_out(1) <= \<const0>\;
  drpdo_common_out(0) <= \<const0>\;
  drprdy_common_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll0reset_out(0) <= \^qpll0reset_in\(0);
  gtwiz_reset_qpll1reset_out(0) <= \^qpll1reset_in\(0);
  gtwiz_userclk_rx_active_out(0) <= \^gtwiz_userclk_rx_active_in\(0);
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \^gtwiz_userclk_tx_active_in\(0);
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtwiz_userdata_rx_out(31 downto 0) <= \^rxdata_out\(31 downto 0);
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  pmarsvdout0_out(7) <= \<const0>\;
  pmarsvdout0_out(6) <= \<const0>\;
  pmarsvdout0_out(5) <= \<const0>\;
  pmarsvdout0_out(4) <= \<const0>\;
  pmarsvdout0_out(3) <= \<const0>\;
  pmarsvdout0_out(2) <= \<const0>\;
  pmarsvdout0_out(1) <= \<const0>\;
  pmarsvdout0_out(0) <= \<const0>\;
  pmarsvdout1_out(7) <= \<const0>\;
  pmarsvdout1_out(6) <= \<const0>\;
  pmarsvdout1_out(5) <= \<const0>\;
  pmarsvdout1_out(4) <= \<const0>\;
  pmarsvdout1_out(3) <= \<const0>\;
  pmarsvdout1_out(2) <= \<const0>\;
  pmarsvdout1_out(1) <= \<const0>\;
  pmarsvdout1_out(0) <= \<const0>\;
  qpll0fbclklost_out(0) <= \<const0>\;
  qpll0lock_out(0) <= \^gtwiz_reset_qpll0lock_in\(0);
  qpll0outclk_out(0) <= \<const0>\;
  qpll0outrefclk_out(0) <= \<const0>\;
  qpll0refclklost_out(0) <= \<const0>\;
  qpll1fbclklost_out(0) <= \<const0>\;
  qpll1lock_out(0) <= \^gtwiz_reset_qpll1lock_in\(0);
  qpll1outclk_out(0) <= \<const0>\;
  qpll1outrefclk_out(0) <= \<const0>\;
  qpll1refclklost_out(0) <= \<const0>\;
  qplldmonitor0_out(7) <= \<const0>\;
  qplldmonitor0_out(6) <= \<const0>\;
  qplldmonitor0_out(5) <= \<const0>\;
  qplldmonitor0_out(4) <= \<const0>\;
  qplldmonitor0_out(3) <= \<const0>\;
  qplldmonitor0_out(2) <= \<const0>\;
  qplldmonitor0_out(1) <= \<const0>\;
  qplldmonitor0_out(0) <= \<const0>\;
  qplldmonitor1_out(7) <= \<const0>\;
  qplldmonitor1_out(6) <= \<const0>\;
  qplldmonitor1_out(5) <= \<const0>\;
  qplldmonitor1_out(4) <= \<const0>\;
  qplldmonitor1_out(3) <= \<const0>\;
  qplldmonitor1_out(2) <= \<const0>\;
  qplldmonitor1_out(1) <= \<const0>\;
  qplldmonitor1_out(0) <= \<const0>\;
  refclkoutmonitor0_out(0) <= \<const0>\;
  refclkoutmonitor1_out(0) <= \<const0>\;
  rxdata_out(127 downto 0) <= \^rxdata_out\(127 downto 0);
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk0sel_out(1) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(1) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  sdm0finalout_out(3) <= \<const0>\;
  sdm0finalout_out(2) <= \<const0>\;
  sdm0finalout_out(1) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(14) <= \<const0>\;
  sdm0testdata_out(13) <= \<const0>\;
  sdm0testdata_out(12) <= \<const0>\;
  sdm0testdata_out(11) <= \<const0>\;
  sdm0testdata_out(10) <= \<const0>\;
  sdm0testdata_out(9) <= \<const0>\;
  sdm0testdata_out(8) <= \<const0>\;
  sdm0testdata_out(7) <= \<const0>\;
  sdm0testdata_out(6) <= \<const0>\;
  sdm0testdata_out(5) <= \<const0>\;
  sdm0testdata_out(4) <= \<const0>\;
  sdm0testdata_out(3) <= \<const0>\;
  sdm0testdata_out(2) <= \<const0>\;
  sdm0testdata_out(1) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(3) <= \<const0>\;
  sdm1finalout_out(2) <= \<const0>\;
  sdm1finalout_out(1) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(14) <= \<const0>\;
  sdm1testdata_out(13) <= \<const0>\;
  sdm1testdata_out(12) <= \<const0>\;
  sdm1testdata_out(11) <= \<const0>\;
  sdm1testdata_out(10) <= \<const0>\;
  sdm1testdata_out(9) <= \<const0>\;
  sdm1testdata_out(8) <= \<const0>\;
  sdm1testdata_out(7) <= \<const0>\;
  sdm1testdata_out(6) <= \<const0>\;
  sdm1testdata_out(5) <= \<const0>\;
  sdm1testdata_out(4) <= \<const0>\;
  sdm1testdata_out(3) <= \<const0>\;
  sdm1testdata_out(2) <= \<const0>\;
  sdm1testdata_out(1) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(9) <= \<const0>\;
  tcongpo_out(8) <= \<const0>\;
  tcongpo_out(7) <= \<const0>\;
  tcongpo_out(6) <= \<const0>\;
  tcongpo_out(5) <= \<const0>\;
  tcongpo_out(4) <= \<const0>\;
  tcongpo_out(3) <= \<const0>\;
  tcongpo_out(2) <= \<const0>\;
  tcongpo_out(1) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst\: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4
     port map (
      bufgtce_out(0) => bufgtce_out(0),
      bufgtcemask_out(2 downto 0) => bufgtcemask_out(2 downto 0),
      bufgtdiv_out(8 downto 0) => bufgtdiv_out(8 downto 0),
      bufgtreset_out(0) => bufgtreset_out(0),
      bufgtrstmask_out(2 downto 0) => bufgtrstmask_out(2 downto 0),
      cdrstepdir_in(0) => cdrstepdir_in(0),
      cdrstepsq_in(0) => cdrstepsq_in(0),
      cdrstepsx_in(0) => cdrstepsx_in(0),
      cfgreset_in(0) => cfgreset_in(0),
      clkrsvd0_in(0) => clkrsvd0_in(0),
      clkrsvd1_in(0) => clkrsvd1_in(0),
      cpllfbclklost_out(0) => cpllfbclklost_out(0),
      cpllfreqlock_in(0) => cpllfreqlock_in(0),
      cplllock_out(0) => cplllock_out(0),
      cplllockdetclk_in(0) => cplllockdetclk_in(0),
      cplllocken_in(0) => cplllocken_in(0),
      cpllrefclklost_out(0) => cpllrefclklost_out(0),
      cpllrefclksel_in(2 downto 0) => cpllrefclksel_in(2 downto 0),
      cpllreset_in(0) => cpllreset_in(0),
      dmonfiforeset_in(0) => dmonfiforeset_in(0),
      dmonitorclk_in(0) => dmonitorclk_in(0),
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      dmonitoroutclk_out(0) => dmonitoroutclk_out(0),
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in(0) => drprst_in(0),
      drpwe_in(0) => drpwe_in(0),
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      freqos_in(0) => freqos_in(0),
      gtgrefclk_in(0) => gtgrefclk_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk0_in(0) => gtnorthrefclk0_in(0),
      gtnorthrefclk1_in(0) => gtnorthrefclk1_in(0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk1_in(0) => gtrefclk1_in(0),
      gtrefclkmonitor_out(0) => gtrefclkmonitor_out(0),
      gtrsvd_in(15 downto 0) => gtrsvd_in(15 downto 0),
      gtrxresetsel_in(0) => gtrxresetsel_in(0),
      gtsouthrefclk0_in(0) => gtsouthrefclk0_in(0),
      gtsouthrefclk1_in(0) => gtsouthrefclk1_in(0),
      gttxresetsel_in(0) => gttxresetsel_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_userclk_rx_active_in(0) => \^gtwiz_userclk_rx_active_in\(0),
      gtwiz_userclk_tx_active_in(0) => \^gtwiz_userclk_tx_active_in\(0),
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      incpctrl_in(0) => incpctrl_in(0),
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      pcieeqrxeqadaptdone_in(0) => pcieeqrxeqadaptdone_in(0),
      pcierategen3_out(0) => pcierategen3_out(0),
      pcierateidle_out(0) => pcierateidle_out(0),
      pcierateqpllpd_out(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      pcierstidle_in(0) => pcierstidle_in(0),
      pciersttxsyncstart_in(0) => pciersttxsyncstart_in(0),
      pciesynctxsyncdone_out(0) => pciesynctxsyncdone_out(0),
      pcieusergen3rdy_out(0) => pcieusergen3rdy_out(0),
      pcieuserphystatusrst_out(0) => pcieuserphystatusrst_out(0),
      pcieuserratedone_in(0) => pcieuserratedone_in(0),
      pcieuserratestart_out(0) => pcieuserratestart_out(0),
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      pcsrsvdout_out(15 downto 0) => pcsrsvdout_out(15 downto 0),
      phystatus_out(0) => phystatus_out(0),
      pinrsrvdas_out(15 downto 0) => pinrsrvdas_out(15 downto 0),
      powerpresent_out(0) => powerpresent_out(0),
      qpll0clk_in(0) => qpll0clk_in(0),
      qpll0freqlock_in(0) => qpll0freqlock_in(0),
      qpll0refclk_in(0) => qpll0refclk_in(0),
      qpll1clk_in(0) => qpll1clk_in(0),
      qpll1freqlock_in(0) => qpll1freqlock_in(0),
      qpll1refclk_in(0) => qpll1refclk_in(0),
      resetexception_out(0) => resetexception_out(0),
      resetovrd_in(0) => resetovrd_in(0),
      rx8b10ben_in(0) => rx8b10ben_in(0),
      rxafecfoken_in(0) => rxafecfoken_in(0),
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxbyteisaligned_out(0) => rxbyteisaligned_out(0),
      rxbyterealign_out(0) => rxbyterealign_out(0),
      rxcdrfreqreset_in(0) => rxcdrfreqreset_in(0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxcdrphdone_out(0) => rxcdrphdone_out(0),
      rxcdrreset_in(0) => rxcdrreset_in(0),
      rxchanbondseq_out(0) => rxchanbondseq_out(0),
      rxchanisaligned_out(0) => rxchanisaligned_out(0),
      rxchanrealign_out(0) => rxchanrealign_out(0),
      rxchbonden_in(0) => rxchbonden_in(0),
      rxchbondi_in(4 downto 0) => rxchbondi_in(4 downto 0),
      rxchbondlevel_in(2 downto 0) => rxchbondlevel_in(2 downto 0),
      rxchbondmaster_in(0) => rxchbondmaster_in(0),
      rxchbondo_out(4 downto 0) => rxchbondo_out(4 downto 0),
      rxchbondslave_in(0) => rxchbondslave_in(0),
      rxckcaldone_out(0) => rxckcaldone_out(0),
      rxckcalreset_in(0) => rxckcalreset_in(0),
      rxckcalstart_in(6 downto 0) => rxckcalstart_in(6 downto 0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => rxcominitdet_out(0),
      rxcommadet_out(0) => rxcommadet_out(0),
      rxcommadeten_in(0) => rxcommadeten_in(0),
      rxcomsasdet_out(0) => rxcomsasdet_out(0),
      rxcomwakedet_out(0) => rxcomwakedet_out(0),
      rxctrl0_out(15 downto 0) => rxctrl0_out(15 downto 0),
      rxctrl1_out(15 downto 0) => rxctrl1_out(15 downto 0),
      rxctrl2_out(7 downto 0) => rxctrl2_out(7 downto 0),
      rxctrl3_out(7 downto 0) => rxctrl3_out(7 downto 0),
      rxdata_out(127 downto 0) => \^rxdata_out\(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      rxdatavalid_out(1 downto 0) => rxdatavalid_out(1 downto 0),
      rxdfeagcctrl_in(1 downto 0) => rxdfeagcctrl_in(1 downto 0),
      rxdfeagchold_in(0) => rxdfeagchold_in(0),
      rxdfeagcovrden_in(0) => rxdfeagcovrden_in(0),
      rxdfecfokfcnum_in(3 downto 0) => rxdfecfokfcnum_in(3 downto 0),
      rxdfecfokfen_in(0) => rxdfecfokfen_in(0),
      rxdfecfokfpulse_in(0) => rxdfecfokfpulse_in(0),
      rxdfecfokhold_in(0) => rxdfecfokhold_in(0),
      rxdfecfokovren_in(0) => rxdfecfokovren_in(0),
      rxdfekhhold_in(0) => rxdfekhhold_in(0),
      rxdfekhovrden_in(0) => rxdfekhovrden_in(0),
      rxdfelfhold_in(0) => rxdfelfhold_in(0),
      rxdfelfovrden_in(0) => rxdfelfovrden_in(0),
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxdfetap10hold_in(0) => rxdfetap10hold_in(0),
      rxdfetap10ovrden_in(0) => rxdfetap10ovrden_in(0),
      rxdfetap11hold_in(0) => rxdfetap11hold_in(0),
      rxdfetap11ovrden_in(0) => rxdfetap11ovrden_in(0),
      rxdfetap12hold_in(0) => rxdfetap12hold_in(0),
      rxdfetap12ovrden_in(0) => rxdfetap12ovrden_in(0),
      rxdfetap13hold_in(0) => rxdfetap13hold_in(0),
      rxdfetap13ovrden_in(0) => rxdfetap13ovrden_in(0),
      rxdfetap14hold_in(0) => rxdfetap14hold_in(0),
      rxdfetap14ovrden_in(0) => rxdfetap14ovrden_in(0),
      rxdfetap15hold_in(0) => rxdfetap15hold_in(0),
      rxdfetap15ovrden_in(0) => rxdfetap15ovrden_in(0),
      rxdfetap2hold_in(0) => rxdfetap2hold_in(0),
      rxdfetap2ovrden_in(0) => rxdfetap2ovrden_in(0),
      rxdfetap3hold_in(0) => rxdfetap3hold_in(0),
      rxdfetap3ovrden_in(0) => rxdfetap3ovrden_in(0),
      rxdfetap4hold_in(0) => rxdfetap4hold_in(0),
      rxdfetap4ovrden_in(0) => rxdfetap4ovrden_in(0),
      rxdfetap5hold_in(0) => rxdfetap5hold_in(0),
      rxdfetap5ovrden_in(0) => rxdfetap5ovrden_in(0),
      rxdfetap6hold_in(0) => rxdfetap6hold_in(0),
      rxdfetap6ovrden_in(0) => rxdfetap6ovrden_in(0),
      rxdfetap7hold_in(0) => rxdfetap7hold_in(0),
      rxdfetap7ovrden_in(0) => rxdfetap7ovrden_in(0),
      rxdfetap8hold_in(0) => rxdfetap8hold_in(0),
      rxdfetap8ovrden_in(0) => rxdfetap8ovrden_in(0),
      rxdfetap9hold_in(0) => rxdfetap9hold_in(0),
      rxdfetap9ovrden_in(0) => rxdfetap9ovrden_in(0),
      rxdfeuthold_in(0) => rxdfeuthold_in(0),
      rxdfeutovrden_in(0) => rxdfeutovrden_in(0),
      rxdfevphold_in(0) => rxdfevphold_in(0),
      rxdfevpovrden_in(0) => rxdfevpovrden_in(0),
      rxdfexyden_in(0) => rxdfexyden_in(0),
      rxdlybypass_in(0) => rxdlybypass_in(0),
      rxdlyen_in(0) => rxdlyen_in(0),
      rxdlyovrden_in(0) => rxdlyovrden_in(0),
      rxdlysreset_in(0) => rxdlysreset_in(0),
      rxdlysresetdone_out(0) => rxdlysresetdone_out(0),
      rxelecidle_out(0) => rxelecidle_out(0),
      rxelecidlemode_in(1 downto 0) => rxelecidlemode_in(1 downto 0),
      rxeqtraining_in(0) => rxeqtraining_in(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(5 downto 0) => rxheader_out(5 downto 0),
      rxheadervalid_out(1 downto 0) => rxheadervalid_out(1 downto 0),
      rxlatclk_in(0) => rxlatclk_in(0),
      rxlfpstresetdet_out(0) => rxlfpstresetdet_out(0),
      rxlfpsu2lpexitdet_out(0) => rxlfpsu2lpexitdet_out(0),
      rxlfpsu3wakedet_out(0) => rxlfpsu3wakedet_out(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxlpmgchold_in(0) => rxlpmgchold_in(0),
      rxlpmgcovrden_in(0) => rxlpmgcovrden_in(0),
      rxlpmhfhold_in(0) => rxlpmhfhold_in(0),
      rxlpmhfovrden_in(0) => rxlpmhfovrden_in(0),
      rxlpmlfhold_in(0) => rxlpmlfhold_in(0),
      rxlpmlfklovrden_in(0) => rxlpmlfklovrden_in(0),
      rxlpmoshold_in(0) => rxlpmoshold_in(0),
      rxlpmosovrden_in(0) => rxlpmosovrden_in(0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => rxmonitorout_out(7 downto 0),
      rxmonitorsel_in(1 downto 0) => rxmonitorsel_in(1 downto 0),
      rxoobreset_in(0) => rxoobreset_in(0),
      rxoscalreset_in(0) => rxoscalreset_in(0),
      rxoshold_in(0) => rxoshold_in(0),
      rxosintdone_out(0) => rxosintdone_out(0),
      rxosintstarted_out(0) => rxosintstarted_out(0),
      rxosintstrobedone_out(0) => rxosintstrobedone_out(0),
      rxosintstrobestarted_out(0) => rxosintstrobestarted_out(0),
      rxosovrden_in(0) => rxosovrden_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => rxoutclkfabric_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxoutclksel_in(2 downto 0) => rxoutclksel_in(2 downto 0),
      rxpcommaalignen_in(0) => rxpcommaalignen_in(0),
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxpd_in(1 downto 0) => rxpd_in(1 downto 0),
      rxphalign_in(0) => rxphalign_in(0),
      rxphaligndone_out(0) => rxphaligndone_out(0),
      rxphalignen_in(0) => rxphalignen_in(0),
      rxphalignerr_out(0) => rxphalignerr_out(0),
      rxphdlypd_in(0) => rxphdlypd_in(0),
      rxphdlyreset_in(0) => rxphdlyreset_in(0),
      rxphovrden_in(0) => rxphovrden_in(0),
      rxpllclksel_in(1 downto 0) => rxpllclksel_in(1 downto 0),
      rxpmareset_in(0) => rxpmareset_in(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbslocked_out(0) => rxprbslocked_out(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxprgdivresetdone_out(0) => rxprgdivresetdone_out(0),
      rxqpien_in(0) => rxqpien_in(0),
      rxqpisenn_out(0) => rxqpisenn_out(0),
      rxqpisenp_out(0) => rxqpisenp_out(0),
      rxrate_in(2 downto 0) => rxrate_in(2 downto 0),
      rxratedone_out(0) => rxratedone_out(0),
      rxratemode_in(0) => rxratemode_in(0),
      rxrecclkout_out(0) => rxrecclkout_out(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxslide_in(0) => rxslide_in(0),
      rxsliderdy_out(0) => rxsliderdy_out(0),
      rxslipdone_out(0) => rxslipdone_out(0),
      rxslipoutclk_in(0) => rxslipoutclk_in(0),
      rxslipoutclkrdy_out(0) => rxslipoutclkrdy_out(0),
      rxslippma_in(0) => rxslippma_in(0),
      rxslippmardy_out(0) => rxslippmardy_out(0),
      rxstartofseq_out(1 downto 0) => rxstartofseq_out(1 downto 0),
      rxstatus_out(2 downto 0) => rxstatus_out(2 downto 0),
      rxsyncallin_in(0) => rxsyncallin_in(0),
      rxsyncdone_out(0) => rxsyncdone_out(0),
      rxsyncin_in(0) => rxsyncin_in(0),
      rxsyncmode_in(0) => rxsyncmode_in(0),
      rxsyncout_out(0) => rxsyncout_out(0),
      rxsysclksel_in(1 downto 0) => rxsysclksel_in(1 downto 0),
      rxtermination_in(0) => rxtermination_in(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => rxvalid_out(0),
      sigvalidclk_in(0) => sigvalidclk_in(0),
      tstin_in(19 downto 0) => tstin_in(19 downto 0),
      tx8b10bbypass_in(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      tx8b10ben_in(0) => tx8b10ben_in(0),
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txcomfinish_out(0) => txcomfinish_out(0),
      txcominit_in(0) => txcominit_in(0),
      txcomsas_in(0) => txcomsas_in(0),
      txcomwake_in(0) => txcomwake_in(0),
      txctrl0_in(15 downto 0) => txctrl0_in(15 downto 0),
      txctrl1_in(15 downto 0) => txctrl1_in(15 downto 0),
      txctrl2_in(7 downto 0) => txctrl2_in(7 downto 0),
      txdataextendrsvd_in(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      txdccdone_out(0) => txdccdone_out(0),
      txdccforcestart_in(0) => txdccforcestart_in(0),
      txdccreset_in(0) => txdccreset_in(0),
      txdeemph_in(1 downto 0) => txdeemph_in(1 downto 0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txdlybypass_in(0) => txdlybypass_in(0),
      txdlyen_in(0) => txdlyen_in(0),
      txdlyhold_in(0) => txdlyhold_in(0),
      txdlyovrden_in(0) => txdlyovrden_in(0),
      txdlysreset_in(0) => txdlysreset_in(0),
      txdlysresetdone_out(0) => txdlysresetdone_out(0),
      txdlyupdown_in(0) => txdlyupdown_in(0),
      txelecidle_in(0) => txelecidle_in(0),
      txheader_in(5 downto 0) => txheader_in(5 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txlatclk_in(0) => txlatclk_in(0),
      txlfpstreset_in(0) => txlfpstreset_in(0),
      txlfpsu2lpexit_in(0) => txlfpsu2lpexit_in(0),
      txlfpsu3wake_in(0) => txlfpsu3wake_in(0),
      txmaincursor_in(6 downto 0) => txmaincursor_in(6 downto 0),
      txmargin_in(2 downto 0) => txmargin_in(2 downto 0),
      txmuxdcdexhold_in(0) => txmuxdcdexhold_in(0),
      txmuxdcdorwren_in(0) => txmuxdcdorwren_in(0),
      txoneszeros_in(0) => txoneszeros_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => txoutclkfabric_out(0),
      txoutclkpcs_out(0) => txoutclkpcs_out(0),
      txoutclksel_in(2 downto 0) => txoutclksel_in(2 downto 0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpd_in(1 downto 0) => txpd_in(1 downto 0),
      txpdelecidlemode_in(0) => txpdelecidlemode_in(0),
      txphalign_in(0) => txphalign_in(0),
      txphaligndone_out(0) => txphaligndone_out(0),
      txphalignen_in(0) => txphalignen_in(0),
      txphdlypd_in(0) => txphdlypd_in(0),
      txphdlyreset_in(0) => txphdlyreset_in(0),
      txphdlytstclk_in(0) => txphdlytstclk_in(0),
      txphinit_in(0) => txphinit_in(0),
      txphinitdone_out(0) => txphinitdone_out(0),
      txphovrden_in(0) => txphovrden_in(0),
      txpippmen_in(0) => txpippmen_in(0),
      txpippmovrden_in(0) => txpippmovrden_in(0),
      txpippmpd_in(0) => txpippmpd_in(0),
      txpippmsel_in(0) => txpippmsel_in(0),
      txpippmstepsize_in(4 downto 0) => txpippmstepsize_in(4 downto 0),
      txpisopd_in(0) => txpisopd_in(0),
      txpllclksel_in(1 downto 0) => txpllclksel_in(1 downto 0),
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txprgdivresetdone_out(0) => txprgdivresetdone_out(0),
      txqpibiasen_in(0) => txqpibiasen_in(0),
      txqpisenn_out(0) => txqpisenn_out(0),
      txqpisenp_out(0) => txqpisenp_out(0),
      txqpiweakpup_in(0) => txqpiweakpup_in(0),
      txrate_in(2 downto 0) => txrate_in(2 downto 0),
      txratedone_out(0) => txratedone_out(0),
      txratemode_in(0) => txratemode_in(0),
      txresetdone_out(0) => txresetdone_out(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txswing_in(0) => txswing_in(0),
      txsyncallin_in(0) => txsyncallin_in(0),
      txsyncdone_out(0) => txsyncdone_out(0),
      txsyncin_in(0) => txsyncin_in(0),
      txsyncmode_in(0) => txsyncmode_in(0),
      txsyncout_out(0) => txsyncout_out(0),
      txsysclksel_in(1 downto 0) => txsysclksel_in(1 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5_synth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
end cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5_synth;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5_synth is
begin
\gconvfifo.rf\: entity work.cpu_block_aurora_64b66b_0_1_fifo_generator_top
     port map (
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 0) => dout(71 downto 0),
      empty => empty,
      full => full,
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      underflow => underflow,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt : entity is "cpu_block_aurora_64b66b_0_1_gt,cpu_block_aurora_64b66b_0_1_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt : entity is "cpu_block_aurora_64b66b_0_1_gt_gtwizard_top,Vivado 2019.2";
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt is
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxclkcorcnt_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "50.000921";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 2;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 32;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "5.000000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 4;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "250.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 32;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "156.250000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 2;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 32;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "5.000000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 4;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "250.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 2;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 64;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "78.125000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
inst: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"11111",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(0) => NLW_inst_bufgtce_out_UNCONNECTED(0),
      bufgtcemask_out(2 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(2 downto 0),
      bufgtdiv_out(8 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(8 downto 0),
      bufgtreset_out(0) => NLW_inst_bufgtreset_out_UNCONNECTED(0),
      bufgtrstmask_out(2 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(2 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(0) => '0',
      clkrsvd0_in(0) => '0',
      clkrsvd1_in(0) => '0',
      cpllfbclklost_out(0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(0) => cplllock_out(0),
      cplllockdetclk_in(0) => '0',
      cplllocken_in(0) => '1',
      cpllpd_in(0) => '0',
      cpllrefclklost_out(0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      cpllreset_in(0) => '0',
      dmonfiforeset_in(0) => '0',
      dmonitorclk_in(0) => '0',
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_common_in(0) => '0',
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(0) => drpen_in(0),
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(0) => drpwe_in(0),
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(0) => '0',
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(0) => '0',
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(0) => '0',
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(0) => '0',
      gtrefclkmonitor_out(0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(15 downto 0) => B"0000000000000000",
      gtrxreset_in(0) => '0',
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(0) => '0',
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(0) => '0',
      gttxreset_in(0) => '0',
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe3_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gtye4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(0) => '0',
      pcierategen3_out(0) => NLW_inst_pcierategen3_out_UNCONNECTED(0),
      pcierateidle_out(0) => NLW_inst_pcierateidle_out_UNCONNECTED(0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(1 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(1 downto 0),
      pcierstidle_in(0) => '0',
      pciersttxsyncstart_in(0) => '0',
      pciesynctxsyncdone_out(0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(0),
      pcieusergen3rdy_out(0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(0),
      pcieuserphystatusrst_out(0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(0),
      pcieuserratedone_in(0) => '0',
      pcieuserratestart_out(0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      pcsrsvdout_out(15 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(15 downto 0),
      phystatus_out(0) => NLW_inst_phystatus_out_UNCONNECTED(0),
      pinrsrvdas_out(15 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(15 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(0) => '0',
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '0',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '1',
      qpll0refclk_in(0) => '0',
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '1',
      qpll1clk_in(0) => '0',
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(0) => '0',
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(0) => NLW_inst_resetexception_out_UNCONNECTED(0),
      resetovrd_in(0) => '0',
      rstclkentx_in(0) => '0',
      rx8b10ben_in(0) => '0',
      rxafecfoken_in(0) => '1',
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxbyteisaligned_out(0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_inst_rxbyterealign_out_UNCONNECTED(0),
      rxcdrfreqreset_in(0) => '0',
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => NLW_inst_rxcdrlock_out_UNCONNECTED(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxcdrphdone_out(0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(0),
      rxcdrreset_in(0) => '0',
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(0),
      rxchanisaligned_out(0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(0),
      rxchanrealign_out(0) => NLW_inst_rxchanrealign_out_UNCONNECTED(0),
      rxchbonden_in(0) => '0',
      rxchbondi_in(4 downto 0) => B"00000",
      rxchbondlevel_in(2 downto 0) => B"000",
      rxchbondmaster_in(0) => '0',
      rxchbondo_out(4 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(4 downto 0),
      rxchbondslave_in(0) => '0',
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(6 downto 0) => B"0000000",
      rxclkcorcnt_out(1 downto 0) => NLW_inst_rxclkcorcnt_out_UNCONNECTED(1 downto 0),
      rxcominitdet_out(0) => NLW_inst_rxcominitdet_out_UNCONNECTED(0),
      rxcommadet_out(0) => NLW_inst_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '0',
      rxcomsasdet_out(0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(0),
      rxcomwakedet_out(0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(0),
      rxctrl0_out(15 downto 0) => NLW_inst_rxctrl0_out_UNCONNECTED(15 downto 0),
      rxctrl1_out(15 downto 0) => NLW_inst_rxctrl1_out_UNCONNECTED(15 downto 0),
      rxctrl2_out(7 downto 0) => NLW_inst_rxctrl2_out_UNCONNECTED(7 downto 0),
      rxctrl3_out(7 downto 0) => NLW_inst_rxctrl3_out_UNCONNECTED(7 downto 0),
      rxdata_out(127 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(7 downto 0),
      rxdatavalid_out(1 downto 0) => rxdatavalid_out(1 downto 0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(1 downto 0) => B"01",
      rxdfeagchold_in(0) => '0',
      rxdfeagcovrden_in(0) => '0',
      rxdfecfokfcnum_in(3 downto 0) => B"1101",
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(0) => '0',
      rxdfelfovrden_in(0) => '0',
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxdfetap10hold_in(0) => '0',
      rxdfetap10ovrden_in(0) => '0',
      rxdfetap11hold_in(0) => '0',
      rxdfetap11ovrden_in(0) => '0',
      rxdfetap12hold_in(0) => '0',
      rxdfetap12ovrden_in(0) => '0',
      rxdfetap13hold_in(0) => '0',
      rxdfetap13ovrden_in(0) => '0',
      rxdfetap14hold_in(0) => '0',
      rxdfetap14ovrden_in(0) => '0',
      rxdfetap15hold_in(0) => '0',
      rxdfetap15ovrden_in(0) => '0',
      rxdfetap2hold_in(0) => '0',
      rxdfetap2ovrden_in(0) => '0',
      rxdfetap3hold_in(0) => '0',
      rxdfetap3ovrden_in(0) => '0',
      rxdfetap4hold_in(0) => '0',
      rxdfetap4ovrden_in(0) => '0',
      rxdfetap5hold_in(0) => '0',
      rxdfetap5ovrden_in(0) => '0',
      rxdfetap6hold_in(0) => '0',
      rxdfetap6ovrden_in(0) => '0',
      rxdfetap7hold_in(0) => '0',
      rxdfetap7ovrden_in(0) => '0',
      rxdfetap8hold_in(0) => '0',
      rxdfetap8ovrden_in(0) => '0',
      rxdfetap9hold_in(0) => '0',
      rxdfetap9ovrden_in(0) => '0',
      rxdfeuthold_in(0) => '0',
      rxdfeutovrden_in(0) => '0',
      rxdfevphold_in(0) => '0',
      rxdfevpovrden_in(0) => '0',
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(0) => '1',
      rxdlybypass_in(0) => '1',
      rxdlyen_in(0) => '0',
      rxdlyovrden_in(0) => '0',
      rxdlysreset_in(0) => '0',
      rxdlysresetdone_out(0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(0),
      rxelecidle_out(0) => NLW_inst_rxelecidle_out_UNCONNECTED(0),
      rxelecidlemode_in(1 downto 0) => B"11",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(5 downto 0) => rxheader_out(5 downto 0),
      rxheadervalid_out(1 downto 0) => rxheadervalid_out(1 downto 0),
      rxlatclk_in(0) => '0',
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxlpmgchold_in(0) => '0',
      rxlpmgcovrden_in(0) => '0',
      rxlpmhfhold_in(0) => '0',
      rxlpmhfovrden_in(0) => '0',
      rxlpmlfhold_in(0) => '0',
      rxlpmlfklovrden_in(0) => '0',
      rxlpmoshold_in(0) => '0',
      rxlpmosovrden_in(0) => '0',
      rxmcommaalignen_in(0) => '0',
      rxmonitorout_out(7 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(7 downto 0),
      rxmonitorsel_in(1 downto 0) => B"00",
      rxoobreset_in(0) => '0',
      rxoscalreset_in(0) => '0',
      rxoshold_in(0) => '0',
      rxosintcfg_in(0) => '0',
      rxosintdone_out(0) => NLW_inst_rxosintdone_out_UNCONNECTED(0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(0) => NLW_inst_rxosintstarted_out_UNCONNECTED(0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(0),
      rxosintstrobestarted_out(0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(0) => '0',
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(0),
      rxoutclkpcs_out(0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(0),
      rxoutclksel_in(2 downto 0) => B"010",
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxpd_in(1 downto 0) => B"00",
      rxphalign_in(0) => '0',
      rxphaligndone_out(0) => NLW_inst_rxphaligndone_out_UNCONNECTED(0),
      rxphalignen_in(0) => '0',
      rxphalignerr_out(0) => NLW_inst_rxphalignerr_out_UNCONNECTED(0),
      rxphdlypd_in(0) => '1',
      rxphdlyreset_in(0) => '0',
      rxphovrden_in(0) => '0',
      rxpllclksel_in(1 downto 0) => B"00",
      rxpmareset_in(0) => rxpmareset_in(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbslocked_out(0) => NLW_inst_rxprbslocked_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxprgdivresetdone_out(0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(0),
      rxprogdivreset_in(0) => '0',
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(2 downto 0) => B"000",
      rxratedone_out(0) => NLW_inst_rxratedone_out_UNCONNECTED(0),
      rxratemode_in(0) => '0',
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(0) => NLW_inst_rxrecclkout_out_UNCONNECTED(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxslide_in(0) => '0',
      rxsliderdy_out(0) => NLW_inst_rxsliderdy_out_UNCONNECTED(0),
      rxslipdone_out(0) => NLW_inst_rxslipdone_out_UNCONNECTED(0),
      rxslipoutclk_in(0) => '0',
      rxslipoutclkrdy_out(0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(0),
      rxslippma_in(0) => '0',
      rxslippmardy_out(0) => NLW_inst_rxslippmardy_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => rxstartofseq_out(1 downto 0),
      rxstatus_out(2 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(2 downto 0),
      rxsyncallin_in(0) => '0',
      rxsyncdone_out(0) => NLW_inst_rxsyncdone_out_UNCONNECTED(0),
      rxsyncin_in(0) => '0',
      rxsyncmode_in(0) => '0',
      rxsyncout_out(0) => NLW_inst_rxsyncout_out_UNCONNECTED(0),
      rxsysclksel_in(1 downto 0) => B"00",
      rxtermination_in(0) => '0',
      rxuserrdy_in(0) => '1',
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => NLW_inst_rxvalid_out_UNCONNECTED(0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(0) => '0',
      tcongpi_in(9 downto 0) => B"0000000000",
      tcongpo_out(9 downto 0) => NLW_inst_tcongpo_out_UNCONNECTED(9 downto 0),
      tconpowerup_in(0) => '0',
      tconreset_in(1 downto 0) => B"00",
      tconrsvdin1_in(1 downto 0) => B"00",
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(19 downto 0) => B"00000000000000000000",
      tx8b10bbypass_in(7 downto 0) => B"00000000",
      tx8b10ben_in(0) => '0',
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txcomfinish_out(0) => NLW_inst_txcomfinish_out_UNCONNECTED(0),
      txcominit_in(0) => '0',
      txcomsas_in(0) => '0',
      txcomwake_in(0) => '0',
      txctrl0_in(15 downto 0) => B"0000000000000000",
      txctrl1_in(15 downto 0) => B"0000000000000000",
      txctrl2_in(7 downto 0) => B"00000000",
      txdata_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(7 downto 0) => B"00000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(1 downto 0) => B"00",
      txdetectrx_in(0) => '0',
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txdiffpd_in(0) => '0',
      txdlybypass_in(0) => '1',
      txdlyen_in(0) => '0',
      txdlyhold_in(0) => '0',
      txdlyovrden_in(0) => '0',
      txdlysreset_in(0) => '0',
      txdlysresetdone_out(0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(0),
      txdlyupdown_in(0) => '0',
      txelecidle_in(0) => '0',
      txelforcestart_in(0) => '0',
      txheader_in(5 downto 0) => txheader_in(5 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txlatclk_in(0) => '0',
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(6 downto 0) => B"0000000",
      txmargin_in(2 downto 0) => B"000",
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => txoutclkfabric_out(0),
      txoutclkpcs_out(0) => txoutclkpcs_out(0),
      txoutclksel_in(2 downto 0) => B"010",
      txpcsreset_in(0) => txpcsreset_in(0),
      txpd_in(1 downto 0) => B"00",
      txpdelecidlemode_in(0) => '0',
      txphalign_in(0) => '0',
      txphaligndone_out(0) => NLW_inst_txphaligndone_out_UNCONNECTED(0),
      txphalignen_in(0) => '0',
      txphdlypd_in(0) => '1',
      txphdlyreset_in(0) => '0',
      txphdlytstclk_in(0) => '0',
      txphinit_in(0) => '0',
      txphinitdone_out(0) => NLW_inst_txphinitdone_out_UNCONNECTED(0),
      txphovrden_in(0) => '0',
      txpippmen_in(0) => '0',
      txpippmovrden_in(0) => '0',
      txpippmpd_in(0) => '0',
      txpippmsel_in(0) => '0',
      txpippmstepsize_in(4 downto 0) => B"00000",
      txpisopd_in(0) => '0',
      txpllclksel_in(1 downto 0) => B"00",
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(0) => NLW_inst_txprgdivresetdone_out_UNCONNECTED(0),
      txprogdivreset_in(0) => '0',
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(2 downto 0) => B"000",
      txratedone_out(0) => NLW_inst_txratedone_out_UNCONNECTED(0),
      txratemode_in(0) => '0',
      txresetdone_out(0) => txresetdone_out(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txswing_in(0) => '0',
      txsyncallin_in(0) => '0',
      txsyncdone_out(0) => NLW_inst_txsyncdone_out_UNCONNECTED(0),
      txsyncin_in(0) => '0',
      txsyncmode_in(0) => '0',
      txsyncout_out(0) => NLW_inst_txsyncout_out_UNCONNECTED(0),
      txsysclksel_in(1 downto 0) => B"00",
      txuserrdy_in(0) => '1',
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0),
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 72;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 72;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 8;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 9;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 450;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 449;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 : entity is 1;
end cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5_synth
     port map (
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 0) => dout(71 downto 0),
      empty => empty,
      full => full,
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      underflow => underflow,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_MULTI_GT is
  port (
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_out_clk : out STD_LOGIC;
    bufg_gt_clr_out : out STD_LOGIC;
    gtwiz_userclk_rx_active_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk : in STD_LOGIC;
    rst_in_out_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    SCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_refclk1_out : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_rxcdrovrden_in : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_in_meta_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sync_clk_out : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    mmcm_not_locked_out2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_MULTI_GT;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_MULTI_GT is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bufg_gt_clr_out\ : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_0 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_36 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_37 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_38 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_39 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_40 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_41 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_42 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_43 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_44 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_45 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_46 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_47 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_48 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_49 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_50 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_51 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_69 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_74 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_75 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_86 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_87 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_88 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_89 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_93 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_95 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_96 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_gt_i_n_98 : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr[9]_i_2_n_0\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \^gtwiz_userclk_rx_active_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gtwiz_userclk_rx_active_out : STD_LOGIC;
  signal gtwiz_userclk_rx_reset_in : STD_LOGIC;
  signal gtwiz_userclk_rx_reset_in_r : STD_LOGIC;
  signal \^gtwiz_userclk_rx_usrclk_out\ : STD_LOGIC;
  signal gtwiz_userclk_tx_active_in : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpmaresetdone_out : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal NLW_cpu_block_aurora_64b66b_0_1_gt_i_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_cpu_block_aurora_64b66b_0_1_gt_i_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_cpu_block_aurora_64b66b_0_1_gt_i_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_cpu_block_aurora_64b66b_0_1_gt_i_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ultrascale_rx_userclk_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of cpu_block_aurora_64b66b_0_1_gt_i : label is "cpu_block_aurora_64b66b_0_1_gt,cpu_block_aurora_64b66b_0_1_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of cpu_block_aurora_64b66b_0_1_gt_i : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of cpu_block_aurora_64b66b_0_1_gt_i : label is "cpu_block_aurora_64b66b_0_1_gt_gtwizard_top,Vivado 2019.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[4]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[6]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[8]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[9]_i_1\ : label is "soft_lutpair118";
  attribute DowngradeIPIdentifiedWarnings of ultrascale_rx_userclk : label is "yes";
  attribute P_CONTENTS : integer;
  attribute P_CONTENTS of ultrascale_rx_userclk : label is 0;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK : integer;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK of ultrascale_rx_userclk : label is 1;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 : integer;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 of ultrascale_rx_userclk : label is 1;
  attribute P_USRCLK2_DIV : string;
  attribute P_USRCLK2_DIV of ultrascale_rx_userclk : label is "3'b000";
  attribute P_USRCLK2_INT_DIV : integer;
  attribute P_USRCLK2_INT_DIV of ultrascale_rx_userclk : label is 0;
  attribute P_USRCLK_DIV : string;
  attribute P_USRCLK_DIV of ultrascale_rx_userclk : label is "3'b000";
  attribute P_USRCLK_INT_DIV : integer;
  attribute P_USRCLK_INT_DIV of ultrascale_rx_userclk : label is 0;
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[4]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[6]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[7]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[7]_i_2\ : label is "soft_lutpair123";
begin
  E(0) <= \^e\(0);
  bufg_gt_clr_out <= \^bufg_gt_clr_out\;
  gtwiz_userclk_rx_active_in(0) <= \^gtwiz_userclk_rx_active_in\(0);
  gtwiz_userclk_rx_usrclk_out <= \^gtwiz_userclk_rx_usrclk_out\;
cpu_block_aurora_64b66b_0_1_gt_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_gt
     port map (
      cplllock_out(0) => cplllock_out(0),
      dmonitorout_out(15) => cpu_block_aurora_64b66b_0_1_gt_i_n_36,
      dmonitorout_out(14) => cpu_block_aurora_64b66b_0_1_gt_i_n_37,
      dmonitorout_out(13) => cpu_block_aurora_64b66b_0_1_gt_i_n_38,
      dmonitorout_out(12) => cpu_block_aurora_64b66b_0_1_gt_i_n_39,
      dmonitorout_out(11) => cpu_block_aurora_64b66b_0_1_gt_i_n_40,
      dmonitorout_out(10) => cpu_block_aurora_64b66b_0_1_gt_i_n_41,
      dmonitorout_out(9) => cpu_block_aurora_64b66b_0_1_gt_i_n_42,
      dmonitorout_out(8) => cpu_block_aurora_64b66b_0_1_gt_i_n_43,
      dmonitorout_out(7) => cpu_block_aurora_64b66b_0_1_gt_i_n_44,
      dmonitorout_out(6) => cpu_block_aurora_64b66b_0_1_gt_i_n_45,
      dmonitorout_out(5) => cpu_block_aurora_64b66b_0_1_gt_i_n_46,
      dmonitorout_out(4) => cpu_block_aurora_64b66b_0_1_gt_i_n_47,
      dmonitorout_out(3) => cpu_block_aurora_64b66b_0_1_gt_i_n_48,
      dmonitorout_out(2) => cpu_block_aurora_64b66b_0_1_gt_i_n_49,
      dmonitorout_out(1) => cpu_block_aurora_64b66b_0_1_gt_i_n_50,
      dmonitorout_out(0) => cpu_block_aurora_64b66b_0_1_gt_i_n_51,
      drpaddr_in(9 downto 0) => gt0_drpaddr(9 downto 0),
      drpclk_in(0) => init_clk,
      drpdi_in(15 downto 0) => gt0_drpdi(15 downto 0),
      drpdo_out(15 downto 0) => gt0_drpdo(15 downto 0),
      drpen_in(0) => gt0_drpen,
      drprdy_out(0) => gt0_drprdy,
      drpwe_in(0) => gt0_drpwe,
      eyescandataerror_out(0) => cpu_block_aurora_64b66b_0_1_gt_i_n_69,
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      gthrxn_in(0) => rxn,
      gthrxp_in(0) => rxp,
      gthtxn_out(0) => txn,
      gthtxp_out(0) => txp,
      gtpowergood_out(0) => gt_powergood(0),
      gtrefclk0_in(0) => gt_refclk1_out,
      gtwiz_reset_all_in(0) => rst_in_out_reg,
      gtwiz_reset_clk_freerun_in(0) => init_clk,
      gtwiz_reset_rx_cdr_stable_out(0) => cpu_block_aurora_64b66b_0_1_gt_i_n_0,
      gtwiz_reset_rx_datapath_in(0) => \out\,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => rst_in_out_reg,
      gtwiz_reset_tx_datapath_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => \^gtwiz_userclk_rx_active_in\(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in,
      gtwiz_userclk_tx_reset_in(0) => \^bufg_gt_clr_out\,
      gtwiz_userdata_rx_out(31 downto 0) => D(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => SCRAMBLED_DATA_OUT(63 downto 0),
      loopback_in(2 downto 0) => loopback(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => gtwiz_userclk_rx_reset_in_r,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => rxbufstatus_out(0),
      rxbufstatus_out(1) => cpu_block_aurora_64b66b_0_1_gt_i_n_74,
      rxbufstatus_out(0) => cpu_block_aurora_64b66b_0_1_gt_i_n_75,
      rxcdrhold_in(0) => '0',
      rxcdrovrden_in(0) => gt_rxcdrovrden_in,
      rxdatavalid_out(1) => NLW_cpu_block_aurora_64b66b_0_1_gt_i_rxdatavalid_out_UNCONNECTED(1),
      rxdatavalid_out(0) => rxdatavalid_out(0),
      rxdfelpmreset_in(0) => '0',
      rxgearboxslip_in(0) => i_in_meta_reg(0),
      rxheader_out(5 downto 2) => NLW_cpu_block_aurora_64b66b_0_1_gt_i_rxheader_out_UNCONNECTED(5 downto 2),
      rxheader_out(1 downto 0) => cpllpd_int_reg(1 downto 0),
      rxheadervalid_out(1) => NLW_cpu_block_aurora_64b66b_0_1_gt_i_rxheadervalid_out_UNCONNECTED(1),
      rxheadervalid_out(0) => rxheadervalid_out(0),
      rxlpmen_in(0) => '0',
      rxoutclk_out(0) => cpu_block_aurora_64b66b_0_1_gt_i_n_86,
      rxpcsreset_in(0) => '0',
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => cpu_block_aurora_64b66b_0_1_gt_i_n_87,
      rxpolarity_in(0) => i_in_meta_reg_0,
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => cpu_block_aurora_64b66b_0_1_gt_i_n_88,
      rxprbssel_in(3 downto 0) => B"0000",
      rxresetdone_out(0) => cpu_block_aurora_64b66b_0_1_gt_i_n_89,
      rxstartofseq_out(1 downto 0) => NLW_cpu_block_aurora_64b66b_0_1_gt_i_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxusrclk2_in(0) => \^gtwiz_userclk_rx_usrclk_out\,
      rxusrclk_in(0) => \^gtwiz_userclk_rx_usrclk_out\,
      txbufstatus_out(1) => txbufstatus_out(0),
      txbufstatus_out(0) => cpu_block_aurora_64b66b_0_1_gt_i_n_93,
      txdiffctrl_in(4 downto 0) => B"01000",
      txheader_in(5 downto 2) => B"0000",
      txheader_in(1 downto 0) => Q(1 downto 0),
      txinhibit_in(0) => '0',
      txoutclk_out(0) => tx_out_clk,
      txoutclkfabric_out(0) => cpu_block_aurora_64b66b_0_1_gt_i_n_95,
      txoutclkpcs_out(0) => cpu_block_aurora_64b66b_0_1_gt_i_n_96,
      txpcsreset_in(0) => '0',
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => txpmaresetdone_out,
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txresetdone_out(0) => cpu_block_aurora_64b66b_0_1_gt_i_n_98,
      txsequence_in(6 downto 0) => i_in_meta_reg_1(6 downto 0),
      txusrclk2_in(0) => rst_in_out_reg_0,
      txusrclk_in(0) => sync_clk_out
    );
cpu_block_aurora_64b66b_0_1_gt_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txpmaresetdone_out,
      O => \^bufg_gt_clr_out\
    );
\fabric_pcs_rst_extend_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\fabric_pcs_rst_extend_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\fabric_pcs_rst_extend_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      O => \p_0_in__1\(2)
    );
\fabric_pcs_rst_extend_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      O => \p_0_in__1\(3)
    );
\fabric_pcs_rst_extend_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I4 => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\,
      O => \p_0_in__1\(4)
    );
\fabric_pcs_rst_extend_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I4 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      I5 => \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\,
      O => \p_0_in__1\(5)
    );
\fabric_pcs_rst_extend_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr[9]_i_2_n_0\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__1\(6)
    );
\fabric_pcs_rst_extend_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      I1 => \fabric_pcs_rst_extend_cntr[9]_i_2_n_0\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\,
      O => \p_0_in__1\(7)
    );
\fabric_pcs_rst_extend_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\,
      I1 => \fabric_pcs_rst_extend_cntr[9]_i_2_n_0\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\,
      O => \p_0_in__1\(8)
    );
\fabric_pcs_rst_extend_cntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      I2 => \fabric_pcs_rst_extend_cntr[9]_i_2_n_0\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\,
      O => \p_0_in__1\(9)
    );
\fabric_pcs_rst_extend_cntr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I4 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      I5 => \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\,
      O => \fabric_pcs_rst_extend_cntr[9]_i_2_n_0\
    );
\fabric_pcs_rst_extend_cntr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(0),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\
    );
\fabric_pcs_rst_extend_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(1),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\
    );
\fabric_pcs_rst_extend_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(2),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\
    );
\fabric_pcs_rst_extend_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(3),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\
    );
\fabric_pcs_rst_extend_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(4),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\
    );
\fabric_pcs_rst_extend_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(5),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\
    );
\fabric_pcs_rst_extend_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(6),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\
    );
\fabric_pcs_rst_extend_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(7),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\
    );
\fabric_pcs_rst_extend_cntr_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(8),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\
    );
\fabric_pcs_rst_extend_cntr_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(9),
      Q => p_0_in
    );
gtwiz_userclk_rx_reset_in_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cpu_block_aurora_64b66b_0_1_gt_i_n_87,
      O => gtwiz_userclk_rx_reset_in
    );
gtwiz_userclk_rx_reset_in_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => gtwiz_userclk_rx_reset_in,
      Q => gtwiz_userclk_rx_reset_in_r,
      R => '0'
    );
prmry_in_inferred_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \^e\(0)
    );
ultrascale_rx_userclk: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_ultrascale_rx_userclk
     port map (
      gtwiz_reset_clk_freerun_in => '0',
      gtwiz_userclk_rx_active_out => gtwiz_userclk_rx_active_out,
      gtwiz_userclk_rx_reset_in => gtwiz_userclk_rx_reset_in_r,
      gtwiz_userclk_rx_srcclk_in => cpu_block_aurora_64b66b_0_1_gt_i_n_86,
      gtwiz_userclk_rx_usrclk2_out => NLW_ultrascale_rx_userclk_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED,
      gtwiz_userclk_rx_usrclk_out => \^gtwiz_userclk_rx_usrclk_out\,
      lopt => lopt_4,
      lopt_1 => lopt_5,
      lopt_2 => lopt_6
    );
\usrclk_rx_active_in_extend_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      O => \p_0_in__4\(0)
    );
\usrclk_rx_active_in_extend_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      O => \p_0_in__4\(1)
    );
\usrclk_rx_active_in_extend_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      O => \p_0_in__4\(2)
    );
\usrclk_rx_active_in_extend_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      O => \p_0_in__4\(3)
    );
\usrclk_rx_active_in_extend_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      I4 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \p_0_in__4\(4)
    );
\usrclk_rx_active_in_extend_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I4 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\,
      I5 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\,
      O => \p_0_in__4\(5)
    );
\usrclk_rx_active_in_extend_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__4\(6)
    );
\usrclk_rx_active_in_extend_cntr[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gtwiz_userclk_rx_active_in\(0),
      O => \usrclk_rx_active_in_extend_cntr[7]_i_1_n_0\
    );
\usrclk_rx_active_in_extend_cntr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__4\(7)
    );
\usrclk_rx_active_in_extend_cntr[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gtwiz_userclk_rx_active_out,
      O => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\
    );
\usrclk_rx_active_in_extend_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I4 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I5 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\
    );
\usrclk_rx_active_in_extend_cntr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk_out\,
      CE => \usrclk_rx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__4\(0),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\
    );
\usrclk_rx_active_in_extend_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk_out\,
      CE => \usrclk_rx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__4\(1),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\
    );
\usrclk_rx_active_in_extend_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk_out\,
      CE => \usrclk_rx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__4\(2),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\
    );
\usrclk_rx_active_in_extend_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk_out\,
      CE => \usrclk_rx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__4\(3),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\
    );
\usrclk_rx_active_in_extend_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk_out\,
      CE => \usrclk_rx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__4\(4),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\
    );
\usrclk_rx_active_in_extend_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk_out\,
      CE => \usrclk_rx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__4\(5),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\
    );
\usrclk_rx_active_in_extend_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk_out\,
      CE => \usrclk_rx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__4\(6),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\
    );
\usrclk_rx_active_in_extend_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk_out\,
      CE => \usrclk_rx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__4\(7),
      Q => \^gtwiz_userclk_rx_active_in\(0)
    );
\usrclk_tx_active_in_extend_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      O => \p_0_in__2\(0)
    );
\usrclk_tx_active_in_extend_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      O => \p_0_in__2\(1)
    );
\usrclk_tx_active_in_extend_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      O => \p_0_in__2\(2)
    );
\usrclk_tx_active_in_extend_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      O => \p_0_in__2\(3)
    );
\usrclk_tx_active_in_extend_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I4 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \p_0_in__2\(4)
    );
\usrclk_tx_active_in_extend_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I4 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      I5 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\,
      O => \p_0_in__2\(5)
    );
\usrclk_tx_active_in_extend_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__2\(6)
    );
\usrclk_tx_active_in_extend_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in,
      I1 => gtwiz_userclk_tx_active_in,
      O => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\
    );
\usrclk_tx_active_in_extend_cntr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\,
      I1 => \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\,
      O => \p_0_in__2\(7)
    );
\usrclk_tx_active_in_extend_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I4 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      I5 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\,
      O => \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\
    );
\usrclk_tx_active_in_extend_cntr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(0),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\
    );
\usrclk_tx_active_in_extend_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(1),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\
    );
\usrclk_tx_active_in_extend_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(2),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\
    );
\usrclk_tx_active_in_extend_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(3),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\
    );
\usrclk_tx_active_in_extend_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(4),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\
    );
\usrclk_tx_active_in_extend_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(5),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\
    );
\usrclk_tx_active_in_extend_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(6),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\
    );
\usrclk_tx_active_in_extend_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(7),
      Q => gtwiz_userclk_tx_active_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_fifo_gen_master is
  port (
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    full : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    underflow : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_fifo_gen_master : entity is "cpu_block_aurora_64b66b_0_1_fifo_gen_master,fifo_generator_v13_2_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_fifo_gen_master : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_fifo_gen_master : entity is "fifo_generator_v13_2_5,Vivado 2019.2";
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_fifo_gen_master;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_fifo_gen_master is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 72;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 72;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 1;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 8;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 9;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 1;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 450;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 449;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_parameter of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute x_interface_info of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute x_interface_info of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.cpu_block_aurora_64b66b_0_1_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 0) => dout(71 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => overflow,
      prog_empty => prog_empty,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => prog_full,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CLOCK_CORRECTION_CHANNEL_BONDING is
  port (
    dout : out STD_LOGIC_VECTOR ( 65 downto 0 );
    do_rd_en_i : out STD_LOGIC;
    rx_lossofsync_i : out STD_LOGIC;
    CC_detect_dlyd1 : out STD_LOGIC;
    CB_detect_dlyd0p5 : out STD_LOGIC;
    final_gater_for_fifo_din_i : out STD_LOGIC;
    bit_err_chan_bond_i : out STD_LOGIC;
    START_CB_WRITES_OUT : out STD_LOGIC;
    ANY_VLD_BTF_FLAG : out STD_LOGIC;
    valid_btf_detect_dlyd1 : out STD_LOGIC;
    ILLEGAL_BTF_reg : out STD_LOGIC;
    rxdatavalid_i : out STD_LOGIC;
    wr_err_rd_clk_sync_reg_0 : out STD_LOGIC;
    hard_err_usr0 : out STD_LOGIC;
    hold_reg_reg_0 : out STD_LOGIC;
    rxfsm_reset_i : out STD_LOGIC;
    \LINK_RESET_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LINK_RESET_OUT0 : out STD_LOGIC;
    srst : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    s_level_out_d5_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    in0 : in STD_LOGIC;
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    UNSCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    CC_RXLOSSOFSYNC_OUT_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CC_detect : in STD_LOGIC;
    CB_detect0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_for_reset_r_reg[23]_0\ : in STD_LOGIC;
    illegal_btf_i : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    HARD_ERR_reg : in STD_LOGIC;
    txbufstatus_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err_usr_reg : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    START_CB_WRITES_OUT_reg_0 : in STD_LOGIC;
    \wdth_conv_1stage_reg[0]_0\ : in STD_LOGIC;
    \wr_monitor_flag_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    allow_block_sync_propagation_reg : in STD_LOGIC;
    LINK_RESET_OUT_reg : in STD_LOGIC;
    hard_err_rst_int : in STD_LOGIC;
    \valid_btf_detect_extend_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CLOCK_CORRECTION_CHANNEL_BONDING;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CLOCK_CORRECTION_CHANNEL_BONDING is
  signal \^any_vld_btf_flag\ : STD_LOGIC;
  signal ANY_VLD_BTF_FLAG_i_1_n_0 : STD_LOGIC;
  signal \^cb_detect_dlyd0p5\ : STD_LOGIC;
  signal CB_detect_dlyd1 : STD_LOGIC;
  signal CB_detect_dlyd10 : STD_LOGIC;
  signal CB_detect_dlyd1p0 : STD_LOGIC;
  signal CC_detect_pulse_r : STD_LOGIC;
  signal FINAL_GATER_FOR_FIFO_DIN_i_1_n_0 : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT1__15\ : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_3_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0 : STD_LOGIC;
  signal \LINK_RESET[0]_i_2_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_3_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_4_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_5_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_6_n_0\ : STD_LOGIC;
  signal SOFT_ERR_i_2_n_0 : STD_LOGIC;
  signal \^start_cb_writes_out\ : STD_LOGIC;
  signal START_CB_WRITES_OUT_i_1_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_1_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_3_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_4_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_5_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_6_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_7_n_0 : STD_LOGIC;
  signal bit80_prsnt : STD_LOGIC;
  signal \^bit_err_chan_bond_i\ : STD_LOGIC;
  signal buffer_too_empty_c : STD_LOGIC;
  signal cb_fifo_din_detect_q : STD_LOGIC;
  signal \count_for_reset_r[0]_i_3_n_0\ : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \count_for_reset_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal do_rd_en : STD_LOGIC;
  signal \^do_rd_en_i\ : STD_LOGIC;
  signal do_wr_en : STD_LOGIC;
  signal do_wr_en_i_1_n_0 : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal en32_fifo_din_i : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \^final_gater_for_fifo_din_i\ : STD_LOGIC;
  signal first_cb_to_write_to_fifo : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_2_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_3_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_4_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_5_n_0 : STD_LOGIC;
  signal hold_reg : STD_LOGIC;
  signal hold_reg_i_1_n_0 : STD_LOGIC;
  signal link_reset_0 : STD_LOGIC;
  signal link_reset_0_c : STD_LOGIC;
  signal master_do_rd_en_q : STD_LOGIC;
  signal mod_do_wr_en : STD_LOGIC;
  signal mod_do_wr_en0 : STD_LOGIC;
  signal new_do_wr_en : STD_LOGIC;
  signal new_do_wr_en_i_1_n_0 : STD_LOGIC;
  signal new_underflow_flag_c0 : STD_LOGIC;
  signal new_underflow_flag_c_reg_inv_n_0 : STD_LOGIC;
  signal overflow_flag_c : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \raw_data_r_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal raw_data_srl_out : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal rd_err_c : STD_LOGIC;
  signal rd_err_pre : STD_LOGIC;
  signal rxbuferr_out_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdatavalid_lookahead_i : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_0 : STD_LOGIC;
  signal u_rst_sync_btf_sync_n_0 : STD_LOGIC;
  signal underflow_flag_c : STD_LOGIC;
  signal underflow_flag_r1 : STD_LOGIC;
  signal underflow_flag_r10 : STD_LOGIC;
  signal underflow_flag_r2 : STD_LOGIC;
  signal underflow_flag_r3 : STD_LOGIC;
  signal valid_btf_detect : STD_LOGIC;
  signal valid_btf_detect_extend_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal valid_btf_detect_extend_r2 : STD_LOGIC;
  signal valid_btf_detect_extend_r20_n_0 : STD_LOGIC;
  signal wait_for_rd_en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wait_for_rd_en[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[2]_i_2_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en[5]_i_1_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wait_for_wr_en_wr3_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_wr4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wdth_conv_1stage : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal wdth_conv_2stage : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal \wdth_conv_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \wdth_conv_count_reg_n_0_[0]\ : STD_LOGIC;
  signal wr_err_c : STD_LOGIC;
  signal wr_err_rd_clk_pre : STD_LOGIC;
  signal wr_monitor_flag : STD_LOGIC;
  signal wr_monitor_flag_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_SRLC32E_inst_4_Q31_UNCONNECTED : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_master_fifo.data_fifo_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_fifo.data_fifo_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 71 downto 66 );
  signal \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FINAL_GATER_FOR_FIFO_DIN_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of FIRST_CB_BITERR_CB_RESET_OUT_i_3 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_onehot_cdr_reset_fsm_r[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of RXDATAVALID_IN_REG_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \RX_DATA_REG[63]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of SOFT_ERR_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of SOFT_ERR_i_2 : label is "soft_lutpair27";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_4 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_4 : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4 ";
  attribute SOFT_HLUTNM of do_wr_en_i_2 : label is "soft_lutpair24";
  attribute shift_extract : string;
  attribute shift_extract of master_do_rd_en_q_reg : label is "{no}";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \master_fifo.data_fifo\ : label is "cpu_block_aurora_64b66b_0_1_fifo_gen_master,fifo_generator_v13_2_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \master_fifo.data_fifo\ : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \master_fifo.data_fifo\ : label is "fifo_generator_v13_2_5,Vivado 2019.2";
  attribute shift_extract of \raw_data_r_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[9]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[9]\ : label is "{no}";
  attribute SOFT_HLUTNM of rxfsm_reset_i_inferred_i_1 : label is "soft_lutpair25";
  attribute BOX_TYPE of \srlc32e[0].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[10].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[11].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[12].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[13].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[14].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[15].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[16].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[17].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[18].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[19].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[1].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[20].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[21].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[22].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[23].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[24].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[25].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[26].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[26].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[27].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[27].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[28].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[28].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[29].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[29].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[2].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[2].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[30].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[31].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[32].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[33].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[33].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[34].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[3].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[3].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[4].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[4].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[5].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[5].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[6].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[7].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[7].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[8].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[8].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[9].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[9].SRLC32E_inst_1 ";
  attribute shift_extract of valid_btf_detect_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wait_for_rd_en[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wait_for_rd_en[2]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wait_for_wr_en[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \wait_for_wr_en[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \wait_for_wr_en[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wait_for_wr_en[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wait_for_wr_en[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wait_for_wr_en[5]_i_2\ : label is "soft_lutpair20";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[2]_srl3\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[2]_srl3\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[2]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[3]_srl3\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[3]_srl3\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[3]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[4]_srl3\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[4]_srl3\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[4]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[5]_srl3\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[5]_srl3\ : label is "inst/\cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3 ";
  attribute shift_extract of \wdth_conv_1stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[9]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[9]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[9]\ : label is "{no}";
  attribute SOFT_HLUTNM of \wdth_conv_count[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \wdth_conv_count[1]_i_2\ : label is "soft_lutpair26";
  attribute shift_extract of wr_err_rd_clk_sync_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wr_monitor_flag[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \wr_monitor_flag[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \wr_monitor_flag[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \wr_monitor_flag[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wr_monitor_flag[4]_i_2\ : label is "soft_lutpair22";
begin
  ANY_VLD_BTF_FLAG <= \^any_vld_btf_flag\;
  CB_detect_dlyd0p5 <= \^cb_detect_dlyd0p5\;
  START_CB_WRITES_OUT <= \^start_cb_writes_out\;
  bit_err_chan_bond_i <= \^bit_err_chan_bond_i\;
  do_rd_en_i <= \^do_rd_en_i\;
  dout(65 downto 0) <= \^dout\(65 downto 0);
  final_gater_for_fifo_din_i <= \^final_gater_for_fifo_din_i\;
ANY_VLD_BTF_FLAG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => any_vld_btf_fifo_din_detect_dlyd,
      I2 => \^any_vld_btf_flag\,
      O => ANY_VLD_BTF_FLAG_i_1_n_0
    );
ANY_VLD_BTF_FLAG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => ANY_VLD_BTF_FLAG_i_1_n_0,
      Q => \^any_vld_btf_flag\,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
CB_detect_dlyd0p5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CB_detect0,
      Q => \^cb_detect_dlyd0p5\,
      R => SR(0)
    );
CB_detect_dlyd1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CB_detect_dlyd1p0,
      I1 => \^cb_detect_dlyd0p5\,
      O => CB_detect_dlyd10
    );
CB_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CB_detect_dlyd10,
      Q => CB_detect_dlyd1,
      R => SR(0)
    );
CB_detect_dlyd1p0_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \^cb_detect_dlyd0p5\,
      Q => CB_detect_dlyd1p0,
      R => SR(0)
    );
CC_RXLOSSOFSYNC_OUT_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_0,
      Q => rx_lossofsync_i,
      S => CC_RXLOSSOFSYNC_OUT_reg_0
    );
CC_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CC_detect,
      Q => CC_detect_dlyd1,
      R => SR(0)
    );
CC_detect_pulse_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => D(1),
      Q => CC_detect_pulse_r,
      R => '0'
    );
FINAL_GATER_FOR_FIFO_DIN_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \wdth_conv_1stage_reg[0]_0\,
      I1 => cb_fifo_din_detect_q,
      I2 => p_0_in0_in,
      I3 => \^final_gater_for_fifo_din_i\,
      O => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0
    );
FINAL_GATER_FOR_FIFO_DIN_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0,
      Q => \^final_gater_for_fifo_din_i\,
      R => SR(0)
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E22E"
    )
        port map (
      I0 => \^bit_err_chan_bond_i\,
      I1 => new_do_wr_en,
      I2 => \FIRST_CB_BITERR_CB_RESET_OUT1__15\,
      I3 => FIRST_CB_BITERR_CB_RESET_OUT_i_3_n_0,
      I4 => FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0,
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => en32_fifo_din_i(58),
      I1 => en32_fifo_din_i(57),
      I2 => en32_fifo_din_i(56),
      I3 => FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0,
      I4 => FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0,
      I5 => FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0,
      O => \FIRST_CB_BITERR_CB_RESET_OUT1__15\
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => wr_monitor_flag_reg(3),
      I1 => wr_monitor_flag_reg(4),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(2),
      I4 => wr_monitor_flag_reg(1),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_3_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFAFEFAFEFB"
    )
        port map (
      I0 => \wr_monitor_flag_reg[4]_0\(0),
      I1 => wr_monitor_flag_reg(3),
      I2 => wr_monitor_flag_reg(4),
      I3 => wr_monitor_flag_reg(2),
      I4 => wr_monitor_flag_reg(1),
      I5 => wr_monitor_flag_reg(0),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => en32_fifo_din_i(61),
      I1 => en32_fifo_din_i(62),
      I2 => en32_fifo_din_i(60),
      I3 => en32_fifo_din_i(59),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => en32_fifo_din_i(66),
      I1 => en32_fifo_din_i(65),
      I2 => en32_fifo_din_i(64),
      I3 => en32_fifo_din_i(63),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => en32_fifo_din_i(67),
      I1 => en32_fifo_din_i(68),
      I2 => en32_fifo_din_i(69),
      I3 => en32_fifo_din_i(70),
      I4 => en32_fifo_din_i(71),
      I5 => en32_fifo_din_i(76),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0,
      Q => \^bit_err_chan_bond_i\,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => link_reset_0_c,
      I1 => allow_block_sync_propagation_reg,
      I2 => hard_err_rst_int,
      O => \LINK_RESET_reg[0]_0\(0)
    );
HARD_ERR_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => rxbuferr_out_i(1),
      I1 => rxbuferr_out_i(0),
      I2 => HARD_ERR_reg,
      I3 => txbufstatus_out(0),
      I4 => enable_err_detect_i,
      O => wr_err_rd_clk_sync_reg_0
    );
\LINK_RESET[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8000000000000"
    )
        port map (
      I0 => \LINK_RESET[0]_i_2_n_0\,
      I1 => count_for_reset_r_reg(1),
      I2 => count_for_reset_r_reg(2),
      I3 => \LINK_RESET[0]_i_3_n_0\,
      I4 => \LINK_RESET[0]_i_4_n_0\,
      I5 => \LINK_RESET[0]_i_5_n_0\,
      O => link_reset_0
    );
\LINK_RESET[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => count_for_reset_r_reg(3),
      I1 => count_for_reset_r_reg(6),
      I2 => count_for_reset_r_reg(7),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(4),
      O => \LINK_RESET[0]_i_2_n_0\
    );
\LINK_RESET[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => count_for_reset_r_reg(6),
      I1 => count_for_reset_r_reg(7),
      I2 => count_for_reset_r_reg(4),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(3),
      I5 => count_for_reset_r_reg(0),
      O => \LINK_RESET[0]_i_3_n_0\
    );
\LINK_RESET[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => count_for_reset_r_reg(10),
      I1 => count_for_reset_r_reg(11),
      I2 => count_for_reset_r_reg(8),
      I3 => count_for_reset_r_reg(9),
      I4 => \LINK_RESET[0]_i_6_n_0\,
      O => \LINK_RESET[0]_i_4_n_0\
    );
\LINK_RESET[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(20),
      I1 => count_for_reset_r_reg(21),
      I2 => count_for_reset_r_reg(18),
      I3 => count_for_reset_r_reg(19),
      I4 => count_for_reset_r_reg(23),
      I5 => count_for_reset_r_reg(22),
      O => \LINK_RESET[0]_i_5_n_0\
    );
\LINK_RESET[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(14),
      I1 => count_for_reset_r_reg(15),
      I2 => count_for_reset_r_reg(12),
      I3 => count_for_reset_r_reg(13),
      I4 => count_for_reset_r_reg(17),
      I5 => count_for_reset_r_reg(16),
      O => \LINK_RESET[0]_i_6_n_0\
    );
LINK_RESET_OUT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => LINK_RESET_OUT_reg,
      I1 => link_reset_0_c,
      O => LINK_RESET_OUT0
    );
\LINK_RESET_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => link_reset_0,
      Q => link_reset_0_c,
      R => '0'
    );
RXDATAVALID_IN_REG_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => master_do_rd_en_q,
      I1 => p_0_in4_in,
      O => rxdatavalid_i
    );
\RX_DATA_REG[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_reg,
      O => hold_reg_reg_0
    );
SOFT_ERR_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBF0000"
    )
        port map (
      I0 => illegal_btf_i,
      I1 => hold_reg,
      I2 => \^dout\(65),
      I3 => \^dout\(64),
      I4 => SOFT_ERR_i_2_n_0,
      O => ILLEGAL_BTF_reg
    );
SOFT_ERR_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => master_do_rd_en_q,
      I2 => enable_err_detect_i,
      O => SOFT_ERR_i_2_n_0
    );
SRLC32E_inst_4: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00010",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => rxdatavalid_to_fifo_i,
      Q => rxdatavalid_lookahead_i,
      Q31 => NLW_SRLC32E_inst_4_Q31_UNCONNECTED
    );
START_CB_WRITES_OUT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => START_CB_WRITES_OUT_reg_0,
      I1 => cb_fifo_din_detect_q,
      I2 => p_0_in0_in,
      I3 => \^start_cb_writes_out\,
      O => START_CB_WRITES_OUT_i_1_n_0
    );
START_CB_WRITES_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => START_CB_WRITES_OUT_i_1_n_0,
      Q => \^start_cb_writes_out\,
      R => SR(0)
    );
any_vld_btf_fifo_din_detect_dlyd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => any_vld_btf_fifo_din_detect_dlyd_i_3_n_0,
      I1 => SR(0),
      I2 => wait_for_wr_en_wr4(3),
      I3 => wait_for_wr_en_wr4(1),
      O => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[18]\,
      I1 => \raw_data_r_r_reg_n_0_[17]\,
      I2 => \raw_data_r_r_reg_n_0_[16]\,
      I3 => any_vld_btf_fifo_din_detect_dlyd_i_4_n_0,
      I4 => any_vld_btf_fifo_din_detect_dlyd_i_5_n_0,
      O => any_vld_btf_fifo_din_detect
    );
any_vld_btf_fifo_din_detect_dlyd_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => wait_for_wr_en_wr4(2),
      I1 => wait_for_wr_en_wr4(4),
      I2 => wait_for_wr_en_wr4(5),
      I3 => wait_for_wr_en_wr4(0),
      O => any_vld_btf_fifo_din_detect_dlyd_i_3_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[19]\,
      I1 => \raw_data_r_r_reg_n_0_[20]\,
      I2 => \raw_data_r_r_reg_n_0_[22]\,
      I3 => \raw_data_r_r_reg_n_0_[21]\,
      I4 => any_vld_btf_fifo_din_detect_dlyd_i_6_n_0,
      O => any_vld_btf_fifo_din_detect_dlyd_i_4_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[31]\,
      I1 => \raw_data_r_r_reg_n_0_[32]\,
      I2 => \raw_data_r_r_reg_n_0_[33]\,
      I3 => p_0_in0_in,
      I4 => any_vld_btf_fifo_din_detect_dlyd_i_7_n_0,
      O => any_vld_btf_fifo_din_detect_dlyd_i_5_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[26]\,
      I1 => \raw_data_r_r_reg_n_0_[25]\,
      I2 => \raw_data_r_r_reg_n_0_[24]\,
      I3 => \raw_data_r_r_reg_n_0_[23]\,
      O => any_vld_btf_fifo_din_detect_dlyd_i_6_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[30]\,
      I1 => \raw_data_r_r_reg_n_0_[29]\,
      I2 => \raw_data_r_r_reg_n_0_[28]\,
      I3 => \raw_data_r_r_reg_n_0_[27]\,
      O => any_vld_btf_fifo_din_detect_dlyd_i_7_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => any_vld_btf_fifo_din_detect_dlyd,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
cb_fifo_din_detect_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => cb_fifo_din_detect_q,
      R => SR(0)
    );
\count_for_reset_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_for_reset_r_reg(0),
      O => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_15\,
      Q => count_for_reset_r_reg(0),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \count_for_reset_r_reg[0]_i_2_n_0\,
      CO(6) => \count_for_reset_r_reg[0]_i_2_n_1\,
      CO(5) => \count_for_reset_r_reg[0]_i_2_n_2\,
      CO(4) => \count_for_reset_r_reg[0]_i_2_n_3\,
      CO(3) => \count_for_reset_r_reg[0]_i_2_n_4\,
      CO(2) => \count_for_reset_r_reg[0]_i_2_n_5\,
      CO(1) => \count_for_reset_r_reg[0]_i_2_n_6\,
      CO(0) => \count_for_reset_r_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \count_for_reset_r_reg[0]_i_2_n_8\,
      O(6) => \count_for_reset_r_reg[0]_i_2_n_9\,
      O(5) => \count_for_reset_r_reg[0]_i_2_n_10\,
      O(4) => \count_for_reset_r_reg[0]_i_2_n_11\,
      O(3) => \count_for_reset_r_reg[0]_i_2_n_12\,
      O(2) => \count_for_reset_r_reg[0]_i_2_n_13\,
      O(1) => \count_for_reset_r_reg[0]_i_2_n_14\,
      O(0) => \count_for_reset_r_reg[0]_i_2_n_15\,
      S(7 downto 1) => count_for_reset_r_reg(7 downto 1),
      S(0) => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_13\,
      Q => count_for_reset_r_reg(10),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_12\,
      Q => count_for_reset_r_reg(11),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_11\,
      Q => count_for_reset_r_reg(12),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_10\,
      Q => count_for_reset_r_reg(13),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_9\,
      Q => count_for_reset_r_reg(14),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_8\,
      Q => count_for_reset_r_reg(15),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_15\,
      Q => count_for_reset_r_reg(16),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_for_reset_r_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \count_for_reset_r_reg[16]_i_1_n_1\,
      CO(5) => \count_for_reset_r_reg[16]_i_1_n_2\,
      CO(4) => \count_for_reset_r_reg[16]_i_1_n_3\,
      CO(3) => \count_for_reset_r_reg[16]_i_1_n_4\,
      CO(2) => \count_for_reset_r_reg[16]_i_1_n_5\,
      CO(1) => \count_for_reset_r_reg[16]_i_1_n_6\,
      CO(0) => \count_for_reset_r_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \count_for_reset_r_reg[16]_i_1_n_8\,
      O(6) => \count_for_reset_r_reg[16]_i_1_n_9\,
      O(5) => \count_for_reset_r_reg[16]_i_1_n_10\,
      O(4) => \count_for_reset_r_reg[16]_i_1_n_11\,
      O(3) => \count_for_reset_r_reg[16]_i_1_n_12\,
      O(2) => \count_for_reset_r_reg[16]_i_1_n_13\,
      O(1) => \count_for_reset_r_reg[16]_i_1_n_14\,
      O(0) => \count_for_reset_r_reg[16]_i_1_n_15\,
      S(7 downto 0) => count_for_reset_r_reg(23 downto 16)
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_14\,
      Q => count_for_reset_r_reg(17),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_13\,
      Q => count_for_reset_r_reg(18),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_12\,
      Q => count_for_reset_r_reg(19),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_14\,
      Q => count_for_reset_r_reg(1),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_11\,
      Q => count_for_reset_r_reg(20),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_10\,
      Q => count_for_reset_r_reg(21),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_9\,
      Q => count_for_reset_r_reg(22),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_8\,
      Q => count_for_reset_r_reg(23),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_13\,
      Q => count_for_reset_r_reg(2),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_12\,
      Q => count_for_reset_r_reg(3),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_11\,
      Q => count_for_reset_r_reg(4),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_10\,
      Q => count_for_reset_r_reg(5),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_9\,
      Q => count_for_reset_r_reg(6),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_8\,
      Q => count_for_reset_r_reg(7),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_15\,
      Q => count_for_reset_r_reg(8),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_for_reset_r_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \count_for_reset_r_reg[8]_i_1_n_0\,
      CO(6) => \count_for_reset_r_reg[8]_i_1_n_1\,
      CO(5) => \count_for_reset_r_reg[8]_i_1_n_2\,
      CO(4) => \count_for_reset_r_reg[8]_i_1_n_3\,
      CO(3) => \count_for_reset_r_reg[8]_i_1_n_4\,
      CO(2) => \count_for_reset_r_reg[8]_i_1_n_5\,
      CO(1) => \count_for_reset_r_reg[8]_i_1_n_6\,
      CO(0) => \count_for_reset_r_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \count_for_reset_r_reg[8]_i_1_n_8\,
      O(6) => \count_for_reset_r_reg[8]_i_1_n_9\,
      O(5) => \count_for_reset_r_reg[8]_i_1_n_10\,
      O(4) => \count_for_reset_r_reg[8]_i_1_n_11\,
      O(3) => \count_for_reset_r_reg[8]_i_1_n_12\,
      O(2) => \count_for_reset_r_reg[8]_i_1_n_13\,
      O(1) => \count_for_reset_r_reg[8]_i_1_n_14\,
      O(0) => \count_for_reset_r_reg[8]_i_1_n_15\,
      S(7 downto 0) => count_for_reset_r_reg(15 downto 8)
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_14\,
      Q => count_for_reset_r_reg(9),
      R => \count_for_reset_r_reg[23]_0\
    );
do_rd_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => cbcc_fifo_reset_rd_clk,
      I1 => wait_for_rd_en(2),
      I2 => wait_for_rd_en(1),
      O => do_rd_en
    );
do_rd_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => new_underflow_flag_c_reg_inv_n_0,
      Q => \^do_rd_en_i\,
      R => do_rd_en
    );
do_wr_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => mod_do_wr_en0,
      I1 => p_1_in,
      I2 => overflow_flag_c,
      I3 => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0,
      I4 => \^final_gater_for_fifo_din_i\,
      O => do_wr_en_i_1_n_0
    );
do_wr_en_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => cb_fifo_din_detect_q,
      I2 => \wdth_conv_1stage_reg[0]_0\,
      O => mod_do_wr_en0
    );
do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => do_wr_en_i_1_n_0,
      Q => do_wr_en,
      R => '0'
    );
first_cb_to_write_to_fifo_dlyd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[18]\,
      I1 => \raw_data_r_reg_n_0_[17]\,
      I2 => \raw_data_r_reg_n_0_[16]\,
      I3 => first_cb_to_write_to_fifo_dlyd_i_2_n_0,
      I4 => first_cb_to_write_to_fifo_dlyd_i_3_n_0,
      O => first_cb_to_write_to_fifo
    );
first_cb_to_write_to_fifo_dlyd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[19]\,
      I1 => \raw_data_r_reg_n_0_[20]\,
      I2 => \raw_data_r_reg_n_0_[22]\,
      I3 => \raw_data_r_reg_n_0_[21]\,
      I4 => first_cb_to_write_to_fifo_dlyd_i_4_n_0,
      O => first_cb_to_write_to_fifo_dlyd_i_2_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[31]\,
      I1 => \raw_data_r_reg_n_0_[32]\,
      I2 => \raw_data_r_reg_n_0_[33]\,
      I3 => p_1_in,
      I4 => first_cb_to_write_to_fifo_dlyd_i_5_n_0,
      O => first_cb_to_write_to_fifo_dlyd_i_3_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[26]\,
      I1 => \raw_data_r_reg_n_0_[25]\,
      I2 => \raw_data_r_reg_n_0_[24]\,
      I3 => \raw_data_r_reg_n_0_[23]\,
      O => first_cb_to_write_to_fifo_dlyd_i_4_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[30]\,
      I1 => \raw_data_r_reg_n_0_[29]\,
      I2 => \raw_data_r_reg_n_0_[28]\,
      I3 => \raw_data_r_reg_n_0_[27]\,
      O => first_cb_to_write_to_fifo_dlyd_i_5_n_0
    );
first_cb_to_write_to_fifo_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => first_cb_to_write_to_fifo,
      Q => first_cb_to_write_to_fifo_dlyd,
      R => SR(0)
    );
hard_err_usr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
        port map (
      I0 => hard_err_usr_reg,
      I1 => rxbuferr_out_i(1),
      I2 => rxbuferr_out_i(0),
      I3 => HARD_ERR_reg,
      I4 => channel_up_tx_if,
      I5 => txbufstatus_out(0),
      O => hard_err_usr0
    );
hold_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^do_rd_en_i\,
      I1 => hold_reg,
      O => hold_reg_i_1_n_0
    );
hold_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => hold_reg_i_1_n_0,
      Q => hold_reg,
      R => CC_RXLOSSOFSYNC_OUT_reg_0
    );
master_do_rd_en_q_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => \out\,
      Q => master_do_rd_en_q,
      R => cbcc_fifo_reset_rd_clk
    );
\master_fifo.data_fifo\: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_fifo_gen_master
     port map (
      din(71 downto 32) => en32_fifo_din_i(79 downto 40),
      din(31 downto 0) => en32_fifo_din_i(31 downto 0),
      dout(71 downto 69) => \NLW_master_fifo.data_fifo_dout_UNCONNECTED\(71 downto 69),
      dout(68) => p_0_in4_in,
      dout(67 downto 66) => \NLW_master_fifo.data_fifo_dout_UNCONNECTED\(67 downto 66),
      dout(65 downto 0) => \^dout\(65 downto 0),
      empty => underflow_flag_c,
      full => overflow_flag_c,
      overflow => wr_err_c,
      prog_empty => buffer_too_empty_c,
      prog_full => \NLW_master_fifo.data_fifo_prog_full_UNCONNECTED\,
      rd_clk => s_level_out_d5_reg,
      rd_en => \out\,
      rd_rst_busy => \NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED\,
      srst => srst,
      underflow => rd_err_c,
      wr_clk => gtwiz_userclk_rx_usrclk_out,
      wr_en => new_do_wr_en,
      wr_rst_busy => \NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED\
    );
new_do_wr_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0,
      O => new_do_wr_en_i_1_n_0
    );
new_do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => new_do_wr_en_i_1_n_0,
      Q => new_do_wr_en,
      R => '0'
    );
new_underflow_flag_c_inv_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => underflow_flag_r3,
      I1 => buffer_too_empty_c,
      I2 => underflow_flag_c,
      O => new_underflow_flag_c0
    );
new_underflow_flag_c_reg_inv: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => new_underflow_flag_c0,
      Q => new_underflow_flag_c_reg_inv_n_0,
      R => cbcc_fifo_reset_rd_clk
    );
\raw_data_r_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[0]\,
      Q => \raw_data_r_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[10]\,
      Q => \raw_data_r_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[11]\,
      Q => \raw_data_r_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[12]\,
      Q => \raw_data_r_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[13]\,
      Q => \raw_data_r_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[14]\,
      Q => \raw_data_r_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[15]\,
      Q => \raw_data_r_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[16]\,
      Q => \raw_data_r_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[17]\,
      Q => \raw_data_r_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[18]\,
      Q => \raw_data_r_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[19]\,
      Q => \raw_data_r_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[1]\,
      Q => \raw_data_r_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[20]\,
      Q => \raw_data_r_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[21]\,
      Q => \raw_data_r_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[22]\,
      Q => \raw_data_r_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[23]\,
      Q => \raw_data_r_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[24]\,
      Q => \raw_data_r_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[25]\,
      Q => \raw_data_r_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[26]\,
      Q => \raw_data_r_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[27]\,
      Q => \raw_data_r_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[28]\,
      Q => \raw_data_r_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[29]\,
      Q => \raw_data_r_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[2]\,
      Q => \raw_data_r_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[30]\,
      Q => \raw_data_r_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[31]\,
      Q => \raw_data_r_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[32]\,
      Q => \raw_data_r_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[33]\,
      Q => \raw_data_r_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_1_in,
      Q => p_0_in0_in,
      R => '0'
    );
\raw_data_r_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[3]\,
      Q => \raw_data_r_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[4]\,
      Q => \raw_data_r_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[5]\,
      Q => \raw_data_r_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[6]\,
      Q => \raw_data_r_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[7]\,
      Q => \raw_data_r_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[8]\,
      Q => \raw_data_r_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[9]\,
      Q => \raw_data_r_r_reg_n_0_[9]\,
      R => '0'
    );
\raw_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(0),
      Q => \raw_data_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(10),
      Q => \raw_data_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(11),
      Q => \raw_data_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(12),
      Q => \raw_data_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(13),
      Q => \raw_data_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(14),
      Q => \raw_data_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(15),
      Q => \raw_data_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(16),
      Q => \raw_data_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(17),
      Q => \raw_data_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(18),
      Q => \raw_data_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(19),
      Q => \raw_data_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(1),
      Q => \raw_data_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(20),
      Q => \raw_data_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(21),
      Q => \raw_data_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(22),
      Q => \raw_data_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(23),
      Q => \raw_data_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(24),
      Q => \raw_data_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(25),
      Q => \raw_data_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(26),
      Q => \raw_data_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(27),
      Q => \raw_data_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(28),
      Q => \raw_data_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(29),
      Q => \raw_data_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(2),
      Q => \raw_data_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(30),
      Q => \raw_data_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(31),
      Q => \raw_data_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(32),
      Q => \raw_data_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(33),
      Q => \raw_data_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(34),
      Q => p_1_in,
      R => '0'
    );
\raw_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(3),
      Q => \raw_data_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(4),
      Q => \raw_data_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(5),
      Q => \raw_data_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(6),
      Q => \raw_data_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(7),
      Q => \raw_data_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(8),
      Q => \raw_data_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(9),
      Q => \raw_data_r_reg_n_0_[9]\,
      R => '0'
    );
rd_err_pre_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => rd_err_c,
      Q => rd_err_pre,
      R => do_rd_en
    );
rd_err_q_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => rd_err_pre,
      Q => rxbuferr_out_i(0),
      R => do_rd_en
    );
rxfsm_reset_i_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => allow_block_sync_propagation_reg,
      I1 => LINK_RESET_OUT_reg,
      I2 => link_reset_0_c,
      I3 => hard_err_rst_int,
      O => rxfsm_reset_i
    );
\srlc32e[0].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(0),
      Q => raw_data_srl_out(0),
      Q31 => \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[10].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(10),
      Q => raw_data_srl_out(10),
      Q31 => \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[11].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(11),
      Q => raw_data_srl_out(11),
      Q31 => \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[12].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(12),
      Q => raw_data_srl_out(12),
      Q31 => \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[13].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(13),
      Q => raw_data_srl_out(13),
      Q31 => \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[14].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(14),
      Q => raw_data_srl_out(14),
      Q31 => \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[15].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(15),
      Q => raw_data_srl_out(15),
      Q31 => \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[16].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(16),
      Q => raw_data_srl_out(16),
      Q31 => \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[17].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(17),
      Q => raw_data_srl_out(17),
      Q31 => \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[18].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(18),
      Q => raw_data_srl_out(18),
      Q31 => \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[19].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(19),
      Q => raw_data_srl_out(19),
      Q31 => \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[1].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(1),
      Q => raw_data_srl_out(1),
      Q31 => \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[20].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(20),
      Q => raw_data_srl_out(20),
      Q31 => \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[21].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(21),
      Q => raw_data_srl_out(21),
      Q31 => \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[22].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(22),
      Q => raw_data_srl_out(22),
      Q31 => \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[23].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(23),
      Q => raw_data_srl_out(23),
      Q31 => \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[24].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(24),
      Q => raw_data_srl_out(24),
      Q31 => \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[25].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(25),
      Q => raw_data_srl_out(25),
      Q31 => \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[26].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(26),
      Q => raw_data_srl_out(26),
      Q31 => \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[27].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(27),
      Q => raw_data_srl_out(27),
      Q31 => \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[28].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(28),
      Q => raw_data_srl_out(28),
      Q31 => \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[29].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(29),
      Q => raw_data_srl_out(29),
      Q31 => \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[2].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(2),
      Q => raw_data_srl_out(2),
      Q31 => \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[30].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(30),
      Q => raw_data_srl_out(30),
      Q31 => \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[31].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(31),
      Q => raw_data_srl_out(31),
      Q31 => \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[32].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => Q(0),
      Q => raw_data_srl_out(32),
      Q31 => \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[33].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => Q(1),
      Q => raw_data_srl_out(33),
      Q31 => \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[34].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => rxdatavalid_to_fifo_i,
      Q => raw_data_srl_out(34),
      Q31 => \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[3].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(3),
      Q => raw_data_srl_out(3),
      Q31 => \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[4].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(4),
      Q => raw_data_srl_out(4),
      Q31 => \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[5].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(5),
      Q => raw_data_srl_out(5),
      Q31 => \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[6].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(6),
      Q => raw_data_srl_out(6),
      Q31 => \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[7].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(7),
      Q => raw_data_srl_out(7),
      Q31 => \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[8].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(8),
      Q => raw_data_srl_out(8),
      Q31 => \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[9].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(9),
      Q => raw_data_srl_out(9),
      Q31 => \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
u_cdc_overflow_flag_c: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized3\
     port map (
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      full => overflow_flag_c,
      s_level_out_d5_reg_0 => s_level_out_d5_reg
    );
u_cdc_rxlossofsync_in: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_51\
     port map (
      in0 => in0,
      s_level_out_d5_reg_0 => u_cdc_rxlossofsync_in_n_0,
      s_level_out_d5_reg_1 => s_level_out_d5_reg
    );
u_cdc_wr_err_rd_clk: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized3_52\
     port map (
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      \out\ => wr_err_rd_clk_pre,
      overflow => wr_err_c,
      s_level_out_d5_reg_0 => s_level_out_d5_reg
    );
u_rst_sync_btf_sync: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_53\
     port map (
      in0 => valid_btf_detect_extend_r2,
      init_clk => init_clk,
      stg3_reg_0 => u_rst_sync_btf_sync_n_0
    );
underflow_flag_r1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => underflow_flag_c,
      I1 => buffer_too_empty_c,
      O => underflow_flag_r10
    );
underflow_flag_r1_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => underflow_flag_r10,
      Q => underflow_flag_r1,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r2_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => underflow_flag_r1,
      Q => underflow_flag_r2,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r3_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => underflow_flag_r2,
      Q => underflow_flag_r3,
      S => cbcc_fifo_reset_rd_clk
    );
valid_btf_detect_dlyd1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_btf_sync_n_0,
      Q => valid_btf_detect_dlyd1,
      R => '0'
    );
valid_btf_detect_extend_r20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => valid_btf_detect_extend_r(0),
      I1 => valid_btf_detect_extend_r(3),
      I2 => valid_btf_detect_extend_r(4),
      I3 => valid_btf_detect_extend_r(1),
      I4 => valid_btf_detect_extend_r(2),
      O => valid_btf_detect_extend_r20_n_0
    );
valid_btf_detect_extend_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r20_n_0,
      Q => valid_btf_detect_extend_r2,
      R => '0'
    );
\valid_btf_detect_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(1),
      Q => valid_btf_detect_extend_r(0),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(2),
      Q => valid_btf_detect_extend_r(1),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(3),
      Q => valid_btf_detect_extend_r(2),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(4),
      Q => valid_btf_detect_extend_r(3),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect,
      Q => valid_btf_detect_extend_r(4),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
valid_btf_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CC_detect,
      Q => valid_btf_detect,
      R => '0'
    );
\wait_for_rd_en[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_rd_en(0),
      O => \wait_for_rd_en[0]_i_1_n_0\
    );
\wait_for_rd_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      O => \wait_for_rd_en[1]_i_1_n_0\
    );
\wait_for_rd_en[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => wait_for_rd_en(1),
      I1 => wait_for_rd_en(2),
      O => \wait_for_rd_en[2]_i_1_n_0\
    );
\wait_for_rd_en[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(2),
      O => \wait_for_rd_en[2]_i_2_n_0\
    );
\wait_for_rd_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_for_rd_en[2]_i_1_n_0\,
      D => \wait_for_rd_en[0]_i_1_n_0\,
      Q => wait_for_rd_en(0),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_for_rd_en[2]_i_1_n_0\,
      D => \wait_for_rd_en[1]_i_1_n_0\,
      Q => wait_for_rd_en(1),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_for_rd_en[2]_i_1_n_0\,
      D => \wait_for_rd_en[2]_i_2_n_0\,
      Q => wait_for_rd_en(2),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_wr_en[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_wr_en_reg(0),
      O => \p_0_in__8\(0)
    );
\wait_for_wr_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wait_for_wr_en_reg(0),
      I1 => wait_for_wr_en_reg(1),
      O => \p_0_in__8\(1)
    );
\wait_for_wr_en[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wait_for_wr_en_reg(0),
      I1 => wait_for_wr_en_reg(1),
      I2 => wait_for_wr_en_reg(2),
      O => \p_0_in__8\(2)
    );
\wait_for_wr_en[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wait_for_wr_en_reg(1),
      I1 => wait_for_wr_en_reg(0),
      I2 => wait_for_wr_en_reg(2),
      I3 => wait_for_wr_en_reg(3),
      O => \p_0_in__8\(3)
    );
\wait_for_wr_en[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wait_for_wr_en_reg(2),
      I1 => wait_for_wr_en_reg(0),
      I2 => wait_for_wr_en_reg(1),
      I3 => wait_for_wr_en_reg(3),
      I4 => wait_for_wr_en_reg(4),
      O => \p_0_in__8\(4)
    );
\wait_for_wr_en[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_wr_en_reg(5),
      O => \wait_for_wr_en[5]_i_1_n_0\
    );
\wait_for_wr_en[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => wait_for_wr_en_reg(3),
      I1 => wait_for_wr_en_reg(1),
      I2 => wait_for_wr_en_reg(0),
      I3 => wait_for_wr_en_reg(2),
      I4 => wait_for_wr_en_reg(4),
      O => \p_0_in__8\(5)
    );
\wait_for_wr_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(0),
      Q => wait_for_wr_en_reg(0),
      R => SR(0)
    );
\wait_for_wr_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(1),
      Q => wait_for_wr_en_reg(1),
      R => SR(0)
    );
\wait_for_wr_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(2),
      Q => wait_for_wr_en_reg(2),
      R => SR(0)
    );
\wait_for_wr_en_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(3),
      Q => wait_for_wr_en_reg(3),
      R => SR(0)
    );
\wait_for_wr_en_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(4),
      Q => wait_for_wr_en_reg(4),
      R => SR(0)
    );
\wait_for_wr_en_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(5),
      Q => wait_for_wr_en_reg(5),
      R => SR(0)
    );
\wait_for_wr_en_wr3_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(0),
      Q => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(1),
      Q => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(2),
      Q => \wait_for_wr_en_wr3_reg[2]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(3),
      Q => \wait_for_wr_en_wr3_reg[3]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(4),
      Q => \wait_for_wr_en_wr3_reg[4]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(5),
      Q => \wait_for_wr_en_wr3_reg[5]_srl3_n_0\
    );
\wait_for_wr_en_wr4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(0),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(1),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[2]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(2),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[3]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(3),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[4]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(4),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[5]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(5),
      R => '0'
    );
\wdth_conv_1stage[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F0F0F0F0"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => cb_fifo_din_detect_q,
      I2 => do_wr_en,
      I3 => first_cb_to_write_to_fifo_dlyd,
      I4 => p_1_in,
      I5 => \wdth_conv_1stage_reg[0]_0\,
      O => mod_do_wr_en
    );
\wdth_conv_1stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[0]\,
      Q => wdth_conv_1stage(0),
      R => SR(0)
    );
\wdth_conv_1stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[10]\,
      Q => wdth_conv_1stage(10),
      R => SR(0)
    );
\wdth_conv_1stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[11]\,
      Q => wdth_conv_1stage(11),
      R => SR(0)
    );
\wdth_conv_1stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[12]\,
      Q => wdth_conv_1stage(12),
      R => SR(0)
    );
\wdth_conv_1stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[13]\,
      Q => wdth_conv_1stage(13),
      R => SR(0)
    );
\wdth_conv_1stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[14]\,
      Q => wdth_conv_1stage(14),
      R => SR(0)
    );
\wdth_conv_1stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[15]\,
      Q => wdth_conv_1stage(15),
      R => SR(0)
    );
\wdth_conv_1stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[16]\,
      Q => wdth_conv_1stage(16),
      R => SR(0)
    );
\wdth_conv_1stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[17]\,
      Q => wdth_conv_1stage(17),
      R => SR(0)
    );
\wdth_conv_1stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[18]\,
      Q => wdth_conv_1stage(18),
      R => SR(0)
    );
\wdth_conv_1stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[19]\,
      Q => wdth_conv_1stage(19),
      R => SR(0)
    );
\wdth_conv_1stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[1]\,
      Q => wdth_conv_1stage(1),
      R => SR(0)
    );
\wdth_conv_1stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[20]\,
      Q => wdth_conv_1stage(20),
      R => SR(0)
    );
\wdth_conv_1stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[21]\,
      Q => wdth_conv_1stage(21),
      R => SR(0)
    );
\wdth_conv_1stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[22]\,
      Q => wdth_conv_1stage(22),
      R => SR(0)
    );
\wdth_conv_1stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[23]\,
      Q => wdth_conv_1stage(23),
      R => SR(0)
    );
\wdth_conv_1stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[24]\,
      Q => wdth_conv_1stage(24),
      R => SR(0)
    );
\wdth_conv_1stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[25]\,
      Q => wdth_conv_1stage(25),
      R => SR(0)
    );
\wdth_conv_1stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[26]\,
      Q => wdth_conv_1stage(26),
      R => SR(0)
    );
\wdth_conv_1stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[27]\,
      Q => wdth_conv_1stage(27),
      R => SR(0)
    );
\wdth_conv_1stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[28]\,
      Q => wdth_conv_1stage(28),
      R => SR(0)
    );
\wdth_conv_1stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[29]\,
      Q => wdth_conv_1stage(29),
      R => SR(0)
    );
\wdth_conv_1stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[2]\,
      Q => wdth_conv_1stage(2),
      R => SR(0)
    );
\wdth_conv_1stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[30]\,
      Q => wdth_conv_1stage(30),
      R => SR(0)
    );
\wdth_conv_1stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[31]\,
      Q => wdth_conv_1stage(31),
      R => SR(0)
    );
\wdth_conv_1stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[32]\,
      Q => wdth_conv_1stage(32),
      R => SR(0)
    );
\wdth_conv_1stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[33]\,
      Q => wdth_conv_1stage(33),
      R => SR(0)
    );
\wdth_conv_1stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => rxdatavalid_lookahead_i,
      Q => wdth_conv_1stage(34),
      R => SR(0)
    );
\wdth_conv_1stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => CC_detect_pulse_r,
      Q => wdth_conv_1stage(35),
      R => SR(0)
    );
\wdth_conv_1stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => p_0_in0_in,
      Q => wdth_conv_1stage(36),
      R => SR(0)
    );
\wdth_conv_1stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => CB_detect_dlyd1,
      Q => wdth_conv_1stage(37),
      R => SR(0)
    );
\wdth_conv_1stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => D(0),
      Q => wdth_conv_1stage(38),
      R => SR(0)
    );
\wdth_conv_1stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => D(1),
      Q => wdth_conv_1stage(39),
      R => SR(0)
    );
\wdth_conv_1stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[3]\,
      Q => wdth_conv_1stage(3),
      R => SR(0)
    );
\wdth_conv_1stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[4]\,
      Q => wdth_conv_1stage(4),
      R => SR(0)
    );
\wdth_conv_1stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[5]\,
      Q => wdth_conv_1stage(5),
      R => SR(0)
    );
\wdth_conv_1stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[6]\,
      Q => wdth_conv_1stage(6),
      R => SR(0)
    );
\wdth_conv_1stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[7]\,
      Q => wdth_conv_1stage(7),
      R => SR(0)
    );
\wdth_conv_1stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[8]\,
      Q => wdth_conv_1stage(8),
      R => SR(0)
    );
\wdth_conv_1stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[9]\,
      Q => wdth_conv_1stage(9),
      R => SR(0)
    );
\wdth_conv_2stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(0),
      Q => en32_fifo_din_i(0),
      R => SR(0)
    );
\wdth_conv_2stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(10),
      Q => en32_fifo_din_i(10),
      R => SR(0)
    );
\wdth_conv_2stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(11),
      Q => en32_fifo_din_i(11),
      R => SR(0)
    );
\wdth_conv_2stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(12),
      Q => en32_fifo_din_i(12),
      R => SR(0)
    );
\wdth_conv_2stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(13),
      Q => en32_fifo_din_i(13),
      R => SR(0)
    );
\wdth_conv_2stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(14),
      Q => en32_fifo_din_i(14),
      R => SR(0)
    );
\wdth_conv_2stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(15),
      Q => en32_fifo_din_i(15),
      R => SR(0)
    );
\wdth_conv_2stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(16),
      Q => en32_fifo_din_i(16),
      R => SR(0)
    );
\wdth_conv_2stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(17),
      Q => en32_fifo_din_i(17),
      R => SR(0)
    );
\wdth_conv_2stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(18),
      Q => en32_fifo_din_i(18),
      R => SR(0)
    );
\wdth_conv_2stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(19),
      Q => en32_fifo_din_i(19),
      R => SR(0)
    );
\wdth_conv_2stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(1),
      Q => en32_fifo_din_i(1),
      R => SR(0)
    );
\wdth_conv_2stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(20),
      Q => en32_fifo_din_i(20),
      R => SR(0)
    );
\wdth_conv_2stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(21),
      Q => en32_fifo_din_i(21),
      R => SR(0)
    );
\wdth_conv_2stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(22),
      Q => en32_fifo_din_i(22),
      R => SR(0)
    );
\wdth_conv_2stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(23),
      Q => en32_fifo_din_i(23),
      R => SR(0)
    );
\wdth_conv_2stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(24),
      Q => en32_fifo_din_i(24),
      R => SR(0)
    );
\wdth_conv_2stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(25),
      Q => en32_fifo_din_i(25),
      R => SR(0)
    );
\wdth_conv_2stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(26),
      Q => en32_fifo_din_i(26),
      R => SR(0)
    );
\wdth_conv_2stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(27),
      Q => en32_fifo_din_i(27),
      R => SR(0)
    );
\wdth_conv_2stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(28),
      Q => en32_fifo_din_i(28),
      R => SR(0)
    );
\wdth_conv_2stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(29),
      Q => en32_fifo_din_i(29),
      R => SR(0)
    );
\wdth_conv_2stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(2),
      Q => en32_fifo_din_i(2),
      R => SR(0)
    );
\wdth_conv_2stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(30),
      Q => en32_fifo_din_i(30),
      R => SR(0)
    );
\wdth_conv_2stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(31),
      Q => en32_fifo_din_i(31),
      R => SR(0)
    );
\wdth_conv_2stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(32),
      Q => wdth_conv_2stage(32),
      R => SR(0)
    );
\wdth_conv_2stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(33),
      Q => wdth_conv_2stage(33),
      R => SR(0)
    );
\wdth_conv_2stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(34),
      Q => wdth_conv_2stage(34),
      R => SR(0)
    );
\wdth_conv_2stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(35),
      Q => wdth_conv_2stage(35),
      R => SR(0)
    );
\wdth_conv_2stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(36),
      Q => wdth_conv_2stage(36),
      R => SR(0)
    );
\wdth_conv_2stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(37),
      Q => wdth_conv_2stage(37),
      R => SR(0)
    );
\wdth_conv_2stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(38),
      Q => wdth_conv_2stage(38),
      R => SR(0)
    );
\wdth_conv_2stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(39),
      Q => wdth_conv_2stage(39),
      R => SR(0)
    );
\wdth_conv_2stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(3),
      Q => en32_fifo_din_i(3),
      R => SR(0)
    );
\wdth_conv_2stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(4),
      Q => en32_fifo_din_i(4),
      R => SR(0)
    );
\wdth_conv_2stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(5),
      Q => en32_fifo_din_i(5),
      R => SR(0)
    );
\wdth_conv_2stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(6),
      Q => en32_fifo_din_i(6),
      R => SR(0)
    );
\wdth_conv_2stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(7),
      Q => en32_fifo_din_i(7),
      R => SR(0)
    );
\wdth_conv_2stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(8),
      Q => en32_fifo_din_i(8),
      R => SR(0)
    );
\wdth_conv_2stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(9),
      Q => en32_fifo_din_i(9),
      R => SR(0)
    );
\wdth_conv_3stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(0),
      Q => en32_fifo_din_i(40),
      R => SR(0)
    );
\wdth_conv_3stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(10),
      Q => en32_fifo_din_i(50),
      R => SR(0)
    );
\wdth_conv_3stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(11),
      Q => en32_fifo_din_i(51),
      R => SR(0)
    );
\wdth_conv_3stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(12),
      Q => en32_fifo_din_i(52),
      R => SR(0)
    );
\wdth_conv_3stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(13),
      Q => en32_fifo_din_i(53),
      R => SR(0)
    );
\wdth_conv_3stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(14),
      Q => en32_fifo_din_i(54),
      R => SR(0)
    );
\wdth_conv_3stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(15),
      Q => en32_fifo_din_i(55),
      R => SR(0)
    );
\wdth_conv_3stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(16),
      Q => en32_fifo_din_i(56),
      R => SR(0)
    );
\wdth_conv_3stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(17),
      Q => en32_fifo_din_i(57),
      R => SR(0)
    );
\wdth_conv_3stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(18),
      Q => en32_fifo_din_i(58),
      R => SR(0)
    );
\wdth_conv_3stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(19),
      Q => en32_fifo_din_i(59),
      R => SR(0)
    );
\wdth_conv_3stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(1),
      Q => en32_fifo_din_i(41),
      R => SR(0)
    );
\wdth_conv_3stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(20),
      Q => en32_fifo_din_i(60),
      R => SR(0)
    );
\wdth_conv_3stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(21),
      Q => en32_fifo_din_i(61),
      R => SR(0)
    );
\wdth_conv_3stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(22),
      Q => en32_fifo_din_i(62),
      R => SR(0)
    );
\wdth_conv_3stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(23),
      Q => en32_fifo_din_i(63),
      R => SR(0)
    );
\wdth_conv_3stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(24),
      Q => en32_fifo_din_i(64),
      R => SR(0)
    );
\wdth_conv_3stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(25),
      Q => en32_fifo_din_i(65),
      R => SR(0)
    );
\wdth_conv_3stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(26),
      Q => en32_fifo_din_i(66),
      R => SR(0)
    );
\wdth_conv_3stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(27),
      Q => en32_fifo_din_i(67),
      R => SR(0)
    );
\wdth_conv_3stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(28),
      Q => en32_fifo_din_i(68),
      R => SR(0)
    );
\wdth_conv_3stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(29),
      Q => en32_fifo_din_i(69),
      R => SR(0)
    );
\wdth_conv_3stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(2),
      Q => en32_fifo_din_i(42),
      R => SR(0)
    );
\wdth_conv_3stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(30),
      Q => en32_fifo_din_i(70),
      R => SR(0)
    );
\wdth_conv_3stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(31),
      Q => en32_fifo_din_i(71),
      R => SR(0)
    );
\wdth_conv_3stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(32),
      Q => en32_fifo_din_i(72),
      R => SR(0)
    );
\wdth_conv_3stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(33),
      Q => en32_fifo_din_i(73),
      R => SR(0)
    );
\wdth_conv_3stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(34),
      Q => en32_fifo_din_i(74),
      R => SR(0)
    );
\wdth_conv_3stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(35),
      Q => en32_fifo_din_i(75),
      R => SR(0)
    );
\wdth_conv_3stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(36),
      Q => en32_fifo_din_i(76),
      R => SR(0)
    );
\wdth_conv_3stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(37),
      Q => en32_fifo_din_i(77),
      R => SR(0)
    );
\wdth_conv_3stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(38),
      Q => en32_fifo_din_i(78),
      R => SR(0)
    );
\wdth_conv_3stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(39),
      Q => en32_fifo_din_i(79),
      R => SR(0)
    );
\wdth_conv_3stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(3),
      Q => en32_fifo_din_i(43),
      R => SR(0)
    );
\wdth_conv_3stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(4),
      Q => en32_fifo_din_i(44),
      R => SR(0)
    );
\wdth_conv_3stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(5),
      Q => en32_fifo_din_i(45),
      R => SR(0)
    );
\wdth_conv_3stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(6),
      Q => en32_fifo_din_i(46),
      R => SR(0)
    );
\wdth_conv_3stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(7),
      Q => en32_fifo_din_i(47),
      R => SR(0)
    );
\wdth_conv_3stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(8),
      Q => en32_fifo_din_i(48),
      R => SR(0)
    );
\wdth_conv_3stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(9),
      Q => en32_fifo_din_i(49),
      R => SR(0)
    );
\wdth_conv_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => mod_do_wr_en,
      I2 => \wdth_conv_count_reg_n_0_[0]\,
      O => p_2_in(0)
    );
\wdth_conv_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => mod_do_wr_en,
      O => \wdth_conv_count[1]_i_1_n_0\
    );
\wdth_conv_count[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => mod_do_wr_en,
      I1 => bit80_prsnt,
      I2 => \wdth_conv_count_reg_n_0_[0]\,
      O => p_2_in(1)
    );
\wdth_conv_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wdth_conv_count[1]_i_1_n_0\,
      D => p_2_in(0),
      Q => \wdth_conv_count_reg_n_0_[0]\,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
\wdth_conv_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wdth_conv_count[1]_i_1_n_0\,
      D => p_2_in(1),
      Q => bit80_prsnt,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
wr_err_rd_clk_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => wr_err_rd_clk_pre,
      Q => rxbuferr_out_i(1),
      R => do_rd_en
    );
\wr_monitor_flag[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      O => \p_0_in__9\(0)
    );
\wr_monitor_flag[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      O => \p_0_in__9\(1)
    );
\wr_monitor_flag[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(2),
      O => \p_0_in__9\(2)
    );
\wr_monitor_flag[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_monitor_flag_reg(1),
      I1 => wr_monitor_flag_reg(0),
      I2 => wr_monitor_flag_reg(2),
      I3 => wr_monitor_flag_reg(3),
      O => \p_0_in__9\(3)
    );
\wr_monitor_flag[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AA2AAA"
    )
        port map (
      I0 => new_do_wr_en,
      I1 => wr_monitor_flag_reg(0),
      I2 => wr_monitor_flag_reg(1),
      I3 => wr_monitor_flag_reg(3),
      I4 => wr_monitor_flag_reg(2),
      I5 => wr_monitor_flag_reg(4),
      O => wr_monitor_flag
    );
\wr_monitor_flag[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => wr_monitor_flag_reg(2),
      I1 => wr_monitor_flag_reg(0),
      I2 => wr_monitor_flag_reg(1),
      I3 => wr_monitor_flag_reg(3),
      O => \p_0_in__9\(4)
    );
\wr_monitor_flag_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__9\(0),
      Q => wr_monitor_flag_reg(0),
      R => \wr_monitor_flag_reg[4]_0\(0)
    );
\wr_monitor_flag_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__9\(1),
      Q => wr_monitor_flag_reg(1),
      R => \wr_monitor_flag_reg[4]_0\(0)
    );
\wr_monitor_flag_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__9\(2),
      Q => wr_monitor_flag_reg(2),
      R => \wr_monitor_flag_reg[4]_0\(0)
    );
\wr_monitor_flag_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__9\(3),
      Q => wr_monitor_flag_reg(3),
      R => \wr_monitor_flag_reg[4]_0\(0)
    );
\wr_monitor_flag_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__9\(4),
      Q => wr_monitor_flag_reg(4),
      R => \wr_monitor_flag_reg[4]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_WRAPPER is
  port (
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_out_clk : out STD_LOGIC;
    bufg_gt_clr_out : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 65 downto 0 );
    gt_pll_lock : out STD_LOGIC;
    rx_lossofsync_i : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    in0 : out STD_LOGIC;
    RX_NEG_OUT_reg_0 : out STD_LOGIC;
    \txseq_counter_i_reg[0]_0\ : out STD_LOGIC;
    TXDATAVALID_IN : out STD_LOGIC;
    \txseq_counter_i_reg[1]_0\ : out STD_LOGIC;
    txdatavalid_symgen_i : out STD_LOGIC;
    ILLEGAL_BTF_reg : out STD_LOGIC;
    rxdatavalid_i : out STD_LOGIC;
    wr_err_rd_clk_sync_reg : out STD_LOGIC;
    hold_reg_reg : out STD_LOGIC;
    tx_dst_rdy_n_r0 : out STD_LOGIC;
    scrambler : out STD_LOGIC_VECTOR ( 11 downto 0 );
    init_clk : in STD_LOGIC;
    rst_in_out_reg : in STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_refclk1_out : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_rxcdrovrden_in : in STD_LOGIC;
    sync_clk_out : in STD_LOGIC;
    stg3_reg : in STD_LOGIC;
    s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg : in STD_LOGIC;
    s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_reset_i : in STD_LOGIC;
    extend_cc_r : in STD_LOGIC;
    Q : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    illegal_btf_i : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    hard_err_usr_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    do_cc_r : in STD_LOGIC;
    \SCRAMBLED_DATA_OUT_reg[24]\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mmcm_not_locked_out2 : in STD_LOGIC;
    tempData : in STD_LOGIC_VECTOR ( 5 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_WRAPPER;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_WRAPPER is
  signal ANY_VLD_BTF_FLAG : STD_LOGIC;
  signal CB_detect : STD_LOGIC;
  signal CB_detect0 : STD_LOGIC;
  signal CB_detect_dlyd0p5 : STD_LOGIC;
  signal CC_detect : STD_LOGIC;
  signal CC_detect_dlyd1 : STD_LOGIC;
  signal CC_detect_pulse_i : STD_LOGIC;
  signal FSM_RESETDONE_j : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\ : STD_LOGIC;
  signal HPCNT_RESET_IN : STD_LOGIC;
  signal LINK_RESET_OUT0 : STD_LOGIC;
  signal \^rx_neg_out_reg_0\ : STD_LOGIC;
  signal START_CB_WRITES_OUT : STD_LOGIC;
  signal \TX_DATA[55]_i_3_n_0\ : STD_LOGIC;
  signal all_start_cb_writes_i : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of all_start_cb_writes_i : signal is "true";
  signal all_vld_btf_flag_i : STD_LOGIC;
  attribute RTL_KEEP of all_vld_btf_flag_i : signal is "true";
  signal allow_block_sync_propagation : STD_LOGIC;
  signal allow_block_sync_propagation_reg_n_0 : STD_LOGIC;
  signal bit_err_chan_bond_i : STD_LOGIC;
  attribute RTL_KEEP of bit_err_chan_bond_i : signal is "true";
  signal blocksync_all_lanes_inrxclk_q : STD_LOGIC;
  signal blocksync_out_i : STD_LOGIC;
  signal cb_bit_err_out : STD_LOGIC;
  signal cbcc_data_srst : STD_LOGIC;
  signal cbcc_fifo_reset_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk : STD_LOGIC;
  signal cbcc_fifo_reset_wr_clk : STD_LOGIC;
  signal cbcc_reset_cbstg2_rd_clk : STD_LOGIC;
  signal cdr_reset_fsm_cntr_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cdr_reset_fsm_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset_i_1_n_0 : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset_reg_n_0 : STD_LOGIC;
  signal common_reset_cbcc_i_n_0 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_36 : STD_LOGIC;
  signal do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of do_rd_en_i : signal is "true";
  signal final_gater_for_fifo_din_i : STD_LOGIC;
  attribute RTL_KEEP of final_gater_for_fifo_din_i : signal is "true";
  signal fsm_resetdone_initclk : STD_LOGIC;
  signal fsm_resetdone_to_rxreset_in : STD_LOGIC;
  signal gt_cplllock_i : STD_LOGIC;
  signal gt_cplllock_j : STD_LOGIC;
  signal gtwiz_userclk_rx_active_in : STD_LOGIC;
  signal gtx_reset_comb : STD_LOGIC;
  signal hard_err_cntr_r : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_6_n_0\ : STD_LOGIC;
  signal hard_err_cntr_r_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hard_err_rst_int : STD_LOGIC;
  signal hard_err_rst_int0 : STD_LOGIC;
  signal hard_err_rst_int_i_4_n_0 : STD_LOGIC;
  signal hard_err_usr : STD_LOGIC;
  signal hard_err_usr0 : STD_LOGIC;
  signal \^in0\ : STD_LOGIC;
  signal int_gt_rxbufstatus : STD_LOGIC_VECTOR ( 2 to 2 );
  signal master_do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of master_do_rd_en_i : signal is "true";
  signal new_gtx_rx_pcsreset_comb : STD_LOGIC;
  signal new_gtx_rx_pcsreset_comb0 : STD_LOGIC;
  signal \p_0_in__10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in_1 : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 52 to 52 );
  signal pos_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pos_rxdatavalid_i : STD_LOGIC;
  signal pos_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pos_rxheadervalid_i : STD_LOGIC;
  signal pre_r1_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_r1_rxdatavalid_i : STD_LOGIC;
  signal pre_r1_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_r1_rxheadervalid_i : STD_LOGIC;
  signal pre_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_rxdatavalid_i : STD_LOGIC;
  signal pre_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_rxheadervalid_i : STD_LOGIC;
  signal reset_initclk : STD_LOGIC;
  signal rx_elastic_buf_err : STD_LOGIC;
  signal rx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of rx_fsm_resetdone_i : signal is "true";
  signal rx_fsm_resetdone_i_i : STD_LOGIC;
  signal rx_fsm_resetdone_ii : STD_LOGIC;
  attribute RTL_KEEP of rx_fsm_resetdone_ii : signal is "true";
  signal rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdata_to_fifo_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdatavalid_i_0 : STD_LOGIC;
  signal rxdatavalid_to_fifo_i : STD_LOGIC;
  signal rxfsm_reset_i : STD_LOGIC;
  attribute RTL_KEEP of rxfsm_reset_i : signal is "true";
  signal rxgearboxslip_i : STD_LOGIC;
  signal rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheader_to_fifo_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheadervalid_i : STD_LOGIC;
  signal rxlossofsync_out_i : STD_LOGIC;
  signal rxlossofsync_out_q : STD_LOGIC;
  signal rxreset_for_lanes_q : STD_LOGIC;
  signal rxusrclk_out : STD_LOGIC;
  signal scrambled_data_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal scrambler_64b66b_gtx0_i_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal stableclk_gtx_reset_comb : STD_LOGIC;
  signal sync_rx_polarity_r : STD_LOGIC;
  signal tx_buf_err_i : STD_LOGIC;
  signal tx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of tx_fsm_resetdone_i : signal is "true";
  signal tx_fsm_resetdone_ii : STD_LOGIC;
  attribute RTL_KEEP of tx_fsm_resetdone_ii : signal is "true";
  signal tx_hdr_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txseq_counter_i : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \txseq_counter_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_cdc__check_polarity_n_0\ : STD_LOGIC;
  signal u_cdc_hard_err_init_n_0 : STD_LOGIC;
  signal u_rst_sync_blocksyncall_initclk_sync_n_0 : STD_LOGIC;
  signal u_rst_sync_fsm_resetdone_initclk_n_1 : STD_LOGIC;
  signal unscrambled_data_i052_out : STD_LOGIC;
  signal valid_btf_detect_dlyd1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_cdr_reset_fsm_r[2]_i_3\ : label is "soft_lutpair172";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[0]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[1]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[2]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute SOFT_HLUTNM of \TX_DATA[55]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \TX_DATA[55]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of TX_HEADER_0_i_2 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[5]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[6]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[7]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of data_v_r_i_1 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[4]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_4\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_6\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of hard_err_rst_int_i_3 : label is "soft_lutpair168";
  attribute shift_extract : string;
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[9]\ : label is "{no}";
  attribute shift_extract of pos_rxdatavalid_i_reg : label is "{no}";
  attribute shift_extract of \pos_rxheader_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxheader_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of pos_rxheadervalid_i_reg : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[9]\ : label is "{no}";
  attribute shift_extract of pre_r1_rxdatavalid_i_reg : label is "{no}";
  attribute shift_extract of \pre_r1_rxheader_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxheader_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of pre_r1_rxheadervalid_i_reg : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[9]\ : label is "{no}";
  attribute shift_extract of rxdatavalid_i_reg : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of rxheadervalid_i_reg : label is "{no}";
  attribute SOFT_HLUTNM of \txseq_counter_i[0]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \txseq_counter_i[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \txseq_counter_i[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \txseq_counter_i[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \txseq_counter_i[4]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \txseq_counter_i[5]_i_2\ : label is "soft_lutpair169";
begin
  RX_NEG_OUT_reg_0 <= \^rx_neg_out_reg_0\;
  in0 <= \^in0\;
FSM_RESETDONE_j_reg: unisim.vcomponents.FDRE
     port map (
      C => stg3_reg,
      CE => '1',
      D => \^in0\,
      Q => FSM_RESETDONE_j,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => allow_block_sync_propagation,
      I1 => cdr_reset_fsm_lnkreset,
      O => \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I1 => cdr_reset_fsm_cntr_r(7),
      I2 => cdr_reset_fsm_cntr_r(6),
      I3 => cdr_reset_fsm_cntr_r(4),
      I4 => cdr_reset_fsm_cntr_r(5),
      O => \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0\
    );
\FSM_onehot_cdr_reset_fsm_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => u_rst_sync_blocksyncall_initclk_sync_n_0,
      D => '0',
      Q => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      S => p_2_in_1
    );
\FSM_onehot_cdr_reset_fsm_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => u_rst_sync_blocksyncall_initclk_sync_n_0,
      D => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      Q => cdr_reset_fsm_lnkreset,
      R => p_2_in_1
    );
\FSM_onehot_cdr_reset_fsm_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => u_rst_sync_blocksyncall_initclk_sync_n_0,
      D => \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\,
      Q => allow_block_sync_propagation,
      R => p_2_in_1
    );
LINK_RESET_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => LINK_RESET_OUT0,
      Q => link_reset_out,
      R => '0'
    );
PLLLKDET_OUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => gt_cplllock_i,
      I1 => rx_fsm_resetdone_ii,
      I2 => tx_fsm_resetdone_ii,
      O => gt_pll_lock
    );
RX_NEG_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => \u_cdc__check_polarity_n_0\,
      Q => \^rx_neg_out_reg_0\,
      R => '0'
    );
\TX_DATA[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[1]\,
      I1 => \TX_DATA[55]_i_3_n_0\,
      I2 => \txseq_counter_i_reg_n_0_[6]\,
      I3 => \txseq_counter_i_reg_n_0_[0]\,
      I4 => rst_pma_init_usrclk,
      O => \txseq_counter_i_reg[1]_0\
    );
\TX_DATA[55]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[4]\,
      I1 => \txseq_counter_i_reg_n_0_[2]\,
      I2 => \txseq_counter_i_reg_n_0_[3]\,
      I3 => \txseq_counter_i_reg_n_0_[5]\,
      O => \TX_DATA[55]_i_3_n_0\
    );
TX_HEADER_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[0]\,
      I1 => \txseq_counter_i_reg_n_0_[6]\,
      I2 => \TX_DATA[55]_i_3_n_0\,
      I3 => \txseq_counter_i_reg_n_0_[1]\,
      O => txdatavalid_symgen_i
    );
allow_block_sync_propagation_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => cdr_reset_fsm_lnkreset_i_1_n_0,
      D => allow_block_sync_propagation,
      Q => allow_block_sync_propagation_reg_n_0,
      R => p_2_in_1
    );
block_sync_sm_gtx0_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_BLOCK_SYNC_SM
     port map (
      D(0) => rxgearboxslip_i,
      Q(1 downto 0) => rxheader_from_gtx_i(1 downto 0),
      SR(0) => new_gtx_rx_pcsreset_comb,
      blocksync_out_i => blocksync_out_i,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      rxheadervalid_i => rxheadervalid_i
    );
blocksync_all_lanes_inrxclk_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_out,
      CE => '1',
      D => blocksync_out_i,
      Q => blocksync_all_lanes_inrxclk_q,
      R => '0'
    );
cbcc_gtx0_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CLOCK_CORRECTION_CHANNEL_BONDING
     port map (
      ANY_VLD_BTF_FLAG => ANY_VLD_BTF_FLAG,
      CB_detect0 => CB_detect0,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5,
      CC_RXLOSSOFSYNC_OUT_reg_0 => common_reset_cbcc_i_n_0,
      CC_detect => CC_detect,
      CC_detect_dlyd1 => CC_detect_dlyd1,
      D(1) => CC_detect_pulse_i,
      D(0) => CB_detect,
      HARD_ERR_reg => rx_elastic_buf_err,
      ILLEGAL_BTF_reg => ILLEGAL_BTF_reg,
      LINK_RESET_OUT0 => LINK_RESET_OUT0,
      LINK_RESET_OUT_reg => cdr_reset_fsm_lnkreset_reg_n_0,
      \LINK_RESET_reg[0]_0\(0) => p_2_in_1,
      Q(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      SR(0) => cbcc_fifo_reset_wr_clk,
      START_CB_WRITES_OUT => START_CB_WRITES_OUT,
      START_CB_WRITES_OUT_reg_0 => all_vld_btf_flag_i,
      UNSCRAMBLED_DATA_OUT(31 downto 0) => rxdata_to_fifo_i(31 downto 0),
      allow_block_sync_propagation_reg => rst_in_out_reg,
      bit_err_chan_bond_i => bit_err_chan_bond_i,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      channel_up_tx_if => channel_up_tx_if,
      \count_for_reset_r_reg[23]_0\ => u_rst_sync_fsm_resetdone_initclk_n_1,
      do_rd_en_i => do_rd_en_i,
      dout(65 downto 0) => dout(65 downto 0),
      enable_err_detect_i => enable_err_detect_i,
      final_gater_for_fifo_din_i => final_gater_for_fifo_din_i,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      hard_err_rst_int => hard_err_rst_int,
      hard_err_usr0 => hard_err_usr0,
      hard_err_usr_reg => hard_err_usr_reg_0,
      hold_reg_reg_0 => hold_reg_reg,
      illegal_btf_i => illegal_btf_i,
      in0 => rxlossofsync_out_q,
      init_clk => init_clk,
      \out\ => master_do_rd_en_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rxdatavalid_i => rxdatavalid_i,
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      rxfsm_reset_i => rxfsm_reset_i,
      s_level_out_d5_reg => stg3_reg,
      srst => cbcc_data_srst,
      txbufstatus_out(0) => tx_buf_err_i,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1,
      \valid_btf_detect_extend_r_reg[4]_0\(0) => new_gtx_rx_pcsreset_comb,
      \wdth_conv_1stage_reg[0]_0\ => all_start_cb_writes_i,
      wr_err_rd_clk_sync_reg_0 => wr_err_rd_clk_sync_reg,
      \wr_monitor_flag_reg[4]_0\(0) => cbcc_fifo_reset_to_fifo_wr_clk
    );
\cdr_reset_fsm_cntr_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(0),
      O => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(0),
      I1 => cdr_reset_fsm_cntr_r(1),
      I2 => cdr_reset_fsm_cntr_r(2),
      I3 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(2),
      I2 => cdr_reset_fsm_cntr_r(1),
      I3 => cdr_reset_fsm_cntr_r(0),
      I4 => cdr_reset_fsm_cntr_r(3),
      O => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_cntr_r(3),
      I3 => cdr_reset_fsm_cntr_r(2),
      I4 => cdr_reset_fsm_cntr_r(4),
      I5 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(4),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I3 => cdr_reset_fsm_cntr_r(5),
      O => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(5),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I3 => cdr_reset_fsm_cntr_r(4),
      I4 => cdr_reset_fsm_cntr_r(6),
      O => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      I1 => allow_block_sync_propagation,
      I2 => \cdr_reset_fsm_cntr_r[7]_i_3_n_0\,
      O => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(4),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I3 => cdr_reset_fsm_cntr_r(5),
      I4 => cdr_reset_fsm_cntr_r(6),
      I5 => cdr_reset_fsm_cntr_r(7),
      O => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(5),
      I2 => cdr_reset_fsm_cntr_r(4),
      I3 => cdr_reset_fsm_cntr_r(6),
      I4 => cdr_reset_fsm_cntr_r(7),
      I5 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      O => \cdr_reset_fsm_cntr_r[7]_i_3_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_cntr_r(3),
      I3 => cdr_reset_fsm_cntr_r(2),
      O => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\
    );
\cdr_reset_fsm_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(0),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(1),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(2),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(3),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(4),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(5),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(6),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      Q => cdr_reset_fsm_cntr_r(7),
      R => p_2_in_1
    );
cdr_reset_fsm_lnkreset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      I2 => allow_block_sync_propagation,
      O => cdr_reset_fsm_lnkreset_i_1_n_0
    );
cdr_reset_fsm_lnkreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => cdr_reset_fsm_lnkreset_i_1_n_0,
      D => cdr_reset_fsm_lnkreset,
      Q => cdr_reset_fsm_lnkreset_reg_n_0,
      R => p_2_in_1
    );
common_logic_cbcc_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_common_logic_cbcc
     port map (
      ANY_VLD_BTF_FLAG => ANY_VLD_BTF_FLAG,
      SR(0) => cbcc_fifo_reset_wr_clk,
      START_CB_WRITES_OUT => START_CB_WRITES_OUT,
      all_vld_btf_flag_i => all_vld_btf_flag_i,
      cb_bit_err_out => cb_bit_err_out,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in0 => all_start_cb_writes_i,
      master_do_rd_en_i => master_do_rd_en_i,
      master_do_rd_en_out_reg_0 => do_rd_en_i,
      master_do_rd_en_out_reg_1 => stg3_reg,
      \out\ => bit_err_chan_bond_i
    );
common_reset_cbcc_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_common_reset_cbcc
     port map (
      SR(0) => cbcc_fifo_reset_wr_clk,
      cb_bit_err_out => cb_bit_err_out,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      srst => cbcc_data_srst,
      stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg(0) => new_gtx_rx_pcsreset_comb,
      stg5_reg => common_reset_cbcc_i_n_0,
      stg5_reg_0 => stg3_reg,
      stg9_reg(0) => cbcc_fifo_reset_to_fifo_wr_clk
    );
cpu_block_aurora_64b66b_0_1_multi_gt_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_MULTI_GT
     port map (
      D(31 downto 0) => pre_rxdata_from_gtx_i(31 downto 0),
      E(0) => sel,
      Q(1 downto 0) => tx_hdr_r(1 downto 0),
      SCRAMBLED_DATA_OUT(63 downto 0) => scrambled_data_i(63 downto 0),
      bufg_gt_clr_out => bufg_gt_clr_out,
      cplllock_out(0) => gt_cplllock_j,
      cpllpd_int_reg(1 downto 0) => pre_rxheader_from_gtx_i(1 downto 0),
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_powergood(0) => gt_powergood(0),
      gt_refclk1_out => gt_refclk1_out,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gtwiz_reset_rx_done_out(0) => rx_fsm_resetdone_i,
      gtwiz_reset_tx_done_out(0) => tx_fsm_resetdone_i,
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      i_in_meta_reg(0) => rxgearboxslip_i,
      i_in_meta_reg_0 => sync_rx_polarity_r,
      i_in_meta_reg_1(6) => \txseq_counter_i_reg_n_0_[6]\,
      i_in_meta_reg_1(5) => \txseq_counter_i_reg_n_0_[5]\,
      i_in_meta_reg_1(4) => \txseq_counter_i_reg_n_0_[4]\,
      i_in_meta_reg_1(3) => \txseq_counter_i_reg_n_0_[3]\,
      i_in_meta_reg_1(2) => \txseq_counter_i_reg_n_0_[2]\,
      i_in_meta_reg_1(1) => \txseq_counter_i_reg_n_0_[1]\,
      i_in_meta_reg_1(0) => \txseq_counter_i_reg_n_0_[0]\,
      init_clk => init_clk,
      loopback(2 downto 0) => loopback(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      mmcm_not_locked_out2 => mmcm_not_locked_out2,
      \out\ => rxfsm_reset_i,
      rst_in_out_reg => rst_in_out_reg,
      rst_in_out_reg_0 => stg3_reg,
      rxbufstatus_out(0) => int_gt_rxbufstatus(2),
      rxdatavalid_out(0) => pre_rxdatavalid_i,
      rxheadervalid_out(0) => pre_rxheadervalid_i,
      rxn => rxn,
      rxp => rxp,
      sync_clk_out => sync_clk_out,
      tx_out_clk => tx_out_clk,
      txbufstatus_out(0) => tx_buf_err_i,
      txn => txn,
      txp => txp
    );
data_v_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[0]\,
      I1 => \txseq_counter_i_reg_n_0_[6]\,
      I2 => \TX_DATA[55]_i_3_n_0\,
      I3 => \txseq_counter_i_reg_n_0_[1]\,
      O => TXDATAVALID_IN
    );
descrambler_64b66b_gtx0_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_DESCRAMBLER_64B66B
     port map (
      CB_detect0 => CB_detect0,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5,
      CB_detect_dlyd0p5_reg(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      CC_detect => CC_detect,
      CC_detect_dlyd1 => CC_detect_dlyd1,
      D(1) => CC_detect_pulse_i,
      D(0) => CB_detect,
      E(0) => rxdatavalid_i_0,
      Q(31 downto 0) => rxdata_to_fifo_i(31 downto 0),
      \descrambler_reg[31]_0\(31 downto 0) => rxdata_from_gtx_i(31 downto 0),
      \descrambler_reg[39]_0\(1) => descrambler_64b66b_gtx0_i_n_36,
      \descrambler_reg[39]_0\(0) => poly(52),
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in0 => rxlossofsync_out_q,
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      \unscrambled_data_i_reg[13]_0\(0) => unscrambled_data_i052_out
    );
extend_cc_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000100000000"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[0]\,
      I1 => \txseq_counter_i_reg_n_0_[6]\,
      I2 => \TX_DATA[55]_i_3_n_0\,
      I3 => \txseq_counter_i_reg_n_0_[1]\,
      I4 => extend_cc_r,
      I5 => Q,
      O => \txseq_counter_i_reg[0]_0\
    );
\hard_err_cntr_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hard_err_cntr_r_reg(0),
      O => \p_0_in__10\(0)
    );
\hard_err_cntr_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hard_err_cntr_r_reg(0),
      I1 => hard_err_cntr_r_reg(1),
      O => \p_0_in__10\(1)
    );
\hard_err_cntr_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      O => \p_0_in__10\(2)
    );
\hard_err_cntr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hard_err_cntr_r_reg(2),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(1),
      I3 => hard_err_cntr_r_reg(3),
      O => \p_0_in__10\(3)
    );
\hard_err_cntr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hard_err_cntr_r_reg(3),
      I1 => hard_err_cntr_r_reg(1),
      I2 => hard_err_cntr_r_reg(0),
      I3 => hard_err_cntr_r_reg(2),
      I4 => hard_err_cntr_r_reg(4),
      O => \p_0_in__10\(4)
    );
\hard_err_cntr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      I3 => hard_err_cntr_r_reg(3),
      I4 => hard_err_cntr_r_reg(4),
      I5 => hard_err_cntr_r_reg(5),
      O => \p_0_in__10\(5)
    );
\hard_err_cntr_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \hard_err_cntr_r[7]_i_6_n_0\,
      I1 => hard_err_cntr_r_reg(4),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(6),
      O => \p_0_in__10\(6)
    );
\hard_err_cntr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \hard_err_cntr_r[7]_i_6_n_0\,
      I1 => hard_err_cntr_r_reg(5),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(4),
      I4 => hard_err_cntr_r_reg(6),
      I5 => hard_err_cntr_r_reg(7),
      O => \p_0_in__10\(7)
    );
\hard_err_cntr_r[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => hard_err_cntr_r_reg(6),
      I1 => hard_err_cntr_r_reg(4),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(7),
      O => \hard_err_cntr_r[7]_i_4_n_0\
    );
\hard_err_cntr_r[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => hard_err_cntr_r_reg(3),
      I1 => hard_err_cntr_r_reg(6),
      I2 => hard_err_cntr_r_reg(7),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(4),
      O => \hard_err_cntr_r[7]_i_5_n_0\
    );
\hard_err_cntr_r[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      O => \hard_err_cntr_r[7]_i_6_n_0\
    );
\hard_err_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__10\(0),
      Q => hard_err_cntr_r_reg(0),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__10\(1),
      Q => hard_err_cntr_r_reg(1),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__10\(2),
      Q => hard_err_cntr_r_reg(2),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__10\(3),
      Q => hard_err_cntr_r_reg(3),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__10\(4),
      Q => hard_err_cntr_r_reg(4),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__10\(5),
      Q => hard_err_cntr_r_reg(5),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__10\(6),
      Q => hard_err_cntr_r_reg(6),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__10\(7),
      Q => hard_err_cntr_r_reg(7),
      R => HPCNT_RESET_IN
    );
hard_err_rst_int_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => hard_err_rst_int_i_4_n_0,
      I1 => hard_err_cntr_r_reg(2),
      I2 => hard_err_cntr_r_reg(0),
      I3 => hard_err_cntr_r_reg(1),
      O => hard_err_rst_int0
    );
hard_err_rst_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
        port map (
      I0 => hard_err_cntr_r_reg(2),
      I1 => hard_err_cntr_r_reg(6),
      I2 => hard_err_cntr_r_reg(4),
      I3 => hard_err_cntr_r_reg(3),
      I4 => hard_err_cntr_r_reg(5),
      I5 => hard_err_cntr_r_reg(7),
      O => hard_err_rst_int_i_4_n_0
    );
hard_err_rst_int_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => u_cdc_hard_err_init_n_0,
      Q => hard_err_rst_int,
      R => '0'
    );
hard_err_usr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg3_reg,
      CE => '1',
      D => hard_err_usr0,
      Q => hard_err_usr,
      R => '0'
    );
new_gtx_rx_pcsreset_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxusrclk_out,
      CE => '1',
      D => new_gtx_rx_pcsreset_comb0,
      Q => new_gtx_rx_pcsreset_comb,
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(0),
      Q => pos_rxdata_from_gtx_i(0),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(10),
      Q => pos_rxdata_from_gtx_i(10),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(11),
      Q => pos_rxdata_from_gtx_i(11),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(12),
      Q => pos_rxdata_from_gtx_i(12),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(13),
      Q => pos_rxdata_from_gtx_i(13),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(14),
      Q => pos_rxdata_from_gtx_i(14),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(15),
      Q => pos_rxdata_from_gtx_i(15),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(16),
      Q => pos_rxdata_from_gtx_i(16),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(17),
      Q => pos_rxdata_from_gtx_i(17),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(18),
      Q => pos_rxdata_from_gtx_i(18),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(19),
      Q => pos_rxdata_from_gtx_i(19),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(1),
      Q => pos_rxdata_from_gtx_i(1),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(20),
      Q => pos_rxdata_from_gtx_i(20),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(21),
      Q => pos_rxdata_from_gtx_i(21),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(22),
      Q => pos_rxdata_from_gtx_i(22),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(23),
      Q => pos_rxdata_from_gtx_i(23),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(24),
      Q => pos_rxdata_from_gtx_i(24),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(25),
      Q => pos_rxdata_from_gtx_i(25),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(26),
      Q => pos_rxdata_from_gtx_i(26),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(27),
      Q => pos_rxdata_from_gtx_i(27),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(28),
      Q => pos_rxdata_from_gtx_i(28),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(29),
      Q => pos_rxdata_from_gtx_i(29),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(2),
      Q => pos_rxdata_from_gtx_i(2),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(30),
      Q => pos_rxdata_from_gtx_i(30),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(31),
      Q => pos_rxdata_from_gtx_i(31),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(3),
      Q => pos_rxdata_from_gtx_i(3),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(4),
      Q => pos_rxdata_from_gtx_i(4),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(5),
      Q => pos_rxdata_from_gtx_i(5),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(6),
      Q => pos_rxdata_from_gtx_i(6),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(7),
      Q => pos_rxdata_from_gtx_i(7),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(8),
      Q => pos_rxdata_from_gtx_i(8),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(9),
      Q => pos_rxdata_from_gtx_i(9),
      R => '0'
    );
pos_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_r1_rxdatavalid_i,
      Q => pos_rxdatavalid_i,
      R => '0'
    );
\pos_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxheadervalid_i,
      D => pre_r1_rxheader_from_gtx_i(0),
      Q => pos_rxheader_from_gtx_i(0),
      R => '0'
    );
\pos_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxheadervalid_i,
      D => pre_r1_rxheader_from_gtx_i(1),
      Q => pos_rxheader_from_gtx_i(1),
      R => '0'
    );
pos_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_r1_rxheadervalid_i,
      Q => pos_rxheadervalid_i,
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(0),
      Q => pre_r1_rxdata_from_gtx_i(0),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(10),
      Q => pre_r1_rxdata_from_gtx_i(10),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(11),
      Q => pre_r1_rxdata_from_gtx_i(11),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(12),
      Q => pre_r1_rxdata_from_gtx_i(12),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(13),
      Q => pre_r1_rxdata_from_gtx_i(13),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(14),
      Q => pre_r1_rxdata_from_gtx_i(14),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(15),
      Q => pre_r1_rxdata_from_gtx_i(15),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(16),
      Q => pre_r1_rxdata_from_gtx_i(16),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(17),
      Q => pre_r1_rxdata_from_gtx_i(17),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(18),
      Q => pre_r1_rxdata_from_gtx_i(18),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(19),
      Q => pre_r1_rxdata_from_gtx_i(19),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(1),
      Q => pre_r1_rxdata_from_gtx_i(1),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(20),
      Q => pre_r1_rxdata_from_gtx_i(20),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(21),
      Q => pre_r1_rxdata_from_gtx_i(21),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(22),
      Q => pre_r1_rxdata_from_gtx_i(22),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(23),
      Q => pre_r1_rxdata_from_gtx_i(23),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(24),
      Q => pre_r1_rxdata_from_gtx_i(24),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(25),
      Q => pre_r1_rxdata_from_gtx_i(25),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(26),
      Q => pre_r1_rxdata_from_gtx_i(26),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(27),
      Q => pre_r1_rxdata_from_gtx_i(27),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(28),
      Q => pre_r1_rxdata_from_gtx_i(28),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(29),
      Q => pre_r1_rxdata_from_gtx_i(29),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(2),
      Q => pre_r1_rxdata_from_gtx_i(2),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(30),
      Q => pre_r1_rxdata_from_gtx_i(30),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(31),
      Q => pre_r1_rxdata_from_gtx_i(31),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(3),
      Q => pre_r1_rxdata_from_gtx_i(3),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(4),
      Q => pre_r1_rxdata_from_gtx_i(4),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(5),
      Q => pre_r1_rxdata_from_gtx_i(5),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(6),
      Q => pre_r1_rxdata_from_gtx_i(6),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(7),
      Q => pre_r1_rxdata_from_gtx_i(7),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(8),
      Q => pre_r1_rxdata_from_gtx_i(8),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(9),
      Q => pre_r1_rxdata_from_gtx_i(9),
      R => '0'
    );
pre_r1_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdatavalid_i,
      Q => pre_r1_rxdatavalid_i,
      R => '0'
    );
\pre_r1_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxheader_from_gtx_i(0),
      Q => pre_r1_rxheader_from_gtx_i(0),
      R => '0'
    );
\pre_r1_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxheader_from_gtx_i(1),
      Q => pre_r1_rxheader_from_gtx_i(1),
      R => '0'
    );
pre_r1_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxheadervalid_i,
      Q => pre_r1_rxheadervalid_i,
      R => '0'
    );
\rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(0),
      Q => rxdata_from_gtx_i(0),
      R => '0'
    );
\rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(10),
      Q => rxdata_from_gtx_i(10),
      R => '0'
    );
\rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(11),
      Q => rxdata_from_gtx_i(11),
      R => '0'
    );
\rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(12),
      Q => rxdata_from_gtx_i(12),
      R => '0'
    );
\rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(13),
      Q => rxdata_from_gtx_i(13),
      R => '0'
    );
\rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(14),
      Q => rxdata_from_gtx_i(14),
      R => '0'
    );
\rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(15),
      Q => rxdata_from_gtx_i(15),
      R => '0'
    );
\rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(16),
      Q => rxdata_from_gtx_i(16),
      R => '0'
    );
\rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(17),
      Q => rxdata_from_gtx_i(17),
      R => '0'
    );
\rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(18),
      Q => rxdata_from_gtx_i(18),
      R => '0'
    );
\rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(19),
      Q => rxdata_from_gtx_i(19),
      R => '0'
    );
\rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(1),
      Q => rxdata_from_gtx_i(1),
      R => '0'
    );
\rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(20),
      Q => rxdata_from_gtx_i(20),
      R => '0'
    );
\rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(21),
      Q => rxdata_from_gtx_i(21),
      R => '0'
    );
\rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(22),
      Q => rxdata_from_gtx_i(22),
      R => '0'
    );
\rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(23),
      Q => rxdata_from_gtx_i(23),
      R => '0'
    );
\rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(24),
      Q => rxdata_from_gtx_i(24),
      R => '0'
    );
\rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(25),
      Q => rxdata_from_gtx_i(25),
      R => '0'
    );
\rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(26),
      Q => rxdata_from_gtx_i(26),
      R => '0'
    );
\rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(27),
      Q => rxdata_from_gtx_i(27),
      R => '0'
    );
\rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(28),
      Q => rxdata_from_gtx_i(28),
      R => '0'
    );
\rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(29),
      Q => rxdata_from_gtx_i(29),
      R => '0'
    );
\rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(2),
      Q => rxdata_from_gtx_i(2),
      R => '0'
    );
\rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(30),
      Q => rxdata_from_gtx_i(30),
      R => '0'
    );
\rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(31),
      Q => rxdata_from_gtx_i(31),
      R => '0'
    );
\rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(3),
      Q => rxdata_from_gtx_i(3),
      R => '0'
    );
\rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(4),
      Q => rxdata_from_gtx_i(4),
      R => '0'
    );
\rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(5),
      Q => rxdata_from_gtx_i(5),
      R => '0'
    );
\rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(6),
      Q => rxdata_from_gtx_i(6),
      R => '0'
    );
\rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(7),
      Q => rxdata_from_gtx_i(7),
      R => '0'
    );
\rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(8),
      Q => rxdata_from_gtx_i(8),
      R => '0'
    );
\rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(9),
      Q => rxdata_from_gtx_i(9),
      R => '0'
    );
rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdatavalid_i,
      Q => rxdatavalid_i_0,
      R => '0'
    );
rxdatavalid_to_fifo_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => rxdatavalid_i_0,
      Q => rxdatavalid_to_fifo_i,
      R => '0'
    );
\rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxheader_from_gtx_i(0),
      Q => rxheader_from_gtx_i(0),
      R => '0'
    );
\rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxheader_from_gtx_i(1),
      Q => rxheader_from_gtx_i(1),
      R => '0'
    );
\rxheader_to_fifo_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => rxheader_from_gtx_i(0),
      Q => rxheader_to_fifo_i(0),
      R => '0'
    );
\rxheader_to_fifo_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => rxheader_from_gtx_i(1),
      Q => rxheader_to_fifo_i(1),
      R => '0'
    );
rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxheadervalid_i,
      Q => rxheadervalid_i,
      R => '0'
    );
rxlossofsync_out_q_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => rxlossofsync_out_i,
      Q => rxlossofsync_out_q,
      R => '0'
    );
rxreset_for_lanes_q_reg: unisim.vcomponents.FDRE
     port map (
      C => stg3_reg,
      CE => '1',
      D => tx_reset_i,
      Q => rxreset_for_lanes_q,
      R => '0'
    );
scrambler_64b66b_gtx0_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SCRAMBLER_64B66B
     port map (
      Q(6) => \txseq_counter_i_reg_n_0_[6]\,
      Q(5) => \txseq_counter_i_reg_n_0_[5]\,
      Q(4) => \txseq_counter_i_reg_n_0_[4]\,
      Q(3) => \txseq_counter_i_reg_n_0_[3]\,
      Q(2) => \txseq_counter_i_reg_n_0_[2]\,
      Q(1) => \txseq_counter_i_reg_n_0_[1]\,
      Q(0) => \txseq_counter_i_reg_n_0_[0]\,
      \SCRAMBLED_DATA_OUT_reg[24]_0\(57 downto 0) => \SCRAMBLED_DATA_OUT_reg[24]\(57 downto 0),
      \SCRAMBLED_DATA_OUT_reg[63]_0\(63 downto 0) => scrambled_data_i(63 downto 0),
      \SCRAMBLED_DATA_OUT_reg[63]_1\ => stg3_reg,
      scrambler(11 downto 0) => scrambler(11 downto 0),
      tempData(5 downto 0) => tempData(5 downto 0),
      \txseq_counter_i_reg[0]\ => scrambler_64b66b_gtx0_i_n_0
    );
tx_dst_rdy_n_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[0]\,
      I1 => \txseq_counter_i_reg_n_0_[6]\,
      I2 => \TX_DATA[55]_i_3_n_0\,
      I3 => \txseq_counter_i_reg_n_0_[1]\,
      I4 => do_cc_r,
      I5 => Q,
      O => tx_dst_rdy_n_r0
    );
\tx_hdr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => stg3_reg,
      CE => '1',
      D => D(0),
      Q => tx_hdr_r(0),
      R => '0'
    );
\tx_hdr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => stg3_reg,
      CE => '1',
      D => D(1),
      Q => tx_hdr_r(1),
      R => '0'
    );
\txseq_counter_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F0F0E"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[6]\,
      I1 => \txseq_counter_i[0]_i_2_n_0\,
      I2 => \txseq_counter_i_reg_n_0_[0]\,
      I3 => \txseq_counter_i_reg_n_0_[4]\,
      I4 => \txseq_counter_i_reg_n_0_[3]\,
      I5 => \txseq_counter_i_reg_n_0_[2]\,
      O => txseq_counter_i(0)
    );
\txseq_counter_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[1]\,
      I1 => \txseq_counter_i_reg_n_0_[5]\,
      O => \txseq_counter_i[0]_i_2_n_0\
    );
\txseq_counter_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[0]\,
      I1 => \txseq_counter_i_reg_n_0_[1]\,
      O => txseq_counter_i(1)
    );
\txseq_counter_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[1]\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[2]\,
      O => txseq_counter_i(2)
    );
\txseq_counter_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[2]\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => \txseq_counter_i_reg_n_0_[3]\,
      O => txseq_counter_i(3)
    );
\txseq_counter_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[2]\,
      I1 => \txseq_counter_i_reg_n_0_[3]\,
      I2 => \txseq_counter_i_reg_n_0_[0]\,
      I3 => \txseq_counter_i_reg_n_0_[1]\,
      I4 => \txseq_counter_i_reg_n_0_[4]\,
      O => txseq_counter_i(4)
    );
\txseq_counter_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3C3CCCC8CCC8"
    )
        port map (
      I0 => \txseq_counter_i[5]_i_2_n_0\,
      I1 => \txseq_counter_i_reg_n_0_[5]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => \txseq_counter_i_reg_n_0_[6]\,
      I4 => \txseq_counter_i[5]_i_3_n_0\,
      I5 => \txseq_counter_i_reg_n_0_[0]\,
      O => txseq_counter_i(5)
    );
\txseq_counter_i[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[4]\,
      I1 => \txseq_counter_i_reg_n_0_[3]\,
      I2 => \txseq_counter_i_reg_n_0_[2]\,
      O => \txseq_counter_i[5]_i_2_n_0\
    );
\txseq_counter_i[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[3]\,
      I1 => \txseq_counter_i_reg_n_0_[2]\,
      I2 => \txseq_counter_i_reg_n_0_[4]\,
      O => \txseq_counter_i[5]_i_3_n_0\
    );
\txseq_counter_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[3]\,
      I1 => \txseq_counter_i_reg_n_0_[2]\,
      I2 => \txseq_counter_i_reg_n_0_[4]\,
      I3 => scrambler_64b66b_gtx0_i_n_0,
      I4 => \txseq_counter_i_reg_n_0_[5]\,
      I5 => \txseq_counter_i_reg_n_0_[6]\,
      O => txseq_counter_i(6)
    );
\txseq_counter_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => stg3_reg,
      CE => '1',
      D => txseq_counter_i(0),
      Q => \txseq_counter_i_reg_n_0_[0]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => stg3_reg,
      CE => '1',
      D => txseq_counter_i(1),
      Q => \txseq_counter_i_reg_n_0_[1]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => stg3_reg,
      CE => '1',
      D => txseq_counter_i(2),
      Q => \txseq_counter_i_reg_n_0_[2]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => stg3_reg,
      CE => '1',
      D => txseq_counter_i(3),
      Q => \txseq_counter_i_reg_n_0_[3]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => stg3_reg,
      CE => '1',
      D => txseq_counter_i(4),
      Q => \txseq_counter_i_reg_n_0_[4]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => stg3_reg,
      CE => '1',
      D => txseq_counter_i(5),
      Q => \txseq_counter_i_reg_n_0_[5]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => stg3_reg,
      CE => '1',
      D => txseq_counter_i(6),
      Q => \txseq_counter_i_reg_n_0_[6]\,
      R => gtx_reset_comb
    );
\u_cdc__check_polarity\: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync
     port map (
      Q(1 downto 0) => rxheader_from_gtx_i(1 downto 0),
      RX_NEG_OUT_reg => \^rx_neg_out_reg_0\,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      \rxheader_from_gtx_i_reg[0]\ => \u_cdc__check_polarity_n_0\,
      rxheadervalid_i => rxheadervalid_i,
      s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg
    );
u_cdc_gt_cplllock_i: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0\
     port map (
      cplllock_out(0) => gt_cplllock_j,
      init_clk => init_clk,
      \out\ => gt_cplllock_i
    );
u_cdc_hard_err_init: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_2\
     port map (
      E(0) => hard_err_cntr_r,
      Q(2 downto 0) => hard_err_cntr_r_reg(2 downto 0),
      SR(0) => HPCNT_RESET_IN,
      \hard_err_cntr_r_reg[0]\ => \hard_err_cntr_r[7]_i_4_n_0\,
      \hard_err_cntr_r_reg[0]_0\ => \hard_err_cntr_r[7]_i_5_n_0\,
      hard_err_rst_int => hard_err_rst_int,
      hard_err_rst_int0 => hard_err_rst_int0,
      hard_err_rst_int_reg => u_cdc_hard_err_init_n_0,
      in0 => hard_err_usr,
      init_clk => init_clk
    );
u_cdc_rx_elastic_buferr: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized1\
     port map (
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      \out\ => rx_elastic_buf_err,
      rxbufstatus_out(0) => int_gt_rxbufstatus(2),
      s_level_out_d5_reg_0 => stg3_reg
    );
u_cdc_rx_fsm_resetdone_i: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_3\
     port map (
      init_clk => init_clk,
      \out\ => rx_fsm_resetdone_i,
      rx_fsm_resetdone_ii => rx_fsm_resetdone_ii
    );
\u_cdc_rxpolarity_\: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized2\
     port map (
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      \out\ => sync_rx_polarity_r,
      s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 => s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0
    );
u_cdc_tx_fsm_resetdone_i: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_cdc_sync__parameterized0_4\
     port map (
      init_clk => init_clk,
      \out\ => tx_fsm_resetdone_i,
      tx_fsm_resetdone_ii => tx_fsm_resetdone_ii
    );
u_rst_done_sync_rx: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0\
     port map (
      \out\ => rx_fsm_resetdone_i,
      stg3_reg_0 => rx_fsm_resetdone_i_i,
      stg3_reg_1 => stg3_reg
    );
u_rst_done_sync_rx1: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_5\
     port map (
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      \out\ => rx_fsm_resetdone_i
    );
u_rst_done_sync_tx: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_6\
     port map (
      FSM_RESETDONE_j_reg => rx_fsm_resetdone_i_i,
      in0 => \^in0\,
      \out\ => tx_fsm_resetdone_i,
      stg2_reg_0 => stg3_reg
    );
u_rst_done_sync_tx1: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized0_7\
     port map (
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      \out\ => tx_fsm_resetdone_i
    );
u_rst_sync_blocksyncall_initclk_sync: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1\
     port map (
      E(0) => u_rst_sync_blocksyncall_initclk_sync_n_0,
      \FSM_onehot_cdr_reset_fsm_r_reg[0]\ => \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0\,
      Q(2) => allow_block_sync_propagation,
      Q(1) => cdr_reset_fsm_lnkreset,
      Q(0) => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      in0 => blocksync_all_lanes_inrxclk_q,
      init_clk => init_clk
    );
u_rst_sync_blocksyncprop_inrxclk_sync: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_8\
     port map (
      blocksync_out_i => blocksync_out_i,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in0 => allow_block_sync_propagation_reg_n_0,
      rxlossofsync_out_i => rxlossofsync_out_i
    );
u_rst_sync_fsm_resetdone: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_9\
     port map (
      fsm_resetdone_to_rxreset_in => fsm_resetdone_to_rxreset_in,
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in0 => FSM_RESETDONE_j,
      new_gtx_rx_pcsreset_comb0 => new_gtx_rx_pcsreset_comb0
    );
u_rst_sync_fsm_resetdone_initclk: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_10\
     port map (
      \count_for_reset_r_reg[23]\ => rst_in_out_reg,
      \count_for_reset_r_reg[23]_0\ => cdr_reset_fsm_lnkreset_reg_n_0,
      \dly_gt_rst_r_reg[18]\ => u_rst_sync_fsm_resetdone_initclk_n_1,
      fsm_resetdone_initclk => fsm_resetdone_initclk,
      in0 => FSM_RESETDONE_j,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      reset_initclk => reset_initclk,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1
    );
u_rst_sync_gtx_reset_comb: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_11\
     port map (
      SR(0) => gtx_reset_comb,
      in0 => stableclk_gtx_reset_comb,
      stg3_reg_0 => stg3_reg
    );
u_rst_sync_reset_initclk: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_12\
     port map (
      SR(0) => SR(0),
      fsm_resetdone_initclk => fsm_resetdone_initclk,
      \hard_err_cntr_r_reg[7]\ => cdr_reset_fsm_lnkreset_reg_n_0,
      \hard_err_cntr_r_reg[7]_0\ => rst_in_out_reg,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      reset_initclk => reset_initclk,
      stg5_reg_0(0) => HPCNT_RESET_IN
    );
u_rst_sync_rxreset_in: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_13\
     port map (
      fsm_resetdone_to_rxreset_in => fsm_resetdone_to_rxreset_in,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in0 => rxreset_for_lanes_q
    );
u_rst_sync_txusrclk_gtx_reset_comb: entity work.\cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync__parameterized1_14\
     port map (
      E(0) => sel,
      in0 => stableclk_gtx_reset_comb,
      init_clk => init_clk
    );
\unscrambled_data_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(52),
      I1 => rxdata_from_gtx_i(13),
      I2 => descrambler_64b66b_gtx0_i_n_36,
      O => unscrambled_data_i052_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_core is
  port (
    link_reset_out : out STD_LOGIC;
    lane_up_flop_i : out STD_LOGIC;
    SYSTEM_RESET_reg : out STD_LOGIC;
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_out_clk : out STD_LOGIC;
    bufg_gt_clr_out : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    power_down : in STD_LOGIC;
    sysreset_from_support : in STD_LOGIC;
    TX_PE_DATA_V_reg : in STD_LOGIC;
    rst_in_out_reg : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_refclk1_out : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_rxcdrovrden_in : in STD_LOGIC;
    sync_clk_out : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    mmcm_not_locked_out2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_core;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_core is
  signal \^channel_up_rx_if_reg\ : STD_LOGIC;
  signal RX_IDLE : STD_LOGIC;
  signal RX_PE_DATA : STD_LOGIC_VECTOR ( 0 to 63 );
  signal \^system_reset_reg\ : STD_LOGIC;
  signal TXDATAVALID_IN : STD_LOGIC;
  signal TXHEADER_IN : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TX_PE_DATA : STD_LOGIC_VECTOR ( 0 to 63 );
  signal aurora_lane_0_i_n_13 : STD_LOGIC;
  signal \channel_init_sm_i/reset_lanes_c\ : STD_LOGIC;
  signal channel_up_tx_if : STD_LOGIC;
  signal check_polarity_i : STD_LOGIC;
  signal core_reset_logic_i_n_3 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_100 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_102 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_103 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_104 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_105 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_106 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_107 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_22 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_23 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_24 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_25 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_26 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_27 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_28 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_29 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_30 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_31 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_32 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_33 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_34 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_35 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_36 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_37 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_38 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_39 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_40 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_41 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_42 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_43 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_44 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_45 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_46 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_47 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_48 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_49 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_50 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_51 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_52 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_53 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_54 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_55 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_56 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_57 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_58 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_59 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_60 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_61 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_62 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_63 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_64 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_65 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_66 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_67 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_68 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_69 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_70 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_71 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_72 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_73 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_74 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_75 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_76 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_77 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_78 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_79 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_80 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_81 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_82 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_83 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_84 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_85 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_86 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_87 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_93 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_95 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_97 : STD_LOGIC;
  signal cpu_block_aurora_64b66b_0_1_wrapper_i_n_99 : STD_LOGIC;
  signal do_cc_i : STD_LOGIC;
  signal enable_err_detect_i : STD_LOGIC;
  signal fsm_resetdone : STD_LOGIC;
  signal gen_cc_i : STD_LOGIC;
  signal gen_ch_bond_i : STD_LOGIC;
  signal gen_na_idles_i : STD_LOGIC;
  signal global_logic_i_n_11 : STD_LOGIC;
  signal global_logic_i_n_12 : STD_LOGIC;
  signal global_logic_i_n_6 : STD_LOGIC;
  signal global_logic_i_n_7 : STD_LOGIC;
  signal global_logic_i_n_9 : STD_LOGIC;
  signal hard_err_i : STD_LOGIC;
  signal illegal_btf_i : STD_LOGIC;
  signal \lane_init_sm_i/ready_r_reg0\ : STD_LOGIC;
  signal \lane_init_sm_i/reset_count_r0\ : STD_LOGIC;
  signal \^lane_up_flop_i\ : STD_LOGIC;
  signal \^link_reset_out\ : STD_LOGIC;
  signal remote_ready_i : STD_LOGIC;
  signal reset_lanes_i : STD_LOGIC;
  signal rx_lossofsync_i : STD_LOGIC;
  signal rx_neg_i : STD_LOGIC;
  signal rx_pe_data_v_i : STD_LOGIC;
  signal rx_polarity_i : STD_LOGIC;
  signal \rx_stream_datapath_i/RX_D0\ : STD_LOGIC;
  signal rxdatavalid_i : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_153_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_157_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_161_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_165_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_169_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_173_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData0\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData012_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData016_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData020_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData04_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData08_out\ : STD_LOGIC;
  signal \sym_gen_i/rst_pma_init_usrclk\ : STD_LOGIC;
  signal tx_data_i : STD_LOGIC_VECTOR ( 0 to 57 );
  signal tx_pe_data_v_i : STD_LOGIC;
  signal tx_reset_i : STD_LOGIC;
  signal \tx_stream_control_sm_i/R0\ : STD_LOGIC;
  signal \tx_stream_control_sm_i/do_cc_r\ : STD_LOGIC;
  signal \tx_stream_control_sm_i/do_cc_r_reg0\ : STD_LOGIC;
  signal \tx_stream_control_sm_i/extend_cc_r\ : STD_LOGIC;
  signal \tx_stream_control_sm_i/tx_dst_rdy_n_r0\ : STD_LOGIC;
  signal tx_stream_i_n_4 : STD_LOGIC;
  signal tx_stream_i_n_5 : STD_LOGIC;
  signal tx_stream_i_n_6 : STD_LOGIC;
  signal txdatavalid_symgen_i : STD_LOGIC;
begin
  CHANNEL_UP_RX_IF_reg <= \^channel_up_rx_if_reg\;
  SYSTEM_RESET_reg <= \^system_reset_reg\;
  lane_up_flop_i <= \^lane_up_flop_i\;
  link_reset_out <= \^link_reset_out\;
aurora_lane_0_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_AURORA_LANE
     port map (
      D(1 downto 0) => TXHEADER_IN(1 downto 0),
      HARD_ERR_reg => cpu_block_aurora_64b66b_0_1_wrapper_i_n_99,
      Q(59) => TX_PE_DATA(0),
      Q(58) => TX_PE_DATA(1),
      Q(57) => TX_PE_DATA(2),
      Q(56) => TX_PE_DATA(3),
      Q(55) => TX_PE_DATA(4),
      Q(54) => TX_PE_DATA(5),
      Q(53) => TX_PE_DATA(6),
      Q(52) => TX_PE_DATA(7),
      Q(51) => TX_PE_DATA(8),
      Q(50) => TX_PE_DATA(9),
      Q(49) => TX_PE_DATA(10),
      Q(48) => TX_PE_DATA(11),
      Q(47) => TX_PE_DATA(12),
      Q(46) => TX_PE_DATA(13),
      Q(45) => TX_PE_DATA(14),
      Q(44) => TX_PE_DATA(15),
      Q(43) => TX_PE_DATA(16),
      Q(42) => TX_PE_DATA(17),
      Q(41) => TX_PE_DATA(18),
      Q(40) => TX_PE_DATA(19),
      Q(39) => TX_PE_DATA(20),
      Q(38) => TX_PE_DATA(21),
      Q(37) => TX_PE_DATA(22),
      Q(36) => TX_PE_DATA(23),
      Q(35) => TX_PE_DATA(24),
      Q(34) => TX_PE_DATA(25),
      Q(33) => TX_PE_DATA(26),
      Q(32) => TX_PE_DATA(27),
      Q(31) => TX_PE_DATA(28),
      Q(30) => TX_PE_DATA(29),
      Q(29) => TX_PE_DATA(30),
      Q(28) => TX_PE_DATA(31),
      Q(27) => TX_PE_DATA(32),
      Q(26) => TX_PE_DATA(33),
      Q(25) => TX_PE_DATA(34),
      Q(24) => TX_PE_DATA(35),
      Q(23) => TX_PE_DATA(36),
      Q(22) => TX_PE_DATA(37),
      Q(21) => TX_PE_DATA(38),
      Q(20) => TX_PE_DATA(39),
      Q(19) => TX_PE_DATA(40),
      Q(18) => TX_PE_DATA(41),
      Q(17) => TX_PE_DATA(42),
      Q(16) => TX_PE_DATA(43),
      Q(15) => TX_PE_DATA(44),
      Q(14) => TX_PE_DATA(45),
      Q(13) => TX_PE_DATA(46),
      Q(12) => TX_PE_DATA(47),
      Q(11) => TX_PE_DATA(52),
      Q(10) => TX_PE_DATA(53),
      Q(9) => TX_PE_DATA(54),
      Q(8) => TX_PE_DATA(55),
      Q(7) => TX_PE_DATA(56),
      Q(6) => TX_PE_DATA(57),
      Q(5) => TX_PE_DATA(58),
      Q(4) => TX_PE_DATA(59),
      Q(3) => TX_PE_DATA(60),
      Q(2) => TX_PE_DATA(61),
      Q(1) => TX_PE_DATA(62),
      Q(0) => TX_PE_DATA(63),
      \RX_DATA_REG_reg[0]\ => cpu_block_aurora_64b66b_0_1_wrapper_i_n_100,
      RX_IDLE => RX_IDLE,
      \RX_PE_DATA_reg[0]\(63) => RX_PE_DATA(0),
      \RX_PE_DATA_reg[0]\(62) => RX_PE_DATA(1),
      \RX_PE_DATA_reg[0]\(61) => RX_PE_DATA(2),
      \RX_PE_DATA_reg[0]\(60) => RX_PE_DATA(3),
      \RX_PE_DATA_reg[0]\(59) => RX_PE_DATA(4),
      \RX_PE_DATA_reg[0]\(58) => RX_PE_DATA(5),
      \RX_PE_DATA_reg[0]\(57) => RX_PE_DATA(6),
      \RX_PE_DATA_reg[0]\(56) => RX_PE_DATA(7),
      \RX_PE_DATA_reg[0]\(55) => RX_PE_DATA(8),
      \RX_PE_DATA_reg[0]\(54) => RX_PE_DATA(9),
      \RX_PE_DATA_reg[0]\(53) => RX_PE_DATA(10),
      \RX_PE_DATA_reg[0]\(52) => RX_PE_DATA(11),
      \RX_PE_DATA_reg[0]\(51) => RX_PE_DATA(12),
      \RX_PE_DATA_reg[0]\(50) => RX_PE_DATA(13),
      \RX_PE_DATA_reg[0]\(49) => RX_PE_DATA(14),
      \RX_PE_DATA_reg[0]\(48) => RX_PE_DATA(15),
      \RX_PE_DATA_reg[0]\(47) => RX_PE_DATA(16),
      \RX_PE_DATA_reg[0]\(46) => RX_PE_DATA(17),
      \RX_PE_DATA_reg[0]\(45) => RX_PE_DATA(18),
      \RX_PE_DATA_reg[0]\(44) => RX_PE_DATA(19),
      \RX_PE_DATA_reg[0]\(43) => RX_PE_DATA(20),
      \RX_PE_DATA_reg[0]\(42) => RX_PE_DATA(21),
      \RX_PE_DATA_reg[0]\(41) => RX_PE_DATA(22),
      \RX_PE_DATA_reg[0]\(40) => RX_PE_DATA(23),
      \RX_PE_DATA_reg[0]\(39) => RX_PE_DATA(24),
      \RX_PE_DATA_reg[0]\(38) => RX_PE_DATA(25),
      \RX_PE_DATA_reg[0]\(37) => RX_PE_DATA(26),
      \RX_PE_DATA_reg[0]\(36) => RX_PE_DATA(27),
      \RX_PE_DATA_reg[0]\(35) => RX_PE_DATA(28),
      \RX_PE_DATA_reg[0]\(34) => RX_PE_DATA(29),
      \RX_PE_DATA_reg[0]\(33) => RX_PE_DATA(30),
      \RX_PE_DATA_reg[0]\(32) => RX_PE_DATA(31),
      \RX_PE_DATA_reg[0]\(31) => RX_PE_DATA(32),
      \RX_PE_DATA_reg[0]\(30) => RX_PE_DATA(33),
      \RX_PE_DATA_reg[0]\(29) => RX_PE_DATA(34),
      \RX_PE_DATA_reg[0]\(28) => RX_PE_DATA(35),
      \RX_PE_DATA_reg[0]\(27) => RX_PE_DATA(36),
      \RX_PE_DATA_reg[0]\(26) => RX_PE_DATA(37),
      \RX_PE_DATA_reg[0]\(25) => RX_PE_DATA(38),
      \RX_PE_DATA_reg[0]\(24) => RX_PE_DATA(39),
      \RX_PE_DATA_reg[0]\(23) => RX_PE_DATA(40),
      \RX_PE_DATA_reg[0]\(22) => RX_PE_DATA(41),
      \RX_PE_DATA_reg[0]\(21) => RX_PE_DATA(42),
      \RX_PE_DATA_reg[0]\(20) => RX_PE_DATA(43),
      \RX_PE_DATA_reg[0]\(19) => RX_PE_DATA(44),
      \RX_PE_DATA_reg[0]\(18) => RX_PE_DATA(45),
      \RX_PE_DATA_reg[0]\(17) => RX_PE_DATA(46),
      \RX_PE_DATA_reg[0]\(16) => RX_PE_DATA(47),
      \RX_PE_DATA_reg[0]\(15) => RX_PE_DATA(48),
      \RX_PE_DATA_reg[0]\(14) => RX_PE_DATA(49),
      \RX_PE_DATA_reg[0]\(13) => RX_PE_DATA(50),
      \RX_PE_DATA_reg[0]\(12) => RX_PE_DATA(51),
      \RX_PE_DATA_reg[0]\(11) => RX_PE_DATA(52),
      \RX_PE_DATA_reg[0]\(10) => RX_PE_DATA(53),
      \RX_PE_DATA_reg[0]\(9) => RX_PE_DATA(54),
      \RX_PE_DATA_reg[0]\(8) => RX_PE_DATA(55),
      \RX_PE_DATA_reg[0]\(7) => RX_PE_DATA(56),
      \RX_PE_DATA_reg[0]\(6) => RX_PE_DATA(57),
      \RX_PE_DATA_reg[0]\(5) => RX_PE_DATA(58),
      \RX_PE_DATA_reg[0]\(4) => RX_PE_DATA(59),
      \RX_PE_DATA_reg[0]\(3) => RX_PE_DATA(60),
      \RX_PE_DATA_reg[0]\(2) => RX_PE_DATA(61),
      \RX_PE_DATA_reg[0]\(1) => RX_PE_DATA(62),
      \RX_PE_DATA_reg[0]\(0) => RX_PE_DATA(63),
      \SCRAMBLED_DATA_OUT_reg[5]\(11) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_102,
      \SCRAMBLED_DATA_OUT_reg[5]\(10) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_103,
      \SCRAMBLED_DATA_OUT_reg[5]\(9) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_104,
      \SCRAMBLED_DATA_OUT_reg[5]\(8) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_105,
      \SCRAMBLED_DATA_OUT_reg[5]\(7) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_106,
      \SCRAMBLED_DATA_OUT_reg[5]\(6) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_107,
      \SCRAMBLED_DATA_OUT_reg[5]\(5) => \scrambler_64b66b_gtx0_i/p_173_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(4) => \scrambler_64b66b_gtx0_i/p_169_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(3) => \scrambler_64b66b_gtx0_i/p_165_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(2) => \scrambler_64b66b_gtx0_i/p_161_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(1) => \scrambler_64b66b_gtx0_i/p_157_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(0) => \scrambler_64b66b_gtx0_i/p_153_in\,
      SOFT_ERR_reg => aurora_lane_0_i_n_13,
      SOFT_ERR_reg_0 => cpu_block_aurora_64b66b_0_1_wrapper_i_n_97,
      SR(0) => \^system_reset_reg\,
      \TX_DATA_reg[44]\(5) => \scrambler_64b66b_gtx0_i/tempData020_out\,
      \TX_DATA_reg[44]\(4) => \scrambler_64b66b_gtx0_i/tempData016_out\,
      \TX_DATA_reg[44]\(3) => \scrambler_64b66b_gtx0_i/tempData012_out\,
      \TX_DATA_reg[44]\(2) => \scrambler_64b66b_gtx0_i/tempData08_out\,
      \TX_DATA_reg[44]\(1) => \scrambler_64b66b_gtx0_i/tempData04_out\,
      \TX_DATA_reg[44]\(0) => \scrambler_64b66b_gtx0_i/tempData0\,
      \TX_DATA_reg[55]\(3) => global_logic_i_n_6,
      \TX_DATA_reg[55]\(2) => global_logic_i_n_7,
      \TX_DATA_reg[55]\(1) => tx_stream_i_n_4,
      \TX_DATA_reg[55]\(0) => tx_stream_i_n_5,
      \TX_DATA_reg[59]\ => cpu_block_aurora_64b66b_0_1_wrapper_i_n_95,
      \TX_DATA_reg[63]\(57) => tx_data_i(0),
      \TX_DATA_reg[63]\(56) => tx_data_i(1),
      \TX_DATA_reg[63]\(55) => tx_data_i(2),
      \TX_DATA_reg[63]\(54) => tx_data_i(3),
      \TX_DATA_reg[63]\(53) => tx_data_i(4),
      \TX_DATA_reg[63]\(52) => tx_data_i(5),
      \TX_DATA_reg[63]\(51) => tx_data_i(6),
      \TX_DATA_reg[63]\(50) => tx_data_i(7),
      \TX_DATA_reg[63]\(49) => tx_data_i(8),
      \TX_DATA_reg[63]\(48) => tx_data_i(9),
      \TX_DATA_reg[63]\(47) => tx_data_i(10),
      \TX_DATA_reg[63]\(46) => tx_data_i(11),
      \TX_DATA_reg[63]\(45) => tx_data_i(12),
      \TX_DATA_reg[63]\(44) => tx_data_i(13),
      \TX_DATA_reg[63]\(43) => tx_data_i(14),
      \TX_DATA_reg[63]\(42) => tx_data_i(15),
      \TX_DATA_reg[63]\(41) => tx_data_i(16),
      \TX_DATA_reg[63]\(40) => tx_data_i(17),
      \TX_DATA_reg[63]\(39) => tx_data_i(18),
      \TX_DATA_reg[63]\(38) => tx_data_i(19),
      \TX_DATA_reg[63]\(37) => tx_data_i(20),
      \TX_DATA_reg[63]\(36) => tx_data_i(21),
      \TX_DATA_reg[63]\(35) => tx_data_i(22),
      \TX_DATA_reg[63]\(34) => tx_data_i(23),
      \TX_DATA_reg[63]\(33) => tx_data_i(24),
      \TX_DATA_reg[63]\(32) => tx_data_i(25),
      \TX_DATA_reg[63]\(31) => tx_data_i(26),
      \TX_DATA_reg[63]\(30) => tx_data_i(27),
      \TX_DATA_reg[63]\(29) => tx_data_i(28),
      \TX_DATA_reg[63]\(28) => tx_data_i(29),
      \TX_DATA_reg[63]\(27) => tx_data_i(30),
      \TX_DATA_reg[63]\(26) => tx_data_i(31),
      \TX_DATA_reg[63]\(25) => tx_data_i(32),
      \TX_DATA_reg[63]\(24) => tx_data_i(33),
      \TX_DATA_reg[63]\(23) => tx_data_i(34),
      \TX_DATA_reg[63]\(22) => tx_data_i(35),
      \TX_DATA_reg[63]\(21) => tx_data_i(36),
      \TX_DATA_reg[63]\(20) => tx_data_i(37),
      \TX_DATA_reg[63]\(19) => tx_data_i(38),
      \TX_DATA_reg[63]\(18) => tx_data_i(39),
      \TX_DATA_reg[63]\(17) => tx_data_i(40),
      \TX_DATA_reg[63]\(16) => tx_data_i(41),
      \TX_DATA_reg[63]\(15) => tx_data_i(42),
      \TX_DATA_reg[63]\(14) => tx_data_i(43),
      \TX_DATA_reg[63]\(13) => tx_data_i(44),
      \TX_DATA_reg[63]\(12) => tx_data_i(45),
      \TX_DATA_reg[63]\(11) => tx_data_i(46),
      \TX_DATA_reg[63]\(10) => tx_data_i(47),
      \TX_DATA_reg[63]\(9) => tx_data_i(48),
      \TX_DATA_reg[63]\(8) => tx_data_i(49),
      \TX_DATA_reg[63]\(7) => tx_data_i(50),
      \TX_DATA_reg[63]\(6) => tx_data_i(51),
      \TX_DATA_reg[63]\(5) => tx_data_i(52),
      \TX_DATA_reg[63]\(4) => tx_data_i(53),
      \TX_DATA_reg[63]\(3) => tx_data_i(54),
      \TX_DATA_reg[63]\(2) => tx_data_i(55),
      \TX_DATA_reg[63]\(1) => tx_data_i(56),
      \TX_DATA_reg[63]\(0) => tx_data_i(57),
      \TX_DATA_reg[63]_0\ => global_logic_i_n_11,
      TX_HEADER_1_reg => tx_stream_i_n_6,
      channel_up_tx_if => channel_up_tx_if,
      check_polarity_r_reg => check_polarity_i,
      dout(65) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_22,
      dout(64) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_23,
      dout(63) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_24,
      dout(62) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_25,
      dout(61) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_26,
      dout(60) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_27,
      dout(59) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_28,
      dout(58) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_29,
      dout(57) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_30,
      dout(56) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_31,
      dout(55) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_32,
      dout(54) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_33,
      dout(53) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_34,
      dout(52) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_35,
      dout(51) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_36,
      dout(50) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_37,
      dout(49) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_38,
      dout(48) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_39,
      dout(47) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_40,
      dout(46) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_41,
      dout(45) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_42,
      dout(44) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_43,
      dout(43) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_44,
      dout(42) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_45,
      dout(41) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_46,
      dout(40) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_47,
      dout(39) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_48,
      dout(38) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_49,
      dout(37) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_50,
      dout(36) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_51,
      dout(35) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_52,
      dout(34) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_53,
      dout(33) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_54,
      dout(32) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_55,
      dout(31) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_56,
      dout(30) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_57,
      dout(29) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_58,
      dout(28) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_59,
      dout(27) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_60,
      dout(26) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_61,
      dout(25) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_62,
      dout(24) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_63,
      dout(23) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_64,
      dout(22) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_65,
      dout(21) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_66,
      dout(20) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_67,
      dout(19) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_68,
      dout(18) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_69,
      dout(17) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_70,
      dout(16) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_71,
      dout(15) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_72,
      dout(14) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_73,
      dout(13) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_74,
      dout(12) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_75,
      dout(11) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_76,
      dout(10) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_77,
      dout(9) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_78,
      dout(8) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_79,
      dout(7) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_80,
      dout(6) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_81,
      dout(5) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_82,
      dout(4) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_83,
      dout(3) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_84,
      dout(2) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_85,
      dout(1) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_86,
      dout(0) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_87,
      enable_err_detect_i => enable_err_detect_i,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      hard_err_i => hard_err_i,
      illegal_btf_i => illegal_btf_i,
      in0 => rx_neg_i,
      lane_up_flop_i => \^lane_up_flop_i\,
      ready_r_reg0 => \lane_init_sm_i/ready_r_reg0\,
      remote_ready_i => remote_ready_i,
      reset_count_r0 => \lane_init_sm_i/reset_count_r0\,
      reset_lanes_c => \channel_init_sm_i/reset_lanes_c\,
      reset_lanes_i => reset_lanes_i,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_pe_data_v_i => rx_pe_data_v_i,
      rx_polarity_r_reg => rx_polarity_i,
      rxdatavalid_i => rxdatavalid_i,
      stg1_cpu_block_aurora_64b66b_0_1_cdc_to_reg => rst_in_out_reg,
      stg5_reg => TX_PE_DATA_V_reg,
      tx_pe_data_v_i => tx_pe_data_v_i,
      tx_reset_i => tx_reset_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
core_reset_logic_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_RESET_LOGIC
     port map (
      SR(0) => \^system_reset_reg\,
      SYSTEM_RESET_reg_0 => core_reset_logic_i_n_3,
      hard_err_i => hard_err_i,
      in0 => fsm_resetdone,
      link_reset_out => \^link_reset_out\,
      power_down => power_down,
      ready_r_reg0 => \lane_init_sm_i/ready_r_reg0\,
      reset_count_r0 => \lane_init_sm_i/reset_count_r0\,
      stg4_reg => TX_PE_DATA_V_reg,
      sysreset_from_support => sysreset_from_support,
      tx_reset_i => tx_reset_i,
      wait_for_lane_up_r_reg => \^lane_up_flop_i\
    );
cpu_block_aurora_64b66b_0_1_wrapper_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_WRAPPER
     port map (
      D(1 downto 0) => TXHEADER_IN(1 downto 0),
      ILLEGAL_BTF_reg => cpu_block_aurora_64b66b_0_1_wrapper_i_n_97,
      Q => do_cc_i,
      RX_NEG_OUT_reg_0 => rx_neg_i,
      \SCRAMBLED_DATA_OUT_reg[24]\(57) => tx_data_i(0),
      \SCRAMBLED_DATA_OUT_reg[24]\(56) => tx_data_i(1),
      \SCRAMBLED_DATA_OUT_reg[24]\(55) => tx_data_i(2),
      \SCRAMBLED_DATA_OUT_reg[24]\(54) => tx_data_i(3),
      \SCRAMBLED_DATA_OUT_reg[24]\(53) => tx_data_i(4),
      \SCRAMBLED_DATA_OUT_reg[24]\(52) => tx_data_i(5),
      \SCRAMBLED_DATA_OUT_reg[24]\(51) => tx_data_i(6),
      \SCRAMBLED_DATA_OUT_reg[24]\(50) => tx_data_i(7),
      \SCRAMBLED_DATA_OUT_reg[24]\(49) => tx_data_i(8),
      \SCRAMBLED_DATA_OUT_reg[24]\(48) => tx_data_i(9),
      \SCRAMBLED_DATA_OUT_reg[24]\(47) => tx_data_i(10),
      \SCRAMBLED_DATA_OUT_reg[24]\(46) => tx_data_i(11),
      \SCRAMBLED_DATA_OUT_reg[24]\(45) => tx_data_i(12),
      \SCRAMBLED_DATA_OUT_reg[24]\(44) => tx_data_i(13),
      \SCRAMBLED_DATA_OUT_reg[24]\(43) => tx_data_i(14),
      \SCRAMBLED_DATA_OUT_reg[24]\(42) => tx_data_i(15),
      \SCRAMBLED_DATA_OUT_reg[24]\(41) => tx_data_i(16),
      \SCRAMBLED_DATA_OUT_reg[24]\(40) => tx_data_i(17),
      \SCRAMBLED_DATA_OUT_reg[24]\(39) => tx_data_i(18),
      \SCRAMBLED_DATA_OUT_reg[24]\(38) => tx_data_i(19),
      \SCRAMBLED_DATA_OUT_reg[24]\(37) => tx_data_i(20),
      \SCRAMBLED_DATA_OUT_reg[24]\(36) => tx_data_i(21),
      \SCRAMBLED_DATA_OUT_reg[24]\(35) => tx_data_i(22),
      \SCRAMBLED_DATA_OUT_reg[24]\(34) => tx_data_i(23),
      \SCRAMBLED_DATA_OUT_reg[24]\(33) => tx_data_i(24),
      \SCRAMBLED_DATA_OUT_reg[24]\(32) => tx_data_i(25),
      \SCRAMBLED_DATA_OUT_reg[24]\(31) => tx_data_i(26),
      \SCRAMBLED_DATA_OUT_reg[24]\(30) => tx_data_i(27),
      \SCRAMBLED_DATA_OUT_reg[24]\(29) => tx_data_i(28),
      \SCRAMBLED_DATA_OUT_reg[24]\(28) => tx_data_i(29),
      \SCRAMBLED_DATA_OUT_reg[24]\(27) => tx_data_i(30),
      \SCRAMBLED_DATA_OUT_reg[24]\(26) => tx_data_i(31),
      \SCRAMBLED_DATA_OUT_reg[24]\(25) => tx_data_i(32),
      \SCRAMBLED_DATA_OUT_reg[24]\(24) => tx_data_i(33),
      \SCRAMBLED_DATA_OUT_reg[24]\(23) => tx_data_i(34),
      \SCRAMBLED_DATA_OUT_reg[24]\(22) => tx_data_i(35),
      \SCRAMBLED_DATA_OUT_reg[24]\(21) => tx_data_i(36),
      \SCRAMBLED_DATA_OUT_reg[24]\(20) => tx_data_i(37),
      \SCRAMBLED_DATA_OUT_reg[24]\(19) => tx_data_i(38),
      \SCRAMBLED_DATA_OUT_reg[24]\(18) => tx_data_i(39),
      \SCRAMBLED_DATA_OUT_reg[24]\(17) => tx_data_i(40),
      \SCRAMBLED_DATA_OUT_reg[24]\(16) => tx_data_i(41),
      \SCRAMBLED_DATA_OUT_reg[24]\(15) => tx_data_i(42),
      \SCRAMBLED_DATA_OUT_reg[24]\(14) => tx_data_i(43),
      \SCRAMBLED_DATA_OUT_reg[24]\(13) => tx_data_i(44),
      \SCRAMBLED_DATA_OUT_reg[24]\(12) => tx_data_i(45),
      \SCRAMBLED_DATA_OUT_reg[24]\(11) => tx_data_i(46),
      \SCRAMBLED_DATA_OUT_reg[24]\(10) => tx_data_i(47),
      \SCRAMBLED_DATA_OUT_reg[24]\(9) => tx_data_i(48),
      \SCRAMBLED_DATA_OUT_reg[24]\(8) => tx_data_i(49),
      \SCRAMBLED_DATA_OUT_reg[24]\(7) => tx_data_i(50),
      \SCRAMBLED_DATA_OUT_reg[24]\(6) => tx_data_i(51),
      \SCRAMBLED_DATA_OUT_reg[24]\(5) => tx_data_i(52),
      \SCRAMBLED_DATA_OUT_reg[24]\(4) => tx_data_i(53),
      \SCRAMBLED_DATA_OUT_reg[24]\(3) => tx_data_i(54),
      \SCRAMBLED_DATA_OUT_reg[24]\(2) => tx_data_i(55),
      \SCRAMBLED_DATA_OUT_reg[24]\(1) => tx_data_i(56),
      \SCRAMBLED_DATA_OUT_reg[24]\(0) => tx_data_i(57),
      SR(0) => \^system_reset_reg\,
      TXDATAVALID_IN => TXDATAVALID_IN,
      bufg_gt_clr_out => bufg_gt_clr_out,
      channel_up_tx_if => channel_up_tx_if,
      do_cc_r => \tx_stream_control_sm_i/do_cc_r\,
      dout(65) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_22,
      dout(64) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_23,
      dout(63) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_24,
      dout(62) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_25,
      dout(61) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_26,
      dout(60) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_27,
      dout(59) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_28,
      dout(58) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_29,
      dout(57) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_30,
      dout(56) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_31,
      dout(55) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_32,
      dout(54) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_33,
      dout(53) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_34,
      dout(52) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_35,
      dout(51) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_36,
      dout(50) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_37,
      dout(49) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_38,
      dout(48) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_39,
      dout(47) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_40,
      dout(46) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_41,
      dout(45) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_42,
      dout(44) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_43,
      dout(43) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_44,
      dout(42) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_45,
      dout(41) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_46,
      dout(40) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_47,
      dout(39) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_48,
      dout(38) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_49,
      dout(37) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_50,
      dout(36) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_51,
      dout(35) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_52,
      dout(34) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_53,
      dout(33) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_54,
      dout(32) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_55,
      dout(31) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_56,
      dout(30) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_57,
      dout(29) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_58,
      dout(28) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_59,
      dout(27) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_60,
      dout(26) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_61,
      dout(25) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_62,
      dout(24) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_63,
      dout(23) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_64,
      dout(22) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_65,
      dout(21) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_66,
      dout(20) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_67,
      dout(19) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_68,
      dout(18) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_69,
      dout(17) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_70,
      dout(16) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_71,
      dout(15) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_72,
      dout(14) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_73,
      dout(13) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_74,
      dout(12) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_75,
      dout(11) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_76,
      dout(10) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_77,
      dout(9) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_78,
      dout(8) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_79,
      dout(7) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_80,
      dout(6) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_81,
      dout(5) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_82,
      dout(4) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_83,
      dout(3) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_84,
      dout(2) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_85,
      dout(1) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_86,
      dout(0) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_87,
      enable_err_detect_i => enable_err_detect_i,
      extend_cc_r => \tx_stream_control_sm_i/extend_cc_r\,
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_pll_lock => gt_pll_lock,
      gt_powergood(0) => gt_powergood(0),
      gt_refclk1_out => gt_refclk1_out,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      hard_err_usr_reg_0 => \^channel_up_rx_if_reg\,
      hold_reg_reg => cpu_block_aurora_64b66b_0_1_wrapper_i_n_100,
      illegal_btf_i => illegal_btf_i,
      in0 => fsm_resetdone,
      init_clk => init_clk,
      link_reset_out => \^link_reset_out\,
      loopback(2 downto 0) => loopback(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      mmcm_not_locked_out2 => mmcm_not_locked_out2,
      rst_in_out_reg => rst_in_out_reg,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rx_lossofsync_i => rx_lossofsync_i,
      rxdatavalid_i => rxdatavalid_i,
      rxn => rxn,
      rxp => rxp,
      s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg => check_polarity_i,
      s_level_out_d1_cpu_block_aurora_64b66b_0_1_cdc_to_reg_0 => rx_polarity_i,
      scrambler(11) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_102,
      scrambler(10) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_103,
      scrambler(9) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_104,
      scrambler(8) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_105,
      scrambler(7) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_106,
      scrambler(6) => cpu_block_aurora_64b66b_0_1_wrapper_i_n_107,
      scrambler(5) => \scrambler_64b66b_gtx0_i/p_173_in\,
      scrambler(4) => \scrambler_64b66b_gtx0_i/p_169_in\,
      scrambler(3) => \scrambler_64b66b_gtx0_i/p_165_in\,
      scrambler(2) => \scrambler_64b66b_gtx0_i/p_161_in\,
      scrambler(1) => \scrambler_64b66b_gtx0_i/p_157_in\,
      scrambler(0) => \scrambler_64b66b_gtx0_i/p_153_in\,
      stg3_reg => TX_PE_DATA_V_reg,
      sync_clk_out => sync_clk_out,
      tempData(5) => \scrambler_64b66b_gtx0_i/tempData020_out\,
      tempData(4) => \scrambler_64b66b_gtx0_i/tempData016_out\,
      tempData(3) => \scrambler_64b66b_gtx0_i/tempData012_out\,
      tempData(2) => \scrambler_64b66b_gtx0_i/tempData08_out\,
      tempData(1) => \scrambler_64b66b_gtx0_i/tempData04_out\,
      tempData(0) => \scrambler_64b66b_gtx0_i/tempData0\,
      tx_dst_rdy_n_r0 => \tx_stream_control_sm_i/tx_dst_rdy_n_r0\,
      tx_out_clk => tx_out_clk,
      tx_reset_i => tx_reset_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      txn => txn,
      txp => txp,
      \txseq_counter_i_reg[0]_0\ => cpu_block_aurora_64b66b_0_1_wrapper_i_n_93,
      \txseq_counter_i_reg[1]_0\ => cpu_block_aurora_64b66b_0_1_wrapper_i_n_95,
      wr_err_rd_clk_sync_reg => cpu_block_aurora_64b66b_0_1_wrapper_i_n_99
    );
global_logic_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_GLOBAL_LOGIC
     port map (
      CHANNEL_UP_RX_IF_reg => \^channel_up_rx_if_reg\,
      CHANNEL_UP_RX_IF_reg_0 => global_logic_i_n_9,
      CHANNEL_UP_RX_IF_reg_1 => global_logic_i_n_12,
      CHANNEL_UP_RX_IF_reg_2 => TX_PE_DATA_V_reg,
      CHANNEL_UP_RX_IF_reg_3(0) => \^system_reset_reg\,
      E(0) => \rx_stream_datapath_i/RX_D0\,
      Q(1) => TX_PE_DATA(48),
      Q(0) => TX_PE_DATA(49),
      R0 => \tx_stream_control_sm_i/R0\,
      RX_IDLE => RX_IDLE,
      SR(0) => reset_lanes_i,
      TXDATAVALID_IN => TXDATAVALID_IN,
      \TX_DATA_reg[63]\ => cpu_block_aurora_64b66b_0_1_wrapper_i_n_95,
      channel_up_tx_if => channel_up_tx_if,
      gen_cc_flop_0_i(1) => global_logic_i_n_6,
      gen_cc_flop_0_i(0) => global_logic_i_n_7,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_ch_bond_int_reg => global_logic_i_n_11,
      gen_na_idles_i => gen_na_idles_i,
      hard_err => hard_err,
      hard_err_i => hard_err_i,
      remote_ready_i => remote_ready_i,
      reset_lanes_c => \channel_init_sm_i/reset_lanes_c\,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rx_pe_data_v_i => rx_pe_data_v_i,
      tx_pe_data_v_i => tx_pe_data_v_i,
      wait_for_lane_up_r_reg => core_reset_logic_i_n_3
    );
rx_stream_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_RX_STREAM
     port map (
      D(63) => RX_PE_DATA(0),
      D(62) => RX_PE_DATA(1),
      D(61) => RX_PE_DATA(2),
      D(60) => RX_PE_DATA(3),
      D(59) => RX_PE_DATA(4),
      D(58) => RX_PE_DATA(5),
      D(57) => RX_PE_DATA(6),
      D(56) => RX_PE_DATA(7),
      D(55) => RX_PE_DATA(8),
      D(54) => RX_PE_DATA(9),
      D(53) => RX_PE_DATA(10),
      D(52) => RX_PE_DATA(11),
      D(51) => RX_PE_DATA(12),
      D(50) => RX_PE_DATA(13),
      D(49) => RX_PE_DATA(14),
      D(48) => RX_PE_DATA(15),
      D(47) => RX_PE_DATA(16),
      D(46) => RX_PE_DATA(17),
      D(45) => RX_PE_DATA(18),
      D(44) => RX_PE_DATA(19),
      D(43) => RX_PE_DATA(20),
      D(42) => RX_PE_DATA(21),
      D(41) => RX_PE_DATA(22),
      D(40) => RX_PE_DATA(23),
      D(39) => RX_PE_DATA(24),
      D(38) => RX_PE_DATA(25),
      D(37) => RX_PE_DATA(26),
      D(36) => RX_PE_DATA(27),
      D(35) => RX_PE_DATA(28),
      D(34) => RX_PE_DATA(29),
      D(33) => RX_PE_DATA(30),
      D(32) => RX_PE_DATA(31),
      D(31) => RX_PE_DATA(32),
      D(30) => RX_PE_DATA(33),
      D(29) => RX_PE_DATA(34),
      D(28) => RX_PE_DATA(35),
      D(27) => RX_PE_DATA(36),
      D(26) => RX_PE_DATA(37),
      D(25) => RX_PE_DATA(38),
      D(24) => RX_PE_DATA(39),
      D(23) => RX_PE_DATA(40),
      D(22) => RX_PE_DATA(41),
      D(21) => RX_PE_DATA(42),
      D(20) => RX_PE_DATA(43),
      D(19) => RX_PE_DATA(44),
      D(18) => RX_PE_DATA(45),
      D(17) => RX_PE_DATA(46),
      D(16) => RX_PE_DATA(47),
      D(15) => RX_PE_DATA(48),
      D(14) => RX_PE_DATA(49),
      D(13) => RX_PE_DATA(50),
      D(12) => RX_PE_DATA(51),
      D(11) => RX_PE_DATA(52),
      D(10) => RX_PE_DATA(53),
      D(9) => RX_PE_DATA(54),
      D(8) => RX_PE_DATA(55),
      D(7) => RX_PE_DATA(56),
      D(6) => RX_PE_DATA(57),
      D(5) => RX_PE_DATA(58),
      D(4) => RX_PE_DATA(59),
      D(3) => RX_PE_DATA(60),
      D(2) => RX_PE_DATA(61),
      D(1) => RX_PE_DATA(62),
      D(0) => RX_PE_DATA(63),
      E(0) => \rx_stream_datapath_i/RX_D0\,
      RX_SRC_RDY_N_reg_inv => global_logic_i_n_12,
      RX_SRC_RDY_N_reg_inv_0 => TX_PE_DATA_V_reg,
      SR(0) => reset_lanes_i,
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tvalid => m_axi_rx_tvalid
    );
soft_err_reg: unisim.vcomponents.FDRE
     port map (
      C => TX_PE_DATA_V_reg,
      CE => '1',
      D => aurora_lane_0_i_n_13,
      Q => soft_err,
      R => \^system_reset_reg\
    );
standard_cc_module_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_STANDARD_CC_MODULE
     port map (
      Q => do_cc_i,
      SR => global_logic_i_n_9,
      \count_16d_srl_r_reg[0]_0\ => \^channel_up_rx_if_reg\,
      \count_24d_srl_r_reg[0]_0\ => TX_PE_DATA_V_reg,
      do_cc_r_reg0 => \tx_stream_control_sm_i/do_cc_r_reg0\,
      extend_cc_r => \tx_stream_control_sm_i/extend_cc_r\
    );
tx_stream_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_TX_STREAM
     port map (
      Q(61) => TX_PE_DATA(0),
      Q(60) => TX_PE_DATA(1),
      Q(59) => TX_PE_DATA(2),
      Q(58) => TX_PE_DATA(3),
      Q(57) => TX_PE_DATA(4),
      Q(56) => TX_PE_DATA(5),
      Q(55) => TX_PE_DATA(6),
      Q(54) => TX_PE_DATA(7),
      Q(53) => TX_PE_DATA(8),
      Q(52) => TX_PE_DATA(9),
      Q(51) => TX_PE_DATA(10),
      Q(50) => TX_PE_DATA(11),
      Q(49) => TX_PE_DATA(12),
      Q(48) => TX_PE_DATA(13),
      Q(47) => TX_PE_DATA(14),
      Q(46) => TX_PE_DATA(15),
      Q(45) => TX_PE_DATA(16),
      Q(44) => TX_PE_DATA(17),
      Q(43) => TX_PE_DATA(18),
      Q(42) => TX_PE_DATA(19),
      Q(41) => TX_PE_DATA(20),
      Q(40) => TX_PE_DATA(21),
      Q(39) => TX_PE_DATA(22),
      Q(38) => TX_PE_DATA(23),
      Q(37) => TX_PE_DATA(24),
      Q(36) => TX_PE_DATA(25),
      Q(35) => TX_PE_DATA(26),
      Q(34) => TX_PE_DATA(27),
      Q(33) => TX_PE_DATA(28),
      Q(32) => TX_PE_DATA(29),
      Q(31) => TX_PE_DATA(30),
      Q(30) => TX_PE_DATA(31),
      Q(29) => TX_PE_DATA(32),
      Q(28) => TX_PE_DATA(33),
      Q(27) => TX_PE_DATA(34),
      Q(26) => TX_PE_DATA(35),
      Q(25) => TX_PE_DATA(36),
      Q(24) => TX_PE_DATA(37),
      Q(23) => TX_PE_DATA(38),
      Q(22) => TX_PE_DATA(39),
      Q(21) => TX_PE_DATA(40),
      Q(20) => TX_PE_DATA(41),
      Q(19) => TX_PE_DATA(42),
      Q(18) => TX_PE_DATA(43),
      Q(17) => TX_PE_DATA(44),
      Q(16) => TX_PE_DATA(45),
      Q(15) => TX_PE_DATA(46),
      Q(14) => TX_PE_DATA(47),
      Q(13) => TX_PE_DATA(48),
      Q(12) => TX_PE_DATA(49),
      Q(11) => TX_PE_DATA(52),
      Q(10) => TX_PE_DATA(53),
      Q(9) => TX_PE_DATA(54),
      Q(8) => TX_PE_DATA(55),
      Q(7) => TX_PE_DATA(56),
      Q(6) => TX_PE_DATA(57),
      Q(5) => TX_PE_DATA(58),
      Q(4) => TX_PE_DATA(59),
      Q(3) => TX_PE_DATA(60),
      Q(2) => TX_PE_DATA(61),
      Q(1) => TX_PE_DATA(62),
      Q(0) => TX_PE_DATA(63),
      R0 => \tx_stream_control_sm_i/R0\,
      TX_PE_DATA_V_reg => TX_PE_DATA_V_reg,
      channel_up_tx_if => channel_up_tx_if,
      do_cc_r => \tx_stream_control_sm_i/do_cc_r\,
      do_cc_r_reg0 => \tx_stream_control_sm_i/do_cc_r_reg0\,
      extend_cc_r => \tx_stream_control_sm_i/extend_cc_r\,
      extend_cc_r_reg => cpu_block_aurora_64b66b_0_1_wrapper_i_n_93,
      gen_cc_flop_0_i => tx_stream_i_n_6,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      tx_dst_rdy_n_r0 => \tx_stream_control_sm_i/tx_dst_rdy_n_r0\,
      tx_pe_data_v_i => tx_pe_data_v_i,
      wait_for_lane_up_r_reg(1) => tx_stream_i_n_4,
      wait_for_lane_up_r_reg(0) => tx_stream_i_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_support is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tvalid : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC;
    user_clk_out : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    reset_pb : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pma_init : in STD_LOGIC;
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    gt_refclk1_p : in STD_LOGIC;
    gt_refclk1_n : in STD_LOGIC;
    gt_refclk1_out : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_not_locked_out : out STD_LOGIC;
    mmcm_not_locked_out2 : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_support : entity is "yes";
end cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_support;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_support is
  signal bufg_gt_clr_out : STD_LOGIC;
  signal \^gt_refclk1_out\ : STD_LOGIC;
  signal \^gt_reset_out\ : STD_LOGIC;
  signal gt_reset_sync_n_0 : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal \^mmcm_not_locked_out2\ : STD_LOGIC;
  signal stg5 : STD_LOGIC;
  signal \^sync_clk_out\ : STD_LOGIC;
  signal sysreset_from_support : STD_LOGIC;
  signal \^tx_out_clk\ : STD_LOGIC;
  signal \^user_clk_out\ : STD_LOGIC;
  signal NLW_IBUFDS_GTE4_refclk1_ODIV2_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of IBUFDS_GTE4_refclk1 : label is "PRIMITIVE";
begin
  gt_refclk1_out <= \^gt_refclk1_out\;
  gt_reset_out <= \^gt_reset_out\;
  mmcm_not_locked_out2 <= \^mmcm_not_locked_out2\;
  sync_clk_out <= \^sync_clk_out\;
  tx_out_clk <= \^tx_out_clk\;
  user_clk_out <= \^user_clk_out\;
IBUFDS_GTE4_refclk1: unisim.vcomponents.IBUFDS_GTE4
    generic map(
      REFCLK_EN_TX_PATH => '0',
      REFCLK_HROW_CK_SEL => B"00",
      REFCLK_ICNTL_RX => B"00"
    )
        port map (
      CEB => '0',
      I => gt_refclk1_p,
      IB => gt_refclk1_n,
      O => \^gt_refclk1_out\,
      ODIV2 => NLW_IBUFDS_GTE4_refclk1_ODIV2_UNCONNECTED
    );
clock_module_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_CLOCK_MODULE
     port map (
      bufg_gt_clr_out => bufg_gt_clr_out,
      cpllpd_int_reg => \^user_clk_out\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mmcm_not_locked_out => mmcm_not_locked_out,
      mmcm_not_locked_out2 => \^mmcm_not_locked_out2\,
      sync_clk_out => \^sync_clk_out\,
      tx_out_clk => \^tx_out_clk\
    );
cpu_block_aurora_64b66b_0_1_core_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_core
     port map (
      CHANNEL_UP_RX_IF_reg => channel_up,
      SYSTEM_RESET_reg => sys_reset_out,
      TX_PE_DATA_V_reg => \^user_clk_out\,
      bufg_gt_clr_out => bufg_gt_clr_out,
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_pll_lock => gt_pll_lock,
      gt_powergood(0) => gt_powergood(0),
      gt_refclk1_out => \^gt_refclk1_out\,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      hard_err => hard_err,
      init_clk => init_clk,
      lane_up_flop_i => lane_up,
      link_reset_out => link_reset_out,
      loopback(2 downto 0) => loopback(2 downto 0),
      lopt => lopt,
      lopt_1 => bufg_gt_clr_out,
      lopt_2 => lopt_1,
      lopt_3 => lopt_2,
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      mmcm_not_locked_out2 => \^mmcm_not_locked_out2\,
      power_down => power_down,
      rst_in_out_reg => \^gt_reset_out\,
      rxn => rxn,
      rxp => rxp,
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      soft_err => soft_err,
      sync_clk_out => \^sync_clk_out\,
      sysreset_from_support => sysreset_from_support,
      tx_out_clk => \^tx_out_clk\,
      txn => txn,
      txp => txp
    );
gt_reset_sync: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync
     port map (
      D(0) => gt_reset_sync_n_0,
      init_clk => init_clk,
      pma_init => pma_init
    );
reset_pb_sync: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_rst_sync_0
     port map (
      CLK => \^user_clk_out\,
      D(0) => stg5,
      reset_pb => reset_pb
    );
support_reset_logic_i: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_SUPPORT_RESET_LOGIC
     port map (
      CLK => \^user_clk_out\,
      D(0) => stg5,
      \debounce_gt_rst_r_reg[0]_0\(0) => gt_reset_sync_n_0,
      gt_reset_out => \^gt_reset_out\,
      init_clk => init_clk,
      sysreset_from_support => sysreset_from_support
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cpu_block_aurora_64b66b_0_1 is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rx_tvalid : out STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_refclk1_p : in STD_LOGIC;
    gt_refclk1_n : in STD_LOGIC;
    gt_refclk1_out : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk_out : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    reset_pb : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pma_init : in STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of cpu_block_aurora_64b66b_0_1 : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of cpu_block_aurora_64b66b_0_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of cpu_block_aurora_64b66b_0_1 : entity is "aurora_64b66b_v12_0_1, Coregen v14.3_ip3, Number of lanes = 1, Line rate is double5.0Gbps, Reference Clock is double250.0MHz, Interface is Streaming, Flow Control is None and is operating in DUPLEX configuration";
end cpu_block_aurora_64b66b_0_1;

architecture STRUCTURE of cpu_block_aurora_64b66b_0_1 is
  signal NLW_inst_mmcm_not_locked_out_UNCONNECTED : STD_LOGIC;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
begin
inst: entity work.cpu_block_aurora_64b66b_0_1_cpu_block_aurora_64b66b_0_1_support
     port map (
      channel_up => channel_up,
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_pll_lock => gt_pll_lock,
      gt_powergood(0) => gt_powergood(0),
      gt_refclk1_n => gt_refclk1_n,
      gt_refclk1_out => gt_refclk1_out,
      gt_refclk1_p => gt_refclk1_p,
      gt_reset_out => gt_reset_out,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      hard_err => hard_err,
      init_clk => init_clk,
      lane_up => lane_up(0),
      link_reset_out => link_reset_out,
      loopback(2 downto 0) => loopback(2 downto 0),
      m_axi_rx_tdata(0) => m_axi_rx_tdata(63),
      m_axi_rx_tdata(1) => m_axi_rx_tdata(62),
      m_axi_rx_tdata(2) => m_axi_rx_tdata(61),
      m_axi_rx_tdata(3) => m_axi_rx_tdata(60),
      m_axi_rx_tdata(4) => m_axi_rx_tdata(59),
      m_axi_rx_tdata(5) => m_axi_rx_tdata(58),
      m_axi_rx_tdata(6) => m_axi_rx_tdata(57),
      m_axi_rx_tdata(7) => m_axi_rx_tdata(56),
      m_axi_rx_tdata(8) => m_axi_rx_tdata(55),
      m_axi_rx_tdata(9) => m_axi_rx_tdata(54),
      m_axi_rx_tdata(10) => m_axi_rx_tdata(53),
      m_axi_rx_tdata(11) => m_axi_rx_tdata(52),
      m_axi_rx_tdata(12) => m_axi_rx_tdata(51),
      m_axi_rx_tdata(13) => m_axi_rx_tdata(50),
      m_axi_rx_tdata(14) => m_axi_rx_tdata(49),
      m_axi_rx_tdata(15) => m_axi_rx_tdata(48),
      m_axi_rx_tdata(16) => m_axi_rx_tdata(47),
      m_axi_rx_tdata(17) => m_axi_rx_tdata(46),
      m_axi_rx_tdata(18) => m_axi_rx_tdata(45),
      m_axi_rx_tdata(19) => m_axi_rx_tdata(44),
      m_axi_rx_tdata(20) => m_axi_rx_tdata(43),
      m_axi_rx_tdata(21) => m_axi_rx_tdata(42),
      m_axi_rx_tdata(22) => m_axi_rx_tdata(41),
      m_axi_rx_tdata(23) => m_axi_rx_tdata(40),
      m_axi_rx_tdata(24) => m_axi_rx_tdata(39),
      m_axi_rx_tdata(25) => m_axi_rx_tdata(38),
      m_axi_rx_tdata(26) => m_axi_rx_tdata(37),
      m_axi_rx_tdata(27) => m_axi_rx_tdata(36),
      m_axi_rx_tdata(28) => m_axi_rx_tdata(35),
      m_axi_rx_tdata(29) => m_axi_rx_tdata(34),
      m_axi_rx_tdata(30) => m_axi_rx_tdata(33),
      m_axi_rx_tdata(31) => m_axi_rx_tdata(32),
      m_axi_rx_tdata(32) => m_axi_rx_tdata(31),
      m_axi_rx_tdata(33) => m_axi_rx_tdata(30),
      m_axi_rx_tdata(34) => m_axi_rx_tdata(29),
      m_axi_rx_tdata(35) => m_axi_rx_tdata(28),
      m_axi_rx_tdata(36) => m_axi_rx_tdata(27),
      m_axi_rx_tdata(37) => m_axi_rx_tdata(26),
      m_axi_rx_tdata(38) => m_axi_rx_tdata(25),
      m_axi_rx_tdata(39) => m_axi_rx_tdata(24),
      m_axi_rx_tdata(40) => m_axi_rx_tdata(23),
      m_axi_rx_tdata(41) => m_axi_rx_tdata(22),
      m_axi_rx_tdata(42) => m_axi_rx_tdata(21),
      m_axi_rx_tdata(43) => m_axi_rx_tdata(20),
      m_axi_rx_tdata(44) => m_axi_rx_tdata(19),
      m_axi_rx_tdata(45) => m_axi_rx_tdata(18),
      m_axi_rx_tdata(46) => m_axi_rx_tdata(17),
      m_axi_rx_tdata(47) => m_axi_rx_tdata(16),
      m_axi_rx_tdata(48) => m_axi_rx_tdata(15),
      m_axi_rx_tdata(49) => m_axi_rx_tdata(14),
      m_axi_rx_tdata(50) => m_axi_rx_tdata(13),
      m_axi_rx_tdata(51) => m_axi_rx_tdata(12),
      m_axi_rx_tdata(52) => m_axi_rx_tdata(11),
      m_axi_rx_tdata(53) => m_axi_rx_tdata(10),
      m_axi_rx_tdata(54) => m_axi_rx_tdata(9),
      m_axi_rx_tdata(55) => m_axi_rx_tdata(8),
      m_axi_rx_tdata(56) => m_axi_rx_tdata(7),
      m_axi_rx_tdata(57) => m_axi_rx_tdata(6),
      m_axi_rx_tdata(58) => m_axi_rx_tdata(5),
      m_axi_rx_tdata(59) => m_axi_rx_tdata(4),
      m_axi_rx_tdata(60) => m_axi_rx_tdata(3),
      m_axi_rx_tdata(61) => m_axi_rx_tdata(2),
      m_axi_rx_tdata(62) => m_axi_rx_tdata(1),
      m_axi_rx_tdata(63) => m_axi_rx_tdata(0),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      mmcm_not_locked_out => NLW_inst_mmcm_not_locked_out_UNCONNECTED,
      mmcm_not_locked_out2 => mmcm_not_locked_out,
      pma_init => pma_init,
      power_down => power_down,
      reset_pb => reset_pb,
      rxn => rxn(0),
      rxp => rxp(0),
      s_axi_tx_tdata(0) => s_axi_tx_tdata(63),
      s_axi_tx_tdata(1) => s_axi_tx_tdata(62),
      s_axi_tx_tdata(2) => s_axi_tx_tdata(61),
      s_axi_tx_tdata(3) => s_axi_tx_tdata(60),
      s_axi_tx_tdata(4) => s_axi_tx_tdata(59),
      s_axi_tx_tdata(5) => s_axi_tx_tdata(58),
      s_axi_tx_tdata(6) => s_axi_tx_tdata(57),
      s_axi_tx_tdata(7) => s_axi_tx_tdata(56),
      s_axi_tx_tdata(8) => s_axi_tx_tdata(55),
      s_axi_tx_tdata(9) => s_axi_tx_tdata(54),
      s_axi_tx_tdata(10) => s_axi_tx_tdata(53),
      s_axi_tx_tdata(11) => s_axi_tx_tdata(52),
      s_axi_tx_tdata(12) => s_axi_tx_tdata(51),
      s_axi_tx_tdata(13) => s_axi_tx_tdata(50),
      s_axi_tx_tdata(14) => s_axi_tx_tdata(49),
      s_axi_tx_tdata(15) => s_axi_tx_tdata(48),
      s_axi_tx_tdata(16) => s_axi_tx_tdata(47),
      s_axi_tx_tdata(17) => s_axi_tx_tdata(46),
      s_axi_tx_tdata(18) => s_axi_tx_tdata(45),
      s_axi_tx_tdata(19) => s_axi_tx_tdata(44),
      s_axi_tx_tdata(20) => s_axi_tx_tdata(43),
      s_axi_tx_tdata(21) => s_axi_tx_tdata(42),
      s_axi_tx_tdata(22) => s_axi_tx_tdata(41),
      s_axi_tx_tdata(23) => s_axi_tx_tdata(40),
      s_axi_tx_tdata(24) => s_axi_tx_tdata(39),
      s_axi_tx_tdata(25) => s_axi_tx_tdata(38),
      s_axi_tx_tdata(26) => s_axi_tx_tdata(37),
      s_axi_tx_tdata(27) => s_axi_tx_tdata(36),
      s_axi_tx_tdata(28) => s_axi_tx_tdata(35),
      s_axi_tx_tdata(29) => s_axi_tx_tdata(34),
      s_axi_tx_tdata(30) => s_axi_tx_tdata(33),
      s_axi_tx_tdata(31) => s_axi_tx_tdata(32),
      s_axi_tx_tdata(32) => s_axi_tx_tdata(31),
      s_axi_tx_tdata(33) => s_axi_tx_tdata(30),
      s_axi_tx_tdata(34) => s_axi_tx_tdata(29),
      s_axi_tx_tdata(35) => s_axi_tx_tdata(28),
      s_axi_tx_tdata(36) => s_axi_tx_tdata(27),
      s_axi_tx_tdata(37) => s_axi_tx_tdata(26),
      s_axi_tx_tdata(38) => s_axi_tx_tdata(25),
      s_axi_tx_tdata(39) => s_axi_tx_tdata(24),
      s_axi_tx_tdata(40) => s_axi_tx_tdata(23),
      s_axi_tx_tdata(41) => s_axi_tx_tdata(22),
      s_axi_tx_tdata(42) => s_axi_tx_tdata(21),
      s_axi_tx_tdata(43) => s_axi_tx_tdata(20),
      s_axi_tx_tdata(44) => s_axi_tx_tdata(19),
      s_axi_tx_tdata(45) => s_axi_tx_tdata(18),
      s_axi_tx_tdata(46) => s_axi_tx_tdata(17),
      s_axi_tx_tdata(47) => s_axi_tx_tdata(16),
      s_axi_tx_tdata(48) => s_axi_tx_tdata(15),
      s_axi_tx_tdata(49) => s_axi_tx_tdata(14),
      s_axi_tx_tdata(50) => s_axi_tx_tdata(13),
      s_axi_tx_tdata(51) => s_axi_tx_tdata(12),
      s_axi_tx_tdata(52) => s_axi_tx_tdata(11),
      s_axi_tx_tdata(53) => s_axi_tx_tdata(10),
      s_axi_tx_tdata(54) => s_axi_tx_tdata(9),
      s_axi_tx_tdata(55) => s_axi_tx_tdata(8),
      s_axi_tx_tdata(56) => s_axi_tx_tdata(7),
      s_axi_tx_tdata(57) => s_axi_tx_tdata(6),
      s_axi_tx_tdata(58) => s_axi_tx_tdata(5),
      s_axi_tx_tdata(59) => s_axi_tx_tdata(4),
      s_axi_tx_tdata(60) => s_axi_tx_tdata(3),
      s_axi_tx_tdata(61) => s_axi_tx_tdata(2),
      s_axi_tx_tdata(62) => s_axi_tx_tdata(1),
      s_axi_tx_tdata(63) => s_axi_tx_tdata(0),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      soft_err => soft_err,
      sync_clk_out => sync_clk_out,
      sys_reset_out => sys_reset_out,
      tx_out_clk => tx_out_clk,
      txn => txn(0),
      txp => txp(0),
      user_clk_out => user_clk_out
    );
end STRUCTURE;
