<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project/My Own IP Cores,Project" />
 <window width="1100" height="800" x="92" y="224" />
 <generation simulation="VERILOG" />
</preferences>
