
---------- Begin Simulation Statistics ----------
final_tick                               530429667000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85635                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739296                       # Number of bytes of host memory used
host_op_rate                                    85919                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7163.02                       # Real time elapsed on the host
host_tick_rate                               74051166                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613403825                       # Number of instructions simulated
sim_ops                                     615442616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.530430                       # Number of seconds simulated
sim_ticks                                530429667000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.162565                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76918555                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            87246276                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9031718                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        118505528                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9999388                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10100588                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          101200                       # Number of indirect misses.
system.cpu0.branchPred.lookups              151788509                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1055746                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509397                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5861012                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138973246                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13917498                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532390                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       39325903                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561790804                       # Number of instructions committed
system.cpu0.commit.committedOps             562301483                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    975468401                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.576443                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.301612                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    696489518     71.40%     71.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    163795980     16.79%     88.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     44726294      4.59%     92.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     39820798      4.08%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10665190      1.09%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2939383      0.30%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       903318      0.09%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2210422      0.23%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13917498      1.43%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    975468401                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672206                       # Number of function calls committed.
system.cpu0.commit.int_insts                543433262                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174758957                       # Number of loads committed
system.cpu0.commit.membars                    1019962                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019968      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311046827     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175268346     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69812609     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562301483                       # Class of committed instruction
system.cpu0.commit.refs                     245080983                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561790804                       # Number of Instructions Simulated
system.cpu0.committedOps                    562301483                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.868814                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.868814                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             96797569                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3177413                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76125613                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             614190454                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               452966961                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                426986251                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5867658                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8084182                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1898832                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  151788509                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                111418860                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    534777745                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2759232                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     630006877                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          107                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18076762                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144577                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         440700940                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          86917943                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.600074                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         984517271                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.641307                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.919130                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               542731446     55.13%     55.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               328163181     33.33%     88.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59173271      6.01%     94.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                42033577      4.27%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7702552      0.78%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2369562      0.24%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  299772      0.03%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040950      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2960      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           984517271                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       65365270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5911427                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               143129709                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.559346                       # Inst execution rate
system.cpu0.iew.exec_refs                   258865191                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72253907                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               78989411                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            189823640                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1016984                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1894986                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74768464                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          601613161                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            186611284                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4484060                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            587247514                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                545927                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2318403                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5867658                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3482319                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        70148                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7691370                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        26297                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6846                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2265867                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15064683                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4446438                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6846                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       802815                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5108612                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                243350766                       # num instructions consuming a value
system.cpu0.iew.wb_count                    581081516                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.879883                       # average fanout of values written-back
system.cpu0.iew.wb_producers                214120256                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.553473                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     581121615                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               715751893                       # number of integer regfile reads
system.cpu0.int_regfile_writes              370604960                       # number of integer regfile writes
system.cpu0.ipc                              0.535099                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.535099                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020998      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324080458     54.77%     54.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139669      0.70%     55.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018045      0.17%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           188725132     31.89%     87.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           72747222     12.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             591731575                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     741187                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001253                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 132801     17.92%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                525208     70.86%     88.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                83176     11.22%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             591451711                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2168773086                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    581081466                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        640930963                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 598567366                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                591731575                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3045795                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       39311674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            51583                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1513405                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21659321                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    984517271                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.601037                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.809053                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          551997968     56.07%     56.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          308404974     31.33%     87.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           96451842      9.80%     97.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21701802      2.20%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5155145      0.52%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             371983      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             249345      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             132750      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              51462      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      984517271                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.563617                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10243042                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2011581                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           189823640                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74768464                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1045                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1049882541                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10977519                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               85834442                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357814868                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3051401                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               459580750                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3863966                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6843                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            742720592                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             608786229                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          390063817                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                421859328                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4123567                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5867658                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11284962                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32248944                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       742720548                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         90131                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3202                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6396575                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3154                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1563165302                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1212312217                       # The number of ROB writes
system.cpu0.timesIdled                       14507683                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1012                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            76.400193                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3066418                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4013626                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           547453                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5463509                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            134609                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         184391                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           49782                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6142011                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8969                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509157                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           388621                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420099                       # Number of branches committed
system.cpu1.commit.bw_lim_events               521778                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528165                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4274447                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19245687                       # Number of instructions committed
system.cpu1.commit.committedOps              19755052                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    111533774                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.177122                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.828324                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    103209137     92.54%     92.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4166012      3.74%     96.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1454882      1.30%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1313302      1.18%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       292474      0.26%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       103829      0.09%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       430415      0.39%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        41945      0.04%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       521778      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    111533774                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227509                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18554250                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320516                       # Number of loads committed
system.cpu1.commit.membars                    1018416                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018416      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11647178     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829673     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259647      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19755052                       # Class of committed instruction
system.cpu1.commit.refs                       7089332                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19245687                       # Number of Instructions Simulated
system.cpu1.committedOps                     19755052                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.855783                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.855783                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             96221182                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               164364                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2880218                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              25623256                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 4257799                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 10398290                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                389070                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               292647                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1051746                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6142011                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3684526                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    107645417                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                44470                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      27457488                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1095804                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.054499                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4124767                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3201027                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.243637                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         112318087                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.251155                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.717832                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                95529264     85.05%     85.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9852157      8.77%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4135244      3.68%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1796536      1.60%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  438559      0.39%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  455861      0.41%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  109982      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     353      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     131      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           112318087                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         380477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              409378                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4925869                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192645                       # Inst execution rate
system.cpu1.iew.exec_refs                     7707487                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1844403                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               85250787                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6484010                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            626465                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           395683                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2101195                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           24021830                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5863084                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           319974                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21710786                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                446958                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1192823                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                389070                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2176522                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13956                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          129518                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3904                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          463                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1167                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1163494                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       332379                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           463                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       165201                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        244177                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12004023                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21483778                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.861910                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10346384                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.190630                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21490907                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                27173274                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14337492                       # number of integer regfile writes
system.cpu1.ipc                              0.170771                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.170771                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018607      4.62%      4.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13210403     59.96%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6451838     29.29%     93.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1349768      6.13%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              22030760                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     578954                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026279                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 124368     21.48%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                410793     70.95%     92.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                43791      7.56%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21591093                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         156990691                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21483766                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         28288905                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  22143383                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 22030760                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1878447                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4266777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            32156                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        350282                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2504564                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    112318087                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.196146                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652462                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           98848039     88.01%     88.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8609904      7.67%     95.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2874783      2.56%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             929047      0.83%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             701781      0.62%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             139554      0.12%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             149021      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              42535      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              23423      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      112318087                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.195484                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3764584                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          417559                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6484010                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2101195                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    191                       # number of misc regfile reads
system.cpu1.numCycles                       112698564                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   948153952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               90474105                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13166558                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2801621                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4937406                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                703033                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6823                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             31047451                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              24908610                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           16666132                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 10496502                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2370466                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                389070                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              5996941                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3499574                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        31047439                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24063                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               768                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5934191                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           763                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   135040559                       # The number of ROB reads
system.cpu1.rob.rob_writes                   48844470                       # The number of ROB writes
system.cpu1.timesIdled                           4713                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.556537                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2282808                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2869416                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           255160                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4039420                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             96607                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          99529                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2922                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4445017                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2593                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509188                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170225                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647413                       # Number of branches committed
system.cpu2.commit.bw_lim_events               436503                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528258                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1850008                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16506041                       # Number of instructions committed
system.cpu2.commit.committedOps              17015426                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    109203737                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.155814                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.790271                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    102277625     93.66%     93.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3401699      3.12%     96.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1133571      1.04%     97.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1105279      1.01%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       254346      0.23%     99.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        81718      0.07%     99.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       478222      0.44%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        34774      0.03%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       436503      0.40%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    109203737                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174110                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893813                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697309                       # Number of loads committed
system.cpu2.commit.membars                    1018430                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018430      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797276     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206497     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993085      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015426                       # Class of committed instruction
system.cpu2.commit.refs                       6199594                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16506041                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015426                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.646334                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.646334                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             99590879                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87618                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2182169                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19513276                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2506101                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6207081                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                170542                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               217366                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1073328                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4445017                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2428184                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    106679818                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                11141                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      19793730                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 510954                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.040518                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2612633                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2379415                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.180427                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         109547931                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.185344                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.613290                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                97359317     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7127999      6.51%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2912982      2.66%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1490597      1.36%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  410087      0.37%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  244094      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    2617      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     104      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     134      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           109547931                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         156730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              188480                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3928585                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.166978                       # Inst execution rate
system.cpu2.iew.exec_refs                     6647921                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1523386                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87406560                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5159955                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510069                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           139294                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1546955                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18859762                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5124535                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           178870                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18318295                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                475106                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1180256                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                170542                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2180617                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        11729                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           89749                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         2998                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          179                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          488                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       462646                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        44670                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           179                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        49615                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        138865                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10537186                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18166183                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.868358                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9150053                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.165592                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18170555                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22627178                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12309021                       # number of integer regfile writes
system.cpu2.ipc                              0.150459                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.150459                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018652      5.51%      5.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10785647     58.31%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.82% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5674290     30.68%     94.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1018436      5.51%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18497165                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     559353                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030240                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 117239     20.96%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                403279     72.10%     93.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                38833      6.94%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18037852                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         147136836                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18166171                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20704202                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17331120                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18497165                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528642                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1844335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            35248                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           384                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       717572                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    109547931                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.168850                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.616195                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           98347992     89.78%     89.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7228840      6.60%     96.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2203316      2.01%     98.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             777916      0.71%     99.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             690595      0.63%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             103582      0.09%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             139793      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              38279      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              17618      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      109547931                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.168609                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3146431                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          334117                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5159955                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1546955                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu2.numCycles                       109704661                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   951148137                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93250544                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442594                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3410826                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2990806                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                767397                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2867                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23795860                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19245539                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13033869                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6565773                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2323160                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                170542                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6545010                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1591275                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23795848                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25256                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               840                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6555032                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           836                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   127631498                       # The number of ROB reads
system.cpu2.rob.rob_writes                   38075346                       # The number of ROB writes
system.cpu2.timesIdled                           2179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.609294                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2216077                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3010594                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           402972                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3872592                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            108733                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         202593                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           93860                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4353015                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1299                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509162                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           234245                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470776                       # Number of branches committed
system.cpu3.commit.bw_lim_events               386616                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528198                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2572767                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15861293                       # Number of instructions committed
system.cpu3.commit.committedOps              16370655                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    101811766                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.160793                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.792828                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     94983974     93.29%     93.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3413140      3.35%     96.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1178317      1.16%     97.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1017070      1.00%     98.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       247766      0.24%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        76158      0.07%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       476186      0.47%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        32539      0.03%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       386616      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    101811766                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151208                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255493                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568829                       # Number of loads committed
system.cpu3.commit.membars                    1018402                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018402      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9354198     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077991     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919926      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370655                       # Class of committed instruction
system.cpu3.commit.refs                       5997929                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15861293                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370655                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.455126                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.455126                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             91888814                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               169535                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2136260                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19850583                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2872428                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6086063                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                234534                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               308208                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1174419                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4353015                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2459431                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     99159764                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                23880                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      20332236                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 806522                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.042515                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2693232                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2324810                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.198583                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         102256258                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.203824                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.648366                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                90037149     88.05%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 6951973      6.80%     94.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2880431      2.82%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1662943      1.63%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  479782      0.47%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  242809      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     917      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     113      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     141      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           102256258                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         130388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              250571                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3784561                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.175974                       # Inst execution rate
system.cpu3.iew.exec_refs                     6431254                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442590                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               79887137                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5110738                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            509964                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           109079                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1458008                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18938540                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4988664                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           321387                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18017355                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                477151                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1133971                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                234534                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2158180                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        10424                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           74886                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1936                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          109                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       541909                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        28908                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           114                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        44630                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        205941                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10434699                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17879192                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.871156                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9090252                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.174624                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17883234                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22093223                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12240386                       # number of integer regfile writes
system.cpu3.ipc                              0.154916                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.154916                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018615      5.55%      5.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10848958     59.16%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5534658     30.18%     94.89% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936369      5.11%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18338742                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     554134                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030217                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 116524     21.03%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                400531     72.28%     93.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                37077      6.69%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17874247                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         139537382                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17879180                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21506500                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17410089                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18338742                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528451                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2567884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            49532                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           253                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1057256                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    102256258                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.179341                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.632740                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           91103965     89.09%     89.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7261385      7.10%     96.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2145622      2.10%     98.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             750229      0.73%     99.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             704911      0.69%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              98488      0.10%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             137115      0.13%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              35692      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              18851      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      102256258                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.179113                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3107686                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          316817                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5110738                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1458008                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu3.numCycles                       102386646                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   958465728                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               85609156                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11037189                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3326918                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3470992                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                813924                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1732                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23785001                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19332139                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13365102                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6396557                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2269094                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                234534                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6517459                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2327913                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23784989                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27560                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               784                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6639232                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           786                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   120367298                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38332114                       # The number of ROB writes
system.cpu3.timesIdled                           1658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           877911                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                21186                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              964713                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6418855                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2672742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5298331                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       343278                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        61587                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32883789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2669416                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65924388                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2731003                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1308646                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1599238                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1026263                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              964                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            527                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1362126                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1362090                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1308646                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           560                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7969060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7969060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    273278336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               273278336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1382                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2672823                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2672823    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2672823                       # Request fanout histogram
system.membus.respLayer1.occupancy        14140888226                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12427974715                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3600258215.909091                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   21924721433.422398                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          129     97.73%     97.73% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 217767144500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    55195582500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 475234084500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2424608                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2424608                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2424608                       # number of overall hits
system.cpu2.icache.overall_hits::total        2424608                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3576                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3576                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3576                       # number of overall misses
system.cpu2.icache.overall_misses::total         3576                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    179883499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    179883499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    179883499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    179883499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2428184                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2428184                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2428184                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2428184                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001473                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001473                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001473                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001473                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 50302.991890                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50302.991890                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 50302.991890                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50302.991890                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          519                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    39.923077                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3041                       # number of writebacks
system.cpu2.icache.writebacks::total             3041                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          503                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          503                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          503                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          503                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3073                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3073                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3073                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3073                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    158259499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    158259499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    158259499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    158259499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001266                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001266                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001266                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001266                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 51499.999675                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51499.999675                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 51499.999675                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51499.999675                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3041                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2424608                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2424608                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3576                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3576                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    179883499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    179883499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2428184                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2428184                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001473                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001473                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 50302.991890                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50302.991890                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          503                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          503                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3073                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3073                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    158259499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    158259499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001266                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001266                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 51499.999675                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51499.999675                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.978963                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2282911                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3041                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           750.710622                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        343332000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.978963                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999343                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999343                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4859441                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4859441                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4722677                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4722677                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4722677                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4722677                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1254760                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1254760                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1254760                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1254760                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 126682220176                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 126682220176                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 126682220176                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 126682220176                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5977437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5977437                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5977437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5977437                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.209916                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.209916                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.209916                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.209916                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 100961.315452                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100961.315452                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 100961.315452                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100961.315452                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       859108                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        97659                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            12072                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1313                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.165341                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.378522                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       550330                       # number of writebacks
system.cpu2.dcache.writebacks::total           550330                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       910556                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       910556                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       910556                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       910556                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       344204                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       344204                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       344204                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       344204                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  33242531518                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  33242531518                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  33242531518                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  33242531518                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057584                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057584                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057584                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057584                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 96577.993045                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96577.993045                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 96577.993045                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96577.993045                       # average overall mshr miss latency
system.cpu2.dcache.replacements                550330                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4239488                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4239488                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       745270                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       745270                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  70153610000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  70153610000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4984758                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4984758                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.149510                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.149510                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 94131.804581                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94131.804581                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       576557                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       576557                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       168713                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       168713                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  14120201500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  14120201500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033846                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033846                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 83693.618749                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83693.618749                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       483189                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        483189                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       509490                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       509490                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  56528610176                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  56528610176                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992679                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992679                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.513247                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.513247                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 110951.363473                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 110951.363473                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       333999                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       333999                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175491                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175491                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  19122330018                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  19122330018                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176785                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176785                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 108964.733337                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 108964.733337                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          337                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          337                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          206                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4366000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4366000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.379374                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.379374                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21194.174757                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21194.174757                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          146                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           60                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           60                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       302500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       302500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.110497                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.110497                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5041.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5041.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          172                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1122000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1122000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.456233                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.456233                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6523.255814                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6523.255814                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       986000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       986000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.442971                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.442971                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5904.191617                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5904.191617                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       349000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       349000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       318000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       318000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284051                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284051                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       225137                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       225137                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20795830500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20795830500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509188                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509188                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.442149                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.442149                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 92369.670467                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 92369.670467                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       225137                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       225137                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20570693500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20570693500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.442149                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.442149                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 91369.670467                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 91369.670467                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.185890                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5575125                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           569154                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.795460                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        343343500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.185890                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.912059                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.912059                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13544272                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13544272                       # Number of data accesses
system.cpu3.numPwrStateTransitions                229                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          115                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4164228021.739130                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23452067774.832973                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          112     97.39%     97.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.87%     98.26% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.87%     99.13% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.87%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 217767161500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            115                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    51543444500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 478886222500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2456737                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2456737                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2456737                       # number of overall hits
system.cpu3.icache.overall_hits::total        2456737                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2694                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2694                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2694                       # number of overall misses
system.cpu3.icache.overall_misses::total         2694                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    152364500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    152364500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    152364500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    152364500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2459431                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2459431                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2459431                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2459431                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001095                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001095                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001095                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001095                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 56556.978471                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56556.978471                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 56556.978471                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56556.978471                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          292                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    36.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2299                       # number of writebacks
system.cpu3.icache.writebacks::total             2299                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          363                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          363                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          363                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          363                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2331                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2331                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2331                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2331                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    130298500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    130298500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    130298500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    130298500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000948                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000948                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000948                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000948                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 55898.112398                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 55898.112398                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 55898.112398                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 55898.112398                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2299                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2456737                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2456737                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2694                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2694                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    152364500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    152364500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2459431                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2459431                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001095                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001095                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 56556.978471                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56556.978471                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          363                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          363                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2331                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2331                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    130298500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    130298500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000948                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000948                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 55898.112398                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 55898.112398                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978742                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2427819                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2299                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1056.032623                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        350193000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978742                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999336                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999336                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4921193                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4921193                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4576897                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4576897                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4576897                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4576897                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1215587                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1215587                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1215587                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1215587                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 122841488397                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 122841488397                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 122841488397                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 122841488397                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5792484                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5792484                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5792484                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5792484                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.209856                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.209856                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.209856                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.209856                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 101055.283083                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101055.283083                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 101055.283083                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 101055.283083                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       778766                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       119908                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10962                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1393                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    71.042328                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    86.078966                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       513870                       # number of writebacks
system.cpu3.dcache.writebacks::total           513870                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       892634                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       892634                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       892634                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       892634                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       322953                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       322953                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       322953                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       322953                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  30624965596                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  30624965596                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  30624965596                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  30624965596                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055754                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055754                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055754                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055754                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 94827.933464                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94827.933464                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 94827.933464                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94827.933464                       # average overall mshr miss latency
system.cpu3.dcache.replacements                513870                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4139015                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4139015                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       733952                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       733952                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  69787223500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  69787223500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4872967                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4872967                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.150617                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.150617                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 95084.179211                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 95084.179211                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       570724                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       570724                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       163228                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       163228                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  13663243500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  13663243500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033497                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033497                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83706.493371                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83706.493371                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       437882                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        437882                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       481635                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       481635                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  53054264897                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  53054264897                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919517                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919517                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.523791                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.523791                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 110154.504754                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 110154.504754                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       321910                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       321910                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159725                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159725                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  16961722096                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16961722096                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173705                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173705                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 106193.282805                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 106193.282805                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          336                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          212                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5158500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5158500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.386861                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.386861                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24332.547170                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24332.547170                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          142                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           70                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           70                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       417000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       417000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.127737                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.127737                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5957.142857                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5957.142857                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          208                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          174                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1035000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1035000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.455497                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.455497                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5948.275862                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5948.275862                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       893000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       893000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.437173                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.437173                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5347.305389                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5347.305389                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       299000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       299000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       274000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       274000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305294                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305294                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203868                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203868                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18736960000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18736960000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509162                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509162                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400399                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400399                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 91907.312575                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 91907.312575                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203868                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203868                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18533092000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18533092000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400399                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400399                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 90907.312575                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 90907.312575                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.711204                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5408242                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           526619                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.269743                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        350204500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.711204                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.865975                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.865975                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13131796                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13131796                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       392054750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   683589715.771449                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        51500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2152565500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   524940900500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5488766500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     93541426                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        93541426                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     93541426                       # number of overall hits
system.cpu0.icache.overall_hits::total       93541426                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17877434                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17877434                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17877434                       # number of overall misses
system.cpu0.icache.overall_misses::total     17877434                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 233287793499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 233287793499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 233287793499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 233287793499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    111418860                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    111418860                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    111418860                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    111418860                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.160452                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.160452                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.160452                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.160452                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13049.288477                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13049.288477                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13049.288477                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13049.288477                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2892                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.581818                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16861170                       # number of writebacks
system.cpu0.icache.writebacks::total         16861170                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1016230                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1016230                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1016230                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1016230                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16861204                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16861204                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16861204                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16861204                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206650475000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206650475000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206650475000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206650475000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.151332                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.151332                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.151332                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.151332                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12255.973832                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12255.973832                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12255.973832                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12255.973832                       # average overall mshr miss latency
system.cpu0.icache.replacements              16861170                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     93541426                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       93541426                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17877434                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17877434                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 233287793499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 233287793499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    111418860                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    111418860                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.160452                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.160452                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13049.288477                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13049.288477                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1016230                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1016230                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16861204                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16861204                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206650475000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206650475000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.151332                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.151332                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12255.973832                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12255.973832                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999889                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          110402395                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16861170                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.547730                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999889                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        239698922                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       239698922                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227016878                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227016878                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227016878                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227016878                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19114883                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19114883                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19114883                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19114883                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 444646151014                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 444646151014                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 444646151014                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 444646151014                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    246131761                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    246131761                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    246131761                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    246131761                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.077661                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.077661                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.077661                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.077661                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23261.777277                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23261.777277                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23261.777277                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23261.777277                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3605875                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       119465                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            77792                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1562                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.352774                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.482074                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14421515                       # number of writebacks
system.cpu0.dcache.writebacks::total         14421515                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4863993                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4863993                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4863993                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4863993                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14250890                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14250890                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14250890                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14250890                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 227832414038                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 227832414038                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 227832414038                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 227832414038                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057899                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057899                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057899                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057899                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15987.241080                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15987.241080                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15987.241080                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15987.241080                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14421515                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160880613                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160880613                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15440532                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15440532                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 314820177000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 314820177000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    176321145                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    176321145                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.087571                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.087571                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20389.205307                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20389.205307                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3250043                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3250043                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12190489                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12190489                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 177675457000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 177675457000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069138                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069138                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14574.924517                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14574.924517                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66136265                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66136265                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3674351                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3674351                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 129825974014                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 129825974014                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69810616                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69810616                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052633                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052633                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 35333.035416                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35333.035416                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1613950                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1613950                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2060401                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2060401                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  50156957038                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  50156957038                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029514                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029514                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24343.298726                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24343.298726                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1239                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1239                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          881                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          881                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9165000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9165000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.415566                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.415566                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10402.951192                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10402.951192                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          851                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          851                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1383500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1383500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014151                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014151                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 46116.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46116.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1811                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1811                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          200                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          200                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1306500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1306500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2011                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2011                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.099453                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.099453                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6532.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6532.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          198                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          198                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1108500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1108500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.098458                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.098458                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5598.484848                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5598.484848                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       317967                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         317967                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191430                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191430                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17129591500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17129591500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509397                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509397                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375797                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375797                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89482.272893                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89482.272893                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191430                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191430                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16938161500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16938161500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375797                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375797                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88482.272893                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88482.272893                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.882722                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          241779940                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14442045                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.741392                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.882722                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996335                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996335                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        507732655                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       507732655                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16825037                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13719654                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3376                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              103840                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1669                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               94724                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1130                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              102806                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30852236                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16825037                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13719654                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3376                       # number of overall hits
system.l2.overall_hits::.cpu1.data             103840                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1669                       # number of overall hits
system.l2.overall_hits::.cpu2.data              94724                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1130                       # number of overall hits
system.l2.overall_hits::.cpu3.data             102806                       # number of overall hits
system.l2.overall_hits::total                30852236                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36166                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            700371                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3154                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            459016                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            456103                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1201                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            410933                       # number of demand (read+write) misses
system.l2.demand_misses::total                2068348                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36166                       # number of overall misses
system.l2.overall_misses::.cpu0.data           700371                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3154                       # number of overall misses
system.l2.overall_misses::.cpu1.data           459016                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1404                       # number of overall misses
system.l2.overall_misses::.cpu2.data           456103                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1201                       # number of overall misses
system.l2.overall_misses::.cpu3.data           410933                       # number of overall misses
system.l2.overall_misses::total               2068348                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3104695997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  72509620921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    309243998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  51845728610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    133831997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  51498140608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    113036497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46860812879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     226375111507                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3104695997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  72509620921                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    309243998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  51845728610                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    133831997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  51498140608                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    113036497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46860812879                       # number of overall miss cycles
system.l2.overall_miss_latency::total    226375111507                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16861203                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14420025                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6530                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          562856                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3073                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          550827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2331                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          513739                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32920584                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16861203                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14420025                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6530                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         562856                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3073                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         550827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2331                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         513739                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32920584                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002145                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.048569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.483002                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.815512                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.456883                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.828033                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.515230                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.799887                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062828                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002145                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.048569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.483002                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.815512                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.456883                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.828033                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.515230                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.799887                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062828                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85845.711359                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103530.301684                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98048.192137                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112949.719857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95321.935185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 112909.015306                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 94118.648626                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114035.166022                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109447.303600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85845.711359                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103530.301684                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98048.192137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112949.719857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95321.935185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 112909.015306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 94118.648626                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114035.166022                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109447.303600                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             533717                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     10719                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      49.791678                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    303088                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1599238                       # number of writebacks
system.l2.writebacks::total                   1599238                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          24971                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8481                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            289                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           8060                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            249                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           8182                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               50493                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         24971                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8481                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           289                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          8060                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           249                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          8182                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              50493                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       675400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       450535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       448043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       402751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2017855                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       675400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       450535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       448043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       402751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       662691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2680546                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2742159497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  63793022088                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    262179999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46464391748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    102181997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  46169948501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     86692997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  41951543530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 201572120357                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2742159497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  63793022088                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    262179999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46464391748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    102181997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  46169948501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     86692997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  41951543530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  65906038762                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 267478159119                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.046838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.446554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.800445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.362838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.813401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.408408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.783960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061295                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.046838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.446554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.800445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.362838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.813401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.408408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.783960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081425                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75869.725728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94452.209192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89910.836420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103131.591881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91643.046637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 103048.029990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91064.072479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104162.481359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99894.254224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75869.725728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94452.209192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89910.836420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103131.591881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91643.046637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 103048.029990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91064.072479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104162.481359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99452.140986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99784.953931                       # average overall mshr miss latency
system.l2.replacements                        5341853                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3583102                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3583102                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3583102                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3583102                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29211371                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29211371                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29211371                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29211371                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       662691                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         662691                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  65906038762                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  65906038762                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99452.140986                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99452.140986                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   92                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            80                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                103                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1263000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1263000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.975610                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.162791                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.235294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.222222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.528205                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15787.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12262.135922                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           103                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1609000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       147499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       161500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       161500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2079499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.975610                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.162791                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.235294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.222222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.528205                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20112.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21071.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20187.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20187.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20189.310680                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 83                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.281250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.187500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.592593                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.258065                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.319672                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       181000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       318500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       158500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       777000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.281250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.187500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.592593                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.258065                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.319672                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20111.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19906.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19923.076923                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1824041                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            42060                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            40024                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            48608                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1954733                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         409557                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         337716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         342694                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         302536                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1392503                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  43808109715                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  38013077950                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38394770471                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  34186826697                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  154402784833                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2233598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       379776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3347236                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.183362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.889251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.895422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.861572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.416016                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106964.622055                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 112559.304119                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 112038.058650                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 113000.855095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110881.473744                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15625                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5272                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         5042                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         5151                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            31090                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       393932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       332444                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       337652                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       297385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1361413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  38519316308                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34068248022                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34425860281                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  30599023772                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 137612448383                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.176367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.875369                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.882248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.846903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.406728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97781.638222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102478.155786                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 101956.630735                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 102893.635429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101080.604036                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16825037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3376                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1669                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16831212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3154                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1201                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41925                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3104695997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    309243998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    133831997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    113036497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3660808489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16861203                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6530                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3073                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16873137                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002145                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.483002                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.456883                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.515230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002485                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85845.711359                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98048.192137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95321.935185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 94118.648626                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87318.031938                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          238                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          289                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          249                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           799                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36143                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2916                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1115                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41126                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2742159497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    262179999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    102181997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     86692997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3193214490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.446554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.362838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.408408                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002437                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75869.725728                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89910.836420                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91643.046637                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91064.072479                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77644.664932                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11895613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        61780                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        54700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        54198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12066291                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       290814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       121300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       113409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       108397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          633920                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  28701511206                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  13832650660                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  13103370137                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  12673986182                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  68311518185                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12186427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       183080                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       168109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       162595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12700211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.662552                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.674616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.666669                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049914                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98693.705276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114036.691344                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 115540.831301                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 116921.927563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107760.471645                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         9346                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3209                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3018                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         3031                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        18604                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       281468                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       118091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       110391                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       105366                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       615316                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  25273705780                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  12396143726                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  11744088220                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  11352519758                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  60766457484                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.645024                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.656663                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.648027                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048449                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89792.465858                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104971.113175                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 106386.283483                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 107743.672133                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98756.504762                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          229                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           56                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           56                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           50                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               391                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          330                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           92                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          108                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          113                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             643                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2711490                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       547489                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1301993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1140994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5701966                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          559                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          148                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          163                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1034                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.590340                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.621622                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.658537                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.693252                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.621857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8216.636364                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5950.967391                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 12055.490741                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 10097.292035                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8867.754277                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           43                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           83                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          287                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           77                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           93                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          103                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          560                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5726484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1582489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1932982                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      2160474                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11402429                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.513417                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.520270                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.567073                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.631902                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.541586                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19952.905923                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20551.805195                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20784.752688                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20975.475728                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20361.480357                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999804                       # Cycle average of tags in use
system.l2.tags.total_refs                    66317926                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5342327                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.413678                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.451366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.595826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.116578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.847304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.838177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.770120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.361819                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.460178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.087435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.158072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.255653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 531073655                       # Number of tag accesses
system.l2.tags.data_accesses                531073655                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2313088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      43245888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        186624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      28843200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         71360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      28683264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         60928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      25784576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     41738176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          170927104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2313088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       186624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        71360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        60928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2632000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102351232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102351232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         675717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         450675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         448176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         402884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       652159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2670736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1599238                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1599238                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4360782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         81529919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           351836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         54377049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           134532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         54075527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           114865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         48610735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     78687484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             322242730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4360782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       351836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       134532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       114865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4962015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192959102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192959102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192959102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4360782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        81529919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          351836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        54377049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          134532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        54075527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          114865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        48610735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     78687484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            515201832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1577919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    646040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    444895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    441781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    396533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    649828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002381331250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97126                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97126                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5476370                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1487067                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2670736                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1599238                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2670736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1599238                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50534                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21319                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            131388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            127042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            138055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            239802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            206421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            200601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            168567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            145924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            176661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           142617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           134145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           197032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           173893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           146445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             82754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            115490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            133894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            108538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             94507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           143955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           120906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           104987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95458                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 113751719559                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13101010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            162880507059                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43413.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62163.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1455944                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  977036                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2670736                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1599238                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  667225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  662367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  486343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  288638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  133851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   60912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   40873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   30688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   24986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   24854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  32532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  41870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  31268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  22612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  20466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  15985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  10892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  68486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 107044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 109827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  96939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     21                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1765098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.215965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.851378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.823121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1148728     65.08%     65.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       337430     19.12%     84.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       115077      6.52%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        57045      3.23%     93.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24475      1.39%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13482      0.76%     96.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9186      0.52%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7153      0.41%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52522      2.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1765098                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.976443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    207.279983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97121     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97126                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.245825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.227845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.810171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87310     89.89%     89.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              957      0.99%     90.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5696      5.86%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1974      2.03%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              724      0.75%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              263      0.27%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              111      0.11%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               44      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97126                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167692928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3234176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100985088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               170927104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102351232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       316.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    322.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  530429558000                       # Total gap between requests
system.mem_ctrls.avgGap                     124223.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2313088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     41346560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       186624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     28473280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        71360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     28273984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        60928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     25378112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     41588992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100985088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4360781.728296505287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 77949184.542877376080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 351835.524312783149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 53679652.122474506497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 134532.444996143080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 53303926.531696043909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 114865.370077424406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 47844443.059780813754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 78406232.885160237551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190383559.372066557407                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       675717                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       450675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1115                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       448176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       402884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       652159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1599238                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1243166762                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35885360500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    139116266                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27646207725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     55134506                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  27466470761                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     46641754                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  25160591647                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  45237817138                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12679793731851                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34396.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53107.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47707.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61344.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49447.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     61285.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48993.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62451.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69366.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7928647.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6489267540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3449097135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9061124100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4289869080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41871120720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      74979063120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     140544728640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       280684270335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.163974                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 364547297039                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17711980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 148170389961                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6113646420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3249449775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9647118180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3946727160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41871120720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     129967059450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      94239047520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       289034169225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        544.905738                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 243611243150                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17711980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 269106443850                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                237                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3981045247.899159                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   23060221305.216049                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          116     97.48%     97.48% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.84%     98.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.84%     99.16% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.84%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        52000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 217767199000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            119                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56685282500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 473744384500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3676725                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3676725                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3676725                       # number of overall hits
system.cpu1.icache.overall_hits::total        3676725                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         7801                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7801                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         7801                       # number of overall misses
system.cpu1.icache.overall_misses::total         7801                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    419445000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    419445000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    419445000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    419445000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3684526                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3684526                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3684526                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3684526                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002117                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002117                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002117                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002117                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 53768.106653                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53768.106653                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 53768.106653                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53768.106653                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          323                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6498                       # number of writebacks
system.cpu1.icache.writebacks::total             6498                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1271                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1271                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1271                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1271                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6530                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6530                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6530                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6530                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    357753500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    357753500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    357753500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    357753500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001772                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001772                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001772                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001772                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54786.140888                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54786.140888                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54786.140888                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54786.140888                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6498                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3676725                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3676725                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         7801                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7801                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    419445000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    419445000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3684526                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3684526                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002117                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002117                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 53768.106653                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53768.106653                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1271                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1271                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6530                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6530                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    357753500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    357753500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001772                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001772                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54786.140888                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54786.140888                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.965973                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3621420                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6498                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           557.313019                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        336074000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.965973                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7375582                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7375582                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5577118                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5577118                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5577118                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5577118                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1352930                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1352930                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1352930                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1352930                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 133389619124                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 133389619124                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 133389619124                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 133389619124                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6930048                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6930048                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6930048                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6930048                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.195227                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195227                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.195227                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195227                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98593.141644                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98593.141644                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98593.141644                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98593.141644                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       959797                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       103177                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            14607                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1214                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.708017                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.989292                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       562846                       # number of writebacks
system.cpu1.dcache.writebacks::total           562846                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       985969                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       985969                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       985969                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       985969                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       366961                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       366961                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       366961                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       366961                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  34843653106                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  34843653106                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  34843653106                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  34843653106                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052952                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052952                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052952                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052952                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94951.924335                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94951.924335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94951.924335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94951.924335                       # average overall mshr miss latency
system.cpu1.dcache.replacements                562846                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4870105                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4870105                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       800685                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       800685                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  73395302500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  73395302500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5670790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5670790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.141195                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.141195                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 91665.639421                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91665.639421                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       617034                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       617034                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       183651                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       183651                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  14955167000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14955167000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032385                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032385                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81432.537803                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81432.537803                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       707013                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        707013                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       552245                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       552245                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  59994316624                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  59994316624                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259258                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259258                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.438548                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.438548                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108637.138632                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108637.138632                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       368935                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       368935                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183310                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183310                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19888486106                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19888486106                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145570                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145570                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108496.460128                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108496.460128                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          291                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          291                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          212                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5681000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5681000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.421471                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.421471                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26797.169811                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26797.169811                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           62                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       366500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       366500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.123260                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.123260                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5911.290323                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5911.290323                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          152                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       976500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       976500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.434286                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.434286                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6424.342105                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6424.342105                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       842500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       842500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.425714                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.425714                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5654.362416                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5654.362416                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       166000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       166000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       151000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       151000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       291905                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         291905                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217252                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217252                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19681335000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19681335000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509157                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509157                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426690                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426690                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90592.192477                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90592.192477                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217252                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217252                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19464083000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19464083000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426690                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426690                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89592.192477                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89592.192477                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.154993                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6452377                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           584026                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.048099                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        336085500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.154993                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.911094                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.911094                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15464172                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15464172                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 530429667000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29575874                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5182340                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29338422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3742615                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1098126                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1053                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           610                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1663                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           71                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           71                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3418116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3418116                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16873137                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12702738                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1034                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1034                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50583575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43284748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        19558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1710343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9187                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1670947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1554902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98840221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2158231808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1845857728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       833792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     72043904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       391296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70473536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       296320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65766720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4213895104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6514807                       # Total snoops (count)
system.tol2bus.snoopTraffic                 107054080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39439232                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085317                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.322988                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36406414     92.31%     92.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2856233      7.24%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  51931      0.13%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  93858      0.24%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  30794      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39439232                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65886677535                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         854732091                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4761111                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         790842796                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3627677                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21664504538                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25292134830                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         877102987                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9927174                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               601340688000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 304269                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750560                       # Number of bytes of host memory used
host_op_rate                                   306034                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2535.63                       # Real time elapsed on the host
host_tick_rate                               27965846                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   771513098                       # Number of instructions simulated
sim_ops                                     775989424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.070911                       # Number of seconds simulated
sim_ticks                                 70911021000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.227084                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7980692                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             9149328                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           603341                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11439328                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            868911                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         892235                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           23324                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15707901                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7816                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8793                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           522761                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11475413                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2375133                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1421018                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12415268                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46518565                       # Number of instructions committed
system.cpu0.commit.committedOps              47219852                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    132662258                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.355940                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.266337                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    115505033     87.07%     87.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7647618      5.76%     92.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3750092      2.83%     95.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1783319      1.34%     97.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       851444      0.64%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       301060      0.23%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       329960      0.25%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       118599      0.09%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2375133      1.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    132662258                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1401395                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44472057                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10680232                       # Number of loads committed
system.cpu0.commit.membars                    1053855                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1054514      2.23%      2.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        33900579     71.79%     74.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28855      0.06%     74.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.14%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10688633     22.64%     96.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1480854      3.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         47219852                       # Class of committed instruction
system.cpu0.commit.refs                      12169945                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46518565                       # Number of Instructions Simulated
system.cpu0.committedOps                     47219852                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.025279                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.025279                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             94537335                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                81443                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7466907                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              61587743                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12032724                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 26344521                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                523807                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               148210                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1122298                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15707901                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10166191                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    117843129                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               174121                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64592888                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 156                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          907                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1209064                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.111616                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16111899                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           8849603                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.458979                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         134560685                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.486024                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885139                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                92438966     68.70%     68.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                25332702     18.83%     87.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13358793      9.93%     97.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2169980      1.61%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  316609      0.24%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  506569      0.38%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   27458      0.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  401387      0.30%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8221      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           134560685                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1804                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1225                       # number of floating regfile writes
system.cpu0.idleCycles                        6170949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              557099                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13416284                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.399745                       # Inst execution rate
system.cpu0.iew.exec_refs                    14742403                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1744041                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6406959                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             13614926                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            420837                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           224818                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1907399                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           59580511                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12998362                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           501221                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             56256804                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 68440                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11153860                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                523807                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11279594                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       111118                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           64870                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          267                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          420                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4127                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2934694                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       417686                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           420                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       280056                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        277043                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42093606                       # num instructions consuming a value
system.cpu0.iew.wb_count                     55478531                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.750069                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31573129                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.394215                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      55581732                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                72648220                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40642132                       # number of integer regfile writes
system.cpu0.ipc                              0.330548                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.330548                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1055413      1.86%      1.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40663436     71.64%     73.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29877      0.05%     73.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67169      0.12%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 75      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                715      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                46      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13194429     23.25%     96.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1745709      3.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            535      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              56758024                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2047                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4038                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1935                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2397                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     250832                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004419                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 185307     73.88%     73.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     73.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     92      0.04%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     73.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 48436     19.31%     93.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16893      6.73%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               40      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              55951396                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         248346021                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55476596                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         71939144                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  58034117                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 56758024                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1546394                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12360662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            22493                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        125376                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5256415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    134560685                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.421802                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.955246                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          101956451     75.77%     75.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           19166306     14.24%     90.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8465591      6.29%     96.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1898830      1.41%     97.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1648701      1.23%     98.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             530444      0.39%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             648490      0.48%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             140894      0.10%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             104978      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      134560685                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.403307                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           594686                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          122381                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            13614926                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1907399                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2980                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       140731634                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1090530                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               19277436                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             34271498                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                312532                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12739126                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7944778                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                50154                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             79026170                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              60695099                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           44456678                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26576620                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1257437                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                523807                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10157550                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10185185                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2024                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        79024146                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      65286146                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            409756                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3180898                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        409657                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   189913197                       # The number of ROB reads
system.cpu0.rob.rob_writes                  121202720                       # The number of ROB writes
system.cpu0.timesIdled                         209103                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  746                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.543182                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7648983                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8447884                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           551933                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10765321                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            701855                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         706753                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4898                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14669965                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1744                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1038                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           550063                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   9880831                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1954881                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1249964                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14164703                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            38810996                       # Number of instructions committed
system.cpu1.commit.committedOps              39435089                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    107349063                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.367354                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.274498                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     92720931     86.37%     86.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6620448      6.17%     92.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3212166      2.99%     95.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1618670      1.51%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       660681      0.62%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       214668      0.20%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       247139      0.23%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        99479      0.09%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1954881      1.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    107349063                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              985067                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36931352                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8822773                       # Number of loads committed
system.cpu1.commit.membars                     936104                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       936104      2.37%      2.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        28927681     73.36%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             56      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8823811     22.38%     98.10% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        747341      1.90%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         39435089                       # Class of committed instruction
system.cpu1.commit.refs                       9571152                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   38810996                       # Number of Instructions Simulated
system.cpu1.committedOps                     39435089                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.830794                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.830794                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             76988982                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1967                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7060387                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55676380                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6730898                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24193098                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                550546                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3949                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               986332                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14669965                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9165201                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     99420871                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                96058                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      59132103                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1104832                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.133526                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9476569                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8350838                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.538220                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         109449856                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.547255                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.919400                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                71108007     64.97%     64.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                22492948     20.55%     85.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12809786     11.70%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1999371      1.83%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  174538      0.16%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  484136      0.44%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     411      0.00%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  380194      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     465      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           109449856                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         416092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              592967                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12069554                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.449800                       # Inst execution rate
system.cpu1.iew.exec_refs                    12182587                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    798538                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                6457974                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12280068                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            369950                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           179228                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              931202                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           53529506                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11384049                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           513927                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49417747                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 78173                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8335508                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                550546                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8460221                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        43200                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             371                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3457295                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       182823                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            23                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       329038                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        263929                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37997752                       # num instructions consuming a value
system.cpu1.iew.wb_count                     48720637                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.743307                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28243996                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.443455                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      48846648                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                64015008                       # number of integer regfile reads
system.cpu1.int_regfile_writes               36059849                       # number of integer regfile writes
system.cpu1.ipc                              0.353258                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.353258                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           936575      1.88%      1.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             36635135     73.37%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  65      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11559872     23.15%     98.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             799931      1.60%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              49931674                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     205359                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004113                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 186250     90.69%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     90.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 19088      9.29%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   21      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49200458                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         209547839                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     48720637                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         67623939                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  52112015                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 49931674                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1417491                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14094417                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            29276                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        167527                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6239230                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    109449856                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.456206                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.999138                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           81646375     74.60%     74.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15419509     14.09%     88.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7846217      7.17%     95.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1800290      1.64%     97.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1389465      1.27%     98.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             523261      0.48%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             617713      0.56%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             117790      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              89236      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      109449856                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.454478                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           553547                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          104984                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12280068                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             931202                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    471                       # number of misc regfile reads
system.cpu1.numCycles                       109865948                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    31819083                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               16894690                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             28675824                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                315568                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7313485                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5027123                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                42041                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             71631264                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              54689579                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40410229                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24378607                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                993536                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                550546                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6910934                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11734405                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        71631264                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      53401594                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            371812                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2453279                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        371822                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   158991855                       # The number of ROB reads
system.cpu1.rob.rob_writes                  109349689                       # The number of ROB writes
system.cpu1.timesIdled                           4551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.977000                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8064057                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             8673174                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           603423                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11069911                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            535628                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         539461                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3833                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14716540                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1813                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1052                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           573406                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   9324622                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1763328                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1118311                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14626186                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            36639398                       # Number of instructions committed
system.cpu2.commit.committedOps              37197640                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     97186830                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.382744                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.279213                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     82871563     85.27%     85.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6746419      6.94%     92.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3082679      3.17%     95.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1604020      1.65%     97.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       613868      0.63%     97.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       220014      0.23%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       182936      0.19%     98.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       102003      0.10%     98.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1763328      1.81%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     97186830                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              768027                       # Number of function calls committed.
system.cpu2.commit.int_insts                 34801909                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8179955                       # Number of loads committed
system.cpu2.commit.membars                     837327                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       837327      2.25%      2.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        27469421     73.85%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             66      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8181007     21.99%     98.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        709723      1.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         37197640                       # Class of committed instruction
system.cpu2.commit.refs                       8890730                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   36639398                       # Number of Instructions Simulated
system.cpu2.committedOps                     37197640                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.723307                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.723307                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             66088276                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                30159                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7271926                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54260238                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6944553                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 24877559                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                573908                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 8131                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               881190                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14716540                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8766321                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     89635532                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                99770                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      58214330                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1207850                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.147489                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           9126029                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8599685                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.583425                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          99365486                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.598154                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.970198                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                61946419     62.34%     62.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                21703324     21.84%     84.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12621623     12.70%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1873093      1.89%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  181482      0.18%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  459486      0.46%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  214265      0.22%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  365330      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     464      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            99365486                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         414844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              616002                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11580898                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.476032                       # Inst execution rate
system.cpu2.iew.exec_refs                    11461547                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    762649                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                6556381                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11582025                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            357409                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           294836                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              910670                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           51776598                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10698898                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           499432                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             47498608                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 99013                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5770264                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                573908                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5923431                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        24269                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             359                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3402070                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       199895                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            31                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       307380                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        308622                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 36111826                       # num instructions consuming a value
system.cpu2.iew.wb_count                     46857075                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.745503                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 26921472                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.469602                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      46972297                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61786904                       # number of integer regfile reads
system.cpu2.int_regfile_writes               34622421                       # number of integer regfile writes
system.cpu2.ipc                              0.367201                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.367201                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           837809      1.75%      1.75% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             35535139     74.03%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  78      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10861481     22.63%     98.41% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             763437      1.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              47998040                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     247580                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005158                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 223547     90.29%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 24012      9.70%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   21      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              47407811                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         195661446                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     46857075                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         66355583                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50434271                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 47998040                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1342327                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14578958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            52300                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        224016                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6387463                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     99365486                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.483045                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.019661                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           72634046     73.10%     73.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14638998     14.73%     87.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7852998      7.90%     95.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1732988      1.74%     97.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1160787      1.17%     98.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             542615      0.55%     99.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             606789      0.61%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             112995      0.11%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              83270      0.08%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       99365486                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.481037                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           539143                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           95279                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11582025                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             910670                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    482                       # number of misc regfile reads
system.cpu2.numCycles                        99780330                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    41904658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               15402113                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             26989574                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                333099                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7501870                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3477930                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                31601                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69733579                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52992217                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38995106                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 24982424                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1119252                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                573908                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5462537                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12005532                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69733579                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      45442634                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            383278                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2234214                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        383295                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   147244949                       # The number of ROB reads
system.cpu2.rob.rob_writes                  105877235                       # The number of ROB writes
system.cpu2.timesIdled                           4713                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.657392                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7378511                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7878194                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           453225                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10094626                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            474208                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         476818                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2610                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13384251                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1959                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           999                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           451609                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   9211620                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1755545                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1109569                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12181729                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            36140314                       # Number of instructions committed
system.cpu3.commit.committedOps              36694227                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     92174254                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.398096                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.307089                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     78186695     84.82%     84.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6529113      7.08%     91.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2990312      3.24%     95.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1607853      1.74%     96.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       608099      0.66%     97.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       202404      0.22%     97.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       187476      0.20%     97.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       106757      0.12%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1755545      1.90%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     92174254                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              690787                       # Number of function calls committed.
system.cpu3.commit.int_insts                 34301520                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8010895                       # Number of loads committed
system.cpu3.commit.membars                     830886                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       830886      2.26%      2.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        27152253     74.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             54      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8011894     21.83%     98.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        699044      1.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         36694227                       # Class of committed instruction
system.cpu3.commit.refs                       8710938                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   36140314                       # Number of Instructions Simulated
system.cpu3.committedOps                     36694227                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.612489                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.612489                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             63828723                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1794                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6823081                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              50678539                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6110056                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 22715229                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                452048                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3515                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               845719                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13384251                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  8091822                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     85128323                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                88605                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      53618220                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 907328                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.141758                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8369785                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7852719                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.567892                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          93951775                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.578416                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.940000                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                59254396     63.07%     63.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20276382     21.58%     84.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11743639     12.50%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1679926      1.79%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  170036      0.18%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  466085      0.50%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     376      0.00%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  360501      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     434      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            93951775                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         464408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              486865                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                11008571                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.477236                       # Inst execution rate
system.cpu3.iew.exec_refs                    10831490                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    747019                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                6145876                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             10906264                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            349601                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           163933                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              882712                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           48844331                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10084471                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           413256                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             45058812                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                124280                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3883299                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                452048                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4060123                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         8988                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             313                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2895369                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       182669                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            19                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       256357                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        230508                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 34974848                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44604960                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.737677                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25800141                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.472429                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44711146                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58843459                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32876092                       # number of integer regfile writes
system.cpu3.ipc                              0.382777                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.382777                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           831318      1.83%      1.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33668363     74.04%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  73      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10224105     22.48%     98.35% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             748113      1.65%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45472068                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     280741                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.006174                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 269364     95.95%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     95.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 11362      4.05%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   15      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44921491                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         185216376                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44604960                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         60994444                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  47522245                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45472068                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1322086                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12150104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            39724                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        212517                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5533078                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     93951775                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.483994                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.035914                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           69027352     73.47%     73.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13497266     14.37%     87.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7316852      7.79%     95.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1613938      1.72%     97.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1110222      1.18%     98.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             535911      0.57%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             654317      0.70%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             114397      0.12%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              81520      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       93951775                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.481613                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           508881                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           91245                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            10906264                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             882712                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    432                       # number of misc regfile reads
system.cpu3.numCycles                        94416183                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    47268874                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               13709209                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             26575453                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                278218                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6554073                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2480218                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                14266                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             65754276                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              49844511                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           36589742                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22932098                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1184466                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                452048                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4469589                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10014289                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        65754276                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      45834758                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            351672                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1913940                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        351689                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   139292598                       # The number of ROB reads
system.cpu3.rob.rob_writes                   99573331                       # The number of ROB writes
system.cpu3.timesIdled                           4596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           851719                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 9051                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              914621                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7906347                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3038311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5982551                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       370975                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        93387                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3170192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2298796                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6648739                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2392183                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2952770                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       356155                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2588701                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2752                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2368                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79764                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79702                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2952771                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            40                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9015023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9015023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    216872128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               216872128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3826                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3037695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3037695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3037695                       # Request fanout histogram
system.membus.respLayer1.occupancy        16024054465                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8090922786                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                598                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          300                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    70070018.333333                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   157514993.952624                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          300    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        49500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    553886500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            300                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    49890015500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  21021005500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8760481                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8760481                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8760481                       # number of overall hits
system.cpu2.icache.overall_hits::total        8760481                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5840                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5840                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5840                       # number of overall misses
system.cpu2.icache.overall_misses::total         5840                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    370740000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    370740000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    370740000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    370740000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8766321                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8766321                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8766321                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8766321                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000666                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000666                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000666                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000666                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63482.876712                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63482.876712                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63482.876712                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63482.876712                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          516                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    32.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5548                       # number of writebacks
system.cpu2.icache.writebacks::total             5548                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          292                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          292                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          292                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          292                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5548                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5548                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5548                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5548                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    349530500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    349530500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    349530500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    349530500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000633                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000633                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000633                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000633                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63001.171593                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63001.171593                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63001.171593                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63001.171593                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5548                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8760481                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8760481                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5840                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5840                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    370740000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    370740000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8766321                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8766321                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000666                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000666                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63482.876712                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63482.876712                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          292                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          292                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5548                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5548                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    349530500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    349530500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000633                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000633                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63001.171593                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63001.171593                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8910799                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5580                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1596.917384                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17538190                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17538190                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8647660                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8647660                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8647660                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8647660                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2098432                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2098432                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2098432                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2098432                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 162636548494                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 162636548494                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 162636548494                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 162636548494                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10746092                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10746092                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10746092                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10746092                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.195274                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.195274                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.195274                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.195274                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 77503.845011                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77503.845011                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 77503.845011                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77503.845011                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2118019                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        22855                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            27110                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            309                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.126854                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.964401                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       608765                       # number of writebacks
system.cpu2.dcache.writebacks::total           608765                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1494664                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1494664                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1494664                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1494664                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       603768                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       603768                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       603768                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       603768                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54305480500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54305480500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54305480500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54305480500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.056185                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056185                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.056185                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056185                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 89944.284063                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89944.284063                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 89944.284063                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89944.284063                       # average overall mshr miss latency
system.cpu2.dcache.replacements                608765                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8498871                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8498871                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1816948                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1816948                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 135675346500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 135675346500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10315819                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10315819                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.176132                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.176132                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74672.113071                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74672.113071                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1233040                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1233040                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       583908                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       583908                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  51889110000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  51889110000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.056603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.056603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 88865.215068                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88865.215068                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       148789                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        148789                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       281484                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       281484                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  26961201994                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  26961201994                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       430273                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       430273                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.654199                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.654199                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 95782.360610                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 95782.360610                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       261624                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       261624                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19860                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19860                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2416370500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2416370500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.046157                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.046157                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 121670.216516                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 121670.216516                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       272127                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       272127                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         7681                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7681                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    129847000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    129847000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       279808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       279808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.027451                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.027451                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 16904.960292                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 16904.960292                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          156                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         7525                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7525                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    113241000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    113241000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.026893                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.026893                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15048.637874                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15048.637874                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       278612                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       278612                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          775                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          775                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      8930500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      8930500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       279387                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       279387                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.002774                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.002774                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 11523.225806                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11523.225806                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          750                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          750                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      8266500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      8266500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.002684                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002684                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data        11022                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        11022                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1091000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1091000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1005000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1005000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          323                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            323                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          729                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          729                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     14095000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     14095000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1052                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1052                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.692966                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.692966                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 19334.705075                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 19334.705075                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          728                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          728                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     13366000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     13366000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.692015                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.692015                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 18359.890110                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 18359.890110                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.291528                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9813953                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           611425                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.050951                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.291528                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.977860                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.977860                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23224075                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23224075                       # Number of data accesses
system.cpu3.numPwrStateTransitions                546                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          274                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    86507540.145985                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   171055714.457453                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          274    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       110000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    553977500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            274                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    47207955000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  23703066000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      8086136                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8086136                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      8086136                       # number of overall hits
system.cpu3.icache.overall_hits::total        8086136                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5686                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5686                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5686                       # number of overall misses
system.cpu3.icache.overall_misses::total         5686                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    393961999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    393961999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    393961999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    393961999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      8091822                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8091822                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      8091822                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8091822                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000703                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000703                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000703                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000703                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 69286.317095                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 69286.317095                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 69286.317095                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 69286.317095                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1522                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    72.476190                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5438                       # number of writebacks
system.cpu3.icache.writebacks::total             5438                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          248                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          248                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          248                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          248                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5438                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5438                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5438                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5438                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    376464999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    376464999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    376464999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    376464999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000672                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000672                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000672                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000672                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 69228.576499                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 69228.576499                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 69228.576499                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 69228.576499                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5438                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      8086136                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8086136                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5686                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5686                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    393961999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    393961999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      8091822                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8091822                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000703                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000703                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 69286.317095                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 69286.317095                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          248                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          248                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5438                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5438                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    376464999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    376464999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000672                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000672                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 69228.576499                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 69228.576499                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8122823                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5470                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1484.976782                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16189082                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16189082                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8166471                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8166471                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8166471                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8166471                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2032670                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2032670                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2032670                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2032670                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 159463620999                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 159463620999                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 159463620999                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 159463620999                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10199141                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10199141                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10199141                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10199141                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.199298                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.199298                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.199298                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.199298                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 78450.324450                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 78450.324450                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 78450.324450                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 78450.324450                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       889194                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        14122                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10411                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            240                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    85.409087                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    58.841667                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       540289                       # number of writebacks
system.cpu3.dcache.writebacks::total           540289                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1498322                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1498322                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1498322                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1498322                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       534348                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       534348                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       534348                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       534348                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  46745412000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  46745412000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  46745412000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  46745412000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052391                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052391                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052391                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052391                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 87481.214489                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87481.214489                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 87481.214489                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87481.214489                       # average overall mshr miss latency
system.cpu3.dcache.replacements                540289                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      8029650                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8029650                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1747699                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1747699                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 131354455000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 131354455000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9777349                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9777349                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.178750                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.178750                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75158.511277                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75158.511277                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1233198                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1233198                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       514501                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       514501                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  44222879000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  44222879000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.052622                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.052622                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85952.950529                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85952.950529                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       136821                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        136821                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       284971                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       284971                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  28109165999                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  28109165999                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       421792                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       421792                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.675620                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.675620                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 98638.689547                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98638.689547                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       265124                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       265124                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19847                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19847                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2522533000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2522533000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.047054                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.047054                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127098.957021                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127098.957021                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       268796                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       268796                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         8772                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         8772                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    157997000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    157997000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       277568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       277568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.031603                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.031603                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 18011.513908                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18011.513908                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          209                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          209                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         8563                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8563                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    130392500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    130392500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030850                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030850                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15227.431975                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15227.431975                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       276697                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       276697                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          499                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          499                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      4300500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4300500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       277196                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       277196                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001800                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001800                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8618.236473                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8618.236473                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          480                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          480                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      3865500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3865500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001732                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001732                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8053.125000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8053.125000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       553500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       553500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       508500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       508500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          365                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            365                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          634                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          634                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     14753500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     14753500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          999                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          999                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.634635                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.634635                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 23270.504732                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 23270.504732                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          634                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          634                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     14119500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     14119500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.634635                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.634635                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 22270.504732                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 22270.504732                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.807169                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9258496                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           542964                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.051768                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.807169                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962724                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962724                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22052747                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22052747                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 98                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           49                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11128357.142857                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11645884.697412                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           49    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       110000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     47999000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             49                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    70365731500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    545289500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9845544                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9845544                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9845544                       # number of overall hits
system.cpu0.icache.overall_hits::total        9845544                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       320646                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        320646                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       320646                       # number of overall misses
system.cpu0.icache.overall_misses::total       320646                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7598214500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7598214500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7598214500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7598214500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10166190                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10166190                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10166190                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10166190                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031540                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031540                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031540                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031540                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23696.582836                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23696.582836                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23696.582836                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23696.582836                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2838                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.300000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       282403                       # number of writebacks
system.cpu0.icache.writebacks::total           282403                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        38231                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        38231                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        38231                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        38231                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       282415                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       282415                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       282415                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       282415                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6616614500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6616614500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6616614500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6616614500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.027780                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.027780                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.027780                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.027780                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23428.693589                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23428.693589                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23428.693589                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23428.693589                       # average overall mshr miss latency
system.cpu0.icache.replacements                282403                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9845544                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9845544                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       320646                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       320646                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7598214500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7598214500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10166190                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10166190                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031540                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031540                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23696.582836                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23696.582836                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        38231                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        38231                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       282415                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       282415                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6616614500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6616614500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.027780                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027780                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23428.693589                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23428.693589                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999146                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10128192                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           282447                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            35.858735                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999146                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20614795                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20614795                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10704592                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10704592                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10704592                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10704592                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2658441                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2658441                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2658441                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2658441                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 184146936518                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 184146936518                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 184146936518                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 184146936518                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13363033                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13363033                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13363033                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13363033                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.198940                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.198940                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.198940                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.198940                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 69268.769372                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69268.769372                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 69268.769372                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69268.769372                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7769855                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3043                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           132688                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             33                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.557330                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.212121                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1129370                       # number of writebacks
system.cpu0.dcache.writebacks::total          1129370                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1539965                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1539965                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1539965                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1539965                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1118476                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1118476                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1118476                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1118476                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  84125152523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  84125152523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  84125152523                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  84125152523                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083699                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083699                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083699                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083699                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 75214.088208                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75214.088208                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 75214.088208                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75214.088208                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1129370                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9954464                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9954464                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2284614                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2284614                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 153185922000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 153185922000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12239078                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12239078                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.186666                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.186666                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67051.117607                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67051.117607                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1211584                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1211584                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1073030                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1073030                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  80650361000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  80650361000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087672                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087672                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 75161.329133                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 75161.329133                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       750128                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        750128                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       373827                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       373827                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  30961014518                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  30961014518                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1123955                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1123955                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.332600                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.332600                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82821.771884                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82821.771884                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       328381                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       328381                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45446                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45446                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3474791523                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3474791523                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040434                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040434                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 76459.787946                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76459.787946                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       353073                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       353073                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        17982                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        17982                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    238030000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    238030000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       371055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       371055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.048462                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048462                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13237.126015                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13237.126015                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5885                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5885                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12097                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12097                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    181965000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    181965000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032602                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032602                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15042.159213                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15042.159213                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       355636                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       355636                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1318                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1318                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     26289500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     26289500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       356954                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       356954                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.003692                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003692                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19946.509863                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19946.509863                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1313                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1313                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     24976500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     24976500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.003678                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003678                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 19022.467631                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19022.467631                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7924                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7924                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          869                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          869                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     22198500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     22198500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8793                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8793                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.098829                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.098829                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25544.879171                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25544.879171                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          869                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          869                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     21329500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     21329500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.098829                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.098829                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24544.879171                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24544.879171                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.991526                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12555727                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1130480                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.106545                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.991526                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999735                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999735                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29330118                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29330118                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              244425                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              354550                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1965                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              145093                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2075                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              112475                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1691                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              112317                       # number of demand (read+write) hits
system.l2.demand_hits::total                   974591                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             244425                       # number of overall hits
system.l2.overall_hits::.cpu0.data             354550                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1965                       # number of overall hits
system.l2.overall_hits::.cpu1.data             145093                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2075                       # number of overall hits
system.l2.overall_hits::.cpu2.data             112475                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1691                       # number of overall hits
system.l2.overall_hits::.cpu3.data             112317                       # number of overall hits
system.l2.overall_hits::total                  974591                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             37977                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            773907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3374                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            593586                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3473                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            496506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3747                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            428387                       # number of demand (read+write) misses
system.l2.demand_misses::total                2340957                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            37977                       # number of overall misses
system.l2.overall_misses::.cpu0.data           773907                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3374                       # number of overall misses
system.l2.overall_misses::.cpu1.data           593586                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3473                       # number of overall misses
system.l2.overall_misses::.cpu2.data           496506                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3747                       # number of overall misses
system.l2.overall_misses::.cpu3.data           428387                       # number of overall misses
system.l2.overall_misses::total               2340957                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3152751500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  77963247371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    297721000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  61312352600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    315860000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  51745395132                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    347645499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  44351367721                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     239486340823                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3152751500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  77963247371                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    297721000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  61312352600                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    315860000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  51745395132                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    347645499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  44351367721                       # number of overall miss cycles
system.l2.overall_miss_latency::total    239486340823                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          282402                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1128457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          738679                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5548                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          608981                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5438                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          540704                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3315548                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         282402                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1128457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         738679                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5548                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         608981                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5438                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         540704                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3315548                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.134479                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.685810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.631954                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.803578                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.625991                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.815306                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.689040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.792276                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.706054                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.134479                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.685810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.631954                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.803578                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.625991                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.815306                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.689040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.792276                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.706054                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83017.392106                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100739.814178                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88239.774748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103291.439825                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90947.307803                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 104219.073147                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92779.690152                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 103531.077556                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102302.750893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83017.392106                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100739.814178                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88239.774748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103291.439825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90947.307803                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 104219.073147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92779.690152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 103531.077556                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102302.750893                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             103461                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4129                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.057157                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    470787                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              356156                       # number of writebacks
system.l2.writebacks::total                    356156                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          12425                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            786                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3979                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            713                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           2074                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            471                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1434                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               21927                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         12425                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           786                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3979                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           713                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          2074                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           471                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1434                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              21927                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        37932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       761482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       589607                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       494432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       426953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2319030                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        37932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       761482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       589607                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       494432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       426953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       725717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3044747                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2770710000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  69575983395                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    218497500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  55191211113                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    239385000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  46679017640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    282547499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  39991802228                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 214949154375                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2770710000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  69575983395                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    218497500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  55191211113                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    239385000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  46679017640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    282547499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  39991802228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  58540541415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 273489695790                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.134319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.674799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.484735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.798191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.497477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.811901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.602427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.789624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.699441                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.134319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.674799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.484735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.798191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.497477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.811901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.602427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.789624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.918324                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73044.131604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91369.176678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84427.163833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93606.777248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86733.695652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 94409.378115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86247.710317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 93667.926512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92689.251271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73044.131604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91369.176678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84427.163833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93606.777248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86733.695652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 94409.378115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86247.710317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 93667.926512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80665.798672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89823.455213                       # average overall mshr miss latency
system.l2.replacements                        5315868                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       465292                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           465292                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       465292                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       465292                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2648431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2648431                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2648431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2648431                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       725717                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         725717                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  58540541415                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  58540541415                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80665.798672                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80665.798672                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             133                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             131                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              67                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              58                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  389                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           262                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                368                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      7817500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1024500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       939000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       481000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10262000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          395                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              757                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.663291                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.220238                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.361905                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.348315                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.486129                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 29837.786260                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 27689.189189                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 24710.526316                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 15516.129032                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 27885.869565                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          262                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           368                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      5317000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       746000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       771500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       624000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7458500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.663291                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.220238                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.361905                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.348315                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.486129                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20293.893130                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20162.162162                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20302.631579                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20129.032258                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20267.663043                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           288                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            81                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           107                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            82                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                558                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          628                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          116                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          182                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           60                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              986                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      8579500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2242000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3594000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       738500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     15154000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          916                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          197                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          289                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1544                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.685590                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.588832                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.629758                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.422535                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.638601                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13661.624204                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 19327.586207                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 19747.252747                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 12308.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 15369.168357                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          628                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          113                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          182                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           60                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          983                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     12740000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2419500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      3625500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1194500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     19979500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.685590                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.573604                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.629758                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.422535                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.636658                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20286.624204                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21411.504425                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19920.329670                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19908.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20325.025432                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            16629                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2457                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              889                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21135                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          28164                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          17226                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          18507                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          18749                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               82646                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3183564500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2123819500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2381954000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2492093499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10181431499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        19683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19667                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.628759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.941018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.954731                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.796350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113036.660276                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 123291.507024                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 128705.570865                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 132918.742280                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123193.276130                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1020                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1067                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          520                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          343                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2950                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        27144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16159                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        17987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        18406                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79696                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2861597000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1919480000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2178289500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2289187499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9248553999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.605988                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.820962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.914578                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.937264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.767925                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105422.819039                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118787.053654                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 121103.547006                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124371.808052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116047.907034                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        244425                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1965                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1691                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             250156                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        37977                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3374                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3473                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3747                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            48571                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3152751500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    297721000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    315860000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    347645499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4113977999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       282402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5548                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         298727                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.134479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.631954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.625991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.689040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.162593                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83017.392106                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88239.774748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90947.307803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92779.690152                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84700.294394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          786                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          713                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          471                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2015                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        37932                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2588                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2760                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3276                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        46556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2770710000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    218497500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    239385000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    282547499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3511139999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.134319                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.484735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.497477                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.602427                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.155848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73044.131604                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84427.163833                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86733.695652                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86247.710317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75417.561625                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       337921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       142636                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       111315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       111428                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            703300                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       745743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       576360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       477999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       409638                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2209740                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  74779682871                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  59188533100                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  49363441132                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  41859274222                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 225190931325                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1083664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       718996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       589314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       521066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2913040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.688168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.801618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.811111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.786154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.758568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100275.407038                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102693.686411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 103271.013395                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 102186.013558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101908.338232                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        11405                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2912                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1554                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1091                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        16962                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       734338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       573448                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       476445                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       408547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2192778                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  66714386395                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  53271731113                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  44500728140                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  37702614729                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 202189460377                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.677644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.797568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.808474                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.784060                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.752746                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90849.699178                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92897.230635                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 93401.605936                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 92284.644677                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92206.990574                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          162                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               162                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           99                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              99                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4679500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4679500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          261                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           261                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.379310                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.379310                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 47267.676768                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 47267.676768                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           59                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           59                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           40                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           40                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       758000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       758000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.153257                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.153257                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18950                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18950                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999858                       # Cycle average of tags in use
system.l2.tags.total_refs                     7122868                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5316153                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.339854                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.885503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.846702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.400653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.041896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.829807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.043504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.719483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.046075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.290750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     9.895484                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.420086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.162510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.091091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.073742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.067043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.154617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56770801                       # Number of tag accesses
system.l2.tags.data_accesses                 56770801                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2427648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      48752000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        165632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37736832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        176640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31644672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        209664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      27327680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     45637440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          194078208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2427648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       165632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       176640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       209664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2979584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22793920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22793920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          37932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         761750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         589638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         494448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         426995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       713085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3032472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       356155                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             356155                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         34235130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        687509492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2335772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        532171607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2491009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        446258869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2956720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        385379869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    643587405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2736925872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     34235130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2335772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2491009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2956720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42018631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      321443968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            321443968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      321443968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        34235130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       687509492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2335772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       532171607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2491009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       446258869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2956720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       385379869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    643587405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3058369841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    351136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     37933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    749713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    588351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    492799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    425424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    709464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000342849750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21623                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21623                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5194558                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             331085                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3032473                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     356155                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3032473                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   356155                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  20165                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5019                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            144107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            139705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            146852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            144720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            146049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            323665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            293940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            217457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            202001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            242129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           232705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           220201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           158156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           135581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           119074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           145966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  98526467578                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15061540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            155007242578                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32707.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51457.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1925341                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  319946                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3032473                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               356155                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  573084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  573673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  455205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  348308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  275725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  208764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  155808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  116889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   88326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   65439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  49925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  40070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  25162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  15234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   9668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1118176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.511977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.189659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.467726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       653728     58.46%     58.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       217511     19.45%     77.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77379      6.92%     84.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        52272      4.67%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25621      2.29%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17118      1.53%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12350      1.10%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9180      0.82%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        53017      4.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1118176                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     139.313278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.458350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    184.382219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8751     40.47%     40.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         3851     17.81%     58.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         5467     25.28%     83.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1868      8.64%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          229      1.06%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           73      0.34%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           77      0.36%     93.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           92      0.43%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          141      0.65%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          170      0.79%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          186      0.86%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          172      0.80%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          139      0.64%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           76      0.35%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           82      0.38%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           81      0.37%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           61      0.28%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           32      0.15%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           14      0.06%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           14      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           14      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           10      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            6      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            6      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21623                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.239282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.744665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19222     88.90%     88.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              449      2.08%     90.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1394      6.45%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              392      1.81%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              109      0.50%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               34      0.16%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21623                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              192787712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1290560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22473088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               194078272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22793920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2718.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       316.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2736.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    321.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   70911106500                       # Total gap between requests
system.mem_ctrls.avgGap                      20926.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2427712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     47981632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       165632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37654464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       176640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31539136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       209664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     27227136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     45405696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22473088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 34236032.224102370441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 676645623.252272725105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2335772.319510108326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 531010038.622910201550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2491009.119724845048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 444770580.866407155991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2956719.520369055215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 383961979.619500875473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 640319309.462488174438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 316919537.796529531479                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        37933                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       761750                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       589638                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       494448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       426995                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       713085                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       356155                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1203018016                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  38114056787                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    109588272                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  30748612817                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    123381014                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26184798444                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    145191537                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  22303012356                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  36075583335                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1747724829487                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31714.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50034.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42344.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52148.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44703.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     52957.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44319.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     52232.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50590.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4907202.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4116559860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2188026225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10394504820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          946203300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5598141120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31998669120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        283584480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55525688925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        783.033274                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    464799837                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2368080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  68078141163                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3867116820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2055451695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11113367160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          886757940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5598141120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31659502020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        569198880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55749535635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        786.190000                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1219697758                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2368080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67323243242                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                616                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          309                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    51709388.349515                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   127716495.797935                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          309    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    553956500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            309                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    54932820000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  15978201000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9159572                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9159572                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9159572                       # number of overall hits
system.cpu1.icache.overall_hits::total        9159572                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5629                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5629                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5629                       # number of overall misses
system.cpu1.icache.overall_misses::total         5629                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    350514500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    350514500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    350514500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    350514500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9165201                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9165201                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9165201                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9165201                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000614                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000614                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000614                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000614                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62269.408421                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62269.408421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62269.408421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62269.408421                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          324                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5339                       # number of writebacks
system.cpu1.icache.writebacks::total             5339                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          290                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          290                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          290                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          290                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5339                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5339                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5339                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5339                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    329805000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    329805000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    329805000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    329805000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000583                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000583                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000583                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000583                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61772.803896                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61772.803896                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61772.803896                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61772.803896                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5339                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9159572                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9159572                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5629                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5629                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    350514500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    350514500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9165201                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9165201                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000614                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000614                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62269.408421                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62269.408421                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          290                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          290                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5339                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5339                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    329805000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    329805000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61772.803896                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61772.803896                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9226746                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5371                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1717.882331                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18335741                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18335741                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9226968                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9226968                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9226968                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9226968                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2155773                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2155773                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2155773                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2155773                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 163725786995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 163725786995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 163725786995                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 163725786995                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11382741                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11382741                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11382741                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11382741                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.189390                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.189390                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.189390                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.189390                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75947.600696                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75947.600696                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75947.600696                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75947.600696                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3695712                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         7567                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            51566                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            138                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.669550                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    54.833333                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       738418                       # number of writebacks
system.cpu1.dcache.writebacks::total           738418                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1423227                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1423227                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1423227                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1423227                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       732546                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       732546                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       732546                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       732546                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  64449364499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  64449364499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  64449364499                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  64449364499                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.064356                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064356                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.064356                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064356                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87979.955524                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87979.955524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87979.955524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87979.955524                       # average overall mshr miss latency
system.cpu1.dcache.replacements                738418                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9055966                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9055966                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1891785                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1891785                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 139648977000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 139648977000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10947751                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10947751                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.172801                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.172801                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73818.630024                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73818.630024                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1179175                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1179175                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       712610                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       712610                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  62274390000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  62274390000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.065092                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065092                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87389.160972                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87389.160972                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       171002                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        171002                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       263988                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       263988                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24076809995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24076809995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       434990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       434990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.606883                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.606883                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 91204.183505                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91204.183505                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       244052                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       244052                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        19936                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19936                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2174974499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2174974499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.045831                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045831                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 109097.838032                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109097.838032                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       303743                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       303743                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         9003                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         9003                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    145785500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    145785500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       312746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       312746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.028787                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.028787                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 16192.991225                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16192.991225                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         8853                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8853                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    125385000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    125385000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028307                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028307                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14162.995595                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14162.995595                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       311654                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       311654                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          628                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          628                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6308500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6308500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       312282                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       312282                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.002011                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.002011                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10045.382166                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10045.382166                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          603                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          603                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5794500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5794500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001931                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001931                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9609.452736                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9609.452736                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1064500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1064500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       975500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       975500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          731                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          731                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13109000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13109000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1038                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1038                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.704239                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.704239                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 17932.968536                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 17932.968536                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          731                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          731                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12378000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12378000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.704239                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.704239                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 16932.968536                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 16932.968536                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.352020                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10587731                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           741489                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.279013                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.352020                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.979751                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979751                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24759073                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24759073                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  70911021000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3219566                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       821448                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2850277                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4959712                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1235655                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3139                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2926                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6065                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          220                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           104934                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          104934                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        298741                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2920828                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          261                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          261                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       847220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3392153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2220205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1830919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1625256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9964728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     36147456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    144500864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       683392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94534208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       710144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     77935808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       696064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     69183552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              424391488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6564463                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23381248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9883725                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.313630                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.608093                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7268413     73.54%     73.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2365671     23.94%     97.47% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  58921      0.60%     98.07% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 146557      1.48%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  44163      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9883725                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6641003865                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         919269918                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8690043                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         816179974                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8405849                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1698663291                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         423748230                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1114661216                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8412470                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
