regcontrol_addr	,	V_42
tmp	,	V_22
enable	,	V_34
PCAP_RC_SHIFT	,	V_10
PCTL_PLL_PLLCTL_UPD	,	V_44
si_pmu_pll_init	,	F_25
val	,	V_39
ai_corereg	,	F_11
si_pmu_chipcontrol	,	F_10
si_pmu_res_init	,	F_26
pllcontrol_data	,	V_25
PMURES_BIT	,	F_2
delay	,	V_32
PCAP_RC_MASK	,	V_9
PMU_XTALFREQ_REG_MEASURE_SHIFT	,	V_61
alp_hz	,	V_59
SI_CC_IDX	,	V_36
max_res_mask	,	V_53
si_pmu_swreg_init	,	F_24
si_pmu_spuravoid	,	F_17
chipcregs	,	V_19
min_res_mask	,	V_54
si_pmu_measure_alpclk	,	F_28
offsetof	,	F_12
u16	,	T_5
RES4313_XTAL_PU_RSRC	,	V_16
cc	,	V_20
chip	,	V_11
u8	,	T_4
OR_REG	,	F_22
RES4313_ALP_AVAIL_RSRC	,	V_17
spuravoid	,	V_21
si_pmu_fast_pwrup_delay	,	F_6
uint	,	T_2
udelay	,	F_29
W_REG	,	F_4
CC_CAP_PMU	,	V_47
si_pmu_init	,	F_20
mdelay	,	F_27
__iomem	,	T_3
BCM4313_CHIP_ID	,	V_14
origidx	,	V_35
EXT_ILP_HZ	,	V_63
chipcontrol_data	,	V_41
si_pmu_res_masks	,	F_1
PMU_XTALFREQ_REG_ILPCTR_MASK	,	V_62
pllcontrol_addr	,	V_23
u32	,	T_1
reg	,	V_37
AND_REG	,	F_21
xtalfreq	,	V_52
BCM43224_CHIP_ID	,	V_12
ai_restore_core	,	F_19
si_pmu_alp_clock	,	F_16
ilp_ctr	,	V_58
pmucaps	,	V_8
PMU1_PLL0_PLLCTL2	,	V_27
pmucontrol	,	V_31
si_pmu_spuravoid_pllupdate	,	F_3
PMU1_PLL0_PLLCTL3	,	V_28
PMU1_PLL0_PLLCTL0	,	V_24
RES4313_BB_PU_RSRC	,	V_15
PMU1_PLL0_PLLCTL1	,	V_26
ai_switch_core	,	F_18
si_pub	,	V_1
max_mask	,	V_6
R_REG	,	F_5
ALP_CLOCK	,	V_45
si_pmu_regcontrol	,	F_13
si_pmu_pllupd	,	F_15
PCTL_NOILP_ON_WAIT	,	V_51
CC_CORE_ID	,	V_49
si_pmu_sprom_enable	,	F_7
PMU1_PLL0_PLLCTL4	,	V_29
PMU1_PLL0_PLLCTL5	,	V_30
pmax	,	V_4
PST_EXTLPOAVAIL	,	V_57
min_mask	,	V_5
regcontrol_data	,	V_43
chipcontrol_addr	,	V_40
cccaps	,	V_46
sih	,	V_2
pmin	,	V_3
si_pmu_pllcontrol	,	F_14
BCM43225_CHIP_ID	,	V_13
ai_setcoreidx	,	F_9
pmustatus	,	V_56
pmurev	,	V_50
mask	,	V_38
PMU_MAX_TRANSITION_DLY	,	V_33
si_pmu_chip_init	,	F_23
intr_val	,	V_48
RES4313_BB_PLL_PWRSW_RSRC	,	V_18
pmu_xtalfreq	,	V_60
ai_coreidx	,	F_8
rsrcs	,	V_7
alp_khz	,	V_55
