{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/1235_US20240143524A1.pdf"}, "page_content": "memory.\n\n[0052] Alternatively, the software processor 104 may include other types of processors such as a computer pro- cessing having a x86 or x64 architecture arranged to operate an x86/x64 operation system and to execute x86/x64 instructions/instruction sets.\n\non\n\n[0053]\n\nReferring to FIG. 1, the processor 100 also includes\n\na hardware processor 102, which may be implemented in any know FPGA or ASIC technology as described earlier. Without wishing to be bound by theory, the functional units and modules of the hardware processor in accordance with the embodiments disclosed herein may be implemented. electronic circuitries including but not limited to application specific integrated circuits (ASIC), field programmable gate arrays (FPGA), microcontrollers, and other programmable logic devices configured or programmed according to the teachings of the present disclosure. On the other hand, Computer instructions or software codes running in the computing devices, or computer processors, can readily be prepared by practitioners skilled in the software or electronic art based on the teachings of the present disclosure, may be implemented as the software processor in computing\n\ndevices.\n\nthe hardware\n\nIn this\n\n[0054]", "type": "Document"}}