Two layer enclosure iso-dense via enclosure rule is defined.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M10
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 110 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.064 may be too small: wire/via-down 0.100, wire/via-up 0.064. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.080 may be too small: wire/via-down 0.080, wire/via-up 0.120. (ZRT-026)
Via on layer (VIA10) needs more than one tracks
Warning: Layer M10 pitch 0.126 may be too small: wire/via-down 0.126, wire/via-up 0.320. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M12 pitch 0.900 may be too small: wire/via-down 0.900, wire/via-up 2.475. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer AP pitch 3.600 may be too small: wire/via-down 4.500, wire/via-up 3.600. (ZRT-026)
Transition layer name: M8(7)
14 masters (14 pins) have donut holes


Start checking for open nets ... 

Total number of nets = 596, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 596 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  178  Alloctr  179  Proc 6122 
Printing options for 'route.common.*'
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_within_pins_by_layer_name                :	 {M1 via_wire_standard_cell_pins}
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	 {M4 3} {M5 3} {M6 3} {M7 3} {M8 3}
common.global_max_layer_mode                            :	 allow_pin_connection
common.global_min_layer_mode                            :	 allow_pin_connection
common.interactive_mode_clear_timing                    :	 true                
common.net_max_layer_mode                               :	 allow_pin_connection
common.net_min_layer_mode                               :	 soft                
common.post_detail_route_redundant_via_insertion        :	 off                 
common.reshield_modified_nets                           :	 reshield            
common.verbose_level                                    :	 0                   
common.via_array_mode                                   :	 rotate              

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_on_pg                              :	 false               
detail.check_port_min_area_min_length                   :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 early_routing       
detail.eco_max_number_of_iterations                     :	 3                   
detail.eco_route_special_design_rule_fixing_stage       :	 early_routing       
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.group_route_special_design_rule_fixing_stage     :	 early_routing       
detail.hop_layers_to_fix_antenna                        :	 true                
detail.incremental_detail_route_special_design_rule_fixing_stage:	 early_routing       
detail.timing_driven                                    :	 true                
detail.use_default_width_for_min_area_min_len_stub      :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 4 threads for routing. (ZRT-444)
Checked	1/2 Partitions, Violations =	1
Checked	2/2 Partitions, Violations =	12

Check local double pattern cycle DRC:
Checked	1/2 Partitions, Violations =	12
Checked	2/2 Partitions, Violations =	13
Information: Filtered 12 drcs of internal-only type. (ZRT-323)
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  546  Alloctr  548  Proc 6122 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 6 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Diff net via-cut spacing : 4
	Less than NDR width : 1
	Local double pattern cycle : 1


Total Wire Length =                    3114 micron
Total Number of Contacts =             5605
Total Number of Wires =                4095
Total Number of PtConns =              2001
Total Number of Routed Wires =       4095
Total Routed Wire Length =           2916 micron
Total Number of Routed Contacts =       5605
	Layer                      M1 :          0 micron
	Layer                      M2 :        677 micron
	Layer                      M3 :       1101 micron
	Layer                      M4 :        640 micron
	Layer                      M5 :        126 micron
	Layer                      M6 :         91 micron
	Layer                      M7 :        210 micron
	Layer                      M8 :        151 micron
	Layer                      M9 :         52 micron
	Layer                     M10 :         66 micron
	Layer                     M11 :          0 micron
	Layer                     M12 :          0 micron
	Layer                      AP :          0 micron
	Via               VIA910_1cut :          6
	Via         VIA910_FBDS27_1x2 :         22
	Via                VIA89_1cut :          5
	Via              VIA89_PBS20B :          1
	Via         VIA89_FBDS29B_2x1 :          1
	Via          VIA89_FBDS27_2x1 :         12
	Via     VIA89_FBDS27(rot)_1x2 :          2
	Via                VIA78_1cut :         34
	Via            VIA78_1cut_W2A :          1
	Via             VIA78_1cut_W4 :          2
	Via              VIA78_LONG_H :        105
	Via              VIA78_LONG_V :          2
	Via               VIA78_FBR20 :         27
	Via          VIA78_FBR20(rot) :         19
	Via              VIA78_PBR10B :         10
	Via               VIA78_PBR20 :          2
	Via              VIA78_PBR20B :          2
	Via               VIA78_FBS10 :          2
	Via    VIA78_PBDS40B(rot)_2x1 :          1
	Via                VIA67_1cut :         48
	Via             VIA67_1cut_W4 :          1
	Via              VIA67_LONG_H :         10
	Via              VIA67_LONG_V :          6
	Via               VIA67_FBR20 :         58
	Via          VIA67_FBR20(rot) :         10
	Via              VIA67_PBR10B :          7
	Via               VIA67_PBR20 :          5
	Via              VIA67_PBR20B :          2
	Via               VIA67_FBS10 :          8
	Via              VIA67_PBS10B :          5
	Via     VIA67_FBDS10(rot)_1x2 :          8
	Via                VIA56_1cut :         50
	Via            VIA56_1cut_W2A :          1
	Via              VIA56_LONG_H :          1
	Via              VIA56_LONG_V :         12
	Via               VIA56_FBR20 :         51
	Via          VIA56_FBR20(rot) :         20
	Via              VIA56_PBR10B :         16
	Via               VIA56_PBR20 :         15
	Via              VIA56_PBR20B :          5
	Via               VIA56_FBS10 :          6
	Via              VIA56_PBS10U :          1
	Via              VIA56_PBS10B :         10
	Via            VIA56_1cut_FAT :          5
	Via          VIA56_FBDS10_1x2 :          2
	Via                VIA45_1cut :         68
	Via            VIA45_1cut_W2B :          1
	Via              VIA45_LONG_H :         11
	Via               VIA45_FBR20 :         36
	Via          VIA45_FBR20(rot) :         40
	Via              VIA45_PBR10B :          8
	Via               VIA45_PBR20 :         22
	Via              VIA45_PBR20B :          3
	Via               VIA45_FBS10 :         12
	Via              VIA45_PBS10U :          5
	Via              VIA45_PBS10B :         11
	Via            VIA45_1cut_FAT :         31
	Via   VIA45_1cut_W4C(rot)_1x2 :          1
	Via                VIA34_1cut :        121
	Via              VIA34_LONG_H :          2
	Via         VIA34_LONG_H(rot) :          9
	Via              VIA34_LONG_V :          2
	Via              VIA34_FBR25B :        435
	Via               VIA34_FBR14 :         32
	Via               VIA34_PBR3B :        169
	Via          VIA34_PBR3B(rot) :         16
	Via               VIA34_FBS14 :         54
	Via                VIA34_FBS4 :         67
	Via            VIA34_1cut_FAT :         36
	Via            VIA23_1cut_W3C :          1
	Via       VIA23_1cut_W3C(rot) :          4
	Via            VIA23_1cut_WA7 :          4
	Via       VIA23_1cut_WAD(rot) :          1
	Via            VIA23_1cut_WAF :          1
	Via                VIA23_1cut :        196
	Via             VIA23_1cut_VV :          1
	Via            VIA23_1cut_W3B :         21
	Via              VIA23_LONG_H :         20
	Via         VIA23_LONG_H(rot) :          2
	Via              VIA23_LONG_V :          1
	Via         VIA23_LONG_V(rot) :          3
	Via        VIA23_LONG_HH(rot) :          3
	Via          VIA23_LONG_EN7HH :          1
	Via     VIA23_LONG_EN7HH(rot) :          2
	Via                VIA23_FBR7 :         19
	Via           VIA23_FBR7(rot) :         14
	Via               VIA23_FBR16 :        198
	Via          VIA23_FBR16(rot) :         68
	Via               VIA23_PBR7U :        137
	Via          VIA23_PBR7U(rot) :          7
	Via                VIA23_FBS3 :        115
	Via           VIA23_FBS3(rot) :          6
	Via               VIA23_FBS16 :          1
	Via          VIA23_FBS16(rot) :         15
	Via               VIA23_PBS3B :          3
	Via          VIA23_PBS3B(rot) :          1
	Via            VIA23_1cut_FAT :        395
	Via         VIA23_PBDS25B_2x1 :          8
	Via    VIA23_PBDS25B(rot)_1x2 :          2
	Via         VIA23_FBDS25B_2x1 :         14
	Via    VIA23_FBDS25B(rot)_1x2 :         75
	Via          VIA23_FBDS3B_2x1 :        517
	Via     VIA23_FBDS3B(rot)_1x2 :        316
	Via       VIA12_1cut_W1A(rot) :        225
	Via            VIA12_1cut_W1B :          1
	Via       VIA12_1cut_W1B(rot) :          4
	Via            VIA12_1cut_WAC :          2
	Via            VIA12_1cut_WAD :          2
	Via                VIA12_1cut :        408
	Via             VIA12_1cut_VV :          1
	Via        VIA12_1cut_VV(rot) :         24
	Via             VIA12_1cut_W1 :          2
	Via            VIA12_1cut_W3B :         18
	Via       VIA12_1cut_W3B(rot) :          1
	Via              VIA12_LONG_H :          8
	Via         VIA12_LONG_H(rot) :          1
	Via              VIA12_LONG_V :          2
	Via         VIA12_LONG_V(rot) :          1
	Via             VIA12_LONG_HH :          6
	Via             VIA12_FBDS25B :          2
	Via                VIA12_FBR7 :          3
	Via           VIA12_FBR7(rot) :         73
	Via               VIA12_FBR16 :          1
	Via          VIA12_FBR16(rot) :         12
	Via               VIA12_PBR7U :         11
	Via          VIA12_PBR7U(rot) :        190
	Via                VIA12_FBS3 :         68
	Via           VIA12_FBS3(rot) :          1
	Via          VIA12_FBS16(rot) :          2
	Via               VIA12_PBS3B :        288
	Via            VIA12_1cut_FAT :        255
	Via          VIA12_FBDS3B_2x1 :          7
	Via     VIA12_FBDS3B(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.83% (4138 / 5605 vias)
 
    Layer VIA1       = 56.35% (914    / 1622    vias)
        Weight 10    =  0.62% (10      vias)
        Weight 7     =  0.80% (13      vias)
        Weight 6     =  4.69% (76      vias)
        Weight 5     = 12.39% (201     vias)
        Weight 4     =  0.12% (2       vias)
        Weight 3     =  4.25% (69      vias)
        Weight 2     = 17.76% (288     vias)
        Weight 1     = 15.72% (255     vias)
        Un-optimized = 28.18% (457     vias)
        Un-mapped    = 15.47% (251     vias)
    Layer VIA2       = 87.98% (1911   / 2172    vias)
        Weight 10    = 38.35% (833     vias)
        Weight 9     =  4.10% (89      vias)
        Weight 8     =  0.46% (10      vias)
        Weight 7     = 12.25% (266     vias)
        Weight 6     =  1.52% (33      vias)
        Weight 5     =  6.63% (144     vias)
        Weight 4     =  0.74% (16      vias)
        Weight 3     =  5.57% (121     vias)
        Weight 2     =  0.18% (4       vias)
        Weight 1     = 18.19% (395     vias)
        Un-optimized = 11.19% (243     vias)
        Un-mapped    =  0.83% (18      vias)
    Layer VIA3       = 85.79% (809    / 943     vias)
        Weight 8     = 46.13% (435     vias)
        Weight 7     =  3.39% (32      vias)
        Weight 6     = 19.62% (185     vias)
        Weight 4     =  5.73% (54      vias)
        Weight 3     =  7.10% (67      vias)
        Weight 2     =  3.82% (36      vias)
        Un-optimized = 12.83% (121     vias)
        Un-mapped    =  1.38% (13      vias)
    Layer VIA4       = 67.87% (169    / 249     vias)
        Weight 8     = 30.52% (76      vias)
        Weight 7     =  1.20% (3       vias)
        Weight 6     =  3.21% (8       vias)
        Weight 5     =  8.84% (22      vias)
        Weight 4     =  4.82% (12      vias)
        Weight 3     =  2.01% (5       vias)
        Weight 2     =  4.42% (11      vias)
        Weight 1     = 12.85% (32      vias)
        Un-optimized = 27.31% (68      vias)
        Un-mapped    =  4.82% (12      vias)
    Layer VIA5       = 67.18% (131    / 195     vias)
        Weight 10    =  1.03% (2       vias)
        Weight 8     = 36.41% (71      vias)
        Weight 7     =  2.56% (5       vias)
        Weight 6     =  8.21% (16      vias)
        Weight 5     =  7.69% (15      vias)
        Weight 4     =  3.08% (6       vias)
        Weight 3     =  0.51% (1       vias)
        Weight 2     =  5.13% (10      vias)
        Weight 1     =  2.56% (5       vias)
        Un-optimized = 26.15% (51      vias)
        Un-mapped    =  6.67% (13      vias)
    Layer VIA6       = 61.31% (103    / 168     vias)
        Weight 10    =  4.76% (8       vias)
        Weight 8     = 40.48% (68      vias)
        Weight 7     =  1.19% (2       vias)
        Weight 6     =  4.17% (7       vias)
        Weight 5     =  2.98% (5       vias)
        Weight 4     =  4.76% (8       vias)
        Weight 2     =  2.98% (5       vias)
        Un-optimized = 29.17% (49      vias)
        Un-mapped    =  9.52% (16      vias)
    Layer VIA7       = 30.43% (63     / 207     vias)
        Weight 8     = 22.22% (46      vias)
        Weight 7     =  0.97% (2       vias)
        Weight 6     =  4.83% (10      vias)
        Weight 5     =  0.97% (2       vias)
        Weight 4     =  0.97% (2       vias)
        Weight 1     =  0.48% (1       vias)
        Un-optimized = 17.87% (37      vias)
        Un-mapped    = 51.69% (107     vias)
    Layer VIA8       = 76.19% (16     / 21      vias)
        Weight 10    = 66.67% (14      vias)
        Weight 8     =  4.76% (1       vias)
        Weight 3     =  4.76% (1       vias)
        Un-optimized = 23.81% (5       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA9       = 78.57% (22     / 28      vias)
        Weight 10    = 78.57% (22      vias)
        Un-optimized = 21.43% (6       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 17.68% (991 / 5605 vias)
 
    Layer VIA1       =  0.62% (10     / 1622    vias)
    Layer VIA2       = 42.91% (932    / 2172    vias)
    Layer VIA3       =  0.00% (0      / 943     vias)
    Layer VIA4       =  0.40% (1      / 249     vias)
    Layer VIA5       =  1.03% (2      / 195     vias)
    Layer VIA6       =  4.76% (8      / 168     vias)
    Layer VIA7       =  0.48% (1      / 207     vias)
    Layer VIA8       = 71.43% (15     / 21      vias)
    Layer VIA9       = 78.57% (22     / 28      vias)
 
  The optimized via conversion rate based on total routed via count = 73.83% (4138 / 5605 vias)
 
    Layer VIA1       = 56.35% (914    / 1622    vias)
        Weight 10    =  0.62% (10      vias)
        Weight 7     =  0.80% (13      vias)
        Weight 6     =  4.69% (76      vias)
        Weight 5     = 12.39% (201     vias)
        Weight 4     =  0.12% (2       vias)
        Weight 3     =  4.25% (69      vias)
        Weight 2     = 17.76% (288     vias)
        Weight 1     = 15.72% (255     vias)
        Un-optimized = 28.18% (457     vias)
        Un-mapped    = 15.47% (251     vias)
    Layer VIA2       = 87.98% (1911   / 2172    vias)
        Weight 10    = 38.35% (833     vias)
        Weight 9     =  4.10% (89      vias)
        Weight 8     =  0.46% (10      vias)
        Weight 7     = 12.25% (266     vias)
        Weight 6     =  1.52% (33      vias)
        Weight 5     =  6.63% (144     vias)
        Weight 4     =  0.74% (16      vias)
        Weight 3     =  5.57% (121     vias)
        Weight 2     =  0.18% (4       vias)
        Weight 1     = 18.19% (395     vias)
        Un-optimized = 11.19% (243     vias)
        Un-mapped    =  0.83% (18      vias)
    Layer VIA3       = 85.79% (809    / 943     vias)
        Weight 8     = 46.13% (435     vias)
        Weight 7     =  3.39% (32      vias)
        Weight 6     = 19.62% (185     vias)
        Weight 4     =  5.73% (54      vias)
        Weight 3     =  7.10% (67      vias)
        Weight 2     =  3.82% (36      vias)
        Un-optimized = 12.83% (121     vias)
        Un-mapped    =  1.38% (13      vias)
    Layer VIA4       = 67.87% (169    / 249     vias)
        Weight 8     = 30.52% (76      vias)
        Weight 7     =  1.20% (3       vias)
        Weight 6     =  3.21% (8       vias)
        Weight 5     =  8.84% (22      vias)
        Weight 4     =  4.82% (12      vias)
        Weight 3     =  2.01% (5       vias)
        Weight 2     =  4.42% (11      vias)
        Weight 1     = 12.85% (32      vias)
        Un-optimized = 27.31% (68      vias)
        Un-mapped    =  4.82% (12      vias)
    Layer VIA5       = 67.18% (131    / 195     vias)
        Weight 10    =  1.03% (2       vias)
        Weight 8     = 36.41% (71      vias)
        Weight 7     =  2.56% (5       vias)
        Weight 6     =  8.21% (16      vias)
        Weight 5     =  7.69% (15      vias)
        Weight 4     =  3.08% (6       vias)
        Weight 3     =  0.51% (1       vias)
        Weight 2     =  5.13% (10      vias)
        Weight 1     =  2.56% (5       vias)
        Un-optimized = 26.15% (51      vias)
        Un-mapped    =  6.67% (13      vias)
    Layer VIA6       = 61.31% (103    / 168     vias)
        Weight 10    =  4.76% (8       vias)
        Weight 8     = 40.48% (68      vias)
        Weight 7     =  1.19% (2       vias)
        Weight 6     =  4.17% (7       vias)
        Weight 5     =  2.98% (5       vias)
        Weight 4     =  4.76% (8       vias)
        Weight 2     =  2.98% (5       vias)
        Un-optimized = 29.17% (49      vias)
        Un-mapped    =  9.52% (16      vias)
    Layer VIA7       = 30.43% (63     / 207     vias)
        Weight 8     = 22.22% (46      vias)
        Weight 7     =  0.97% (2       vias)
        Weight 6     =  4.83% (10      vias)
        Weight 5     =  0.97% (2       vias)
        Weight 4     =  0.97% (2       vias)
        Weight 1     =  0.48% (1       vias)
        Un-optimized = 17.87% (37      vias)
        Un-mapped    = 51.69% (107     vias)
    Layer VIA8       = 76.19% (16     / 21      vias)
        Weight 10    = 66.67% (14      vias)
        Weight 8     =  4.76% (1       vias)
        Weight 3     =  4.76% (1       vias)
        Un-optimized = 23.81% (5       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA9       = 78.57% (22     / 28      vias)
        Weight 10    = 78.57% (22      vias)
        Un-optimized = 21.43% (6       vias)
        Un-mapped    =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 596, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


