<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="info" file="LIT" num="243" delta="old" >Logical network <arg fmt="%s" index="1">N123</arg> has no load.
</msg>

<msg type="info" file="LIT" num="395" delta="old" >The above <arg fmt="%s" index="1">info</arg> message is repeated <arg fmt="%d" index="2">1376</arg> more times for the following (max. 5 shown):
<arg fmt="%s" index="3">N124,
N125,
N126,
N127,
N128</arg>
To see the details of these <arg fmt="%s" index="4">info</arg> messages, please use the -detail switch.
</msg>

<msg type="info" file="MapLib" num="562" delta="old" >No environment variables are currently set.
</msg>

<msg type="info" file="MapLib" num="159" delta="old" >Net Timing constraints on signal <arg fmt="%s" index="1">usb_if_clk</arg> are pushed forward through input buffer.
</msg>

<msg type="info" file="MapLib" num="159" delta="old" >Net Timing constraints on signal <arg fmt="%s" index="1">sdram_clk_fb</arg> are pushed forward through input buffer.
</msg>

<msg type="info" file="MapLib" num="796" delta="old" >Due to DCM autocalibration, the DCM component <arg fmt="%s" index="1">clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST</arg> in your design has a new hierarchical name: <arg fmt="%s" index="2">DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST</arg>. Your simulation or formal verification flow may be affected.
</msg>

<msg type="info" file="MapLib" num="796" delta="old" >Due to DCM autocalibration, the DCM component <arg fmt="%s" index="1">dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST</arg> in your design has a new hierarchical name: <arg fmt="%s" index="2">DCM_AUTOCALIBRATION_dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST</arg>. Your simulation or formal verification flow may be affected.
</msg>

<msg type="info" file="MapLib" num="796" delta="old" >Due to DCM autocalibration, the DCM component <arg fmt="%s" index="1">dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST</arg> in your design has a new hierarchical name: <arg fmt="%s" index="2">DCM_AUTOCALIBRATION_dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST</arg>. Your simulation or formal verification flow may be affected.
</msg>

<msg type="warning" file="LIT" num="176" delta="old" >Clock buffer is designated to drive clock loads. <arg fmt="%s" index="1">BUFG symbol &quot;clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST&quot; (output signal=sram_clk_pin_OBUF)</arg> has a mix of clock and non-clock loads. The non-clock loads are:
<arg fmt="%s" index="2">Pin I0 of DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/md/_n00001
Pin I1 of DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/md/_n00011
Pin CLR of DCM_AUTOCALIBRATION_dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/md/Q0
Pin CLR of DCM_AUTOCALIBRATION_dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/md/Q1</arg>
</msg>

<msg type="warning" file="LIT" num="176" delta="old" >Clock buffer is designated to drive clock loads. <arg fmt="%s" index="1">BUFG symbol &quot;dcm_module_0/dcm_module_0/Using_BUGF_for_CLK0.CLK0_BUFG_INST&quot; (output signal=usb_if_clk_shift)</arg> has a mix of clock and non-clock loads. The non-clock loads are:
<arg fmt="%s" index="2">Pin I0 of DCM_AUTOCALIBRATION_dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/md/_n00001
Pin I1 of DCM_AUTOCALIBRATION_dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/md/_n00011</arg>
</msg>

<msg type="warning" file="LIT" num="176" delta="old" >Clock buffer is designated to drive clock loads. <arg fmt="%s" index="1">BUFG symbol &quot;dcm_2/dcm_2/Using_BUGF_for_CLK0.CLK0_BUFG_INST&quot; (output signal=sdram_clk_phy)</arg> has a mix of clock and non-clock loads. The non-clock loads are:
<arg fmt="%s" index="2">Pin I0 of DCM_AUTOCALIBRATION_dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/md/_n00001
Pin I1 of DCM_AUTOCALIBRATION_dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/md/_n00011</arg>
</msg>

<msg type="warning" file="Pack" num="1186" delta="old" >One or more I/O components have conflicting property values.  For each occurrence, the system will use the property value attached to the pad.  Otherwise, the system will use the first property value read.  To view each occurrence, create a detailed map report (run map using the -detail option).
</msg>

<msg type="info" file="Pack" num="1716" delta="old" >Initializing temperature to <arg fmt="%0.3f" index="1">85.000</arg> Celsius. (default - Range: <arg fmt="%0.3f" index="2">0.000</arg> to <arg fmt="%0.3f" index="3">85.000</arg> Celsius)
</msg>

<msg type="info" file="Pack" num="1720" delta="old" >Initializing voltage to <arg fmt="%0.3f" index="1">1.140</arg> Volts. (default - Range: <arg fmt="%0.3f" index="2">1.140</arg> to <arg fmt="%0.3f" index="3">1.260</arg> Volts)
</msg>

<msg type="info" file="Timing" num="3386" delta="old" >Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</msg>

<msg type="warning" file="Place" num="838" delta="old" >An IO Bus with more than one IO standard is found.
<arg fmt="%s" index="1">Components associated with this bus are as follows: 
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;31&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;30&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;29&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;28&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;27&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;26&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;25&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;24&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;23&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;22&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;21&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;20&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;19&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;18&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;17&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;16&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;15&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;14&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;13&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;12&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;11&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;10&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;9&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;8&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;7&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;6&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;5&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;4&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;3&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;2&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;1&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_DQ&lt;0&gt;   IOSTANDARD = LVCMOS33

</arg>
</msg>

<msg type="warning" file="Place" num="838" delta="old" >An IO Bus with more than one IO standard is found.
<arg fmt="%s" index="1">Components associated with this bus are as follows: 
	 Comp: gpio_helios&lt;0&gt;   IOSTANDARD = LVCMOS25
	 Comp: gpio_helios&lt;1&gt;   IOSTANDARD = LVCMOS25
	 Comp: gpio_helios&lt;2&gt;   IOSTANDARD = LVCMOS25
	 Comp: gpio_helios&lt;3&gt;   IOSTANDARD = LVCMOS33
	 Comp: gpio_helios&lt;4&gt;   IOSTANDARD = LVCMOS33

</arg>
</msg>

<msg type="warning" file="Place" num="837" delta="old" >Partially locked IO Bus is found. 
<arg fmt="%s" index="1"> Following components of the bus are not locked: 
	 Comp: xps_mch_emc_flash_Mem_QWEN_pin&lt;1&gt;
</arg>
</msg>

<msg type="warning" file="Place" num="838" delta="old" >An IO Bus with more than one IO standard is found.
<arg fmt="%s" index="1">Components associated with this bus are as follows: 
	 Comp: xps_mch_emc_flash_Mem_QWEN_pin&lt;1&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_flash_Mem_QWEN_pin&lt;0&gt;   IOSTANDARD = LVCMOS33

</arg>
</msg>

<msg type="warning" file="Place" num="837" delta="old" >Partially locked IO Bus is found. 
<arg fmt="%s" index="1"> Following components of the bus are not locked: 
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;0&gt;
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;1&gt;
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;2&gt;
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;3&gt;
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;4&gt;
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;5&gt;
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;6&gt;
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;7&gt;
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;8&gt;
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;9&gt;
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;10&gt;
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;11&gt;
</arg>
</msg>

<msg type="warning" file="Place" num="838" delta="old" >An IO Bus with more than one IO standard is found.
<arg fmt="%s" index="1">Components associated with this bus are as follows: 
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;31&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;30&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;29&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;28&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;27&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;26&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;25&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;24&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;23&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;22&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;21&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;20&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;19&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;18&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;17&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;16&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;15&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;14&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;13&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;12&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;11&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;10&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;9&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;8&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;7&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;6&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;5&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;4&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;3&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;2&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;1&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_sram_Mem_A_pin&lt;0&gt;   IOSTANDARD = LVCMOS25

</arg>
</msg>

<msg type="warning" file="Place" num="837" delta="old" >Partially locked IO Bus is found. 
<arg fmt="%s" index="1"> Following components of the bus are not locked: 
	 Comp: xps_mch_emc_flash_Mem_BEN_pin&lt;1&gt;
</arg>
</msg>

<msg type="warning" file="Place" num="838" delta="old" >An IO Bus with more than one IO standard is found.
<arg fmt="%s" index="1">Components associated with this bus are as follows: 
	 Comp: xps_mch_emc_flash_Mem_BEN_pin&lt;1&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_flash_Mem_BEN_pin&lt;0&gt;   IOSTANDARD = LVCMOS33

</arg>
</msg>

<msg type="warning" file="Place" num="837" delta="old" >Partially locked IO Bus is found. 
<arg fmt="%s" index="1"> Following components of the bus are not locked: 
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;0&gt;
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;1&gt;
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;2&gt;
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;3&gt;
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;4&gt;
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;5&gt;
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;6&gt;
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;7&gt;
</arg>
</msg>

<msg type="warning" file="Place" num="838" delta="old" >An IO Bus with more than one IO standard is found.
<arg fmt="%s" index="1">Components associated with this bus are as follows: 
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;31&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;30&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;29&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;28&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;27&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;26&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;25&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;24&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;23&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;22&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;21&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;20&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;19&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;18&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;17&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;16&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;15&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;14&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;13&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;12&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;11&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;10&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;9&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;8&gt;   IOSTANDARD = LVCMOS33
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;7&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;6&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;5&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;4&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;3&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;2&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;1&gt;   IOSTANDARD = LVCMOS25
	 Comp: xps_mch_emc_flash_Mem_A_pin&lt;0&gt;   IOSTANDARD = LVCMOS25

</arg>
</msg>

<msg type="info" file="Place" num="834" delta="old" >Only a subset of IOs are locked. Out of <arg fmt="%d" index="1">260</arg> IOs, <arg fmt="%d" index="2">238</arg> are locked and <arg fmt="%d" index="3">22</arg> are not locked. <arg fmt="%s" index="4">If you would like to print the names of these IOs, please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1.</arg> 
</msg>

<msg type="warning" file="Place" num="644" delta="old" >A clock IOB clock component is not placed at an optimal clock IOB site. The clock IOB component &lt;<arg fmt="%s" index="1">cam0_pixclk</arg>&gt; is placed at site &lt;<arg fmt="%s" index="2">H8</arg>&gt;. The clock IO site can use the fast path between the IO and the Clock buffer/GCLK if the IOB is placed in the master Clock IOB Site. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN &lt;<arg fmt="%s" index="3">cam0_pixclk.PAD</arg>&gt; allowing your design to continue. This constraint disables all clock placer rules related to the specified COMP.PIN. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.
</msg>

<msg type="info" file="Pack" num="1650" delta="old" >Map created a placed design.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">plb_vision_0_Interrupt</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/CLKOUT</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/CLKOUT</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKOUT</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;1&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;1&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;1&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;2&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;2&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;2&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;3&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;3&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;3&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;4&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;4&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;4&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;5&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;5&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;5&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/dcm_module_0/dcm_module_0/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;6&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/dcm_2/dcm_2/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;6&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/cd/CLK&lt;6&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="367" delta="old" >The signal &lt;<arg fmt="%s" index="1">xps_bram_if_cntlr_1_port_BRAM_Addr&lt;30&gt;</arg>&gt; is incomplete. The signal does not drive any load pins in the design.
</msg>

<msg type="warning" file="PhysDesignRules" num="367" delta="old" >The signal &lt;<arg fmt="%s" index="1">xps_bram_if_cntlr_1_port_BRAM_Addr&lt;31&gt;</arg>&gt; is incomplete. The signal does not drive any load pins in the design.
</msg>

<msg type="warning" file="PhysDesignRules" num="367" delta="old" >The signal &lt;<arg fmt="%s" index="1">xps_bram_if_cntlr_0_port_BRAM_Addr&lt;31&gt;</arg>&gt; is incomplete. The signal does not drive any load pins in the design.
</msg>

<msg type="warning" file="PhysDesignRules" num="367" delta="old" >The signal &lt;<arg fmt="%s" index="1">xps_bram_if_cntlr_0_port_BRAM_Addr&lt;30&gt;</arg>&gt; is incomplete. The signal does not drive any load pins in the design.
</msg>

<msg type="info" file="PhysDesignRules" num="1437" delta="old" >To achieve optimal frequency synthesis performance with the CLKFX and CLKFX180 outputs of the DCM_ADV comp <arg fmt="%s" index="1">DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST</arg>, consult the device Data Sheet.
</msg>

</messages>

