#list
#prop_list
new_pins
#list
#end
name
nsw_wovdd_XTOP_ICDRV0_ISW0
inst_list
#list
#list
PIN1
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN1
#end
#end
#end
#list
PIN7
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN7
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
4
#end
#list
w
4
#end
#end
name
IN1
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN5
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
4
#end
#list
w
4
#end
#end
name
IN0
#end
#end
#end
#end
pin_map
#list
#list
EN
EN
#end
#list
I
I
#end
#list
O
O
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
tie_wovdd
inst_list
#list
#list
I4
#list
#prop_list
cell_name
noConn
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
I4
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN0
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN1
#end
#end
#end
#list
I5
#list
#prop_list
cell_name
noConn
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
I5
#end
#end
#end
#end
pin_map
#list
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
capdrv_nsw_XTOP_ICDRV0
inst_list
#list
#list
PIN2
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN2
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
opin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN4
#end
#end
#end
#list
ISW1
#list
#prop_list
cell_name
nsw_wovdd_XTOP_ICDRV0_ISW0
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW1
#end
#end
#end
#list
ISW2
#list
#prop_list
cell_name
nsw_wovdd_XTOP_ICDRV0_ISW0
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW2
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
ISW0
#list
#prop_list
cell_name
nsw_wovdd_XTOP_ICDRV0_ISW0
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW0
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN0
#end
#end
#end
#list
ITIE0
#list
#prop_list
cell_name
tie_wovdd
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ITIE0
#end
#end
#end
#end
pin_map
#list
#list
EN<2:0>
EN<2:0>
#end
#list
VO
VO
#end
#list
VREF<2:0>
VREF<2:0>
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
nsw_wovdd
inst_list
#list
#list
PIN1
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN1
#end
#end
#end
#list
PIN7
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN7
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN1
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN5
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN0
#end
#end
#end
#end
pin_map
#list
#list
EN
EN
#end
#list
I
I
#end
#list
O
O
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
capdrv_nsw
inst_list
#list
#list
PIN2
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN2
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
opin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN4
#end
#end
#end
#list
ISW1
#list
#prop_list
cell_name
nsw_wovdd
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW1
#end
#end
#end
#list
ISW2
#list
#prop_list
cell_name
nsw_wovdd
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW2
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
ISW0
#list
#prop_list
cell_name
nsw_wovdd
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW0
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN0
#end
#end
#end
#list
ITIE0
#list
#prop_list
cell_name
tie_wovdd
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ITIE0
#end
#end
#end
#end
pin_map
#list
#list
EN<2:0>
EN<2:0>
#end
#list
VO
VO
#end
#list
VREF<2:0>
VREF<2:0>
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
nsw_wovdd_XTOP_ICDRV0_ISW0_1
inst_list
#list
#list
PIN1
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN1
#end
#end
#end
#list
PIN7
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN7
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
8
#end
#list
w
4
#end
#end
name
IN1
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN5
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
8
#end
#list
w
4
#end
#end
name
IN0
#end
#end
#end
#end
pin_map
#list
#list
EN
EN
#end
#list
I
I
#end
#list
O
O
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
capdrv_nsw_XTOP_ICDRV0_1
inst_list
#list
#list
PIN2
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN2
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
opin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN4
#end
#end
#end
#list
ISW1
#list
#prop_list
cell_name
nsw_wovdd_XTOP_ICDRV0_ISW0_1
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW1
#end
#end
#end
#list
ISW2
#list
#prop_list
cell_name
nsw_wovdd_XTOP_ICDRV0_ISW0_1
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW2
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
ISW0
#list
#prop_list
cell_name
nsw_wovdd_XTOP_ICDRV0_ISW0_1
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW0
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN0
#end
#end
#end
#list
ITIE0
#list
#prop_list
cell_name
tie_wovdd
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ITIE0
#end
#end
#end
#end
pin_map
#list
#list
EN<2:0>
EN<2:0>
#end
#list
VO
VO
#end
#list
VREF<2:0>
VREF<2:0>
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
capdrv_nsw_array
inst_list
#list
#list
PIN10
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN10
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN1
#end
#end
#end
#list
ICDRV0
#list
#prop_list
cell_name
capdrv_nsw
term_mapping
#list
#list
EN<2:0>
EN0<2:0>
#end
#list
VO
VO<0>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV0
#end
#prop_list
cell_name
capdrv_nsw
term_mapping
#list
#list
EN<2:0>
EN1<2:0>
#end
#list
VO
VO<1>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV1
#end
#prop_list
cell_name
capdrv_nsw
term_mapping
#list
#list
EN<2:0>
EN2<2:0>
#end
#list
VO
VO<2>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV2
#end
#prop_list
cell_name
capdrv_nsw
term_mapping
#list
#list
EN<2:0>
EN3<2:0>
#end
#list
VO
VO<3>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV3
#end
#prop_list
cell_name
capdrv_nsw
term_mapping
#list
#list
EN<2:0>
EN4<2:0>
#end
#list
VO
VO<4>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV4
#end
#prop_list
cell_name
capdrv_nsw
term_mapping
#list
#list
EN<2:0>
EN5<2:0>
#end
#list
VO
VO<5>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV5
#end
#prop_list
cell_name
capdrv_nsw_XTOP_ICDRV0
term_mapping
#list
#list
EN<2:0>
EN6<2:0>
#end
#list
VO
VO<6>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV6
#end
#prop_list
cell_name
capdrv_nsw_XTOP_ICDRV0_1
term_mapping
#list
#list
EN<2:0>
EN7<2:0>
#end
#list
VO
VO<7>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV7
#end
#end
#end
#list
PIN12
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN12
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN2
#end
#end
#end
#end
pin_map
#list
#list
EN<2:0>
EN0<2:0>,EN1<2:0>,EN2<2:0>,EN3<2:0>,EN4<2:0>,EN5<2:0>,EN6<2:0>,EN7<2:0>
#end
#list
VO
VO<7:0>
#end
#list
VREF<2:0>
VREF<2:0>
#end
#list
VSS
VSS
#end
#end
#end
#end
