{
  "Top": "BackGrRemoval",
  "RtlTop": "BackGrRemoval",
  "RtlPrefix": "",
  "RtlSubPrefix": "BackGrRemoval_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inBGR": {
      "index": "0",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "24",
      "hwRefs": [
        {
          "type": "port",
          "interface": "inBGR_i",
          "name": "inBGR_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "inBGR_o",
          "name": "inBGR_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inBGR_o_ap_vld",
          "name": "inBGR_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "threshold": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "threshold",
          "name": "threshold",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": [
      "set_directive_top BackGrRemoval -name BackGrRemoval",
      "set_directive_top BackGrRemoval -name BackGrRemoval"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "BackGrRemoval"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "0.5",
    "IsCombinational": "0",
    "II": "4368544",
    "Latency": "4368543"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "BackGrRemoval",
    "Version": "1.0",
    "DisplayName": "Backgrremoval",
    "Revision": "2114165015",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_BackGrRemoval_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/BackGrRemoval.cpp",
      "..\/..\/RGB2HSV.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/BackGrRemoval_findHSV.vhd",
      "impl\/vhdl\/BackGrRemoval_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/BackGrRemoval_h_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/BackGrRemoval_h_1_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/BackGrRemoval_mux_16_4_8_1_1.vhd",
      "impl\/vhdl\/BackGrRemoval_s_0_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/BackGrRemoval_s_1_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/BackGrRemoval_sdiv_25s_16s_25_29_1.vhd",
      "impl\/vhdl\/BackGrRemoval_sdiv_31ns_16s_16_35_1.vhd",
      "impl\/vhdl\/BackGrRemoval_v_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/BackGrRemoval.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/BackGrRemoval_findHSV.v",
      "impl\/verilog\/BackGrRemoval_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/BackGrRemoval_h_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/BackGrRemoval_h_1_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/BackGrRemoval_h_1_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/BackGrRemoval_mux_16_4_8_1_1.v",
      "impl\/verilog\/BackGrRemoval_s_0_RAM_AUTO_0R0W.v",
      "impl\/verilog\/BackGrRemoval_s_1_RAM_AUTO_0R0W.v",
      "impl\/verilog\/BackGrRemoval_sdiv_25s_16s_25_29_1.v",
      "impl\/verilog\/BackGrRemoval_sdiv_31ns_16s_16_35_1.v",
      "impl\/verilog\/BackGrRemoval_v_RAM_AUTO_0R0W.v",
      "impl\/verilog\/BackGrRemoval.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/BackGrRemoval.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "inBGR_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"inBGR_i": "DATA"},
      "ports": ["inBGR_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "inBGR"
        }]
    },
    "inBGR_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"inBGR_o": "DATA"},
      "ports": ["inBGR_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "inBGR"
        }]
    },
    "threshold": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"threshold": "DATA"},
      "ports": ["threshold"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "threshold"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "inBGR_i": {
      "dir": "in",
      "width": "24"
    },
    "inBGR_o": {
      "dir": "out",
      "width": "24"
    },
    "inBGR_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "threshold": {
      "dir": "in",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "BackGrRemoval",
      "Instances": [{
          "ModuleName": "findHSV",
          "InstanceName": "grp_findHSV_fu_14074"
        }]
    },
    "Info": {
      "findHSV": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "BackGrRemoval": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "findHSV": {
        "Latency": {
          "LatencyBest": "19238",
          "LatencyAvg": "19238",
          "LatencyWorst": "19238",
          "PipelineII": "19238",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.50",
          "Estimate": "9.219"
        },
        "Loops": [{
            "Name": "HSV_LOOP",
            "TripCount": "19200",
            "Latency": "19236",
            "PipelineII": "1",
            "PipelineDepth": "38"
          }],
        "Area": {
          "FF": "9698",
          "AVAIL_FF": "106400",
          "UTIL_FF": "9",
          "LUT": "7272",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "13",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "BackGrRemoval": {
        "Latency": {
          "LatencyBest": "4368543",
          "LatencyAvg": "4368543",
          "LatencyWorst": "4368543",
          "PipelineII": "4368544",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.50",
          "Estimate": "11.495"
        },
        "Loops": [{
            "Name": "image_row_loop_image_column_loop",
            "TripCount": "71300",
            "Latency": "4349302",
            "PipelineII": "61",
            "PipelineDepth": "64"
          }],
        "Area": {
          "BRAM_18K": "114",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "40",
          "FF": "10717",
          "AVAIL_FF": "106400",
          "UTIL_FF": "10",
          "LUT": "32277",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "60",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-10 14:35:06 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
