
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 358.004 ; gain = 101.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/test_module.v:14]
INFO: [Synth 8-6157] synthesizing module 'flexible_clock' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/test_module.v:186]
INFO: [Synth 8-6155] done synthesizing module 'flexible_clock' (1#1) [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/test_module.v:186]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (2#1) [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
INFO: [Synth 8-6157] synthesizing module 'menu' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/menu.v:35]
	Parameter BROWN bound to: 16'b0011000110000011 
	Parameter LIGHT_BLUE bound to: 16'b0111111011110111 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter LIGHT_RED bound to: 16'b1101101101001110 
	Parameter YELLOW bound to: 16'b1111111011000101 
	Parameter ORANGE bound to: 16'b1111110110101101 
	Parameter BLUE bound to: 16'b0100110011111100 
INFO: [Synth 8-6157] synthesizing module 'idxToCoord' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/coordinate_decider.v:620]
INFO: [Synth 8-6155] done synthesizing module 'idxToCoord' (3#1) [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/coordinate_decider.v:620]
WARNING: [Synth 8-689] width (13) of port connection 'x' does not match port width (7) of module 'idxToCoord' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/menu.v:99]
WARNING: [Synth 8-689] width (13) of port connection 'y' does not match port width (7) of module 'idxToCoord' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/menu.v:99]
WARNING: [Synth 8-3848] Net JC in module/entity menu does not have driver. [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/menu.v:37]
INFO: [Synth 8-6155] done synthesizing module 'menu' (4#1) [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/menu.v:35]
WARNING: [Synth 8-689] width (8) of port connection 'JB' does not match port width (2) of module 'menu' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/test_module.v:90]
INFO: [Synth 8-6157] synthesizing module 'chess_engine' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:24]
	Parameter EMPTY bound to: 3'b000 
	Parameter PAWN bound to: 3'b001 
	Parameter BISHOP bound to: 3'b010 
	Parameter KNIGHT bound to: 3'b011 
	Parameter ROOK bound to: 3'b100 
	Parameter QUEEN bound to: 3'b101 
	Parameter KING bound to: 3'b110 
	Parameter WHITE bound to: 1'b0 
	Parameter BLACK bound to: 1'b1 
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:66]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -5 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -5 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -5 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -5 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -6 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -6 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -6 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -6 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -7 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -7 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -7 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -7 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -5 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -5 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -5 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -5 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -6 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -6 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -6 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -6 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -7 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -7 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -7 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -7 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -5 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -5 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -5 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -5 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -6 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -6 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -6 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -6 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -7 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -7 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:650]
WARNING: [Synth 8-324] index -7 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -7 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:654]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -2 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -3 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:760]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
WARNING: [Synth 8-324] index -4 out of range [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:764]
INFO: [Common 17-14] Message 'Synth 8-324' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:436]
INFO: [Common 17-14] Message 'Synth 8-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element curX_reg was removed.  [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:181]
WARNING: [Synth 8-6014] Unused sequential element curY_reg was removed.  [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:182]
INFO: [Synth 8-6155] done synthesizing module 'chess_engine' (5#1) [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/chess_engine.v:24]
INFO: [Synth 8-6157] synthesizing module 'board_art' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/pieces_art.v:24]
	Parameter EMPTY bound to: 3'b000 
	Parameter PAWN bound to: 3'b001 
	Parameter BISHOP bound to: 3'b010 
	Parameter KNIGHT bound to: 3'b011 
	Parameter ROOK bound to: 3'b100 
	Parameter QUEEN bound to: 3'b101 
	Parameter KING bound to: 3'b110 
	Parameter AVAILABLE bound to: 3'b111 
	Parameter WHITE bound to: 1'b0 
	Parameter BLACK bound to: 1'b1 
	Parameter BLACK_PIECE bound to: 16'b0000000000000000 
	Parameter WHITE_PIECE bound to: 16'b0010011011011101 
	Parameter BLACK_SQ bound to: 16'b1001001001100010 
	Parameter WHITE_SQ bound to: 16'b1111111111111111 
	Parameter AVAIL_SQ bound to: 16'b1111011111100010 
	Parameter BLACK_CURSOR bound to: 16'b0000000000000000 
	Parameter LIGHT_PINK bound to: 16'b1101101110110001 
	Parameter ORANGE bound to: 16'b1111101001100000 
	Parameter P1_COLOR bound to: 16'b1111100000000000 
	Parameter P2_COLOR bound to: 16'b0000001010111111 
	Parameter BORDER_COLOR bound to: 16'b0000000000000000 
	Parameter SHAPE_BACKGROUND bound to: 16'b1111111111111111 
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:156' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:374]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (6#1) [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:455]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:525]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (7#1) [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
WARNING: [Synth 8-689] width (13) of port connection 'x' does not match port width (7) of module 'idxToCoord' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/pieces_art.v:94]
WARNING: [Synth 8-689] width (13) of port connection 'y' does not match port width (7) of module 'idxToCoord' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/pieces_art.v:94]
WARNING: [Synth 8-6014] Unused sequential element old_b_reg was removed.  [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/pieces_art.v:194]
WARNING: [Synth 8-4767] Trying to implement RAM 'chess_board_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "chess_board_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'board_art' (8#1) [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/pieces_art.v:24]
INFO: [Synth 8-6157] synthesizing module 'player_turn_1_min' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/player_turn_1_min.v:23]
INFO: [Synth 8-6155] done synthesizing module 'player_turn_1_min' (9#1) [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/player_turn_1_min.v:23]
INFO: [Synth 8-6157] synthesizing module 'end_game' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/end_game.v:23]
	Parameter YELLOW bound to: 16'b1111111111100000 
	Parameter ORANGE bound to: 16'b1111110101000000 
	Parameter ORANGE2 bound to: 16'b1111101111100000 
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter LIGHT_BLUE bound to: 16'b0000011110111111 
	Parameter LIGHT_GREEN bound to: 16'b1001011111100000 
WARNING: [Synth 8-689] width (13) of port connection 'x' does not match port width (7) of module 'idxToCoord' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/end_game.v:29]
WARNING: [Synth 8-689] width (13) of port connection 'y' does not match port width (7) of module 'idxToCoord' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/end_game.v:29]
INFO: [Synth 8-6155] done synthesizing module 'end_game' (10#1) [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/end_game.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (11#1) [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/test_module.v:14]
WARNING: [Synth 8-3331] design menu has unconnected port JC[7]
WARNING: [Synth 8-3331] design menu has unconnected port JC[6]
WARNING: [Synth 8-3331] design menu has unconnected port JC[5]
WARNING: [Synth 8-3331] design menu has unconnected port JC[4]
WARNING: [Synth 8-3331] design menu has unconnected port JC[3]
WARNING: [Synth 8-3331] design menu has unconnected port JC[2]
WARNING: [Synth 8-3331] design menu has unconnected port JC[1]
WARNING: [Synth 8-3331] design menu has unconnected port JC[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:04 ; elapsed = 00:02:36 . Memory (MB): peak = 2244.812 ; gain = 1987.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:02:52 . Memory (MB): peak = 2244.812 ; gain = 1987.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:09 ; elapsed = 00:02:52 . Memory (MB): peak = 2244.812 ; gain = 1987.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2267.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:21 ; elapsed = 00:03:36 . Memory (MB): peak = 2269.406 ; gain = 2012.418
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:21 ; elapsed = 00:03:36 . Memory (MB): peak = 2269.406 ; gain = 2012.418
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "out_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "toggle_2s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "toggle_2s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "count_pass" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "toggle_code0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "toggle_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "avail_moves_reg[0][0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "avail_moves_reg[0][1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "avail_moves_reg[0][2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "avail_moves_reg[0][3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "avail_moves_reg[0][4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "avail_moves_reg[0][5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "avail_moves_reg[0][6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "avail_moves_reg[0][7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "avail_moves_reg[1][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "board_reg[0][0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_reg[0][1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_reg[0][2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_reg[0][3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_reg[0][4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_reg[0][5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_reg[0][6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_reg[0][7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blocked" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg' and it is trimmed from '32' to '6' bits. [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/pieces_art.v:252]
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cur_x0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cur_x0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cur_x0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cur_x0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cur_x0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cur_x0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cur_x0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cur_x0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "toggle_win0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s1_x" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s1_x" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s4_y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "toggle_win0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s1_x" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s1_x" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s4_y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:18 ; elapsed = 00:07:22 . Memory (MB): peak = 2284.500 ; gain = 2027.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |chess_engine__GB0  |           1|     22271|
|2     |chess_engine__GB1  |           1|     17993|
|3     |chess_engine__GB2  |           1|     10414|
|4     |chess_engine__GB3  |           1|     14748|
|5     |chess_engine__GB4  |           1|     17694|
|6     |chess_engine__GB5  |           1|     24489|
|7     |chess_engine__GB6  |           1|     33679|
|8     |chess_engine__GB7  |           1|     29746|
|9     |chess_engine__GB8  |           1|     11262|
|10    |chess_engine__GB9  |           1|     12289|
|11    |chess_engine__GB10 |           1|     38463|
|12    |chess_engine__GB11 |           1|     14216|
|13    |chess_engine__GB12 |           1|     25696|
|14    |chess_engine__GB13 |           1|     19822|
|15    |chess_engine__GB14 |           1|     25978|
|16    |chess_engine__GB15 |           1|     33995|
|17    |Top_Student__GC0   |           1|     26949|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 22    
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 37    
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 17    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 25    
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 71    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 112   
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1402  
	   2 Input     40 Bit        Muxes := 3     
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 19    
	  17 Input     17 Bit        Muxes := 1     
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 20    
	   7 Input     16 Bit        Muxes := 1     
	  27 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 16    
	   3 Input     13 Bit        Muxes := 3     
	   4 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	  37 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 11    
	   5 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 7     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 20    
	   3 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 4     
	  32 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 140   
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 52    
	   2 Input      3 Bit        Muxes := 66    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 134   
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81502 
	   5 Input      1 Bit        Muxes := 128   
	  17 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 63    
	  21 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module chess_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 14    
	   2 Input      4 Bit       Adders := 14    
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 67    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1402  
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 52    
	   2 Input      2 Bit        Muxes := 131   
	   2 Input      1 Bit        Muxes := 81441 
	   5 Input      1 Bit        Muxes := 128   
Module flexible_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module flexible_clock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module menu 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 20    
Module board_art 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 13    
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 64    
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 18    
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 136   
	   2 Input      3 Bit        Muxes := 60    
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
	   3 Input      1 Bit        Muxes := 63    
	  21 Input      1 Bit        Muxes := 1     
Module player_turn_1_min 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module flexible_clock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module end_game 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 24    
	   2 Input     13 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 25    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  27 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 16    
	   3 Input     13 Bit        Muxes := 3     
	   4 Input     13 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 9     
	   3 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 17    
	   3 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'count_x_reg[31:0]' into 'count_x_reg[31:0]' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/pieces_art.v:221]
INFO: [Synth 8-4471] merging register 'count_y_reg[31:0]' into 'count_y_reg[31:0]' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/pieces_art.v:222]
INFO: [Synth 8-4471] merging register 'count_x_reg[31:0]' into 'count_x_reg[31:0]' [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/pieces_art.v:221]
WARNING: [Synth 8-6014] Unused sequential element count_y_reg was removed.  [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/pieces_art.v:222]
WARNING: [Synth 8-6014] Unused sequential element count_x_reg was removed.  [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/pieces_art.v:221]
WARNING: [Synth 8-6014] Unused sequential element count_x_reg was removed.  [C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.srcs/sources_1/new/pieces_art.v:221]
INFO: [Synth 8-5544] ROM "s1_x" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "toggle_win0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design menu has unconnected port JC[7]
WARNING: [Synth 8-3331] design menu has unconnected port JC[6]
WARNING: [Synth 8-3331] design menu has unconnected port JC[5]
WARNING: [Synth 8-3331] design menu has unconnected port JC[4]
WARNING: [Synth 8-3331] design menu has unconnected port JC[3]
WARNING: [Synth 8-3331] design menu has unconnected port JC[2]
WARNING: [Synth 8-3331] design menu has unconnected port JC[1]
WARNING: [Synth 8-3331] design menu has unconnected port JC[0]
INFO: [Synth 8-3886] merging instance 'visuals/oled_data_reg[0]' (FDE) to 'visuals/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'end_g/oled_data_reg[0]' (FD) to 'end_g/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'main_menu/oled_data_reg[0]' (FD) to 'main_menu/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'end_g/oled_data_reg[1]' (FD) to 'end_g/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'visuals/oled_data_reg[2]' (FDE) to 'visuals/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'end_g/oled_data_reg[2]' (FD) to 'end_g/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'main_menu/oled_data_reg[2]' (FD) to 'main_menu/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'end_g/oled_data_reg[3]' (FD) to 'end_g/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'end_g/oled_data_reg[5]' (FD) to 'end_g/oled_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'end_g/oled_data_reg[6]' (FD) to 'end_g/oled_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'end_g/oled_data_reg[7]' (FD) to 'end_g/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'end_g/oled_data_reg[11]' (FD) to 'end_g/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'main_menu/oled_data_reg[11]' (FD) to 'main_menu/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'visuals/oled_data_reg[12]' (FDE) to 'visuals/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'end_g/oled_data_reg[12]' (FD) to 'end_g/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'end_g/oled_data_reg[13]' (FD) to 'end_g/oled_data_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (visuals/bool_move_new_reg)
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/y_max_reg[0]' (FDRE) to 'visuals/mouse1/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/y_max_reg[1]' (FDRE) to 'visuals/mouse1/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/y_max_reg[2]' (FDRE) to 'visuals/mouse1/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/y_max_reg[3]' (FDRE) to 'visuals/mouse1/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/y_max_reg[4]' (FDRE) to 'visuals/mouse1/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/y_max_reg[5]' (FDRE) to 'visuals/mouse1/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/y_max_reg[6]' (FDRE) to 'visuals/mouse1/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/y_max_reg[7]' (FDSE) to 'visuals/mouse1/y_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/y_max_reg[8]' (FDRE) to 'visuals/mouse1/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/y_max_reg[9]' (FDSE) to 'visuals/mouse1/x_max_reg[6]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/y_max_reg[10]' (FDRE) to 'visuals/mouse1/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/y_max_reg[11]' (FDRE) to 'visuals/mouse1/x_max_reg[0]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/x_max_reg[0]' (FDRE) to 'visuals/mouse1/x_max_reg[1]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/x_max_reg[1]' (FDRE) to 'visuals/mouse1/x_max_reg[2]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/x_max_reg[2]' (FDRE) to 'visuals/mouse1/x_max_reg[3]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/x_max_reg[3]' (FDRE) to 'visuals/mouse1/x_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/x_max_reg[4]' (FDRE) to 'visuals/mouse1/x_max_reg[5]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/x_max_reg[5]' (FDRE) to 'visuals/mouse1/x_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/x_max_reg[6]' (FDSE) to 'visuals/mouse1/x_max_reg[7]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/x_max_reg[7]' (FDSE) to 'visuals/mouse1/x_max_reg[8]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/x_max_reg[8]' (FDSE) to 'visuals/mouse1/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'visuals/mouse1/x_max_reg[10]' (FDRE) to 'visuals/mouse1/x_max_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (visuals/mouse1/\x_max_reg[11] )
INFO: [Synth 8-3886] merging instance 'end_g/q1_x_reg[0]' (FDE) to 'end_g/q1_x_reg[4]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_x_reg[1]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_y_reg[0]' (FDE) to 'end_g/q1_y_reg[4]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_y_reg[2]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_y_reg[5]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_y_reg[6]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_y_reg[7]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_y_reg[8]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_y_reg[9]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_y_reg[10]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_y_reg[11]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_y_reg[12]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_x_reg[2]' (FDE) to 'end_g/q1_x_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_x_reg[5]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_x_reg[7]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_x_reg[8]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_x_reg[9]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_x_reg[10]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_x_reg[11]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q1_x_reg[12]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q2_x_reg[6]' (FDRE) to 'end_g/q2_x_reg[7]'
INFO: [Synth 8-3886] merging instance 'end_g/q2_x_reg[7]' (FDRE) to 'end_g/q2_x_reg[8]'
INFO: [Synth 8-3886] merging instance 'end_g/q2_x_reg[8]' (FDRE) to 'end_g/q2_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'end_g/q2_x_reg[9]' (FDRE) to 'end_g/q2_x_reg[10]'
INFO: [Synth 8-3886] merging instance 'end_g/q2_x_reg[10]' (FDRE) to 'end_g/q2_x_reg[11]'
INFO: [Synth 8-3886] merging instance 'end_g/q2_x_reg[11]' (FDRE) to 'end_g/q2_x_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (end_g/\q2_x_reg[12] )
INFO: [Synth 8-3886] merging instance 'end_g/q2_y_reg[0]' (FDSE) to 'end_g/q2_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'end_g/q2_y_reg[1]' (FDSE) to 'end_g/q2_y_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (end_g/\q2_y_reg[2] )
INFO: [Synth 8-3886] merging instance 'end_g/q2_y_reg[3]' (FDSE) to 'end_g/q2_y_reg[5]'
INFO: [Synth 8-3886] merging instance 'end_g/q2_y_reg[6]' (FDRE) to 'end_g/q2_y_reg[7]'
INFO: [Synth 8-3886] merging instance 'end_g/q2_y_reg[7]' (FDRE) to 'end_g/q2_y_reg[8]'
INFO: [Synth 8-3886] merging instance 'end_g/q2_y_reg[8]' (FDRE) to 'end_g/q2_y_reg[9]'
INFO: [Synth 8-3886] merging instance 'end_g/q2_y_reg[9]' (FDRE) to 'end_g/q2_y_reg[10]'
INFO: [Synth 8-3886] merging instance 'end_g/q2_y_reg[10]' (FDRE) to 'end_g/q2_y_reg[11]'
INFO: [Synth 8-3886] merging instance 'end_g/q2_y_reg[11]' (FDRE) to 'end_g/q2_y_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (end_g/\q2_y_reg[12] )
INFO: [Synth 8-3886] merging instance 'end_g/q3_y_reg[1]' (FDE) to 'end_g/q3_y_reg[4]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_x_reg[1]' (FDE) to 'end_g/q3_x_reg[4]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_y_reg[3]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_y_reg[6]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_y_reg[7]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_y_reg[8]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_y_reg[9]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_y_reg[10]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_y_reg[11]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_y_reg[12]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_x_reg[2]' (FDE) to 'end_g/q3_x_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_x_reg[5]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_x_reg[7]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_x_reg[8]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_x_reg[9]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_x_reg[10]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_x_reg[11]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q3_x_reg[12]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q4_y_reg[0]' (FDE) to 'end_g/q4_y_reg[3]'
INFO: [Synth 8-3886] merging instance 'end_g/q4_y_reg[5]' (FDE) to 'end_g/s2_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'end_g/q4_y_reg[6]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q4_y_reg[7]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q4_y_reg[8]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q4_y_reg[9]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q4_y_reg[10]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q4_y_reg[11]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'end_g/q4_y_reg[12]' (FDE) to 'end_g/s2_y_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (end_g/\q6_y_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (end_g/\q6_y_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (end_g/\s1_x_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (end_g/\s3_y_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (end_g/\s3_x_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (end_g/\s3_x_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (end_g/\s4_y_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (end_g/\s4_y_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (end_g/\s5_x_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (end_g/\s5_y_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (end_g/\s6_y_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (end_g/\s6_x_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_menu/\toggle_code_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_menu/\toggle_2s_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (main_menu/\an_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_menu/\led_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_menu/\led_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_menu/\led_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (turns/\reset_l_reg[0] )
WARNING: [Synth 8-3332] Sequential element (toggle_2s_reg[2]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (led_reg[14]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (led_reg[5]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (led_reg[1]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (an_reg[0]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (toggle_code_reg[2]) is unused and will be removed from module menu.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[3]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[2]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[1]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[0]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (middle_down_reg) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (middle_reg) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (right_down_reg) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (right_reg) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (new_event_reg) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[11]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (bool_move_new_reg) is unused and will be removed from module board_art.
WARNING: [Synth 8-3332] Sequential element (new_b_reg[8]) is unused and will be removed from module board_art.
WARNING: [Synth 8-3332] Sequential element (new_b_reg[7]) is unused and will be removed from module board_art.
WARNING: [Synth 8-3332] Sequential element (new_b_reg[6]) is unused and will be removed from module board_art.
WARNING: [Synth 8-3332] Sequential element (reset_s_reg[1]) is unused and will be removed from module player_turn_1_min.
WARNING: [Synth 8-3332] Sequential element (reset_l_reg[1]) is unused and will be removed from module player_turn_1_min.
WARNING: [Synth 8-3332] Sequential element (reset_l_reg[0]) is unused and will be removed from module player_turn_1_min.
WARNING: [Synth 8-3332] Sequential element (s1_x_reg[12]) is unused and will be removed from module end_game.
WARNING: [Synth 8-3332] Sequential element (q6_y_reg[12]) is unused and will be removed from module end_game.
WARNING: [Synth 8-3332] Sequential element (q6_y_reg[3]) is unused and will be removed from module end_game.
WARNING: [Synth 8-3332] Sequential element (q2_y_reg[12]) is unused and will be removed from module end_game.
WARNING: [Synth 8-3332] Sequential element (q2_y_reg[2]) is unused and will be removed from module end_game.
WARNING: [Synth 8-3332] Sequential element (q2_x_reg[12]) is unused and will be removed from module end_game.
WARNING: [Synth 8-3332] Sequential element (s6_x_reg[12]) is unused and will be removed from module end_game.
WARNING: [Synth 8-3332] Sequential element (s5_y_reg[12]) is unused and will be removed from module end_game.
WARNING: [Synth 8-3332] Sequential element (s4_y_reg[12]) is unused and will be removed from module end_game.
WARNING: [Synth 8-3332] Sequential element (s4_y_reg[5]) is unused and will be removed from module end_game.
WARNING: [Synth 8-3332] Sequential element (s3_x_reg[12]) is unused and will be removed from module end_game.
WARNING: [Synth 8-3332] Sequential element (s3_x_reg[3]) is unused and will be removed from module end_game.
WARNING: [Synth 8-3332] Sequential element (s3_y_reg[12]) is unused and will be removed from module end_game.
WARNING: [Synth 8-3332] Sequential element (s5_x_reg[1]) is unused and will be removed from module end_game.
WARNING: [Synth 8-3332] Sequential element (s6_y_reg[12]) is unused and will be removed from module end_game.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[9]) is unused and will be removed from module MouseCtl.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (turns/\reset_s_reg[0] )
WARNING: [Synth 8-3332] Sequential element (reset_s_reg[0]) is unused and will be removed from module player_turn_1_min.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:10:25 . Memory (MB): peak = 2284.500 ; gain = 2027.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |chess_engine__GB0  |           1|      2169|
|2     |chess_engine__GB1  |           1|      2069|
|3     |chess_engine__GB2  |           1|      1016|
|4     |chess_engine__GB3  |           1|      1721|
|5     |chess_engine__GB4  |           1|      2297|
|6     |chess_engine__GB5  |           1|      2215|
|7     |chess_engine__GB6  |           1|      2408|
|8     |chess_engine__GB7  |           1|      2332|
|9     |chess_engine__GB8  |           1|      1006|
|10    |chess_engine__GB9  |           1|      1142|
|11    |chess_engine__GB10 |           1|      9388|
|12    |chess_engine__GB11 |           1|       582|
|13    |chess_engine__GB12 |           1|       917|
|14    |chess_engine__GB13 |           1|      1643|
|15    |chess_engine__GB14 |           1|       708|
|16    |chess_engine__GB15 |           1|       753|
|17    |Top_Student__GC0   |           1|     11259|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:15 ; elapsed = 00:10:34 . Memory (MB): peak = 2284.500 ; gain = 2027.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:09 ; elapsed = 00:20:31 . Memory (MB): peak = 2284.500 ; gain = 2027.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |chess_engine__GB11 |           1|       559|
|2     |chess_engine__GB12 |           1|       913|
|3     |chess_engine__GB13 |           1|      1606|
|4     |chess_engine__GB14 |           1|       703|
|5     |chess_engine__GB15 |           1|       703|
|6     |Top_Student__GC0   |           1|     11254|
|7     |Top_Student_GT0    |           1|     16313|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:13 ; elapsed = 00:20:48 . Memory (MB): peak = 2284.500 ; gain = 2027.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |chess_engine__GB11 |           1|       209|
|2     |chess_engine__GB12 |           1|       307|
|3     |chess_engine__GB13 |           1|       606|
|4     |chess_engine__GB14 |           1|       394|
|5     |chess_engine__GB15 |           1|       422|
|6     |Top_Student__GC0   |           1|      4843|
|7     |Top_Student_GT0    |           1|      5897|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop visuals/mouse1/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to visuals/mouse1/Inst_Ps2Interface/ps2_clk_h_reg_inv.
INFO: [Synth 8-5365] Flop visuals/mouse1/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to visuals/mouse1/Inst_Ps2Interface/ps2_data_h_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:14 ; elapsed = 00:20:50 . Memory (MB): peak = 2284.500 ; gain = 2027.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:14 ; elapsed = 00:20:50 . Memory (MB): peak = 2284.500 ; gain = 2027.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:14 ; elapsed = 00:20:51 . Memory (MB): peak = 2284.500 ; gain = 2027.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:15 ; elapsed = 00:20:51 . Memory (MB): peak = 2284.500 ; gain = 2027.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:15 ; elapsed = 00:20:51 . Memory (MB): peak = 2284.500 ; gain = 2027.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:15 ; elapsed = 00:20:51 . Memory (MB): peak = 2284.500 ; gain = 2027.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     6|
|2     |CARRY4 |   431|
|3     |LUT1   |   128|
|4     |LUT2   |   805|
|5     |LUT3   |  1425|
|6     |LUT4   |  1231|
|7     |LUT5   |  1437|
|8     |LUT6   |  5144|
|9     |MUXF7  |    96|
|10    |MUXF8  |    28|
|11    |FDE_1  |    32|
|12    |FDRE   |  1794|
|13    |FDSE   |    28|
|14    |IBUF   |    26|
|15    |IOBUF  |     2|
|16    |OBUF   |    43|
|17    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+------------------+------+
|      |Instance                |Module            |Cells |
+------+------------------------+------------------+------+
|1     |top                     |                  | 12657|
|2     |  chess_moves           |chess_engine      |  5476|
|3     |  clk6p25m              |flexible_clock    |    63|
|4     |  end_g                 |end_game          |   755|
|5     |    clk0p5s             |flexible_clock_2  |    63|
|6     |    idxToCoord_unit     |idxToCoord_3      |   584|
|7     |  main_menu             |menu              |   654|
|8     |    clk0p005s           |flexible_clock_0  |    53|
|9     |    clk6p25m            |flexible_clock_1  |    51|
|10    |    idxToCoord_unit     |idxToCoord        |   227|
|11    |  turns                 |player_turn_1_min |   258|
|12    |  unit_oled_A           |Oled_Display      |   678|
|13    |  visuals               |board_art         |  4654|
|14    |    mouse1              |MouseCtl          |   910|
|15    |      Inst_Ps2Interface |Ps2Interface      |   282|
+------+------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:15 ; elapsed = 00:20:51 . Memory (MB): peak = 2284.500 ; gain = 2027.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:57 ; elapsed = 00:20:20 . Memory (MB): peak = 2284.500 ; gain = 2002.918
Synthesis Optimization Complete : Time (s): cpu = 00:06:15 ; elapsed = 00:20:52 . Memory (MB): peak = 2284.500 ; gain = 2027.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 615 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
491 Infos, 179 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:17 ; elapsed = 00:20:55 . Memory (MB): peak = 2284.500 ; gain = 2040.336
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/david/Documents/EE2026_programs/MODS9.xpr/MODS/MODS.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2284.500 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov  7 16:30:58 2023...
