ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"spi.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_SPI3_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_SPI3_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	MX_SPI3_Init:
  26              	.LFB141:
  27              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /**
   2:Core/Src/spi.c ****   ******************************************************************************
   3:Core/Src/spi.c ****   * File Name          : SPI.c
   4:Core/Src/spi.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/spi.c ****   *                      of the SPI instances.
   6:Core/Src/spi.c ****   ******************************************************************************
   7:Core/Src/spi.c ****   * @attention
   8:Core/Src/spi.c ****   *
   9:Core/Src/spi.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Core/Src/spi.c ****   * All rights reserved.</center></h2>
  11:Core/Src/spi.c ****   *
  12:Core/Src/spi.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/spi.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/spi.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/spi.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** 
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi3;
  28:Core/Src/spi.c **** SPI_HandleTypeDef hspi6;
  29:Core/Src/spi.c **** 
  30:Core/Src/spi.c **** /* SPI3 init function */
  31:Core/Src/spi.c **** void MX_SPI3_Init(void)
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s 			page 2


  32:Core/Src/spi.c **** {
  28              		.loc 1 32 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   hspi3.Instance = SPI3;
  37              		.loc 1 34 3 view .LVU1
  38              		.loc 1 34 18 is_stmt 0 view .LVU2
  39 0002 1148     		ldr	r0, .L5
  40 0004 114B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  35:Core/Src/spi.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
  42              		.loc 1 35 3 is_stmt 1 view .LVU3
  43              		.loc 1 35 19 is_stmt 0 view .LVU4
  44 0008 4FF48273 		mov	r3, #260
  45 000c 4360     		str	r3, [r0, #4]
  36:Core/Src/spi.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
  46              		.loc 1 36 3 is_stmt 1 view .LVU5
  47              		.loc 1 36 24 is_stmt 0 view .LVU6
  48 000e 0023     		movs	r3, #0
  49 0010 8360     		str	r3, [r0, #8]
  37:Core/Src/spi.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
  50              		.loc 1 37 3 is_stmt 1 view .LVU7
  51              		.loc 1 37 23 is_stmt 0 view .LVU8
  52 0012 4FF4E062 		mov	r2, #1792
  53 0016 C260     		str	r2, [r0, #12]
  38:Core/Src/spi.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
  54              		.loc 1 38 3 is_stmt 1 view .LVU9
  55              		.loc 1 38 26 is_stmt 0 view .LVU10
  56 0018 0222     		movs	r2, #2
  57 001a 0261     		str	r2, [r0, #16]
  39:Core/Src/spi.c ****   hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
  58              		.loc 1 39 3 is_stmt 1 view .LVU11
  59              		.loc 1 39 23 is_stmt 0 view .LVU12
  60 001c 0122     		movs	r2, #1
  61 001e 4261     		str	r2, [r0, #20]
  40:Core/Src/spi.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
  62              		.loc 1 40 3 is_stmt 1 view .LVU13
  63              		.loc 1 40 18 is_stmt 0 view .LVU14
  64 0020 4FF40072 		mov	r2, #512
  65 0024 8261     		str	r2, [r0, #24]
  41:Core/Src/spi.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
  66              		.loc 1 41 3 is_stmt 1 view .LVU15
  67              		.loc 1 41 32 is_stmt 0 view .LVU16
  68 0026 3022     		movs	r2, #48
  69 0028 C261     		str	r2, [r0, #28]
  42:Core/Src/spi.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
  70              		.loc 1 42 3 is_stmt 1 view .LVU17
  71              		.loc 1 42 23 is_stmt 0 view .LVU18
  72 002a 0362     		str	r3, [r0, #32]
  43:Core/Src/spi.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s 			page 3


  73              		.loc 1 43 3 is_stmt 1 view .LVU19
  74              		.loc 1 43 21 is_stmt 0 view .LVU20
  75 002c 4362     		str	r3, [r0, #36]
  44:Core/Src/spi.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  76              		.loc 1 44 3 is_stmt 1 view .LVU21
  77              		.loc 1 44 29 is_stmt 0 view .LVU22
  78 002e 8362     		str	r3, [r0, #40]
  45:Core/Src/spi.c ****   hspi3.Init.CRCPolynomial = 7;
  79              		.loc 1 45 3 is_stmt 1 view .LVU23
  80              		.loc 1 45 28 is_stmt 0 view .LVU24
  81 0030 0722     		movs	r2, #7
  82 0032 C262     		str	r2, [r0, #44]
  46:Core/Src/spi.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  83              		.loc 1 46 3 is_stmt 1 view .LVU25
  84              		.loc 1 46 24 is_stmt 0 view .LVU26
  85 0034 0363     		str	r3, [r0, #48]
  47:Core/Src/spi.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
  86              		.loc 1 47 3 is_stmt 1 view .LVU27
  87              		.loc 1 47 23 is_stmt 0 view .LVU28
  88 0036 4363     		str	r3, [r0, #52]
  48:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
  89              		.loc 1 48 3 is_stmt 1 view .LVU29
  90              		.loc 1 48 7 is_stmt 0 view .LVU30
  91 0038 FFF7FEFF 		bl	HAL_SPI_Init
  92              	.LVL0:
  93              		.loc 1 48 6 view .LVU31
  94 003c 00B9     		cbnz	r0, .L4
  95              	.L1:
  49:Core/Src/spi.c ****   {
  50:Core/Src/spi.c ****     Error_Handler();
  51:Core/Src/spi.c ****   }
  52:Core/Src/spi.c **** 
  53:Core/Src/spi.c **** }
  96              		.loc 1 53 1 view .LVU32
  97 003e 08BD     		pop	{r3, pc}
  98              	.L4:
  50:Core/Src/spi.c ****   }
  99              		.loc 1 50 5 is_stmt 1 view .LVU33
 100 0040 FFF7FEFF 		bl	Error_Handler
 101              	.LVL1:
 102              		.loc 1 53 1 is_stmt 0 view .LVU34
 103 0044 FBE7     		b	.L1
 104              	.L6:
 105 0046 00BF     		.align	2
 106              	.L5:
 107 0048 00000000 		.word	hspi3
 108 004c 003C0040 		.word	1073757184
 109              		.cfi_endproc
 110              	.LFE141:
 112              		.section	.text.MX_SPI6_Init,"ax",%progbits
 113              		.align	1
 114              		.global	MX_SPI6_Init
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 118              		.fpu fpv5-d16
 120              	MX_SPI6_Init:
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s 			page 4


 121              	.LFB142:
  54:Core/Src/spi.c **** /* SPI6 init function */
  55:Core/Src/spi.c **** void MX_SPI6_Init(void)
  56:Core/Src/spi.c **** {
 122              		.loc 1 56 1 is_stmt 1 view -0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126 0000 08B5     		push	{r3, lr}
 127              	.LCFI1:
 128              		.cfi_def_cfa_offset 8
 129              		.cfi_offset 3, -8
 130              		.cfi_offset 14, -4
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   hspi6.Instance = SPI6;
 131              		.loc 1 58 3 view .LVU36
 132              		.loc 1 58 18 is_stmt 0 view .LVU37
 133 0002 1148     		ldr	r0, .L11
 134 0004 114B     		ldr	r3, .L11+4
 135 0006 0360     		str	r3, [r0]
  59:Core/Src/spi.c ****   hspi6.Init.Mode = SPI_MODE_MASTER;
 136              		.loc 1 59 3 is_stmt 1 view .LVU38
 137              		.loc 1 59 19 is_stmt 0 view .LVU39
 138 0008 4FF48273 		mov	r3, #260
 139 000c 4360     		str	r3, [r0, #4]
  60:Core/Src/spi.c ****   hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 140              		.loc 1 60 3 is_stmt 1 view .LVU40
 141              		.loc 1 60 24 is_stmt 0 view .LVU41
 142 000e 0023     		movs	r3, #0
 143 0010 8360     		str	r3, [r0, #8]
  61:Core/Src/spi.c ****   hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 144              		.loc 1 61 3 is_stmt 1 view .LVU42
 145              		.loc 1 61 23 is_stmt 0 view .LVU43
 146 0012 4FF4E062 		mov	r2, #1792
 147 0016 C260     		str	r2, [r0, #12]
  62:Core/Src/spi.c ****   hspi6.Init.CLKPolarity = SPI_POLARITY_HIGH;
 148              		.loc 1 62 3 is_stmt 1 view .LVU44
 149              		.loc 1 62 26 is_stmt 0 view .LVU45
 150 0018 0222     		movs	r2, #2
 151 001a 0261     		str	r2, [r0, #16]
  63:Core/Src/spi.c ****   hspi6.Init.CLKPhase = SPI_PHASE_2EDGE;
 152              		.loc 1 63 3 is_stmt 1 view .LVU46
 153              		.loc 1 63 23 is_stmt 0 view .LVU47
 154 001c 0122     		movs	r2, #1
 155 001e 4261     		str	r2, [r0, #20]
  64:Core/Src/spi.c ****   hspi6.Init.NSS = SPI_NSS_SOFT;
 156              		.loc 1 64 3 is_stmt 1 view .LVU48
 157              		.loc 1 64 18 is_stmt 0 view .LVU49
 158 0020 4FF40072 		mov	r2, #512
 159 0024 8261     		str	r2, [r0, #24]
  65:Core/Src/spi.c ****   hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 160              		.loc 1 65 3 is_stmt 1 view .LVU50
 161              		.loc 1 65 32 is_stmt 0 view .LVU51
 162 0026 0822     		movs	r2, #8
 163 0028 C261     		str	r2, [r0, #28]
  66:Core/Src/spi.c ****   hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 164              		.loc 1 66 3 is_stmt 1 view .LVU52
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s 			page 5


 165              		.loc 1 66 23 is_stmt 0 view .LVU53
 166 002a 0362     		str	r3, [r0, #32]
  67:Core/Src/spi.c ****   hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 167              		.loc 1 67 3 is_stmt 1 view .LVU54
 168              		.loc 1 67 21 is_stmt 0 view .LVU55
 169 002c 4362     		str	r3, [r0, #36]
  68:Core/Src/spi.c ****   hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 170              		.loc 1 68 3 is_stmt 1 view .LVU56
 171              		.loc 1 68 29 is_stmt 0 view .LVU57
 172 002e 8362     		str	r3, [r0, #40]
  69:Core/Src/spi.c ****   hspi6.Init.CRCPolynomial = 7;
 173              		.loc 1 69 3 is_stmt 1 view .LVU58
 174              		.loc 1 69 28 is_stmt 0 view .LVU59
 175 0030 0722     		movs	r2, #7
 176 0032 C262     		str	r2, [r0, #44]
  70:Core/Src/spi.c ****   hspi6.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 177              		.loc 1 70 3 is_stmt 1 view .LVU60
 178              		.loc 1 70 24 is_stmt 0 view .LVU61
 179 0034 0363     		str	r3, [r0, #48]
  71:Core/Src/spi.c ****   hspi6.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 180              		.loc 1 71 3 is_stmt 1 view .LVU62
 181              		.loc 1 71 23 is_stmt 0 view .LVU63
 182 0036 4363     		str	r3, [r0, #52]
  72:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi6) != HAL_OK)
 183              		.loc 1 72 3 is_stmt 1 view .LVU64
 184              		.loc 1 72 7 is_stmt 0 view .LVU65
 185 0038 FFF7FEFF 		bl	HAL_SPI_Init
 186              	.LVL2:
 187              		.loc 1 72 6 view .LVU66
 188 003c 00B9     		cbnz	r0, .L10
 189              	.L7:
  73:Core/Src/spi.c ****   {
  74:Core/Src/spi.c ****     Error_Handler();
  75:Core/Src/spi.c ****   }
  76:Core/Src/spi.c **** 
  77:Core/Src/spi.c **** }
 190              		.loc 1 77 1 view .LVU67
 191 003e 08BD     		pop	{r3, pc}
 192              	.L10:
  74:Core/Src/spi.c ****   }
 193              		.loc 1 74 5 is_stmt 1 view .LVU68
 194 0040 FFF7FEFF 		bl	Error_Handler
 195              	.LVL3:
 196              		.loc 1 77 1 is_stmt 0 view .LVU69
 197 0044 FBE7     		b	.L7
 198              	.L12:
 199 0046 00BF     		.align	2
 200              	.L11:
 201 0048 00000000 		.word	hspi6
 202 004c 00540140 		.word	1073828864
 203              		.cfi_endproc
 204              	.LFE142:
 206              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 207              		.align	1
 208              		.global	HAL_SPI_MspInit
 209              		.syntax unified
 210              		.thumb
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s 			page 6


 211              		.thumb_func
 212              		.fpu fpv5-d16
 214              	HAL_SPI_MspInit:
 215              	.LVL4:
 216              	.LFB143:
  78:Core/Src/spi.c **** 
  79:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  80:Core/Src/spi.c **** {
 217              		.loc 1 80 1 is_stmt 1 view -0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 40
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221              		.loc 1 80 1 is_stmt 0 view .LVU71
 222 0000 00B5     		push	{lr}
 223              	.LCFI2:
 224              		.cfi_def_cfa_offset 4
 225              		.cfi_offset 14, -4
 226 0002 8BB0     		sub	sp, sp, #44
 227              	.LCFI3:
 228              		.cfi_def_cfa_offset 48
  81:Core/Src/spi.c **** 
  82:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 229              		.loc 1 82 3 is_stmt 1 view .LVU72
 230              		.loc 1 82 20 is_stmt 0 view .LVU73
 231 0004 0023     		movs	r3, #0
 232 0006 0593     		str	r3, [sp, #20]
 233 0008 0693     		str	r3, [sp, #24]
 234 000a 0793     		str	r3, [sp, #28]
 235 000c 0893     		str	r3, [sp, #32]
 236 000e 0993     		str	r3, [sp, #36]
  83:Core/Src/spi.c ****   if(spiHandle->Instance==SPI3)
 237              		.loc 1 83 3 is_stmt 1 view .LVU74
 238              		.loc 1 83 15 is_stmt 0 view .LVU75
 239 0010 0368     		ldr	r3, [r0]
 240              		.loc 1 83 5 view .LVU76
 241 0012 254A     		ldr	r2, .L19
 242 0014 9342     		cmp	r3, r2
 243 0016 05D0     		beq	.L17
  84:Core/Src/spi.c ****   {
  85:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
  86:Core/Src/spi.c **** 
  87:Core/Src/spi.c ****   /* USER CODE END SPI3_MspInit 0 */
  88:Core/Src/spi.c ****     /* SPI3 clock enable */
  89:Core/Src/spi.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
  90:Core/Src/spi.c ****   
  91:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  92:Core/Src/spi.c ****     /**SPI3 GPIO Configuration    
  93:Core/Src/spi.c ****     PC10     ------> SPI3_SCK
  94:Core/Src/spi.c ****     PC11     ------> SPI3_MISO
  95:Core/Src/spi.c ****     PC12     ------> SPI3_MOSI 
  96:Core/Src/spi.c ****     */
  97:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  98:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  99:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 100:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 101:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 102:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s 			page 7


 103:Core/Src/spi.c **** 
 104:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 105:Core/Src/spi.c **** 
 106:Core/Src/spi.c ****   /* USER CODE END SPI3_MspInit 1 */
 107:Core/Src/spi.c ****   }
 108:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI6)
 244              		.loc 1 108 8 is_stmt 1 view .LVU77
 245              		.loc 1 108 10 is_stmt 0 view .LVU78
 246 0018 244A     		ldr	r2, .L19+4
 247 001a 9342     		cmp	r3, r2
 248 001c 23D0     		beq	.L18
 249              	.LVL5:
 250              	.L13:
 109:Core/Src/spi.c ****   {
 110:Core/Src/spi.c ****   /* USER CODE BEGIN SPI6_MspInit 0 */
 111:Core/Src/spi.c **** 
 112:Core/Src/spi.c ****   /* USER CODE END SPI6_MspInit 0 */
 113:Core/Src/spi.c ****     /* SPI6 clock enable */
 114:Core/Src/spi.c ****     __HAL_RCC_SPI6_CLK_ENABLE();
 115:Core/Src/spi.c ****   
 116:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 117:Core/Src/spi.c ****     /**SPI6 GPIO Configuration    
 118:Core/Src/spi.c ****     PA5     ------> SPI6_SCK
 119:Core/Src/spi.c ****     PA6     ------> SPI6_MISO
 120:Core/Src/spi.c ****     PA7     ------> SPI6_MOSI 
 121:Core/Src/spi.c ****     */
 122:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 123:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 124:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 125:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 126:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 127:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 128:Core/Src/spi.c **** 
 129:Core/Src/spi.c ****   /* USER CODE BEGIN SPI6_MspInit 1 */
 130:Core/Src/spi.c **** 
 131:Core/Src/spi.c ****   /* USER CODE END SPI6_MspInit 1 */
 132:Core/Src/spi.c ****   }
 133:Core/Src/spi.c **** }
 251              		.loc 1 133 1 view .LVU79
 252 001e 0BB0     		add	sp, sp, #44
 253              	.LCFI4:
 254              		.cfi_remember_state
 255              		.cfi_def_cfa_offset 4
 256              		@ sp needed
 257 0020 5DF804FB 		ldr	pc, [sp], #4
 258              	.LVL6:
 259              	.L17:
 260              	.LCFI5:
 261              		.cfi_restore_state
  89:Core/Src/spi.c ****   
 262              		.loc 1 89 5 is_stmt 1 view .LVU80
 263              	.LBB2:
  89:Core/Src/spi.c ****   
 264              		.loc 1 89 5 view .LVU81
  89:Core/Src/spi.c ****   
 265              		.loc 1 89 5 view .LVU82
 266 0024 224B     		ldr	r3, .L19+8
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s 			page 8


 267 0026 1A6C     		ldr	r2, [r3, #64]
 268 0028 42F40042 		orr	r2, r2, #32768
 269 002c 1A64     		str	r2, [r3, #64]
  89:Core/Src/spi.c ****   
 270              		.loc 1 89 5 view .LVU83
 271 002e 1A6C     		ldr	r2, [r3, #64]
 272 0030 02F40042 		and	r2, r2, #32768
 273 0034 0192     		str	r2, [sp, #4]
  89:Core/Src/spi.c ****   
 274              		.loc 1 89 5 view .LVU84
 275 0036 019A     		ldr	r2, [sp, #4]
 276              	.LBE2:
  91:Core/Src/spi.c ****     /**SPI3 GPIO Configuration    
 277              		.loc 1 91 5 view .LVU85
 278              	.LBB3:
  91:Core/Src/spi.c ****     /**SPI3 GPIO Configuration    
 279              		.loc 1 91 5 view .LVU86
  91:Core/Src/spi.c ****     /**SPI3 GPIO Configuration    
 280              		.loc 1 91 5 view .LVU87
 281 0038 1A6B     		ldr	r2, [r3, #48]
 282 003a 42F00402 		orr	r2, r2, #4
 283 003e 1A63     		str	r2, [r3, #48]
  91:Core/Src/spi.c ****     /**SPI3 GPIO Configuration    
 284              		.loc 1 91 5 view .LVU88
 285 0040 1B6B     		ldr	r3, [r3, #48]
 286 0042 03F00403 		and	r3, r3, #4
 287 0046 0293     		str	r3, [sp, #8]
  91:Core/Src/spi.c ****     /**SPI3 GPIO Configuration    
 288              		.loc 1 91 5 view .LVU89
 289 0048 029B     		ldr	r3, [sp, #8]
 290              	.LBE3:
  97:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 291              		.loc 1 97 5 view .LVU90
  97:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 292              		.loc 1 97 25 is_stmt 0 view .LVU91
 293 004a 4FF4E053 		mov	r3, #7168
 294 004e 0593     		str	r3, [sp, #20]
  98:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 295              		.loc 1 98 5 is_stmt 1 view .LVU92
  98:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 296              		.loc 1 98 26 is_stmt 0 view .LVU93
 297 0050 0223     		movs	r3, #2
 298 0052 0693     		str	r3, [sp, #24]
  99:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 299              		.loc 1 99 5 is_stmt 1 view .LVU94
 100:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 300              		.loc 1 100 5 view .LVU95
 100:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 301              		.loc 1 100 27 is_stmt 0 view .LVU96
 302 0054 0323     		movs	r3, #3
 303 0056 0893     		str	r3, [sp, #32]
 101:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 304              		.loc 1 101 5 is_stmt 1 view .LVU97
 101:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 305              		.loc 1 101 31 is_stmt 0 view .LVU98
 306 0058 0623     		movs	r3, #6
 307 005a 0993     		str	r3, [sp, #36]
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s 			page 9


 102:Core/Src/spi.c **** 
 308              		.loc 1 102 5 is_stmt 1 view .LVU99
 309 005c 05A9     		add	r1, sp, #20
 310 005e 1548     		ldr	r0, .L19+12
 311              	.LVL7:
 102:Core/Src/spi.c **** 
 312              		.loc 1 102 5 is_stmt 0 view .LVU100
 313 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 314              	.LVL8:
 315 0064 DBE7     		b	.L13
 316              	.LVL9:
 317              	.L18:
 114:Core/Src/spi.c ****   
 318              		.loc 1 114 5 is_stmt 1 view .LVU101
 319              	.LBB4:
 114:Core/Src/spi.c ****   
 320              		.loc 1 114 5 view .LVU102
 114:Core/Src/spi.c ****   
 321              		.loc 1 114 5 view .LVU103
 322 0066 124B     		ldr	r3, .L19+8
 323 0068 5A6C     		ldr	r2, [r3, #68]
 324 006a 42F40012 		orr	r2, r2, #2097152
 325 006e 5A64     		str	r2, [r3, #68]
 114:Core/Src/spi.c ****   
 326              		.loc 1 114 5 view .LVU104
 327 0070 5A6C     		ldr	r2, [r3, #68]
 328 0072 02F40012 		and	r2, r2, #2097152
 329 0076 0392     		str	r2, [sp, #12]
 114:Core/Src/spi.c ****   
 330              		.loc 1 114 5 view .LVU105
 331 0078 039A     		ldr	r2, [sp, #12]
 332              	.LBE4:
 116:Core/Src/spi.c ****     /**SPI6 GPIO Configuration    
 333              		.loc 1 116 5 view .LVU106
 334              	.LBB5:
 116:Core/Src/spi.c ****     /**SPI6 GPIO Configuration    
 335              		.loc 1 116 5 view .LVU107
 116:Core/Src/spi.c ****     /**SPI6 GPIO Configuration    
 336              		.loc 1 116 5 view .LVU108
 337 007a 1A6B     		ldr	r2, [r3, #48]
 338 007c 42F00102 		orr	r2, r2, #1
 339 0080 1A63     		str	r2, [r3, #48]
 116:Core/Src/spi.c ****     /**SPI6 GPIO Configuration    
 340              		.loc 1 116 5 view .LVU109
 341 0082 1B6B     		ldr	r3, [r3, #48]
 342 0084 03F00103 		and	r3, r3, #1
 343 0088 0493     		str	r3, [sp, #16]
 116:Core/Src/spi.c ****     /**SPI6 GPIO Configuration    
 344              		.loc 1 116 5 view .LVU110
 345 008a 049B     		ldr	r3, [sp, #16]
 346              	.LBE5:
 122:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 347              		.loc 1 122 5 view .LVU111
 122:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 348              		.loc 1 122 25 is_stmt 0 view .LVU112
 349 008c E023     		movs	r3, #224
 350 008e 0593     		str	r3, [sp, #20]
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s 			page 10


 123:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 351              		.loc 1 123 5 is_stmt 1 view .LVU113
 123:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 352              		.loc 1 123 26 is_stmt 0 view .LVU114
 353 0090 0223     		movs	r3, #2
 354 0092 0693     		str	r3, [sp, #24]
 124:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 355              		.loc 1 124 5 is_stmt 1 view .LVU115
 125:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 356              		.loc 1 125 5 view .LVU116
 125:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 357              		.loc 1 125 27 is_stmt 0 view .LVU117
 358 0094 0323     		movs	r3, #3
 359 0096 0893     		str	r3, [sp, #32]
 126:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 360              		.loc 1 126 5 is_stmt 1 view .LVU118
 126:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 361              		.loc 1 126 31 is_stmt 0 view .LVU119
 362 0098 0823     		movs	r3, #8
 363 009a 0993     		str	r3, [sp, #36]
 127:Core/Src/spi.c **** 
 364              		.loc 1 127 5 is_stmt 1 view .LVU120
 365 009c 05A9     		add	r1, sp, #20
 366 009e 0648     		ldr	r0, .L19+16
 367              	.LVL10:
 127:Core/Src/spi.c **** 
 368              		.loc 1 127 5 is_stmt 0 view .LVU121
 369 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 370              	.LVL11:
 371              		.loc 1 133 1 view .LVU122
 372 00a4 BBE7     		b	.L13
 373              	.L20:
 374 00a6 00BF     		.align	2
 375              	.L19:
 376 00a8 003C0040 		.word	1073757184
 377 00ac 00540140 		.word	1073828864
 378 00b0 00380240 		.word	1073887232
 379 00b4 00080240 		.word	1073874944
 380 00b8 00000240 		.word	1073872896
 381              		.cfi_endproc
 382              	.LFE143:
 384              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 385              		.align	1
 386              		.global	HAL_SPI_MspDeInit
 387              		.syntax unified
 388              		.thumb
 389              		.thumb_func
 390              		.fpu fpv5-d16
 392              	HAL_SPI_MspDeInit:
 393              	.LVL12:
 394              	.LFB144:
 134:Core/Src/spi.c **** 
 135:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 136:Core/Src/spi.c **** {
 395              		.loc 1 136 1 is_stmt 1 view -0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s 			page 11


 398              		@ frame_needed = 0, uses_anonymous_args = 0
 399              		.loc 1 136 1 is_stmt 0 view .LVU124
 400 0000 08B5     		push	{r3, lr}
 401              	.LCFI6:
 402              		.cfi_def_cfa_offset 8
 403              		.cfi_offset 3, -8
 404              		.cfi_offset 14, -4
 137:Core/Src/spi.c **** 
 138:Core/Src/spi.c ****   if(spiHandle->Instance==SPI3)
 405              		.loc 1 138 3 is_stmt 1 view .LVU125
 406              		.loc 1 138 15 is_stmt 0 view .LVU126
 407 0002 0368     		ldr	r3, [r0]
 408              		.loc 1 138 5 view .LVU127
 409 0004 0E4A     		ldr	r2, .L27
 410 0006 9342     		cmp	r3, r2
 411 0008 03D0     		beq	.L25
 139:Core/Src/spi.c ****   {
 140:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 141:Core/Src/spi.c **** 
 142:Core/Src/spi.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 143:Core/Src/spi.c ****     /* Peripheral clock disable */
 144:Core/Src/spi.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 145:Core/Src/spi.c ****   
 146:Core/Src/spi.c ****     /**SPI3 GPIO Configuration    
 147:Core/Src/spi.c ****     PC10     ------> SPI3_SCK
 148:Core/Src/spi.c ****     PC11     ------> SPI3_MISO
 149:Core/Src/spi.c ****     PC12     ------> SPI3_MOSI 
 150:Core/Src/spi.c ****     */
 151:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 152:Core/Src/spi.c **** 
 153:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 154:Core/Src/spi.c **** 
 155:Core/Src/spi.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 156:Core/Src/spi.c ****   }
 157:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI6)
 412              		.loc 1 157 8 is_stmt 1 view .LVU128
 413              		.loc 1 157 10 is_stmt 0 view .LVU129
 414 000a 0E4A     		ldr	r2, .L27+4
 415 000c 9342     		cmp	r3, r2
 416 000e 0CD0     		beq	.L26
 417              	.LVL13:
 418              	.L21:
 158:Core/Src/spi.c ****   {
 159:Core/Src/spi.c ****   /* USER CODE BEGIN SPI6_MspDeInit 0 */
 160:Core/Src/spi.c **** 
 161:Core/Src/spi.c ****   /* USER CODE END SPI6_MspDeInit 0 */
 162:Core/Src/spi.c ****     /* Peripheral clock disable */
 163:Core/Src/spi.c ****     __HAL_RCC_SPI6_CLK_DISABLE();
 164:Core/Src/spi.c ****   
 165:Core/Src/spi.c ****     /**SPI6 GPIO Configuration    
 166:Core/Src/spi.c ****     PA5     ------> SPI6_SCK
 167:Core/Src/spi.c ****     PA6     ------> SPI6_MISO
 168:Core/Src/spi.c ****     PA7     ------> SPI6_MOSI 
 169:Core/Src/spi.c ****     */
 170:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 171:Core/Src/spi.c **** 
 172:Core/Src/spi.c ****   /* USER CODE BEGIN SPI6_MspDeInit 1 */
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s 			page 12


 173:Core/Src/spi.c **** 
 174:Core/Src/spi.c ****   /* USER CODE END SPI6_MspDeInit 1 */
 175:Core/Src/spi.c ****   }
 176:Core/Src/spi.c **** } 
 419              		.loc 1 176 1 view .LVU130
 420 0010 08BD     		pop	{r3, pc}
 421              	.LVL14:
 422              	.L25:
 144:Core/Src/spi.c ****   
 423              		.loc 1 144 5 is_stmt 1 view .LVU131
 424 0012 02F5FE32 		add	r2, r2, #130048
 425 0016 136C     		ldr	r3, [r2, #64]
 426 0018 23F40043 		bic	r3, r3, #32768
 427 001c 1364     		str	r3, [r2, #64]
 151:Core/Src/spi.c **** 
 428              		.loc 1 151 5 view .LVU132
 429 001e 4FF4E051 		mov	r1, #7168
 430 0022 0948     		ldr	r0, .L27+8
 431              	.LVL15:
 151:Core/Src/spi.c **** 
 432              		.loc 1 151 5 is_stmt 0 view .LVU133
 433 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 434              	.LVL16:
 435 0028 F2E7     		b	.L21
 436              	.LVL17:
 437              	.L26:
 163:Core/Src/spi.c ****   
 438              		.loc 1 163 5 is_stmt 1 view .LVU134
 439 002a 02F56442 		add	r2, r2, #58368
 440 002e 536C     		ldr	r3, [r2, #68]
 441 0030 23F40013 		bic	r3, r3, #2097152
 442 0034 5364     		str	r3, [r2, #68]
 170:Core/Src/spi.c **** 
 443              		.loc 1 170 5 view .LVU135
 444 0036 E021     		movs	r1, #224
 445 0038 0448     		ldr	r0, .L27+12
 446              	.LVL18:
 170:Core/Src/spi.c **** 
 447              		.loc 1 170 5 is_stmt 0 view .LVU136
 448 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 449              	.LVL19:
 450              		.loc 1 176 1 view .LVU137
 451 003e E7E7     		b	.L21
 452              	.L28:
 453              		.align	2
 454              	.L27:
 455 0040 003C0040 		.word	1073757184
 456 0044 00540140 		.word	1073828864
 457 0048 00080240 		.word	1073874944
 458 004c 00000240 		.word	1073872896
 459              		.cfi_endproc
 460              	.LFE144:
 462              		.comm	hspi6,100,4
 463              		.comm	hspi3,100,4
 464              		.text
 465              	.Letext0:
 466              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/8-2018-q4-major/gcc/arm-none-eabi/include/machine/_de
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s 			page 13


 467              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/8-2018-q4-major/gcc/arm-none-eabi/include/sys/_stdint
 468              		.file 4 "/Users/jeannine.shiu/STM32Cube/Repository/STM32Cube_FW_F7_V1.15.0/Drivers/CMSIS/Include/c
 469              		.file 5 "/Users/jeannine.shiu/STM32Cube/Repository/STM32Cube_FW_F7_V1.15.0/Drivers/CMSIS/Device/ST
 470              		.file 6 "/Users/jeannine.shiu/STM32Cube/Repository/STM32Cube_FW_F7_V1.15.0/Drivers/CMSIS/Device/ST
 471              		.file 7 "/Users/jeannine.shiu/STM32Cube/Repository/STM32Cube_FW_F7_V1.15.0/Drivers/STM32F7xx_HAL_D
 472              		.file 8 "/Users/jeannine.shiu/STM32Cube/Repository/STM32Cube_FW_F7_V1.15.0/Drivers/STM32F7xx_HAL_D
 473              		.file 9 "/Users/jeannine.shiu/STM32Cube/Repository/STM32Cube_FW_F7_V1.15.0/Drivers/STM32F7xx_HAL_D
 474              		.file 10 "/Users/jeannine.shiu/STM32Cube/Repository/STM32Cube_FW_F7_V1.15.0/Drivers/STM32F7xx_HAL_
 475              		.file 11 "/Users/jeannine.shiu/STM32Cube/Repository/STM32Cube_FW_F7_V1.15.0/Drivers/STM32F7xx_HAL_
 476              		.file 12 "Core/Inc/spi.h"
 477              		.file 13 "Core/Inc/main.h"
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s:17     .text.MX_SPI3_Init:0000000000000000 $t
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s:25     .text.MX_SPI3_Init:0000000000000000 MX_SPI3_Init
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s:107    .text.MX_SPI3_Init:0000000000000048 $d
                            *COM*:0000000000000064 hspi3
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s:113    .text.MX_SPI6_Init:0000000000000000 $t
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s:120    .text.MX_SPI6_Init:0000000000000000 MX_SPI6_Init
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s:201    .text.MX_SPI6_Init:0000000000000048 $d
                            *COM*:0000000000000064 hspi6
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s:207    .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s:214    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s:376    .text.HAL_SPI_MspInit:00000000000000a8 $d
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s:385    .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s:392    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//cc0qJNVo.s:455    .text.HAL_SPI_MspDeInit:0000000000000040 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
