// Seed: 2930787125
module module_0 (
    output supply0 id_0,
    output wire id_1,
    output wire id_2
);
  supply1 id_4 = id_4 - ~1;
  logic   id_5;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri1 id_1,
    input  tri1 id_2,
    output wand id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  wire id_6;
endmodule
module module_2 (
    output supply0 id_0,
    input tri0 id_1,
    output uwire id_2,
    output wire id_3,
    output uwire id_4,
    output wor id_5
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
  id_7 :
  assert property (@(id_1 or posedge id_1 ? id_7 : id_7) {1})
  else;
  assign id_3 = 1'b0;
endmodule
