#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jan  1 21:21:13 2019
# Process ID: 24549
# Current directory: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Introduction/lab1/fir_prj/solution1/impl/ip
# Command line: vivado -notrace -mode batch -source run_ippack.tcl
# Log file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Introduction/lab1/fir_prj/solution1/impl/ip/vivado.log
# Journal file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Introduction/lab1/fir_prj/solution1/impl/ip/vivado.jou
#-----------------------------------------------------------
source run_ippack.tcl -notrace
