

================================================================
== Vitis HLS Report for 'SMM_CIF_0_2'
================================================================
* Date:           Mon Oct 28 14:26:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SMM_CIF_0_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_SMM_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_208                   |SMM_CIF_0_2_Pipeline_VITIS_LOOP_140_6                   |      802|      802|  8.020 us|  8.020 us|    802|    802|       no|
        |grp_SMM_CIF_0_2_Pipeline_L2_L3_fu_265                              |SMM_CIF_0_2_Pipeline_L2_L3                              |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        |grp_SMM_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_374  |SMM_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2  |    25602|    25602|  0.259 ms|  0.259 ms|  25602|  25602|       no|
        |grp_SMM_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_436                   |SMM_CIF_0_2_Pipeline_VITIS_LOOP_187_7                   |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_128_3_VITIS_LOOP_136_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    641|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   35|    1866|   5958|    -|
|Memory           |       25|    -|     400|    200|    0|
|Multiplexer      |        -|    -|       -|   2123|    -|
|Register         |        -|    -|     866|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       25|   35|    3132|   8922|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        8|   15|       2|     16|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |grp_SMM_CIF_0_2_Pipeline_L2_L3_fu_265                              |SMM_CIF_0_2_Pipeline_L2_L3                              |        0|  25|  1119|   919|    0|
    |grp_SMM_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_374  |SMM_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2  |        0|   0|   141|   766|    0|
    |grp_SMM_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_208                   |SMM_CIF_0_2_Pipeline_VITIS_LOOP_140_6                   |        0|   0|    12|   857|    0|
    |grp_SMM_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_436                   |SMM_CIF_0_2_Pipeline_VITIS_LOOP_187_7                   |        0|   0|    99|   140|    0|
    |mul_32ns_32ns_64_2_1_U144                                          |mul_32ns_32ns_64_2_1                                    |        0|   4|   165|    50|    0|
    |mul_32s_32s_32_1_1_U147                                            |mul_32s_32s_32_1_1                                      |        0|   0|     0|  1042|    0|
    |mul_32s_32s_32_1_1_U148                                            |mul_32s_32s_32_1_1                                      |        0|   0|     0|  1042|    0|
    |mul_32s_32s_32_1_1_U149                                            |mul_32s_32s_32_1_1                                      |        0|   0|     0|  1042|    0|
    |mul_32s_32s_32_2_1_U145                                            |mul_32s_32s_32_2_1                                      |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U146                                            |mul_32s_32s_32_2_1                                      |        0|   3|   165|    50|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                        |        0|  35|  1866|  5958|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------------------------------------+-----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                            Memory                           |                              Module                             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------------------------------------+-----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_U          |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_U        |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_U        |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_U        |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_U        |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_U        |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_U        |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_U        |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_U        |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_U        |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_U   |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_U   |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_U  |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_U   |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_U   |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_U   |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_U   |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_U   |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_U   |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_U   |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_U   |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_U   |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_U    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_U   |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_U   |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W  |        0|  16|   8|    0|    32|   16|     1|          512|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U            |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U         |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U         |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U         |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U         |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U         |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U         |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U         |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U         |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U         |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U     |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U     |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U     |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U     |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U     |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U     |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_U     |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_U     |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_U     |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_U     |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_U     |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_U     |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_U     |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_U     |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_U     |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W    |        1|   0|   0|    0|  1024|   16|     1|        16384|
    +-------------------------------------------------------------+-----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                        |                                                                 |       25| 400| 200|    0| 26400|  800|    50|       422400|
    +-------------------------------------------------------------+-----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                    Variable Name                                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln128_fu_595_p2                                                                  |         +|   0|  0|  71|          64|           1|
    |add_ln136_fu_660_p2                                                                  |         +|   0|  0|  38|          31|           1|
    |grp_fu_467_p2                                                                        |         +|   0|  0|  39|          32|           2|
    |num_imag_2_fu_604_p2                                                                 |         +|   0|  0|  39|          32|           1|
    |sub152_fu_555_p2                                                                     |         +|   0|  0|  39|          32|           2|
    |sub155_fu_561_p2                                                                     |         +|   0|  0|  39|          32|           2|
    |sub_fu_695_p2                                                                        |         +|   0|  0|  39|          32|           2|
    |ap_block_state13_on_subcall_done                                                     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op122_call_state13                                                      |       and|   0|  0|   2|           1|           1|
    |grp_SMM_CIF_0_2_Pipeline_L2_L3_fu_265_out_stream_TREADY                              |       and|   0|  0|   2|           1|           1|
    |grp_SMM_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_374_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_SMM_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_436_out_stream_TREADY                   |       and|   0|  0|   2|           1|           1|
    |cmp156_not23_fu_615_p2                                                               |      icmp|   0|  0|  39|          32|          32|
    |cmp156_not_mid1_fu_610_p2                                                            |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln128_fu_590_p2                                                                 |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln136_fu_584_p2                                                                 |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln168_fu_648_p2                                                                 |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1                                                                      |        or|   0|  0|   2|           1|           1|
    |or_ln168_fu_654_p2                                                                   |        or|   0|  0|   2|           1|           1|
    |iter_3_fu_666_p3                                                                     |    select|   0|  0|  31|           1|          31|
    |select_ln128_1_fu_628_p3                                                             |    select|   0|  0|  31|           1|          31|
    |select_ln128_2_fu_640_p3                                                             |    select|   0|  0|  32|           1|          32|
    |select_ln128_fu_620_p3                                                               |    select|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                |          |   0|  0| 641|         458|         305|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                Name                                | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------+-----+-----------+-----+-----------+
    |SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_address0  |   14|          3|    5|         15|
    |SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ce0       |   14|          3|    1|          3|
    |SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_we0       |    9|          2|    1|          2|
    |SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_address0    |   14|          3|    5|         15|
    |SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ce0         |   14|          3|    1|          3|
    |SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_we0         |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_address0          |   14|          3|    5|         15|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_ce0               |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_we0               |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_address0        |   14|          3|    5|         15|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_ce0             |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_we0             |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_address0        |   14|          3|    5|         15|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_ce0             |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_we0             |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_address0        |   14|          3|    5|         15|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_ce0             |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_we0             |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_address0        |   14|          3|    5|         15|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_ce0             |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_we0             |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_address0        |   14|          3|    5|         15|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_ce0             |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_we0             |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_address0        |   14|          3|    5|         15|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_ce0             |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_we0             |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_address0        |   14|          3|    5|         15|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_ce0             |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_we0             |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_address0        |   14|          3|    5|         15|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_ce0             |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_we0             |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_address0        |   14|          3|    5|         15|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_ce0             |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_we0             |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0         |   14|          3|   10|         30|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0              |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0              |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0         |   14|          3|   10|         30|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0              |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0              |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0         |   14|          3|   10|         30|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0              |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0              |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0         |   14|          3|   10|         30|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0              |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0              |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0         |   14|          3|   10|         30|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0              |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0              |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0         |   14|          3|   10|         30|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0              |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0              |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0         |   14|          3|   10|         30|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0              |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0              |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0         |   14|          3|   10|         30|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0              |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0              |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0         |   14|          3|   10|         30|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0              |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0              |    9|          2|    1|          2|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0            |   14|          3|   10|         30|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0                 |   14|          3|    1|          3|
    |SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0                 |    9|          2|    1|          2|
    |ap_NS_fsm                                                           |  125|         28|    1|         28|
    |grp_fu_449_p0                                                       |   14|          3|   32|         96|
    |grp_fu_449_p1                                                       |   14|          3|   32|         96|
    |in_stream_a_TDATA_blk_n                                             |    9|          2|    1|          2|
    |in_stream_a_TREADY_int_regslice                                     |   25|          5|    1|          5|
    |indvar_flatten13_fu_190                                             |    9|          2|   64|        128|
    |iter_fu_182                                                         |    9|          2|   31|         62|
    |num_imag_fu_186                                                     |    9|          2|   32|         64|
    |out_stream_TDATA_blk_n                                              |    9|          2|    1|          2|
    |out_stream_TDATA_int_regslice                                       |   25|          5|   64|        320|
    |out_stream_TVALID_int_regslice                                      |   25|          5|    1|          5|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_address0   |   14|          3|    5|         15|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_ce0        |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_we0        |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_address0   |   14|          3|    5|         15|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_ce0        |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_we0        |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_address0   |   14|          3|    5|         15|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_ce0        |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_we0        |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_address0   |   14|          3|    5|         15|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_ce0        |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_we0        |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_address0   |   14|          3|    5|         15|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_ce0        |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_we0        |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_address0   |   14|          3|    5|         15|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_ce0        |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_we0        |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_address0   |   14|          3|    5|         15|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_ce0        |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_we0        |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_address0   |   14|          3|    5|         15|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_ce0        |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_we0        |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_address0   |   14|          3|    5|         15|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_ce0        |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_we0        |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_address0   |   14|          3|    5|         15|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_ce0        |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_we0        |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_address0   |   14|          3|    5|         15|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_ce0        |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_we0        |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_address0   |   14|          3|    5|         15|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_ce0        |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_we0        |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_address0   |   14|          3|    5|         15|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_ce0        |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_we0        |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0     |   14|          3|   10|         30|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0          |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0          |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0     |   14|          3|   10|         30|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0          |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0          |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0     |   14|          3|   10|         30|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0          |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0          |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0     |   14|          3|   10|         30|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0          |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0          |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0     |   14|          3|   10|         30|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0          |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0          |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0     |   14|          3|   10|         30|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0          |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0          |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0     |   14|          3|   10|         30|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0          |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0          |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0     |   14|          3|   10|         30|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0          |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0          |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0     |   14|          3|   10|         30|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0          |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0          |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0     |   14|          3|   10|         30|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0          |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0          |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0     |   14|          3|   10|         30|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0          |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0          |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0     |   14|          3|   10|         30|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0          |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0          |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0     |   14|          3|   10|         30|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0          |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0          |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0     |   14|          3|   10|         30|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0          |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0          |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0     |   14|          3|   10|         30|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0          |   14|          3|    1|          3|
    |p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0          |    9|          2|    1|          2|
    +--------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                               | 2123|        459|  735|       2183|
    +--------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |B_COL                                                                           |  32|   0|   32|          0|
    |B_ROW                                                                           |  32|   0|   32|          0|
    |B_ROW_load_load_fu_547_p1                                                       |  32|   0|   32|          0|
    |KER_bound_reg_835                                                               |  32|   0|   32|          0|
    |KER_size_0_reg_773                                                              |  32|   0|   32|          0|
    |KER_size_1_reg_830                                                              |  32|   0|   32|          0|
    |OFMDim_current                                                                  |  32|   0|   32|          0|
    |ap_CS_fsm                                                                       |  27|   0|   27|          0|
    |ap_predicate_pred1150_state9                                                    |   1|   0|    1|          0|
    |ap_predicate_pred1152_state9                                                    |   1|   0|    1|          0|
    |ap_predicate_pred1154_state9                                                    |   1|   0|    1|          0|
    |bound11_reg_807                                                                 |  64|   0|   64|          0|
    |grp_SMM_CIF_0_2_Pipeline_L2_L3_fu_265_ap_start_reg                              |   1|   0|    1|          0|
    |grp_SMM_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_374_ap_start_reg  |   1|   0|    1|          0|
    |grp_SMM_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_208_ap_start_reg                   |   1|   0|    1|          0|
    |grp_SMM_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_436_ap_start_reg                   |   1|   0|    1|          0|
    |indvar_flatten13_fu_190                                                         |  64|   0|   64|          0|
    |iter_fu_182                                                                     |  31|   0|   31|          0|
    |mul_ln101_reg_820                                                               |  32|   0|   32|          0|
    |num_imag_fu_186                                                                 |  32|   0|   32|          0|
    |or_ln168_reg_815                                                                |   1|   0|    1|          0|
    |reg_462                                                                         |  32|   0|   32|          0|
    |reg_474                                                                         |  32|   0|   32|          0|
    |sub152_reg_791                                                                  |  32|   0|   32|          0|
    |sub155_reg_796                                                                  |  32|   0|   32|          0|
    |sub_reg_825                                                                     |  32|   0|   32|          0|
    |tmp_2_reg_802                                                                   |  32|   0|   37|          5|
    |valIn_a_data_1_reg_713                                                          |  32|   0|   32|          0|
    |valIn_a_data_2_reg_719                                                          |  32|   0|   32|          0|
    |valIn_a_data_3_reg_727                                                          |  32|   0|   32|          0|
    |valIn_a_data_4_reg_733                                                          |  32|   0|   32|          0|
    |valIn_a_data_5_reg_741                                                          |  32|   0|   32|          0|
    |valIn_a_data_reg_709                                                            |  32|   0|   32|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 866|   0|  871|          5|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------------+-----+-----+--------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_none|   SMM_CIF_0_2|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_none|   SMM_CIF_0_2|  return value|
|in_stream_a_TDATA   |   in|   64|          axis|   in_stream_a|       pointer|
|in_stream_a_TVALID  |   in|    1|          axis|   in_stream_a|       pointer|
|in_stream_a_TREADY  |  out|    1|          axis|   in_stream_a|       pointer|
|out_stream_TDATA    |  out|   64|          axis|    out_stream|       pointer|
|out_stream_TVALID   |  out|    1|          axis|    out_stream|       pointer|
|out_stream_TREADY   |   in|    1|          axis|    out_stream|       pointer|
+--------------------+-----+-----+--------------+--------------+--------------+

