# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ex2_FSM_preambler.srcs/sources_1/new/FSM_preambler.vhd" \
"../../../../ex2_FSM_preambler.srcs/sim_1/new/FSM_preambler_tb.vhd" \

# Do not sort compile order
nosort
