<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>FMOPA (widening, 4-way) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">FMOPA (widening, 4-way)</h2><p>8-bit floating-point sum of outer products to single-precision, accumulating</p>
      <p class="aml">This instruction works with a 32-bit element ZA tile.</p>
      <p class="aml">This instruction widens the SVL<sub>S</sub>×4 sub-matrix of 8-bit
floating-point values held in the first source vector to single-precision
values and multiplies it by the widened 4×SVL<sub>S</sub>
sub-matrix of 8-bit floating-point values in the second source vector
to single-precision values.</p>
      <p class="aml">Each source vector is independently predicated by a corresponding
governing predicate. When a 8-bit source element is Inactive it is treated
as having the value +0.0, but if both groups of source vector elements
that correspond to a 32-bit destination element contain Inactive elements,
then the destination element remains unmodified.</p>
      <p class="aml">The resulting SVL<sub>S</sub>×SVL<sub>S</sub>
single-precision sum of outer products are scaled by
2<sup>-UInt(FPMR.LSCALE)</sup>,
before being destructively added to
the single-precision destination tile.
This is equivalent to performing a downscaled 4-way dot product and accumulate
to each of the destination tile elements.</p>
      <p class="aml">Each 32-bit container of the first source vector holds 4 consecutive
column elements of each row of a SVL<sub>S</sub>×4 sub-matrix.
Similarly, each 32-bit container of the second source vector holds
4 consecutive row elements of each column of a 4×SVL<sub>S</sub> sub-matrix.</p>
      <p class="aml">The 8-bit floating-point encoding format for the elements of the first source vector
and the second source vector is selected by FPMR.F8S1 and FPMR.F8S2
respectively.</p>
    
    <h3 class="classheading"><a id="iclass_sme2"/>SME2<span style="font-size:smaller;"><br/>(FEAT_SME_F8F32)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td colspan="5" class="lr">Zm</td><td colspan="3" class="lr">Pm</td><td colspan="3" class="lr">Pn</td><td colspan="5" class="lr">Zn</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td colspan="2" class="lr">ZAda</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="fmopa_za32_pp_z8z8_8"/><p class="asm-code">FMOPA  <a href="#ZAda" title="For the &quot;Single-precision&quot; variant: is the name of the ZA tile ZA0-ZA3, encoded in the &quot;ZAda&quot; field.">&lt;ZAda&gt;</a>.S, <a href="#Pn" title="Is the name of the first governing scalable predicate register P0-P7, encoded in the &quot;Pn&quot; field.">&lt;Pn&gt;</a>/M, <a href="#Pm" title="Is the name of the second governing scalable predicate register P0-P7, encoded in the &quot;Pm&quot; field.">&lt;Pm&gt;</a>/M, <a href="#Zn__2" title="Is the name of the first source scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn&gt;</a>.B, <a href="#Zm" title="Is the name of the second source scalable vector register, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.B</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME_F8F32) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let a : integer = UInt(Pn);
let b : integer = UInt(Pm);
let n : integer = UInt(Zn);
let m : integer = UInt(Zm);
let da : integer = UInt(ZAda);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;ZAda&gt;</td><td><a id="ZAda"/>
        
          <p class="aml">Is the name of the ZA tile ZA0-ZA3, encoded in the "ZAda" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pn&gt;</td><td><a id="Pn"/>
        
          <p class="aml">Is the name of the first governing scalable predicate register P0-P7, encoded in the "Pn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pm&gt;</td><td><a id="Pm"/>
        
          <p class="aml">Is the name of the second governing scalable predicate register P0-P7, encoded in the "Pm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn&gt;</td><td><a id="Zn__2"/>
        
          <p class="aml">Is the name of the first source scalable vector register, encoded in the "Zn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zm&gt;</td><td><a id="Zm"/>
        
          <p class="aml">Is the name of the second source scalable vector register, encoded in the "Zm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckFPMREnabled();
CheckStreamingSVEAndZAEnabled();
let VL : integer{} = CurrentVL();
let PL : integer{} = VL DIV 8;
let dim : integer{} = VL DIV 32;
let mask1 : bits(PL) = P{}(a);
let mask2 : bits(PL) = P{}(b);
let operand1 : bits(VL) = Z{}(n);
let operand2 : bits(VL) = Z{}(m);
let operand3 : bits(dim*dim*32) = ZAtile{}(da, 32);
var result : bits(dim*dim*32);

for row = 0 to dim-1 do
    for col = 0 to dim-1 do
        var prow : array [[4]] of boolean;
        var pcol : array [[4]] of boolean;
        var any_active : boolean = FALSE;
        for i = 0 to 3 do
            prow[[i]] = <a href="shared_pseudocode.html#func_ActivePredicateElement_4" title="">ActivePredicateElement</a>{PL}(mask1, 4*row + i, 8);
            pcol[[i]] = <a href="shared_pseudocode.html#func_ActivePredicateElement_4" title="">ActivePredicateElement</a>{PL}(mask2, 4*col + i, 8);
            any_active = any_active || (prow[[i]] &amp;&amp; pcol[[i]]);
        end;

        if any_active then
            var sum : bits(32) = operand3[(row*dim+col)*:32];
            var rowop : bits(32) = Zeros{};
            var colop : bits(32) = Zeros{};
            for i = 0 to 3 do
                if prow[[i]] then
                    rowop[i*:8] = operand1[(4*row + i)*:8];
                end;
                if pcol[[i]] then
                    colop[i*:8] = operand2[(4*col + i)*:8];
                end;
            end;

            sum = FP8DotAddFP{32, 32}(sum, rowop, colop, FPCR(), FPMR());
            result[(row*dim+col)*:32] = sum;
        else
            result[(row*dim+col)*:32] = operand3[(row*dim+col)*:32];
        end;
    end;
end;

ZAtile{dim*dim*32}(da, 32) = result;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
