

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Wed Apr 26 09:23:29 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_5b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2129|  2129|  2130|  2130|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L_col   |  2127|  2127|        88|          8|          1|   256|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    677|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|     696|    690|
|Memory           |        0|      -|    1024|    128|
|Multiplexer      |        -|      -|       -|    879|
|Register         |        -|      -|    1889|    427|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    3609|   2801|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       2|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32dEe_U1  |matmul_hw_fadd_32dEe  |        0|      2|  205|  205|
    |matmul_hw_fadd_32dEe_U2  |matmul_hw_fadd_32dEe  |        0|      2|  205|  205|
    |matmul_hw_fmul_32eOg_U3  |matmul_hw_fmul_32eOg  |        0|      3|  143|  140|
    |matmul_hw_fmul_32eOg_U4  |matmul_hw_fmul_32eOg  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     10|  696|  690|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |b_copy_0_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_1_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_2_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_3_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_4_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_5_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_6_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_7_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_8_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_9_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_10_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_11_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_12_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_13_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_14_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_15_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                    |        0|1024| 128|   256|  512|    16|         8192|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_926_p2                  |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_920_p2  |     +    |      0|  0|   9|           9|           1|
    |j_1_fu_1352_p2                 |     +    |      0|  0|   5|           5|           1|
    |tmp_23_fu_1012_p2              |     +    |      0|  0|   6|           6|           5|
    |tmp_25_fu_1108_p2              |     +    |      0|  0|   7|           7|           6|
    |tmp_27_fu_1223_p2              |     +    |      0|  0|   7|           7|           7|
    |tmp_29_fu_1340_p2              |     +    |      0|  0|   8|           8|           7|
    |tmp_30_fu_1463_p2              |     +    |      0|  0|  10|          10|          10|
    |exitcond_flatten_fu_914_p2     |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_932_p2             |   icmp   |      0|  0|   3|           5|           6|
    |tmp1_fu_952_p2                 |   icmp   |      0|  0|   2|           5|           1|
    |tmp_3_fu_1039_p2               |   icmp   |      0|  0|   2|           5|           1|
    |tmp_mid1_fu_946_p2             |   icmp   |      0|  0|   2|           5|           1|
    |tmp_10_fu_1024_p2              |    or    |      0|  0|  12|           8|           2|
    |tmp_12_fu_1064_p2              |    or    |      0|  0|  12|           8|           2|
    |tmp_14_fu_1126_p2              |    or    |      0|  0|  12|           8|           3|
    |tmp_16_fu_1182_p2              |    or    |      0|  0|  12|           8|           3|
    |tmp_18_fu_1240_p2              |    or    |      0|  0|  12|           8|           3|
    |tmp_20_fu_1296_p2              |    or    |      0|  0|  12|           8|           3|
    |tmp_7_fu_994_p2                |    or    |      0|  0|  12|           8|           1|
    |a_row_load_10_fu_1197_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_11_fu_1255_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_12_fu_1311_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_13_fu_1400_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_14_fu_1393_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_15_fu_1386_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_1_fu_1149_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_2_fu_1205_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_3_fu_1263_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_4_fu_1319_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_5_fu_1422_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_6_fu_1415_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_7_fu_1408_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_8_fu_1079_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_9_fu_1141_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_fu_1087_p3          |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_938_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_1_mid2_v_fu_966_p3         |  select  |      0|  0|   5|           1|           5|
    |tmp_mid2_fu_958_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 677|         161|         593|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  64|          9|   32|        288|
    |a_1_Addr_A_orig               |  64|          9|   32|        288|
    |ap_NS_fsm                     |   4|         11|    1|         11|
    |ap_enable_reg_pp0_iter10      |   1|          2|    1|          2|
    |b_0_Addr_A_orig               |  64|          9|   32|        288|
    |b_1_Addr_A_orig               |  64|          9|   32|        288|
    |b_copy_0_address0             |   4|          3|    4|         12|
    |b_copy_10_address0            |   4|          3|    4|         12|
    |b_copy_11_address0            |   4|          3|    4|         12|
    |b_copy_12_address0            |   4|          3|    4|         12|
    |b_copy_13_address0            |   4|          3|    4|         12|
    |b_copy_14_address0            |   4|          3|    4|         12|
    |b_copy_15_address0            |   4|          3|    4|         12|
    |b_copy_1_address0             |   4|          3|    4|         12|
    |b_copy_2_address0             |   4|          3|    4|         12|
    |b_copy_3_address0             |   4|          3|    4|         12|
    |b_copy_4_address0             |   4|          3|    4|         12|
    |b_copy_5_address0             |   4|          3|    4|         12|
    |b_copy_6_address0             |   4|          3|    4|         12|
    |b_copy_7_address0             |   4|          3|    4|         12|
    |b_copy_8_address0             |   4|          3|    4|         12|
    |b_copy_9_address0             |   4|          3|    4|         12|
    |c_WEN_A                       |   4|          2|    4|          8|
    |grp_fu_859_p0                 |  64|          9|   32|        288|
    |grp_fu_859_p1                 |  64|          9|   32|        288|
    |grp_fu_864_p0                 |  64|          9|   32|        288|
    |grp_fu_864_p1                 |  64|          9|   32|        288|
    |grp_fu_868_p0                 |  64|          9|   32|        288|
    |grp_fu_868_p1                 |  64|          9|   32|        288|
    |grp_fu_873_p0                 |  64|          9|   32|        288|
    |grp_fu_873_p1                 |  64|          9|   32|        288|
    |i_phi_fu_841_p4               |   5|          2|    5|         10|
    |i_reg_837                     |   5|          2|    5|         10|
    |indvar_flatten_phi_fu_830_p4  |   9|          2|    9|         18|
    |indvar_flatten_reg_826        |   9|          2|    9|         18|
    |j_phi_fu_852_p4               |   5|          2|    5|         10|
    |j_reg_848                     |   5|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 879|        183|  492|       3745|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |a_row_load_015_fu_110                       |  32|   0|   32|          0|
    |a_row_load_14_reg_2026                      |  32|   0|   32|          0|
    |a_row_load_15_reg_2021                      |  32|   0|   32|          0|
    |a_row_load_16_fu_166                        |  32|   0|   32|          0|
    |a_row_load_17_fu_162                        |  32|   0|   32|          0|
    |a_row_load_18_fu_158                        |  32|   0|   32|          0|
    |a_row_load_19_fu_154                        |  32|   0|   32|          0|
    |a_row_load_20_fu_150                        |  32|   0|   32|          0|
    |a_row_load_21_fu_146                        |  32|   0|   32|          0|
    |a_row_load_22_fu_142                        |  32|   0|   32|          0|
    |a_row_load_23_fu_138                        |  32|   0|   32|          0|
    |a_row_load_24_fu_134                        |  32|   0|   32|          0|
    |a_row_load_25_fu_130                        |  32|   0|   32|          0|
    |a_row_load_26_fu_126                        |  32|   0|   32|          0|
    |a_row_load_27_fu_122                        |  32|   0|   32|          0|
    |a_row_load_28_fu_118                        |  32|   0|   32|          0|
    |a_row_load_29_fu_114                        |  32|   0|   32|          0|
    |a_row_load_6_reg_2041                       |  32|   0|   32|          0|
    |a_row_load_7_reg_2036                       |  32|   0|   32|          0|
    |a_row_load_s_fu_170                         |  32|   0|   32|          0|
    |ap_CS_fsm                                   |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter2_tmp_2_2_reg_2056  |  32|   0|   32|          0|
    |exitcond_flatten_reg_1569                   |   1|   0|    1|          0|
    |i_reg_837                                   |   5|   0|    5|          0|
    |indvar_flatten_next_reg_1573                |   9|   0|    9|          0|
    |indvar_flatten_reg_826                      |   9|   0|    9|          0|
    |j_1_reg_2016                                |   5|   0|    5|          0|
    |j_mid2_reg_1578                             |   5|   0|    5|          0|
    |j_reg_848                                   |   5|   0|    5|          0|
    |reg_892                                     |  32|   0|   32|          0|
    |reg_896                                     |  32|   0|   32|          0|
    |reg_900                                     |  32|   0|   32|          0|
    |reg_904                                     |  32|   0|   32|          0|
    |reg_908                                     |  32|   0|   32|          0|
    |tmp_1_mid2_v_reg_1596                       |   5|   0|    5|          0|
    |tmp_1_reg_1602                              |   5|   0|    8|          3|
    |tmp_2_10_reg_2101                           |  32|   0|   32|          0|
    |tmp_2_11_reg_2126                           |  32|   0|   32|          0|
    |tmp_2_12_reg_2146                           |  32|   0|   32|          0|
    |tmp_2_13_reg_2156                           |  32|   0|   32|          0|
    |tmp_2_14_reg_2166                           |  32|   0|   32|          0|
    |tmp_2_1_reg_1986                            |  32|   0|   32|          0|
    |tmp_2_2_reg_2056                            |  32|   0|   32|          0|
    |tmp_2_3_reg_2086                            |  32|   0|   32|          0|
    |tmp_2_4_reg_2116                            |  32|   0|   32|          0|
    |tmp_2_5_reg_2141                            |  32|   0|   32|          0|
    |tmp_2_6_reg_2151                            |  32|   0|   32|          0|
    |tmp_2_7_reg_2161                            |  32|   0|   32|          0|
    |tmp_2_8_reg_1941                            |  32|   0|   32|          0|
    |tmp_2_9_reg_2001                            |  32|   0|   32|          0|
    |tmp_2_s_reg_2071                            |  32|   0|   32|          0|
    |tmp_30_reg_2051                             |  10|   0|   10|          0|
    |tmp_3_reg_1683                              |   1|   0|    1|          0|
    |tmp_5_10_reg_2216                           |  32|   0|   32|          0|
    |tmp_5_11_reg_2221                           |  32|   0|   32|          0|
    |tmp_5_12_reg_2226                           |  32|   0|   32|          0|
    |tmp_5_13_reg_2231                           |  32|   0|   32|          0|
    |tmp_5_1_reg_2171                            |  32|   0|   32|          0|
    |tmp_5_2_reg_2176                            |  32|   0|   32|          0|
    |tmp_5_3_reg_2181                            |  32|   0|   32|          0|
    |tmp_5_4_reg_2186                            |  32|   0|   32|          0|
    |tmp_5_5_reg_2191                            |  32|   0|   32|          0|
    |tmp_5_6_reg_2196                            |  32|   0|   32|          0|
    |tmp_5_7_reg_2201                            |  32|   0|   32|          0|
    |tmp_5_8_reg_2206                            |  32|   0|   32|          0|
    |tmp_5_reg_2136                              |  32|   0|   32|          0|
    |tmp_5_s_reg_2211                            |  32|   0|   32|          0|
    |tmp_6_cast5_reg_1761                        |   5|   0|    7|          2|
    |tmp_6_reg_1623                              |   5|   0|   64|         59|
    |tmp_9_reg_1713                              |   5|   0|   64|         59|
    |tmp_mid2_reg_1592                           |   1|   0|    1|          0|
    |tmp_s_reg_1926                              |  32|   0|   32|          0|
    |exitcond_flatten_reg_1569                   |   0|   1|    1|          0|
    |tmp_2_10_reg_2101                           |   0|  32|   32|          0|
    |tmp_2_11_reg_2126                           |   0|  32|   32|          0|
    |tmp_2_12_reg_2146                           |   0|  32|   32|          0|
    |tmp_2_13_reg_2156                           |   0|  32|   32|          0|
    |tmp_2_14_reg_2166                           |   0|  32|   32|          0|
    |tmp_2_3_reg_2086                            |   0|  32|   32|          0|
    |tmp_2_4_reg_2116                            |   0|  32|   32|          0|
    |tmp_2_5_reg_2141                            |   0|  32|   32|          0|
    |tmp_2_6_reg_2151                            |   0|  32|   32|          0|
    |tmp_2_7_reg_2161                            |   0|  32|   32|          0|
    |tmp_2_8_reg_1941                            |   0|  32|   32|          0|
    |tmp_2_9_reg_2001                            |   0|  32|   32|          0|
    |tmp_2_s_reg_2071                            |   0|  32|   32|          0|
    |tmp_30_reg_2051                             |   0|  10|   10|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1889| 427| 2439|        123|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

