INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniel/Lab4_3/Lab4_3.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
