NDContentPage.OnToolTipsLoaded({64:"<div class=\"NDToolTip TType LSystemverilog\"><div class=\"TTSummary\">Xilinx AXI4STREAM VIP Interger unsigned data type</div></div>",67:"<div class=\"NDToolTip TType LSystemverilog\"><div class=\"TTSummary\">Xilinx AXI4STREAM VIP data byte</div></div>",69:"<div class=\"NDToolTip TType LSystemverilog\"><div class=\"TTSummary\">Xilinx AXI4STREAM VIP&nbsp; user beat data type</div></div>",70:"<div class=\"NDToolTip TType LSystemverilog\"><div class=\"TTSummary\">Xilinx AXI4STREAM VIP data beat data type</div></div>",71:"<div class=\"NDToolTip TType LSystemverilog\"><div class=\"TTSummary\">Xilinx AXI4STREAM VIP&nbsp; strobe beat data type</div></div>",73:"<div class=\"NDToolTip TType LSystemverilog\"><div class=\"TTSummary\">Policies of the transaction to inform the driver whether to return the transaction back to the issuer Depending on the policy the driver will return the transaction a different points in the life of the transaction.</div></div>",78:"<div class=\"NDToolTip TType LSystemverilog\"><div class=\"TTSummary\">Transaction data pattern which can be all valid bytes, all null bytes, all position bytes or a combination&nbsp; of these three.</div></div>",79:"<div class=\"NDToolTip TType LSystemverilog\"><div class=\"TTSummary\">In axi4stream master driver, the time difference between the driver get the transaction and it starts to drive the data onto data bus is the delay. Depending on the delay policy, when it is XIL_AXI4STREAM_DELAY_INSERTION_FROM_IDLE,the driver can adjust the transfer delay to compensate for any backpressure observed for the prior transfer. Else it always using the delay in the transaction which the driver gets as the delay.</div></div>",81:"<div class=\"NDToolTip TClass LSystemverilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype81\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">xil_object</div></div></div><div class=\"TTSummary\">The xil_object class is the base class for all Xilinx Verification Component data and hierarchical classes. Its primary role is to define a set of methods for common operations such as set name, verbosity, tag etc.</div></div>",107:"<div class=\"NDToolTip TClass LSystemverilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype107\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">xil_sequence_item</div></div></div><div class=\"TTSummary\">The xil_sequence_item is a class which extends from xil_object.</div></div>",148:"<div class=\"NDToolTip TClass LSystemverilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype148\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">axi4stream_transaction</div></div></div><div class=\"TTSummary\">The axi4stream_transaction class is the base class of AXI4STREAM Verification Component.It inherits all the methods of xil_sequence_item.</div></div>",206:"<div class=\"NDToolTip TClass LSystemverilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype206\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">axi4stream_monitor_transaction</div></div></div><div class=\"TTSummary\">AXI4STREAM Monitor Transaction class.</div></div>"});