<stg><name>tensor_slice_test</name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="20" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %b_data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b_data

]]></Node>
<StgValue><ssdm name="b_data_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %a_data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a_data

]]></Node>
<StgValue><ssdm name="a_data_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="128" op_0_bw="64">
<![CDATA[
entry:8 %c_data_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_data_out"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="3" lat="3">
<core>BlackBox</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="128">
<![CDATA[
entry:9 %call_ln24 = call void @tensor_slice_wrapper, i64 %a_data_read, i64 %b_data_read, i128 %c_data_out

]]></Node>
<StgValue><ssdm name="call_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="2" lat="3">
<core>BlackBox</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="128">
<![CDATA[
entry:9 %call_ln24 = call void @tensor_slice_wrapper, i64 %a_data_read, i64 %b_data_read, i128 %c_data_out

]]></Node>
<StgValue><ssdm name="call_ln24"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="10" st_id="3" stage="1" lat="3">
<core>BlackBox</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="128">
<![CDATA[
entry:9 %call_ln24 = call void @tensor_slice_wrapper, i64 %a_data_read, i64 %b_data_read, i128 %c_data_out

]]></Node>
<StgValue><ssdm name="call_ln24"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="11" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln18"/></StgValue>
</operation>

<operation id="13" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
entry:10 %c_data_out_load = load i128 %c_data_out

]]></Node>
<StgValue><ssdm name="c_data_out_load"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="128">
<![CDATA[
entry:11 %ret_ln25 = ret i128 %c_data_out_load

]]></Node>
<StgValue><ssdm name="ret_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="22" name="a_data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a_data"/></StgValue>
</port>
<port id="23" name="b_data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_data"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="25" from="_ssdm_op_Read.ap_auto.i64" to="b_data_read" fromId="24" toId="5">
</dataflow>
<dataflow id="26" from="b_data" to="b_data_read" fromId="23" toId="5">
</dataflow>
<dataflow id="27" from="_ssdm_op_Read.ap_auto.i64" to="a_data_read" fromId="24" toId="6">
</dataflow>
<dataflow id="28" from="a_data" to="a_data_read" fromId="22" toId="6">
</dataflow>
<dataflow id="30" from="StgValue_29" to="c_data_out" fromId="29" toId="7">
</dataflow>
<dataflow id="32" from="tensor_slice_wrapper" to="call_ln24" fromId="31" toId="8">
</dataflow>
<dataflow id="33" from="a_data_read" to="call_ln24" fromId="6" toId="8">
</dataflow>
<dataflow id="34" from="b_data_read" to="call_ln24" fromId="5" toId="8">
</dataflow>
<dataflow id="35" from="c_data_out" to="call_ln24" fromId="7" toId="8">
</dataflow>
<dataflow id="36" from="tensor_slice_wrapper" to="call_ln24" fromId="31" toId="9">
</dataflow>
<dataflow id="37" from="a_data_read" to="call_ln24" fromId="6" toId="9">
</dataflow>
<dataflow id="38" from="b_data_read" to="call_ln24" fromId="5" toId="9">
</dataflow>
<dataflow id="39" from="c_data_out" to="call_ln24" fromId="7" toId="9">
</dataflow>
<dataflow id="40" from="tensor_slice_wrapper" to="call_ln24" fromId="31" toId="10">
</dataflow>
<dataflow id="41" from="a_data_read" to="call_ln24" fromId="6" toId="10">
</dataflow>
<dataflow id="42" from="b_data_read" to="call_ln24" fromId="5" toId="10">
</dataflow>
<dataflow id="43" from="c_data_out" to="call_ln24" fromId="7" toId="10">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="44" toId="11">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specbitsmap_ln0" fromId="46" toId="11">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln18" fromId="48" toId="12">
</dataflow>
<dataflow id="51" from="empty_1" to="spectopmodule_ln18" fromId="50" toId="12">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="44" toId="13">
</dataflow>
<dataflow id="53" from="a_data" to="specbitsmap_ln0" fromId="22" toId="13">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="54" toId="14">
</dataflow>
<dataflow id="56" from="a_data" to="specinterface_ln0" fromId="22" toId="14">
</dataflow>
<dataflow id="58" from="empty" to="specinterface_ln0" fromId="57" toId="14">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="61" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="63" from="empty_0" to="specinterface_ln0" fromId="62" toId="14">
</dataflow>
<dataflow id="64" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="65" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="62" toId="14">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="62" toId="14">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="62" toId="14">
</dataflow>
<dataflow id="69" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="70" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="71" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="72" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="62" toId="14">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="62" toId="14">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="14">
</dataflow>
<dataflow id="77" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="78" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="44" toId="15">
</dataflow>
<dataflow id="80" from="b_data" to="specbitsmap_ln0" fromId="23" toId="15">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="54" toId="16">
</dataflow>
<dataflow id="82" from="b_data" to="specinterface_ln0" fromId="23" toId="16">
</dataflow>
<dataflow id="83" from="empty" to="specinterface_ln0" fromId="57" toId="16">
</dataflow>
<dataflow id="84" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="16">
</dataflow>
<dataflow id="85" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="16">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="62" toId="16">
</dataflow>
<dataflow id="87" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="16">
</dataflow>
<dataflow id="88" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="16">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="62" toId="16">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="62" toId="16">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="62" toId="16">
</dataflow>
<dataflow id="92" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="16">
</dataflow>
<dataflow id="93" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="16">
</dataflow>
<dataflow id="94" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="16">
</dataflow>
<dataflow id="95" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="16">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="62" toId="16">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="62" toId="16">
</dataflow>
<dataflow id="98" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="16">
</dataflow>
<dataflow id="99" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="16">
</dataflow>
<dataflow id="100" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="16">
</dataflow>
<dataflow id="101" from="c_data_out" to="c_data_out_load" fromId="7" toId="17">
</dataflow>
<dataflow id="102" from="c_data_out_load" to="ret_ln25" fromId="17" toId="18">
</dataflow>
</dataflows>


</stg>
