

================================================================
== Vitis HLS Report for 'ludcmp_Pipeline_VITIS_LOOP_15_3'
================================================================
* Date:           Tue May  6 11:38:14 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        ludcmp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      165|  10.000 ns|  0.825 us|    2|  165|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_15_3  |        0|      163|        12|          4|          1|  0 ~ 39|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 4, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 15 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 16 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln13_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln13"   --->   Operation 17 'read' 'zext_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_ln14_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln14"   --->   Operation 18 'read' 'add_ln14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %j"   --->   Operation 19 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %w_1"   --->   Operation 20 'read' 'w_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln13_cast = zext i6 %zext_ln13_read"   --->   Operation 21 'zext' 'zext_ln13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %k"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %w_1_read, i64 %w"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%k_2 = load i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15]   --->   Operation 26 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.61ns)   --->   "%icmp_ln15 = icmp_eq  i6 %k_2, i6 %j_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15]   --->   Operation 28 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 39, i64 0"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln15 = add i6 %k_2, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15]   --->   Operation 30 'add' 'add_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %for.inc25.loopexit.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15]   --->   Operation 31 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i6 %k_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 32 'zext' 'zext_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.73ns)   --->   "%add_ln16 = add i11 %add_ln14_read, i11 %zext_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 33 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i11 %add_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 34 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 35 'getelementptr' 'A_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %k_2, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 36 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %k_2, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 37 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i9 %tmp_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 38 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_1 = add i11 %zext_ln13_cast, i11 %zext_ln16_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 39 'add' 'add_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln16_2 = add i11 %add_ln16_1, i11 %tmp_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 40 'add' 'add_ln16_2' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i11 %add_ln16_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 41 'zext' 'zext_ln16_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i64 %A, i64 0, i64 %zext_ln16_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 42 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.64ns)   --->   "%A_load = load i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 43 'load' 'A_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_1 : Operation 44 [2/2] (1.64ns)   --->   "%A_load_2 = load i11 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 44 'load' 'A_load_2' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln15 = store i6 %add_ln15, i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15]   --->   Operation 45 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 46 [1/2] (1.64ns)   --->   "%A_load = load i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 46 'load' 'A_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_2 : Operation 47 [1/2] (1.64ns)   --->   "%A_load_2 = load i11 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 47 'load' 'A_load_2' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i64 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 48 'bitcast' 'bitcast_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i64 %A_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 49 'bitcast' 'bitcast_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 50 [5/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 50 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 51 [4/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 51 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 52 [3/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 52 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 53 [2/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 53 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 54 [1/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 54 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%w_load_3 = load i64 %w" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 55 'load' 'w_load_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [5/5] (2.89ns)   --->   "%w_5 = dsub i64 %w_load_3, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 56 'dsub' 'w_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%w_load = load i64 %w"   --->   Operation 64 'load' 'w_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %w_6_out, i64 %w_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 57 [4/5] (2.89ns)   --->   "%w_5 = dsub i64 %w_load_3, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 57 'dsub' 'w_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 58 [3/5] (2.89ns)   --->   "%w_5 = dsub i64 %w_load_3, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 58 'dsub' 'w_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 59 [2/5] (2.89ns)   --->   "%w_5 = dsub i64 %w_load_3, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 59 'dsub' 'w_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.28>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8]   --->   Operation 60 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/5] (2.89ns)   --->   "%w_5 = dsub i64 %w_load_3, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 61 'dsub' 'w_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln15 = store i64 %w_5, i64 %w" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15]   --->   Operation 62 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15]   --->   Operation 63 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ zext_ln13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                 (alloca           ) [ 0111111111111]
k                 (alloca           ) [ 0100000000000]
zext_ln13_read    (read             ) [ 0000000000000]
add_ln14_read     (read             ) [ 0000000000000]
j_read            (read             ) [ 0000000000000]
w_1_read          (read             ) [ 0000000000000]
zext_ln13_cast    (zext             ) [ 0000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
store_ln0         (store            ) [ 0000000000000]
store_ln0         (store            ) [ 0000000000000]
br_ln0            (br               ) [ 0000000000000]
k_2               (load             ) [ 0000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000]
icmp_ln15         (icmp             ) [ 0111111110000]
empty             (speclooptripcount) [ 0000000000000]
add_ln15          (add              ) [ 0000000000000]
br_ln15           (br               ) [ 0000000000000]
zext_ln16         (zext             ) [ 0000000000000]
add_ln16          (add              ) [ 0000000000000]
zext_ln16_1       (zext             ) [ 0000000000000]
A_addr            (getelementptr    ) [ 0010000000000]
tmp_6             (bitconcatenate   ) [ 0000000000000]
tmp_7             (bitconcatenate   ) [ 0000000000000]
zext_ln16_2       (zext             ) [ 0000000000000]
add_ln16_1        (add              ) [ 0000000000000]
add_ln16_2        (add              ) [ 0000000000000]
zext_ln16_3       (zext             ) [ 0000000000000]
A_addr_2          (getelementptr    ) [ 0010000000000]
store_ln15        (store            ) [ 0000000000000]
A_load            (load             ) [ 0001000000000]
A_load_2          (load             ) [ 0001000000000]
bitcast_ln16      (bitcast          ) [ 0111111100000]
bitcast_ln16_1    (bitcast          ) [ 0111111100000]
mul               (dmul             ) [ 0111100011111]
w_load_3          (load             ) [ 0111100001111]
specloopname_ln8  (specloopname     ) [ 0000000000000]
w_5               (dsub             ) [ 0000000000000]
store_ln15        (store            ) [ 0000000000000]
br_ln15           (br               ) [ 0000000000000]
w_load            (load             ) [ 0000000000000]
write_ln0         (write            ) [ 0000000000000]
ret_ln0           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="j">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln14">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln14"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_6_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_6_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="w_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="k_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln13_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="0" index="1" bw="6" slack="0"/>
<pin id="69" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln13_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_ln14_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="11" slack="0"/>
<pin id="75" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln14_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="j_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="w_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="64" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="97" class="1004" name="A_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="11" slack="0"/>
<pin id="101" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="A_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="64" slack="1"/>
<pin id="119" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 A_load_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="1"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="w_5/8 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln13_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_cast/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="6" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="k_2_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_2/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln15_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="6" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln15_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln16_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln16_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="0" index="1" bw="6" slack="0"/>
<pin id="166" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln16_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_6_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="0" index="1" bw="6" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_7_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="0"/>
<pin id="184" dir="0" index="1" bw="6" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln16_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln16_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="9" slack="0"/>
<pin id="197" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln16_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="11" slack="0"/>
<pin id="203" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_2/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln16_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_3/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln15_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="6" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="bitcast_ln16_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="bitcast_ln16_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_1/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="w_load_3_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="7"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load_3/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln15_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="11"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/12 "/>
</bind>
</comp>

<comp id="233" class="1004" name="w_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="7"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/8 "/>
</bind>
</comp>

<comp id="237" class="1005" name="w_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="245" class="1005" name="k_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="252" class="1005" name="icmp_ln15_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="256" class="1005" name="A_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="1"/>
<pin id="258" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="A_addr_2_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="1"/>
<pin id="263" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="A_load_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="271" class="1005" name="A_load_2_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="1"/>
<pin id="273" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load_2 "/>
</bind>
</comp>

<comp id="276" class="1005" name="bitcast_ln16_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16 "/>
</bind>
</comp>

<comp id="281" class="1005" name="bitcast_ln16_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16_1 "/>
</bind>
</comp>

<comp id="286" class="1005" name="mul_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="291" class="1005" name="w_load_3_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="w_load_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="56" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="97" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="121"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="133"><net_src comp="66" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="84" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="144" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="78" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="144" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="144" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="72" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="144" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="144" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="130" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="174" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="215"><net_src comp="153" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="232"><net_src comp="122" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="240"><net_src comp="58" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="62" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="255"><net_src comp="147" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="97" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="264"><net_src comp="104" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="269"><net_src comp="111" pin="7"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="274"><net_src comp="111" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="279"><net_src comp="216" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="284"><net_src comp="220" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="289"><net_src comp="126" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="294"><net_src comp="224" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="122" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w_6_out | {8 }
 - Input state : 
	Port: ludcmp_Pipeline_VITIS_LOOP_15_3 : w_1 | {1 }
	Port: ludcmp_Pipeline_VITIS_LOOP_15_3 : j | {1 }
	Port: ludcmp_Pipeline_VITIS_LOOP_15_3 : add_ln14 | {1 }
	Port: ludcmp_Pipeline_VITIS_LOOP_15_3 : A | {1 2 }
	Port: ludcmp_Pipeline_VITIS_LOOP_15_3 : zext_ln13 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		k_2 : 1
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		zext_ln16 : 2
		add_ln16 : 3
		zext_ln16_1 : 4
		A_addr : 5
		tmp_6 : 2
		tmp_7 : 2
		zext_ln16_2 : 3
		add_ln16_1 : 4
		add_ln16_2 : 5
		zext_ln16_3 : 6
		A_addr_2 : 7
		A_load : 6
		A_load_2 : 8
		store_ln15 : 3
	State 2
	State 3
		mul : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		w_5 : 1
		write_ln0 : 1
	State 9
	State 10
	State 11
	State 12
		store_ln15 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   dadd   |         grp_fu_122        |    3    |   457   |   698   |
|----------|---------------------------|---------|---------|---------|
|   dmul   |         grp_fu_126        |    8    |   312   |   109   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln15_fu_153      |    0    |    0    |    13   |
|    add   |      add_ln16_fu_163      |    0    |    0    |    18   |
|          |     add_ln16_1_fu_194     |    0    |    0    |    18   |
|          |     add_ln16_2_fu_200     |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln15_fu_147     |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|          | zext_ln13_read_read_fu_66 |    0    |    0    |    0    |
|   read   |  add_ln14_read_read_fu_72 |    0    |    0    |    0    |
|          |     j_read_read_fu_78     |    0    |    0    |    0    |
|          |    w_1_read_read_fu_84    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_90   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   zext_ln13_cast_fu_130   |    0    |    0    |    0    |
|          |      zext_ln16_fu_159     |    0    |    0    |    0    |
|   zext   |     zext_ln16_1_fu_169    |    0    |    0    |    0    |
|          |     zext_ln16_2_fu_190    |    0    |    0    |    0    |
|          |     zext_ln16_3_fu_206    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        tmp_6_fu_174       |    0    |    0    |    0    |
|          |        tmp_7_fu_182       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    11   |   769   |   883   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   A_addr_2_reg_261   |   11   |
|    A_addr_reg_256    |   11   |
|   A_load_2_reg_271   |   64   |
|    A_load_reg_266    |   64   |
|bitcast_ln16_1_reg_281|   64   |
| bitcast_ln16_reg_276 |   64   |
|   icmp_ln15_reg_252  |    1   |
|       k_reg_245      |    6   |
|      mul_reg_286     |   64   |
|   w_load_3_reg_291   |   64   |
|       w_reg_237      |   64   |
+----------------------+--------+
|         Total        |   477  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_111 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_122    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_126    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_126    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   406  ||  1.935  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   769  |   883  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   477  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    1   |  1246  |   928  |
+-----------+--------+--------+--------+--------+
