Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Fri Jan 10 07:00:58 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file pulpino_timing_summary_routed.rpt -rpx pulpino_timing_summary_routed.rpx
| Design       : pulpino
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 51 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 87 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.088        0.000                      0                28174        0.042        0.000                      0                28174       19.500        0.000                       0                  9943  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk      {0.000 25.000}     50.000          20.000          
spi_sck  {0.000 20.000}     40.000          25.000          
tck      {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                26.721        0.000                      0                17505        0.042        0.000                      0                17505       24.500        0.000                       0                  9033  
spi_sck            15.935        0.000                      0                  918        0.145        0.000                      0                  918       19.500        0.000                       0                   498  
tck                12.088        0.000                      0                  793        0.062        0.000                      0                  793       19.500        0.000                       0                   412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     30.924        0.000                      0                 8958        0.780        0.000                      0                 8958  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       26.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.721ns  (required time - arrival time)
  Source:                 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        22.930ns  (logic 2.340ns (10.205%)  route 20.590ns (89.795%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 54.509 - 50.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.718     4.959    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/clk_IBUF_BUFG
    SLICE_X74Y29         FDCE                                         r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y29         FDCE (Prop_fdce_C_Q)         0.456     5.415 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[0]/Q
                         net (fo=48, routed)          2.382     7.798    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/Q[0]
    SLICE_X90Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.922 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/addr_q[3]_i_5/O
                         net (fo=1, routed)           0.314     8.236    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]_1
    SLICE_X92Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.360 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/addr_q[3]_i_3/O
                         net (fo=7, routed)           0.953     9.313    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/addr_q[3]_i_3_n_0
    SLICE_X102Y33        LUT4 (Prop_lut4_I0_O)        0.124     9.437 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/addr_q[3]_i_2/O
                         net (fo=39, routed)          1.868    11.305    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/paddr[3]
    SLICE_X88Y26         LUT2 (Prop_lut2_I0_O)        0.124    11.429 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[2][31]_i_64/O
                         net (fo=1, routed)           0.000    11.429    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[2][31]_i_64_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.979 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.979    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_42_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.093 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.093    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_28_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.207 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.207    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_14_n_0
    SLICE_X88Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.321 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_6/CO[3]
                         net (fo=50, routed)          7.110    19.431    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/prdata_o243_in
    SLICE_X106Y61        LUT2 (Prop_lut2_I0_O)        0.124    19.555 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[0][31]_i_6/O
                         net (fo=74, routed)          2.539    22.094    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[0][31]_i_6_n_0
    SLICE_X100Y47        LUT6 (Prop_lut6_I5_O)        0.124    22.218 f  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FSM_sequential_CS[2]_i_6/O
                         net (fo=1, routed)           1.243    23.461    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FSM_sequential_CS[2]_i_6_n_0
    SLICE_X91Y39         LUT6 (Prop_lut6_I2_O)        0.124    23.585 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FSM_sequential_CS[2]_i_2__4/O
                         net (fo=5, routed)           1.158    24.743    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/pready
    SLICE_X91Y30         LUT6 (Prop_lut6_I0_O)        0.124    24.867 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/RDATA_Q[31]_i_1/O
                         net (fo=32, routed)          3.023    27.890    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/sample_RDATA
    SLICE_X103Y59        FDCE                                         r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.610    54.509    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/clk_IBUF_BUFG
    SLICE_X103Y59        FDCE                                         r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[24]/C
                         clock pessimism              0.343    54.851    
                         clock uncertainty           -0.035    54.816    
    SLICE_X103Y59        FDCE (Setup_fdce_C_CE)      -0.205    54.611    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[24]
  -------------------------------------------------------------------
                         required time                         54.611    
                         arrival time                         -27.890    
  -------------------------------------------------------------------
                         slack                                 26.721    

Slack (MET) :             26.766ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        22.751ns  (logic 4.000ns (17.582%)  route 18.751ns (82.418%))
  Logic Levels:           19  (LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns = ( 54.564 - 50.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.785     5.026    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_IBUF_BUFG
    SLICE_X92Y30         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30         FDCE (Prop_fdce_C_Q)         0.518     5.544 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/Q
                         net (fo=63, routed)          3.137     8.681    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/Q[15]
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.152     8.833 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/mult_operator_ex_o[1]_i_5/O
                         net (fo=10, routed)          1.010     9.843    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/mult_operator_ex_o[1]_i_5_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.332    10.175 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_66/O
                         net (fo=1, routed)           0.263    10.438    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_66_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.562 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_63/O
                         net (fo=1, routed)           0.154    10.717    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_63_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.841 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_38/O
                         net (fo=1, routed)           1.419    12.260    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/id_stage_i/rega_used_dec
    SLICE_X52Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.384 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_24/O
                         net (fo=5, routed)           0.519    12.903    pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/instr_rdata_id_o_reg[17]
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.124    13.027 f  pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/PCCR_inc_q[3]_i_4/O
                         net (fo=2, routed)           1.227    14.254    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/regfile_we_lsu_reg
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.378 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/PCCR_inc_q[3]_i_2/O
                         net (fo=3, routed)           1.239    15.616    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/perf_jr_stall
    SLICE_X83Y36         LUT6 (Prop_lut6_I4_O)        0.124    15.740 r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[3]_i_12/O
                         net (fo=1, routed)           0.595    16.336    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_reg_1
    SLICE_X83Y38         LUT6 (Prop_lut6_I2_O)        0.124    16.460 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[3]_i_7/O
                         net (fo=2, routed)           0.000    16.460    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[3]_i_7_n_0
    SLICE_X83Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    16.672 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q_reg[3]_i_4/O
                         net (fo=3, routed)           0.597    17.268    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/pc_set
    SLICE_X89Y37         LUT3 (Prop_lut3_I2_O)        0.299    17.567 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/FSM_sequential_hwlp_CS[2]_i_3/O
                         net (fo=21, routed)          0.865    18.432    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/branch_req
    SLICE_X91Y35         LUT4 (Prop_lut4_I0_O)        0.124    18.556 r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/FSM_sequential_hwlp_CS[2]_i_7/O
                         net (fo=12, routed)          1.401    19.957    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/NS1
    SLICE_X79Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.081 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[15]_i_5/O
                         net (fo=29, routed)          1.356    21.438    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/CS_reg[1]_1
    SLICE_X72Y45         LUT4 (Prop_lut4_I3_O)        0.150    21.588 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/is_boot_q_i_6/O
                         net (fo=1, routed)           0.434    22.021    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/is_boot_q_i_6_n_0
    SLICE_X72Y45         LUT5 (Prop_lut5_I4_O)        0.321    22.342 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/is_boot_q_i_5/O
                         net (fo=1, routed)           0.574    22.916    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/mepc_q_reg[15]
    SLICE_X71Y43         LUT6 (Prop_lut6_I0_O)        0.332    23.248 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_boot_q_i_4/O
                         net (fo=1, routed)           1.389    24.637    pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/instr_addr_q_reg[15]
    SLICE_X86Y18         LUT5 (Prop_lut5_I4_O)        0.124    24.761 f  pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/is_boot_q_i_1/O
                         net (fo=3, routed)           0.793    25.554    pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/instr_mem_addr[13]
    SLICE_X91Y18         LUT3 (Prop_lut3_I2_O)        0.118    25.672 r  pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/sp_ram_i_i_1/O
                         net (fo=3, routed)           0.459    26.131    pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X92Y18         LUT2 (Prop_lut2_I1_O)        0.326    26.457 r  pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=4, routed)           1.320    27.777    pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_ena
    RAMB36_X5Y1          RAMB36E1                                     r  pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.665    54.564    pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.457    55.021    
                         clock uncertainty           -0.035    54.986    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    54.543    pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         54.543    
                         arrival time                         -27.777    
  -------------------------------------------------------------------
                         slack                                 26.766    

Slack (MET) :             26.848ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        22.664ns  (logic 4.000ns (17.649%)  route 18.664ns (82.351%))
  Logic Levels:           19  (LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 54.560 - 50.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.785     5.026    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_IBUF_BUFG
    SLICE_X92Y30         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30         FDCE (Prop_fdce_C_Q)         0.518     5.544 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/Q
                         net (fo=63, routed)          3.137     8.681    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/Q[15]
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.152     8.833 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/mult_operator_ex_o[1]_i_5/O
                         net (fo=10, routed)          1.010     9.843    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/mult_operator_ex_o[1]_i_5_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.332    10.175 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_66/O
                         net (fo=1, routed)           0.263    10.438    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_66_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.562 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_63/O
                         net (fo=1, routed)           0.154    10.717    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_63_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.841 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_38/O
                         net (fo=1, routed)           1.419    12.260    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/id_stage_i/rega_used_dec
    SLICE_X52Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.384 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_24/O
                         net (fo=5, routed)           0.519    12.903    pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/instr_rdata_id_o_reg[17]
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.124    13.027 f  pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/PCCR_inc_q[3]_i_4/O
                         net (fo=2, routed)           1.227    14.254    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/regfile_we_lsu_reg
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.378 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/PCCR_inc_q[3]_i_2/O
                         net (fo=3, routed)           1.239    15.616    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/perf_jr_stall
    SLICE_X83Y36         LUT6 (Prop_lut6_I4_O)        0.124    15.740 r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[3]_i_12/O
                         net (fo=1, routed)           0.595    16.336    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_reg_1
    SLICE_X83Y38         LUT6 (Prop_lut6_I2_O)        0.124    16.460 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[3]_i_7/O
                         net (fo=2, routed)           0.000    16.460    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[3]_i_7_n_0
    SLICE_X83Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    16.672 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q_reg[3]_i_4/O
                         net (fo=3, routed)           0.597    17.268    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/pc_set
    SLICE_X89Y37         LUT3 (Prop_lut3_I2_O)        0.299    17.567 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/FSM_sequential_hwlp_CS[2]_i_3/O
                         net (fo=21, routed)          0.865    18.432    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/branch_req
    SLICE_X91Y35         LUT4 (Prop_lut4_I0_O)        0.124    18.556 r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/FSM_sequential_hwlp_CS[2]_i_7/O
                         net (fo=12, routed)          1.401    19.957    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/NS1
    SLICE_X79Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.081 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[15]_i_5/O
                         net (fo=29, routed)          1.356    21.438    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/CS_reg[1]_1
    SLICE_X72Y45         LUT4 (Prop_lut4_I3_O)        0.150    21.588 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/is_boot_q_i_6/O
                         net (fo=1, routed)           0.434    22.021    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/is_boot_q_i_6_n_0
    SLICE_X72Y45         LUT5 (Prop_lut5_I4_O)        0.321    22.342 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/is_boot_q_i_5/O
                         net (fo=1, routed)           0.574    22.916    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/mepc_q_reg[15]
    SLICE_X71Y43         LUT6 (Prop_lut6_I0_O)        0.332    23.248 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_boot_q_i_4/O
                         net (fo=1, routed)           1.389    24.637    pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/instr_addr_q_reg[15]
    SLICE_X86Y18         LUT5 (Prop_lut5_I4_O)        0.124    24.761 f  pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/is_boot_q_i_1/O
                         net (fo=3, routed)           0.793    25.554    pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/instr_mem_addr[13]
    SLICE_X91Y18         LUT3 (Prop_lut3_I2_O)        0.118    25.672 r  pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/sp_ram_i_i_1/O
                         net (fo=3, routed)           0.622    26.294    pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena
    SLICE_X94Y18         LUT2 (Prop_lut2_I1_O)        0.326    26.620 r  pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=4, routed)           1.070    27.690    pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X5Y2          RAMB36E1                                     r  pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.661    54.560    pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.457    55.017    
                         clock uncertainty           -0.035    54.982    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    54.539    pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         54.539    
                         arrival time                         -27.690    
  -------------------------------------------------------------------
                         slack                                 26.848    

Slack (MET) :             26.857ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        23.020ns  (logic 7.757ns (33.696%)  route 15.263ns (66.304%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 54.517 - 50.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.792     5.033    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X92Y36         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y36         FDCE (Prop_fdce_C_Q)         0.518     5.551 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/Q
                         net (fo=69, routed)          2.223     7.775    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex[0]
    SLICE_X106Y40        LUT4 (Prop_lut4_I2_O)        0.124     7.899 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/p_0_out_i_20/O
                         net (fo=1, routed)           0.773     8.671    pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_dot_signed_ex_o_reg[0][14]
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[18])
                                                      3.841    12.512 r  pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/p_0_out/P[18]
                         net (fo=14, routed)          1.045    13.557    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/p_0_out_1[18]
    SLICE_X103Y39        LUT5 (Prop_lut5_I4_O)        0.152    13.709 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][31]_i_60/O
                         net (fo=13, routed)          0.921    14.630    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][31]_i_60_n_0
    SLICE_X105Y41        LUT5 (Prop_lut5_I4_O)        0.326    14.956 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][31]_i_39/O
                         net (fo=24, routed)          1.111    16.067    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][31]_i_39_n_0
    SLICE_X104Y39        LUT6 (Prop_lut6_I0_O)        0.124    16.191 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][23]_i_28/O
                         net (fo=1, routed)           0.000    16.191    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][23]_i_28_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.567 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.567    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][23]_i_20_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.786 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][27]_i_20/O[0]
                         net (fo=2, routed)           0.702    17.488    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][27]_i_20_n_7
    SLICE_X95Y40         LUT5 (Prop_lut5_I0_O)        0.295    17.783 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][23]_i_11/O
                         net (fo=2, routed)           0.664    18.447    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][23]_i_11_n_0
    SLICE_X94Y40         LUT6 (Prop_lut6_I0_O)        0.124    18.571 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][23]_i_15/O
                         net (fo=1, routed)           0.000    18.571    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][23]_i_15_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.104 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.104    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][23]_i_6_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.427 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][27]_i_6/O[1]
                         net (fo=1, routed)           1.209    20.636    pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mult_operand_c_ex_o_reg[26][1]
    SLICE_X95Y37         LUT6 (Prop_lut6_I4_O)        0.306    20.942 r  pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/rf_gen[31].mem[31][25]_i_4/O
                         net (fo=1, routed)           2.427    23.369    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/short_mac_8
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.124    23.493 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][25]_i_2/O
                         net (fo=34, routed)          0.641    24.134    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[9].mem_reg[9][25]_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.258 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_c_ex_o[25]_i_2/O
                         net (fo=3, routed)           0.745    25.003    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/data_type_ex_o_reg[1]_57
    SLICE_X60Y55         LUT6 (Prop_lut6_I5_O)        0.124    25.127 r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o[25]_i_3/O
                         net (fo=1, routed)           1.056    26.183    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/id_stage_i/operand_b__0[25]
    SLICE_X60Y42         LUT6 (Prop_lut6_I4_O)        0.124    26.307 r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o[25]_i_1/O
                         net (fo=3, routed)           1.746    28.054    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/instr_rdata_id_o_reg[3]_4[25]
    SLICE_X102Y37        FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.618    54.517    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X102Y37        FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]/C
                         clock pessimism              0.457    54.974    
                         clock uncertainty           -0.035    54.939    
    SLICE_X102Y37        FDCE (Setup_fdce_C_D)       -0.028    54.911    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]
  -------------------------------------------------------------------
                         required time                         54.911    
                         arrival time                         -28.054    
  -------------------------------------------------------------------
                         slack                                 26.857    

Slack (MET) :             26.913ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        22.963ns  (logic 7.732ns (33.672%)  route 15.231ns (66.328%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 54.592 - 50.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.792     5.033    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X92Y36         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y36         FDCE (Prop_fdce_C_Q)         0.518     5.551 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/Q
                         net (fo=69, routed)          2.223     7.775    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex[0]
    SLICE_X106Y40        LUT4 (Prop_lut4_I2_O)        0.124     7.899 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/p_0_out_i_20/O
                         net (fo=1, routed)           0.773     8.671    pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_dot_signed_ex_o_reg[0][14]
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      3.841    12.512 r  pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/p_0_out/P[6]
                         net (fo=1, routed)           1.262    13.775    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/p_0_out_1[6]
    SLICE_X102Y35        LUT5 (Prop_lut5_I1_O)        0.124    13.899 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][11]_i_36/O
                         net (fo=2, routed)           0.604    14.502    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][11]_i_36_n_0
    SLICE_X105Y36        LUT5 (Prop_lut5_I3_O)        0.124    14.626 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][11]_i_25/O
                         net (fo=2, routed)           0.818    15.444    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][11]_i_25_n_0
    SLICE_X104Y36        LUT6 (Prop_lut6_I0_O)        0.124    15.568 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][11]_i_29/O
                         net (fo=1, routed)           0.000    15.568    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][11]_i_29_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.944 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.944    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][11]_i_21_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.259 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][15]_i_21/O[3]
                         net (fo=2, routed)           0.705    16.964    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][15]_i_21_n_4
    SLICE_X95Y35         LUT5 (Prop_lut5_I0_O)        0.307    17.271 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][15]_i_13/O
                         net (fo=2, routed)           0.745    18.016    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][15]_i_13_n_0
    SLICE_X94Y38         LUT6 (Prop_lut6_I0_O)        0.124    18.140 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][15]_i_17/O
                         net (fo=1, routed)           0.000    18.140    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][15]_i_17_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.653 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.653    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][15]_i_7_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.770 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.770    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][19]_i_6_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.093 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][23]_i_6/O[1]
                         net (fo=1, routed)           0.842    19.935    pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mult_operand_c_ex_o_reg[22][1]
    SLICE_X92Y40         LUT6 (Prop_lut6_I4_O)        0.306    20.241 r  pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/rf_gen[31].mem[31][21]_i_4/O
                         net (fo=1, routed)           2.015    22.256    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/short_mac_4
    SLICE_X57Y49         LUT6 (Prop_lut6_I0_O)        0.124    22.380 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][21]_i_2/O
                         net (fo=34, routed)          0.783    23.163    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[9].mem_reg[9][21]_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.287 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[21]_i_3/O
                         net (fo=4, routed)           0.949    24.237    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mult_dot_op_c_ex_o_reg[21]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.124    24.361 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o[21]_i_2/O
                         net (fo=1, routed)           0.622    24.983    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]_5
    SLICE_X57Y46         LUT6 (Prop_lut6_I1_O)        0.124    25.107 r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o[21]_i_1/O
                         net (fo=3, routed)           2.889    27.996    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/instr_rdata_id_o_reg[3]_4[21]
    SLICE_X106Y37        FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.693    54.592    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X106Y37        FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]/C
                         clock pessimism              0.457    55.049    
                         clock uncertainty           -0.035    55.014    
    SLICE_X106Y37        FDCE (Setup_fdce_C_D)       -0.105    54.909    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]
  -------------------------------------------------------------------
                         required time                         54.909    
                         arrival time                         -27.996    
  -------------------------------------------------------------------
                         slack                                 26.913    

Slack (MET) :             27.008ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        22.851ns  (logic 7.766ns (33.985%)  route 15.085ns (66.015%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 54.516 - 50.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.792     5.033    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X92Y36         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y36         FDCE (Prop_fdce_C_Q)         0.518     5.551 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/Q
                         net (fo=69, routed)          2.223     7.775    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex[0]
    SLICE_X106Y40        LUT4 (Prop_lut4_I2_O)        0.124     7.899 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/p_0_out_i_20/O
                         net (fo=1, routed)           0.773     8.671    pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_dot_signed_ex_o_reg[0][14]
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[18])
                                                      3.841    12.512 r  pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/p_0_out/P[18]
                         net (fo=14, routed)          1.045    13.557    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/p_0_out_1[18]
    SLICE_X103Y39        LUT5 (Prop_lut5_I4_O)        0.152    13.709 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][31]_i_60/O
                         net (fo=13, routed)          0.921    14.630    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][31]_i_60_n_0
    SLICE_X105Y41        LUT5 (Prop_lut5_I4_O)        0.326    14.956 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][31]_i_39/O
                         net (fo=24, routed)          1.111    16.067    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][31]_i_39_n_0
    SLICE_X104Y39        LUT6 (Prop_lut6_I0_O)        0.124    16.191 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][23]_i_28/O
                         net (fo=1, routed)           0.000    16.191    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][23]_i_28_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.567 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.567    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][23]_i_20_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.786 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][27]_i_20/O[0]
                         net (fo=2, routed)           0.702    17.488    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][27]_i_20_n_7
    SLICE_X95Y40         LUT5 (Prop_lut5_I0_O)        0.295    17.783 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][23]_i_11/O
                         net (fo=2, routed)           0.664    18.447    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][23]_i_11_n_0
    SLICE_X94Y40         LUT6 (Prop_lut6_I0_O)        0.124    18.571 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][23]_i_15/O
                         net (fo=1, routed)           0.000    18.571    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem[31][23]_i_15_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.104 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.104    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][23]_i_6_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.323 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/rf_gen[31].mem_reg[31][27]_i_6/O[0]
                         net (fo=1, routed)           0.440    19.763    pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mult_operand_c_ex_o_reg[26][0]
    SLICE_X95Y37         LUT6 (Prop_lut6_I4_O)        0.295    20.058 r  pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/rf_gen[31].mem[31][24]_i_4/O
                         net (fo=1, routed)           2.044    22.102    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/short_mac_7
    SLICE_X60Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.226 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[31].mem[31][24]_i_2/O
                         net (fo=34, routed)          0.836    23.062    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[9].mem_reg[9][24]_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I2_O)        0.124    23.186 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_a_ex_o[24]_i_3/O
                         net (fo=7, routed)           0.630    23.816    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/data_type_ex_o_reg[1]_12
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.124    23.940 r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o[24]_i_5/O
                         net (fo=1, routed)           0.754    24.694    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o[24]_i_5_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I0_O)        0.124    24.818 r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o[24]_i_3/O
                         net (fo=1, routed)           0.844    25.662    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/id_stage_i/operand_b__0[24]
    SLICE_X63Y40         LUT6 (Prop_lut6_I4_O)        0.124    25.786 r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o[24]_i_1/O
                         net (fo=3, routed)           2.099    27.885    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/instr_rdata_id_o_reg[3]_4[24]
    SLICE_X100Y36        FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.617    54.516    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X100Y36        FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]/C
                         clock pessimism              0.457    54.973    
                         clock uncertainty           -0.035    54.938    
    SLICE_X100Y36        FDCE (Setup_fdce_C_D)       -0.045    54.893    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]
  -------------------------------------------------------------------
                         required time                         54.893    
                         arrival time                         -27.885    
  -------------------------------------------------------------------
                         slack                                 27.008    

Slack (MET) :             27.009ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        22.493ns  (logic 4.000ns (17.783%)  route 18.493ns (82.217%))
  Logic Levels:           19  (LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 54.550 - 50.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.785     5.026    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_IBUF_BUFG
    SLICE_X92Y30         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30         FDCE (Prop_fdce_C_Q)         0.518     5.544 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/Q
                         net (fo=63, routed)          3.137     8.681    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/Q[15]
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.152     8.833 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/mult_operator_ex_o[1]_i_5/O
                         net (fo=10, routed)          1.010     9.843    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/mult_operator_ex_o[1]_i_5_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.332    10.175 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_66/O
                         net (fo=1, routed)           0.263    10.438    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_66_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.562 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_63/O
                         net (fo=1, routed)           0.154    10.717    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_63_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.841 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_38/O
                         net (fo=1, routed)           1.419    12.260    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/id_stage_i/rega_used_dec
    SLICE_X52Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.384 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_a_ex_o[31]_i_24/O
                         net (fo=5, routed)           0.519    12.903    pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/instr_rdata_id_o_reg[17]
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.124    13.027 f  pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/PCCR_inc_q[3]_i_4/O
                         net (fo=2, routed)           1.227    14.254    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/regfile_we_lsu_reg
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.378 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/PCCR_inc_q[3]_i_2/O
                         net (fo=3, routed)           1.239    15.616    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/perf_jr_stall
    SLICE_X83Y36         LUT6 (Prop_lut6_I4_O)        0.124    15.740 r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[3]_i_12/O
                         net (fo=1, routed)           0.595    16.336    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_reg_1
    SLICE_X83Y38         LUT6 (Prop_lut6_I2_O)        0.124    16.460 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[3]_i_7/O
                         net (fo=2, routed)           0.000    16.460    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q[3]_i_7_n_0
    SLICE_X83Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    16.672 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_addr_q_reg[3]_i_4/O
                         net (fo=3, routed)           0.597    17.268    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/pc_set
    SLICE_X89Y37         LUT3 (Prop_lut3_I2_O)        0.299    17.567 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/FSM_sequential_hwlp_CS[2]_i_3/O
                         net (fo=21, routed)          0.865    18.432    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/branch_req
    SLICE_X91Y35         LUT4 (Prop_lut4_I0_O)        0.124    18.556 r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/FSM_sequential_hwlp_CS[2]_i_7/O
                         net (fo=12, routed)          1.401    19.957    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/NS1
    SLICE_X79Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.081 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/instr_addr_q[15]_i_5/O
                         net (fo=29, routed)          1.356    21.438    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/CS_reg[1]_1
    SLICE_X72Y45         LUT4 (Prop_lut4_I3_O)        0.150    21.588 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/is_boot_q_i_6/O
                         net (fo=1, routed)           0.434    22.021    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/is_boot_q_i_6_n_0
    SLICE_X72Y45         LUT5 (Prop_lut5_I4_O)        0.321    22.342 f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/is_boot_q_i_5/O
                         net (fo=1, routed)           0.574    22.916    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/mepc_q_reg[15]
    SLICE_X71Y43         LUT6 (Prop_lut6_I0_O)        0.332    23.248 f  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_boot_q_i_4/O
                         net (fo=1, routed)           1.389    24.637    pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/instr_addr_q_reg[15]
    SLICE_X86Y18         LUT5 (Prop_lut5_I4_O)        0.124    24.761 f  pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/is_boot_q_i_1/O
                         net (fo=3, routed)           0.793    25.554    pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/instr_mem_addr[13]
    SLICE_X91Y18         LUT3 (Prop_lut3_I2_O)        0.118    25.672 r  pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/sp_ram_i_i_1/O
                         net (fo=3, routed)           0.622    26.294    pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena
    SLICE_X94Y18         LUT2 (Prop_lut2_I1_O)        0.326    26.620 r  pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=4, routed)           0.899    27.520    pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB36_X5Y4          RAMB36E1                                     r  pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.651    54.550    pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y4          RAMB36E1                                     r  pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.457    55.007    
                         clock uncertainty           -0.035    54.972    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    54.529    pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         54.529    
                         arrival time                         -27.520    
  -------------------------------------------------------------------
                         slack                                 27.009    

Slack (MET) :             27.010ns  (required time - arrival time)
  Source:                 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        22.640ns  (logic 2.340ns (10.336%)  route 20.300ns (89.664%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 54.508 - 50.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.718     4.959    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/clk_IBUF_BUFG
    SLICE_X74Y29         FDCE                                         r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y29         FDCE (Prop_fdce_C_Q)         0.456     5.415 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[0]/Q
                         net (fo=48, routed)          2.382     7.798    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/Q[0]
    SLICE_X90Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.922 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/addr_q[3]_i_5/O
                         net (fo=1, routed)           0.314     8.236    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]_1
    SLICE_X92Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.360 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/addr_q[3]_i_3/O
                         net (fo=7, routed)           0.953     9.313    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/addr_q[3]_i_3_n_0
    SLICE_X102Y33        LUT4 (Prop_lut4_I0_O)        0.124     9.437 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/addr_q[3]_i_2/O
                         net (fo=39, routed)          1.868    11.305    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/paddr[3]
    SLICE_X88Y26         LUT2 (Prop_lut2_I0_O)        0.124    11.429 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[2][31]_i_64/O
                         net (fo=1, routed)           0.000    11.429    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[2][31]_i_64_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.979 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.979    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_42_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.093 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.093    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_28_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.207 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.207    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_14_n_0
    SLICE_X88Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.321 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_6/CO[3]
                         net (fo=50, routed)          7.110    19.431    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/prdata_o243_in
    SLICE_X106Y61        LUT2 (Prop_lut2_I0_O)        0.124    19.555 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[0][31]_i_6/O
                         net (fo=74, routed)          2.539    22.094    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[0][31]_i_6_n_0
    SLICE_X100Y47        LUT6 (Prop_lut6_I5_O)        0.124    22.218 f  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FSM_sequential_CS[2]_i_6/O
                         net (fo=1, routed)           1.243    23.461    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FSM_sequential_CS[2]_i_6_n_0
    SLICE_X91Y39         LUT6 (Prop_lut6_I2_O)        0.124    23.585 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FSM_sequential_CS[2]_i_2__4/O
                         net (fo=5, routed)           1.158    24.743    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/pready
    SLICE_X91Y30         LUT6 (Prop_lut6_I0_O)        0.124    24.867 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/RDATA_Q[31]_i_1/O
                         net (fo=32, routed)          2.733    27.600    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/sample_RDATA
    SLICE_X101Y59        FDCE                                         r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.609    54.508    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/clk_IBUF_BUFG
    SLICE_X101Y59        FDCE                                         r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[27]/C
                         clock pessimism              0.343    54.850    
                         clock uncertainty           -0.035    54.815    
    SLICE_X101Y59        FDCE (Setup_fdce_C_CE)      -0.205    54.610    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[27]
  -------------------------------------------------------------------
                         required time                         54.610    
                         arrival time                         -27.600    
  -------------------------------------------------------------------
                         slack                                 27.010    

Slack (MET) :             27.010ns  (required time - arrival time)
  Source:                 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        22.640ns  (logic 2.340ns (10.336%)  route 20.300ns (89.664%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 54.508 - 50.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.718     4.959    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/clk_IBUF_BUFG
    SLICE_X74Y29         FDCE                                         r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y29         FDCE (Prop_fdce_C_Q)         0.456     5.415 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[0]/Q
                         net (fo=48, routed)          2.382     7.798    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/Q[0]
    SLICE_X90Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.922 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/addr_q[3]_i_5/O
                         net (fo=1, routed)           0.314     8.236    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]_1
    SLICE_X92Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.360 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/addr_q[3]_i_3/O
                         net (fo=7, routed)           0.953     9.313    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/addr_q[3]_i_3_n_0
    SLICE_X102Y33        LUT4 (Prop_lut4_I0_O)        0.124     9.437 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/addr_q[3]_i_2/O
                         net (fo=39, routed)          1.868    11.305    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/paddr[3]
    SLICE_X88Y26         LUT2 (Prop_lut2_I0_O)        0.124    11.429 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[2][31]_i_64/O
                         net (fo=1, routed)           0.000    11.429    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[2][31]_i_64_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.979 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.979    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_42_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.093 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.093    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_28_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.207 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.207    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_14_n_0
    SLICE_X88Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.321 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_6/CO[3]
                         net (fo=50, routed)          7.110    19.431    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/prdata_o243_in
    SLICE_X106Y61        LUT2 (Prop_lut2_I0_O)        0.124    19.555 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[0][31]_i_6/O
                         net (fo=74, routed)          2.539    22.094    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[0][31]_i_6_n_0
    SLICE_X100Y47        LUT6 (Prop_lut6_I5_O)        0.124    22.218 f  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FSM_sequential_CS[2]_i_6/O
                         net (fo=1, routed)           1.243    23.461    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FSM_sequential_CS[2]_i_6_n_0
    SLICE_X91Y39         LUT6 (Prop_lut6_I2_O)        0.124    23.585 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FSM_sequential_CS[2]_i_2__4/O
                         net (fo=5, routed)           1.158    24.743    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/pready
    SLICE_X91Y30         LUT6 (Prop_lut6_I0_O)        0.124    24.867 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/RDATA_Q[31]_i_1/O
                         net (fo=32, routed)          2.733    27.600    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/sample_RDATA
    SLICE_X101Y59        FDCE                                         r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.609    54.508    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/clk_IBUF_BUFG
    SLICE_X101Y59        FDCE                                         r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[31]/C
                         clock pessimism              0.343    54.850    
                         clock uncertainty           -0.035    54.815    
    SLICE_X101Y59        FDCE (Setup_fdce_C_CE)      -0.205    54.610    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[31]
  -------------------------------------------------------------------
                         required time                         54.610    
                         arrival time                         -27.600    
  -------------------------------------------------------------------
                         slack                                 27.010    

Slack (MET) :             27.015ns  (required time - arrival time)
  Source:                 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        22.672ns  (logic 2.340ns (10.321%)  route 20.331ns (89.679%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 54.508 - 50.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.718     4.959    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/clk_IBUF_BUFG
    SLICE_X74Y29         FDCE                                         r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y29         FDCE (Prop_fdce_C_Q)         0.456     5.415 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[0]/Q
                         net (fo=48, routed)          2.382     7.798    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/Q[0]
    SLICE_X90Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.922 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/addr_q[3]_i_5/O
                         net (fo=1, routed)           0.314     8.236    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]_1
    SLICE_X92Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.360 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/addr_q[3]_i_3/O
                         net (fo=7, routed)           0.953     9.313    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/addr_q[3]_i_3_n_0
    SLICE_X102Y33        LUT4 (Prop_lut4_I0_O)        0.124     9.437 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/addr_q[3]_i_2/O
                         net (fo=39, routed)          1.868    11.305    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/paddr[3]
    SLICE_X88Y26         LUT2 (Prop_lut2_I0_O)        0.124    11.429 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[2][31]_i_64/O
                         net (fo=1, routed)           0.000    11.429    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[2][31]_i_64_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.979 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.979    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_42_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.093 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.093    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_28_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.207 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.207    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_14_n_0
    SLICE_X88Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.321 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q_reg[2][31]_i_6/CO[3]
                         net (fo=50, routed)          7.110    19.431    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/prdata_o243_in
    SLICE_X106Y61        LUT2 (Prop_lut2_I0_O)        0.124    19.555 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[0][31]_i_6/O
                         net (fo=74, routed)          2.539    22.094    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/regs_q[0][31]_i_6_n_0
    SLICE_X100Y47        LUT6 (Prop_lut6_I5_O)        0.124    22.218 f  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FSM_sequential_CS[2]_i_6/O
                         net (fo=1, routed)           1.243    23.461    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FSM_sequential_CS[2]_i_6_n_0
    SLICE_X91Y39         LUT6 (Prop_lut6_I2_O)        0.124    23.585 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FSM_sequential_CS[2]_i_2__4/O
                         net (fo=5, routed)           1.158    24.743    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/pready
    SLICE_X91Y30         LUT6 (Prop_lut6_I0_O)        0.124    24.867 r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/RDATA_Q[31]_i_1/O
                         net (fo=32, routed)          2.764    27.631    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/sample_RDATA
    SLICE_X96Y59         FDCE                                         r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.609    54.508    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/clk_IBUF_BUFG
    SLICE_X96Y59         FDCE                                         r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[25]/C
                         clock pessimism              0.343    54.850    
                         clock uncertainty           -0.035    54.815    
    SLICE_X96Y59         FDCE (Setup_fdce_C_CE)      -0.169    54.646    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/RDATA_Q_reg[25]
  -------------------------------------------------------------------
                         required time                         54.646    
                         arrival time                         -27.631    
  -------------------------------------------------------------------
                         slack                                 27.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.128%)  route 0.217ns (53.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.641     1.528    pulpino_i/peripherals_i/apb_event_unit_i/i_event_unit/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  pulpino_i/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141     1.669 r  pulpino_i/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][1]/Q
                         net (fo=1, routed)           0.217     1.886    pulpino_i/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2]_25[1]
    SLICE_X110Y50        LUT5 (Prop_lut5_I0_O)        0.045     1.931 r  pulpino_i/peripherals_i/apb_event_unit_i/i_event_unit/regs_q[1][1]_i_1/O
                         net (fo=1, routed)           0.000     1.931    pulpino_i/peripherals_i/apb_event_unit_i/i_event_unit/regs_n[1]_30[1]
    SLICE_X110Y50        FDCE                                         r  pulpino_i/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.911     2.046    pulpino_i/peripherals_i/apb_event_unit_i/i_event_unit/clk_IBUF_BUFG
    SLICE_X110Y50        FDCE                                         r  pulpino_i/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]/C
                         clock pessimism             -0.248     1.798    
    SLICE_X110Y50        FDCE (Hold_fdce_C_D)         0.091     1.889    pulpino_i/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.735%)  route 0.271ns (59.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.641     1.528    pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.141     1.669 r  pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[7]/Q
                         net (fo=3, routed)           0.271     1.940    pulpino_i/peripherals_i/apb_gpio_i/r_gpio_inttype0_reg_n_0_[7]
    SLICE_X113Y50        LUT6 (Prop_lut6_I3_O)        0.045     1.985 r  pulpino_i/peripherals_i/apb_gpio_i/r_status[7]_i_1/O
                         net (fo=1, routed)           0.000     1.985    pulpino_i/peripherals_i/apb_gpio_i/r_status[7]_i_1_n_0
    SLICE_X113Y50        FDCE                                         r  pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.911     2.046    pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X113Y50        FDCE                                         r  pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[7]/C
                         clock pessimism             -0.248     1.798    
    SLICE_X113Y50        FDCE (Hold_fdce_C_D)         0.091     1.889    pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.527%)  route 0.236ns (61.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.640     1.527    pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X112Y43        FDCE                                         r  pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.148     1.675 r  pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[13]/Q
                         net (fo=1, routed)           0.236     1.911    pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0[13]
    SLICE_X112Y50        FDCE                                         r  pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.911     2.046    pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X112Y50        FDCE                                         r  pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg[13]/C
                         clock pessimism             -0.248     1.798    
    SLICE_X112Y50        FDCE (Hold_fdce_C_D)         0.007     1.805    pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i_0/int_div.div_i/ResReg_DP_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i_0/int_div.div_i/ResReg_DP_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.128%)  route 0.266ns (58.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.554     1.441    pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i_0/int_div.div_i/clk_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i_0/int_div.div_i/ResReg_DP_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i_0/int_div.div_i/ResReg_DP_reg[14]/Q
                         net (fo=3, routed)           0.205     1.787    pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i_0/int_div.div_i/ResReg_DP[14]
    SLICE_X49Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i_0/int_div.div_i/ResReg_DP[13]_i_1/O
                         net (fo=1, routed)           0.061     1.893    pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i_0/int_div.div_i/ResReg_DN[13]
    SLICE_X48Y39         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i_0/int_div.div_i/ResReg_DP_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.825     1.960    pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i_0/int_div.div_i/clk_IBUF_BUFG
    SLICE_X48Y39         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i_0/int_div.div_i/ResReg_DP_reg[13]/C
                         clock pessimism             -0.253     1.707    
    SLICE_X48Y39         FDCE (Hold_fdce_C_D)         0.070     1.777    pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i_0/int_div.div_i/ResReg_DP_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.626     1.513    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/clk_IBUF_BUFG
    SLICE_X109Y25        FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y25        FDCE (Prop_fdce_C_Q)         0.141     1.654 r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][8]/Q
                         net (fo=2, routed)           0.065     1.719    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3]_197[8]
    SLICE_X108Y25        LUT6 (Prop_lut6_I3_O)        0.045     1.764 r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][8]_i_1/O
                         net (fo=1, routed)           0.000     1.764    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_n[2]_203[8]
    SLICE_X108Y25        FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.894     2.029    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/clk_IBUF_BUFG
    SLICE_X108Y25        FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X108Y25        FDCE (Hold_fdce_C_D)         0.121     1.647    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.582     1.469    pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_IBUF_BUFG
    SLICE_X67Y41         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y41         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/Q
                         net (fo=7, routed)           0.068     1.678    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/pc_id_o_reg[31][2]
    SLICE_X66Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.723 r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/mepc_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.723    pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/pc_id_o_reg[31][2]
    SLICE_X66Y41         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.850     1.985    pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_IBUF_BUFG
    SLICE_X66Y41         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[2]/C
                         clock pessimism             -0.503     1.482    
    SLICE_X66Y41         FDCE (Hold_fdce_C_D)         0.120     1.602    pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.581     1.468    pulpino_i/peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/clk_IBUF_BUFG
    SLICE_X83Y65         FDCE                                         r  pulpino_i/peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  pulpino_i/peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[25]/Q
                         net (fo=2, routed)           0.068     1.677    pulpino_i/peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/data_int_reg[30][25]
    SLICE_X82Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.722 r  pulpino_i/peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/data_int[26]_i_1__1/O
                         net (fo=1, routed)           0.000     1.722    pulpino_i/peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/D[26]
    SLICE_X82Y65         FDCE                                         r  pulpino_i/peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.848     1.983    pulpino_i/peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/clk_IBUF_BUFG
    SLICE_X82Y65         FDCE                                         r  pulpino_i/peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[26]/C
                         clock pessimism             -0.502     1.481    
    SLICE_X82Y65         FDCE (Hold_fdce_C_D)         0.120     1.601    pulpino_i/peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.246ns (47.176%)  route 0.275ns (52.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.640     1.527    pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X112Y46        FDCE                                         r  pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDCE (Prop_fdce_C_Q)         0.148     1.675 r  pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg[6]/Q
                         net (fo=3, routed)           0.275     1.950    pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_n_0_[6]
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.098     2.048 r  pulpino_i/peripherals_i/apb_gpio_i/r_status[6]_i_1/O
                         net (fo=1, routed)           0.000     2.048    pulpino_i/peripherals_i/apb_gpio_i/r_status[6]_i_1_n_0
    SLICE_X112Y54        FDCE                                         r  pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.910     2.045    pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X112Y54        FDCE                                         r  pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]/C
                         clock pessimism             -0.248     1.797    
    SLICE_X112Y54        FDCE (Hold_fdce_C_D)         0.120     1.917    pulpino_i/peripherals_i/apb_gpio_i/r_status_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.582     1.469    pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_IBUF_BUFG
    SLICE_X78Y15         FDCE                                         r  pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y15         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]/Q
                         net (fo=1, routed)           0.054     1.664    pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1]_35[2]
    SLICE_X79Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.709 r  pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/AWID_REG[2]_i_1/O
                         net (fo=1, routed)           0.000     1.709    pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/FIFO_REGISTERS_reg[3][3][0]
    SLICE_X79Y15         FDCE                                         r  pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.849     1.984    pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/clk_IBUF_BUFG
    SLICE_X79Y15         FDCE                                         r  pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/C
                         clock pessimism             -0.502     1.482    
    SLICE_X79Y15         FDCE (Hold_fdce_C_D)         0.091     1.573    pulpino_i/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.639     1.526    pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_IBUF_BUFG
    SLICE_X110Y42        FDPE                                         r  pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y42        FDPE (Prop_fdpe_C_Q)         0.141     1.667 r  pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]/Q
                         net (fo=1, routed)           0.054     1.721    pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg_n_0_[2]
    SLICE_X111Y42        LUT3 (Prop_lut3_I1_O)        0.045     1.766 r  pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_i_1/O
                         net (fo=1, routed)           0.000     1.766    pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0
    SLICE_X111Y42        FDPE                                         r  pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.910     2.045    pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_IBUF_BUFG
    SLICE_X111Y42        FDPE                                         r  pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/C
                         clock pessimism             -0.506     1.539    
    SLICE_X111Y42        FDPE (Hold_fdpe_C_D)         0.091     1.630    pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y3   pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y3   pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y3   pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y3   pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y1   pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y1   pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y2   pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y2   pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y1   pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y1   pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X67Y13  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X67Y13  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X68Y13  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X64Y13  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X69Y15  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X69Y14  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X71Y15  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X69Y14  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X70Y14  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X70Y14  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X67Y13  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X67Y13  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X64Y13  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X72Y13  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X72Y13  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X73Y14  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X73Y14  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X73Y14  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X72Y14  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X72Y14  pulpino_i/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_sck
  To Clock:  spi_sck

Setup :            0  Failing Endpoints,  Worst Slack       15.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.935ns  (required time - arrival time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_sck fall@20.000ns - spi_sck rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.642ns (16.384%)  route 3.276ns (83.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 24.499 - 20.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.280 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.729     5.009    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/spi_clk_i_IBUF_BUFG
    SLICE_X26Y22         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDCE (Prop_fdce_C_Q)         0.518     5.527 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_valid_reg/Q
                         net (fo=32, routed)          2.616     8.143    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/tx_data_valid
    SLICE_X24Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.267 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/data_int[31]_i_2/O
                         net (fo=1, routed)           0.660     8.927    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_data_reg[31][31]
    SLICE_X25Y33         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.937 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.562    24.499    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X25Y33         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.458    24.957    
                         clock uncertainty           -0.035    24.921    
    SLICE_X25Y33         FDCE (Setup_fdce_C_D)       -0.059    24.862    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]
  -------------------------------------------------------------------
                         required time                         24.862    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 15.935    

Slack (MET) :             16.067ns  (required time - arrival time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[10]/CE
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_sck fall@20.000ns - spi_sck rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.580ns (15.973%)  route 3.051ns (84.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 24.495 - 20.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.280 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.738     5.018    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/spi_clk_i_IBUF_BUFG
    SLICE_X25Y16         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     5.474 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/Q
                         net (fo=5, routed)           0.841     6.315    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_counter_upd
    SLICE_X25Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.439 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[31]_i_1/O
                         net (fo=40, routed)          2.210     8.649    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter0
    SLICE_X25Y29         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.937 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.558    24.495    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X25Y29         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.458    24.953    
                         clock uncertainty           -0.035    24.917    
    SLICE_X25Y29         FDCE (Setup_fdce_C_CE)      -0.202    24.715    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[10]
  -------------------------------------------------------------------
                         required time                         24.715    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                 16.067    

Slack (MET) :             16.148ns  (required time - arrival time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[29]/CE
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_sck fall@20.000ns - spi_sck rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.580ns (16.293%)  route 2.980ns (83.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.280 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.738     5.018    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/spi_clk_i_IBUF_BUFG
    SLICE_X25Y16         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     5.474 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/Q
                         net (fo=5, routed)           0.841     6.315    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_counter_upd
    SLICE_X25Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.439 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[31]_i_1/O
                         net (fo=40, routed)          2.138     8.577    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter0
    SLICE_X23Y33         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.937 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.568    24.505    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X23Y33         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.458    24.963    
                         clock uncertainty           -0.035    24.927    
    SLICE_X23Y33         FDCE (Setup_fdce_C_CE)      -0.202    24.725    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[29]
  -------------------------------------------------------------------
                         required time                         24.725    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                 16.148    

Slack (MET) :             16.354ns  (required time - arrival time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[21]/CE
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_sck fall@20.000ns - spi_sck rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.580ns (17.328%)  route 2.767ns (82.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 24.498 - 20.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.280 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.738     5.018    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/spi_clk_i_IBUF_BUFG
    SLICE_X25Y16         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     5.474 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/Q
                         net (fo=5, routed)           0.841     6.315    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_counter_upd
    SLICE_X25Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.439 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[31]_i_1/O
                         net (fo=40, routed)          1.926     8.365    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter0
    SLICE_X25Y32         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.937 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.561    24.498    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X25Y32         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.458    24.956    
                         clock uncertainty           -0.035    24.920    
    SLICE_X25Y32         FDCE (Setup_fdce_C_CE)      -0.202    24.718    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[21]
  -------------------------------------------------------------------
                         required time                         24.718    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                 16.354    

Slack (MET) :             16.354ns  (required time - arrival time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[22]/CE
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_sck fall@20.000ns - spi_sck rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.580ns (17.328%)  route 2.767ns (82.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 24.498 - 20.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.280 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.738     5.018    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/spi_clk_i_IBUF_BUFG
    SLICE_X25Y16         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     5.474 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/Q
                         net (fo=5, routed)           0.841     6.315    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_counter_upd
    SLICE_X25Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.439 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[31]_i_1/O
                         net (fo=40, routed)          1.926     8.365    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter0
    SLICE_X25Y32         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.937 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.561    24.498    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X25Y32         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.458    24.956    
                         clock uncertainty           -0.035    24.920    
    SLICE_X25Y32         FDCE (Setup_fdce_C_CE)      -0.202    24.718    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[22]
  -------------------------------------------------------------------
                         required time                         24.718    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                 16.354    

Slack (MET) :             16.354ns  (required time - arrival time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[23]/CE
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_sck fall@20.000ns - spi_sck rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.580ns (17.328%)  route 2.767ns (82.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 24.498 - 20.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.280 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.738     5.018    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/spi_clk_i_IBUF_BUFG
    SLICE_X25Y16         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     5.474 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/Q
                         net (fo=5, routed)           0.841     6.315    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_counter_upd
    SLICE_X25Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.439 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[31]_i_1/O
                         net (fo=40, routed)          1.926     8.365    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter0
    SLICE_X25Y32         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.937 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.561    24.498    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X25Y32         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.458    24.956    
                         clock uncertainty           -0.035    24.920    
    SLICE_X25Y32         FDCE (Setup_fdce_C_CE)      -0.202    24.718    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[23]
  -------------------------------------------------------------------
                         required time                         24.718    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                 16.354    

Slack (MET) :             16.354ns  (required time - arrival time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[24]/CE
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_sck fall@20.000ns - spi_sck rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.580ns (17.328%)  route 2.767ns (82.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 24.498 - 20.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.280 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.738     5.018    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/spi_clk_i_IBUF_BUFG
    SLICE_X25Y16         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     5.474 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/Q
                         net (fo=5, routed)           0.841     6.315    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_counter_upd
    SLICE_X25Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.439 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[31]_i_1/O
                         net (fo=40, routed)          1.926     8.365    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter0
    SLICE_X25Y32         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.937 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.561    24.498    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X25Y32         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.458    24.956    
                         clock uncertainty           -0.035    24.920    
    SLICE_X25Y32         FDCE (Setup_fdce_C_CE)      -0.202    24.718    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[24]
  -------------------------------------------------------------------
                         required time                         24.718    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                 16.354    

Slack (MET) :             16.505ns  (required time - arrival time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[25]/CE
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_sck fall@20.000ns - spi_sck rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.580ns (18.146%)  route 2.616ns (81.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 24.499 - 20.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.280 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.738     5.018    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/spi_clk_i_IBUF_BUFG
    SLICE_X25Y16         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     5.474 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/Q
                         net (fo=5, routed)           0.841     6.315    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_counter_upd
    SLICE_X25Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.439 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[31]_i_1/O
                         net (fo=40, routed)          1.775     8.214    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter0
    SLICE_X25Y33         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.937 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.562    24.499    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X25Y33         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.458    24.957    
                         clock uncertainty           -0.035    24.921    
    SLICE_X25Y33         FDCE (Setup_fdce_C_CE)      -0.202    24.719    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[25]
  -------------------------------------------------------------------
                         required time                         24.719    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                 16.505    

Slack (MET) :             16.505ns  (required time - arrival time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[26]/CE
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_sck fall@20.000ns - spi_sck rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.580ns (18.146%)  route 2.616ns (81.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 24.499 - 20.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.280 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.738     5.018    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/spi_clk_i_IBUF_BUFG
    SLICE_X25Y16         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     5.474 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/Q
                         net (fo=5, routed)           0.841     6.315    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_counter_upd
    SLICE_X25Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.439 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[31]_i_1/O
                         net (fo=40, routed)          1.775     8.214    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter0
    SLICE_X25Y33         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.937 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.562    24.499    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X25Y33         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.458    24.957    
                         clock uncertainty           -0.035    24.921    
    SLICE_X25Y33         FDCE (Setup_fdce_C_CE)      -0.202    24.719    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[26]
  -------------------------------------------------------------------
                         required time                         24.719    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                 16.505    

Slack (MET) :             16.505ns  (required time - arrival time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[27]/CE
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_sck fall@20.000ns - spi_sck rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.580ns (18.146%)  route 2.616ns (81.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 24.499 - 20.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.280 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.738     5.018    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/spi_clk_i_IBUF_BUFG
    SLICE_X25Y16         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     5.474 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/Q
                         net (fo=5, routed)           0.841     6.315    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_counter_upd
    SLICE_X25Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.439 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[31]_i_1/O
                         net (fo=40, routed)          1.775     8.214    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter0
    SLICE_X25Y33         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.937 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.562    24.499    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X25Y33         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.458    24.957    
                         clock uncertainty           -0.035    24.921    
    SLICE_X25Y33         FDCE (Setup_fdce_C_CE)      -0.202    24.719    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[27]
  -------------------------------------------------------------------
                         required time                         24.719    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                 16.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_sck fall@20.000ns - spi_sck fall@20.000ns)
  Data Path Delay:        0.283ns  (logic 0.191ns (67.419%)  route 0.092ns (32.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 22.021 - 20.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 21.507 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    20.236 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663    20.899    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.925 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.582    21.507    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X27Y31         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDCE (Prop_fdce_C_Q)         0.146    21.653 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[17]/Q
                         net (fo=2, routed)           0.092    21.745    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/data_int_reg[31]_0[17]
    SLICE_X26Y31         LUT5 (Prop_lut5_I4_O)        0.045    21.790 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/data_int[18]_i_1__0/O
                         net (fo=1, routed)           0.000    21.790    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_data_reg[31][18]
    SLICE_X26Y31         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.425    20.425 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719    21.144    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.173 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.848    22.021    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X26Y31         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.502    21.520    
    SLICE_X26Y31         FDCE (Hold_fdce_C_D)         0.125    21.645    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[18]
  -------------------------------------------------------------------
                         required time                        -21.645    
                         arrival time                          21.790    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_sck rise@0.000ns - spi_sck rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.925 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.576     1.501    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/spi_clk_i_IBUF_BUFG
    SLICE_X24Y24         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[0]/Q
                         net (fo=1, routed)           0.114     1.755    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg_n_0_[0]
    SLICE_X24Y24         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.173 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.841     2.014    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/spi_clk_i_IBUF_BUFG
    SLICE_X24Y24         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[0]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X24Y24         FDCE (Hold_fdce_C_D)         0.070     1.571    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_sck fall@20.000ns - spi_sck fall@20.000ns)
  Data Path Delay:        0.299ns  (logic 0.191ns (63.983%)  route 0.108ns (36.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 22.022 - 20.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 21.507 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    20.236 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663    20.899    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.925 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.582    21.507    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X27Y31         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDCE (Prop_fdce_C_Q)         0.146    21.653 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[17]/Q
                         net (fo=2, routed)           0.108    21.760    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/data_int_reg[31]_0[17]
    SLICE_X25Y32         LUT5 (Prop_lut5_I2_O)        0.045    21.805 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/data_int[21]_i_1__0/O
                         net (fo=1, routed)           0.000    21.805    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_data_reg[31][21]
    SLICE_X25Y32         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.425    20.425 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719    21.144    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.173 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.849    22.022    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X25Y32         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.501    21.522    
    SLICE_X25Y32         FDCE (Hold_fdce_C_D)         0.098    21.620    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[21]
  -------------------------------------------------------------------
                         required time                        -21.620    
                         arrival time                          21.805    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_sck rise@0.000ns - spi_sck rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.925 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.552     1.477    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/spi_clk_i_IBUF_BUFG
    SLICE_X38Y19         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[19]/Q
                         net (fo=5, routed)           0.094     1.735    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[19]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.048     1.783 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[23]_i_1/O
                         net (fo=1, routed)           0.000     1.783    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[23]_i_1_n_0
    SLICE_X39Y19         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.173 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.817     1.990    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/spi_clk_i_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[23]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X39Y19         FDCE (Hold_fdce_C_D)         0.105     1.595    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_sck fall@20.000ns - spi_sck fall@20.000ns)
  Data Path Delay:        0.305ns  (logic 0.191ns (62.566%)  route 0.114ns (37.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 22.023 - 20.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 21.508 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    20.236 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663    20.899    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.925 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.583    21.508    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X25Y32         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDCE (Prop_fdce_C_Q)         0.146    21.654 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[23]/Q
                         net (fo=2, routed)           0.114    21.768    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/data_int_reg[31]_0[23]
    SLICE_X25Y33         LUT5 (Prop_lut5_I2_O)        0.045    21.813 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/data_int[27]_i_1__0/O
                         net (fo=1, routed)           0.000    21.813    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_data_reg[31][27]
    SLICE_X25Y33         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.425    20.425 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719    21.144    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.173 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.850    22.023    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X25Y33         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.501    21.523    
    SLICE_X25Y33         FDCE (Hold_fdce_C_D)         0.099    21.622    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[27]
  -------------------------------------------------------------------
                         required time                        -21.622    
                         arrival time                          21.813    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_middle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_sck rise@0.000ns - spi_sck rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.925 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.560     1.485    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/spi_clk_i_IBUF_BUFG
    SLICE_X32Y11         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_middle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_middle_reg[0]/Q
                         net (fo=1, routed)           0.112     1.761    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_middle
    SLICE_X33Y12         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  spi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.173 r  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.824     1.997    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/spi_clk_i_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_out_reg[0]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X33Y12         FDCE (Hold_fdce_C_D)         0.070     1.569    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_sck fall@20.000ns - spi_sck fall@20.000ns)
  Data Path Delay:        0.308ns  (logic 0.191ns (61.957%)  route 0.117ns (38.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 22.022 - 20.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 21.507 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    20.236 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663    20.899    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.925 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.582    21.507    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X27Y31         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDCE (Prop_fdce_C_Q)         0.146    21.653 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[16]/Q
                         net (fo=2, routed)           0.117    21.770    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/data_int_reg[31]_0[16]
    SLICE_X27Y32         LUT5 (Prop_lut5_I2_O)        0.045    21.815 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/data_int[20]_i_1__0/O
                         net (fo=1, routed)           0.000    21.815    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_data_reg[31][20]
    SLICE_X27Y32         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.425    20.425 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719    21.144    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.173 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.849    22.022    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X27Y32         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.501    21.522    
    SLICE_X27Y32         FDCE (Hold_fdce_C_D)         0.099    21.621    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[20]
  -------------------------------------------------------------------
                         required time                        -21.621    
                         arrival time                          21.815    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_sck fall@20.000ns - spi_sck fall@20.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 22.021 - 20.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 21.507 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    20.236 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663    20.899    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.925 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.582    21.507    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X26Y31         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDCE (Prop_fdce_C_Q)         0.167    21.674 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[11]/Q
                         net (fo=2, routed)           0.094    21.768    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/data_int_reg[31]_0[11]
    SLICE_X27Y31         LUT5 (Prop_lut5_I4_O)        0.045    21.813 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/data_int[12]_i_1__0/O
                         net (fo=1, routed)           0.000    21.813    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_data_reg[31][12]
    SLICE_X27Y31         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.425    20.425 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719    21.144    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.173 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.848    22.021    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X27Y31         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.502    21.520    
    SLICE_X27Y31         FDCE (Hold_fdce_C_D)         0.098    21.618    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[12]
  -------------------------------------------------------------------
                         required time                        -21.618    
                         arrival time                          21.813    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_sck fall@20.000ns - spi_sck fall@20.000ns)
  Data Path Delay:        0.312ns  (logic 0.191ns (61.213%)  route 0.121ns (38.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 22.024 - 20.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 21.510 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    20.236 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663    20.899    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.925 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.585    21.510    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X24Y15         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDCE (Prop_fdce_C_Q)         0.146    21.656 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[2]/Q
                         net (fo=6, routed)           0.121    21.777    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[2]
    SLICE_X25Y15         LUT6 (Prop_lut6_I3_O)        0.045    21.822 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    21.822    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/p_0_in__1[4]
    SLICE_X25Y15         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.425    20.425 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719    21.144    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.173 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.851    22.024    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X25Y15         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.502    21.523    
    SLICE_X25Y15         FDCE (Hold_fdce_C_D)         0.099    21.622    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        -21.622    
                         arrival time                          21.822    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_sck fall@20.000ns - spi_sck fall@20.000ns)
  Data Path Delay:        0.341ns  (logic 0.191ns (56.011%)  route 0.150ns (43.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 22.021 - 20.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 21.507 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    20.236 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663    20.899    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.925 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.582    21.507    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X27Y31         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDCE (Prop_fdce_C_Q)         0.146    21.653 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[13]/Q
                         net (fo=2, routed)           0.150    21.803    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/data_int_reg[31]_0[13]
    SLICE_X26Y31         LUT5 (Prop_lut5_I4_O)        0.045    21.848 r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/data_int[14]_i_1__0/O
                         net (fo=1, routed)           0.000    21.848    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_data_reg[31][14]
    SLICE_X26Y31         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    AA9                                               0.000    20.000 f  spi_clk_i (IN)
                         net (fo=0)                   0.000    20.000    spi_clk_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.425    20.425 f  spi_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719    21.144    spi_clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.173 f  spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.848    22.021    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/sclk_test
    SLICE_X26Y31         FDCE                                         r  pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.502    21.520    
    SLICE_X26Y31         FDCE (Hold_fdce_C_D)         0.125    21.645    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[14]
  -------------------------------------------------------------------
                         required time                        -21.645    
                         arrival time                          21.848    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_sck
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { spi_clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  spi_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X40Y10   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X40Y10   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X39Y7    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X41Y8    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X41Y8    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X40Y14   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X43Y12   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X40Y14   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][16]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X40Y10   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X40Y10   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X40Y10   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X39Y7    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X41Y8    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X41Y8    pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X43Y12   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X43Y12   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X40Y10   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X41Y18   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X41Y18   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X47Y22   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X47Y22   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X39Y23   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X39Y23   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X33Y23   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X43Y21   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X43Y21   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X43Y21   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X43Y21   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X32Y23   pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][29]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack       12.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.088ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck fall@20.000ns - tck rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 2.136ns (27.494%)  route 5.633ns (72.506%))
  Logic Levels:           9  (LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 24.383 - 20.000 ) 
    Source Clock Delay      (SCD):    4.980ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.247 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.733     4.980    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tck_i
    SLICE_X28Y18         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDCE (Prop_fdce_C_Q)         0.419     5.399 r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[1]/Q
                         net (fo=33, routed)          1.601     7.001    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state[1]
    SLICE_X37Y20         LUT5 (Prop_lut5_I0_O)        0.299     7.300 r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/operation[3]_i_21/O
                         net (fo=3, routed)           0.466     7.766    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/FSM_sequential_TAP_state_reg[1]
    SLICE_X38Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.890 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/operation[3]_i_18/O
                         net (fo=1, routed)           0.378     8.268    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/operation[3]_i_18_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.392 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/operation[3]_i_11/O
                         net (fo=1, routed)           0.574     8.966    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/FSM_sequential_module_state_reg[3]_3
    SLICE_X39Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.090 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/operation[3]_i_4/O
                         net (fo=5, routed)           0.815     9.905    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/operation[3]_i_4_n_0
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.152    10.057 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/tdo_pad_o_i_24/O
                         net (fo=2, routed)           0.598    10.656    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/tdo_pad_o_i_24_n_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I0_O)        0.320    10.976 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/tdo_pad_o_i_17/O
                         net (fo=1, routed)           0.154    11.130    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/tdo_output_sel[1]
    SLICE_X43Y21         LUT6 (Prop_lut6_I4_O)        0.326    11.456 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/tdo_pad_o_i_10/O
                         net (fo=1, routed)           0.642    12.098    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/crc_reg[0]
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.222 r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_4/O
                         net (fo=1, routed)           0.403    12.625    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_4_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.749 r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_1/O
                         net (fo=1, routed)           0.000    12.749    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_1_n_0
    SLICE_X33Y22         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck fall edge)       20.000    20.000 f  
    Y9                                                0.000    20.000 f  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    20.842 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.814    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    22.905 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.478    24.383    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X33Y22         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.457    24.840    
                         clock uncertainty           -0.035    24.805    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.032    24.837    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg
  -------------------------------------------------------------------
                         required time                         24.837    
                         arrival time                         -12.749    
  -------------------------------------------------------------------
                         slack                                 12.088    

Slack (MET) :             15.568ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck rise@40.000ns - tck fall@20.000ns)
  Data Path Delay:        4.165ns  (logic 0.707ns (16.974%)  route 3.458ns (83.026%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 44.458 - 40.000 ) 
    Source Clock Delay      (SCD):    4.977ns = ( 24.977 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       20.000    20.000 f  
    Y9                                                0.000    20.000 f  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    20.975 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    23.146    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    23.247 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.730    24.977    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X31Y21         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.459    25.436 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/Q
                         net (fo=8, routed)           1.414    26.850    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[2]
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124    26.974 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4/O
                         net (fo=2, routed)           0.901    27.876    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4_n_0
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.000 r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1/O
                         net (fo=32, routed)          1.143    29.143    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1_n_0
    SLICE_X29Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       40.000    40.000 r  
    Y9                                                0.000    40.000 r  tck_i (IN)
                         net (fo=0)                   0.000    40.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.905 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.553    44.458    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tck_i
    SLICE_X29Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[10]/C
                         clock pessimism              0.493    44.951    
                         clock uncertainty           -0.035    44.916    
    SLICE_X29Y23         FDCE (Setup_fdce_C_CE)      -0.205    44.711    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         44.711    
                         arrival time                         -29.143    
  -------------------------------------------------------------------
                         slack                                 15.568    

Slack (MET) :             15.568ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck rise@40.000ns - tck fall@20.000ns)
  Data Path Delay:        4.165ns  (logic 0.707ns (16.974%)  route 3.458ns (83.026%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 44.458 - 40.000 ) 
    Source Clock Delay      (SCD):    4.977ns = ( 24.977 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       20.000    20.000 f  
    Y9                                                0.000    20.000 f  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    20.975 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    23.146    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    23.247 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.730    24.977    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X31Y21         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.459    25.436 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/Q
                         net (fo=8, routed)           1.414    26.850    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[2]
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124    26.974 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4/O
                         net (fo=2, routed)           0.901    27.876    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4_n_0
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.000 r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1/O
                         net (fo=32, routed)          1.143    29.143    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1_n_0
    SLICE_X29Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       40.000    40.000 r  
    Y9                                                0.000    40.000 r  tck_i (IN)
                         net (fo=0)                   0.000    40.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.905 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.553    44.458    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tck_i
    SLICE_X29Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[11]/C
                         clock pessimism              0.493    44.951    
                         clock uncertainty           -0.035    44.916    
    SLICE_X29Y23         FDCE (Setup_fdce_C_CE)      -0.205    44.711    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         44.711    
                         arrival time                         -29.143    
  -------------------------------------------------------------------
                         slack                                 15.568    

Slack (MET) :             15.568ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[12]/CE
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck rise@40.000ns - tck fall@20.000ns)
  Data Path Delay:        4.165ns  (logic 0.707ns (16.974%)  route 3.458ns (83.026%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 44.458 - 40.000 ) 
    Source Clock Delay      (SCD):    4.977ns = ( 24.977 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       20.000    20.000 f  
    Y9                                                0.000    20.000 f  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    20.975 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    23.146    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    23.247 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.730    24.977    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X31Y21         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.459    25.436 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/Q
                         net (fo=8, routed)           1.414    26.850    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[2]
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124    26.974 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4/O
                         net (fo=2, routed)           0.901    27.876    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4_n_0
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.000 r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1/O
                         net (fo=32, routed)          1.143    29.143    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1_n_0
    SLICE_X29Y23         FDPE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       40.000    40.000 r  
    Y9                                                0.000    40.000 r  tck_i (IN)
                         net (fo=0)                   0.000    40.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.905 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.553    44.458    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tck_i
    SLICE_X29Y23         FDPE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[12]/C
                         clock pessimism              0.493    44.951    
                         clock uncertainty           -0.035    44.916    
    SLICE_X29Y23         FDPE (Setup_fdpe_C_CE)      -0.205    44.711    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         44.711    
                         arrival time                         -29.143    
  -------------------------------------------------------------------
                         slack                                 15.568    

Slack (MET) :             15.568ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck rise@40.000ns - tck fall@20.000ns)
  Data Path Delay:        4.165ns  (logic 0.707ns (16.974%)  route 3.458ns (83.026%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 44.458 - 40.000 ) 
    Source Clock Delay      (SCD):    4.977ns = ( 24.977 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       20.000    20.000 f  
    Y9                                                0.000    20.000 f  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    20.975 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    23.146    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    23.247 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.730    24.977    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X31Y21         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.459    25.436 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/Q
                         net (fo=8, routed)           1.414    26.850    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[2]
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124    26.974 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4/O
                         net (fo=2, routed)           0.901    27.876    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4_n_0
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.000 r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1/O
                         net (fo=32, routed)          1.143    29.143    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1_n_0
    SLICE_X29Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       40.000    40.000 r  
    Y9                                                0.000    40.000 r  tck_i (IN)
                         net (fo=0)                   0.000    40.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.905 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.553    44.458    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tck_i
    SLICE_X29Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[2]/C
                         clock pessimism              0.493    44.951    
                         clock uncertainty           -0.035    44.916    
    SLICE_X29Y23         FDCE (Setup_fdce_C_CE)      -0.205    44.711    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         44.711    
                         arrival time                         -29.143    
  -------------------------------------------------------------------
                         slack                                 15.568    

Slack (MET) :             15.568ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck rise@40.000ns - tck fall@20.000ns)
  Data Path Delay:        4.165ns  (logic 0.707ns (16.974%)  route 3.458ns (83.026%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 44.458 - 40.000 ) 
    Source Clock Delay      (SCD):    4.977ns = ( 24.977 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       20.000    20.000 f  
    Y9                                                0.000    20.000 f  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    20.975 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    23.146    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    23.247 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.730    24.977    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X31Y21         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.459    25.436 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/Q
                         net (fo=8, routed)           1.414    26.850    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[2]
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124    26.974 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4/O
                         net (fo=2, routed)           0.901    27.876    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4_n_0
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.000 r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1/O
                         net (fo=32, routed)          1.143    29.143    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1_n_0
    SLICE_X29Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       40.000    40.000 r  
    Y9                                                0.000    40.000 r  tck_i (IN)
                         net (fo=0)                   0.000    40.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.905 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.553    44.458    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tck_i
    SLICE_X29Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[3]/C
                         clock pessimism              0.493    44.951    
                         clock uncertainty           -0.035    44.916    
    SLICE_X29Y23         FDCE (Setup_fdce_C_CE)      -0.205    44.711    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         44.711    
                         arrival time                         -29.143    
  -------------------------------------------------------------------
                         slack                                 15.568    

Slack (MET) :             15.568ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck rise@40.000ns - tck fall@20.000ns)
  Data Path Delay:        4.165ns  (logic 0.707ns (16.974%)  route 3.458ns (83.026%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 44.458 - 40.000 ) 
    Source Clock Delay      (SCD):    4.977ns = ( 24.977 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       20.000    20.000 f  
    Y9                                                0.000    20.000 f  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    20.975 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    23.146    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    23.247 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.730    24.977    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X31Y21         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.459    25.436 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/Q
                         net (fo=8, routed)           1.414    26.850    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[2]
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124    26.974 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4/O
                         net (fo=2, routed)           0.901    27.876    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4_n_0
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.000 r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1/O
                         net (fo=32, routed)          1.143    29.143    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1_n_0
    SLICE_X29Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       40.000    40.000 r  
    Y9                                                0.000    40.000 r  tck_i (IN)
                         net (fo=0)                   0.000    40.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.905 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.553    44.458    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tck_i
    SLICE_X29Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[4]/C
                         clock pessimism              0.493    44.951    
                         clock uncertainty           -0.035    44.916    
    SLICE_X29Y23         FDCE (Setup_fdce_C_CE)      -0.205    44.711    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         44.711    
                         arrival time                         -29.143    
  -------------------------------------------------------------------
                         slack                                 15.568    

Slack (MET) :             15.568ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck rise@40.000ns - tck fall@20.000ns)
  Data Path Delay:        4.165ns  (logic 0.707ns (16.974%)  route 3.458ns (83.026%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 44.458 - 40.000 ) 
    Source Clock Delay      (SCD):    4.977ns = ( 24.977 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       20.000    20.000 f  
    Y9                                                0.000    20.000 f  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    20.975 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    23.146    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    23.247 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.730    24.977    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X31Y21         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.459    25.436 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/Q
                         net (fo=8, routed)           1.414    26.850    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[2]
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124    26.974 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4/O
                         net (fo=2, routed)           0.901    27.876    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4_n_0
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.000 r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1/O
                         net (fo=32, routed)          1.143    29.143    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1_n_0
    SLICE_X29Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       40.000    40.000 r  
    Y9                                                0.000    40.000 r  tck_i (IN)
                         net (fo=0)                   0.000    40.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.905 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.553    44.458    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tck_i
    SLICE_X29Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[5]/C
                         clock pessimism              0.493    44.951    
                         clock uncertainty           -0.035    44.916    
    SLICE_X29Y23         FDCE (Setup_fdce_C_CE)      -0.205    44.711    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         44.711    
                         arrival time                         -29.143    
  -------------------------------------------------------------------
                         slack                                 15.568    

Slack (MET) :             15.568ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck rise@40.000ns - tck fall@20.000ns)
  Data Path Delay:        4.165ns  (logic 0.707ns (16.974%)  route 3.458ns (83.026%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 44.458 - 40.000 ) 
    Source Clock Delay      (SCD):    4.977ns = ( 24.977 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       20.000    20.000 f  
    Y9                                                0.000    20.000 f  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    20.975 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    23.146    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    23.247 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.730    24.977    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X31Y21         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.459    25.436 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/Q
                         net (fo=8, routed)           1.414    26.850    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[2]
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124    26.974 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4/O
                         net (fo=2, routed)           0.901    27.876    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_4_n_0
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.000 r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1/O
                         net (fo=32, routed)          1.143    29.143    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg[31]_i_1_n_0
    SLICE_X29Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       40.000    40.000 r  
    Y9                                                0.000    40.000 r  tck_i (IN)
                         net (fo=0)                   0.000    40.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.905 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.553    44.458    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tck_i
    SLICE_X29Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[9]/C
                         clock pessimism              0.493    44.951    
                         clock uncertainty           -0.035    44.916    
    SLICE_X29Y23         FDCE (Setup_fdce_C_CE)      -0.205    44.711    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         44.711    
                         arrival time                         -29.143    
  -------------------------------------------------------------------
                         slack                                 15.568    

Slack (MET) :             15.679ns  (required time - arrival time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[51]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck rise@40.000ns - tck fall@20.000ns)
  Data Path Delay:        3.738ns  (logic 0.611ns (16.344%)  route 3.127ns (83.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 44.380 - 40.000 ) 
    Source Clock Delay      (SCD):    4.977ns = ( 24.977 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       20.000    20.000 f  
    Y9                                                0.000    20.000 f  tck_i (IN)
                         net (fo=0)                   0.000    20.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    20.975 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    23.146    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    23.247 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.730    24.977    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X31Y21         FDPE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDPE (Prop_fdpe_C_Q)         0.459    25.436 f  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/Q
                         net (fo=8, routed)           0.840    26.276    pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir[1]
    SLICE_X31Y22         LUT5 (Prop_lut5_I3_O)        0.152    26.428 r  pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/input_shift_reg[63]_i_1/O
                         net (fo=57, routed)          2.288    28.716    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/E[0]
    SLICE_X48Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       40.000    40.000 r  
    Y9                                                0.000    40.000 r  tck_i (IN)
                         net (fo=0)                   0.000    40.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.905 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.475    44.380    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/tck_i
    SLICE_X48Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[51]/C
                         clock pessimism              0.457    44.837    
                         clock uncertainty           -0.035    44.802    
    SLICE_X48Y23         FDCE (Setup_fdce_C_CE)      -0.407    44.395    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         44.395    
                         arrival time                         -28.716    
  -------------------------------------------------------------------
                         slack                                 15.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.226ns (54.204%)  route 0.191ns (45.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.893 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.544     1.437    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X51Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[6]/Q
                         net (fo=1, routed)           0.191     1.756    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error_reg[6]
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.098     1.854 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.854    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_55
    SLICE_X43Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.141 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.812     1.953    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X43Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[6]/C
                         clock pessimism             -0.253     1.700    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.092     1.792    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.250ns (53.911%)  route 0.214ns (46.089%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.893 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.552     1.445    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X47Y19         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[2]/Q
                         net (fo=7, routed)           0.214     1.800    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation[2]
    SLICE_X50Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.845 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter[0]_i_9/O
                         net (fo=1, routed)           0.000     1.845    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter[0]_i_9_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.909 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.909    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[0]_i_2_n_4
    SLICE_X50Y19         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.141 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.813     1.954    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X50Y19         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[3]/C
                         clock pessimism             -0.253     1.701    
    SLICE_X50Y19         FDCE (Hold_fdce_C_D)         0.134     1.835    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.834%)  route 0.281ns (60.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.893 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.550     1.443    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/tck_i
    SLICE_X45Y22         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[48]/Q
                         net (fo=5, routed)           0.281     1.865    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/input_shift_reg_reg[63][15]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.910 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.910    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/swapped_data_i[15]
    SLICE_X50Y17         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.141 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.815     1.956    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/tck_i
    SLICE_X50Y17         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[15]/C
                         clock pessimism             -0.253     1.703    
    SLICE_X50Y17         FDCE (Hold_fdce_C_D)         0.121     1.824    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.374%)  route 0.264ns (58.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.893 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.544     1.437    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X51Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[11]/Q
                         net (fo=1, routed)           0.264     1.841    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error_reg[11]
    SLICE_X45Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.886 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.886    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_50
    SLICE_X45Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.141 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.812     1.953    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X45Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[11]/C
                         clock pessimism             -0.253     1.700    
    SLICE_X45Y23         FDCE (Hold_fdce_C_D)         0.092     1.792    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.256ns (52.206%)  route 0.234ns (47.794%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.893 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.552     1.445    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/tck_i
    SLICE_X49Y18         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[35]/Q
                         net (fo=5, routed)           0.234     1.820    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/input_shift_reg_reg[63][24]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.865    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter[8]_i_5_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.935 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[8]_i_1_n_7
    SLICE_X50Y21         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.141 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.811     1.952    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X50Y21         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[8]/C
                         clock pessimism             -0.253     1.699    
    SLICE_X50Y21         FDCE (Hold_fdce_C_D)         0.134     1.833    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.259%)  route 0.313ns (62.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.893 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.544     1.437    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X51Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[13]/Q
                         net (fo=1, routed)           0.313     1.891    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error_reg[13]
    SLICE_X46Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.936 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.936    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_48
    SLICE_X46Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.141 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.812     1.953    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X46Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[13]/C
                         clock pessimism             -0.253     1.700    
    SLICE_X46Y23         FDCE (Hold_fdce_C_D)         0.121     1.821    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.442%)  route 0.286ns (63.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.893 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.544     1.437    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X50Y26         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[28]/Q
                         net (fo=3, routed)           0.286     1.887    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[28]
    SLICE_X47Y24         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.141 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.811     1.952    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X47Y24         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[29]/C
                         clock pessimism             -0.253     1.699    
    SLICE_X47Y24         FDCE (Hold_fdce_C_D)         0.070     1.769    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.226ns (47.416%)  route 0.251ns (52.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.893 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.544     1.437    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X53Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[5]/Q
                         net (fo=1, routed)           0.251     1.815    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error_reg[5]
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.098     1.913 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.913    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_56
    SLICE_X43Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.141 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.812     1.953    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X43Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[5]/C
                         clock pessimism             -0.253     1.700    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.092     1.792    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.694%)  route 0.295ns (61.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.893 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.543     1.436    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X51Y24         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[26]/Q
                         net (fo=1, routed)           0.295     1.872    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error_reg[26]
    SLICE_X43Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.917 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.917    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_35
    SLICE_X43Y24         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.141 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.811     1.952    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X43Y24         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[26]/C
                         clock pessimism             -0.253     1.699    
    SLICE_X43Y24         FDCE (Hold_fdce_C_D)         0.092     1.791    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.339%)  route 0.326ns (63.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.893 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.544     1.437    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X53Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[12]/Q
                         net (fo=1, routed)           0.326     1.904    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/internal_reg_error_reg[12]
    SLICE_X46Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.949 r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.949    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_49
    SLICE_X46Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    tck_i_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.141 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.812     1.953    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/tck_i
    SLICE_X46Y23         FDCE                                         r  pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[12]/C
                         clock pessimism             -0.253     1.700    
    SLICE_X46Y23         FDCE (Hold_fdce_C_D)         0.120     1.820    pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { tck_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2  tck_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X28Y18   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X28Y18   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X28Y18   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X28Y18   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X31Y22   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         40.000      39.000     SLICE_X28Y24   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X29Y23   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X29Y23   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         40.000      39.000     SLICE_X29Y23   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X28Y18   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X28Y18   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X28Y18   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X28Y18   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X31Y22   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X28Y24   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X29Y24   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X29Y24   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[17]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X29Y24   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X29Y24   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X28Y18   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X28Y18   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X28Y18   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X28Y18   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X28Y24   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X29Y24   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X29Y24   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[17]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X29Y24   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X29Y24   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[19]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X29Y24   pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[20]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       30.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.924ns  (required time - arrival time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        18.245ns  (logic 0.606ns (3.321%)  route 17.639ns (96.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 54.438 - 50.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.728     4.969    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.456     5.425 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.741     6.166    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.150     6.316 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)       16.898    23.214    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/s_rst_n_reg
    SLICE_X83Y68         FDCE                                         f  pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.539    54.438    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/clk_IBUF_BUFG
    SLICE_X83Y68         FDCE                                         r  pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][0]/C
                         clock pessimism              0.343    54.780    
                         clock uncertainty           -0.035    54.745    
    SLICE_X83Y68         FDCE (Recov_fdce_C_CLR)     -0.607    54.138    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         54.138    
                         arrival time                         -23.214    
  -------------------------------------------------------------------
                         slack                                 30.924    

Slack (MET) :             30.924ns  (required time - arrival time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        18.245ns  (logic 0.606ns (3.321%)  route 17.639ns (96.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 54.438 - 50.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.728     4.969    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.456     5.425 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.741     6.166    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.150     6.316 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)       16.898    23.214    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/s_rst_n_reg
    SLICE_X83Y68         FDCE                                         f  pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.539    54.438    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/clk_IBUF_BUFG
    SLICE_X83Y68         FDCE                                         r  pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][14]/C
                         clock pessimism              0.343    54.780    
                         clock uncertainty           -0.035    54.745    
    SLICE_X83Y68         FDCE (Recov_fdce_C_CLR)     -0.607    54.138    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][14]
  -------------------------------------------------------------------
                         required time                         54.138    
                         arrival time                         -23.214    
  -------------------------------------------------------------------
                         slack                                 30.924    

Slack (MET) :             30.924ns  (required time - arrival time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        18.245ns  (logic 0.606ns (3.321%)  route 17.639ns (96.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 54.438 - 50.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.728     4.969    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.456     5.425 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.741     6.166    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.150     6.316 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)       16.898    23.214    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/s_rst_n_reg
    SLICE_X83Y68         FDCE                                         f  pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.539    54.438    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/clk_IBUF_BUFG
    SLICE_X83Y68         FDCE                                         r  pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][15]/C
                         clock pessimism              0.343    54.780    
                         clock uncertainty           -0.035    54.745    
    SLICE_X83Y68         FDCE (Recov_fdce_C_CLR)     -0.607    54.138    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][15]
  -------------------------------------------------------------------
                         required time                         54.138    
                         arrival time                         -23.214    
  -------------------------------------------------------------------
                         slack                                 30.924    

Slack (MET) :             30.924ns  (required time - arrival time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        18.245ns  (logic 0.606ns (3.321%)  route 17.639ns (96.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 54.438 - 50.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.728     4.969    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.456     5.425 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.741     6.166    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.150     6.316 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)       16.898    23.214    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/s_rst_n_reg
    SLICE_X83Y68         FDCE                                         f  pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.539    54.438    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/clk_IBUF_BUFG
    SLICE_X83Y68         FDCE                                         r  pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][24]/C
                         clock pessimism              0.343    54.780    
                         clock uncertainty           -0.035    54.745    
    SLICE_X83Y68         FDCE (Recov_fdce_C_CLR)     -0.607    54.138    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][24]
  -------------------------------------------------------------------
                         required time                         54.138    
                         arrival time                         -23.214    
  -------------------------------------------------------------------
                         slack                                 30.924    

Slack (MET) :             30.936ns  (required time - arrival time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        18.231ns  (logic 0.606ns (3.324%)  route 17.625ns (96.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 54.437 - 50.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.728     4.969    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.456     5.425 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.741     6.166    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.150     6.316 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)       16.885    23.201    pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/s_rst_n_reg
    SLICE_X84Y69         FDCE                                         f  pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.538    54.437    pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/clk_IBUF_BUFG
    SLICE_X84Y69         FDCE                                         r  pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[19]/C
                         clock pessimism              0.343    54.779    
                         clock uncertainty           -0.035    54.744    
    SLICE_X84Y69         FDCE (Recov_fdce_C_CLR)     -0.607    54.137    pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         54.137    
                         arrival time                         -23.201    
  -------------------------------------------------------------------
                         slack                                 30.936    

Slack (MET) :             30.936ns  (required time - arrival time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        18.231ns  (logic 0.606ns (3.324%)  route 17.625ns (96.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 54.437 - 50.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.728     4.969    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.456     5.425 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.741     6.166    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.150     6.316 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)       16.885    23.201    pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/s_rst_n_reg
    SLICE_X84Y69         FDCE                                         f  pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.538    54.437    pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/clk_IBUF_BUFG
    SLICE_X84Y69         FDCE                                         r  pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[1]/C
                         clock pessimism              0.343    54.779    
                         clock uncertainty           -0.035    54.744    
    SLICE_X84Y69         FDCE (Recov_fdce_C_CLR)     -0.607    54.137    pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         54.137    
                         arrival time                         -23.201    
  -------------------------------------------------------------------
                         slack                                 30.936    

Slack (MET) :             30.936ns  (required time - arrival time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        18.231ns  (logic 0.606ns (3.324%)  route 17.625ns (96.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 54.437 - 50.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.728     4.969    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.456     5.425 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.741     6.166    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.150     6.316 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)       16.885    23.201    pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/s_rst_n_reg
    SLICE_X84Y69         FDCE                                         f  pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.538    54.437    pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/clk_IBUF_BUFG
    SLICE_X84Y69         FDCE                                         r  pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[24]/C
                         clock pessimism              0.343    54.779    
                         clock uncertainty           -0.035    54.744    
    SLICE_X84Y69         FDCE (Recov_fdce_C_CLR)     -0.607    54.137    pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         54.137    
                         arrival time                         -23.201    
  -------------------------------------------------------------------
                         slack                                 30.936    

Slack (MET) :             30.936ns  (required time - arrival time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        18.231ns  (logic 0.606ns (3.324%)  route 17.625ns (96.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 54.437 - 50.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.728     4.969    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.456     5.425 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.741     6.166    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.150     6.316 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)       16.885    23.201    pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/s_rst_n_reg
    SLICE_X84Y69         FDCE                                         f  pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.538    54.437    pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/clk_IBUF_BUFG
    SLICE_X84Y69         FDCE                                         r  pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[8]/C
                         clock pessimism              0.343    54.779    
                         clock uncertainty           -0.035    54.744    
    SLICE_X84Y69         FDCE (Recov_fdce_C_CLR)     -0.607    54.137    pulpino_i/peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         54.137    
                         arrival time                         -23.201    
  -------------------------------------------------------------------
                         slack                                 30.936    

Slack (MET) :             30.941ns  (required time - arrival time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        18.227ns  (logic 0.606ns (3.325%)  route 17.621ns (96.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 54.437 - 50.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.728     4.969    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.456     5.425 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.741     6.166    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.150     6.316 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)       16.880    23.196    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/s_rst_n_reg
    SLICE_X85Y69         FDCE                                         f  pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.538    54.437    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/clk_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[0]/C
                         clock pessimism              0.343    54.779    
                         clock uncertainty           -0.035    54.744    
    SLICE_X85Y69         FDCE (Recov_fdce_C_CLR)     -0.607    54.137    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[0]
  -------------------------------------------------------------------
                         required time                         54.137    
                         arrival time                         -23.196    
  -------------------------------------------------------------------
                         slack                                 30.941    

Slack (MET) :             30.941ns  (required time - arrival time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        18.227ns  (logic 0.606ns (3.325%)  route 17.621ns (96.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 54.437 - 50.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.728     4.969    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.456     5.425 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.741     6.166    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.150     6.316 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)       16.880    23.196    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/s_rst_n_reg
    SLICE_X85Y69         FDCE                                         f  pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    Y6                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    50.836 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    52.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        1.538    54.437    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/clk_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[1]/C
                         clock pessimism              0.343    54.779    
                         clock uncertainty           -0.035    54.744    
    SLICE_X85Y69         FDCE (Recov_fdce_C_CLR)     -0.607    54.137    pulpino_i/peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[1]
  -------------------------------------------------------------------
                         required time                         54.137    
                         arrival time                         -23.196    
  -------------------------------------------------------------------
                         slack                                 30.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.187ns (28.333%)  route 0.473ns (71.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.583     1.470    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.263     1.873    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.046     1.919 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)        0.210     2.130    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/s_rst_n_reg
    SLICE_X76Y35         FDCE                                         f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.850     1.985    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X76Y35         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg/C
                         clock pessimism             -0.481     1.504    
    SLICE_X76Y35         FDCE (Remov_fdce_C_CLR)     -0.154     1.350    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.187ns (26.318%)  route 0.524ns (73.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.583     1.470    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.263     1.873    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.046     1.919 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)        0.261     2.181    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/s_rst_n_reg
    SLICE_X77Y34         FDCE                                         f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.849     1.984    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X77Y34         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X77Y34         FDCE (Remov_fdce_C_CLR)     -0.154     1.349    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.187ns (26.318%)  route 0.524ns (73.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.583     1.470    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.263     1.873    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.046     1.919 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)        0.261     2.181    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/s_rst_n_reg
    SLICE_X77Y34         FDCE                                         f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.849     1.984    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X77Y34         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X77Y34         FDCE (Remov_fdce_C_CLR)     -0.154     1.349    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.187ns (26.158%)  route 0.528ns (73.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.583     1.470    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.263     1.873    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.046     1.919 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)        0.265     2.185    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/s_rst_n_reg
    SLICE_X76Y34         FDCE                                         f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.849     1.984    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X76Y34         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg/C
                         clock pessimism             -0.481     1.503    
    SLICE_X76Y34         FDCE (Remov_fdce_C_CLR)     -0.154     1.349    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.187ns (25.504%)  route 0.546ns (74.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.583     1.470    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.263     1.873    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.046     1.919 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)        0.284     2.203    pulpino_i/core_region_i/CORE.RISCV_CORE/debug_unit_i/s_rst_n_reg
    SLICE_X76Y36         FDCE                                         f  pulpino_i/core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.850     1.985    pulpino_i/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_IBUF_BUFG
    SLICE_X76Y36         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]/C
                         clock pessimism             -0.481     1.504    
    SLICE_X76Y36         FDCE (Remov_fdce_C_CLR)     -0.154     1.350    pulpino_i/core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.187ns (25.456%)  route 0.548ns (74.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.583     1.470    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.263     1.873    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.046     1.919 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)        0.285     2.205    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/s_rst_n_reg
    SLICE_X72Y37         FDCE                                         f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.849     1.984    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X72Y37         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X72Y37         FDCE (Remov_fdce_C_CLR)     -0.154     1.349    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.187ns (25.456%)  route 0.548ns (74.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.583     1.470    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.263     1.873    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.046     1.919 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)        0.285     2.205    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/s_rst_n_reg
    SLICE_X72Y37         FDCE                                         f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.849     1.984    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X72Y37         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X72Y37         FDCE (Remov_fdce_C_CLR)     -0.154     1.349    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.187ns (25.456%)  route 0.548ns (74.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.583     1.470    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.263     1.873    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.046     1.919 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)        0.285     2.205    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/s_rst_n_reg
    SLICE_X72Y37         FDCE                                         f  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.849     1.984    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X72Y37         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X72Y37         FDCE (Remov_fdce_C_CLR)     -0.154     1.349    pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.187ns (24.615%)  route 0.573ns (75.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.583     1.470    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.263     1.873    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.046     1.919 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)        0.310     2.230    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/s_rst_n_reg
    SLICE_X82Y26         FDCE                                         f  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.841     1.976    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/clk_IBUF_BUFG
    SLICE_X82Y26         FDCE                                         r  pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]/C
                         clock pessimism             -0.481     1.495    
    SLICE_X82Y26         FDCE (Remov_fdce_C_CLR)     -0.129     1.366    pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.187ns (24.603%)  route 0.573ns (75.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.583     1.470    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X80Y34         FDCE                                         r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=2, routed)           0.263     1.873    pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X76Y34         LUT1 (Prop_lut1_I0_O)        0.046     1.919 f  pulpino_i/clk_rst_gen_i/i_rst_gen_soc/prefetch_32.prefetch_buffer_i/valid_Q[0]_i_2/O
                         net (fo=9281, routed)        0.311     2.230    pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/s_rst_n_reg
    SLICE_X69Y42         FDCE                                         f  pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=9032, routed)        0.851     1.986    pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_IBUF_BUFG
    SLICE_X69Y42         FDCE                                         r  pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[0]/C
                         clock pessimism             -0.481     1.505    
    SLICE_X69Y42         FDCE (Remov_fdce_C_CLR)     -0.154     1.351    pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.879    





