
*** Running vivado
    with args -log mycounter_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source mycounter_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source mycounter_top.tcl -notrace
Command: synth_design -top mycounter_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 945.418 ; gain = 140.520 ; free physical = 960 ; free virtual = 12753
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mycounter_top' [/home/akcopema/Documents/ECE495/Lab1/mycounter_top.vhd:24]
	Parameter COUNT bound to: 62500000 - type: integer 
INFO: [Synth 8-3491] module 'my_genpulse' declared at '/home/akcopema/Documents/ECE495/Lab1/my_genpulse.vhd:18' bound to instance 'a1' of component 'my_genpulse' [/home/akcopema/Documents/ECE495/Lab1/mycounter_top.vhd:44]
INFO: [Synth 8-638] synthesizing module 'my_genpulse' [/home/akcopema/Documents/ECE495/Lab1/my_genpulse.vhd:25]
	Parameter COUNT bound to: 62500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_genpulse' (1#1) [/home/akcopema/Documents/ECE495/Lab1/my_genpulse.vhd:25]
INFO: [Synth 8-3491] module 'mycounter' declared at '/home/akcopema/Documents/ECE495/Lab1/mycounter.vhd:16' bound to instance 'a2' of component 'mycounter' [/home/akcopema/Documents/ECE495/Lab1/mycounter_top.vhd:46]
INFO: [Synth 8-638] synthesizing module 'mycounter' [/home/akcopema/Documents/ECE495/Lab1/mycounter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'mycounter' (2#1) [/home/akcopema/Documents/ECE495/Lab1/mycounter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'mycounter_top' (3#1) [/home/akcopema/Documents/ECE495/Lab1/mycounter_top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 981.707 ; gain = 176.809 ; free physical = 922 ; free virtual = 12715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 981.707 ; gain = 176.809 ; free physical = 922 ; free virtual = 12715
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/akcopema/Documents/ECE495/Lab1/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/akcopema/Documents/ECE495/Lab1/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1313.051 ; gain = 0.000 ; free physical = 739 ; free virtual = 12532
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 737 ; free virtual = 12530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 737 ; free virtual = 12530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 737 ; free virtual = 12530
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "flg" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "flg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 728 ; free virtual = 12521
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mycounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 728 ; free virtual = 12521
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "a2/flg" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 728 ; free virtual = 12521
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 728 ; free virtual = 12521

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a2/flg_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[31] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[30] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[29] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[28] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[27] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[26] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[25] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[24] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[23] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[22] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[21] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[20] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[19] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[18] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[17] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[16] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[15] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[14] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[13] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[12] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[11] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[10] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[9] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[8] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[7] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[6] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[5] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[4] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[3] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[2] ) is unused and will be removed from module mycounter_top.
WARNING: [Synth 8-3332] Sequential element (\a2/flg_reg[1] ) is unused and will be removed from module mycounter_top.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 712 ; free virtual = 12505
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 712 ; free virtual = 12505

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 712 ; free virtual = 12505
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 678 ; free virtual = 12472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 678 ; free virtual = 12472
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 661 ; free virtual = 12454
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 660 ; free virtual = 12454
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 660 ; free virtual = 12454
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 660 ; free virtual = 12454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 660 ; free virtual = 12454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 660 ; free virtual = 12454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT2   |    27|
|4     |LUT3   |     1|
|5     |LUT5   |     4|
|6     |LUT6   |     6|
|7     |FDCE   |    27|
|8     |FDPE   |     3|
|9     |FDRE   |     1|
|10    |IBUF   |     3|
|11    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    84|
|2     |  a1     |my_genpulse |    65|
|3     |  a2     |mycounter   |    11|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 660 ; free virtual = 12453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1313.051 ; gain = 60.289 ; free physical = 660 ; free virtual = 12453
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.051 ; gain = 508.152 ; free physical = 660 ; free virtual = 12453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.051 ; gain = 399.633 ; free physical = 660 ; free virtual = 12453
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1345.070 ; gain = 0.000 ; free physical = 658 ; free virtual = 12451
INFO: [Common 17-206] Exiting Vivado at Wed Sep 23 17:39:35 2015...
