/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [20:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[166] ? in_data[185] : in_data[140];
  assign celloutsig_1_1z = ~(celloutsig_1_0z & in_data[158]);
  assign celloutsig_1_7z = ~(celloutsig_1_1z & in_data[96]);
  assign celloutsig_1_19z = ~(celloutsig_1_9z[0] & celloutsig_1_5z[4]);
  assign celloutsig_0_8z = ~celloutsig_0_1z[3];
  assign celloutsig_0_9z = ~((celloutsig_0_2z | celloutsig_0_6z[6]) & (celloutsig_0_6z[19] | celloutsig_0_4z));
  assign celloutsig_0_5z = celloutsig_0_2z ^ celloutsig_0_1z[0];
  assign celloutsig_1_12z = celloutsig_1_4z ^ celloutsig_1_9z[3];
  assign celloutsig_1_18z = { celloutsig_1_5z[11:6], celloutsig_1_0z } & { in_data[131:130], celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_13z };
  assign celloutsig_1_13z = { celloutsig_1_5z[15:2], celloutsig_1_7z, celloutsig_1_3z } || celloutsig_1_5z;
  assign celloutsig_0_4z = { celloutsig_0_0z[1], celloutsig_0_1z } < { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[130:119] < { in_data[177:171], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_9z[1], celloutsig_1_3z, celloutsig_1_15z } < { celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_12z };
  assign celloutsig_0_6z = - { celloutsig_0_1z[3:2], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_15z = celloutsig_1_1z & celloutsig_1_0z;
  assign celloutsig_1_5z = { in_data[143], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z } <<< { in_data[160:146], celloutsig_1_3z };
  assign celloutsig_0_3z = celloutsig_0_1z[4:2] ~^ celloutsig_0_0z[3:1];
  assign celloutsig_1_2z = in_data[118:116] ~^ { in_data[167:166], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[70:65] ~^ in_data[12:7];
  assign celloutsig_1_9z = celloutsig_1_5z[9:6] ~^ { celloutsig_1_5z[8], celloutsig_1_2z };
  assign celloutsig_0_2z = ~((in_data[5] & celloutsig_0_0z[3]) | in_data[55]);
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 4'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_0z = in_data[30:27];
  assign celloutsig_0_10z = ~((celloutsig_0_6z[5] & celloutsig_0_2z) | (celloutsig_0_8z & celloutsig_0_3z[0]));
  assign celloutsig_1_4z = ~((celloutsig_1_1z & celloutsig_1_3z) | (celloutsig_1_1z & in_data[96]));
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
