{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666438880963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666438880964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 22 14:41:20 2022 " "Processing started: Sat Oct 22 14:41:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666438880964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438880964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rvcore32 -c rvcore32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rvcore32 -c rvcore32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438880964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666438881208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-rtl " "Found design unit 1: control_unit-rtl" {  } { { "components/control_unit.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890309 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "components/control_unit.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438890309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-rtl " "Found design unit 1: main-rtl" {  } { { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890310 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438890310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface-rtl " "Found design unit 1: memory_interface-rtl" {  } { { "components/memory_interface.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890311 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface " "Found entity 1: memory_interface" {  } { { "components/memory_interface.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438890311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_alu-rtl " "Found design unit 1: uut_alu-rtl" {  } { { "components/uut_alu.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890313 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_alu " "Found entity 1: uut_alu" {  } { { "components/uut_alu.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438890313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_decode-rtl " "Found design unit 1: uut_decode-rtl" {  } { { "components/uut_decode.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890315 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_decode " "Found entity 1: uut_decode" {  } { { "components/uut_decode.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438890315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_fetch-rtl " "Found design unit 1: uut_fetch-rtl" {  } { { "components/uut_fetch.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890316 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_fetch " "Found entity 1: uut_fetch" {  } { { "components/uut_fetch.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438890316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_mem-rtl " "Found design unit 1: uut_mem-rtl" {  } { { "components/uut_mem.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890317 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_mem " "Found entity 1: uut_mem" {  } { { "components/uut_mem.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438890317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_register.vhd 4 1 " "Found 4 design units, including 1 entities, in source file components/uut_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg " "Found design unit 1: pkg" {  } { { "components/uut_register.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg-body " "Found design unit 2: pkg-body" {  } { { "components/uut_register.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 uut_register-rtl " "Found design unit 3: uut_register-rtl" {  } { { "components/uut_register.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890318 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_register " "Found entity 1: uut_register" {  } { { "components/uut_register.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438890318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/memory_interface_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/memory_interface_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface_tb-rtl " "Found design unit 1: memory_interface_tb-rtl" {  } { { "testbenches/memory_interface_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890319 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface_tb " "Found entity 1: memory_interface_tb" {  } { { "testbenches/memory_interface_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438890319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "components/ram/ram.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890320 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "components/ram/ram.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438890320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory_interface_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory_interface_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface_1-rtl " "Found design unit 1: memory_interface_1-rtl" {  } { { "components/memory_interface_1.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890321 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface_1 " "Found entity 1: memory_interface_1" {  } { { "components/memory_interface_1.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438890321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "components/rom/rom.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890322 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "components/rom/rom.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438890322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-rtl " "Found design unit 1: test-rtl" {  } { { "components/test.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890323 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "components/test.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666438890323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438890323 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "std_logic uut_register.vhd(15) " "VHDL error at uut_register.vhd(15): object \"std_logic\" is used but not declared" {  } { { "components/uut_register.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd" 15 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1666438890329 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666438890442 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 22 14:41:30 2022 " "Processing ended: Sat Oct 22 14:41:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666438890442 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666438890442 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666438890442 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666438890442 ""}
