From c6376adb3367268da4fc75ea0b5322f0d49e73a7 Mon Sep 17 00:00:00 2001
From: Yanan Yang <yanan.yang@nxp.com>
Date: Tue, 22 Apr 2025 15:56:54 +0900
Subject: [PATCH 37/40] arm64: dts: imx8mp-frdm: add rpmsg audio support

Signed-off-by: Yanan Yang <yanan.yang@nxp.com>
---
 .../boot/dts/freescale/imx8mp-frdm-rpmsg.dts  | 86 ++++++++++++++++++-
 1 file changed, 84 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/imx8mp-frdm-rpmsg.dts b/arch/arm64/boot/dts/freescale/imx8mp-frdm-rpmsg.dts
index 60e94d632f4f..9fb5870324f6 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-frdm-rpmsg.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-frdm-rpmsg.dts
@@ -58,6 +58,62 @@ micfil_reserved: mic_rpmsg@91000000 {
 		};
 	};
 
+	sound-wm8960 {
+		status = "disabled";
+	};
+
+	sound-micfil {
+		status = "disabled";
+	};
+
+	rpmsg_audio: rpmsg_audio {
+		compatible = "fsl,imx8mp-rpmsg-audio";
+		model = "wm8962-audio";
+		fsl,rpmsg-channel-name = "rpmsg-audio-channel";
+		fsl,enable-lpa;
+		fsl,rpmsg-out;
+		fsl,rpmsg-in;
+		assigned-clocks = <&clk IMX8MP_CLK_SAI3>;
+		assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
+		assigned-clock-rates = <12288000>;
+		clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_IPG>,
+			 <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_MCLK1>,
+			 <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SDMA3_ROOT>,
+			 <&clk IMX8MP_AUDIO_PLL1_OUT>,
+			 <&clk IMX8MP_AUDIO_PLL2_OUT>;
+		clock-names = "ipg", "mclk", "dma", "pll8k", "pll11k";
+		audio-codec = <&wm8962>;
+		memory-region = <&audio_reserved>;
+		power-domains = <&audiomix_pd>;
+		audio-routing =
+			"IN1R", "MICBIAS",
+			"IN3R", "MICBIAS";
+		fsl,lpa-widgets =
+			"HPOUTL", "HPOUTR", "Playback",
+			"Capture", "IN1R", "IN3R";
+		status = "okay";
+	};
+
+	rpmsg_micfil: rpmsg_micfil {
+		compatible = "fsl,imx8mp-rpmsg-audio";
+		model = "micfil-audio";
+		fsl,rpmsg-channel-name = "rpmsg-micfil-channel";
+		fsl,enable-lpa;
+		fsl,rpmsg-in;
+		assigned-clocks = <&clk IMX8MP_CLK_PDM>;
+		assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
+		assigned-clock-rates = <196608000>;
+		clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_PDM_IPG>,
+			 <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_PDM_ROOT>,
+			 <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SDMA3_ROOT>,
+			 <&clk IMX8MP_AUDIO_PLL1_OUT>,
+			 <&clk IMX8MP_AUDIO_PLL2_OUT>;
+		clock-names = "ipg", "mclk", "dma", "pll8k", "pll11k";
+		memory-region = <&micfil_reserved>;
+		power-domains = <&audiomix_pd>;
+		status = "okay";
+	};
+
 	imx8mp-cm7 {
 		compatible = "fsl,imx8mn-cm7";
 		rsc-da = <0x55000000>;
@@ -91,8 +147,34 @@ &flexspi {
 	status = "disabled";
 };
 
-&i2c3 {
-	status = "disabled";
+/delete-node/ &i2c3;
+
+&i2c_rpbus_3 {
+	compatible = "fsl,i2c-rpbus-v2";
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	wm8962: wm8962@1a {
+	       compatible = "wlf,wm8962";
+	       reg = <0x1a>;
+	       DCVDD-supply = <&reg_audio_pwr>;
+	       DBVDD-supply = <&reg_audio_pwr>;
+	       AVDD-supply = <&reg_audio_pwr>;
+	       CPVDD-supply = <&reg_audio_pwr>;
+	       MICVDD-supply = <&reg_audio_pwr>;
+	       PLLVDD-supply = <&reg_audio_pwr>;
+	       SPKVDD1-supply = <&reg_audio_pwr>;
+	       SPKVDD2-supply = <&reg_audio_pwr>;
+	       gpio-cfg = <
+		       0x0000 /* 0:Default */
+		       0x0000 /* 1:Default */
+		       0x0000 /* 2:FN_DMICCLK */
+		       0x0000 /* 3:Default */
+		       0x0000 /* 4:FN_DMICCDAT */
+		       0x0000 /* 5:Default */
+		       >;
+	};
 };
 
 &pwm4{
-- 
2.34.1

