<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_radix_sort_accelerat_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES">16</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN">design_1_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES">16</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN">design_1_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.CLK_DOMAIN">design_1_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.CLK_DOMAIN">design_1_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axi_to_dma_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_from_ps_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axi_to_dma_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ACLK.ASSOCIATED_RESET">m00_axi_to_dma_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ACLK.ASSOCIATED_BUSIF">m00_axi_to_dma</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ACLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ACLK.CLK_DOMAIN">design_1_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_from_ps_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ACLK.ASSOCIATED_RESET">s00_axi_from_ps_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ACLK.ASSOCIATED_BUSIF">s00_axi_from_ps</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ACLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ACLK.CLK_DOMAIN">design_1_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pl_to_ps_irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pl_to_ps_irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PL_TO_PS_IRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PL_TO_PS_IRQ.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axi_to_dma</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="m00_axi_to_dma"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_to_dma_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.SUPPORTS_NARROW_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.CLK_DOMAIN">design_1_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_from_ps</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi_from_ps"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_from_ps_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.ADDR_WIDTH">9</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.SUPPORTS_NARROW_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.CLK_DOMAIN">design_1_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.NUM_READ_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.NUM_WRITE_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>m00_axi_to_dma</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_TO_DMA_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_TO_DMA_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi_from_ps</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FROM_PS_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FROM_PS_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>radix_sort_accelerator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 30 01:33:05 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5c483b76</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5c483b76</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_radix_sort_accelerat_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 30 01:33:05 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5c483b76</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>radix_sort_accelerator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 30 01:33:05 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:16586546</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_radix_sort_accelerat_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 30 01:33:05 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:16586546</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pl_to_ps_irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FROM_PS_ADDR_WIDTH&apos;)) - 1)">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FROM_PS_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FROM_PS_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FROM_PS_ADDR_WIDTH&apos;)) - 1)">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FROM_PS_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_from_ps_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_TO_DMA_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_TO_DMA_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_TO_DMA_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_TO_DMA_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_TO_DMA_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_to_dma_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="14" spirit:rangeType="long">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_FROM_PS_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi From Ps Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_FROM_PS_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_FROM_PS_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi From Ps Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_FROM_PS_ADDR_WIDTH">9</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TO_DMA_START_DATA_VALUE</spirit:name>
        <spirit:displayName>C M00 Axi To Dma Start Data Value</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TO_DMA_START_DATA_VALUE" spirit:bitStringLength="32">0xAA000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TO_DMA_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C M00 Axi To Dma Target Slave Base Addr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TO_DMA_TARGET_SLAVE_BASE_ADDR" spirit:bitStringLength="32">0xB0008000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TO_DMA_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axi To Dma Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TO_DMA_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TO_DMA_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axi To Dma Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TO_DMA_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TO_DMA_TRANSACTIONS_NUM</spirit:name>
        <spirit:displayName>C M00 Axi To Dma Transactions Num</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TO_DMA_TRANSACTIONS_NUM">2</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_03705a9c</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/bram_bank.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/bram_tdp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/count.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/data_ordering.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/data_shifter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/dma_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/load_input_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/load_instruction_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/mask_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/radix_sort_accelerator_main_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/radix_sort_accelerator_v1_0_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/radix_sort_accelerator_v1_0_M00_AXI_TO_DMA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/radix_sorting_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/rearrange_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/scu_bram_bank.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/sorting_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/status_and_control_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/stream_out_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/stream_queue_in.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/stream_queue_out.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/hdl/radix_sort_accelerator_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_radix_sort_accelerat_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/bram_bank.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/bram_tdp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/count.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/data_ordering.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/data_shifter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/dma_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/load_input_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/load_instruction_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/mask_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/radix_sort_accelerator_main_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/radix_sort_accelerator_v1_0_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/radix_sort_accelerator_v1_0_M00_AXI_TO_DMA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/radix_sorting_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/rearrange_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/scu_bram_bank.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/sorting_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/status_and_control_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/stream_out_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/stream_queue_in.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/src/stream_queue_out.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/52b3/hdl/radix_sort_accelerator_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_radix_sort_accelerat_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Custom AXI-based IP core for accelerating radix sort algorithm</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_03705a9c" spirit:order="3">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="7" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="8" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_03705a9c" spirit:order="14">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_radix_sort_accelerat_0_1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_FROM_PS_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi From Ps Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_FROM_PS_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_FROM_PS_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi From Ps Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_FROM_PS_ADDR_WIDTH">9</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TO_DMA_START_DATA_VALUE</spirit:name>
      <spirit:displayName>C M00 Axi To Dma Start Data Value</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TO_DMA_START_DATA_VALUE" spirit:bitStringLength="32">0xAA000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TO_DMA_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C M00 Axi To Dma Target Slave Base Addr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TO_DMA_TARGET_SLAVE_BASE_ADDR" spirit:bitStringLength="32">0xB0008000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TO_DMA_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axi To Dma Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TO_DMA_ADDR_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TO_DMA_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axi To Dma Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TO_DMA_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TO_DMA_TRANSACTIONS_NUM</spirit:name>
      <spirit:displayName>C M00 Axi To Dma Transactions Num</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TO_DMA_TRANSACTIONS_NUM">2</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Radix Sort Accelerator</xilinx:displayName>
      <xilinx:coreRevision>47</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734481c3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285681e5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36526e96_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b81bb5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc7d59e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a4668_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6690ac43_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be6eb5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a36959_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6fff6e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf80aaa_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75fa9914_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f48fbe5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@205d4b5c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672afb9b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31872c36_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca4ab25_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fcdef7b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84f779e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5b1f78_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310e98ee_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e22017_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28dea24e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2991abf4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1faa5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dda036f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67224960_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cfcb4e0_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac3674a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247b7e0b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ce00a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b61be9c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3711911b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3336305_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e789ffb_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f32506_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573e6141_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2abfc4d3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5c8060_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797344ed_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47fc0e74_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12bd963a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390b262d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bab77d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@116d7403_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1367b984_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d62b7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474a0551_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e503820_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492b8468_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79700982_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cc58c9_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed89094_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b8c7a9_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8e82dc_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23092a63_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33324ac1_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc2353e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ef4da2_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5b6074_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302e3b4a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ea1699_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da28701_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ba1840_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1aaef3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4fc6b6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121b79ca_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502f9947_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc18b1c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e7fbd08_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55feacd8_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68aba9e5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ecc594_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40da077b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff4c780_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1e9675_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4806fbe6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e27df5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75672628_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b29664_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d2489_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6a3571_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff07855_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c38c1aa_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbbc2a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8884263_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd8a94e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa679e7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3735aaad_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4584ef43_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c070f3b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8350b4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25053870_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b500884_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d0e98b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ef2c3f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2a17e9_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb1648a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c0bc65_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@105da889_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9aa4899_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d201771_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778fb2a6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79da5ef0_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3897c20_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbcbce9_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3216c933_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b374825_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0b2e66_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab195d6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a05f160_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0e4d0c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161cc9bb_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4375f59c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1919cc6b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e4950f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769140c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424363b0_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185232e5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad4abb3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e01e12_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d66315_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d0ea77_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a46d239_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8bdfd_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32967f1e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aaeca7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25440ee5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643832be_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56bd1f0_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289ae943_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbaea69_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59299a4f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33750ac8_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d5557_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba9697b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f534803_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c4dfab_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a87b8a3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f92d7e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b66a5b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb1cda3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f618e33_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c272ff_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438b435c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358dbf2a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa60d30_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8f3417_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f574b23_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d21d9f7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6ad17a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19dc25fd_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5c1b24_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147d69c5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e30154f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a2385b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a85fa50_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548b5a40_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a6feab_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36beeb65_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d17795_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65260b04_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f12f33_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2081d62b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1608a76_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a1ea8cb_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6911bc60_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549e3cae_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535380e9_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1128f39_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f469c8_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc5ee54_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323981ee_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22df73b5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702db8e0_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc2edc0_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f7f2af_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70865638_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba80b97_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@603155f7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309cf00f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a819e6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4702d5a4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b290ecf_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f698e09_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440dfc8a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e24273_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a592bc_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d378ec_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268fb419_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383ae4a6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@368d21af_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f8abac_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a3ff0f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0af8fd_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd22390_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6b35dd_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555500ad_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8c09b5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625eab47_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b8730_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c3c9ea0_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4736a1e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a0d1a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d85987_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f6b490_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9d1d21_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67affb7a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f147a41_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5459e026_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a853a6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8aad05_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258105ef_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45183b1b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d82aad_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716451bf_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33857160_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393647d0_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f8f220_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@689d977d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57bea4c4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc55420_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb7e39b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce4322d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b94d62_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7709f453_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d90980f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc2f05a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@224ffd5d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a137d6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2c30ec_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27925955_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56697cea_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4a43fe_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366eb730_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a29e849_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b17d6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6baa56a7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6141f636_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e381328_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f99889f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4f6d6b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772d788c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6c18d4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659a924b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aedbfbf_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f7a3db_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a194b7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe46fb0_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e85fcae_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640256d5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a082eaa_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5775f03e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3fccd_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc93166_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22746a0e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e2c4ea_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e4ac58_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343cb1a1_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5177ca_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae9d7d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7fd90e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408558fc_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0f92d4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@995e764_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e54f2_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6469bbdc_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e5f48d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77885bba_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775d489c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a86cc2_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c1eb64_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce00909_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a27ce9_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adeed25_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656f95ae_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1b8b4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae26590_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25167826_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ecdcf1_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b611343_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e76899_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2602c481_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a77253_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df9cc1a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8fc273_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6062e6b4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d25cdc0_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e307fa8_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e356218_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752f0c89_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bfcf83f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176904ae_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aeabb85_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795b0575_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d928231_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@367a83ea_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea1fd7a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7304b775_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b5cc80_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4701a7b4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d2a74cd_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0f30d0_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303896b7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37043ec8_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57fb81ef_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597b2e8c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37586d7f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b80456a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770d398d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58197e6e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c90983a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2942f79d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6133baf7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51731328_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be5c743_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4333d358_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cbb420c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292e302f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b12b42_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701e1a39_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fed5485_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f3b226_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e69f132_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3974d36a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb1764e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51cad523_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373d7135_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da40d75_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2510ce22_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720a003b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3746f027_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba628c6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec4ff46_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b30d58_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33633eac_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d7803e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e09d2b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb80f78_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184bbbbf_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381b34b0_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39be639_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795e4c4f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6a3da0_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aada4fb_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633f2685_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374555c5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302321c5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a797398_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24358bd4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb312eb_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c7c93f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cc70ce_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c61478_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674ef606_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453e7f91_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@118701ce_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4676f904_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d97d83_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a5cd5e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ec1203_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9dcfd2_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25da3c5b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f328e3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@776167d5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a00efb9_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7102e207_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e36aed4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae75482_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740639ec_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208fc6be_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76527ecb_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa56036_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a97f2c6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448736f2_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb6dd96_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b318792_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1807fdae_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7040c68f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db30219_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ca1b5d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2427a2b9_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb56b29_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d8a76a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3931c511_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289681e6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ca986d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7989abc3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd9e501_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b4f6d8_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5893494f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0abc8a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592fc57f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633754b1_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e58dd55_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4031662_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2920a4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d1889e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c61de59_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcf3330_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f95fc1c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca0fdf4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c0501f7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52821190_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21016c7f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e0c068_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc978f5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e754486_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56831707_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e12d19_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71fce8a7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5633901a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4683d67c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c7da9d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f06995_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1718f2af_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27afa65c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d34974_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4738a262_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65e0f62a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8db0be2_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f516124_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17fe1daf_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c30bb82_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0ed9d5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54cfb0f3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf3e45b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e3f149_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f57dd73_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a995087_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1040ae10_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7352b251_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279ad424_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ce92b9_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c654d96_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40945e20_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8984ece_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314d185b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fe43bb6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b998251_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e880c56_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24482efe_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455e59a8_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d184ae5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a05d26_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d4a8904_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9d926e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e48aa64_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363096_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@754ca382_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a62772_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4ff470_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f69a291_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45cb75df_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdb0da3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4226d3aa_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32cce06e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ae0d8c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4336ed14_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2484245c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342494f4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3828e1e5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0d0ae3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fac62b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c59f5b6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a32d77_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230343d8_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1572e826_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d89ef3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3066510e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3160d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd09230_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b2ae920_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbe8b99_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11eb5b00_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6174d34d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee2c229_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f3d8d36_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb1556f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebb8355_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5b2c2b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253afe3b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40382571_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fc659b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43cfad79_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@589d05ae_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5ac92b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643af95e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d32860_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536bc280_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b49571_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e99260b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd54ca0_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce1b024_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3f77eb_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d47dfd_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4df83b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157a9e67_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd2d2e6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65e27ac3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1608018e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d40e1f1_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ea9bb9_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db5ea91_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1bd58d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6f996c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbe07f8_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e010e3f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c6ab6b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36bab22d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49383fb_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43071dfa_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54fdb665_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7321d757_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de87343_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431f83d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ff57a7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5720f8b5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cefb59b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339869f2_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349f18c3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d559a0_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9f3816_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3547f7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aedf160_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc84b95_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d49178_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c71624_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a33cbc3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4518249d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f57647_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc118e2_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65227aa9_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b4f8d6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c1c8cd_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff15e9b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d414d03_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@459a03ce_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b1f7ca_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71356644_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f82f17_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723dc5da_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c158483_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b773e02_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31eb8d4d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35631470_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa57d58_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6471ba60_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452272b5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3790f303_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f86e32e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27cfdb9d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3864ae72_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51726d2f_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4241e6c9_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea774f7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@221a7271_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340c3a89_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acab5b1_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5b12d5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1f791c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e3cce6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddc2452_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a7f69c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78780e39_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de01656_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d323d0d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1d74aa_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fff12ac_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c394b2_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79910bb3_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4456b102_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528789a4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a855fb_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f17707a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1ed000_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342187a2_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71345ca8_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa3a80c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad07f50_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b62cb5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d20f11_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41109b52_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3a7cae_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58811d42_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13553adb_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0ff4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6edf0920_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734e26c5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb870cc_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2c95d4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7003b066_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347e4f16_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39132d4b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67780a78_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cfba804_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6073552c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a3f6ab_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@845f2c7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798a699e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f25c791_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5987aeae_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330ef3b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6106bf03_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38dfdef6_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2d4808_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ddf52f4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2d5823_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5eec16_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65080f05_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3b0788_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433cc486_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb35497_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb8a87b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3a7a6b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dad3a21_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e14bfb7_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e99f56_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee62bdb_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28fbdef4_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7802306_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48748883_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a06a2c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5989a906_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136bd958_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dca833c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43688330_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e006fca_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f50921_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d33ecce_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6187c5_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385bc6a2_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e42714_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61362d47_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35161d00_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f442753_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22de8a7d_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520a9e3c_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff74d75_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54da2302_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350cf131_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1012d86e_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea69524_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d334281_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7b43b1_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258cee36_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ff7500_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a53f65a_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e7b119_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f2a272_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70bcc43b_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b34013_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7832d7d1_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437328cd_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3164d8_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1723b1ab_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7341fa36_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340d0974_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da2ff70_ARCHIVE_LOCATION">c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ACLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ACLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ACLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_TO_DMA_ARESETN.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PL_TO_PS_IRQ.PortWidth" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PL_TO_PS_IRQ.SENSITIVITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.NUM_READ_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.NUM_READ_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.NUM_WRITE_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.NUM_WRITE_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.SUPPORTS_NARROW_BURST" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ACLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ACLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ACLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_FROM_PS_ARESETN.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_M00_AXI_TO_DMA_TARGET_SLAVE_BASE_ADDR" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a2237834"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="ad1f2502"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="e4b76b5e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="24a0693a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c5a97da7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="3555554a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6ea53969"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
