
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.138483                       # Number of seconds simulated
sim_ticks                                138482991000                       # Number of ticks simulated
final_tick                               138482991000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 364337                       # Simulator instruction rate (inst/s)
host_op_rate                                   364347                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              123779654                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671224                       # Number of bytes of host memory used
host_seconds                                  1118.79                       # Real time elapsed on the host
sim_insts                                   407614921                       # Number of instructions simulated
sim_ops                                     407626381                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           25472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              43392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        25472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25472                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 678                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             183936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              85498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         43904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                313338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        183936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           183936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            183936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             85498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        43904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               313338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         678                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       678                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  43392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   43392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  138482897000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   678                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    298.192593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.048997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.350032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           51     37.78%     37.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           34     25.19%     62.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15     11.11%     74.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      3.70%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      5.19%     82.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.48%     84.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      3.70%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      2.22%     90.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      9.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          135                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     28439507                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                41152007                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3390000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     41946.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60696.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      532                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  204252060.47                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   578340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   284625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2977380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              5892090                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               431520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        18047340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         8648160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      33219300120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            33263535255                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.199428                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         138468891500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       829000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3138000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 138406847250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     22522000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      10059250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     39595500                       # Time in different power states
system.mem_ctrls_1.actEnergy                   464100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   227700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1863540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         21512400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              6985350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1462080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        43005360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        31743360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      33194928240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            33302192130                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.478573                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         138463818750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3079000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       9166000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 138286891000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     82666750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       6865000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     94323250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                35889844                       # Number of BP lookups
system.cpu.branchPred.condPredicted          35675102                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3953548                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             30907544                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                30896861                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.965436                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   53792                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             588                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                385                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              203                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           61                       # Number of mispredicted indirect branches.
system.cpu.branchPred.allExpertsWrong         1309405                       # Number of times all experts voted incorrectly.
system.cpu.branchPred.allExpertsRight        15410687                       # Number of times all experts voted correctly.
system.cpu.branchPred.lowWeightExpertsWon       342890                       # Number of times where lower weighted experts overrode the highest weight expert.
system.cpu.branchPred.oneCorrectExpert        1982533                       # Number of times when there is a single correct expert on a mispredict.
system.cpu.branchPred.twoCorrectExpert         660975                       # Number of times when there are two correct experts on a mispredict.
system.cpu.branchPred.threeCorrectExpert            0                       # Number of times when there are three correct experts on a mispredict.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    138482991000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        276965983                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3961379                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      559348611                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    35889844                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           30951038                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     269011275                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 7910610                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          455                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 152968463                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   242                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          276928443                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.020031                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.021924                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8010161      2.89%      2.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                117853603     42.56%     45.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 11643543      4.20%     49.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                139421136     50.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            276928443                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.129582                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.019557                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  9968687                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10273173                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 248712603                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4018864                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3955116                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             28827366                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   194                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              533981646                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              17089611                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                3955116                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21998053                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9827016                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11281                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 240684781                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                452196                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              517721257                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               8841485                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                312255                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                   6706                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              706                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           541986429                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             637320695                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        539158687                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             7643                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             425877352                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                116109077                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                393                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            263                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    662720                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            165704641                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            39724651                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          38604503                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               13                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  506993956                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 265                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 478959552                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            981702                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        99367839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     65783738                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             37                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     276928443                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.729543                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.007247                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44045569     15.91%     15.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            54781659     19.78%     35.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           111262609     40.18%     75.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            65701848     23.73%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1136659      0.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  99      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       276928443                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                11350872     14.91%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    102      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               59590893     78.28%     93.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5183077      6.81%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               213      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             283725331     59.24%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               151578      0.03%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  511      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  908      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  852      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 707      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            159085270     33.21%     92.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            35994180      7.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              478959552                       # Type of FU issued
system.cpu.iq.rate                           1.729308                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    76124947                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.158938                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1311940500                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         606357064                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    464703424                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              555076815                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         56343595                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     32567576                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       787794                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2188                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      7669190                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          109                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3955116                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 9772896                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    23                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           506994894                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             165704641                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             39724651                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                264                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    23                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2188                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2802979                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1161185                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3964164                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             469778210                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             153452054                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9181342                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           673                       # number of nop insts executed
system.cpu.iew.exec_refs                    188772368                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 27107965                       # Number of branches executed
system.cpu.iew.exec_stores                   35320314                       # Number of stores executed
system.cpu.iew.exec_rate                     1.696159                       # Inst execution rate
system.cpu.iew.wb_sent                      467044862                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     464708638                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 399833740                       # num instructions producing a value
system.cpu.iew.wb_consumers                 453733630                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.677855                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.881208                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        92207294                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3953359                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    263200431                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.548731                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.222110                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    131833363     50.09%     50.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     59889347     22.75%     72.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5327407      2.02%     74.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6576578      2.50%     77.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     23821100      9.05%     86.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      8032720      3.05%     89.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     16163733      6.14%     95.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      7527076      2.86%     98.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4029107      1.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    263200431                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            407615221                       # Number of instructions committed
system.cpu.commit.committedOps              407626681                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      165192526                       # Number of memory references committed
system.cpu.commit.loads                     133137065                       # Number of loads committed
system.cpu.commit.membars                         216                       # Number of memory barriers committed
system.cpu.commit.branches                   25363647                       # Number of branches committed
system.cpu.commit.vec_insts                      5148                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 382368518                       # Number of committed integer instructions.
system.cpu.commit.function_calls                51392                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          202      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        242280514     59.44%     59.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          150503      0.04%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             511      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             908      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             808      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            707      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       133137065     32.66%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       32055461      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         407626681                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4029107                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    759005156                       # The number of ROB reads
system.cpu.rob.rob_writes                  1013395984                       # The number of ROB writes
system.cpu.timesIdled                             308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           37540                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   407614921                       # Number of Instructions Simulated
system.cpu.committedOps                     407626381                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.679480                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.679480                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.471715                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.471715                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                480209205                       # number of integer regfile reads
system.cpu.int_regfile_writes               404669174                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     6646                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3514                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  80751102                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 83079819                       # number of cc regfile writes
system.cpu.misc_regfile_reads               413330001                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    431                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 2                       # number of replacements
system.cpu.dcache.tags.tagsinuse           228.781033                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           129163402                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               253                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          510527.280632                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   228.781033                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.223419                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.223419                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.245117                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         258328429                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        258328429                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     97108263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        97108263                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     32054709                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       32054709                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          215                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          215                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     129162972                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        129162972                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    129162972                       # number of overall hits
system.cpu.dcache.overall_hits::total       129162972                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           143                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          541                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          541                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          684                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            684                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          684                       # number of overall misses
system.cpu.dcache.overall_misses::total           684                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     12178500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12178500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     34000469                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34000469                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       182500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       182500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     46178969                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     46178969                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     46178969                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     46178969                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     97108406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     97108406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     32055250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     32055250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    129163656                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    129163656                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    129163656                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    129163656                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000005                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 85164.335664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85164.335664                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62847.447320                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62847.447320                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        91250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        91250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 67513.112573                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67513.112573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 67513.112573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67513.112573                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1783                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              36                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    49.527778                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          392                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          392                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          432                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          432                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          432                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          432                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          252                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9653500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9653500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     11453969                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11453969                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     21107469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21107469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     21107469                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21107469                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.004608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 93723.300971                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93723.300971                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76872.275168                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76872.275168                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data       103000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       103000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 83759.797619                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83759.797619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 83759.797619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83759.797619                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                75                       # number of replacements
system.cpu.icache.tags.tagsinuse           300.203963                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           152967952                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               409                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          374004.772616                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   300.203963                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.586336                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.586336                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         305937335                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        305937335                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    152967952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       152967952                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     152967952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        152967952                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    152967952                       # number of overall hits
system.cpu.icache.overall_hits::total       152967952                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          511                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           511                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          511                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            511                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          511                       # number of overall misses
system.cpu.icache.overall_misses::total           511                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     39936487                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39936487                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     39936487                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39936487                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     39936487                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39936487                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    152968463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    152968463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    152968463                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    152968463                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    152968463                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    152968463                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78153.594912                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78153.594912                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78153.594912                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78153.594912                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78153.594912                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78153.594912                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13728                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               117                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   117.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           75                       # number of writebacks
system.cpu.icache.writebacks::total                75                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          101                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          410                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          410                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          410                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          410                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          410                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          410                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     33122489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33122489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     33122489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33122489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     33122489                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33122489                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 80786.558537                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80786.558537                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 80786.558537                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80786.558537                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 80786.558537                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80786.558537                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              489                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 507                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    29                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    54.933509                       # Cycle average of tags in use
system.l2.tags.total_refs                           9                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        91                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.098901                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       35.785106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    19.148403                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001676                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000854                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.001923                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6065                       # Number of tag accesses
system.l2.tags.data_accesses                     6065                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           74                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               74                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    59                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 4                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    63                       # number of demand (read+write) hits
system.l2.demand_hits::total                       74                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   11                       # number of overall hits
system.l2.overall_hits::cpu.data                   63                       # number of overall hits
system.l2.overall_hits::total                      74                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               90                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  90                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              399                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             100                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 399                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 190                       # number of demand (read+write) misses
system.l2.demand_misses::total                    589                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                399                       # number of overall misses
system.l2.overall_misses::cpu.data                190                       # number of overall misses
system.l2.overall_misses::total                   589                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     10821500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10821500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     32631000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32631000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      9570500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9570500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      32631000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      20392000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         53023000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     32631000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     20392000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        53023000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           74                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           74                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               410                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               253                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  663                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              410                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              253                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 663                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.604027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.604027                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.973171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973171                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.961538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.961538                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.973171                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.750988                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.888386                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.973171                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.750988                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.888386                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 120238.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120238.888889                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 81781.954887                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81781.954887                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data        95705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        95705                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 81781.954887                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 107326.315789                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90022.071307                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 81781.954887                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 107326.315789                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90022.071307                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          116                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            116                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           89                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             89                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          399                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          399                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           96                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           96                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               584                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              700                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     16644611                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     16644611                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     10272000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10272000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     30243000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30243000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      8654000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8654000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     30243000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     18926000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     49169000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     30243000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     18926000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     16644611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     65813611                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.597315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.597315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.973171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.923077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.973171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.731225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.880845                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.973171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.731225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.055807                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 143488.025862                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 143488.025862                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 115415.730337                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115415.730337                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75796.992481                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75796.992481                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 90145.833333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90145.833333                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 75796.992481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 102302.702703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84193.493151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 75796.992481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 102302.702703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 143488.025862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94019.444286                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           678                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           14                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                589                       # Transaction distribution
system.membus.trans_dist::ReadExReq                89                       # Transaction distribution
system.membus.trans_dist::ReadExResp               89                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           589                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        43392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   43392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               678                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     678    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 678                       # Request fanout histogram
system.membus.reqLayer0.occupancy              841160                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3583757                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          740                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           89                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 138482991000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           77                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              156                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           410                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          104                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        30976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        16320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  47296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             156                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              819                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043956                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.205123                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    783     95.60%     95.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      4.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                819                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             447000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            613500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            379999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
