#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Oct 17 10:53:29 2025
# Process ID         : 7592
# Current directory  : D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/impl_1
# Command line       : vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/impl_1/design_1_wrapper.vdi
# Journal file       : D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/impl_1\vivado.jou
# Running On         : uBpret
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i3-10110U CPU @ 2.10GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 8340 MB
# Swap memory        : 8906 MB
# Total Virtual      : 17246 MB
# Available Virtual  : 3035 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 498.750 ; gain = 213.066
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/2025.1/Vivado/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 593.613 ; gain = 94.863
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 850.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'design_1_i/jtag_axi_0/U0'
Finished Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'design_1_i/jtag_axi_0/U0'
INFO: [Project 1-1714] 63 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1588.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1588.258 ; gain = 994.645
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1588.258 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1673fcc4b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.492 . Memory (MB): peak = 1588.258 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2012.555 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2012.555 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: b346cb3a

Time (s): cpu = 00:00:02 ; elapsed = 00:03:10 . Memory (MB): peak = 2012.555 ; gain = 30.938
Phase 1.1 Core Generation And Design Setup | Checksum: b346cb3a

Time (s): cpu = 00:00:02 ; elapsed = 00:03:10 . Memory (MB): peak = 2012.555 ; gain = 30.938

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: b346cb3a

Time (s): cpu = 00:00:02 ; elapsed = 00:03:10 . Memory (MB): peak = 2012.555 ; gain = 30.938
Phase 1 Initialization | Checksum: b346cb3a

Time (s): cpu = 00:00:02 ; elapsed = 00:03:10 . Memory (MB): peak = 2012.555 ; gain = 30.938

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: b346cb3a

Time (s): cpu = 00:00:02 ; elapsed = 00:03:11 . Memory (MB): peak = 2012.555 ; gain = 30.938

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: b346cb3a

Time (s): cpu = 00:00:02 ; elapsed = 00:03:11 . Memory (MB): peak = 2012.555 ; gain = 30.938
Phase 2 Timer Update And Timing Data Collection | Checksum: b346cb3a

Time (s): cpu = 00:00:02 ; elapsed = 00:03:11 . Memory (MB): peak = 2012.555 ; gain = 30.938

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 5 inverter(s) to 13 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 16ca629bf

Time (s): cpu = 00:00:02 ; elapsed = 00:03:11 . Memory (MB): peak = 2012.555 ; gain = 30.938
Retarget | Checksum: 16ca629bf
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Retarget, 132 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 16ca629bf

Time (s): cpu = 00:00:02 ; elapsed = 00:03:12 . Memory (MB): peak = 2012.555 ; gain = 30.938
Constant propagation | Checksum: 16ca629bf
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2012.555 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2012.555 ; gain = 0.000
Phase 5 Sweep | Checksum: 11a16c60f

Time (s): cpu = 00:00:03 ; elapsed = 00:03:13 . Memory (MB): peak = 2012.555 ; gain = 30.938
Sweep | Checksum: 11a16c60f
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 146 cells
INFO: [Opt 31-1021] In phase Sweep, 1011 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 11a16c60f

Time (s): cpu = 00:00:04 ; elapsed = 00:03:13 . Memory (MB): peak = 2012.555 ; gain = 30.938
BUFG optimization | Checksum: 11a16c60f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 11a16c60f

Time (s): cpu = 00:00:04 ; elapsed = 00:03:13 . Memory (MB): peak = 2012.555 ; gain = 30.938
Shift Register Optimization | Checksum: 11a16c60f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 11a16c60f

Time (s): cpu = 00:00:04 ; elapsed = 00:03:13 . Memory (MB): peak = 2012.555 ; gain = 30.938
Post Processing Netlist | Checksum: 11a16c60f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 13d234018

Time (s): cpu = 00:00:04 ; elapsed = 00:03:13 . Memory (MB): peak = 2012.555 ; gain = 30.938

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2012.555 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 13d234018

Time (s): cpu = 00:00:04 ; elapsed = 00:03:13 . Memory (MB): peak = 2012.555 ; gain = 30.938
Phase 9 Finalization | Checksum: 13d234018

Time (s): cpu = 00:00:04 ; elapsed = 00:03:13 . Memory (MB): peak = 2012.555 ; gain = 30.938
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              47  |                                            132  |
|  Constant propagation         |               0  |               0  |                                            126  |
|  Sweep                        |               0  |             146  |                                           1011  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            167  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13d234018

Time (s): cpu = 00:00:04 ; elapsed = 00:03:13 . Memory (MB): peak = 2012.555 ; gain = 30.938

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 6
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 1660ea897

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 2148.867 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1660ea897

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2148.867 ; gain = 136.312

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 13b28407c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.652 . Memory (MB): peak = 2148.867 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 13b28407c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2148.867 ; gain = 0.000
Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/constraints/design_1_jtag_axi_0_0_impl.xdc] from IP D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.srcs/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/design_1_jtag_axi_0_0.xci
Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/constraints/design_1_jtag_axi_0_0_impl.xdc] for cell 'design_1_i/jtag_axi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/constraints/design_1_jtag_axi_0_0_impl.xdc:69]
Finished Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/constraints/design_1_jtag_axi_0_0_impl.xdc] for cell 'design_1_i/jtag_axi_0/U0'

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2148.867 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13b28407c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2148.867 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:03:32 . Memory (MB): peak = 2148.867 ; gain = 560.609
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2148.867 ; gain = 0.000
generate_parallel_reports: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2148.867 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2148.867 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 2148.867 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2148.867 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.199 . Memory (MB): peak = 2148.867 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2148.867 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2148.867 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.767 . Memory (MB): peak = 2148.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2148.867 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bb069951

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 2148.867 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c9025076

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a09bbb29

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a09bbb29

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2148.867 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a09bbb29

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f7690b1f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c9cfad70

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c9cfad70

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1576c78db

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: fd4d88b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 264 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 104 nets or LUTs. Breaked 0 LUT, combined 104 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2148.867 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            104  |                   104  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            104  |                   104  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: a8cee8fe

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2148.867 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1796930ff

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2148.867 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1796930ff

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 86766006

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 200080ada

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16f5373f8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2226718a7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1612702d8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 161d09487

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 176f0f727

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2148.867 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 176f0f727

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ee7cd0f9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.698 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: c3633a04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 2148.867 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 153203198

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.310 . Memory (MB): peak = 2148.867 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: ee7cd0f9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.698. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f496a33e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2148.867 ; gain = 0.000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2148.867 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: f496a33e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f496a33e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f496a33e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2148.867 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: f496a33e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2148.867 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2148.867 ; gain = 0.000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2148.867 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16c0f61cb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2148.867 ; gain = 0.000
Ending Placer Task | Checksum: 14a7748fa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2148.867 ; gain = 0.000
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2148.867 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 2148.867 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2148.867 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2148.867 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.651 . Memory (MB): peak = 2148.867 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.867 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2148.867 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2148.867 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2148.867 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.791 . Memory (MB): peak = 2148.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 2148.867 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.698 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2148.867 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.680 . Memory (MB): peak = 2148.867 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.867 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2148.867 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2148.867 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2148.867 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.803 . Memory (MB): peak = 2148.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9541cb30 ConstDB: 0 ShapeSum: 9f3c0ada RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 2a441ba5 | NumContArr: aadc05d5 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25a7216b4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 2224.297 ; gain = 75.430

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25a7216b4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2224.297 ; gain = 75.430

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25a7216b4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2224.297 ; gain = 75.430
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d584ac2d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 2262.949 ; gain = 114.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.826  | TNS=0.000  | WHS=-0.359 | THS=-184.252|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1a8f0178c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 2262.949 ; gain = 114.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.826  | TNS=0.000  | WHS=-0.101 | THS=-3.017 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 22bb06e3d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2262.949 ; gain = 114.082

Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 22bb06e3d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2287.012 ; gain = 138.145

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5271
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5271
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 212bdb726

Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 2287.012 ; gain = 138.145

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 212bdb726

Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 2287.012 ; gain = 138.145

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 217af4c0c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 2287.012 ; gain = 138.145
Phase 4 Initial Routing | Checksum: 217af4c0c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 2287.012 ; gain = 138.145

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 335
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.591  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2c24439c0

Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 2287.012 ; gain = 138.145

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.591  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 24b68d8c7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 2287.012 ; gain = 138.145
Phase 5 Rip-up And Reroute | Checksum: 24b68d8c7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 2287.012 ; gain = 138.145

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cf997cea

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 2287.012 ; gain = 138.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.605  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 253535cdc

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 2287.012 ; gain = 138.145

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 253535cdc

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 2287.012 ; gain = 138.145
Phase 6 Delay and Skew Optimization | Checksum: 253535cdc

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 2287.012 ; gain = 138.145

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.605  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1e1a1d58d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 2287.012 ; gain = 138.145
Phase 7 Post Hold Fix | Checksum: 1e1a1d58d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 2287.012 ; gain = 138.145

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.637879 %
  Global Horizontal Routing Utilization  = 0.877958 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1e1a1d58d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 2287.012 ; gain = 138.145

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1e1a1d58d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 2287.012 ; gain = 138.145

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 282c28aaf

Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 2287.012 ; gain = 138.145

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 282c28aaf

Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 2287.012 ; gain = 138.145

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.605  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 282c28aaf

Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 2287.012 ; gain = 138.145
Total Elapsed time in route_design: 48.941 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 237bb4d17

Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 2287.012 ; gain = 138.145
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 237bb4d17

Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 2287.012 ; gain = 138.145

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 2287.012 ; gain = 138.145
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2290.227 ; gain = 3.215
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.109 ; gain = 21.883
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
126 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2312.109 ; gain = 25.098
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2319.934 ; gain = 7.824
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.661 . Memory (MB): peak = 2337.750 ; gain = 17.816
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2337.750 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.242 . Memory (MB): peak = 2337.750 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2337.750 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2337.750 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2337.750 ; gain = 17.816
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2826.738 ; gain = 488.988
INFO: [Common 17-206] Exiting Vivado at Fri Oct 17 11:00:26 2025...
