$date
	Sun Oct 23 09:01:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#528768
b1100 !
1"
#528770
b1100 &
b1100 %
1$
#528771
0"
#528774
b110 &
b110 %
#528778
b11 &
b11 %
#528782
b1010 &
b1010 %
#528786
b101 &
b101 %
#528790
b10000 &
b10000 %
#528794
b1000 &
b1000 %
#528798
b100 &
b100 %
#528802
b10 &
b10 %
#528806
b1 &
1#
b1 %
#528810
b0 &
b0 %
0#
0$
#1543923
1"
#1543926
b1100 &
b1100 %
1$
#1543927
0"
#1543930
b110 &
b110 %
#1543934
b11 &
b11 %
#1543938
b1010 &
b1010 %
#1543942
b101 &
b101 %
#1543946
b10000 &
b10000 %
#1543950
b1000 &
b1000 %
#1543954
b100 &
b100 %
#1543958
b10 &
b10 %
#1543962
b1 &
b1 %
1#
#1543966
b0 &
0#
b0 %
0$
#2512857
b100 !
1"
#2512858
b100 &
b100 %
1$
#2512859
0"
#2512862
b10 &
b10 %
#2512866
b1 &
b1 %
1#
#2512870
b0 &
0#
b0 %
0$
#4500012
