("Frontend_TB:/\tFrontend_TB HDL_Lab_10 config" (("cfgopen" (nil hierarchy "/{HDL_Lab_10 Frontend_TB config}:a"))) nil)("FIR_Filter_IR:/\tFIR_Filter_IR HDL_Lab_10 functional" (("open" (nil hierarchy "/{HDL_Lab_10 FIR_Filter_IR functional }:a"))) nil)("FIR_Filter_RED:/\tFIR_Filter_RED HDL_Lab_10 symbol" (("open" (nil hierarchy "/{HDL_Lab_10 FIR_Filter_RED symbol }:a"))) (((-1.23125 -1.30625) (4.775 1.85625)) "a" "Symbol" 4))("Frontend_TB:/\tFrontend_TB HDL_Lab_10 schematic" (("open" (nil hierarchy "/{HDL_Lab_10 Frontend_TB schematic }:a"))) (((4.1 -6.7625) (29.98125 4.8375)) "a" "Schematics" 2))("FIR_Filter_RED:/\tFIR_Filter_RED HDL_Lab_10 functional" (("open" (nil hierarchy "/{HDL_Lab_10 FIR_Filter_RED functional }:a"))) nil)("Controller:/\tController HDL_Lab_10 functional" (("open" (nil hierarchy "/{HDL_Lab_10 Controller functional }:a"))) nil)("Controller:/\tController HDL_Lab_10 symbol" (("open" (nil hierarchy "/{HDL_Lab_10 Controller symbol }:a"))) (((-0.21875 -1.78125) (3.68125 1.19375)) "a" "Symbol" 5))("Initial_Values:/\tInitial_Values HDL_Lab_10 functional" (("open" (nil hierarchy "/{HDL_Lab_10 Initial_Values functional }:a"))) nil)("Initial_Values:/\tInitial_Values HDL_Lab_10 symbol" (("open" (nil hierarchy "/{HDL_Lab_10 Initial_Values symbol }:a"))) (((-2.4625 -2.4125) (5.6125 1.8375)) "a" "Symbol" 7))("ADC:/\tADC verilogA veriloga" (("open" (nil hierarchy "/{verilogA ADC veriloga }:a"))) nil)