Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 00335be184424b10a8bf50d0952a90fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dice_game_test_bench_behav xil_defaultlib.dice_game_test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dice_lfsr [dice_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.freq_div [freq_div_default]
Compiling architecture behavioral of entity xil_defaultlib.dice_FSM [dice_fsm_default]
Compiling architecture structural of entity xil_defaultlib.dice_game [dice_game_default]
Compiling architecture behavioral of entity xil_defaultlib.dice_game_test_bench
Built simulation snapshot dice_game_test_bench_behav
