<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p980" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_980{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_980{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_980{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_980{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_980{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t6_980{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t7_980{left:96px;bottom:996px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t8_980{left:96px;bottom:937px;letter-spacing:0.2px;}
#t9_980{left:192px;bottom:937px;letter-spacing:0.23px;}
#ta_980{left:96px;bottom:901px;letter-spacing:0.13px;word-spacing:-0.84px;}
#tb_980{left:96px;bottom:879px;letter-spacing:0.13px;word-spacing:-0.98px;}
#tc_980{left:96px;bottom:858px;letter-spacing:0.14px;word-spacing:-0.48px;}
#td_980{left:96px;bottom:837px;letter-spacing:0.13px;word-spacing:-0.48px;}
#te_980{left:96px;bottom:815px;letter-spacing:0.14px;word-spacing:-0.49px;}
#tf_980{left:96px;bottom:794px;letter-spacing:0.16px;word-spacing:-0.45px;}
#tg_980{left:96px;bottom:759px;letter-spacing:0.13px;word-spacing:-0.47px;}
#th_980{left:96px;bottom:737px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ti_980{left:96px;bottom:716px;letter-spacing:0.13px;word-spacing:-0.53px;}
#tj_980{left:96px;bottom:676px;letter-spacing:0.14px;}
#tk_980{left:168px;bottom:676px;letter-spacing:0.16px;word-spacing:0.05px;}
#tl_980{left:96px;bottom:641px;letter-spacing:0.13px;word-spacing:-0.99px;}
#tm_980{left:96px;bottom:620px;letter-spacing:0.13px;word-spacing:-1.09px;}
#tn_980{left:96px;bottom:598px;letter-spacing:0.12px;word-spacing:-0.45px;}
#to_980{left:96px;bottom:577px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tp_980{left:96px;bottom:555px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tq_980{left:96px;bottom:534px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tr_980{left:96px;bottom:499px;letter-spacing:0.13px;word-spacing:-0.48px;}
#ts_980{left:96px;bottom:478px;letter-spacing:0.13px;word-spacing:-0.51px;}
#tt_980{left:96px;bottom:442px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tu_980{left:96px;bottom:421px;letter-spacing:0.14px;word-spacing:-0.52px;}
#tv_980{left:96px;bottom:381px;letter-spacing:0.14px;}
#tw_980{left:168px;bottom:381px;letter-spacing:0.16px;word-spacing:0.01px;}
#tx_980{left:96px;bottom:346px;letter-spacing:0.13px;word-spacing:-0.47px;}
#ty_980{left:96px;bottom:325px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tz_980{left:96px;bottom:303px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t10_980{left:96px;bottom:282px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t11_980{left:96px;bottom:247px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t12_980{left:96px;bottom:216px;}
#t13_980{left:124px;bottom:216px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t14_980{left:96px;bottom:189px;}
#t15_980{left:124px;bottom:189px;letter-spacing:0.13px;word-spacing:0.67px;}
#t16_980{left:124px;bottom:167px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t17_980{left:96px;bottom:140px;}
#t18_980{left:124px;bottom:140px;letter-spacing:0.13px;word-spacing:0.55px;}
#t19_980{left:124px;bottom:118px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1a_980{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_980{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_980{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_980{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_980{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_980{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_980{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_980{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts980" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg980Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg980" style="-webkit-user-select: none;"><object width="935" height="1210" data="980/980.svg" type="image/svg+xml" id="pdf980" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_980" class="t s1_980">525 </span><span id="t2_980" class="t s2_980">Secure Virtual Machine </span>
<span id="t3_980" class="t s1_980">AMD64 Technology </span><span id="t4_980" class="t s1_980">24593—Rev. 3.41—June 2023 </span>
<span id="t5_980" class="t s3_980">The bus lock threshold #VMEXIT may occur due to a tablewalk A/D bit update if a page table </span>
<span id="t6_980" class="t s3_980">memory type is not WB. In this case, the bus lock threshold #VMEXIT is still reported as a </span>
<span id="t7_980" class="t s3_980">VMEXIT_BUSLOCK, not a Nested Page Fault. </span>
<span id="t8_980" class="t s4_980">15.15 </span><span id="t9_980" class="t s4_980">VMCB State Caching </span>
<span id="ta_980" class="t s3_980">VMCB state caching allows the processor to cache certain guest register values in hardware between a </span>
<span id="tb_980" class="t s3_980">#VMEXIT and subsequent VMRUN instructions and use the cached values to improve context-switch </span>
<span id="tc_980" class="t s3_980">performance. Depending on the particular processor implementation, VMRUN loads each guest </span>
<span id="td_980" class="t s3_980">register value either from the VMCB or from the VMCB state cache, as specified by the value of the </span>
<span id="te_980" class="t s3_980">VMCB Clean field in the VMCB. Support for VMCB state caching is indicated by CPUID </span>
<span id="tf_980" class="t s3_980">Fn8000_000A_EDX[VmcbClean] = 1. </span>
<span id="tg_980" class="t s3_980">The SVM architecture uses the physical address of the VMCB as a unique identifier for the guest </span>
<span id="th_980" class="t s3_980">virtual CPU for the purposes of deciding whether the cached copy belongs to the guest. For the </span>
<span id="ti_980" class="t s3_980">purposes of VMCB state caching, the ASID is not a unique identifier for a guest virtual CPU. </span>
<span id="tj_980" class="t s5_980">15.15.1 </span><span id="tk_980" class="t s5_980">VMCB Clean Bits </span>
<span id="tl_980" class="t s3_980">The VMCB Clean field (VMCB offset 0C0h, bits 31:0) controls which guest register values are loaded </span>
<span id="tm_980" class="t s3_980">from the VMCB state cache on VMRUN. Each set bit in the VMCB Clean field allows the processor to </span>
<span id="tn_980" class="t s3_980">load one guest register or group of registers from the hardware cache; each clear bit requires that the </span>
<span id="to_980" class="t s3_980">processor load the guest register from the VMCB. The clean bits are a hint, since any given processor </span>
<span id="tp_980" class="t s3_980">implementation may ignore bits that are set to 1 on any given VMRUN, unconditionally loading the </span>
<span id="tq_980" class="t s3_980">associated register value(s) from the VMCB. Clean bits that are set to zero are always honored. </span>
<span id="tr_980" class="t s3_980">This field is backward-compatible to CPUs that do not support VMCB state caching; older CPUs </span>
<span id="ts_980" class="t s3_980">neither cache VMCB state nor read the VMCB Clean field. </span>
<span id="tt_980" class="t s3_980">Older hypervisors that are not aware of VMCB state caching and respect the SBZ property of </span>
<span id="tu_980" class="t s3_980">undefined VMCB fields will not enable VMCB state caching. </span>
<span id="tv_980" class="t s5_980">15.15.2 </span><span id="tw_980" class="t s5_980">Guidelines for Clearing VMCB Clean Bits </span>
<span id="tx_980" class="t s3_980">The hypervisor must clear specific bits in the VMCB Clean field every time it explicitly modifies the </span>
<span id="ty_980" class="t s3_980">associated guest state in the VMCB. The guest's execution can cause cached state to be updated, but </span>
<span id="tz_980" class="t s3_980">the hypervisor is not responsible for setting VMCB Clean bits corresponding to any state changes </span>
<span id="t10_980" class="t s3_980">caused by guest execution. </span>
<span id="t11_980" class="t s3_980">The hypervisor must clear the entire VMCB field to 0 for a guest, under the following circumstances: </span>
<span id="t12_980" class="t s6_980">• </span><span id="t13_980" class="t s3_980">This is the first time a particular guest is run. </span>
<span id="t14_980" class="t s6_980">• </span><span id="t15_980" class="t s3_980">The hypervisor executes the guest on a different CPU core than one used the last time that guest </span>
<span id="t16_980" class="t s3_980">was executed. </span>
<span id="t17_980" class="t s6_980">• </span><span id="t18_980" class="t s3_980">The hypervisor has moved the guest's VMCB to a different physical page since the last time that </span>
<span id="t19_980" class="t s3_980">guest was executed. </span>
<span id="t1a_980" class="t s7_980">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
