# 8-tap Filter architecture is created in Verilog RTL style, comapred the output with golden-reference using matlab, generated gate level netlist, area and timing reports.

