
*** Running vivado
    with args -log zybo_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zybo_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source zybo_top.tcl -notrace
Command: synth_design -top zybo_top -part xc7z020clg400-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6012
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zybo_top' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/zybo_top.vhd:90]
INFO: [Synth 8-3491] module 'product_top' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/product_top.vhd:4' bound to instance 'top' of component 'product_top' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/zybo_top.vhd:174]
INFO: [Synth 8-638] synthesizing module 'product_top' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/product_top.vhd:53]
WARNING: [Synth 8-5640] Port 'iuart_dbg' is missing in component declaration [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/product_top.vhd:59]
WARNING: [Synth 8-5640] Port 'ouart_dbg' is missing in component declaration [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/product_top.vhd:59]
WARNING: [Synth 8-5640] Port 'igpio' is missing in component declaration [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/product_top.vhd:59]
WARNING: [Synth 8-5640] Port 'ogpio' is missing in component declaration [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/product_top.vhd:59]
INFO: [Synth 8-3491] module 'logic_top' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/logic_top.vhd:14' bound to instance 'ctrl' of component 'logic_top' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/product_top.vhd:143]
INFO: [Synth 8-638] synthesizing module 'logic_top' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/logic_top.vhd:38]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 1 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rstgen' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/misc/rstgen.vhd:33' bound to instance 'reset_gen' of component 'rstgen' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/logic_top.vhd:105]
INFO: [Synth 8-638] synthesizing module 'rstgen' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/misc/rstgen.vhd:50]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 1 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rstgen' (1#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/misc/rstgen.vhd:50]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 0 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 1 - type: integer 
	Parameter nahbs bound to: 1 - type: integer 
	Parameter ioen bound to: 0 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
	Parameter ahbendian bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbctrl' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/grlib/amba/ahbctrl.vhd:40' bound to instance 'ahb_ctrl' of component 'ahbctrl' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/logic_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'ahbctrl' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/grlib/amba/ahbctrl.vhd:92]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 0 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 1 - type: integer 
	Parameter nahbs bound to: 1 - type: integer 
	Parameter ioen bound to: 0 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
	Parameter ahbendian bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbctrl' (2#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/grlib/amba/ahbctrl.vhd:92]
	Parameter hindex bound to: 0 - type: integer 
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'ahbuart' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/ahbuart.vhd:38' bound to instance 'dbg_uart' of component 'ahbuart' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/logic_top.vhd:135]
INFO: [Synth 8-638] synthesizing module 'ahbuart' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/ahbuart.vhd:56]
	Parameter hindex bound to: 0 - type: integer 
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 7 - type: integer 
	Parameter version bound to: 0 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbmst' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/grlib/amba/ahbmst.vhd:36' bound to instance 'ahbmst0' of component 'ahbmst' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/ahbuart.vhd:67]
INFO: [Synth 8-638] synthesizing module 'ahbmst' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/grlib/amba/ahbmst.vhd:55]
	Parameter hindex bound to: 0 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 7 - type: integer 
	Parameter version bound to: 0 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbmst' (3#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/grlib/amba/ahbmst.vhd:55]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'dcom_uart' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/dcom_uart.vhd:42' bound to instance 'dcom_uart0' of component 'dcom_uart' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/ahbuart.vhd:71]
INFO: [Synth 8-638] synthesizing module 'dcom_uart' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/dcom_uart.vhd:60]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/dcom_uart.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'dcom_uart' (4#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/dcom_uart.vhd:60]
INFO: [Synth 8-3491] module 'dcom' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/dcom.vhd:38' bound to instance 'dcom0' of component 'dcom' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/ahbuart.vhd:74]
INFO: [Synth 8-638] synthesizing module 'dcom' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/dcom.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'dcom' (5#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/dcom.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ahbuart' (6#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/ahbuart.vhd:56]
	Parameter hindex bound to: 0 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'apbctrl' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/grlib/amba/apbctrl.vhd:35' bound to instance 'apb_ctrl' of component 'apbctrl' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/logic_top.vhd:154]
INFO: [Synth 8-638] synthesizing module 'apbctrl' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/grlib/amba/apbctrl.vhd:60]
	Parameter hindex bound to: 0 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter hindex0 bound to: 0 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 3840 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'apbctrlx' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/grlib/amba/apbctrlx.vhd:39' bound to instance 'apbx' of component 'apbctrlx' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/grlib/amba/apbctrl.vhd:74]
INFO: [Synth 8-638] synthesizing module 'apbctrlx' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/grlib/amba/apbctrlx.vhd:71]
	Parameter hindex0 bound to: 0 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 3840 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apbctrlx' (7#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/grlib/amba/apbctrlx.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'apbctrl' (8#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/grlib/amba/apbctrl.vhd:60]
	Parameter pindex bound to: 0 - type: integer 
	Parameter paddr bound to: 0 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 0 - type: integer 
	Parameter nbits bound to: 10 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'grgpio' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/misc/grgpio.vhd:41' bound to instance 'gpio' of component 'grgpio' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/logic_top.vhd:170]
INFO: [Synth 8-638] synthesizing module 'grgpio' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/misc/grgpio.vhd:74]
	Parameter pindex bound to: 0 - type: integer 
	Parameter paddr bound to: 0 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 0 - type: integer 
	Parameter nbits bound to: 10 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grgpio' (9#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/misc/grgpio.vhd:74]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter fdepth bound to: 1 - type: integer 
	Parameter slvselen bound to: 0 - type: integer 
	Parameter slvselsz bound to: 1 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter odmode bound to: 0 - type: integer 
	Parameter automode bound to: 0 - type: integer 
	Parameter acntbits bound to: 32 - type: integer 
	Parameter aslvsel bound to: 0 - type: integer 
	Parameter twen bound to: 1 - type: integer 
	Parameter maxwlen bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter syncram bound to: 1 - type: integer 
	Parameter memtech bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter automask0 bound to: 0 - type: integer 
	Parameter automask1 bound to: 0 - type: integer 
	Parameter automask2 bound to: 0 - type: integer 
	Parameter automask3 bound to: 0 - type: integer 
	Parameter ignore bound to: 0 - type: integer 
	Parameter prot bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'spictrl' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/spi/spictrl.vhd:43' bound to instance 'spi' of component 'spictrl' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/logic_top.vhd:186]
INFO: [Synth 8-638] synthesizing module 'spictrl' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/spi/spictrl.vhd:93]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter fdepth bound to: 1 - type: integer 
	Parameter slvselen bound to: 0 - type: integer 
	Parameter slvselsz bound to: 1 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter odmode bound to: 0 - type: integer 
	Parameter automode bound to: 0 - type: integer 
	Parameter acntbits bound to: 32 - type: integer 
	Parameter aslvsel bound to: 0 - type: integer 
	Parameter twen bound to: 1 - type: integer 
	Parameter maxwlen bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter syncram bound to: 1 - type: integer 
	Parameter memtech bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter automask0 bound to: 0 - type: integer 
	Parameter automask1 bound to: 0 - type: integer 
	Parameter automask2 bound to: 0 - type: integer 
	Parameter automask3 bound to: 0 - type: integer 
	Parameter ignore bound to: 0 - type: integer 
	Parameter prot bound to: 0 - type: integer 
	Parameter rev bound to: 6 - type: integer 
	Parameter fdepth bound to: 1 - type: integer 
	Parameter slvselen bound to: 0 - type: integer 
	Parameter slvselsz bound to: 1 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter odmode bound to: 0 - type: integer 
	Parameter automode bound to: 0 - type: integer 
	Parameter acntbits bound to: 32 - type: integer 
	Parameter aslvsel bound to: 0 - type: integer 
	Parameter twen bound to: 1 - type: integer 
	Parameter maxwlen bound to: 0 - type: integer 
	Parameter syncram bound to: 1 - type: integer 
	Parameter memtech bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter automask0 bound to: 0 - type: integer 
	Parameter automask1 bound to: 0 - type: integer 
	Parameter automask2 bound to: 0 - type: integer 
	Parameter automask3 bound to: 0 - type: integer 
	Parameter ignore bound to: 0 - type: integer 
	Parameter prot bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'spictrlx' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/spi/spictrlx.vhd:44' bound to instance 'rtlc' of component 'spictrlx' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/spi/spictrl.vhd:180]
INFO: [Synth 8-638] synthesizing module 'spictrlx' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/spi/spictrlx.vhd:116]
	Parameter rev bound to: 6 - type: integer 
	Parameter fdepth bound to: 1 - type: integer 
	Parameter slvselen bound to: 0 - type: integer 
	Parameter slvselsz bound to: 1 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter odmode bound to: 0 - type: integer 
	Parameter automode bound to: 0 - type: integer 
	Parameter acntbits bound to: 32 - type: integer 
	Parameter aslvsel bound to: 0 - type: integer 
	Parameter twen bound to: 1 - type: integer 
	Parameter maxwlen bound to: 0 - type: integer 
	Parameter syncram bound to: 1 - type: integer 
	Parameter memtech bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter automask0 bound to: 0 - type: integer 
	Parameter automask1 bound to: 0 - type: integer 
	Parameter automask2 bound to: 0 - type: integer 
	Parameter automask3 bound to: 0 - type: integer 
	Parameter ignore bound to: 0 - type: integer 
	Parameter prot bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/techmap/maps/syncram_2p.vhd:37' bound to instance 'rxfifo' of component 'syncram_2p' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/spi/spictrlx.vhd:2242]
INFO: [Synth 8-638] synthesizing module 'syncram_2p' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/techmap/maps/syncram_2p.vhd:178]
INFO: [Synth 8-638] synthesizing module 'memrwcol' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/techmap/maps/memrwcol.vhd:65]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol' (10#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/techmap/maps/memrwcol.vhd:65]
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'generic_syncram_2p' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/techmap/inferred/memory_inferred.vhd:137' bound to instance 'x0' of component 'generic_syncram_2p' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/techmap/maps/syncram_2p.vhd:236]
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/techmap/inferred/memory_inferred.vhd:157]
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p' (11#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/techmap/inferred/memory_inferred.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p' (12#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/techmap/maps/syncram_2p.vhd:37' bound to instance 'txfifo' of component 'syncram_2p' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/spi/spictrlx.vhd:2259]
INFO: [Synth 8-256] done synthesizing module 'spictrlx' (13#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/spi/spictrlx.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'spictrl' (14#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/spi/spictrl.vhd:93]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'apbuart' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/apbuart.vhd:43' bound to instance 'uart' of component 'apbuart' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/logic_top.vhd:201]
INFO: [Synth 8-638] synthesizing module 'apbuart' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/apbuart.vhd:64]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apbuart' (15#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/imports/gaisler/uart/apbuart.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'logic_top' (16#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/logic_top.vhd:38]
INFO: [Synth 8-637] synthesizing blackbox instance 'i2s_ctrl_inst' of component 'i2s_ctrl' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/product_top.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'product_top' (17#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/product_top.vhd:53]
INFO: [Synth 8-3491] module 'zybo_glue' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/zybo_glue.vhd:6' bound to instance 'glue' of component 'zybo_glue' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/zybo_top.vhd:222]
INFO: [Synth 8-638] synthesizing module 'zybo_glue' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/zybo_glue.vhd:23]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_inst1' to cell 'IOBUF' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/zybo_glue.vhd:46]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_inst2' to cell 'IOBUF' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/zybo_glue.vhd:54]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/.Xil/Vivado-9304-DESKTOP-FALO231/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz_0_instance' of component 'clk_wiz_0' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/zybo_glue.vhd:62]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/.Xil/Vivado-9304-DESKTOP-FALO231/realtime/clk_wiz_0_stub.vhdl:16]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_inst' to cell 'IOBUF' [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/zybo_glue.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'zybo_glue' (18#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/zybo_glue.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'zybo_top' (19#1) [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/zybo_top.vhd:90]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1032.738 ; gain = 18.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1044.457 ; gain = 30.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1044.457 ; gain = 30.129
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1056.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'glue/clk_wiz_0_instance'
Finished Parsing XDC File [c:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'glue/clk_wiz_0_instance'
Parsing XDC File [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/imports/Vivado_Project/Constraints.xdc]
Finished Parsing XDC File [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/imports/Vivado_Project/Constraints.xdc]
Parsing XDC File [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1162.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1162.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.785 ; gain = 148.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.785 ; gain = 148.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for iCLK. (constraint file  c:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for iCLK. (constraint file  c:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for glue/clk_wiz_0_instance. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1162.785 ; gain = 148.457
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxstate]' in module 'dcom_uart'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'dcom'
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[p][0][state]' in module 'apbctrlx'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[txstate]' in module 'apbuart'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxstate]' in module 'apbuart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                startbit |                               01 |                               01
                    data |                               10 |                               10
                 stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxstate]' using encoding 'sequential' in module 'dcom_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   addr1 |                              001 |                              001
                  write1 |                              010 |                              100
                  write2 |                              011 |                              101
                   read1 |                              100 |                              010
                   read2 |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'dcom'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[p][0][state]' using encoding 'sequential' in module 'apbctrlx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    data |                               01 |                               01
                 cparity |                               10 |                               10
                 stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[txstate]' using encoding 'sequential' in module 'apbuart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                startbit |                              001 |                              001
                    data |                              010 |                              010
                 cparity |                              011 |                              011
                 stopbit |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxstate]' using encoding 'sequential' in module 'apbuart'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1162.785 ; gain = 148.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   30 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
	   3 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               32 Bit    Registers := 16    
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 134   
+---RAMs : 
	               64 Bit	(2 X 32 bit)          RAMs := 2     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 41    
	   3 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 4     
	  13 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 12    
	   4 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   6 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 11    
	  25 Input   10 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   5 Input    8 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 13    
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   4 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 26    
	   4 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 372   
	   3 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 32    
	   6 Input    1 Bit        Muxes := 21    
	  25 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1162.785 ; gain = 148.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.785 ; gain = 148.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.785 ; gain = 148.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.785 ; gain = 148.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/i2s_ctrl_inst  has unconnected pin iNd
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/i2s_ctrl_inst  has unconnected pin iData[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/i2s_ctrl_inst  has unconnected pin iAck
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1162.785 ; gain = 148.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1162.785 ; gain = 148.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1162.785 ; gain = 148.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1162.785 ; gain = 148.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1162.785 ; gain = 148.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1162.785 ; gain = 148.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |i2s_ctrl      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |i2s_ctrl_bbox  |     1|
|3     |LUT1           |     9|
|4     |LUT3           |     1|
|5     |FDRE           |     6|
|6     |IOBUF          |     3|
|7     |OBUF           |     8|
|8     |OBUFT          |     2|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1162.785 ; gain = 148.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1162.785 ; gain = 30.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1162.785 ; gain = 148.457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1162.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1162.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 1162.785 ; gain = 148.457
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/brand/Desktop/john/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/zybo_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zybo_top_utilization_synth.rpt -pb zybo_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  1 19:05:28 2021...
