-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mcalcB is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    Lam_tabx_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabx_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabx_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabx_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabx_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabx_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_0_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_32_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_25_ap_vld : OUT STD_LOGIC );
end;


architecture behav of mcalcB is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_7E : STD_LOGIC_VECTOR (11 downto 0) := "000001111110";
    constant ap_const_lv12_3E : STD_LOGIC_VECTOR (11 downto 0) := "000000111110";
    constant ap_const_lv12_1E : STD_LOGIC_VECTOR (11 downto 0) := "000000011110";
    constant ap_const_lv12_E : STD_LOGIC_VECTOR (11 downto 0) := "000000001110";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv7_1F : STD_LOGIC_VECTOR (6 downto 0) := "0011111";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal tmp_786_fu_86_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_786_reg_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_697_fu_108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_697_reg_730 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_698_fu_114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_698_reg_736 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_699_fu_120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_699_reg_742 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_700_fu_126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_700_reg_748 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_701_fu_132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_701_reg_754 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_702_fu_138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_702_reg_759 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_789_fu_166_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_789_reg_764 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1547_1_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1547_1_reg_770 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1548_1_fu_194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1548_1_reg_776 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1549_1_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1549_1_reg_782 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1550_1_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1550_1_reg_788 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1551_1_fu_212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1551_1_reg_794 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1552_1_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1552_1_reg_799 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_792_fu_246_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_792_reg_804 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1547_2_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1547_2_reg_810 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1548_2_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1548_2_reg_816 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1549_2_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1549_2_reg_822 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1550_2_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1550_2_reg_828 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1551_2_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1551_2_reg_834 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1552_2_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1552_2_reg_839 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_785_fu_76_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_784_fu_68_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal vArg_V_fu_80_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal vArg_V_6_fu_94_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_s_fu_100_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_788_fu_156_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_787_fu_148_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal vArg_V_1_fu_160_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal vArg_V_6_1_fu_174_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_1_fu_180_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_791_fu_236_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_790_fu_228_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal vArg_V_2_fu_240_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal vArg_V_6_2_fu_254_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_2_fu_260_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal storemerge_cast_cast_fu_304_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp_fu_311_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp1_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_cast_fu_342_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sel_tmp_cast_fu_318_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sel_tmp13_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp23_fu_379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_729_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_cast_fu_384_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sel_tmp8_fu_356_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal storemerge_1_cast_ca_fu_406_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp25_fu_413_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp26_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp31_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp32_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp27_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_730_fu_452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp28_cast_fu_444_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sel_tmp25_cast_fu_420_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sel_tmp38_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp47_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp48_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp39_fu_471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_731_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp40_cast_fu_486_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sel_tmp33_fu_458_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal storemerge_2_cast_ca_fu_508_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp50_fu_515_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp51_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp56_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp57_fu_541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp52_fu_531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_732_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp53_cast_fu_546_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sel_tmp50_cast_fu_522_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sel_tmp63_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp72_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp73_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp64_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_733_fu_596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp65_cast_fu_588_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sel_tmp58_fu_560_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal rhs_V_fu_602_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal lhs_V_fu_500_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_fu_622_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1409_cast_fu_628_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mf10_fu_632_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_705_fu_638_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_69_fu_398_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_191_fu_656_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1411_cast_fu_662_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_703_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mf8_fu_666_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_706_fu_672_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_192_fu_690_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1413_cast_fu_696_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_704_fu_618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mf_fu_700_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_707_fu_706_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_idle_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then
                tmp_1547_1_reg_770 <= tmp_1547_1_fu_188_p2;
                tmp_1547_2_reg_810 <= tmp_1547_2_fu_268_p2;
                tmp_1548_1_reg_776 <= tmp_1548_1_fu_194_p2;
                tmp_1548_2_reg_816 <= tmp_1548_2_fu_274_p2;
                tmp_1549_1_reg_782 <= tmp_1549_1_fu_200_p2;
                tmp_1549_2_reg_822 <= tmp_1549_2_fu_280_p2;
                tmp_1550_1_reg_788 <= tmp_1550_1_fu_206_p2;
                tmp_1550_2_reg_828 <= tmp_1550_2_fu_286_p2;
                tmp_1551_1_reg_794 <= tmp_1551_1_fu_212_p2;
                tmp_1551_2_reg_834 <= tmp_1551_2_fu_292_p2;
                tmp_1552_1_reg_799 <= tmp_1552_1_fu_218_p2;
                tmp_1552_2_reg_839 <= tmp_1552_2_fu_298_p2;
                tmp_697_reg_730 <= tmp_697_fu_108_p2;
                tmp_698_reg_736 <= tmp_698_fu_114_p2;
                tmp_699_reg_742 <= tmp_699_fu_120_p2;
                tmp_700_reg_748 <= tmp_700_fu_126_p2;
                tmp_701_reg_754 <= tmp_701_fu_132_p2;
                tmp_702_reg_759 <= tmp_702_fu_138_p2;
                tmp_786_reg_724 <= vArg_V_fu_80_p2(11 downto 11);
                tmp_789_reg_764 <= vArg_V_1_fu_160_p2(11 downto 11);
                tmp_792_reg_804 <= vArg_V_2_fu_240_p2(11 downto 11);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_ce, ap_pipeline_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
        Eta_ans_0 <= std_logic_vector(resize(signed(tmp_705_fu_638_p3),16));


    Eta_ans_0_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            Eta_ans_0_ap_vld <= ap_const_logic_1;
        else 
            Eta_ans_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        Eta_ans_1_32 <= std_logic_vector(resize(signed(tmp_706_fu_672_p3),16));


    Eta_ans_1_32_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            Eta_ans_1_32_ap_vld <= ap_const_logic_1;
        else 
            Eta_ans_1_32_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        Eta_ans_2_25 <= std_logic_vector(resize(signed(tmp_707_fu_706_p3),16));


    Eta_ans_2_25_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            Eta_ans_2_25_ap_vld <= ap_const_logic_1;
        else 
            Eta_ans_2_25_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0 downto 0);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_pipeline_idle_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0))) then 
            ap_pipeline_idle_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_69_fu_398_p3 <= 
        sel_tmp15_cast_fu_384_p3 when (tmp_729_fu_392_p2(0) = '1') else 
        sel_tmp8_fu_356_p3;
    lhs_V_fu_500_p3 <= 
        sel_tmp40_cast_fu_486_p3 when (tmp_731_fu_494_p2(0) = '1') else 
        sel_tmp33_fu_458_p3;
    mf10_fu_632_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(tmp_1409_cast_fu_628_p1));
    mf8_fu_666_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(tmp_1411_cast_fu_662_p1));
    mf_fu_700_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(tmp_1413_cast_fu_696_p1));
    p_1_fu_180_p3 <= 
        vArg_V_6_1_fu_174_p2 when (tmp_789_fu_166_p3(0) = '1') else 
        vArg_V_1_fu_160_p2;
    p_2_fu_260_p3 <= 
        vArg_V_6_2_fu_254_p2 when (tmp_792_fu_246_p3(0) = '1') else 
        vArg_V_2_fu_240_p2;
    p_s_fu_100_p3 <= 
        vArg_V_6_fu_94_p2 when (tmp_786_fu_86_p3(0) = '1') else 
        vArg_V_fu_80_p2;
    r_V_191_fu_656_p2 <= (lhs_V_69_fu_398_p3 and rhs_V_fu_602_p3);
    r_V_192_fu_690_p2 <= (lhs_V_69_fu_398_p3 and lhs_V_fu_500_p3);
    r_V_fu_622_p2 <= (rhs_V_fu_602_p3 and lhs_V_fu_500_p3);
    rhs_V_fu_602_p3 <= 
        sel_tmp65_cast_fu_588_p3 when (tmp_733_fu_596_p2(0) = '1') else 
        sel_tmp58_fu_560_p3;
    sel_tmp13_fu_364_p2 <= (tmp_699_reg_742 xor ap_const_lv1_1);
    sel_tmp14_fu_369_p2 <= (tmp_700_reg_748 and sel_tmp13_fu_364_p2);
    sel_tmp15_cast_fu_384_p3 <= 
        ap_const_lv7_7 when (sel_tmp23_fu_379_p2(0) = '1') else 
        ap_const_lv7_F;
    sel_tmp1_fu_322_p2 <= (tmp_697_reg_730 xor ap_const_lv1_1);
    sel_tmp22_fu_374_p2 <= (tmp_700_reg_748 xor ap_const_lv1_1);
    sel_tmp23_fu_379_p2 <= (tmp_701_reg_754 and sel_tmp22_fu_374_p2);
        sel_tmp25_cast_fu_420_p1 <= std_logic_vector(resize(signed(sel_tmp25_fu_413_p3),7));

    sel_tmp25_fu_413_p3 <= 
        storemerge_1_cast_ca_fu_406_p3 when (tmp_1552_1_reg_799(0) = '1') else 
        ap_const_lv3_1;
    sel_tmp26_fu_424_p2 <= (tmp_1547_1_reg_770 xor ap_const_lv1_1);
    sel_tmp27_fu_429_p2 <= (tmp_1548_1_reg_776 and sel_tmp26_fu_424_p2);
    sel_tmp28_cast_fu_444_p3 <= 
        ap_const_lv7_1F when (sel_tmp32_fu_439_p2(0) = '1') else 
        ap_const_lv7_3F;
    sel_tmp2_fu_327_p2 <= (tmp_698_reg_736 and sel_tmp1_fu_322_p2);
    sel_tmp31_fu_434_p2 <= (tmp_1548_1_reg_776 xor ap_const_lv1_1);
    sel_tmp32_fu_439_p2 <= (tmp_1549_1_reg_782 and sel_tmp31_fu_434_p2);
    sel_tmp33_fu_458_p3 <= 
        sel_tmp28_cast_fu_444_p3 when (tmp_730_fu_452_p2(0) = '1') else 
        sel_tmp25_cast_fu_420_p1;
    sel_tmp38_fu_466_p2 <= (tmp_1549_1_reg_782 xor ap_const_lv1_1);
    sel_tmp39_fu_471_p2 <= (tmp_1550_1_reg_788 and sel_tmp38_fu_466_p2);
    sel_tmp3_cast_fu_342_p3 <= 
        ap_const_lv7_1F when (sel_tmp7_fu_337_p2(0) = '1') else 
        ap_const_lv7_3F;
    sel_tmp40_cast_fu_486_p3 <= 
        ap_const_lv7_7 when (sel_tmp48_fu_481_p2(0) = '1') else 
        ap_const_lv7_F;
    sel_tmp47_fu_476_p2 <= (tmp_1550_1_reg_788 xor ap_const_lv1_1);
    sel_tmp48_fu_481_p2 <= (tmp_1551_1_reg_794 and sel_tmp47_fu_476_p2);
        sel_tmp50_cast_fu_522_p1 <= std_logic_vector(resize(signed(sel_tmp50_fu_515_p3),7));

    sel_tmp50_fu_515_p3 <= 
        storemerge_2_cast_ca_fu_508_p3 when (tmp_1552_2_reg_839(0) = '1') else 
        ap_const_lv3_1;
    sel_tmp51_fu_526_p2 <= (tmp_1547_2_reg_810 xor ap_const_lv1_1);
    sel_tmp52_fu_531_p2 <= (tmp_1548_2_reg_816 and sel_tmp51_fu_526_p2);
    sel_tmp53_cast_fu_546_p3 <= 
        ap_const_lv7_1F when (sel_tmp57_fu_541_p2(0) = '1') else 
        ap_const_lv7_3F;
    sel_tmp56_fu_536_p2 <= (tmp_1548_2_reg_816 xor ap_const_lv1_1);
    sel_tmp57_fu_541_p2 <= (tmp_1549_2_reg_822 and sel_tmp56_fu_536_p2);
    sel_tmp58_fu_560_p3 <= 
        sel_tmp53_cast_fu_546_p3 when (tmp_732_fu_554_p2(0) = '1') else 
        sel_tmp50_cast_fu_522_p1;
    sel_tmp63_fu_568_p2 <= (tmp_1549_2_reg_822 xor ap_const_lv1_1);
    sel_tmp64_fu_573_p2 <= (tmp_1550_2_reg_828 and sel_tmp63_fu_568_p2);
    sel_tmp65_cast_fu_588_p3 <= 
        ap_const_lv7_7 when (sel_tmp73_fu_583_p2(0) = '1') else 
        ap_const_lv7_F;
    sel_tmp6_fu_332_p2 <= (tmp_698_reg_736 xor ap_const_lv1_1);
    sel_tmp72_fu_578_p2 <= (tmp_1550_2_reg_828 xor ap_const_lv1_1);
    sel_tmp73_fu_583_p2 <= (tmp_1551_2_reg_834 and sel_tmp72_fu_578_p2);
    sel_tmp7_fu_337_p2 <= (tmp_699_reg_742 and sel_tmp6_fu_332_p2);
    sel_tmp8_fu_356_p3 <= 
        sel_tmp3_cast_fu_342_p3 when (tmp_fu_350_p2(0) = '1') else 
        sel_tmp_cast_fu_318_p1;
        sel_tmp_cast_fu_318_p1 <= std_logic_vector(resize(signed(sel_tmp_fu_311_p3),7));

    sel_tmp_fu_311_p3 <= 
        storemerge_cast_cast_fu_304_p3 when (tmp_702_reg_759(0) = '1') else 
        ap_const_lv3_1;
    storemerge_1_cast_ca_fu_406_p3 <= 
        ap_const_lv3_7 when (tmp_1547_1_reg_770(0) = '1') else 
        ap_const_lv3_3;
    storemerge_2_cast_ca_fu_508_p3 <= 
        ap_const_lv3_7 when (tmp_1547_2_reg_810(0) = '1') else 
        ap_const_lv3_3;
    storemerge_cast_cast_fu_304_p3 <= 
        ap_const_lv3_7 when (tmp_697_reg_730(0) = '1') else 
        ap_const_lv3_3;
    tmp_1409_cast_fu_628_p1 <= std_logic_vector(resize(unsigned(r_V_fu_622_p2),8));
    tmp_1411_cast_fu_662_p1 <= std_logic_vector(resize(unsigned(r_V_191_fu_656_p2),8));
    tmp_1413_cast_fu_696_p1 <= std_logic_vector(resize(unsigned(r_V_192_fu_690_p2),8));
    tmp_1547_1_fu_188_p2 <= "1" when (signed(p_1_fu_180_p3) > signed(ap_const_lv12_7E)) else "0";
    tmp_1547_2_fu_268_p2 <= "1" when (signed(p_2_fu_260_p3) > signed(ap_const_lv12_7E)) else "0";
    tmp_1548_1_fu_194_p2 <= "1" when (signed(p_1_fu_180_p3) > signed(ap_const_lv12_3E)) else "0";
    tmp_1548_2_fu_274_p2 <= "1" when (signed(p_2_fu_260_p3) > signed(ap_const_lv12_3E)) else "0";
    tmp_1549_1_fu_200_p2 <= "1" when (signed(p_1_fu_180_p3) > signed(ap_const_lv12_1E)) else "0";
    tmp_1549_2_fu_280_p2 <= "1" when (signed(p_2_fu_260_p3) > signed(ap_const_lv12_1E)) else "0";
    tmp_1550_1_fu_206_p2 <= "1" when (signed(p_1_fu_180_p3) > signed(ap_const_lv12_E)) else "0";
    tmp_1550_2_fu_286_p2 <= "1" when (signed(p_2_fu_260_p3) > signed(ap_const_lv12_E)) else "0";
    tmp_1551_1_fu_212_p2 <= "1" when (signed(p_1_fu_180_p3) > signed(ap_const_lv12_6)) else "0";
    tmp_1551_2_fu_292_p2 <= "1" when (signed(p_2_fu_260_p3) > signed(ap_const_lv12_6)) else "0";
    tmp_1552_1_fu_218_p2 <= "1" when (signed(p_1_fu_180_p3) > signed(ap_const_lv12_2)) else "0";
    tmp_1552_2_fu_298_p2 <= "1" when (signed(p_2_fu_260_p3) > signed(ap_const_lv12_2)) else "0";
    tmp_697_fu_108_p2 <= "1" when (signed(p_s_fu_100_p3) > signed(ap_const_lv12_7E)) else "0";
    tmp_698_fu_114_p2 <= "1" when (signed(p_s_fu_100_p3) > signed(ap_const_lv12_3E)) else "0";
    tmp_699_fu_120_p2 <= "1" when (signed(p_s_fu_100_p3) > signed(ap_const_lv12_1E)) else "0";
    tmp_700_fu_126_p2 <= "1" when (signed(p_s_fu_100_p3) > signed(ap_const_lv12_E)) else "0";
    tmp_701_fu_132_p2 <= "1" when (signed(p_s_fu_100_p3) > signed(ap_const_lv12_6)) else "0";
    tmp_702_fu_138_p2 <= "1" when (signed(p_s_fu_100_p3) > signed(ap_const_lv12_2)) else "0";
    tmp_703_fu_614_p2 <= (tmp_786_reg_724 xor tmp_792_reg_804);
    tmp_704_fu_618_p2 <= (tmp_786_reg_724 xor tmp_789_reg_764);
    tmp_705_fu_638_p3 <= 
        tmp_1409_cast_fu_628_p1 when (tmp_s_fu_610_p2(0) = '1') else 
        mf10_fu_632_p2;
    tmp_706_fu_672_p3 <= 
        tmp_1411_cast_fu_662_p1 when (tmp_703_fu_614_p2(0) = '1') else 
        mf8_fu_666_p2;
    tmp_707_fu_706_p3 <= 
        tmp_1413_cast_fu_696_p1 when (tmp_704_fu_618_p2(0) = '1') else 
        mf_fu_700_p2;
    tmp_729_fu_392_p2 <= (sel_tmp23_fu_379_p2 or sel_tmp14_fu_369_p2);
    tmp_730_fu_452_p2 <= (sel_tmp32_fu_439_p2 or sel_tmp27_fu_429_p2);
    tmp_731_fu_494_p2 <= (sel_tmp48_fu_481_p2 or sel_tmp39_fu_471_p2);
    tmp_732_fu_554_p2 <= (sel_tmp57_fu_541_p2 or sel_tmp52_fu_531_p2);
    tmp_733_fu_596_p2 <= (sel_tmp73_fu_583_p2 or sel_tmp64_fu_573_p2);
    tmp_784_fu_68_p1 <= Lam_tabx_0(12 - 1 downto 0);
    tmp_785_fu_76_p1 <= Peta_tabx_0(12 - 1 downto 0);
    tmp_786_fu_86_p3 <= vArg_V_fu_80_p2(11 downto 11);
    tmp_787_fu_148_p1 <= Lam_tabx_1(12 - 1 downto 0);
    tmp_788_fu_156_p1 <= Peta_tabx_1(12 - 1 downto 0);
    tmp_789_fu_166_p3 <= vArg_V_1_fu_160_p2(11 downto 11);
    tmp_790_fu_228_p1 <= Lam_tabx_2(12 - 1 downto 0);
    tmp_791_fu_236_p1 <= Peta_tabx_2(12 - 1 downto 0);
    tmp_792_fu_246_p3 <= vArg_V_2_fu_240_p2(11 downto 11);
    tmp_fu_350_p2 <= (sel_tmp7_fu_337_p2 or sel_tmp2_fu_327_p2);
    tmp_s_fu_610_p2 <= (tmp_789_reg_764 xor tmp_792_reg_804);
    vArg_V_1_fu_160_p2 <= std_logic_vector(unsigned(tmp_788_fu_156_p1) - unsigned(tmp_787_fu_148_p1));
    vArg_V_2_fu_240_p2 <= std_logic_vector(unsigned(tmp_791_fu_236_p1) - unsigned(tmp_790_fu_228_p1));
    vArg_V_6_1_fu_174_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(vArg_V_1_fu_160_p2));
    vArg_V_6_2_fu_254_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(vArg_V_2_fu_240_p2));
    vArg_V_6_fu_94_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(vArg_V_fu_80_p2));
    vArg_V_fu_80_p2 <= std_logic_vector(unsigned(tmp_785_fu_76_p1) - unsigned(tmp_784_fu_68_p1));
end behav;
