# sv-for-sim-and-synth
This repository contains a collection of System Verilog exercises I've worked on while studying the book "RTL Modeling with SystemVerilog" by Stuart Sutherland.
