#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 17 19:29:17 2019
# Process ID: 3792
# Current directory: C:/Docs/gyro_tester
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5388 C:\Docs\gyro_tester\gyro_tester.xpr
# Log file: C:/Docs/gyro_tester/vivado.log
# Journal file: C:/Docs/gyro_tester\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Docs/gyro_tester/gyro_tester.xpr
INFO: [Project 1-313] Project file moved from 'C:/Docs/gyro_tester/gyro_tester' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/initial_gyro_tester_experiments/ip_repo/BiDirChannels_1.0'; using path 'C:/Docs/initial_gyro_tester_experiments/ip_repo/BiDirChannels_1.0' instead.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/ip_repo/axis_stream_fifo_1.0', nor could it be found using path 'C:/Docs/ip_repo/axis_stream_fifo_1.0'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/ip_repo/axis_GYRO_Streaming_FIFO_1.0', nor could it be found using path 'C:/Docs/ip_repo/axis_GYRO_Streaming_FIFO_1.0'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/ip_repo/axi_gyro_hsi_1.0', nor could it be found using path 'C:/Docs/ip_repo/axi_gyro_hsi_1.0'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/ip_repo/SPI_ip_1.0', nor could it be found using path 'C:/Docs/ip_repo/SPI_ip_1.0'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/ip_repo/axi4_pl_interrupt_generator_1.0', nor could it be found using path 'C:/Docs/ip_repo/axi4_pl_interrupt_generator_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Docs/initial_gyro_tester_experiments/ip_repo/BiDirChannels_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/axis_stream_fifo_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/axis_GYRO_Streaming_FIFO_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/axi_gyro_hsi_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/SPI_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/axi4_pl_interrupt_generator_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_2_axi4_pl_interrupt_ge_0_0
design_2_SPI_ip_0_0
design_2_RxFIFO_0
design_2_TxFIFO_0

open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 818.430 ; gain = 155.570
update_compile_order -fileset sources_1
open_bd_design {C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:axi4_pl_interrupt_generator:1.0 - axi4_pl_interrupt_ge_0
Adding cell -- xilinx.com:user:axi4_pl_SPI_ip:1.0 - SPI_ip_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:user:axis_stream_fifo:1.0 - RxFIFO
Adding cell -- xilinx.com:user:axis_stream_fifo:1.0 - TxFIFO
Adding cell -- xilinx.com:user:BiDirChannels:1.0 - BiDirChannels_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_2> from BD file <C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 929.109 ; gain = 106.199
ipx::edit_ip_in_project -upgrade true -name BiDirChannels_v1_0_project -directory C:/Docs/gyro_tester/gyro_tester.tmp/BiDirChannels_v1_0_project c:/Docs/initial_gyro_tester_experiments/ip_repo/BiDirChannels_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 956.711 ; gain = 21.043
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Docs/initial_gyro_tester_experiments/ip_repo/BiDirChannels_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/axis_stream_fifo_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/axis_GYRO_Streaming_FIFO_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/axi_gyro_hsi_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/SPI_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/axi4_pl_interrupt_generator_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 966.598 ; gain = 30.930
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Docs/initial_gyro_tester_experiments/ip_repo/BiDirChannels_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'HS_Clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::remove_bus_interface HS_Clock [ipx::current_core]
set_property core_revision 73 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Docs/initial_gyro_tester_experiments/ip_repo/BiDirChannels_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Docs/initial_gyro_tester_experiments/ip_repo/BiDirChannels_1.0'
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /TxFIFO]
WARNING: [BD 41-2028] Locking axis_stream_fifo to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
set_property LOCK_UPGRADE 1 [get_bd_cells /SPI_ip_0]
WARNING: [BD 41-2028] Locking axi4_pl_SPI_ip to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
set_property LOCK_UPGRADE 1 [get_bd_cells /RxFIFO]
WARNING: [BD 41-2028] Locking axis_stream_fifo to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
set_property LOCK_UPGRADE 1 [get_bd_cells /axi4_pl_interrupt_ge_0]
WARNING: [BD 41-2028] Locking axi4_pl_interrupt_generator to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
upgrade_ip -vlnv xilinx.com:user:BiDirChannels:1.0 [get_ips  design_2_BiDirChannels_0_0] -log ip_upgrade.log
Upgrading 'C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_BiDirChannels_0_0 (BiDirChannels_v1.0 1.0) from revision 72 to revision 73
Wrote  : <C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : <C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Docs/gyro_tester/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_BiDirChannels_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1075.887 ; gain = 62.871
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.609 ; gain = 4.723
Wrote  : <C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd> 
VHDL Output written to : C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BiDirChannels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/synth/design_2.hwdef
generate_target: Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1311.605 ; gain = 312.125
catch { config_ip_cache -export [get_ips -all design_2_BiDirChannels_0_0] }
catch { config_ip_cache -export [get_ips -all design_2_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd]
launch_runs -jobs 2 {design_2_BiDirChannels_0_0_synth_1 design_2_auto_pc_0_synth_1}
[Fri May 17 19:34:47 2019] Launched design_2_BiDirChannels_0_0_synth_1, design_2_auto_pc_0_synth_1...
Run output will be captured here:
design_2_BiDirChannels_0_0_synth_1: C:/Docs/gyro_tester/gyro_tester.runs/design_2_BiDirChannels_0_0_synth_1/runme.log
design_2_auto_pc_0_synth_1: C:/Docs/gyro_tester/gyro_tester.runs/design_2_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd] -directory C:/Docs/gyro_tester/gyro_tester.ip_user_files/sim_scripts -ip_user_files_dir C:/Docs/gyro_tester/gyro_tester.ip_user_files -ipstatic_source_dir C:/Docs/gyro_tester/gyro_tester.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Docs/gyro_tester/gyro_tester.cache/compile_simlib/modelsim} {questa=C:/Docs/gyro_tester/gyro_tester.cache/compile_simlib/questa} {riviera=C:/Docs/gyro_tester/gyro_tester.cache/compile_simlib/riviera} {activehdl=C:/Docs/gyro_tester/gyro_tester.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Docs/gyro_tester/gyro_tester.runs/synth_2

launch_runs synth_2 -jobs 2
[Fri May 17 19:38:21 2019] Launched design_2_auto_pc_0_synth_1...
Run output will be captured here: C:/Docs/gyro_tester/gyro_tester.runs/design_2_auto_pc_0_synth_1/runme.log
[Fri May 17 19:38:21 2019] Launched synth_2...
Run output will be captured here: C:/Docs/gyro_tester/gyro_tester.runs/synth_2/runme.log
set_property LOCK_UPGRADE 0 [get_bd_cells /SPI_ip_0]
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 0 [get_bd_cells /TxFIFO]
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 0 [get_bd_cells /RxFIFO]
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 0 [get_bd_cells /axi4_pl_interrupt_ge_0]
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd> 
launch_runs impl_4 -jobs 2
[Fri May 17 19:43:44 2019] Launched impl_4...
Run output will be captured here: C:/Docs/gyro_tester/gyro_tester.runs/impl_4/runme.log
launch_runs impl_4 -to_step write_bitstream -jobs 2
[Fri May 17 19:50:14 2019] Launched impl_4...
Run output will be captured here: C:/Docs/gyro_tester/gyro_tester.runs/impl_4/runme.log
file copy -force C:/Docs/gyro_tester/gyro_tester.runs/impl_4/design_2_wrapper.sysdef C:/Docs/gyro_tester/gyro_tester.sdk/design_2_wrapper.hdf

launch_sdk -workspace C:/Docs/gyro_tester/gyro_tester.sdk -hwspec C:/Docs/gyro_tester/gyro_tester.sdk/design_2_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Docs/gyro_tester/gyro_tester.sdk -hwspec C:/Docs/gyro_tester/gyro_tester.sdk/design_2_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Docs/gyro_tester/gyro_tester.sdk -hwspec C:/Docs/gyro_tester/gyro_tester.sdk/design_2_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Docs/gyro_tester/gyro_tester.sdk -hwspec C:/Docs/gyro_tester/gyro_tester.sdk/design_2_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Docs/gyro_tester/gyro_tester.sdk -hwspec C:/Docs/gyro_tester/gyro_tester.sdk/design_2_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Docs/gyro_tester/gyro_tester.sdk -hwspec C:/Docs/gyro_tester/gyro_tester.sdk/design_2_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name BiDirChannels_v1_0_project -directory C:/Docs/gyro_tester/gyro_tester.tmp/BiDirChannels_v1_0_project c:/Docs/initial_gyro_tester_experiments/ip_repo/BiDirChannels_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1341.895 ; gain = 4.398
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Docs/initial_gyro_tester_experiments/ip_repo/BiDirChannels_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/axis_stream_fifo_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/axis_GYRO_Streaming_FIFO_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/axi_gyro_hsi_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/SPI_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/axi4_pl_interrupt_generator_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1341.895 ; gain = 4.398
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Fri May 17 20:12:22 2019] Launched synth_1...
Run output will be captured here: c:/docs/gyro_tester/gyro_tester.tmp/bidirchannels_v1_0_project/BiDirChannels_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

ipx::unload_core c:/Docs/initial_gyro_tester_experiments/ip_repo/BiDirChannels_1.0/component.xml
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 17 20:13:06 2019...
