INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/ALUController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/Instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/Processor/Processor.srcs/sim_1/new/tb_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
