

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_115_17'
================================================================
* Date:           Sun Feb  5 16:54:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  42.557 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      542|      542|  32.520 us|  32.520 us|  542|  542|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance    | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dot_fu_215  |dot    |        7|        7|  0.420 us|  0.420 us|    3|    3|      yes|
        +----------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_115_17  |      540|      540|        91|         90|          1|     6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     8|        -|       -|    -|
|Expression           |        -|     -|        0|   20970|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    25|      363|   12532|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     772|    -|
|Register             |        -|     -|     2759|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    33|     3122|   34274|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       7|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+-------------------------------+---------+----+-----+-------+-----+
    |               Instance              |             Module            | BRAM_18K| DSP|  FF |  LUT  | URAM|
    +-------------------------------------+-------------------------------+---------+----+-----+-------+-----+
    |dmul_64ns_64ns_64_1_max_dsp_1_U1181  |dmul_64ns_64ns_64_1_max_dsp_1  |        0|   8|    0|    106|    0|
    |grp_dot_fu_215                       |dot                            |        0|  17|  363|  12426|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+-------+-----+
    |Total                                |                               |        0|  25|  363|  12532|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+-------+-----+

    * DSP: 
    +--------------------------------+--------------------------+-----------+
    |            Instance            |          Module          | Expression|
    +--------------------------------+--------------------------+-----------+
    |mul_mul_13ns_14ns_27_4_1_U1182  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1184  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1185  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1186  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1187  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1188  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1189  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1183   |mul_mul_9ns_10ns_19_4_1   |    i0 * i1|
    +--------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln115_fu_247_p2     |         +|   0|  0|    10|           3|           1|
    |add_ln117_1_fu_283_p2   |         +|   0|  0|    20|          13|          13|
    |add_ln117_2_fu_273_p2   |         +|   0|  0|    16|           9|           9|
    |add_ln117_3_fu_356_p2   |         +|   0|  0|    17|          10|          10|
    |add_ln117_4_fu_442_p2   |         +|   0|  0|    17|          11|          11|
    |add_ln117_5_fu_448_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln117_6_fu_458_p2   |         +|   0|  0|    18|          11|          11|
    |add_ln117_fu_330_p2     |         +|   0|  0|    19|          12|          12|
    |add_ln118_1_fu_496_p2   |         +|   0|  0|    13|           6|           6|
    |add_ln118_2_fu_532_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln118_3_fu_538_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln118_fu_950_p2     |         +|   0|  0|    19|          12|          12|
    |add_ln119_1_fu_1025_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln119_2_fu_1030_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln119_3_fu_617_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln119_4_fu_611_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln119_fu_341_p2     |         +|   0|  0|    20|          13|          13|
    |add_ln120_1_fu_474_p2   |         +|   0|  0|    20|          13|          13|
    |add_ln120_2_fu_1035_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln120_3_fu_1040_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln120_4_fu_696_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln120_5_fu_690_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln120_fu_1176_p2    |         +|   0|  0|    19|          12|          12|
    |add_ln121_1_fu_1045_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln121_2_fu_1050_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln121_3_fu_769_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln121_4_fu_775_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln121_fu_553_p2     |         +|   0|  0|    20|          13|          13|
    |add_ln122_1_fu_1055_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln122_2_fu_1060_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln122_3_fu_886_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln122_4_fu_881_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln122_fu_632_p2     |         +|   0|  0|    20|          13|          13|
    |add_ln123_2_fu_711_p2   |         +|   0|  0|    20|          13|          13|
    |add_ln123_3_fu_1065_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln123_4_fu_1070_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln123_5_fu_956_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln123_6_fu_961_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln123_fu_1283_p2    |         +|   0|  0|    19|          12|          12|
    |add_ln124_fu_1331_p2    |         +|   0|  0|    14|           7|           1|
    |add_ln125_fu_1355_p2    |         +|   0|  0|    13|           6|           6|
    |add_ln126_1_fu_1075_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln126_2_fu_1080_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln126_3_fu_1090_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln126_4_fu_1085_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln126_fu_790_p2     |         +|   0|  0|    20|          13|          13|
    |empty_1892_fu_526_p2    |         -|   0|  0|    17|          10|          10|
    |sub_ln117_1_fu_430_p2   |         -|   0|  0|    17|          11|          11|
    |sub_ln117_2_fu_436_p2   |         -|   0|  0|    18|          10|          10|
    |sub_ln117_fu_320_p2     |         -|   0|  0|    16|           9|           9|
    |sub_ln119_fu_605_p2     |         -|   0|  0|    17|          10|          10|
    |sub_ln120_fu_684_p2     |         -|   0|  0|    17|          10|          10|
    |sub_ln121_fu_763_p2     |         -|   0|  0|    17|          10|          10|
    |sub_ln122_fu_871_p2     |         -|   0|  0|    17|          10|          10|
    |sub_ln123_fu_944_p2     |         -|   0|  0|    17|          10|          10|
    |sub_ln126_fu_1019_p2    |         -|   0|  0|    17|          10|          10|
    |icmp_ln115_fu_241_p2    |      icmp|   0|  0|     8|           3|           3|
    |shl_ln117_1_fu_822_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln117_fu_468_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln118_1_fu_1136_p2  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln118_fu_547_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln119_1_fu_1166_p2  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln119_fu_626_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln120_1_fu_1209_p2  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln120_fu_705_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln121_2_fu_1243_p2  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln121_fu_784_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln122_1_fu_1273_p2  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln122_fu_895_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln123_1_fu_1316_p2  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln123_fu_970_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln124_fu_1341_p2    |       shl|   0|  0|  1865|         448|         448|
    |shl_ln125_fu_1369_p2    |       shl|   0|  0|  1865|         448|         448|
    |shl_ln126_1_fu_1398_p2  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln126_fu_1099_p2    |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0| 20970|        5120|        5497|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  448|         91|    1|         91|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_175       |    9|          2|    3|          6|
    |epnp_address0                |   65|         12|    8|         96|
    |epnp_ce0                     |   14|          3|    1|          3|
    |epnp_ce1                     |    9|          2|    1|          2|
    |epnp_d0                      |   59|         11|  448|       4928|
    |epnp_we0                     |   49|          9|   56|        504|
    |grp_dot_fu_215_v1            |   31|          6|   12|         72|
    |grp_dot_fu_215_v2            |   43|          8|   12|         96|
    |i_fu_136                     |    9|          2|    3|          6|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  772|        154|  549|       5812|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |add_ln117_2_reg_1496         |    5|   0|    9|          4|
    |add_ln117_4_reg_1568         |    8|   0|   11|          3|
    |add_ln117_reg_1525           |    9|   0|   12|          3|
    |add_ln118_1_reg_1588         |    6|   0|    6|          0|
    |add_ln118_3_reg_1593         |    7|   0|   10|          3|
    |add_ln118_reg_1705           |    9|   0|   12|          3|
    |add_ln119_2_reg_1727         |    7|   0|   10|          3|
    |add_ln120_3_reg_1732         |    7|   0|   10|          3|
    |add_ln120_reg_1772           |    9|   0|   12|          3|
    |add_ln121_2_reg_1737         |    7|   0|   10|          3|
    |add_ln122_2_reg_1742         |    7|   0|   10|          3|
    |add_ln123_4_reg_1747         |    7|   0|   10|          3|
    |add_ln123_reg_1783           |    9|   0|   12|          3|
    |add_ln126_2_reg_1752         |    7|   0|   10|          3|
    |ap_CS_fsm                    |   90|   0|   90|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |grp_dot_fu_215_ap_start_reg  |    1|   0|    1|          0|
    |i_175_reg_1486               |    3|   0|    3|          0|
    |i_fu_136                     |    3|   0|    3|          0|
    |icmp_ln115_reg_1492          |    1|   0|    1|          0|
    |reg_228                      |   64|   0|   64|          0|
    |sext_ln117_reg_1518          |    9|   0|   12|          3|
    |shl_ln117_1_reg_1673         |  448|   0|  448|          0|
    |shl_ln117_reg_1573           |   56|   0|   56|          0|
    |shl_ln118_reg_1598           |   56|   0|   56|          0|
    |shl_ln119_1_reg_1767         |  448|   0|  448|          0|
    |shl_ln119_reg_1618           |   56|   0|   56|          0|
    |shl_ln120_reg_1638           |   56|   0|   56|          0|
    |shl_ln121_reg_1658           |   56|   0|   56|          0|
    |shl_ln122_1_reg_1778         |  448|   0|  448|          0|
    |shl_ln122_reg_1689           |   56|   0|   56|          0|
    |shl_ln123_reg_1711           |   56|   0|   56|          0|
    |shl_ln126_1_reg_1789         |  448|   0|  448|          0|
    |shl_ln126_reg_1757           |   56|   0|   56|          0|
    |sub_ln119_reg_1613           |    7|   0|   10|          3|
    |sub_ln120_reg_1633           |    7|   0|   10|          3|
    |sub_ln121_reg_1653           |    7|   0|   10|          3|
    |sub_ln122_reg_1683           |    7|   0|   10|          3|
    |sub_ln123_reg_1699           |    7|   0|   10|          3|
    |sub_ln126_reg_1721           |    7|   0|   10|          3|
    |tmp_1315_reg_1558            |    8|   0|    8|          0|
    |tmp_1316_reg_1608            |    8|   0|    8|          0|
    |tmp_1317_reg_1628            |    8|   0|    8|          0|
    |tmp_1318_reg_1648            |    8|   0|    8|          0|
    |tmp_1319_reg_1678            |    8|   0|    8|          0|
    |tmp_1320_reg_1694            |    8|   0|    8|          0|
    |tmp_1321_reg_1716            |    8|   0|    8|          0|
    |trunc_ln_reg_1563            |    7|   0|    7|          0|
    |zext_ln117_10_reg_1668       |   61|   0|  448|        387|
    |zext_ln117_4_reg_1541        |    5|   0|   10|          5|
    |zext_ln117_5_reg_1503        |    5|   0|   13|          8|
    |zext_ln118_1_reg_1583        |    4|   0|    6|          2|
    |zext_ln118_3_reg_1762        |   61|   0|  448|        387|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        | 2759|   0| 3609|        850|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_115_17|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_115_17|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_115_17|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_115_17|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_115_17|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_115_17|  return value|
|epnp_address0  |  out|    8|   ap_memory|                                  epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                                  epnp|         array|
|epnp_we0       |  out|   56|   ap_memory|                                  epnp|         array|
|epnp_d0        |  out|  448|   ap_memory|                                  epnp|         array|
|epnp_q0        |   in|  448|   ap_memory|                                  epnp|         array|
|epnp_address1  |  out|    8|   ap_memory|                                  epnp|         array|
|epnp_ce1       |  out|    1|   ap_memory|                                  epnp|         array|
|epnp_q1        |   in|  448|   ap_memory|                                  epnp|         array|
+---------------+-----+-----+------------+--------------------------------------+--------------+

