Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clkcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clktop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clktop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-756] identifier numfrom is used before its declaration [C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/top.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
