

================================================================
== Vivado HLS Report for 'poly6'
================================================================
* Date:           Mon Apr 27 12:14:47 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.678|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  40202|  40202|  40202|  40202|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  40200|  40200|       402|          -|          -|   100|    no    |
        | + Loop 1.1  |    400|    400|         4|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %a) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %b) nounwind, !map !13"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %c) nounwind, !map !17"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !21"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 0" [poly6.cpp:3]   --->   Operation 12 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !25"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @poly6_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.60ns)   --->   "br label %.loopexit" [poly6.cpp:10]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.59ns)   --->   "%icmp_ln10 = icmp eq i7 %i_0, -28" [poly6.cpp:10]   --->   Operation 17 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [poly6.cpp:10]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %.preheader.preheader" [poly6.cpp:10]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.60ns)   --->   "br label %.preheader" [poly6.cpp:12]   --->   Operation 21 'br' <Predicate = (!icmp_ln10)> <Delay = 0.60>
ST_2 : Operation 22 [2/2] (1.15ns)   --->   "%v = load i32* %out_addr, align 4" [poly6.cpp:40]   --->   Operation 22 'load' 'v' <Predicate = (icmp_ln10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ %k, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 23 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.59ns)   --->   "%icmp_ln12 = icmp eq i7 %k_0, -28" [poly6.cpp:12]   --->   Operation 24 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 25 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.40ns)   --->   "%k = add i7 %k_0, 1" [poly6.cpp:12]   --->   Operation 26 'add' 'k' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %.loopexit.loopexit, label %1" [poly6.cpp:12]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %k_0 to i64" [poly6.cpp:13]   --->   Operation 28 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [100 x i16]* %b, i64 0, i64 %zext_ln13" [poly6.cpp:13]   --->   Operation 29 'getelementptr' 'b_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.15ns)   --->   "%b_load = load i16* %b_addr, align 2" [poly6.cpp:13]   --->   Operation 30 'load' 'b_load' <Predicate = (!icmp_ln12)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [100 x i16]* %c, i64 0, i64 %zext_ln13" [poly6.cpp:13]   --->   Operation 31 'getelementptr' 'c_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (1.15ns)   --->   "%c_load = load i16* %c_addr, align 2" [poly6.cpp:13]   --->   Operation 32 'load' 'c_load' <Predicate = (!icmp_ln12)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 33 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.59>
ST_4 : Operation 34 [1/2] (1.15ns)   --->   "%b_load = load i16* %b_addr, align 2" [poly6.cpp:13]   --->   Operation 34 'load' 'b_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i16 %b_load to i32" [poly6.cpp:13]   --->   Operation 35 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (1.15ns)   --->   "%c_load = load i16* %c_addr, align 2" [poly6.cpp:13]   --->   Operation 36 'load' 'c_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i16 %c_load to i32" [poly6.cpp:13]   --->   Operation 37 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln13_3 = sext i16 %c_load to i23" [poly6.cpp:13]   --->   Operation 38 'sext' 'sext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln13_4 = sext i16 %c_load to i17" [poly6.cpp:13]   --->   Operation 39 'sext' 'sext_ln13_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln13_5 = sext i16 %c_load to i28" [poly6.cpp:13]   --->   Operation 40 'sext' 'sext_ln13_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln13_6 = sext i16 %c_load to i25" [poly6.cpp:13]   --->   Operation 41 'sext' 'sext_ln13_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %b_load, i3 0)" [poly6.cpp:13]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln13_7 = sext i19 %shl_ln to i20" [poly6.cpp:13]   --->   Operation 43 'sext' 'sext_ln13_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.56ns)   --->   "%tmp = add i20 %sext_ln13_7, 126144" [poly6.cpp:13]   --->   Operation 44 'add' 'tmp' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_cast = sext i20 %tmp to i32" [poly6.cpp:13]   --->   Operation 45 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.49ns) (grouped into DSP with root node tmp12)   --->   "%mul_ln13 = mul i32 %sext_ln13, %tmp_cast" [poly6.cpp:13]   --->   Operation 46 'mul' 'mul_ln13' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [100 x i16]* %a, i64 0, i64 %zext_ln13" [poly6.cpp:13]   --->   Operation 47 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [poly6.cpp:13]   --->   Operation 48 'load' 'a_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %b_load, i1 false)" [poly6.cpp:13]   --->   Operation 49 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl11_cast = sext i17 %p_shl to i18" [poly6.cpp:13]   --->   Operation 50 'sext' 'p_shl11_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.59ns)   --->   "%add_ln13_10 = add i18 %p_shl11_cast, -432" [poly6.cpp:13]   --->   Operation 51 'add' 'add_ln13_10' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln13_8 = sext i18 %add_ln13_10 to i20" [poly6.cpp:13]   --->   Operation 52 'sext' 'sext_ln13_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.56ns)   --->   "%add_ln13 = add i20 %sext_ln13_7, %sext_ln13_8" [poly6.cpp:13]   --->   Operation 53 'add' 'add_ln13' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln13_9 = sext i20 %add_ln13 to i32" [poly6.cpp:13]   --->   Operation 54 'sext' 'sext_ln13_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln13_1 = mul i32 %sext_ln13, %sext_ln13" [poly6.cpp:13]   --->   Operation 55 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (3.17ns)   --->   "%mul_ln13_2 = mul i32 %sext_ln13_9, %mul_ln13_1" [poly6.cpp:13]   --->   Operation 56 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.49ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i25 %sext_ln13_6, 414" [poly6.cpp:13]   --->   Operation 57 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln13_1 = add i25 %mul_ln13_3, -20736" [poly6.cpp:13]   --->   Operation 58 'add' 'add_ln13_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln13_10 = sext i25 %add_ln13_1 to i32" [poly6.cpp:13]   --->   Operation 59 'sext' 'sext_ln13_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.49ns) (grouped into DSP with root node add_ln13_2)   --->   "%mul_ln13_4 = mul i28 %sext_ln13_5, 3456" [poly6.cpp:13]   --->   Operation 60 'mul' 'mul_ln13_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln13_2 = add i28 %mul_ln13_4, -1492992" [poly6.cpp:13]   --->   Operation 61 'add' 'add_ln13_2' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln13_11 = sext i28 %add_ln13_2 to i32" [poly6.cpp:13]   --->   Operation 62 'sext' 'sext_ln13_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into DSP with root node add_ln13_5)   --->   "%add_ln13_3 = add i17 %sext_ln13_4, -32" [poly6.cpp:13]   --->   Operation 63 'add' 'add_ln13_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into DSP with root node add_ln13_5)   --->   "%sext_ln13_12 = sext i17 %add_ln13_3 to i32" [poly6.cpp:13]   --->   Operation 64 'sext' 'sext_ln13_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.49ns) (grouped into DSP with root node add_ln13_5)   --->   "%mul_ln13_5 = mul nsw i32 %sext_ln13, %sext_ln13_12" [poly6.cpp:13]   --->   Operation 65 'mul' 'mul_ln13_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into DSP with root node mul_ln13_6)   --->   "%add_ln13_4 = add i17 %sext_ln13_4, -72" [poly6.cpp:13]   --->   Operation 66 'add' 'add_ln13_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into DSP with root node mul_ln13_6)   --->   "%sext_ln13_13 = sext i17 %add_ln13_4 to i32" [poly6.cpp:13]   --->   Operation 67 'sext' 'sext_ln13_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln13_6 = mul nsw i32 %sext_ln13_1, %sext_ln13_13" [poly6.cpp:13]   --->   Operation 68 'mul' 'mul_ln13_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln13_5 = add nsw i32 %mul_ln13_6, %mul_ln13_5" [poly6.cpp:13]   --->   Operation 69 'add' 'add_ln13_5' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.49ns) (grouped into DSP with root node add_ln13_6)   --->   "%mul_ln13_8 = mul i23 %sext_ln13_3, 87" [poly6.cpp:13]   --->   Operation 70 'mul' 'mul_ln13_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln13_6 = add i23 %mul_ln13_8, 2592" [poly6.cpp:13]   --->   Operation 71 'add' 'add_ln13_6' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln13_14 = sext i23 %add_ln13_6 to i32" [poly6.cpp:13]   --->   Operation 72 'sext' 'sext_ln13_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into DSP with root node add_ln13_8)   --->   "%add_ln13_7 = add i17 %sext_ln13_4, -864" [poly6.cpp:13]   --->   Operation 73 'add' 'add_ln13_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node add_ln13_8)   --->   "%sext_ln13_15 = sext i17 %add_ln13_7 to i32" [poly6.cpp:13]   --->   Operation 74 'sext' 'sext_ln13_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.49ns) (grouped into DSP with root node add_ln13_8)   --->   "%mul_ln13_9 = mul nsw i32 %sext_ln13_1, %sext_ln13_15" [poly6.cpp:13]   --->   Operation 75 'mul' 'mul_ln13_9' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln13_8 = add nsw i32 %mul_ln13_9, -186624" [poly6.cpp:13]   --->   Operation 76 'add' 'add_ln13_8' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (0.66ns)   --->   "%sub_ln13 = sub i32 %add_ln13_8, %sext_ln13_14" [poly6.cpp:13]   --->   Operation 77 'sub' 'sub_ln13' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln13_1 = sub i32 %mul_ln13_2, %sext_ln13_11" [poly6.cpp:13]   --->   Operation 78 'sub' 'sub_ln13_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln13_2 = sub i32 %sub_ln13_1, %sext_ln13_10" [poly6.cpp:13]   --->   Operation 79 'sub' 'sub_ln13_2' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (2.03ns) (root node of the DSP)   --->   "%tmp12 = add i32 %mul_ln13, 2985984" [poly6.cpp:13]   --->   Operation 80 'add' 'tmp12' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.67>
ST_5 : Operation 81 [1/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [poly6.cpp:13]   --->   Operation 81 'load' 'a_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i16 %a_load to i32" [poly6.cpp:13]   --->   Operation 82 'sext' 'sext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (3.17ns)   --->   "%mul_ln13_7 = mul i32 %add_ln13_5, %mul_ln13_1" [poly6.cpp:13]   --->   Operation 83 'mul' 'mul_ln13_7' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (3.17ns)   --->   "%mul_ln13_10 = mul i32 %sext_ln13_1, %sub_ln13" [poly6.cpp:13]   --->   Operation 84 'mul' 'mul_ln13_10' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.66ns)   --->   "%add_ln13_9 = add i32 %mul_ln13_10, %mul_ln13_7" [poly6.cpp:13]   --->   Operation 85 'add' 'add_ln13_9' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (3.17ns)   --->   "%mul_ln13_11 = mul nsw i32 %sext_ln13_2, %add_ln13_9" [poly6.cpp:13]   --->   Operation 86 'mul' 'mul_ln13_11' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (3.17ns)   --->   "%mul_ln13_12 = mul i32 %sext_ln13_1, %sub_ln13_2" [poly6.cpp:13]   --->   Operation 87 'mul' 'mul_ln13_12' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.66ns)   --->   "%sub_ln13_3 = sub i32 %mul_ln13_12, %mul_ln13_11" [poly6.cpp:13]   --->   Operation 88 'sub' 'sub_ln13_3' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (3.17ns)   --->   "%tmp13 = mul i32 %sext_ln13_1, %tmp12" [poly6.cpp:13]   --->   Operation 89 'mul' 'tmp13' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.99>
ST_6 : Operation 90 [1/1] (3.17ns)   --->   "%mul_ln13_13 = mul nsw i32 %sext_ln13_2, %sub_ln13_3" [poly6.cpp:13]   --->   Operation 90 'mul' 'mul_ln13_13' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.66ns)   --->   "%sub_ln13_4 = sub i32 %tmp13, %mul_ln13_13" [poly6.cpp:13]   --->   Operation 91 'sub' 'sub_ln13_4' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln13" [poly6.cpp:13]   --->   Operation 92 'getelementptr' 'out_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.15ns)   --->   "store i32 %sub_ln13_4, i32* %out_addr_1, align 4" [poly6.cpp:13]   --->   Operation 93 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader" [poly6.cpp:12]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.15>
ST_7 : Operation 95 [1/2] (1.15ns)   --->   "%v = load i32* %out_addr, align 4" [poly6.cpp:40]   --->   Operation 95 'load' 'v' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "ret i32 %v" [poly6.cpp:47]   --->   Operation 96 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
out_addr          (getelementptr    ) [ 00111111]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
br_ln10           (br               ) [ 01111110]
i_0               (phi              ) [ 00100000]
icmp_ln10         (icmp             ) [ 00111110]
empty             (speclooptripcount) [ 00000000]
i                 (add              ) [ 01111110]
br_ln10           (br               ) [ 00000000]
br_ln12           (br               ) [ 00111110]
k_0               (phi              ) [ 00010000]
icmp_ln12         (icmp             ) [ 00111110]
empty_2           (speclooptripcount) [ 00000000]
k                 (add              ) [ 00111110]
br_ln12           (br               ) [ 00000000]
zext_ln13         (zext             ) [ 00001110]
b_addr            (getelementptr    ) [ 00001000]
c_addr            (getelementptr    ) [ 00001000]
br_ln0            (br               ) [ 01111110]
b_load            (load             ) [ 00000000]
sext_ln13         (sext             ) [ 00000000]
c_load            (load             ) [ 00000000]
sext_ln13_1       (sext             ) [ 00000100]
sext_ln13_3       (sext             ) [ 00000000]
sext_ln13_4       (sext             ) [ 00000000]
sext_ln13_5       (sext             ) [ 00000000]
sext_ln13_6       (sext             ) [ 00000000]
shl_ln            (bitconcatenate   ) [ 00000000]
sext_ln13_7       (sext             ) [ 00000000]
tmp               (add              ) [ 00000000]
tmp_cast          (sext             ) [ 00000000]
mul_ln13          (mul              ) [ 00000000]
a_addr            (getelementptr    ) [ 00000100]
p_shl             (bitconcatenate   ) [ 00000000]
p_shl11_cast      (sext             ) [ 00000000]
add_ln13_10       (add              ) [ 00000000]
sext_ln13_8       (sext             ) [ 00000000]
add_ln13          (add              ) [ 00000000]
sext_ln13_9       (sext             ) [ 00000000]
mul_ln13_1        (mul              ) [ 00000100]
mul_ln13_2        (mul              ) [ 00000000]
mul_ln13_3        (mul              ) [ 00000000]
add_ln13_1        (add              ) [ 00000000]
sext_ln13_10      (sext             ) [ 00000000]
mul_ln13_4        (mul              ) [ 00000000]
add_ln13_2        (add              ) [ 00000000]
sext_ln13_11      (sext             ) [ 00000000]
add_ln13_3        (add              ) [ 00000000]
sext_ln13_12      (sext             ) [ 00000000]
mul_ln13_5        (mul              ) [ 00000000]
add_ln13_4        (add              ) [ 00000000]
sext_ln13_13      (sext             ) [ 00000000]
mul_ln13_6        (mul              ) [ 00000000]
add_ln13_5        (add              ) [ 00000100]
mul_ln13_8        (mul              ) [ 00000000]
add_ln13_6        (add              ) [ 00000000]
sext_ln13_14      (sext             ) [ 00000000]
add_ln13_7        (add              ) [ 00000000]
sext_ln13_15      (sext             ) [ 00000000]
mul_ln13_9        (mul              ) [ 00000000]
add_ln13_8        (add              ) [ 00000000]
sub_ln13          (sub              ) [ 00000100]
sub_ln13_1        (sub              ) [ 00000000]
sub_ln13_2        (sub              ) [ 00000100]
tmp12             (add              ) [ 00000100]
a_load            (load             ) [ 00000000]
sext_ln13_2       (sext             ) [ 00000010]
mul_ln13_7        (mul              ) [ 00000000]
mul_ln13_10       (mul              ) [ 00000000]
add_ln13_9        (add              ) [ 00000000]
mul_ln13_11       (mul              ) [ 00000000]
mul_ln13_12       (mul              ) [ 00000000]
sub_ln13_3        (sub              ) [ 00000010]
tmp13             (mul              ) [ 00000010]
mul_ln13_13       (mul              ) [ 00000000]
sub_ln13_4        (sub              ) [ 00000000]
out_addr_1        (getelementptr    ) [ 00000000]
store_ln13        (store            ) [ 00000000]
br_ln12           (br               ) [ 00111110]
v                 (load             ) [ 00000000]
ret_ln47          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly6_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="out_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v/2 store_ln13/6 "/>
</bind>
</comp>

<comp id="75" class="1004" name="b_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="7" slack="0"/>
<pin id="79" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="c_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="7" slack="0"/>
<pin id="92" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="a_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="7" slack="1"/>
<pin id="105" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="out_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="7" slack="3"/>
<pin id="118" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/6 "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="1"/>
<pin id="124" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_0_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="7" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="k_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="1"/>
<pin id="135" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="k_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln10_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln12_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="k_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln13_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sext_ln13_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sext_ln13_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sext_ln13_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_3/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln13_4_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_4/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sext_ln13_5_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_5/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sext_ln13_6_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_6/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="shl_ln_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="19" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln13_7_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="19" slack="0"/>
<pin id="208" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_7/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="19" slack="0"/>
<pin id="212" dir="0" index="1" bw="18" slack="0"/>
<pin id="213" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="20" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_shl_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="17" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_shl11_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="17" slack="0"/>
<pin id="230" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl11_cast/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln13_10_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="17" slack="0"/>
<pin id="234" dir="0" index="1" bw="10" slack="0"/>
<pin id="235" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_10/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln13_8_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="18" slack="0"/>
<pin id="240" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_8/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln13_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="19" slack="0"/>
<pin id="244" dir="0" index="1" bw="18" slack="0"/>
<pin id="245" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sext_ln13_9_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="20" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_9/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mul_ln13_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="20" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_2/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln13_10_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="25" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_10/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln13_11_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="28" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_11/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln13_14_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="23" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_14/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sub_ln13_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="23" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sub_ln13_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="28" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13_1/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sub_ln13_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="25" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13_2/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sext_ln13_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_2/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="mul_ln13_7_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="0" index="1" bw="32" slack="1"/>
<pin id="290" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_7/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="mul_ln13_10_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="1"/>
<pin id="293" dir="0" index="1" bw="32" slack="1"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_10/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln13_9_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_9/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="mul_ln13_11_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_11/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="mul_ln13_12_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="1"/>
<pin id="309" dir="0" index="1" bw="32" slack="1"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_12/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sub_ln13_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13_3/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp13_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="1"/>
<pin id="319" dir="0" index="1" bw="32" slack="1"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp13/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="mul_ln13_13_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="1"/>
<pin id="323" dir="0" index="1" bw="32" slack="1"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_13/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sub_ln13_4_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13_4/6 "/>
</bind>
</comp>

<comp id="331" class="1007" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="20" slack="0"/>
<pin id="334" dir="0" index="2" bw="32" slack="0"/>
<pin id="335" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13/4 tmp12/4 "/>
</bind>
</comp>

<comp id="339" class="1007" name="mul_ln13_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_1/4 "/>
</bind>
</comp>

<comp id="346" class="1007" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="25" slack="0"/>
<pin id="349" dir="0" index="2" bw="25" slack="0"/>
<pin id="350" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_3/4 add_ln13_1/4 "/>
</bind>
</comp>

<comp id="355" class="1007" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="28" slack="0"/>
<pin id="358" dir="0" index="2" bw="28" slack="0"/>
<pin id="359" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_4/4 add_ln13_2/4 "/>
</bind>
</comp>

<comp id="364" class="1007" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="17" slack="0"/>
<pin id="367" dir="0" index="2" bw="16" slack="0"/>
<pin id="368" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln13_3/4 sext_ln13_12/4 mul_ln13_5/4 add_ln13_5/4 "/>
</bind>
</comp>

<comp id="373" class="1007" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="17" slack="0"/>
<pin id="376" dir="0" index="2" bw="16" slack="0"/>
<pin id="377" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln13_4/4 sext_ln13_13/4 mul_ln13_6/4 "/>
</bind>
</comp>

<comp id="382" class="1007" name="grp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="23" slack="0"/>
<pin id="385" dir="0" index="2" bw="23" slack="0"/>
<pin id="386" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_8/4 add_ln13_6/4 "/>
</bind>
</comp>

<comp id="391" class="1007" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="17" slack="0"/>
<pin id="394" dir="0" index="2" bw="16" slack="0"/>
<pin id="395" dir="0" index="3" bw="32" slack="0"/>
<pin id="396" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln13_7/4 sext_ln13_15/4 mul_ln13_9/4 add_ln13_8/4 "/>
</bind>
</comp>

<comp id="402" class="1005" name="out_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="1"/>
<pin id="404" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="410" class="1005" name="i_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="7" slack="0"/>
<pin id="412" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="418" class="1005" name="k_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="423" class="1005" name="zext_ln13_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="429" class="1005" name="b_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="1"/>
<pin id="431" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="c_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="1"/>
<pin id="436" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="sext_ln13_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_1 "/>
</bind>
</comp>

<comp id="446" class="1005" name="a_addr_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="1"/>
<pin id="448" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="mul_ln13_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="add_ln13_5_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_5 "/>
</bind>
</comp>

<comp id="461" class="1005" name="sub_ln13_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13 "/>
</bind>
</comp>

<comp id="466" class="1005" name="sub_ln13_2_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13_2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="tmp12_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp12 "/>
</bind>
</comp>

<comp id="476" class="1005" name="sext_ln13_2_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_2 "/>
</bind>
</comp>

<comp id="481" class="1005" name="sub_ln13_3_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13_3 "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp13_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="126" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="126" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="137" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="137" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="137" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="177"><net_src comp="82" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="95" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="95" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="95" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="95" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="95" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="82" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="82" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="206" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="252" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="260" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="257" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="108" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="287" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="283" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="301" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="329"><net_src comp="321" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="330"><net_src comp="325" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="336"><net_src comp="174" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="216" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="60" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="174" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="174" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="345"><net_src comp="339" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="351"><net_src comp="194" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="354"><net_src comp="346" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="360"><net_src comp="190" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="363"><net_src comp="355" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="370"><net_src comp="186" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="174" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="378"><net_src comp="186" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="50" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="178" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="381"><net_src comp="373" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="387"><net_src comp="182" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="52" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="54" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="390"><net_src comp="382" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="397"><net_src comp="186" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="56" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="178" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="58" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="401"><net_src comp="391" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="405"><net_src comp="62" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="413"><net_src comp="150" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="421"><net_src comp="162" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="426"><net_src comp="168" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="432"><net_src comp="75" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="437"><net_src comp="88" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="442"><net_src comp="178" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="449"><net_src comp="101" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="454"><net_src comp="339" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="459"><net_src comp="364" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="464"><net_src comp="266" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="469"><net_src comp="277" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="474"><net_src comp="331" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="479"><net_src comp="283" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="484"><net_src comp="311" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="489"><net_src comp="317" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="325" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {6 }
 - Input state : 
	Port: poly6 : a | {4 5 }
	Port: poly6 : b | {3 4 }
	Port: poly6 : c | {3 4 }
	Port: poly6 : out_r | {2 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		i : 1
		br_ln10 : 2
	State 3
		icmp_ln12 : 1
		k : 1
		br_ln12 : 2
		zext_ln13 : 1
		b_addr : 2
		b_load : 3
		c_addr : 2
		c_load : 3
	State 4
		sext_ln13 : 1
		sext_ln13_1 : 1
		sext_ln13_3 : 1
		sext_ln13_4 : 1
		sext_ln13_5 : 1
		sext_ln13_6 : 1
		shl_ln : 1
		sext_ln13_7 : 2
		tmp : 3
		tmp_cast : 4
		mul_ln13 : 5
		a_load : 1
		p_shl : 1
		p_shl11_cast : 2
		add_ln13_10 : 3
		sext_ln13_8 : 4
		add_ln13 : 5
		sext_ln13_9 : 6
		mul_ln13_1 : 2
		mul_ln13_2 : 7
		mul_ln13_3 : 2
		add_ln13_1 : 3
		sext_ln13_10 : 4
		mul_ln13_4 : 2
		add_ln13_2 : 3
		sext_ln13_11 : 4
		add_ln13_3 : 2
		sext_ln13_12 : 3
		mul_ln13_5 : 4
		add_ln13_4 : 2
		sext_ln13_13 : 3
		mul_ln13_6 : 4
		add_ln13_5 : 5
		mul_ln13_8 : 2
		add_ln13_6 : 3
		sext_ln13_14 : 4
		add_ln13_7 : 2
		sext_ln13_15 : 3
		mul_ln13_9 : 4
		add_ln13_8 : 5
		sub_ln13 : 6
		sub_ln13_1 : 8
		sub_ln13_2 : 9
		tmp12 : 6
	State 5
		sext_ln13_2 : 1
		add_ln13_9 : 1
		mul_ln13_11 : 2
		sub_ln13_3 : 3
	State 6
		sub_ln13_4 : 1
		store_ln13 : 2
	State 7
		ret_ln47 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln13_fu_266   |    0    |    0    |    32   |
|          |  sub_ln13_1_fu_271  |    0    |    0    |    32   |
|    sub   |  sub_ln13_2_fu_277  |    0    |    0    |    32   |
|          |  sub_ln13_3_fu_311  |    0    |    0    |    32   |
|          |  sub_ln13_4_fu_325  |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |  mul_ln13_2_fu_252  |    2    |    0    |    20   |
|          |  mul_ln13_7_fu_287  |    3    |    0    |    20   |
|          |  mul_ln13_10_fu_291 |    2    |    0    |    20   |
|    mul   |  mul_ln13_11_fu_301 |    2    |    0    |    20   |
|          |  mul_ln13_12_fu_307 |    2    |    0    |    20   |
|          |     tmp13_fu_317    |    2    |    0    |    20   |
|          |  mul_ln13_13_fu_321 |    2    |    0    |    20   |
|          |  mul_ln13_1_fu_339  |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_150      |    0    |    0    |    7    |
|          |       k_fu_162      |    0    |    0    |    7    |
|    add   |      tmp_fu_210     |    0    |    0    |    19   |
|          |  add_ln13_10_fu_232 |    0    |    0    |    17   |
|          |   add_ln13_fu_242   |    0    |    0    |    19   |
|          |  add_ln13_9_fu_295  |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln10_fu_144  |    0    |    0    |    11   |
|          |   icmp_ln12_fu_156  |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_331     |    1    |    0    |    0    |
|  muladd  |      grp_fu_346     |    1    |    0    |    0    |
|          |      grp_fu_355     |    1    |    0    |    0    |
|          |      grp_fu_382     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| addmuladd|      grp_fu_364     |    1    |    0    |    0    |
|          |      grp_fu_391     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  addmul  |      grp_fu_373     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |   zext_ln13_fu_168  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln13_fu_174  |    0    |    0    |    0    |
|          |  sext_ln13_1_fu_178 |    0    |    0    |    0    |
|          |  sext_ln13_3_fu_182 |    0    |    0    |    0    |
|          |  sext_ln13_4_fu_186 |    0    |    0    |    0    |
|          |  sext_ln13_5_fu_190 |    0    |    0    |    0    |
|          |  sext_ln13_6_fu_194 |    0    |    0    |    0    |
|          |  sext_ln13_7_fu_206 |    0    |    0    |    0    |
|   sext   |   tmp_cast_fu_216   |    0    |    0    |    0    |
|          | p_shl11_cast_fu_228 |    0    |    0    |    0    |
|          |  sext_ln13_8_fu_238 |    0    |    0    |    0    |
|          |  sext_ln13_9_fu_248 |    0    |    0    |    0    |
|          | sext_ln13_10_fu_257 |    0    |    0    |    0    |
|          | sext_ln13_11_fu_260 |    0    |    0    |    0    |
|          | sext_ln13_14_fu_263 |    0    |    0    |    0    |
|          |  sext_ln13_2_fu_283 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_198    |    0    |    0    |    0    |
|          |     p_shl_fu_220    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    23   |    0    |   423   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   a_addr_reg_446  |    7   |
| add_ln13_5_reg_456|   32   |
|   b_addr_reg_429  |    7   |
|   c_addr_reg_434  |    7   |
|    i_0_reg_122    |    7   |
|     i_reg_410     |    7   |
|    k_0_reg_133    |    7   |
|     k_reg_418     |    7   |
| mul_ln13_1_reg_451|   32   |
|  out_addr_reg_402 |    7   |
|sext_ln13_1_reg_439|   32   |
|sext_ln13_2_reg_476|   32   |
| sub_ln13_2_reg_466|   32   |
| sub_ln13_3_reg_481|   32   |
|  sub_ln13_reg_461 |   32   |
|   tmp12_reg_471   |   32   |
|   tmp13_reg_486   |   32   |
| zext_ln13_reg_423 |   64   |
+-------------------+--------+
|       Total       |   408  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_70 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_82 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_95 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_108 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_364    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   ||  3.015  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   23   |    -   |    0   |   423  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |   408  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   23   |    3   |   408  |   468  |
+-----------+--------+--------+--------+--------+
