// Seed: 2367798318
module module_0 (
    input  uwire id_0,
    output wire  id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
  ;
  assign id_5 = id_4;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    output wand id_4,
    output wor id_5,
    output supply0 id_6,
    input uwire id_7,
    input tri1 id_8,
    input tri1 id_9,
    output wand id_10
    , id_13,
    output tri0 id_11
);
  assign id_6 = id_0;
  logic id_14;
  ;
  wire id_15;
  ;
  module_0 modCall_1 (
      id_8,
      id_11
  );
  assign id_15 = !id_7;
endmodule
