$date
	Sun Jun 15 15:33:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % rst $end
$scope module jk0 $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1
1%
1"
#2
0"
#3
1"
#4
0"
1$
#5
1"
#6
0"
#7
1"
#8
0"
0$
1#
#9
1!
1"
#10
0"
#11
1"
#12
0"
1$
#13
0!
1"
#14
0"
#15
1!
1"
#16
0"
0$
0#
#17
1"
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
#23
1"
#24
0"
