NAND gate with intermediate state