Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 7d22ee1eb4a94da5ab13a0d65d694390 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topper_behav xil_defaultlib.topper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jainr/OneDrive/Documents/digital lab/lab9_3_3/lab9_3_3.srcs/sources_1/imports/new/number.v" Line 1. Module number doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jainr/OneDrive/Documents/digital lab/lab9_3_3/lab9_3_3.srcs/sources_1/new/numberh1.v" Line 1. Module numberh1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jainr/OneDrive/Documents/digital lab/lab9_3_3/lab9_3_3.srcs/sources_1/imports/new/number.v" Line 1. Module number doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jainr/OneDrive/Documents/digital lab/lab9_3_3/lab9_3_3.srcs/sources_1/new/numberh1.v" Line 1. Module numberh1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jainr/OneDrive/Documents/digital lab/lab9_3_3/lab9_3_3.srcs/sources_1/imports/new/number.v" Line 1. Module number doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jainr/OneDrive/Documents/digital lab/lab9_3_3/lab9_3_3.srcs/sources_1/new/numberh1.v" Line 1. Module numberh1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jainr/OneDrive/Documents/digital lab/lab9_3_3/lab9_3_3.srcs/sources_1/imports/new/number.v" Line 1. Module number doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jainr/OneDrive/Documents/digital lab/lab9_3_3/lab9_3_3.srcs/sources_1/new/numberh1.v" Line 1. Module numberh1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pm_driver
Compiling module xil_defaultlib.loader
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.LUT
Compiling module xil_defaultlib.number
Compiling module xil_defaultlib.number1
Compiling module xil_defaultlib.numberh1
Compiling module xil_defaultlib.numberh2
Compiling module xil_defaultlib.loader_f
Compiling module xil_defaultlib.dividerHz
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bigboy
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.c_counter_binary_0_c_reg_fd_v12_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.c_counter_binary_0_c_addsub_v12_...
Compiling module xil_defaultlib.c_counter_binary_0_c_addsub_v12_...
Compiling module xil_defaultlib.c_counter_binary_0_c_addsub_v12_...
Compiling module xil_defaultlib.c_counter_binary_0_c_counter_bin...
Compiling module xil_defaultlib.c_counter_binary_0_c_counter_bin...
Compiling module xil_defaultlib.c_counter_binary_0_c_counter_bin...
Compiling module xil_defaultlib.c_counter_binary_0
Compiling module xil_defaultlib.minute_enabler
Compiling module xil_defaultlib.hour_divider
Compiling module xil_defaultlib.c_counter_binary_1_c_reg_fd_v12_...
Compiling module xil_defaultlib.c_counter_binary_1_c_addsub_v12_...
Compiling module xil_defaultlib.c_counter_binary_1_c_addsub_v12_...
Compiling module xil_defaultlib.c_counter_binary_1_c_addsub_v12_...
Compiling module xil_defaultlib.c_counter_binary_1_c_counter_bin...
Compiling module xil_defaultlib.c_counter_binary_1_c_counter_bin...
Compiling module xil_defaultlib.c_counter_binary_1_c_counter_bin...
Compiling module xil_defaultlib.c_counter_binary_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.mux_driver
Compiling module xil_defaultlib.big_mux
Compiling module xil_defaultlib.topper
Compiling module xil_defaultlib.glbl
Built simulation snapshot topper_behav
