// Seed: 1436883768
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_4, id_6, id_7;
  wire id_8;
  assign id_1 = 1;
  wire id_9;
  assign id_8 = 1'b0;
  final begin : LABEL_0
    if (id_8) id_4 <= #1 1;
    else disable id_10;
    if (1) @(posedge 1 + id_10 or posedge 1 || 1);
    else $display;
  end
  always id_4 <= "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  integer id_6 = id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
endmodule
