Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Nov  7 13:46:41 2023
| Host         : thisguy running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file master_control_sets_placed.rpt
| Design       : master
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           13 |
| No           | No                    | Yes                    |              11 |            7 |
| No           | Yes                   | No                     |             238 |           67 |
| Yes          | No                    | No                     |              74 |           30 |
| Yes          | No                    | Yes                    |              36 |            9 |
| Yes          | Yes                   | No                     |              42 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                                    Enable Signal                                    |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                  | accelerometer/spi/E[0]                                                              |                                                                       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                  | accelerometer/spi/counter_reg[0]_0[0]                                               |                                                                       |                1 |              3 |         3.00 |
|  atan/thresholds_reg[3]_i_2_n_0 |                                                                                     |                                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                  | accelerometer/spi/state_reg[2][0]                                                   |                                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                  | accelerometer/spi/toggles[4]_i_2_n_0                                                | accelerometer/spi/toggles[4]_i_1_n_0                                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                  | accelerometer/spi/state_reg[1][0]                                                   | accelerometer/spi/reset                                               |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                  | accelerometer/spi/E[1]                                                              |                                                                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                  | accelerometer/spi/out_buffer0                                                       |                                                                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                  | atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/E[0] | atan/cordic/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                  | accelerometer/spi/counter_reg[0]_0[1]                                               |                                                                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                  | accelerometer/spi/in_buffer0                                                        |                                                                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                  | accelerometer/spi/receive[7]_i_1_n_0                                                | accelerometer/spi/reset                                               |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                  |                                                                                     | accelerometer/spi/reset                                               |                7 |             11 |         1.57 |
|  clk_IBUF_BUFG                  |                                                                                     |                                                                       |               12 |             19 |         1.58 |
|  clk_IBUF_BUFG                  | accelerometer/acceleration_x[15]_i_1_n_0                                            | accelerometer/spi/reset                                               |                5 |             22 |         4.40 |
|  clk_IBUF_BUFG                  | accelerometer/spi/counter0                                                          | accelerometer/spi/switch_txrx0                                        |                8 |             29 |         3.62 |
|  clk_IBUF_BUFG                  | accelerometer/spi/busy_reg_1[0]                                                     |                                                                       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                  |                                                                                     | atan/cordic/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q |               67 |            238 |         3.55 |
+---------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+


