<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>csl_arm_r5_hard_err_cache.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_18ad31197725c195685fb1b0a3e1f6d4.html">r5</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">csl_arm_r5_hard_err_cache.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file containing various enumerations, structure definitions and function </p><h1>declarations for the ARM R5 hard error cache. </h1>
<br />
 (C) Copyright 2019, Texas Instruments, Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8361eff1b3364a433545efa1ef1d3fc7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___h_a_r_d___e_r_r___c_a_c_h_e___f_u_n_c_t_i_o_n.html#ga8361eff1b3364a433545efa1ef1d3fc7">CSL_armR5WriteBTCMRegionRegister</a> (uint32_t value)</td></tr>
<tr class="memdesc:ga8361eff1b3364a433545efa1ef1d3fc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write BTCM Region Register.  <a href="group___c_s_l___a_r_m___r5___h_a_r_d___e_r_r___c_a_c_h_e___f_u_n_c_t_i_o_n.html#ga8361eff1b3364a433545efa1ef1d3fc7">More...</a><br /></td></tr>
<tr class="separator:ga8361eff1b3364a433545efa1ef1d3fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf25e090de89d86e0524a579c2dd4ddea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___h_a_r_d___e_r_r___c_a_c_h_e___f_u_n_c_t_i_o_n.html#gaf25e090de89d86e0524a579c2dd4ddea">CSL_armR5WriteATCMRegionRegister</a> (uint32_t value)</td></tr>
<tr class="memdesc:gaf25e090de89d86e0524a579c2dd4ddea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write ATCM Region Register.  <a href="group___c_s_l___a_r_m___r5___h_a_r_d___e_r_r___c_a_c_h_e___f_u_n_c_t_i_o_n.html#gaf25e090de89d86e0524a579c2dd4ddea">More...</a><br /></td></tr>
<tr class="separator:gaf25e090de89d86e0524a579c2dd4ddea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920df446a134e7571e16432ddb667757"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___h_a_r_d___e_r_r___c_a_c_h_e___f_u_n_c_t_i_o_n.html#ga920df446a134e7571e16432ddb667757">CSL_armR5ReadBTCMRegionRegister</a> (void)</td></tr>
<tr class="memdesc:ga920df446a134e7571e16432ddb667757"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read BTCM Region Register.  <a href="group___c_s_l___a_r_m___r5___h_a_r_d___e_r_r___c_a_c_h_e___f_u_n_c_t_i_o_n.html#ga920df446a134e7571e16432ddb667757">More...</a><br /></td></tr>
<tr class="separator:ga920df446a134e7571e16432ddb667757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0827637e293851982aa7133e9f3ad3d5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___h_a_r_d___e_r_r___c_a_c_h_e___f_u_n_c_t_i_o_n.html#ga0827637e293851982aa7133e9f3ad3d5">CSL_armR5ReadATCMRegionRegister</a> (void)</td></tr>
<tr class="memdesc:ga0827637e293851982aa7133e9f3ad3d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read ATCM Region Register.  <a href="group___c_s_l___a_r_m___r5___h_a_r_d___e_r_r___c_a_c_h_e___f_u_n_c_t_i_o_n.html#ga0827637e293851982aa7133e9f3ad3d5">More...</a><br /></td></tr>
<tr class="separator:ga0827637e293851982aa7133e9f3ad3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64775b816ca3b8296174f11831c5613f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___h_a_r_d___e_r_r___c_a_c_h_e___f_u_n_c_t_i_o_n.html#ga64775b816ca3b8296174f11831c5613f">CSL_armR5CacheEnableHardErrCache</a> (uint32_t enable)</td></tr>
<tr class="memdesc:ga64775b816ca3b8296174f11831c5613f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable hard error cache.  <a href="group___c_s_l___a_r_m___r5___h_a_r_d___e_r_r___c_a_c_h_e___f_u_n_c_t_i_o_n.html#ga64775b816ca3b8296174f11831c5613f">More...</a><br /></td></tr>
<tr class="separator:ga64775b816ca3b8296174f11831c5613f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file containing various enumerations, structure definitions and function </p><h1>declarations for the ARM R5 hard error cache. </h1>
<p><br />
 (C) Copyright 2019, Texas Instruments, Inc. </p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<p>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</p>
<p>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
<p>Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
