****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-group clk
	-sort_by slack
Design : FPAdder_8_23_uid2_Wrapper
Version: K-2015.06-SP1
Date   : Mon Nov  6 14:44:21 2017
****************************************


  Startpoint: i_Y_d1_reg_31_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_R_d1_reg_31_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                          Incr       Path    Voltage
  --------------------------------------------------------------------------
  clock clk (rise edge)                          0.00       0.00
  clock network delay (propagated)               0.01       0.01
  i_Y_d1_reg_31_/CP (DFQD1BWPHVT)                0.00       0.01 r     0.98
  i_Y_d1_reg_31_/Q (DFQD1BWPHVT)                 0.07 &     0.08 f     0.98
  U2137/ZN (MUX2ND0BWPHVT)                       0.03 &     0.11 r     0.98
  U2138/ZN (NR3D0BWPHVT)                         0.03 &     0.14 f     0.98
  o_R_d1_reg_31_/D (DFQD1BWPHVT)                 0.00 &     0.14 f     0.98
  data arrival time                                         0.14

  clock clk (rise edge)                          0.00       0.00
  clock network delay (propagated)               0.00       0.00
  clock reconvergence pessimism                  0.00       0.00
  o_R_d1_reg_31_/CP (DFQD1BWPHVT)                           0.00 r
  library hold time                              0.01       0.01
  data required time                                        0.01
  --------------------------------------------------------------------------
  data required time                                        0.01
  data arrival time                                        -0.14
  --------------------------------------------------------------------------
  slack (MET)                                               0.13


1
