
*** Running vivado
    with args -log ulp_ip_inv_aresetn_ctrl_00_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_ip_inv_aresetn_ctrl_00_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ulp_ip_inv_aresetn_ctrl_00_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.477 ; gain = 3.016 ; free physical = 94687 ; free virtual = 118198
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_inv_aresetn_ctrl_00_0
Command: synth_design -top ulp_ip_inv_aresetn_ctrl_00_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1621
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3428.266 ; gain = 354.758 ; free physical = 91768 ; free virtual = 115272
Synthesis current peak Physical Memory [PSS] (MB): peak = 2576.687; parent = 2373.170; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4640.184; parent = 3431.238; children = 1208.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_ip_inv_aresetn_ctrl_00_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_inv_aresetn_ctrl_00_0/synth/ulp_ip_inv_aresetn_ctrl_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ip_inv_aresetn_ctrl_00_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_inv_aresetn_ctrl_00_0/synth/ulp_ip_inv_aresetn_ctrl_00_0.v:53]
WARNING: [Synth 8-7129] Port Op2[0] in module util_vector_logic_v2_0_2_util_vector_logic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3499.211 ; gain = 425.703 ; free physical = 90817 ; free virtual = 114321
Synthesis current peak Physical Memory [PSS] (MB): peak = 2576.687; parent = 2373.170; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4768.637; parent = 3499.207; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3517.020 ; gain = 443.512 ; free physical = 90883 ; free virtual = 114387
Synthesis current peak Physical Memory [PSS] (MB): peak = 2576.687; parent = 2373.170; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4786.449; parent = 3517.020; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3517.020 ; gain = 443.512 ; free physical = 90873 ; free virtual = 114377
Synthesis current peak Physical Memory [PSS] (MB): peak = 2576.687; parent = 2373.170; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4786.449; parent = 3517.020; children = 1269.430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3517.020 ; gain = 0.000 ; free physical = 90852 ; free virtual = 114356
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3554.793 ; gain = 0.000 ; free physical = 90061 ; free virtual = 113566
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3557.766 ; gain = 2.973 ; free physical = 90053 ; free virtual = 113557
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3557.766 ; gain = 484.258 ; free physical = 89353 ; free virtual = 112864
Synthesis current peak Physical Memory [PSS] (MB): peak = 2576.687; parent = 2373.170; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4827.195; parent = 3557.766; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3557.766 ; gain = 484.258 ; free physical = 89343 ; free virtual = 112853
Synthesis current peak Physical Memory [PSS] (MB): peak = 2576.687; parent = 2373.170; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4827.195; parent = 3557.766; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3557.766 ; gain = 484.258 ; free physical = 89331 ; free virtual = 112841
Synthesis current peak Physical Memory [PSS] (MB): peak = 2576.687; parent = 2373.170; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4827.195; parent = 3557.766; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3557.770 ; gain = 484.262 ; free physical = 89216 ; free virtual = 112728
Synthesis current peak Physical Memory [PSS] (MB): peak = 2576.687; parent = 2373.170; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4827.195; parent = 3557.766; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3557.770 ; gain = 484.262 ; free physical = 88657 ; free virtual = 112172
Synthesis current peak Physical Memory [PSS] (MB): peak = 2576.687; parent = 2373.170; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4827.195; parent = 3557.766; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 3883.922 ; gain = 810.414 ; free physical = 83666 ; free virtual = 107197
Synthesis current peak Physical Memory [PSS] (MB): peak = 2925.845; parent = 2800.617; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5153.352; parent = 3883.922; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 3883.922 ; gain = 810.414 ; free physical = 83657 ; free virtual = 107188
Synthesis current peak Physical Memory [PSS] (MB): peak = 2925.876; parent = 2800.648; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5153.352; parent = 3883.922; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 3902.949 ; gain = 829.441 ; free physical = 83650 ; free virtual = 107181
Synthesis current peak Physical Memory [PSS] (MB): peak = 2926.130; parent = 2800.902; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5172.383; parent = 3902.953; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3908.891 ; gain = 835.383 ; free physical = 83449 ; free virtual = 106980
Synthesis current peak Physical Memory [PSS] (MB): peak = 2926.432; parent = 2800.916; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5178.320; parent = 3908.891; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3908.891 ; gain = 835.383 ; free physical = 83446 ; free virtual = 106977
Synthesis current peak Physical Memory [PSS] (MB): peak = 2926.455; parent = 2800.916; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5178.320; parent = 3908.891; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3908.891 ; gain = 835.383 ; free physical = 83443 ; free virtual = 106974
Synthesis current peak Physical Memory [PSS] (MB): peak = 2926.499; parent = 2800.916; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5178.320; parent = 3908.891; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3908.891 ; gain = 835.383 ; free physical = 83440 ; free virtual = 106971
Synthesis current peak Physical Memory [PSS] (MB): peak = 2926.521; parent = 2800.916; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5178.320; parent = 3908.891; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3908.891 ; gain = 835.383 ; free physical = 83436 ; free virtual = 106967
Synthesis current peak Physical Memory [PSS] (MB): peak = 2926.522; parent = 2800.916; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5178.320; parent = 3908.891; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3908.891 ; gain = 835.383 ; free physical = 83432 ; free virtual = 106963
Synthesis current peak Physical Memory [PSS] (MB): peak = 2926.554; parent = 2800.916; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5178.320; parent = 3908.891; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3908.891 ; gain = 835.383 ; free physical = 83449 ; free virtual = 106980
Synthesis current peak Physical Memory [PSS] (MB): peak = 2926.589; parent = 2800.916; children = 203.517
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5178.320; parent = 3908.891; children = 1269.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3908.891 ; gain = 794.637 ; free physical = 83496 ; free virtual = 107027
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3908.895 ; gain = 835.383 ; free physical = 83495 ; free virtual = 107026
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3917.797 ; gain = 0.000 ; free physical = 83542 ; free virtual = 107073
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3996.367 ; gain = 0.000 ; free physical = 83620 ; free virtual = 107150
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b505a381
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3996.367 ; gain = 2042.293 ; free physical = 83760 ; free virtual = 107291
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_ip_inv_aresetn_ctrl_00_0_synth_1/ulp_ip_inv_aresetn_ctrl_00_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_ip_inv_aresetn_ctrl_00_0, cache-ID = 41fe8839a54d1bb7
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_ip_inv_aresetn_ctrl_00_0_synth_1/ulp_ip_inv_aresetn_ctrl_00_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_ip_inv_aresetn_ctrl_00_0_utilization_synth.rpt -pb ulp_ip_inv_aresetn_ctrl_00_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:12:34 2023...
