$date
	Thu Oct 13 10:21:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q_tb $end
$var wire 1 ! f $end
$var reg 3 " i [2:0] $end
$scope module f1 $end
$var wire 3 # i [2:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 #
b110 "
1!
$end
#20
0!
b10 "
b10 #
#40
1!
b101 "
b101 #
#60
