-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--XC1_data_out[1] is dual_processor:inst|opto_control:the_opto_control|data_out[1] at LC4_14_X1
--operation mode is normal

XC1_data_out[1]_lut_out = XJ1_op_a[1];
XC1_data_out[1] = DFFE(XC1_data_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , XC1L1);


--XC1_data_out[3] is dual_processor:inst|opto_control:the_opto_control|data_out[3] at LC3_16_X1
--operation mode is normal

XC1_data_out[3]_lut_out = XJ1_op_a[3];
XC1_data_out[3] = DFFE(XC1_data_out[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , XC1L1);


--XC1_data_out[0] is dual_processor:inst|opto_control:the_opto_control|data_out[0] at LC2_14_X1
--operation mode is normal

XC1_data_out[0]_lut_out = XJ1_op_a[0];
XC1_data_out[0] = DFFE(XC1_data_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , XC1L1);


--XC1_data_out[2] is dual_processor:inst|opto_control:the_opto_control|data_out[2] at LC8_1_X1
--operation mode is normal

XC1_data_out[2]_lut_out = XJ1_op_a[2];
XC1_data_out[2] = DFFE(XC1_data_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , XC1L1);


--DB1_shift_reg[15] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[15] at LC8_9_I2
--operation mode is normal

DB1_shift_reg[15]_lut_out = DB1L176 & DB1_shift_reg[14] # !DB1L176 & (DB1L175);
DB1_shift_reg[15] = DFFE(DB1_shift_reg[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_SCLK_reg is dual_processor:inst|adc_spi:the_adc_spi|SCLK_reg at LC9_15_N1
--operation mode is normal

DB1_SCLK_reg_lut_out = !DB1L38 & (!DB1_delayCounter[0] # !DB1L39 # !DB1_delayCounter[1]);
DB1_SCLK_reg = DFFE(DB1_SCLK_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_spi_slave_select_reg[0] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[0] at LC4_3_J2
--operation mode is normal

DB1_spi_slave_select_reg[0]_lut_out = DB1_spi_slave_select_holding_reg[0];
DB1_spi_slave_select_reg[0] = DFFE(DB1_spi_slave_select_reg[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_delayCounter[1] is dual_processor:inst|adc_spi:the_adc_spi|delayCounter[1] at LC9_13_N1
--operation mode is normal

DB1_delayCounter[1]_lut_out = DB1_transmitting & (DB1_delayCounter[0] # DB1_delayCounter[1]) # !DB1_transmitting & (!DB1_tx_holding_primed & DB1_delayCounter[1]);
DB1_delayCounter[1] = DFFE(DB1_delayCounter[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_delayCounter[0] is dual_processor:inst|adc_spi:the_adc_spi|delayCounter[0] at LC5_14_N1
--operation mode is normal

DB1_delayCounter[0]_lut_out = DB1_transmitting & (DB1_delayCounter[1] # !DB1_delayCounter[0]) # !DB1_transmitting & !DB1_tx_holding_primed & (DB1_delayCounter[0]);
DB1_delayCounter[0] = DFFE(DB1_delayCounter[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_transmitting is dual_processor:inst|adc_spi:the_adc_spi|transmitting at LC10_14_E2
--operation mode is normal

DB1_transmitting_lut_out = !DB1L236 & (DB1_tx_holding_primed # DB1_transmitting);
DB1_transmitting = DFFE(DB1_transmitting_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_SSO_reg is dual_processor:inst|adc_spi:the_adc_spi|SSO_reg at LC4_15_A2
--operation mode is normal

DB1_SSO_reg_lut_out = FG1_op_a[10];
DB1_SSO_reg = DFFE(DB1_SSO_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_control_wr_strobe);


--DB1L41 is dual_processor:inst|adc_spi:the_adc_spi|SS_n~18 at LC5_15_N1
--operation mode is normal

DB1L41 = !DB1_SSO_reg & (!DB1_delayCounter[1] & !DB1_delayCounter[0] # !DB1_transmitting);


--DB1L42 is dual_processor:inst|adc_spi:the_adc_spi|SS_n~19 at LC7_1_C2
--operation mode is normal

DB1L42 = DB1_spi_slave_select_reg[0] # DB1L41;


--DC1L49 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|chipselect_to_the_SRAM1~COMB at LC7_1_F1
--operation mode is normal

DC1L49 = DC1L180 # DC1L87 & (DC1L7 # DC1L9);


--DC1L194 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_readn~COMB at LC4_8_D1
--operation mode is normal

DC1L194 = !DC1_ext_ram_bus_avalon_slave_begins_xfer & (DC1L180 # DC1L242) # !DC1L236;


--DC1L247 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|write_n_to_the_SRAM1~COMB at LC5_1_F1
--operation mode is normal

DC1L247 = GH1_dc_write & DC1L181 & (DC1_d1_reasons_to_wait # !DC1L172);


--DC1L249 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|write_n_to_the_ext_flash~COMB at LC5_6_D1
--operation mode is normal

DC1L249 = DC1_ext_flash_s1_in_a_write_cycle & (DC1L172 & !DC1_d1_reasons_to_wait # !DC1L109);


--DC1L245 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|select_n_to_the_ext_flash~COMB at LC1_4_D1
--operation mode is normal

DC1L245 = DC1L182 # DC1L102 & (DC1L13 # DC1L11);


--VB1_shift_reg[15] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[15] at LC7_15_Z2
--operation mode is normal

VB1_shift_reg[15]_lut_out = VB1L175 & VB1_shift_reg[14] # !VB1L175 & (VB1L174);
VB1_shift_reg[15] = DFFE(VB1_shift_reg[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_SCLK_reg is dual_processor:inst|dac_spi:the_dac_spi|SCLK_reg at LC7_7_Z2
--operation mode is normal

VB1_SCLK_reg_lut_out = VB1L38 # VB1_SCLK_reg & (VB1L39 # !VB1L192);
VB1_SCLK_reg = DFFE(VB1_SCLK_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--F1_inst8 is lvdt_interface:inst61|inst8 at LC2_14_P2
--operation mode is normal

F1_inst8_lut_out = F1_inst8 & (!AL2L19) # !F1_inst8 & DL25_aeb_out & !F1_inst1;
F1_inst8 = DFFE(F1_inst8_lut_out, GLOBAL(clk), , , );


--F1_inst12 is lvdt_interface:inst61|inst12 at LC8_12_P2
--operation mode is normal

F1_inst12_lut_out = F1_inst12 & !AL3L19 # !F1_inst12 & (!F1_inst25 & DL27_aeb_out);
F1_inst12 = DFFE(F1_inst12_lut_out, GLOBAL(clk), , , );


--SC1L24 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|ior_n_to_the_lan91c111_0~COMB at LC4_5_A1
--operation mode is normal

SC1L24 = SC1_d1_reasons_to_wait & GH1_dc_read & SC1L27;


--SC1L26 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|iow_n_to_the_lan91c111_0~COMB at LC7_5_A1
--operation mode is normal

SC1L26 = SC1_lan91c111_0_s1_wait_counter & SC1L28 & (SC1_d1_reasons_to_wait # !SC1L27);


--FD1_data_out[0] is dual_processor:inst|samp_interface:the_samp_interface|data_out[0] at LC3_7_E1
--operation mode is normal

FD1_data_out[0]_lut_out = XJ1_op_a[0];
FD1_data_out[0] = DFFE(FD1_data_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FD1L1);


--FD1_data_out[1] is dual_processor:inst|samp_interface:the_samp_interface|data_out[1] at LC7_14_J1
--operation mode is normal

FD1_data_out[1]_lut_out = XJ1_op_a[1];
FD1_data_out[1] = DFFE(FD1_data_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FD1L1);


--FD1_data_out[2] is dual_processor:inst|samp_interface:the_samp_interface|data_out[2] at LC7_1_I1
--operation mode is normal

FD1_data_out[2]_lut_out = XJ1_op_a[2];
FD1_data_out[2] = DFFE(FD1_data_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FD1L1);


--FD1_data_out[3] is dual_processor:inst|samp_interface:the_samp_interface|data_out[3] at LC2_16_H1
--operation mode is normal

FD1_data_out[3]_lut_out = XJ1_op_a[3];
FD1_data_out[3] = DFFE(FD1_data_out[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FD1L1);


--FD1_data_out[4] is dual_processor:inst|samp_interface:the_samp_interface|data_out[4] at LC9_14_J1
--operation mode is normal

FD1_data_out[4]_lut_out = XJ1_op_a[4];
FD1_data_out[4] = DFFE(FD1_data_out[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FD1L1);


--HD1_data_out[0] is dual_processor:inst|sel_ana17_24:the_sel_ana17_24|data_out[0] at LC9_4_L1
--operation mode is normal

HD1_data_out[0]_lut_out = FG1_op_a[0];
HD1_data_out[0] = DFFE(HD1_data_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , HD1L1);


--HD1_data_out[1] is dual_processor:inst|sel_ana17_24:the_sel_ana17_24|data_out[1] at LC7_9_L1
--operation mode is normal

HD1_data_out[1]_lut_out = FG1_op_a[1];
HD1_data_out[1] = DFFE(HD1_data_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , HD1L1);


--HD1_data_out[2] is dual_processor:inst|sel_ana17_24:the_sel_ana17_24|data_out[2] at LC4_4_L1
--operation mode is normal

HD1_data_out[2]_lut_out = FG1_op_a[2];
HD1_data_out[2] = DFFE(HD1_data_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , HD1L1);


--HD1_data_out[3] is dual_processor:inst|sel_ana17_24:the_sel_ana17_24|data_out[3] at LC9_9_L1
--operation mode is normal

HD1_data_out[3]_lut_out = FG1_op_a[3];
HD1_data_out[3] = DFFE(HD1_data_out[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , HD1L1);


--GK1_txd is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|txd at LC4_2_S2
--operation mode is normal

GK1_txd_lut_out = EK1_control_reg[9] # GK1_pre_txd;
GK1_txd = DFFE(GK1_txd_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--LK1_txd is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|txd at LC5_14_C2
--operation mode is normal

LK1_txd_lut_out = LK1_pre_txd # JK1_control_reg[9];
LK1_txd = DFFE(LK1_txd_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DD1_data_out is dual_processor:inst|reboot:the_reboot|data_out at LC10_16_G1
--operation mode is normal

DD1_data_out_lut_out = !DD1L3;
DD1_data_out = DFFE(DD1_data_out_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TK1_q is lvdt_interface:inst61|pwm1:inst|q at LC8_4_P2
--operation mode is normal

TK1_q_lut_out = TK1_pwm_ff;
TK1_q = DFFE(TK1_q_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FD1_data_out[5] is dual_processor:inst|samp_interface:the_samp_interface|data_out[5] at LC2_14_H1
--operation mode is normal

FD1_data_out[5]_lut_out = XJ1_op_a[5];
FD1_data_out[5] = DFFE(FD1_data_out[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FD1L1);


--KD1_data_out[15] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[15] at LC1_2_A2
--operation mode is normal

KD1_data_out[15]_lut_out = XJ1_op_a[15];
KD1_data_out[15] = DFFE(KD1_data_out[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--KD1_data_out[14] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[14] at LC10_16_Z2
--operation mode is normal

KD1_data_out[14]_lut_out = XJ1_op_a[14];
KD1_data_out[14] = DFFE(KD1_data_out[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--KD1_data_out[13] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[13] at LC5_1_Z2
--operation mode is normal

KD1_data_out[13]_lut_out = XJ1_op_a[13];
KD1_data_out[13] = DFFE(KD1_data_out[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--KD1_data_out[12] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[12] at LC9_1_Z2
--operation mode is normal

KD1_data_out[12]_lut_out = XJ1_op_a[12];
KD1_data_out[12] = DFFE(KD1_data_out[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--KD1_data_out[11] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[11] at LC9_16_Z2
--operation mode is normal

KD1_data_out[11]_lut_out = XJ1_op_a[11];
KD1_data_out[11] = DFFE(KD1_data_out[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--KD1_data_out[10] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[10] at LC6_1_Z2
--operation mode is normal

KD1_data_out[10]_lut_out = XJ1_op_a[10];
KD1_data_out[10] = DFFE(KD1_data_out[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--KD1_data_out[9] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[9] at LC10_1_Z2
--operation mode is normal

KD1_data_out[9]_lut_out = XJ1_op_a[9];
KD1_data_out[9] = DFFE(KD1_data_out[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--KD1_data_out[8] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[8] at LC7_4_Z2
--operation mode is normal

KD1_data_out[8]_lut_out = XJ1_op_a[8];
KD1_data_out[8] = DFFE(KD1_data_out[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--KD1_data_out[7] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[7] at LC1_10_A2
--operation mode is normal

KD1_data_out[7]_lut_out = XJ1_op_a[7];
KD1_data_out[7] = DFFE(KD1_data_out[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--KD1_data_out[6] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[6] at LC4_16_Z2
--operation mode is normal

KD1_data_out[6]_lut_out = XJ1_op_a[6];
KD1_data_out[6] = DFFE(KD1_data_out[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--KD1_data_out[5] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[5] at LC5_16_Z2
--operation mode is normal

KD1_data_out[5]_lut_out = XJ1_op_a[5];
KD1_data_out[5] = DFFE(KD1_data_out[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--KD1_data_out[4] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[4] at LC1_16_Z2
--operation mode is normal

KD1_data_out[4]_lut_out = XJ1_op_a[4];
KD1_data_out[4] = DFFE(KD1_data_out[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--KD1_data_out[3] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[3] at LC3_1_Z2
--operation mode is normal

KD1_data_out[3]_lut_out = XJ1_op_a[3];
KD1_data_out[3] = DFFE(KD1_data_out[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--KD1_data_out[2] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[2] at LC6_16_Z2
--operation mode is normal

KD1_data_out[2]_lut_out = XJ1_op_a[2];
KD1_data_out[2] = DFFE(KD1_data_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--KD1_data_out[1] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[1] at LC5_4_Z2
--operation mode is normal

KD1_data_out[1]_lut_out = XJ1_op_a[1];
KD1_data_out[1] = DFFE(KD1_data_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--KD1_data_out[0] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[0] at LC8_1_Z2
--operation mode is normal

KD1_data_out[0]_lut_out = XJ1_op_a[0];
KD1_data_out[0] = DFFE(KD1_data_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KD1L1);


--DC1L151 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[19]~COMB at LC4_2_D1
--operation mode is normal

DC1L151 = TH1_pc[18] & (DC1L235 # TJ1_dc_address[19] & !DC1L234) # !TH1_pc[18] & TJ1_dc_address[19] & (!DC1L234);


--DC1L149 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[18]~COMB at LC1_2_D1
--operation mode is normal

DC1L149 = DC1L234 & TH1_pc[17] # !DC1L234 & (TJ1_dc_address[18]);


--DC1L147 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[17]~COMB at LC5_8_D1
--operation mode is normal

DC1L147 = DC1L234 & TH1_pc[16] # !DC1L234 & (TJ1_dc_address[17]);


--DC1L145 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[16]~COMB at LC7_1_D1
--operation mode is normal

DC1L145 = DC1L234 & TH1_pc[15] # !DC1L234 & (TJ1_dc_address[16]);


--DC1L143 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15]~COMB at LC10_1_D1
--operation mode is normal

DC1L143 = DC1L234 & (TH1_pc[14]) # !DC1L234 & TJ1_dc_address[15];


--DC1L141 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]~COMB at LC9_2_D1
--operation mode is normal

DC1L141 = DC1L234 & TH1_pc[13] # !DC1L234 & (TJ1_dc_address[14]);


--DC1L139 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~COMB at LC3_1_D1
--operation mode is normal

DC1L139 = DC1L234 & TH1_pc[12] # !DC1L234 & (TJ1_dc_address[13]);


--DC1L137 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[12]~COMB at LC8_2_D1
--operation mode is normal

DC1L137 = DC1L234 & TH1_pc[11] # !DC1L234 & (TJ1_dc_address[12]);


--DC1L135 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[11]~COMB at LC5_1_D1
--operation mode is normal

DC1L135 = DC1L234 & TH1_pc[10] # !DC1L234 & (TJ1_dc_address[11]);


--DC1L133 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[10]~COMB at LC6_1_C1
--operation mode is normal

DC1L133 = DC1L234 & TH1_pc[9] # !DC1L234 & (TJ1_dc_address[10]);


--DC1L131 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[9]~COMB at LC10_1_C1
--operation mode is normal

DC1L131 = DC1L234 & TH1_pc[8] # !DC1L234 & (TJ1_dc_address[9]);


--DC1L129 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[8]~COMB at LC3_1_C1
--operation mode is normal

DC1L129 = DC1L234 & TH1_pc[7] # !DC1L234 & (TJ1_dc_address[8]);


--DC1L127 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[7]~COMB at LC9_1_C1
--operation mode is normal

DC1L127 = DC1L234 & TH1_pc[6] # !DC1L234 & (TJ1_dc_address[7]);


--DC1L125 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[6]~COMB at LC9_1_B1
--operation mode is normal

DC1L125 = DC1L234 & TH1_pc[5] # !DC1L234 & (TJ1_dc_address[6]);


--DC1L123 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[5]~COMB at LC2_9_D1
--operation mode is normal

DC1L123 = DC1L234 & TH1_pc[4] # !DC1L234 & (TJ1_dc_address[5]);


--DC1L121 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[4]~COMB at LC2_1_D1
--operation mode is normal

DC1L121 = DC1L234 & TH1_pc[3] # !DC1L234 & (TJ1_dc_address[4]);


--DC1L119 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[3]~COMB at LC9_1_D1
--operation mode is normal

DC1L119 = DC1L234 & TH1_pc[2] # !DC1L234 & (TJ1_dc_address[3]);


--DC1L117 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[2]~COMB at LC6_1_D1
--operation mode is normal

DC1L117 = DC1L234 & TH1_pc[1] # !DC1L234 & (TJ1_dc_address[2]);


--DC1L115 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[1]~COMB at LC5_1_A1
--operation mode is normal

DC1L115 = DC1L181 & TJ1_dc_address[1] # !DC1L181 & (DC1L233);


--DC1L113 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[0]~COMB at LC10_13_A1
--operation mode is normal

DC1L113 = TJ1_dc_address[0] & DC1L87 & (DC1L7 # DC1L9);


--DC1L47 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenable_n_to_the_SRAM1[3]~COMB at LC1_4_A1
--operation mode is normal

DC1L47 = GH1_dc_byteenable[3] # !DC1L9 & !DC1L7 # !DC1L87;


--DC1L45 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenable_n_to_the_SRAM1[2]~COMB at LC8_1_H1
--operation mode is normal

DC1L45 = GH1_dc_byteenable[2] # !DC1L7 & !DC1L9 # !DC1L87;


--DC1L43 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenable_n_to_the_SRAM1[1]~COMB at LC7_1_G1
--operation mode is normal

DC1L43 = GH1_dc_byteenable[1] # !DC1L9 & !DC1L7 # !DC1L87;


--DC1L41 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenable_n_to_the_SRAM1[0]~COMB at LC7_2_G1
--operation mode is normal

DC1L41 = GH1_dc_byteenable[0] # !DC1L7 & !DC1L9 # !DC1L87;


--VB1_transmitting is dual_processor:inst|dac_spi:the_dac_spi|transmitting at LC10_11_Z2
--operation mode is normal

VB1_transmitting_lut_out = !VB1L240 & (VB1_transmitting # VB1_tx_holding_primed);
VB1_transmitting = DFFE(VB1_transmitting_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_stateZero is dual_processor:inst|dac_spi:the_dac_spi|stateZero at LC6_8_Z2
--operation mode is normal

VB1_stateZero_lut_out = !VB1_state[5] # !VB1L32 # !VB1_state[0];
VB1_stateZero = DFFE(VB1_stateZero_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L59);


--VB1_SSO_reg is dual_processor:inst|dac_spi:the_dac_spi|SSO_reg at LC10_2_Z2
--operation mode is normal

VB1_SSO_reg_lut_out = XJ1_op_a[10];
VB1_SSO_reg = DFFE(VB1_SSO_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_control_wr_strobe);


--VB1_spi_slave_select_reg[3] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[3] at LC4_3_Z2
--operation mode is normal

VB1_spi_slave_select_reg[3]_lut_out = VB1_spi_slave_select_holding_reg[3];
VB1_spi_slave_select_reg[3] = DFFE(VB1_spi_slave_select_reg[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1L44 is dual_processor:inst|dac_spi:the_dac_spi|SS_n[3]~101 at LC5_2_Z2
--operation mode is normal

VB1L44 = !VB1_SSO_reg & (!VB1_stateZero # !VB1_transmitting) # !VB1_spi_slave_select_reg[3];


--VB1_spi_slave_select_reg[2] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[2] at LC7_6_Z2
--operation mode is normal

VB1_spi_slave_select_reg[2]_lut_out = VB1_spi_slave_select_holding_reg[2];
VB1_spi_slave_select_reg[2] = DFFE(VB1_spi_slave_select_reg[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1L43 is dual_processor:inst|dac_spi:the_dac_spi|SS_n[2]~102 at LC4_2_Z2
--operation mode is normal

VB1L43 = !VB1_SSO_reg & (!VB1_stateZero # !VB1_transmitting) # !VB1_spi_slave_select_reg[2];


--VB1_spi_slave_select_reg[1] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[1] at LC4_6_Z2
--operation mode is normal

VB1_spi_slave_select_reg[1]_lut_out = VB1_spi_slave_select_holding_reg[1];
VB1_spi_slave_select_reg[1] = DFFE(VB1_spi_slave_select_reg[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1L42 is dual_processor:inst|dac_spi:the_dac_spi|SS_n[1]~103 at LC7_2_Z2
--operation mode is normal

VB1L42 = !VB1_SSO_reg & (!VB1_stateZero # !VB1_transmitting) # !VB1_spi_slave_select_reg[1];


--VB1_spi_slave_select_reg[0] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[0] at LC2_6_Z2
--operation mode is normal

VB1_spi_slave_select_reg[0]_lut_out = VB1_spi_slave_select_holding_reg[0];
VB1_spi_slave_select_reg[0] = DFFE(VB1_spi_slave_select_reg[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1L41 is dual_processor:inst|dac_spi:the_dac_spi|SS_n[0]~104 at LC9_2_Z2
--operation mode is normal

VB1L41 = VB1_spi_slave_select_reg[0] # !VB1_SSO_reg & (!VB1_stateZero # !VB1_transmitting);


--XJ1_op_a[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[1] at LC8_1_S1
--operation mode is normal

XJ1_op_a[1]_lut_out = XJ1L57 # MH1_next_instruction_address_2[1] & JH1_p2_do_save_return_address;
XJ1_op_a[1] = DFFE(XJ1_op_a[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--H1_data_out is dual_processor:inst|dual_processor_reset_clk_domain_synch_module:dual_processor_reset_clk_domain_synch|data_out at LC2_8_O1
--operation mode is normal

H1_data_out_lut_out = H1_data_in_d1;
H1_data_out = DFFE(H1_data_out_lut_out, GLOBAL(clk), !B1L1, , );


--GH1_dc_write is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|dc_write at LC1_9_G1
--operation mode is normal

GH1_dc_write_lut_out = !BH1_is_neutrino_2 & !BH1_is_cancelled_2 & JH1_p2_op_is_STx;
GH1_dc_write = DFFE(GH1_dc_write_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BC1_enet_nios_data_master_waitrequest is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest at LC1_7_A1
--operation mode is normal

BC1_enet_nios_data_master_waitrequest_lut_out = BC1L457 & !BC1L446 & BC1L458 & !BC1L447;
BC1_enet_nios_data_master_waitrequest = DFFE(BC1_enet_nios_data_master_waitrequest_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KD1L2 is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|always0~36 at LC2_7_A1
--operation mode is normal

KD1L2 = !BC1_enet_nios_data_master_waitrequest & (GH1_dc_write);


--TJ1_dc_address[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[8] at LC2_5_G1
--operation mode is arithmetic

TJ1_dc_address[8]_lut_out = ZJ18_combout $ FH1_const[6] $ !TJ1L17;
TJ1_dc_address[8] = DFFE(TJ1_dc_address[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L19 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[8]~806 at LC2_5_G1
--operation mode is arithmetic

TJ1L19 = CARRY(ZJ18_combout & (FH1_const[6] # !TJ1L17) # !ZJ18_combout & FH1_const[6] & !TJ1L17);


--TJ1_dc_address[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[9] at LC3_5_G1
--operation mode is arithmetic

TJ1_dc_address[9]_lut_out = ZJ20_combout $ FH1_const[7] $ TJ1L19;
TJ1_dc_address[9] = DFFE(TJ1_dc_address[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[9]~809 at LC3_5_G1
--operation mode is arithmetic

TJ1L21 = CARRY(ZJ20_combout & !FH1_const[7] & !TJ1L19 # !ZJ20_combout & (!TJ1L19 # !FH1_const[7]));


--TJ1_dc_address[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[2] at LC6_3_G1
--operation mode is arithmetic

TJ1_dc_address[2]_lut_out = ZJ6_combout $ FH1_const[0];
TJ1_dc_address[2] = DFFE(TJ1_dc_address[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[2]~812 at LC6_3_G1
--operation mode is arithmetic

TJ1L5 = CARRY(ZJ6_combout & FH1_const[0]);


--TJ1_dc_address[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[3] at LC7_3_G1
--operation mode is arithmetic

TJ1_dc_address[3]_lut_out = ZJ8_combout $ FH1_const[1] $ TJ1L5;
TJ1_dc_address[3] = DFFE(TJ1_dc_address[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[3]~815 at LC7_3_G1
--operation mode is arithmetic

TJ1L9 = CARRY(ZJ8_combout & !FH1_const[1] & !TJ1L5 # !ZJ8_combout & (!TJ1L5 # !FH1_const[1]));


--R1L1 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|Equal~116 at LC4_13_G1
--operation mode is normal

R1L1 = !TJ1_dc_address[3] & (!TJ1_dc_address[2]);


--JC1L2 is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|always0~39 at LC2_16_G1
--operation mode is normal

JC1L2 = TJ1_dc_address[8] & R1L1 & TJ1_dc_address[9] & KD1L2;


--TJ1_dc_address[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[11] at LC5_5_G1
--operation mode is arithmetic

TJ1_dc_address[11]_lut_out = ZJ24_combout $ FH1_const[9] $ TJ1L23;
TJ1_dc_address[11] = DFFE(TJ1_dc_address[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[11]~818 at LC5_5_G1
--operation mode is arithmetic

TJ1L25 = CARRY(ZJ24_combout & !FH1_const[9] & !TJ1L23 # !ZJ24_combout & (!TJ1L23 # !FH1_const[9]));


--TJ1_dc_address[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[10] at LC4_5_G1
--operation mode is arithmetic

TJ1_dc_address[10]_lut_out = ZJ22_combout $ FH1_const[8] $ !TJ1L21;
TJ1_dc_address[10] = DFFE(TJ1_dc_address[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[10]~821 at LC4_5_G1
--operation mode is arithmetic

TJ1L23 = CARRY(ZJ22_combout & (FH1_const[8] # !TJ1L21) # !ZJ22_combout & FH1_const[8] & !TJ1L21);


--TJ1_dc_address[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[5] at LC9_3_G1
--operation mode is arithmetic

TJ1_dc_address[5]_lut_out = ZJ12_combout $ FH1_const[3] $ TJ1L11;
TJ1_dc_address[5] = DFFE(TJ1_dc_address[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[5]~824 at LC9_3_G1
--operation mode is arithmetic

TJ1L13 = CARRY(ZJ12_combout & !FH1_const[3] & !TJ1L11 # !ZJ12_combout & (!TJ1L11 # !FH1_const[3]));


--TJ1_dc_address[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[6] at LC10_3_G1
--operation mode is arithmetic

TJ1_dc_address[6]_lut_out = FH1_const[4] $ ZJ14_combout $ !TJ1L13;
TJ1_dc_address[6] = DFFE(TJ1_dc_address[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[6]~827 at LC10_3_G1
--operation mode is arithmetic

TJ1L15 = CARRY(FH1_const[4] & (ZJ14_combout # !TJ1L13) # !FH1_const[4] & ZJ14_combout & !TJ1L13);


--R1L2 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|Equal~117 at LC4_3_G1
--operation mode is normal

R1L2 = !TJ1_dc_address[5] & !TJ1_dc_address[6];


--TJ1_dc_address[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] at LC3_7_G1
--operation mode is arithmetic

TJ1_dc_address[19]_lut_out = ZJ7_combout $ FH1_const[15] $ TJ1L39;
TJ1_dc_address[19] = DFFE(TJ1_dc_address[19]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19]~830 at LC3_7_G1
--operation mode is arithmetic

TJ1L41 = CARRY(ZJ7_combout & !FH1_const[15] & !TJ1L39 # !ZJ7_combout & (!TJ1L39 # !FH1_const[15]));


--TJ1_dc_address[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[20] at LC4_7_G1
--operation mode is arithmetic

TJ1_dc_address[20]_lut_out = ZJ9_combout $ FH1_const[15] $ !TJ1L41;
TJ1_dc_address[20] = DFFE(TJ1_dc_address[20]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[20]~833 at LC4_7_G1
--operation mode is arithmetic

TJ1L43 = CARRY(ZJ9_combout & (FH1_const[15] # !TJ1L41) # !ZJ9_combout & FH1_const[15] & !TJ1L41);


--TJ1_dc_address[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[15] at LC9_5_G1
--operation mode is arithmetic

TJ1_dc_address[15]_lut_out = ZJ32_combout $ FH1_const[13] $ TJ1L31;
TJ1_dc_address[15] = DFFE(TJ1_dc_address[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[15]~836 at LC9_5_G1
--operation mode is arithmetic

TJ1L33 = CARRY(ZJ32_combout & !FH1_const[13] & !TJ1L31 # !ZJ32_combout & (!TJ1L31 # !FH1_const[13]));


--TJ1_dc_address[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[17] at LC1_7_G1
--operation mode is arithmetic

TJ1_dc_address[17]_lut_out = ZJ3_combout $ FH1_const[15] $ TJ1L35;
TJ1_dc_address[17] = DFFE(TJ1_dc_address[17]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[17]~839 at LC1_7_G1
--operation mode is arithmetic

TJ1L37 = CARRY(ZJ3_combout & !FH1_const[15] & !TJ1L35 # !ZJ3_combout & (!TJ1L35 # !FH1_const[15]));


--YB1L1 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|Equal~130 at LC10_6_G1
--operation mode is normal

YB1L1 = !TJ1_dc_address[15] & !TJ1_dc_address[17] & !TJ1_dc_address[19] & !TJ1_dc_address[20];


--TJ1_dc_address[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[13] at LC7_5_G1
--operation mode is arithmetic

TJ1_dc_address[13]_lut_out = ZJ28_combout $ FH1_const[11] $ TJ1L27;
TJ1_dc_address[13] = DFFE(TJ1_dc_address[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[13]~842 at LC7_5_G1
--operation mode is arithmetic

TJ1L29 = CARRY(ZJ28_combout & !FH1_const[11] & !TJ1L27 # !ZJ28_combout & (!TJ1L27 # !FH1_const[11]));


--TJ1_dc_address[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[18] at LC2_7_G1
--operation mode is arithmetic

TJ1_dc_address[18]_lut_out = ZJ5_combout $ FH1_const[15] $ !TJ1L37;
TJ1_dc_address[18] = DFFE(TJ1_dc_address[18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[18]~845 at LC2_7_G1
--operation mode is arithmetic

TJ1L39 = CARRY(ZJ5_combout & (FH1_const[15] # !TJ1L37) # !ZJ5_combout & FH1_const[15] & !TJ1L37);


--TJ1_dc_address[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[22] at LC6_7_G1
--operation mode is normal

TJ1_dc_address[22]_lut_out = FH1_const[15] $ TJ1L7 $ !ZJ13_combout;
TJ1_dc_address[22] = DFFE(TJ1_dc_address[22]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--YB1L2 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|Equal~131 at LC5_6_G1
--operation mode is normal

YB1L2 = YB1L1 & !TJ1_dc_address[22] & !TJ1_dc_address[13] & !TJ1_dc_address[18];


--TJ1_dc_address[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] at LC8_5_G1
--operation mode is arithmetic

TJ1_dc_address[14]_lut_out = FH1_const[12] $ ZJ30_combout $ !TJ1L29;
TJ1_dc_address[14] = DFFE(TJ1_dc_address[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14]~851 at LC8_5_G1
--operation mode is arithmetic

TJ1L31 = CARRY(FH1_const[12] & (ZJ30_combout # !TJ1L29) # !FH1_const[12] & ZJ30_combout & !TJ1L29);


--TJ1_dc_address[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] at LC10_5_G1
--operation mode is arithmetic

TJ1_dc_address[16]_lut_out = ZJ1_combout $ FH1_const[14] $ !TJ1L33;
TJ1_dc_address[16] = DFFE(TJ1_dc_address[16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L35 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16]~854 at LC10_5_G1
--operation mode is arithmetic

TJ1L35 = CARRY(ZJ1_combout & (FH1_const[14] # !TJ1L33) # !ZJ1_combout & FH1_const[14] & !TJ1L33);


--WD1L1 is dual_processor:inst|watchdog_s1_arbitrator:the_watchdog_s1|Equal~83 at LC1_2_G1
--operation mode is normal

WD1L1 = TJ1_dc_address[14] & R1L2 & !TJ1_dc_address[16] & YB1L2;


--TJ1_dc_address[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[4] at LC8_3_G1
--operation mode is arithmetic

TJ1_dc_address[4]_lut_out = FH1_const[2] $ ZJ10_combout $ !TJ1L9;
TJ1_dc_address[4] = DFFE(TJ1_dc_address[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[4]~857 at LC8_3_G1
--operation mode is arithmetic

TJ1L11 = CARRY(FH1_const[2] & (ZJ10_combout # !TJ1L9) # !FH1_const[2] & ZJ10_combout & !TJ1L9);


--TJ1_dc_address[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[7] at LC1_5_G1
--operation mode is arithmetic

TJ1_dc_address[7]_lut_out = ZJ16_combout $ FH1_const[5] $ TJ1L15;
TJ1_dc_address[7] = DFFE(TJ1_dc_address[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[7]~860 at LC1_5_G1
--operation mode is arithmetic

TJ1L17 = CARRY(ZJ16_combout & !FH1_const[5] & !TJ1L15 # !ZJ16_combout & (!TJ1L15 # !FH1_const[5]));


--TJ1_dc_address[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[12] at LC6_5_G1
--operation mode is arithmetic

TJ1_dc_address[12]_lut_out = ZJ26_combout $ FH1_const[10] $ !TJ1L25;
TJ1_dc_address[12] = DFFE(TJ1_dc_address[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--TJ1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[12]~863 at LC6_5_G1
--operation mode is arithmetic

TJ1L27 = CARRY(ZJ26_combout & (FH1_const[10] # !TJ1L25) # !ZJ26_combout & FH1_const[10] & !TJ1L25);


--BC1L420 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~14907 at LC5_2_G1
--operation mode is normal

BC1L420 = !TJ1_dc_address[12] & !TJ1_dc_address[4] & !TJ1_dc_address[7] & WD1L1;


--XC1L1 is dual_processor:inst|opto_control:the_opto_control|always0~1 at LC5_16_G1
--operation mode is normal

XC1L1 = TJ1_dc_address[11] & JC1L2 & TJ1_dc_address[10] & BC1L420;


--XJ1_op_a[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[3] at LC3_7_S1
--operation mode is normal

XJ1_op_a[3]_lut_out = XJ1L59 # MH1_next_instruction_address_2[3] & JH1_p2_do_save_return_address;
XJ1_op_a[3] = DFFE(XJ1_op_a[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[0] at LC10_5_S1
--operation mode is normal

XJ1_op_a[0]_lut_out = XJ1L56 # JH1_p2_do_save_return_address & MH1_next_instruction_address_2[0];
XJ1_op_a[0] = DFFE(XJ1_op_a[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[2] at LC2_3_S1
--operation mode is normal

XJ1_op_a[2]_lut_out = XJ1L58 # MH1_next_instruction_address_2[2] & JH1_p2_do_save_return_address;
XJ1_op_a[2] = DFFE(XJ1_op_a[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DB1_shift_reg[14] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[14] at LC5_8_I2
--operation mode is normal

DB1_shift_reg[14]_lut_out = DB1L176 & DB1_shift_reg[13] # !DB1L176 & (DB1L177);
DB1_shift_reg[14] = DFFE(DB1_shift_reg[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_tx_holding_reg[15] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[15] at LC2_11_I2
--operation mode is normal

DB1_tx_holding_reg[15]_lut_out = FG1_op_a[15];
DB1_tx_holding_reg[15] = DFFE(DB1_tx_holding_reg[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1_tx_holding_primed is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_primed at LC7_14_E2
--operation mode is normal

DB1_tx_holding_primed_lut_out = DB1_data_wr_strobe # DB1_tx_holding_primed & DB1_transmitting;
DB1_tx_holding_primed = DFFE(DB1_tx_holding_primed_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1L175 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3984 at LC5_10_I2
--operation mode is normal

DB1L175 = DB1_transmitting & (DB1_shift_reg[15]) # !DB1_transmitting & (DB1_tx_holding_primed & DB1_tx_holding_reg[15] # !DB1_tx_holding_primed & (DB1_shift_reg[15]));


--DB1L176 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3985 at LC6_14_N1
--operation mode is normal

DB1L176 = DB1_delayCounter[0] & DB1_delayCounter[1] & DB1_SCLK_reg;


--DB1_state[4] is dual_processor:inst|adc_spi:the_adc_spi|state[4] at LC8_1_Q2
--operation mode is normal

DB1_state[4]_lut_out = DB1L44;
DB1_state[4] = DFFE(DB1_state[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L56);


--DB1_state[3] is dual_processor:inst|adc_spi:the_adc_spi|state[3] at LC7_1_Q2
--operation mode is normal

DB1_state[3]_lut_out = DB1L46;
DB1_state[3] = DFFE(DB1_state[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L56);


--DB1_state[2] is dual_processor:inst|adc_spi:the_adc_spi|state[2] at LC9_2_Q2
--operation mode is normal

DB1_state[2]_lut_out = DB1L48;
DB1_state[2] = DFFE(DB1_state[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L56);


--DB1_state[1] is dual_processor:inst|adc_spi:the_adc_spi|state[1] at LC9_1_Q2
--operation mode is normal

DB1_state[1]_lut_out = DB1L50 & (!DB1_state[0] # !DB1L28 # !DB1_state[5]);
DB1_state[1] = DFFE(DB1_state[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L56);


--DB1L28 is dual_processor:inst|adc_spi:the_adc_spi|Equal~978 at LC10_1_Q2
--operation mode is normal

DB1L28 = !DB1_state[1] & !DB1_state[2] & !DB1_state[3] & !DB1_state[4];


--DB1_state[5] is dual_processor:inst|adc_spi:the_adc_spi|state[5] at LC3_5_Q2
--operation mode is normal

DB1_state[5]_lut_out = DB1L52 & (!DB1L28 # !DB1_state[0] # !DB1_state[5]);
DB1_state[5] = DFFE(DB1_state[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L56);


--DB1_state[0] is dual_processor:inst|adc_spi:the_adc_spi|state[0] at LC8_5_Q2
--operation mode is normal

DB1_state[0]_lut_out = DB1L53;
DB1_state[0] = DFFE(DB1_state[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L56);


--DB1L29 is dual_processor:inst|adc_spi:the_adc_spi|Equal~979 at LC10_5_Q2
--operation mode is normal

DB1L29 = DB1L28 & !DB1_state[0] & !DB1_state[5];


--DB1L38 is dual_processor:inst|adc_spi:the_adc_spi|SCLK_reg~410 at LC7_15_N1
--operation mode is normal

DB1L38 = !DB1_SCLK_reg & (DB1L29 # !DB1_delayCounter[0] # !DB1_delayCounter[1]);


--DB1L30 is dual_processor:inst|adc_spi:the_adc_spi|Equal~980 at LC7_5_Q2
--operation mode is normal

DB1L30 = DB1_state[5] & DB1_state[0] & DB1L28;


--DB1L39 is dual_processor:inst|adc_spi:the_adc_spi|SCLK_reg~411 at LC4_15_N1
--operation mode is normal

DB1L39 = DB1L30 # !DB1L29 & (DB1_SCLK_reg $ !DB1_transmitting);


--DB1_spi_slave_select_holding_reg[0] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[0] at LC3_3_J2
--operation mode is normal

DB1_spi_slave_select_holding_reg[0]_lut_out = !FG1_op_a[0];
DB1_spi_slave_select_holding_reg[0] = DFFE(DB1_spi_slave_select_holding_reg[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--DB1_write_shift_reg is dual_processor:inst|adc_spi:the_adc_spi|write_shift_reg at LC5_9_A1
--operation mode is normal

DB1_write_shift_reg = DB1_tx_holding_primed & !DB1_transmitting;


--DB1_wr_strobe is dual_processor:inst|adc_spi:the_adc_spi|wr_strobe at LC3_13_L2
--operation mode is normal

DB1_wr_strobe_lut_out = RE1_dc_write & EB1L4 & !DB1_wr_strobe;
DB1_wr_strobe = DFFE(DB1_wr_strobe_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BG1_dc_address[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[1] at LC4_4_L2
--operation mode is arithmetic

BG1_dc_address[1]_lut_out = QE1_const[0] $ HG2_combout;
BG1_dc_address[1] = DFFE(BG1_dc_address[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--BG1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[1]~202 at LC4_4_L2
--operation mode is arithmetic

BG1L3 = CARRY(QE1_const[0] & HG2_combout);


--BG1_dc_address[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[2] at LC5_4_L2
--operation mode is arithmetic

BG1_dc_address[2]_lut_out = HG3_combout $ QE1_const[1] $ BG1L3;
BG1_dc_address[2] = DFFE(BG1_dc_address[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--BG1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[2]~205 at LC5_4_L2
--operation mode is arithmetic

BG1L5 = CARRY(HG3_combout & !QE1_const[1] & !BG1L3 # !HG3_combout & (!BG1L3 # !QE1_const[1]));


--BG1_dc_address[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[3] at LC6_4_L2
--operation mode is arithmetic

BG1_dc_address[3]_lut_out = HG4_combout $ QE1_const[2] $ !BG1L5;
BG1_dc_address[3] = DFFE(BG1_dc_address[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--BG1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[3]~208 at LC6_4_L2
--operation mode is arithmetic

BG1L7 = CARRY(HG4_combout & (QE1_const[2] # !BG1L5) # !HG4_combout & QE1_const[2] & !BG1L5);


--DB1_control_wr_strobe is dual_processor:inst|adc_spi:the_adc_spi|control_wr_strobe at LC6_13_L2
--operation mode is normal

DB1_control_wr_strobe = BG1_dc_address[2] & DB1_wr_strobe & !BG1_dc_address[3] & BG1_dc_address[1];


--FG1_op_a[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[10] at LC4_3_H2
--operation mode is normal

FG1_op_a[10]_lut_out = FG1L41 # VE1_next_instruction_address_2[10] & TE1_op_subroutine_delayed_for_force_carryin_2;
FG1_op_a[10] = DFFE(FG1_op_a[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--DB1L55 is dual_processor:inst|adc_spi:the_adc_spi|always6~2 at LC10_1_A2
--operation mode is normal

DB1L55 = DB1_write_shift_reg # DB1_control_wr_strobe & !DB1_SSO_reg & FG1_op_a[10];


--DB1L236 is dual_processor:inst|adc_spi:the_adc_spi|transmitting~103 at LC8_15_N1
--operation mode is normal

DB1L236 = DB1_delayCounter[1] & (DB1_delayCounter[0] & DB1L30);


--DC1L3 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~839 at LC1_3_D1
--operation mode is arithmetic

DC1L3 = DC1_ext_ram_bus_avalon_slave_arb_addend[0] $ DC1L2;

--DC1L4 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~841 at LC1_3_D1
--operation mode is arithmetic

DC1L4 = CARRY(!DC1_ext_ram_bus_avalon_slave_arb_addend[0] & !DC1L2);


--DC1L5 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~843 at LC5_3_D1
--operation mode is arithmetic

DC1L5 = DC1L16 $ (DC1L1 & !DC1L86);

--DC1L6 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~845 at LC5_3_D1
--operation mode is arithmetic

DC1L6 = CARRY(!DC1L16 & (DC1L86 # !DC1L1));


--DC1_ext_ram_bus_avalon_slave_grant_vector[0] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0] at LC10_3_D1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_grant_vector[0] = DC1L5 # DC1L3;


--TH1_pc[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[21] at LC6_15_D1
--operation mode is normal

TH1_pc[21]_lut_out = TH1_pc[21] $ (TH1L47);
TH1_pc[21]_sload_eqn = (TH1L2 & UH1L65) # (!TH1L2 & TH1_pc[21]_lut_out);
TH1_pc[21] = DFFE(TH1_pc[21]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);


--WH1_ic_read is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|ic_read at LC9_14_D1
--operation mode is normal

WH1_ic_read_lut_out = CC1L73 & (WH1L126) # !CC1L73 & WH1_ic_read;
WH1_ic_read = DFFE(WH1_ic_read_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TH1_pc[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[18] at LC3_15_D1
--operation mode is counter

TH1_pc[18]_lut_out = TH1_pc[18] $ !TH1L42;
TH1_pc[18]_sload_eqn = (TH1L2 & UH1L62) # (!TH1L2 & TH1_pc[18]_lut_out);
TH1_pc[18] = DFFE(TH1_pc[18]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[18]~793 at LC3_15_D1
--operation mode is counter

TH1L44 = CARRY(TH1_pc[18] & !TH1L42);


--TH1_pc[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[19] at LC4_15_D1
--operation mode is counter

TH1_pc[19]_lut_out = TH1_pc[19] $ TH1L44;
TH1_pc[19]_sload_eqn = (TH1L2 & UH1L63) # (!TH1L2 & TH1_pc[19]_lut_out);
TH1_pc[19] = DFFE(TH1_pc[19]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[19]~796 at LC4_15_D1
--operation mode is counter

TH1L46 = CARRY(!TH1L44 # !TH1_pc[19]);


--DC1L1 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|SRAM1_avalonS_in_a_read_cycle~105 at LC8_14_D1
--operation mode is normal

DC1L1 = WH1_ic_read & TH1_pc[21] & !TH1_pc[19] & !TH1_pc[18];


--GH1_dc_read is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|dc_read at LC5_9_G1
--operation mode is normal

GH1_dc_read_lut_out = !BH1_is_cancelled_2 & !BH1_is_neutrino_2 & (JH1_p2_do_iTRAP_0 # JH1_do_iLDx_delayed_for_sel_memword_2);
GH1_dc_read = DFFE(GH1_dc_read_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--QD1L5 is dual_processor:inst|timer2_s1_arbitrator:the_timer2_s1|enet_nios_data_master_requests_timer2_s1~0 at LC8_8_G1
--operation mode is normal

QD1L5 = GH1_dc_write # GH1_dc_read;


--DC1_enet_nios_data_master_requests_SRAM1_avalonS is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_requests_SRAM1_avalonS at LC7_7_G1
--operation mode is normal

DC1_enet_nios_data_master_requests_SRAM1_avalonS = !TJ1_dc_address[19] & !TJ1_dc_address[20] & TJ1_dc_address[22] & QD1L5;


--DC1_last_cycle_enet_nios_data_master_granted_slave_SRAM1_avalonS is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_enet_nios_data_master_granted_slave_SRAM1_avalonS at LC6_4_D1
--operation mode is normal

DC1_last_cycle_enet_nios_data_master_granted_slave_SRAM1_avalonS_lut_out = DC1_enet_nios_data_master_requests_SRAM1_avalonS & (DC1L167 # !DC1_ext_ram_bus_avalon_slave_arbitration_holdoff_internal & DC1_last_cycle_enet_nios_data_master_granted_slave_SRAM1_avalonS);
DC1_last_cycle_enet_nios_data_master_granted_slave_SRAM1_avalonS = DFFE(DC1_last_cycle_enet_nios_data_master_granted_slave_SRAM1_avalonS_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1 at LC7_4_D1
--operation mode is normal

DC1_last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1_lut_out = DC1L94 & (DC1L230 # DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[3] & !DC1L169);
DC1_last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1 = DFFE(DC1_last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1L94 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_requests_ext_flash_s1~257 at LC10_8_G1
--operation mode is normal

DC1L94 = !TJ1_dc_address[22] & TJ1_dc_address[20] & (GH1_dc_write # GH1_dc_read);


--DC1L85 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_arbiterlock~88 at LC9_4_D1
--operation mode is normal

DC1L85 = DC1L94 & !DC1_last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1 & (!DC1_enet_nios_data_master_requests_SRAM1_avalonS # !DC1_last_cycle_enet_nios_data_master_granted_slave_SRAM1_avalonS) # !DC1L94 & (!DC1_enet_nios_data_master_requests_SRAM1_avalonS # !DC1_last_cycle_enet_nios_data_master_granted_slave_SRAM1_avalonS);


--DC1_ext_ram_bus_avalon_slave_slavearbiterlockenable is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable at LC2_1_E1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_slavearbiterlockenable_lut_out = DC1L175 & DC1_ext_ram_bus_avalon_slave_slavearbiterlockenable # !DC1L175 & (DC1L189 # !DC1L191);
DC1_ext_ram_bus_avalon_slave_slavearbiterlockenable = DFFE(DC1_ext_ram_bus_avalon_slave_slavearbiterlockenable_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1L180 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0]~209 at LC9_3_D1
--operation mode is normal

DC1L180 = DC1L1 & DC1_ext_ram_bus_avalon_slave_grant_vector[0] & (DC1L85 # !DC1_ext_ram_bus_avalon_slave_slavearbiterlockenable);


--DC1_enet_nios_data_master_read_data_valid_SRAM1_avalonS_shift_register is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_read_data_valid_SRAM1_avalonS_shift_register at LC3_8_D1
--operation mode is normal

DC1_enet_nios_data_master_read_data_valid_SRAM1_avalonS_shift_register_lut_out = DC1L242 & (DC1_d1_reasons_to_wait # !DC1L172);
DC1_enet_nios_data_master_read_data_valid_SRAM1_avalonS_shift_register = DFFE(DC1_enet_nios_data_master_read_data_valid_SRAM1_avalonS_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_avalonS is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_avalonS at LC4_6_D1
--operation mode is normal

DC1_last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_avalonS_lut_out = DC1L1 & (DC1L166 # DC1_last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_avalonS & !DC1_ext_ram_bus_avalon_slave_arbitration_holdoff_internal);
DC1_last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_avalonS = DFFE(DC1_last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_avalonS_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1 at LC7_14_D1
--operation mode is normal

DC1_last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1_lut_out = DC1L101 & (DC1L168 # !DC1_ext_ram_bus_avalon_slave_arbitration_holdoff_internal & DC1_last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1);
DC1_last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1 = DFFE(DC1_last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1L101 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_in_a_read_cycle~115 at LC5_14_D1
--operation mode is normal

DC1L101 = TH1_pc[19] & WH1_ic_read & !TH1_pc[21];


--DC1L176 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_firsttransfer~132 at LC3_14_D1
--operation mode is normal

DC1L176 = DC1_last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_avalonS & !DC1L1 & (!DC1L101 # !DC1_last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1) # !DC1_last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_avalonS & (!DC1L101 # !DC1_last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1);


--DC1L95 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_instruction_master_arbiterlock~47 at LC8_8_D1
--operation mode is normal

DC1L95 = DC1_ext_ram_bus_avalon_slave_slavearbiterlockenable & !DC1L176;


--DC1L87 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_qualified_request_SRAM1_avalonS~133 at LC2_8_D1
--operation mode is normal

DC1L87 = DC1_enet_nios_data_master_requests_SRAM1_avalonS & !DC1L95 & (!GH1_dc_read # !DC1_enet_nios_data_master_read_data_valid_SRAM1_avalonS_shift_register);


--DC1L7 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~847 at LC2_3_D1
--operation mode is arithmetic

DC1L7 = DC1_ext_ram_bus_avalon_slave_arb_addend[1] $ DC1L87 $ !DC1L4;

--DC1L8 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~849 at LC2_3_D1
--operation mode is arithmetic

DC1L8 = CARRY(DC1_ext_ram_bus_avalon_slave_arb_addend[1] & DC1L87 & !DC1L4 # !DC1_ext_ram_bus_avalon_slave_arb_addend[1] & (DC1L87 # !DC1L4));


--DC1L9 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~851 at LC6_3_D1
--operation mode is arithmetic

DC1L9 = DC1L87 $ !DC1L6;

--DC1L10 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~853 at LC6_3_D1
--operation mode is arithmetic

DC1L10 = CARRY(DC1L87 # !DC1L6);


--DC1L242 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|registered_enet_nios_data_master_read_data_valid_SRAM1_avalonS~11 at LC7_8_D1
--operation mode is normal

DC1L242 = DC1L87 & GH1_dc_read & (DC1L9 # DC1L7);


--DC1L2 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|SRAM1_avalonS_in_a_read_cycle~106 at LC8_4_D1
--operation mode is normal

DC1L2 = DC1L1 & (DC1L85 # !DC1_ext_ram_bus_avalon_slave_slavearbiterlockenable);


--DC1L86 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_arbiterlock~89 at LC5_4_D1
--operation mode is normal

DC1L86 = DC1_ext_ram_bus_avalon_slave_slavearbiterlockenable & !DC1L85;


--DC1L102 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_in_a_read_cycle~116 at LC4_4_D1
--operation mode is normal

DC1L102 = TH1_pc[19] & !TH1_pc[21] & WH1_ic_read & !DC1L86;


--DC1_enet_nios_data_master_read_data_valid_ext_flash_s1_shift_register is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_read_data_valid_ext_flash_s1_shift_register at LC9_8_D1
--operation mode is normal

DC1_enet_nios_data_master_read_data_valid_ext_flash_s1_shift_register_lut_out = !DC1L110 & (DC1L243);
DC1_enet_nios_data_master_read_data_valid_ext_flash_s1_shift_register = DFFE(DC1_enet_nios_data_master_read_data_valid_ext_flash_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1L88 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_qualified_request_ext_flash_s1~122 at LC6_8_D1
--operation mode is normal

DC1L88 = DC1L94 & (!DC1_enet_nios_data_master_read_data_valid_ext_flash_s1_shift_register # !GH1_dc_read);


--GH1_dc_byteenable[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|dc_byteenable[2] at LC8_9_A1
--operation mode is normal

GH1_dc_byteenable[2]_lut_out = JH1_p2_do_write_16 & (GH1L10) # !JH1_p2_do_write_16 & (!GH1L9 & GH1L10 # !JH1_p2_do_write_8);
GH1_dc_byteenable[2] = DFFE(GH1_dc_byteenable[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--GH1_dc_byteenable[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|dc_byteenable[0] at LC3_9_A1
--operation mode is normal

GH1_dc_byteenable[0]_lut_out = JH1_p2_do_write_16 & (!GH1L10) # !JH1_p2_do_write_16 & (!GH1L9 & !GH1L10 # !JH1_p2_do_write_8);
GH1_dc_byteenable[0] = DFFE(GH1_dc_byteenable[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BC1_enet_nios_data_master_dbs_address[1] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_address[1] at LC2_8_A1
--operation mode is normal

BC1_enet_nios_data_master_dbs_address[1]_lut_out = BC1_enet_nios_data_master_dbs_address[1] $ (BC1L20 & BC1L24 & !BC1L501);
BC1_enet_nios_data_master_dbs_address[1] = DFFE(BC1_enet_nios_data_master_dbs_address[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--GH1_dc_byteenable[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|dc_byteenable[1] at LC9_9_A1
--operation mode is normal

GH1_dc_byteenable[1]_lut_out = JH1_p2_do_write_16 & (!GH1L10) # !JH1_p2_do_write_16 & (GH1L9 & !GH1L10 # !JH1_p2_do_write_8);
GH1_dc_byteenable[1] = DFFE(GH1_dc_byteenable[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--GH1_dc_byteenable[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|dc_byteenable[3] at LC1_9_A1
--operation mode is normal

GH1_dc_byteenable[3]_lut_out = JH1_p2_do_write_16 & (GH1L10) # !JH1_p2_do_write_16 & (GH1L9 & GH1L10 # !JH1_p2_do_write_8);
GH1_dc_byteenable[3] = DFFE(GH1_dc_byteenable[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DC1L238 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_nor~40 at LC5_8_A1
--operation mode is normal

DC1L238 = BC1_enet_nios_data_master_dbs_address[1] & (!GH1_dc_byteenable[3]) # !BC1_enet_nios_data_master_dbs_address[1] & !GH1_dc_byteenable[1];


--DC1L237 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_nor~0 at LC7_8_A1
--operation mode is normal

DC1L237 = BC1_enet_nios_data_master_dbs_address[1] & GH1_dc_byteenable[2] # !BC1_enet_nios_data_master_dbs_address[1] & (GH1_dc_byteenable[0]) # !DC1L238;


--BC1_enet_nios_data_master_no_byte_enables_and_last_term is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_no_byte_enables_and_last_term at LC2_9_A1
--operation mode is normal

BC1_enet_nios_data_master_no_byte_enables_and_last_term_lut_out = BC1_enet_nios_data_master_dbs_address[1] & !DC1L237 & GH1_dc_write;
BC1_enet_nios_data_master_no_byte_enables_and_last_term = DFFE(BC1_enet_nios_data_master_no_byte_enables_and_last_term_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1L89 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_qualified_request_ext_flash_s1~123 at LC3_8_A1
--operation mode is normal

DC1L89 = !BC1_enet_nios_data_master_no_byte_enables_and_last_term & (DC1L237);


--DC1L90 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_qualified_request_ext_flash_s1~124 at LC9_7_D1
--operation mode is normal

DC1L90 = !DC1L95 & DC1L88 & (DC1L89 # !GH1_dc_write);


--DC1L172 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~49 at LC7_7_D1
--operation mode is normal

DC1L172 = DC1L90 # DC1L87 # DC1L2 # DC1L102;


--DC1_d1_reasons_to_wait is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_reasons_to_wait at LC9_6_D1
--operation mode is normal

DC1_d1_reasons_to_wait_lut_out = DC1L110 # DC1L174 # DC1_ext_flash_s1_in_a_write_cycle & !DC1L109;
DC1_d1_reasons_to_wait = DFFE(DC1_d1_reasons_to_wait_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_ext_ram_bus_avalon_slave_begins_xfer is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer at LC10_8_D1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_begins_xfer = DC1L172 & !DC1_d1_reasons_to_wait;


--DC1L11 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~855 at LC3_3_D1
--operation mode is arithmetic

DC1L11 = DC1_ext_ram_bus_avalon_slave_arb_addend[2] $ DC1L102 $ DC1L8;

--DC1L12 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~857 at LC3_3_D1
--operation mode is arithmetic

DC1L12 = CARRY(DC1_ext_ram_bus_avalon_slave_arb_addend[2] & (!DC1L8 # !DC1L102) # !DC1_ext_ram_bus_avalon_slave_arb_addend[2] & !DC1L102 & !DC1L8);


--DC1L13 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~859 at LC7_3_D1
--operation mode is arithmetic

DC1L13 = DC1L10 $ (DC1L101 & !DC1L86);

--DC1L14 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~861 at LC7_3_D1
--operation mode is arithmetic

DC1L14 = CARRY(!DC1L10 & (DC1L86 # !DC1L101));


--DC1L15 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~863 at LC4_3_D1
--operation mode is arithmetic

DC1L15 = DC1_ext_ram_bus_avalon_slave_arb_addend[3] $ DC1L90 $ !DC1L12;

--DC1L16 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~865 at LC4_3_D1
--operation mode is arithmetic

DC1L16 = CARRY(DC1_ext_ram_bus_avalon_slave_arb_addend[3] & DC1L90 & !DC1L12 # !DC1_ext_ram_bus_avalon_slave_arb_addend[3] & (DC1L90 # !DC1L12));


--DC1L17 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~867 at LC8_3_D1
--operation mode is normal

DC1L17 = DC1L14 $ !DC1L90;


--DC1L243 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|registered_enet_nios_data_master_read_data_valid_ext_flash_s1~10 at LC5_7_D1
--operation mode is normal

DC1L243 = DC1L90 & GH1_dc_read & (DC1L15 # DC1L17);


--DC1L236 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_readn~53 at LC1_7_D1
--operation mode is normal

DC1L236 = !DC1L243 & (!DC1L13 & !DC1L11 # !DC1L102);


--DC1L181 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[1]~210 at LC7_6_D1
--operation mode is normal

DC1L181 = DC1L87 & (DC1L7 # DC1L9);


--DC1_ext_flash_s1_in_a_write_cycle is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_in_a_write_cycle at LC1_6_D1
--operation mode is normal

DC1_ext_flash_s1_in_a_write_cycle = GH1_dc_write & DC1L90 & (DC1L15 # DC1L17);


--DC1_ext_flash_s1_wait_counter[0] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_wait_counter[0] at LC3_3_A1
--operation mode is normal

DC1_ext_flash_s1_wait_counter[0]_lut_out = DC1L100 # DC1L22 & !DC1_ext_flash_s1_wait_counter[0];
DC1_ext_flash_s1_wait_counter[0] = DFFE(DC1_ext_flash_s1_wait_counter[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_ext_flash_s1_wait_counter[3] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_wait_counter[3] at LC8_3_A1
--operation mode is normal

DC1_ext_flash_s1_wait_counter[3]_lut_out = !DC1L100 & (DC1L99 # DC1_ext_ram_bus_avalon_slave_begins_xfer & DC1_ext_flash_s1_in_a_write_cycle);
DC1_ext_flash_s1_wait_counter[3] = DFFE(DC1_ext_flash_s1_wait_counter[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_ext_flash_s1_wait_counter[2] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_wait_counter[2] at LC5_3_A1
--operation mode is normal

DC1_ext_flash_s1_wait_counter[2]_lut_out = DC1L100 # DC1L22 & (DC1_ext_flash_s1_wait_counter[2] $ DC1L23);
DC1_ext_flash_s1_wait_counter[2] = DFFE(DC1_ext_flash_s1_wait_counter[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_ext_flash_s1_wait_counter[1] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_wait_counter[1] at LC7_3_A1
--operation mode is normal

DC1_ext_flash_s1_wait_counter[1]_lut_out = DC1L100 # DC1L22 & (DC1_ext_flash_s1_wait_counter[1] $ !DC1_ext_flash_s1_wait_counter[0]);
DC1_ext_flash_s1_wait_counter[1] = DFFE(DC1_ext_flash_s1_wait_counter[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1L109 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_wait_counter_eq_0~118 at LC6_3_A1
--operation mode is normal

DC1L109 = !DC1_ext_flash_s1_wait_counter[3] & !DC1_ext_flash_s1_wait_counter[2] & !DC1_ext_flash_s1_wait_counter[0] & !DC1_ext_flash_s1_wait_counter[1];


--DC1L182 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[3]~211 at LC3_2_D1
--operation mode is normal

DC1L182 = DC1L90 & (DC1L15 # DC1L17);


--VB1_shift_reg[14] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[14] at LC1_14_Z2
--operation mode is normal

VB1_shift_reg[14]_lut_out = VB1L175 & VB1_shift_reg[13] # !VB1L175 & (VB1L176);
VB1_shift_reg[14] = DFFE(VB1_shift_reg[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_tx_holding_reg[15] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[15] at LC7_1_Z2
--operation mode is normal

VB1_tx_holding_reg[15]_lut_out = XJ1_op_a[15];
VB1_tx_holding_reg[15] = DFFE(VB1_tx_holding_reg[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1_tx_holding_primed is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_primed at LC4_5_R1
--operation mode is normal

VB1_tx_holding_primed_lut_out = VB1_data_wr_strobe # VB1_tx_holding_primed & VB1_transmitting;
VB1_tx_holding_primed = DFFE(VB1_tx_holding_primed_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1L174 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3984 at LC4_15_Z2
--operation mode is normal

VB1L174 = VB1_tx_holding_primed & (VB1_transmitting & (VB1_shift_reg[15]) # !VB1_transmitting & VB1_tx_holding_reg[15]) # !VB1_tx_holding_primed & (VB1_shift_reg[15]);


--VB1_slowcount[1] is dual_processor:inst|dac_spi:the_dac_spi|slowcount[1] at LC3_4_Z2
--operation mode is normal

VB1_slowcount[1]_lut_out = VB1_slowcount[0] & (VB1_transmitting & !VB1_slowcount[1]);
VB1_slowcount[1] = DFFE(VB1_slowcount[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_slowcount[0] is dual_processor:inst|dac_spi:the_dac_spi|slowcount[0] at LC1_4_Z2
--operation mode is normal

VB1_slowcount[0]_lut_out = !VB1_slowcount[0] & (VB1_transmitting & !VB1_slowcount[1]);
VB1_slowcount[0] = DFFE(VB1_slowcount[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1L175 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3985 at LC8_4_Z2
--operation mode is normal

VB1L175 = VB1_SCLK_reg & !VB1_slowcount[0] & VB1_slowcount[1];


--VB1L37 is dual_processor:inst|dac_spi:the_dac_spi|SCLK_reg~344 at LC4_4_Z2
--operation mode is normal

VB1L37 = !VB1_slowcount[0] & VB1_slowcount[1] & (VB1_SCLK_reg $ VB1_transmitting);


--VB1_state[5] is dual_processor:inst|dac_spi:the_dac_spi|state[5] at LC2_8_Z2
--operation mode is normal

VB1_state[5]_lut_out = VB1L47 & (!VB1L32 # !VB1_state[0] # !VB1_state[5]);
VB1_state[5] = DFFE(VB1_state[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L59);


--VB1_state[0] is dual_processor:inst|dac_spi:the_dac_spi|state[0] at LC10_8_Z2
--operation mode is normal

VB1_state[0]_lut_out = VB1L48;
VB1_state[0] = DFFE(VB1_state[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L59);


--VB1_state[4] is dual_processor:inst|dac_spi:the_dac_spi|state[4] at LC3_8_Z2
--operation mode is normal

VB1_state[4]_lut_out = VB1L50;
VB1_state[4] = DFFE(VB1_state[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L59);


--VB1_state[3] is dual_processor:inst|dac_spi:the_dac_spi|state[3] at LC8_8_Z2
--operation mode is normal

VB1_state[3]_lut_out = VB1L52;
VB1_state[3] = DFFE(VB1_state[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L59);


--VB1_state[2] is dual_processor:inst|dac_spi:the_dac_spi|state[2] at LC7_9_Z2
--operation mode is normal

VB1_state[2]_lut_out = VB1L54;
VB1_state[2] = DFFE(VB1_state[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L59);


--VB1_state[1] is dual_processor:inst|dac_spi:the_dac_spi|state[1] at LC9_9_Z2
--operation mode is normal

VB1_state[1]_lut_out = VB1L56 & (!VB1_state[5] # !VB1L32 # !VB1_state[0]);
VB1_state[1] = DFFE(VB1_state[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L59);


--VB1L32 is dual_processor:inst|dac_spi:the_dac_spi|Equal~499 at LC1_8_Z2
--operation mode is normal

VB1L32 = !VB1_state[4] & !VB1_state[2] & !VB1_state[3] & !VB1_state[1];


--VB1L38 is dual_processor:inst|dac_spi:the_dac_spi|SCLK_reg~345 at LC8_7_Z2
--operation mode is normal

VB1L38 = VB1L37 & (VB1_state[0] $ VB1_state[5] # !VB1L32);


--VB1L39 is dual_processor:inst|dac_spi:the_dac_spi|SCLK_reg~346 at LC5_8_Z2
--operation mode is normal

VB1L39 = !VB1_state[5] & VB1L32 & !VB1_state[0];


--VB1L192 is dual_processor:inst|dac_spi:the_dac_spi|slowclock~68 at LC9_4_Z2
--operation mode is normal

VB1L192 = !VB1_slowcount[0] & VB1_slowcount[1];


--F1_inst1 is lvdt_interface:inst61|inst1 at LC3_14_P2
--operation mode is normal

F1_inst1_lut_out = DL25_aeb_out;
F1_inst1 = DFFE(F1_inst1_lut_out, GLOBAL(clk), , , );


--DL25_aeb_out is lvdt_interface:inst61|lpm_compare0:inst11|lpm_compare:lpm_compare_component|comptree:comparator|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC9_14_P2
--operation mode is normal

DL25_aeb_out = DL11_aeb_out & DL9_aeb_out & DL10_aeb_out & DL2_aeb_out;


--AL2L19 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC10_5_D2
--operation mode is normal

AL2L19 = AL2_cout;


--F1_inst25 is lvdt_interface:inst61|inst25 at LC10_12_P2
--operation mode is normal

F1_inst25_lut_out = DL27_aeb_out;
F1_inst25 = DFFE(F1_inst25_lut_out, GLOBAL(clk), , , );


--DL27_aeb_out is lvdt_interface:inst61|lpm_compare0:inst15|lpm_compare:lpm_compare_component|comptree:comparator|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC7_12_P2
--operation mode is normal

DL27_aeb_out = DL16_aeb_out & DL17_aeb_out & DL18_aeb_out & DL4_aeb_out;


--AL3L19 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC10_9_T2
--operation mode is normal

AL3L19 = AL3_cout;


--SC1_d1_reasons_to_wait is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_reasons_to_wait at LC1_6_A1
--operation mode is normal

SC1_d1_reasons_to_wait_lut_out = SC1L28 & (SC1_lan91c111_0_s1_wait_counter # SC1L36) # !SC1L28 & GH1_dc_read & (SC1L36);
SC1_d1_reasons_to_wait = DFFE(SC1_d1_reasons_to_wait_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ND1L1 is dual_processor:inst|timer1_s1_arbitrator:the_timer1_s1|Equal~60 at LC2_4_G1
--operation mode is normal

ND1L1 = !TJ1_dc_address[11] & !TJ1_dc_address[9] & !TJ1_dc_address[8] & !TJ1_dc_address[10];


--WD1L2 is dual_processor:inst|watchdog_s1_arbitrator:the_watchdog_s1|Equal~84 at LC3_2_G1
--operation mode is normal

WD1L2 = !TJ1_dc_address[7] & !TJ1_dc_address[12];


--SC1L30 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|lan91c111_0_s1_with_write_latency~59 at LC9_2_G1
--operation mode is normal

SC1L30 = !TJ1_dc_address[14] & R1L2 & TJ1_dc_address[16] & WD1L2;


--SC1L31 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|lan91c111_0_s1_with_write_latency~60 at LC9_8_G1
--operation mode is normal

SC1L31 = YB1L2 & (ND1L1 & SC1L30);


--SC1_enet_nios_data_master_read_data_valid_lan91c111_0_s1_shift_register is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|enet_nios_data_master_read_data_valid_lan91c111_0_s1_shift_register at LC8_6_A1
--operation mode is normal

SC1_enet_nios_data_master_read_data_valid_lan91c111_0_s1_shift_register_lut_out = SC1_d1_reasons_to_wait & SC1L27 & GH1_dc_read;
SC1_enet_nios_data_master_read_data_valid_lan91c111_0_s1_shift_register = DFFE(SC1_enet_nios_data_master_read_data_valid_lan91c111_0_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1L27 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|lan91c111_0_s1_counter_load_value~31 at LC4_6_A1
--operation mode is normal

SC1L27 = SC1L31 & (GH1_dc_read & !SC1_enet_nios_data_master_read_data_valid_lan91c111_0_s1_shift_register # !GH1_dc_read & (GH1_dc_write));


--SC1L28 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|lan91c111_0_s1_counter_load_value~32 at LC3_5_A1
--operation mode is normal

SC1L28 = GH1_dc_write & SC1L31 & (!SC1_enet_nios_data_master_read_data_valid_lan91c111_0_s1_shift_register # !GH1_dc_read);


--SC1_lan91c111_0_s1_wait_counter is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|lan91c111_0_s1_wait_counter at LC3_6_A1
--operation mode is normal

SC1_lan91c111_0_s1_wait_counter_lut_out = SC1L28 & !SC1_d1_reasons_to_wait;
SC1_lan91c111_0_s1_wait_counter = DFFE(SC1_lan91c111_0_s1_wait_counter_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--QD1L1 is dual_processor:inst|timer2_s1_arbitrator:the_timer2_s1|Equal~62 at LC1_12_G1
--operation mode is normal

QD1L1 = !TJ1_dc_address[11] & !TJ1_dc_address[10] & TJ1_dc_address[12] & WD1L1;


--QD1L2 is dual_processor:inst|timer2_s1_arbitrator:the_timer2_s1|Equal~63 at LC5_12_G1
--operation mode is normal

QD1L2 = TJ1_dc_address[7] & QD1L1;


--FD1L1 is dual_processor:inst|samp_interface:the_samp_interface|always0~1 at LC10_12_G1
--operation mode is normal

FD1L1 = QD1L2 & !TJ1_dc_address[4] & GH1_dc_byteenable[0] & JC1L2;


--XJ1_op_a[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[4] at LC4_1_S1
--operation mode is normal

XJ1_op_a[4]_lut_out = XJ1L60 # MH1_next_instruction_address_2[4] & JH1_p2_do_save_return_address;
XJ1_op_a[4] = DFFE(XJ1_op_a[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FG1_op_a[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[0] at LC8_3_H2
--operation mode is normal

FG1_op_a[0]_lut_out = FG1L31 # TE1_op_subroutine_delayed_for_force_carryin_2 & VE1_next_instruction_address_2[0];
FG1_op_a[0] = DFFE(FG1_op_a[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--BG1_dc_address[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[6] at LC9_4_L2
--operation mode is arithmetic

BG1_dc_address[6]_lut_out = HG7_combout $ QE1_const[5] $ BG1L11;
BG1_dc_address[6] = DFFE(BG1_dc_address[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--BG1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[6]~211 at LC9_4_L2
--operation mode is arithmetic

BG1L13 = CARRY(HG7_combout & !QE1_const[5] & !BG1L11 # !HG7_combout & (!BG1L11 # !QE1_const[5]));


--BG1_dc_address[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8] at LC1_6_L2
--operation mode is arithmetic

BG1_dc_address[8]_lut_out = HG9_combout $ QE1_const[7] $ BG1L15;
BG1_dc_address[8] = DFFE(BG1_dc_address[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--BG1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]~214 at LC1_6_L2
--operation mode is arithmetic

BG1L17 = CARRY(HG9_combout & !QE1_const[7] & !BG1L15 # !HG9_combout & (!BG1L15 # !QE1_const[7]));


--BG1_dc_address[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[4] at LC7_4_L2
--operation mode is arithmetic

BG1_dc_address[4]_lut_out = HG5_combout $ QE1_const[3] $ BG1L7;
BG1_dc_address[4] = DFFE(BG1_dc_address[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--BG1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[4]~217 at LC7_4_L2
--operation mode is arithmetic

BG1L9 = CARRY(HG5_combout & !QE1_const[3] & !BG1L7 # !HG5_combout & (!BG1L7 # !QE1_const[3]));


--BG1_dc_address[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[5] at LC8_4_L2
--operation mode is arithmetic

BG1_dc_address[5]_lut_out = QE1_const[4] $ HG6_combout $ !BG1L9;
BG1_dc_address[5] = DFFE(BG1_dc_address[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--BG1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[5]~220 at LC8_4_L2
--operation mode is arithmetic

BG1L11 = CARRY(QE1_const[4] & (HG6_combout # !BG1L9) # !QE1_const[4] & HG6_combout & !BG1L9);


--EB1L1 is dual_processor:inst|adc_spi_spi_control_port_arbitrator:the_adc_spi_spi_control_port|Equal~111 at LC2_4_L2
--operation mode is normal

EB1L1 = !BG1_dc_address[6] & !BG1_dc_address[5] & !BG1_dc_address[4] & !BG1_dc_address[8];


--BG1_dc_address[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[14] at LC7_6_L2
--operation mode is normal

BG1_dc_address[14]_lut_out = HG15_combout $ QE1_const[13] $ BG1L27;
BG1_dc_address[14] = DFFE(BG1_dc_address[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--BG1_dc_address[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[11] at LC4_6_L2
--operation mode is arithmetic

BG1_dc_address[11]_lut_out = HG12_combout $ QE1_const[10] $ !BG1L21;
BG1_dc_address[11] = DFFE(BG1_dc_address[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--BG1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[11]~226 at LC4_6_L2
--operation mode is arithmetic

BG1L23 = CARRY(HG12_combout & (QE1_const[10] # !BG1L21) # !HG12_combout & QE1_const[10] & !BG1L21);


--BG1_dc_address[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[12] at LC5_6_L2
--operation mode is arithmetic

BG1_dc_address[12]_lut_out = HG13_combout $ QE1_const[11] $ BG1L23;
BG1_dc_address[12] = DFFE(BG1_dc_address[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--BG1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[12]~229 at LC5_6_L2
--operation mode is arithmetic

BG1L25 = CARRY(HG13_combout & !QE1_const[11] & !BG1L23 # !HG13_combout & (!BG1L23 # !QE1_const[11]));


--BG1_dc_address[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[13] at LC6_6_L2
--operation mode is arithmetic

BG1_dc_address[13]_lut_out = HG14_combout $ QE1_const[12] $ !BG1L25;
BG1_dc_address[13] = DFFE(BG1_dc_address[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--BG1L27 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[13]~232 at LC6_6_L2
--operation mode is arithmetic

BG1L27 = CARRY(HG14_combout & (QE1_const[12] # !BG1L25) # !HG14_combout & QE1_const[12] & !BG1L25);


--EB1L2 is dual_processor:inst|adc_spi_spi_control_port_arbitrator:the_adc_spi_spi_control_port|Equal~112 at LC10_6_L2
--operation mode is normal

EB1L2 = !BG1_dc_address[13] & BG1_dc_address[11] & !BG1_dc_address[12];


--BG1_dc_address[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[7] at LC10_4_L2
--operation mode is arithmetic

BG1_dc_address[7]_lut_out = QE1_const[6] $ HG8_combout $ !BG1L13;
BG1_dc_address[7] = DFFE(BG1_dc_address[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--BG1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[7]~235 at LC10_4_L2
--operation mode is arithmetic

BG1L15 = CARRY(QE1_const[6] & (HG8_combout # !BG1L13) # !QE1_const[6] & HG8_combout & !BG1L13);


--EB1L3 is dual_processor:inst|adc_spi_spi_control_port_arbitrator:the_adc_spi_spi_control_port|Equal~113 at LC10_7_L2
--operation mode is normal

EB1L3 = EB1L2 & !BG1_dc_address[7] & BG1_dc_address[14] & EB1L1;


--RE1_dc_write is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write at LC10_8_L2
--operation mode is normal

RE1_dc_write_lut_out = TE1_p2_op_is_STx & (!LE1_is_cancelled_2 & !LE1_is_neutrino_2);
RE1_dc_write = DFFE(RE1_dc_write_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--DB1L105 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_rd_strobe~13 at LC3_4_L2
--operation mode is normal

DB1L105 = !BG1_dc_address[3] & !BG1_dc_address[2];


--HD1L2 is dual_processor:inst|sel_ana17_24:the_sel_ana17_24|always0~47 at LC9_11_L2
--operation mode is normal

HD1L2 = BG1_dc_address[1] # !EB1L3 # !DB1L105 # !RE1_dc_write;


--T1_ad_nios_data_master_waitrequest is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest at LC7_3_L1
--operation mode is normal

T1_ad_nios_data_master_waitrequest_lut_out = T1L87 & !T1L83 & (R1L48 # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1);
T1_ad_nios_data_master_waitrequest = DFFE(T1_ad_nios_data_master_waitrequest_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--W1L1 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_data_master_qualified_request_ad_ram_s1~1 at LC8_3_L1
--operation mode is normal

W1L1 = T1_ad_nios_data_master_waitrequest & RE1_dc_write;


--BG1_dc_address[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[9] at LC2_6_L2
--operation mode is arithmetic

BG1_dc_address[9]_lut_out = QE1_const[8] $ HG10_combout $ !BG1L17;
BG1_dc_address[9] = DFFE(BG1_dc_address[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--BG1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[9]~238 at LC2_6_L2
--operation mode is arithmetic

BG1L19 = CARRY(QE1_const[8] & (HG10_combout # !BG1L17) # !QE1_const[8] & HG10_combout & !BG1L17);


--BG1_dc_address[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[10] at LC3_6_L2
--operation mode is arithmetic

BG1_dc_address[10]_lut_out = HG11_combout $ QE1_const[9] $ BG1L19;
BG1_dc_address[10] = DFFE(BG1_dc_address[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--BG1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[10]~241 at LC3_6_L2
--operation mode is arithmetic

BG1L21 = CARRY(HG11_combout & !QE1_const[9] & !BG1L19 # !HG11_combout & (!BG1L19 # !QE1_const[9]));


--HD1L1 is dual_processor:inst|sel_ana17_24:the_sel_ana17_24|always0~1 at LC8_9_L1
--operation mode is normal

HD1L1 = !W1L1 & BG1_dc_address[10] & !BG1_dc_address[9] & !HD1L2;


--FG1_op_a[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[1] at LC7_13_H2
--operation mode is normal

FG1_op_a[1]_lut_out = FG1L32 # TE1_op_subroutine_delayed_for_force_carryin_2 & VE1_next_instruction_address_2[1];
FG1_op_a[1] = DFFE(FG1_op_a[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--FG1_op_a[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[2] at LC6_1_H2
--operation mode is normal

FG1_op_a[2]_lut_out = FG1L33 # VE1_next_instruction_address_2[2] & TE1_op_subroutine_delayed_for_force_carryin_2;
FG1_op_a[2] = DFFE(FG1_op_a[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--FG1_op_a[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[3] at LC3_3_H2
--operation mode is normal

FG1_op_a[3]_lut_out = FG1L34 # VE1_next_instruction_address_2[3] & TE1_op_subroutine_delayed_for_force_carryin_2;
FG1_op_a[3] = DFFE(FG1_op_a[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--EK1_control_reg[9] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[9] at LC3_10_S2
--operation mode is normal

EK1_control_reg[9]_lut_out = XJ1_op_a[9];
EK1_control_reg[9] = DFFE(EK1_control_reg[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L12);


--GK1_pre_txd is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|pre_txd at LC3_2_S2
--operation mode is normal

GK1_pre_txd_lut_out = !GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] & (GK1_pre_txd # !GK1L27);
GK1_pre_txd = DFFE(GK1_pre_txd_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--JK1_control_reg[9] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[9] at LC7_10_C2
--operation mode is normal

JK1_control_reg[9]_lut_out = XJ1_op_a[9];
JK1_control_reg[9] = DFFE(JK1_control_reg[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L12);


--LK1_pre_txd is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|pre_txd at LC7_13_C2
--operation mode is normal

LK1_pre_txd_lut_out = !LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] & (LK1_pre_txd # !LK1L30);
LK1_pre_txd = DFFE(LK1_pre_txd_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TK1_pwm_ff is lvdt_interface:inst61|pwm1:inst|pwm_ff at LC10_4_P2
--operation mode is normal

TK1_pwm_ff_lut_out = !AL5L20 & (TK1_period_pulse # TK1_pwm_ff);
TK1_pwm_ff = DFFE(TK1_pwm_ff_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--QC1_data_out[0] is dual_processor:inst|misc_outs:the_misc_outs|data_out[0] at LC3_13_O2
--operation mode is normal

QC1_data_out[0]_lut_out = XJ1_op_a[0];
QC1_data_out[0] = DFFE(QC1_data_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QC1L1);


--XJ1_op_a[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[5] at LC4_11_P1
--operation mode is normal

XJ1_op_a[5]_lut_out = XJ1L61 # MH1_next_instruction_address_2[5] & JH1_p2_do_save_return_address;
XJ1_op_a[5] = DFFE(XJ1_op_a[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[15] at LC4_4_P1
--operation mode is normal

XJ1_op_a[15]_lut_out = XJ1L71 # JH1_p2_do_save_return_address & MH1_next_instruction_address_2[15];
XJ1_op_a[15] = DFFE(XJ1_op_a[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KD1L3 is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|always0~37 at LC3_16_G1
--operation mode is normal

KD1L3 = TJ1_dc_address[11] # BC1_enet_nios_data_master_waitrequest # TJ1_dc_address[9] # !GH1_dc_write;


--WD1L3 is dual_processor:inst|watchdog_s1_arbitrator:the_watchdog_s1|Equal~85 at LC6_2_G1
--operation mode is normal

WD1L3 = !TJ1_dc_address[12] & !TJ1_dc_address[7] & WD1L1;


--R1L3 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|Equal~118 at LC5_3_G1
--operation mode is normal

R1L3 = !TJ1_dc_address[3] & !TJ1_dc_address[2] & !TJ1_dc_address[4] & !TJ1_dc_address[8];


--KD1L1 is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|always0~1 at LC8_16_G1
--operation mode is normal

KD1L1 = R1L3 & !KD1L3 & TJ1_dc_address[10] & WD1L3;


--XJ1_op_a[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[14] at LC2_14_P1
--operation mode is normal

XJ1_op_a[14]_lut_out = XJ1L70 # JH1_p2_do_save_return_address & MH1_next_instruction_address_2[14];
XJ1_op_a[14] = DFFE(XJ1_op_a[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[13] at LC1_12_P1
--operation mode is normal

XJ1_op_a[13]_lut_out = XJ1L69 # JH1_p2_do_save_return_address & MH1_next_instruction_address_2[13];
XJ1_op_a[13] = DFFE(XJ1_op_a[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[12] at LC10_14_N1
--operation mode is normal

XJ1_op_a[12]_lut_out = XJ1L68 # MH1_next_instruction_address_2[12] & JH1_p2_do_save_return_address;
XJ1_op_a[12] = DFFE(XJ1_op_a[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[11] at LC3_9_N1
--operation mode is normal

XJ1_op_a[11]_lut_out = XJ1L67 # MH1_next_instruction_address_2[11] & JH1_p2_do_save_return_address;
XJ1_op_a[11] = DFFE(XJ1_op_a[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[10] at LC10_3_N1
--operation mode is normal

XJ1_op_a[10]_lut_out = XJ1L66 # JH1_p2_do_save_return_address & MH1_next_instruction_address_2[10];
XJ1_op_a[10] = DFFE(XJ1_op_a[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[9] at LC9_11_N1
--operation mode is normal

XJ1_op_a[9]_lut_out = XJ1L65 # JH1_p2_do_save_return_address & MH1_next_instruction_address_2[9];
XJ1_op_a[9] = DFFE(XJ1_op_a[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[8] at LC7_3_P1
--operation mode is normal

XJ1_op_a[8]_lut_out = XJ1L64 # JH1_p2_do_save_return_address & MH1_next_instruction_address_2[8];
XJ1_op_a[8] = DFFE(XJ1_op_a[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[7] at LC6_6_S1
--operation mode is normal

XJ1_op_a[7]_lut_out = XJ1L63 # JH1_p2_do_save_return_address & MH1_next_instruction_address_2[7];
XJ1_op_a[7] = DFFE(XJ1_op_a[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[6] at LC4_14_P1
--operation mode is normal

XJ1_op_a[6]_lut_out = XJ1L62 # JH1_p2_do_save_return_address & MH1_next_instruction_address_2[6];
XJ1_op_a[6] = DFFE(XJ1_op_a[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DC1L235 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_address[19]~2937 at LC10_2_D1
--operation mode is normal

DC1L235 = !DC1L182 & (!DC1L7 & !DC1L9 # !DC1L87);


--DC1L234 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_address[18]~2938 at LC7_2_D1
--operation mode is normal

DC1L234 = !DC1L181 & (DC1L180 # !DC1L182);


--TH1_pc[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[17] at LC2_15_D1
--operation mode is counter

TH1_pc[17]_lut_out = TH1_pc[17] $ TH1L40;
TH1_pc[17]_sload_eqn = (TH1L2 & UH1L61) # (!TH1L2 & TH1_pc[17]_lut_out);
TH1_pc[17] = DFFE(TH1_pc[17]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[17]~799 at LC2_15_D1
--operation mode is counter

TH1L42 = CARRY(!TH1L40 # !TH1_pc[17]);


--TH1_pc[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[16] at LC1_15_D1
--operation mode is counter

TH1_pc[16]_lut_out = TH1_pc[16] $ !TH1L38;
TH1_pc[16]_sload_eqn = (TH1L2 & UH1L60) # (!TH1L2 & TH1_pc[16]_lut_out);
TH1_pc[16] = DFFE(TH1_pc[16]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[16]~802 at LC1_15_D1
--operation mode is counter

TH1L40 = CARRY(TH1_pc[16] & !TH1L38);


--TH1_pc[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[15] at LC10_13_D1
--operation mode is counter

TH1_pc[15]_lut_out = TH1_pc[15] $ TH1L36;
TH1_pc[15]_sload_eqn = (TH1L2 & UH1L59) # (!TH1L2 & TH1_pc[15]_lut_out);
TH1_pc[15] = DFFE(TH1_pc[15]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[15]~805 at LC10_13_D1
--operation mode is counter

TH1L38 = CARRY(!TH1L36 # !TH1_pc[15]);


--TH1_pc[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[14] at LC9_13_D1
--operation mode is counter

TH1_pc[14]_lut_out = TH1_pc[14] $ (!TH1L34);
TH1_pc[14]_sload_eqn = (TH1L2 & UH1L58) # (!TH1L2 & TH1_pc[14]_lut_out);
TH1_pc[14] = DFFE(TH1_pc[14]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L36 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[14]~808 at LC9_13_D1
--operation mode is counter

TH1L36 = CARRY(TH1_pc[14] & (!TH1L34));


--TH1_pc[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[13] at LC8_13_D1
--operation mode is counter

TH1_pc[13]_lut_out = TH1_pc[13] $ (TH1L32);
TH1_pc[13]_sload_eqn = (TH1L2 & UH1L57) # (!TH1L2 & TH1_pc[13]_lut_out);
TH1_pc[13] = DFFE(TH1_pc[13]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L34 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[13]~811 at LC8_13_D1
--operation mode is counter

TH1L34 = CARRY(!TH1L32 # !TH1_pc[13]);


--TH1_pc[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[12] at LC7_13_D1
--operation mode is counter

TH1_pc[12]_lut_out = TH1_pc[12] $ !TH1L30;
TH1_pc[12]_sload_eqn = (TH1L2 & UH1L56) # (!TH1L2 & TH1_pc[12]_lut_out);
TH1_pc[12] = DFFE(TH1_pc[12]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L32 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[12]~814 at LC7_13_D1
--operation mode is counter

TH1L32 = CARRY(TH1_pc[12] & !TH1L30);


--TH1_pc[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[11] at LC6_13_D1
--operation mode is counter

TH1_pc[11]_lut_out = TH1_pc[11] $ (TH1L28);
TH1_pc[11]_sload_eqn = (TH1L2 & UH1L55) # (!TH1L2 & TH1_pc[11]_lut_out);
TH1_pc[11] = DFFE(TH1_pc[11]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L30 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[11]~817 at LC6_13_D1
--operation mode is counter

TH1L30 = CARRY(!TH1L28 # !TH1_pc[11]);


--TH1_pc[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[10] at LC5_13_D1
--operation mode is counter

TH1_pc[10]_lut_out = TH1_pc[10] $ (!TH1L26);
TH1_pc[10]_sload_eqn = (TH1L2 & UH1L54) # (!TH1L2 & TH1_pc[10]_lut_out);
TH1_pc[10] = DFFE(TH1_pc[10]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[10]~820 at LC5_13_D1
--operation mode is counter

TH1L28 = CARRY(TH1_pc[10] & (!TH1L26));


--TH1_pc[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[9] at LC4_13_D1
--operation mode is counter

TH1_pc[9]_lut_out = TH1_pc[9] $ (TH1L24);
TH1_pc[9]_sload_eqn = (TH1L2 & UH1L53) # (!TH1L2 & TH1_pc[9]_lut_out);
TH1_pc[9] = DFFE(TH1_pc[9]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[9]~823 at LC4_13_D1
--operation mode is counter

TH1L26 = CARRY(!TH1L24 # !TH1_pc[9]);


--TH1_pc[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[8] at LC3_13_D1
--operation mode is counter

TH1_pc[8]_lut_out = TH1_pc[8] $ (!TH1L22);
TH1_pc[8]_sload_eqn = (TH1L2 & UH1L52) # (!TH1L2 & TH1_pc[8]_lut_out);
TH1_pc[8] = DFFE(TH1_pc[8]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[8]~826 at LC3_13_D1
--operation mode is counter

TH1L24 = CARRY(TH1_pc[8] & (!TH1L22));


--TH1_pc[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[7] at LC2_13_D1
--operation mode is counter

TH1_pc[7]_lut_out = TH1_pc[7] $ TH1L20;
TH1_pc[7]_sload_eqn = (TH1L2 & UH1L51) # (!TH1L2 & TH1_pc[7]_lut_out);
TH1_pc[7] = DFFE(TH1_pc[7]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[7]~829 at LC2_13_D1
--operation mode is counter

TH1L22 = CARRY(!TH1L20 # !TH1_pc[7]);


--TH1_pc[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[6] at LC1_13_D1
--operation mode is counter

TH1_pc[6]_lut_out = TH1_pc[6] $ (!TH1L18);
TH1_pc[6]_sload_eqn = (TH1L2 & UH1L50) # (!TH1L2 & TH1_pc[6]_lut_out);
TH1_pc[6] = DFFE(TH1_pc[6]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[6]~832 at LC1_13_D1
--operation mode is counter

TH1L20 = CARRY(TH1_pc[6] & (!TH1L18));


--TH1_pc[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[5] at LC10_11_D1
--operation mode is counter

TH1_pc[5]_lut_out = TH1_pc[5] $ TH1L16;
TH1_pc[5]_sload_eqn = (TH1L2 & UH1L49) # (!TH1L2 & TH1_pc[5]_lut_out);
TH1_pc[5] = DFFE(TH1_pc[5]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[5]~835 at LC10_11_D1
--operation mode is counter

TH1L18 = CARRY(!TH1L16 # !TH1_pc[5]);


--TH1_pc[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[4] at LC9_11_D1
--operation mode is counter

TH1_pc[4]_lut_out = TH1_pc[4] $ !TH1L14;
TH1_pc[4]_sload_eqn = (TH1L2 & UH1L48) # (!TH1L2 & TH1_pc[4]_lut_out);
TH1_pc[4] = DFFE(TH1_pc[4]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[4]~838 at LC9_11_D1
--operation mode is counter

TH1L16 = CARRY(TH1_pc[4] & !TH1L14);


--TH1_pc[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[3] at LC8_11_D1
--operation mode is counter

TH1_pc[3]_lut_out = TH1_pc[3] $ TH1L12;
TH1_pc[3]_sload_eqn = (TH1L2 & UH1L47) # (!TH1L2 & TH1_pc[3]_lut_out);
TH1_pc[3] = DFFE(TH1_pc[3]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[3]~841 at LC8_11_D1
--operation mode is counter

TH1L14 = CARRY(!TH1L12 # !TH1_pc[3]);


--TH1_pc[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[2] at LC7_11_D1
--operation mode is counter

TH1_pc[2]_lut_out = TH1_pc[2] $ !TH1L10;
TH1_pc[2]_sload_eqn = (TH1L2 & UH1L46) # (!TH1L2 & TH1_pc[2]_lut_out);
TH1_pc[2] = DFFE(TH1_pc[2]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[2]~844 at LC7_11_D1
--operation mode is counter

TH1L12 = CARRY(TH1_pc[2] & !TH1L10);


--TH1_pc[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[1] at LC6_11_D1
--operation mode is counter

TH1_pc[1]_lut_out = TH1_pc[1] $ TH1L8;
TH1_pc[1]_sload_eqn = (TH1L2 & UH1L45) # (!TH1L2 & TH1_pc[1]_lut_out);
TH1_pc[1] = DFFE(TH1_pc[1]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[1]~847 at LC6_11_D1
--operation mode is counter

TH1L10 = CARRY(!TH1L8 # !TH1_pc[1]);


--TJ1_dc_address[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[1] at LC3_1_A1
--operation mode is normal

TJ1_dc_address[1]_lut_out = FH1_offset_lsbs[1];
TJ1_dc_address[1] = DFFE(TJ1_dc_address[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--TH1_pc[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[0] at LC5_11_D1
--operation mode is counter

TH1_pc[0]_lut_out = !TH1_pc[0];
TH1_pc[0]_sload_eqn = (TH1L2 & UH1L44) # (!TH1L2 & TH1_pc[0]_lut_out);
TH1_pc[0] = DFFE(TH1_pc[0]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[0]~850 at LC5_11_D1
--operation mode is counter

TH1L8 = CARRY(TH1_pc[0]);


--DC1L233 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_address[1]~2957 at LC6_1_A1
--operation mode is normal

DC1L233 = DC1L180 & TH1_pc[0] # !DC1L180 & (DC1L182 & (BC1_enet_nios_data_master_dbs_address[1]) # !DC1L182 & TH1_pc[0]);


--TJ1_dc_address[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[0] at LC7_14_A1
--operation mode is normal

TJ1_dc_address[0]_lut_out = FH1_offset_lsbs[0];
TJ1_dc_address[0] = DFFE(TJ1_dc_address[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--VB1L240 is dual_processor:inst|dac_spi:the_dac_spi|transmitting~89 at LC9_8_Z2
--operation mode is normal

VB1L240 = VB1L32 & VB1_state[0] & VB1_state[5] & VB1L192;


--VB1L59 is dual_processor:inst|dac_spi:the_dac_spi|always11~0 at LC2_4_Z2
--operation mode is normal

VB1L59 = !VB1_slowcount[0] & (VB1_transmitting & VB1_slowcount[1]);


--VB1_wr_strobe is dual_processor:inst|dac_spi:the_dac_spi|wr_strobe at LC9_12_R1
--operation mode is normal

VB1_wr_strobe_lut_out = WB1L1 & (!VB1_wr_strobe & GH1_dc_write);
VB1_wr_strobe = DFFE(VB1_wr_strobe_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_control_wr_strobe is dual_processor:inst|dac_spi:the_dac_spi|control_wr_strobe at LC9_7_R2
--operation mode is normal

VB1_control_wr_strobe = TJ1_dc_address[2] & VB1_wr_strobe & !TJ1_dc_address[4] & TJ1_dc_address[3];


--VB1_spi_slave_select_holding_reg[3] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[3] at LC3_3_Z2
--operation mode is normal

VB1_spi_slave_select_holding_reg[3]_lut_out = XJ1_op_a[3];
VB1_spi_slave_select_holding_reg[3] = DFFE(VB1_spi_slave_select_holding_reg[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--VB1_write_shift_reg is dual_processor:inst|dac_spi:the_dac_spi|write_shift_reg at LC6_2_Z2
--operation mode is normal

VB1_write_shift_reg = !VB1_transmitting & VB1_tx_holding_primed;


--VB1L58 is dual_processor:inst|dac_spi:the_dac_spi|always6~2 at LC9_3_Z2
--operation mode is normal

VB1L58 = VB1_write_shift_reg # !VB1_SSO_reg & XJ1_op_a[10] & VB1_control_wr_strobe;


--VB1_spi_slave_select_holding_reg[2] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[2] at LC3_6_Z2
--operation mode is normal

VB1_spi_slave_select_holding_reg[2]_lut_out = XJ1_op_a[2];
VB1_spi_slave_select_holding_reg[2] = DFFE(VB1_spi_slave_select_holding_reg[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--VB1_spi_slave_select_holding_reg[1] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[1] at LC9_6_Z2
--operation mode is normal

VB1_spi_slave_select_holding_reg[1]_lut_out = XJ1_op_a[1];
VB1_spi_slave_select_holding_reg[1] = DFFE(VB1_spi_slave_select_holding_reg[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--VB1_spi_slave_select_holding_reg[0] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[0] at LC8_6_Z2
--operation mode is normal

VB1_spi_slave_select_holding_reg[0]_lut_out = !XJ1_op_a[0];
VB1_spi_slave_select_holding_reg[0] = DFFE(VB1_spi_slave_select_holding_reg[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--PJ2_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC1|regout at LC8_1_V1
--operation mode is normal

PJ2_regout_lut_out = (CJ1L25 & (!CJ1_rota0[1] & HJ1_true_regA[1]) # !CJ1L25 & (HJ1_true_regA[9] # !CJ1_rota0[1])) & CASCADE(NJ3_cascout);
PJ2_regout = DFFE(PJ2_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ2_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_1|regout at LC6_9_S1
--operation mode is counter

KJ2_regout_lut_out = HJ1_true_regA[1] $ JJ1_true_regB[1] $ !KJ1_cout;
KJ2_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[1]) # (!GJ1L1 & KJ2_regout_lut_out);
KJ2_regout_reg_input = KJ2_regout_sload_eqn & !EH1L6;
KJ2_regout = DFFE(KJ2_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ2_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_1|cout at LC6_9_S1
--operation mode is counter

KJ2_cout = CARRY(HJ1_true_regA[1] & (JJ1_true_regB[1] # !KJ1_cout) # !HJ1_true_regA[1] & JJ1_true_regB[1] & !KJ1_cout);


--QJ1_alu_result[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[1] at LC3_2_S1
--operation mode is normal

QJ1_alu_result[1] = PJ2_regout $ KJ2_regout;


--KE14_q[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[1] at EC3_1_N1
KE14_q[1]_data_in = QJ1_alu_result[1];
KE14_q[1]_write_enable = PH1L6;
KE14_q[1]_clock_0 = GLOBAL(clk);
KE14_q[1]_clock_1 = GLOBAL(clk);
KE14_q[1]_clock_enable_1 = GH1L8;
KE14_q[1]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[1]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[1] = MEMORY_SEGMENT(KE14_q[1]_data_in, KE14_q[1]_write_enable, KE14_q[1]_clock_0, KE14_q[1]_clock_1, , , , KE14_q[1]_clock_enable_1, VCC, KE14_q[1]_write_address, KE14_q[1]_read_address);


--HH1_a_matches_dest2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|a_matches_dest2 at LC2_14_Y1
--operation mode is normal

HH1_a_matches_dest2_lut_out = HH1L14;
HH1_a_matches_dest2 = DFFE(HH1_a_matches_dest2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p2_do_save_return_address is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_save_return_address at LC7_6_Z1
--operation mode is normal

JH1_p2_do_save_return_address_lut_out = JH1_op_subroutine_delayed_for_force_carryin_1 # JH1L109 & !XH1_subinstruction[1] & !XH1_subinstruction[0];
JH1_p2_do_save_return_address = DFFE(JH1_p2_do_save_return_address_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[1]~1166 at LC2_1_S1
--operation mode is normal

XJ1L57 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[1] # !HH1_a_matches_dest2 & (KE14_q[1]));


--MH1_next_instruction_address_2[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[1] at LC7_13_P1
--operation mode is normal

MH1_next_instruction_address_2[1]_lut_out = RH1_next_instruction_address[1];
MH1_next_instruction_address_2[1] = DFFE(MH1_next_instruction_address_2[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--GH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|pipe_freeze~46 at LC2_9_G1
--operation mode is normal

GH1L8 = BC1_enet_nios_data_master_waitrequest # !GH1_dc_write & !GH1_dc_read;


--H1_data_in_d1 is dual_processor:inst|dual_processor_reset_clk_domain_synch_module:dual_processor_reset_clk_domain_synch|data_in_d1 at LC9_8_O1
--operation mode is normal

H1_data_in_d1_lut_out = VCC;
H1_data_in_d1 = DFFE(H1_data_in_d1_lut_out, GLOBAL(clk), !B1L1, , );


--VD1_timeout_occurred is dual_processor:inst|watchdog:the_watchdog|timeout_occurred at LC5_15_V1
--operation mode is normal

VD1_timeout_occurred_lut_out = VD1L78 & (!VD1L76 # !VD1L2) # !VD1L78 & VD1_timeout_occurred & (!VD1L76 # !VD1L2);
VD1_timeout_occurred = DFFE(VD1_timeout_occurred_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--B1L1 is dual_processor:inst|reset_n_sources~1 at LC7_8_O1
--operation mode is normal

B1L1 = VD1_timeout_occurred # !RESET_SWITCH_out;


--JH1_p2_op_is_STx is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_op_is_STx at LC9_15_G1
--operation mode is normal

JH1_p2_op_is_STx_lut_out = JH1_p1_do_iSTx;
JH1_p2_op_is_STx = DFFE(JH1_p2_op_is_STx_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_is_cancelled_2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|is_cancelled_2 at LC1_11_G1
--operation mode is normal

BH1_is_cancelled_2_lut_out = SH1_is_cancelled_from_commit_stage # SH1_is_neutrino & HH1_next_stage_modifies_register & HH1L5;
BH1_is_cancelled_2 = DFFE(BH1_is_cancelled_2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_is_neutrino_2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|is_neutrino_2 at LC7_12_G1
--operation mode is normal

BH1_is_neutrino_2_lut_out = !SH1_is_neutrino;
BH1_is_neutrino_2 = DFFE(BH1_is_neutrino_2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--Y1L1 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|Equal~119 at LC1_6_G1
--operation mode is normal

Y1L1 = TJ1_dc_address[13] & !TJ1_dc_address[14] & !TJ1_dc_address[11] & !TJ1_dc_address[16];


--Y1L2 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|Equal~120 at LC9_6_G1
--operation mode is normal

Y1L2 = YB1L1 & !TJ1_dc_address[22] & Y1L1 & !TJ1_dc_address[18];


--Y1L3 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|Equal~121 at LC8_6_G1
--operation mode is normal

Y1L3 = !TJ1_dc_address[10] & Y1L2 & !TJ1_dc_address[12] & !TJ1_dc_address[7];


--Y1L4 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|Equal~122 at LC3_6_G1
--operation mode is normal

Y1L4 = !TJ1_dc_address[8] & !TJ1_dc_address[6] & !TJ1_dc_address[9] & Y1L3;


--Y1_enet_nios_data_master_requests_ad_result_ram_s1 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|enet_nios_data_master_requests_ad_result_ram_s1 at LC9_6_I1
--operation mode is normal

Y1_enet_nios_data_master_requests_ad_result_ram_s1 = Y1L4 & (GH1_dc_read # GH1_dc_write);


--Y1_enet_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|enet_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register at LC5_6_I1
--operation mode is normal

Y1_enet_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register_lut_out = Y1L63 & GH1_dc_read & (!Y1L6 # !Y1_ad_result_ram_s1_arb_addend[1]);
Y1_enet_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register = DFFE(Y1_enet_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--Y1L61 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|enet_nios_data_master_qualified_request_ad_result_ram_s1~155 at LC8_8_A1
--operation mode is normal

Y1L61 = GH1_dc_write & (BC1_enet_nios_data_master_waitrequest # BC1_enet_nios_data_master_no_byte_enables_and_last_term # !DC1L237);


--Y1L62 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|enet_nios_data_master_qualified_request_ad_result_ram_s1~156 at LC8_6_I1
--operation mode is normal

Y1L62 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & !Y1L61 & (!GH1_dc_read # !Y1_enet_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register);


--Y1_ad_result_ram_s1_slavearbiterlockenable is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_slavearbiterlockenable at LC2_8_I1
--operation mode is normal

Y1_ad_result_ram_s1_slavearbiterlockenable_lut_out = Y1L24 # Y1L20 # Y1L21;
Y1_ad_result_ram_s1_slavearbiterlockenable = DFFE(Y1_ad_result_ram_s1_slavearbiterlockenable_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--Y1_last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1 at LC4_9_I1
--operation mode is normal

Y1_last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1_lut_out = Y1_ad_nios_data_master_requests_ad_result_ram_s1 & (Y1L67 # Y1_last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1 & !Y1L27);
Y1_last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1 = DFFE(Y1_last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--RE1_dc_read is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read at LC6_8_L2
--operation mode is normal

RE1_dc_read_lut_out = TE1_do_iLDx_delayed_for_sel_memword_2 & (!LE1_is_cancelled_2 & !LE1_is_neutrino_2);
RE1_dc_read = DFFE(RE1_dc_read_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--W1L6 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_data_master_requests_ad_ram_s1~0 at LC7_8_L2
--operation mode is normal

W1L6 = RE1_dc_read # RE1_dc_write;


--W1L7 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_data_master_requests_ad_ram_s1~165 at LC4_7_L2
--operation mode is normal

W1L7 = BG1_dc_address[13] & W1L6 & !BG1_dc_address[11] & !BG1_dc_address[14];


--R1L51 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_nios_data_master_requests_ad_cmd_ram_s1~177 at LC1_7_L2
--operation mode is normal

R1L51 = !BG1_dc_address[10] & !BG1_dc_address[7] & !BG1_dc_address[12] & W1L7;


--Y1_ad_nios_data_master_requests_ad_result_ram_s1 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_nios_data_master_requests_ad_result_ram_s1 at LC5_15_L1
--operation mode is normal

Y1_ad_nios_data_master_requests_ad_result_ram_s1 = !BG1_dc_address[9] & !BG1_dc_address[8] & !BG1_dc_address[6] & R1L51;


--Y1L63 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|enet_nios_data_master_qualified_request_ad_result_ram_s1~157 at LC7_7_I1
--operation mode is normal

Y1L63 = Y1L62 & (!Y1_ad_nios_data_master_requests_ad_result_ram_s1 # !Y1_ad_result_ram_s1_slavearbiterlockenable # !Y1_last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1);


--Y1_ad_result_ram_s1_arb_addend[1] is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_addend[1] at LC3_6_I1
--operation mode is normal

Y1_ad_result_ram_s1_arb_addend[1]_lut_out = Y1L38 & (Y1L25) # !Y1L38 & (Y1L30 & (Y1L25) # !Y1L30 & Y1_ad_result_ram_s1_arb_addend[1]);
Y1_ad_result_ram_s1_arb_addend[1] = DFFE(Y1_ad_result_ram_s1_arb_addend[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--Y1_ad_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register at LC6_10_H1
--operation mode is normal

Y1_ad_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register_lut_out = RE1_dc_read & Y1L6 & (Y1_ad_result_ram_s1_arb_addend[1] # !Y1L63);
Y1_ad_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register = DFFE(Y1_ad_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--Y1L5 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_nios_data_master_qualified_request_ad_result_ram_s1~147 at LC4_10_H1
--operation mode is normal

Y1L5 = T1_ad_nios_data_master_waitrequest & !RE1_dc_write & (!RE1_dc_read # !Y1_ad_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register) # !T1_ad_nios_data_master_waitrequest & (!RE1_dc_read # !Y1_ad_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register);


--Y1_last_cycle_enet_nios_data_master_granted_slave_ad_result_ram_s1 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|last_cycle_enet_nios_data_master_granted_slave_ad_result_ram_s1 at LC3_7_I1
--operation mode is normal

Y1_last_cycle_enet_nios_data_master_granted_slave_ad_result_ram_s1_lut_out = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (Y1L25 # Y1_last_cycle_enet_nios_data_master_granted_slave_ad_result_ram_s1 & !Y1L27);
Y1_last_cycle_enet_nios_data_master_granted_slave_ad_result_ram_s1 = DFFE(Y1_last_cycle_enet_nios_data_master_granted_slave_ad_result_ram_s1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--Y1L28 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_firsttransfer~111 at LC4_8_I1
--operation mode is normal

Y1L28 = Y1_last_cycle_enet_nios_data_master_granted_slave_ad_result_ram_s1 & Y1L4 & (GH1_dc_write # GH1_dc_read);


--Y1L6 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_nios_data_master_qualified_request_ad_result_ram_s1~148 at LC5_7_I1
--operation mode is normal

Y1L6 = Y1_ad_nios_data_master_requests_ad_result_ram_s1 & Y1L5 & (!Y1L28 # !Y1_ad_result_ram_s1_slavearbiterlockenable);


--Y1L57 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|add~518 at LC1_4_H1
--operation mode is normal

Y1L57 = Y1_ad_result_ram_s1_arb_addend[1] & Y1L63 & Y1L6 # !Y1_ad_result_ram_s1_arb_addend[1] & !Y1L63 & !Y1L6;


--BC1L503 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|r_0~223 at LC3_3_H1
--operation mode is normal

BC1L503 = GH1_dc_read & Y1L63 & (Y1L57 # !BC1_enet_nios_data_master_dbs_address[1]);


--YB1L48 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_data_master_requests_enet_boot_rom_s1~277 at LC7_6_G1
--operation mode is normal

YB1L48 = !TJ1_dc_address[11] & (!TJ1_dc_address[14] & !TJ1_dc_address[16]);


--YB1L49 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_data_master_requests_enet_boot_rom_s1~278 at LC2_6_G1
--operation mode is normal

YB1L49 = !TJ1_dc_address[12] & YB1L48 & GH1_dc_read & YB1L2;


--YB1_enet_boot_rom_s1_slavearbiterlockenable is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_slavearbiterlockenable at LC9_10_D1
--operation mode is normal

YB1_enet_boot_rom_s1_slavearbiterlockenable_lut_out = !YB1L65;
YB1_enet_boot_rom_s1_slavearbiterlockenable = DFFE(YB1_enet_boot_rom_s1_slavearbiterlockenable_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--YB1_last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1 at LC6_10_D1
--operation mode is normal

YB1_last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1_lut_out = YB1L55 & (YB1L37 # YB1_last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1 & !YB1L39);
YB1_last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1 = DFFE(YB1_last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--YB1L50 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_arbiterlock~14 at LC4_10_D1
--operation mode is normal

YB1L50 = YB1_last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1 & (YB1L55);


--YB1_enet_nios_data_master_read_data_valid_enet_boot_rom_s1_shift_register is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_data_master_read_data_valid_enet_boot_rom_s1_shift_register at LC8_12_D1
--operation mode is normal

YB1_enet_nios_data_master_read_data_valid_enet_boot_rom_s1_shift_register_lut_out = YB1L46 & (YB1_enet_boot_rom_s1_arb_addend[1] # !YB1L52);
YB1_enet_nios_data_master_read_data_valid_enet_boot_rom_s1_shift_register = DFFE(YB1_enet_nios_data_master_read_data_valid_enet_boot_rom_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--YB1L46 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_data_master_qualified_request_enet_boot_rom_s1~84 at LC1_10_D1
--operation mode is normal

YB1L46 = !YB1_enet_nios_data_master_read_data_valid_enet_boot_rom_s1_shift_register & YB1L49 & (!YB1L50 # !YB1_enet_boot_rom_s1_slavearbiterlockenable);


--YB1_enet_boot_rom_s1_arb_addend[1] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_addend[1] at LC4_9_D1
--operation mode is normal

YB1_enet_boot_rom_s1_arb_addend[1]_lut_out = YB1L51 & YB1L37 # !YB1L51 & (YB1L69 & YB1L37 # !YB1L69 & (YB1_enet_boot_rom_s1_arb_addend[1]));
YB1_enet_boot_rom_s1_arb_addend[1] = DFFE(YB1_enet_boot_rom_s1_arb_addend[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--YB1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1 at LC7_10_D1
--operation mode is normal

YB1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1_lut_out = YB1L49 & (YB1L60 # YB1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1 & !YB1L39);
YB1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1 = DFFE(YB1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--YB1L52 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_qualified_request_enet_boot_rom_s1~75 at LC3_10_D1
--operation mode is normal

YB1L52 = YB1L55 & (!YB1L49 # !YB1_enet_boot_rom_s1_slavearbiterlockenable # !YB1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1);


--YB1L69 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|registered_enet_nios_data_master_read_data_valid_enet_boot_rom_s1~17 at LC8_9_D1
--operation mode is normal

YB1L69 = YB1L46 & (YB1_enet_boot_rom_s1_arb_addend[1] # !YB1L52);


--BC1L446 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~487 at LC1_3_H1
--operation mode is normal

BC1L446 = BC1L503 # YB1L49 & !YB1L46 & !YB1L69;


--R1L4 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|Equal~119 at LC6_6_G1
--operation mode is normal

R1L4 = TJ1_dc_address[9] & R1L2 & R1L3 & Y1L3;


--R1_enet_nios_data_master_requests_ad_cmd_ram_s1 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|enet_nios_data_master_requests_ad_cmd_ram_s1 at LC2_6_H1
--operation mode is normal

R1_enet_nios_data_master_requests_ad_cmd_ram_s1 = R1L4 & (GH1_dc_write # GH1_dc_read);


--R1_enet_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|enet_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register at LC3_14_H1
--operation mode is normal

R1_enet_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register_lut_out = GH1_dc_read & R1L57 & (!R1_ad_cmd_ram_s1_arb_addend[1] # !R1L48);
R1_enet_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register = DFFE(R1_enet_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--R1L56 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|enet_nios_data_master_qualified_request_ad_cmd_ram_s1~116 at LC4_6_H1
--operation mode is normal

R1L56 = !Y1L61 & R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (!GH1_dc_read # !R1_enet_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register);


--R1_ad_cmd_ram_s1_slavearbiterlockenable is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_slavearbiterlockenable at LC5_3_I1
--operation mode is normal

R1_ad_cmd_ram_s1_slavearbiterlockenable_lut_out = R1L13 # R1L12 # R1L16;
R1_ad_cmd_ram_s1_slavearbiterlockenable = DFFE(R1_ad_cmd_ram_s1_slavearbiterlockenable_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--R1_last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1 at LC8_5_H1
--operation mode is normal

R1_last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1_lut_out = R1_ad_nios_data_master_requests_ad_cmd_ram_s1 & (R1L61 # R1_last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1 & !R1L19);
R1_last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1 = DFFE(R1_last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--R1_ad_nios_data_master_requests_ad_cmd_ram_s1 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_nios_data_master_requests_ad_cmd_ram_s1 at LC8_7_L2
--operation mode is normal

R1_ad_nios_data_master_requests_ad_cmd_ram_s1 = BG1_dc_address[9] & DB1L105 & EB1L1 & R1L51;


--R1L57 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|enet_nios_data_master_qualified_request_ad_cmd_ram_s1~117 at LC7_6_H1
--operation mode is normal

R1L57 = R1L56 & (!R1_ad_nios_data_master_requests_ad_cmd_ram_s1 # !R1_ad_cmd_ram_s1_slavearbiterlockenable # !R1_last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1);


--R1_ad_cmd_ram_s1_arb_addend[1] is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_addend[1] at LC1_5_H1
--operation mode is normal

R1_ad_cmd_ram_s1_arb_addend[1]_lut_out = R1L29 & (R1L17) # !R1L29 & (R1L22 & (R1L17) # !R1L22 & R1_ad_cmd_ram_s1_arb_addend[1]);
R1_ad_cmd_ram_s1_arb_addend[1] = DFFE(R1_ad_cmd_ram_s1_arb_addend[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--R1_ad_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register at LC7_10_H1
--operation mode is normal

R1_ad_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register_lut_out = RE1_dc_read & R1L48 & (R1_ad_cmd_ram_s1_arb_addend[1] # !R1L57);
R1_ad_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register = DFFE(R1_ad_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--R1L47 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_nios_data_master_qualified_request_ad_cmd_ram_s1~75 at LC10_10_H1
--operation mode is normal

R1L47 = T1_ad_nios_data_master_waitrequest & !RE1_dc_write & (!RE1_dc_read # !R1_ad_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register) # !T1_ad_nios_data_master_waitrequest & (!RE1_dc_read # !R1_ad_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register);


--R1_last_cycle_enet_nios_data_master_granted_slave_ad_cmd_ram_s1 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|last_cycle_enet_nios_data_master_granted_slave_ad_cmd_ram_s1 at LC8_6_H1
--operation mode is normal

R1_last_cycle_enet_nios_data_master_granted_slave_ad_cmd_ram_s1_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (R1L17 # !R1L19 & R1_last_cycle_enet_nios_data_master_granted_slave_ad_cmd_ram_s1);
R1_last_cycle_enet_nios_data_master_granted_slave_ad_cmd_ram_s1 = DFFE(R1_last_cycle_enet_nios_data_master_granted_slave_ad_cmd_ram_s1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--R1L20 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_firsttransfer~111 at LC1_6_H1
--operation mode is normal

R1L20 = R1_last_cycle_enet_nios_data_master_granted_slave_ad_cmd_ram_s1 & R1L4 & (GH1_dc_write # GH1_dc_read);


--R1L48 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_nios_data_master_qualified_request_ad_cmd_ram_s1~76 at LC6_6_H1
--operation mode is normal

R1L48 = R1L47 & R1_ad_nios_data_master_requests_ad_cmd_ram_s1 & (!R1L20 # !R1_ad_cmd_ram_s1_slavearbiterlockenable);


--R1L52 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|add~474 at LC3_7_A1
--operation mode is normal

R1L52 = R1L57 & R1_ad_cmd_ram_s1_arb_addend[1] & R1L48 # !R1L57 & !R1_ad_cmd_ram_s1_arb_addend[1] & !R1L48;


--BC1L504 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|r_0~224 at LC8_7_A1
--operation mode is normal

BC1L504 = R1L57 & GH1_dc_read & (R1L52 # !BC1_enet_nios_data_master_dbs_address[1]);


--DC1L110 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_waits_for_read~29 at LC4_7_D1
--operation mode is normal

DC1L110 = !DC1L236 & (DC1L172 & !DC1_d1_reasons_to_wait # !DC1L109);


--BC1L507 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|r_3~271 at LC10_7_A1
--operation mode is normal

BC1L507 = BC1_enet_nios_data_master_dbs_address[1] & !DC1L110 & (DC1L17 # DC1L15);


--BC1L447 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~488 at LC9_7_A1
--operation mode is normal

BC1L447 = BC1L504 # DC1L90 & GH1_dc_read & !BC1L507;


--ZJ18_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F17|combout at LC5_4_X1
--operation mode is normal

ZJ18_combout = YJ1_sel_raw_reg_b & (KE15_q[8] # YJ1_sel_alu_result) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[8] # !YJ1_sel_alu_result);

--ZJ18_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F17|cascout at LC5_4_X1
--operation mode is normal

ZJ18_cascout = YJ1_sel_raw_reg_b & (KE15_q[8] # YJ1_sel_alu_result) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[8] # !YJ1_sel_alu_result);


--FH1_const[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[6] at LC1_12_Y1
--operation mode is normal

FH1_const[6]_lut_out = !FH1L61;
FH1_const[6] = DFFE(FH1_const[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ20_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F19|combout at LC9_14_K1
--operation mode is normal

ZJ20_combout = YJ1_sel_alu_result & (YJ1_sel_raw_reg_b # QJ1_alu_result[9]) # !YJ1_sel_alu_result & (KE15_q[9] # !YJ1_sel_raw_reg_b);

--ZJ20_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F19|cascout at LC9_14_K1
--operation mode is normal

ZJ20_cascout = YJ1_sel_alu_result & (YJ1_sel_raw_reg_b # QJ1_alu_result[9]) # !YJ1_sel_alu_result & (KE15_q[9] # !YJ1_sel_raw_reg_b);


--FH1_const[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[7] at LC8_10_W1
--operation mode is normal

FH1_const[7]_lut_out = !FH1L66;
FH1_const[7] = DFFE(FH1_const[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ6_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F5|combout at LC9_7_Y1
--operation mode is normal

ZJ6_combout = YJ1_sel_raw_reg_b & KE15_q[2] & (!YJ1_sel_alu_result) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[2] # !YJ1_sel_alu_result);

--ZJ6_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F5|cascout at LC9_7_Y1
--operation mode is normal

ZJ6_cascout = YJ1_sel_raw_reg_b & KE15_q[2] & (!YJ1_sel_alu_result) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[2] # !YJ1_sel_alu_result);


--FH1_const[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[0] at LC4_8_Y1
--operation mode is normal

FH1_const[0]_lut_out = BH1_instruction_1[5] & (JH1_p1_do_stack_offset # FH1_op_uses_Ki5) # !FH1L42;
FH1_const[0] = DFFE(FH1_const[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ8_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F7|combout at LC5_8_S1
--operation mode is normal

ZJ8_combout = YJ1_sel_raw_reg_b & (!YJ1_sel_alu_result & KE15_q[3]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[3] # !YJ1_sel_alu_result);

--ZJ8_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F7|cascout at LC5_8_S1
--operation mode is normal

ZJ8_cascout = YJ1_sel_raw_reg_b & (!YJ1_sel_alu_result & KE15_q[3]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[3] # !YJ1_sel_alu_result);


--FH1_const[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[1] at LC10_12_Y1
--operation mode is normal

FH1_const[1]_lut_out = BH1_instruction_1[6] & (FH1_op_uses_Ki5 # JH1_p1_do_stack_offset) # !FH1L45;
FH1_const[1] = DFFE(FH1_const[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ24_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F23|combout at LC6_15_K1
--operation mode is normal

ZJ24_combout = YJ1_sel_raw_reg_b & (YJ1_sel_alu_result # KE15_q[11]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[11] # !YJ1_sel_alu_result);

--ZJ24_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F23|cascout at LC6_15_K1
--operation mode is normal

ZJ24_cascout = YJ1_sel_raw_reg_b & (YJ1_sel_alu_result # KE15_q[11]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[11] # !YJ1_sel_alu_result);


--FH1_const[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[9] at LC8_9_Y1
--operation mode is normal

FH1_const[9]_lut_out = !FH1L74;
FH1_const[9] = DFFE(FH1_const[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ22_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F21|combout at LC2_15_K1
--operation mode is normal

ZJ22_combout = YJ1_sel_raw_reg_b & (YJ1_sel_alu_result # KE15_q[10]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[10] # !YJ1_sel_alu_result);

--ZJ22_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F21|cascout at LC2_15_K1
--operation mode is normal

ZJ22_cascout = YJ1_sel_raw_reg_b & (YJ1_sel_alu_result # KE15_q[10]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[10] # !YJ1_sel_alu_result);


--FH1_const[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[8] at LC6_9_Y1
--operation mode is normal

FH1_const[8]_lut_out = !FH1L71;
FH1_const[8] = DFFE(FH1_const[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ12_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F11|combout at LC4_8_W1
--operation mode is normal

ZJ12_combout = YJ1_sel_alu_result & !YJ1_sel_raw_reg_b & QJ1_alu_result[5] # !YJ1_sel_alu_result & (KE15_q[5] # !YJ1_sel_raw_reg_b);

--ZJ12_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F11|cascout at LC4_8_W1
--operation mode is normal

ZJ12_cascout = YJ1_sel_alu_result & !YJ1_sel_raw_reg_b & QJ1_alu_result[5] # !YJ1_sel_alu_result & (KE15_q[5] # !YJ1_sel_raw_reg_b);


--FH1_const[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[3] at LC5_11_Y1
--operation mode is normal

FH1_const[3]_lut_out = FH1L52 # FH1L51 # BH1_instruction_1[5] & JH1_p1_do_narrow_stack_offset;
FH1_const[3] = DFFE(FH1_const[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ14_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F13|combout at LC1_10_W1
--operation mode is normal

ZJ14_combout = YJ1_sel_raw_reg_b & (!YJ1_sel_alu_result & KE15_q[6]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[6] # !YJ1_sel_alu_result);

--ZJ14_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F13|cascout at LC1_10_W1
--operation mode is normal

ZJ14_cascout = YJ1_sel_raw_reg_b & (!YJ1_sel_alu_result & KE15_q[6]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[6] # !YJ1_sel_alu_result);


--FH1_const[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[4] at LC9_1_Y1
--operation mode is normal

FH1_const[4]_lut_out = FH1L55 # FH1L54 # JH1_p1_do_narrow_stack_offset & BH1_instruction_1[6];
FH1_const[4] = DFFE(FH1_const[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ7_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F6|combout at LC5_1_Z1
--operation mode is normal

ZJ7_combout = YJ1_sel_raw_reg_b & (KE15_q[19] & !YJ1_sel_alu_result) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[19] # !YJ1_sel_alu_result);

--ZJ7_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F6|cascout at LC5_1_Z1
--operation mode is normal

ZJ7_cascout = YJ1_sel_raw_reg_b & (KE15_q[19] & !YJ1_sel_alu_result) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[19] # !YJ1_sel_alu_result);


--FH1_const[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[15] at LC7_13_Y1
--operation mode is normal

FH1_const[15]_lut_out = FH1L81 # SJ1L3 & JH1_p1_op_b_from_2Ei5;
FH1_const[15] = DFFE(FH1_const[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ9_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F8|combout at LC4_2_O1
--operation mode is normal

ZJ9_combout = YJ1_sel_alu_result & QJ1_alu_result[20] & !YJ1_sel_raw_reg_b # !YJ1_sel_alu_result & (KE15_q[20] # !YJ1_sel_raw_reg_b);

--ZJ9_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F8|cascout at LC4_2_O1
--operation mode is normal

ZJ9_cascout = YJ1_sel_alu_result & QJ1_alu_result[20] & !YJ1_sel_raw_reg_b # !YJ1_sel_alu_result & (KE15_q[20] # !YJ1_sel_raw_reg_b);


--ZJ32_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F31|combout at LC7_12_K1
--operation mode is normal

ZJ32_combout = YJ1_sel_alu_result & (YJ1_sel_raw_reg_b # QJ1_alu_result[15]) # !YJ1_sel_alu_result & (KE15_q[15] # !YJ1_sel_raw_reg_b);

--ZJ32_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F31|cascout at LC7_12_K1
--operation mode is normal

ZJ32_cascout = YJ1_sel_alu_result & (YJ1_sel_raw_reg_b # QJ1_alu_result[15]) # !YJ1_sel_alu_result & (KE15_q[15] # !YJ1_sel_raw_reg_b);


--FH1_const[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[13] at LC1_13_Y1
--operation mode is normal

FH1_const[13]_lut_out = FH1L79 # FH1_K[8] & (KE16_q[8] # JH1_p1_op_b_from_reg_or_const);
FH1_const[13] = DFFE(FH1_const[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ3_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F2|combout at LC9_2_X1
--operation mode is normal

ZJ3_combout = YJ1_sel_alu_result & (QJ1_alu_result[17] # YJ1_sel_raw_reg_b) # !YJ1_sel_alu_result & (KE15_q[17] # !YJ1_sel_raw_reg_b);

--ZJ3_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F2|cascout at LC9_2_X1
--operation mode is normal

ZJ3_cascout = YJ1_sel_alu_result & (QJ1_alu_result[17] # YJ1_sel_raw_reg_b) # !YJ1_sel_alu_result & (KE15_q[17] # !YJ1_sel_raw_reg_b);


--ZJ28_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F27|combout at LC6_8_W1
--operation mode is normal

ZJ28_combout = YJ1_sel_raw_reg_b & (YJ1_sel_alu_result # KE15_q[13]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[13] # !YJ1_sel_alu_result);

--ZJ28_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F27|cascout at LC6_8_W1
--operation mode is normal

ZJ28_cascout = YJ1_sel_raw_reg_b & (YJ1_sel_alu_result # KE15_q[13]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[13] # !YJ1_sel_alu_result);


--FH1_const[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[11] at LC2_13_Y1
--operation mode is normal

FH1_const[11]_lut_out = FH1L77 # FH1_K[6] & (KE16_q[8] # JH1_p1_op_b_from_reg_or_const);
FH1_const[11] = DFFE(FH1_const[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ5_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F4|combout at LC7_3_Y1
--operation mode is normal

ZJ5_combout = YJ1_sel_alu_result & (YJ1_sel_raw_reg_b # QJ1_alu_result[18]) # !YJ1_sel_alu_result & (KE15_q[18] # !YJ1_sel_raw_reg_b);

--ZJ5_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F4|cascout at LC7_3_Y1
--operation mode is normal

ZJ5_cascout = YJ1_sel_alu_result & (YJ1_sel_raw_reg_b # QJ1_alu_result[18]) # !YJ1_sel_alu_result & (KE15_q[18] # !YJ1_sel_raw_reg_b);


--ZJ13_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F12|combout at LC7_15_W1
--operation mode is normal

ZJ13_combout = YJ1_sel_alu_result & (YJ1_sel_raw_reg_b # QJ1_alu_result[22]) # !YJ1_sel_alu_result & (KE15_q[22] # !YJ1_sel_raw_reg_b);

--ZJ13_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F12|cascout at LC7_15_W1
--operation mode is normal

ZJ13_cascout = YJ1_sel_alu_result & (YJ1_sel_raw_reg_b # QJ1_alu_result[22]) # !YJ1_sel_alu_result & (KE15_q[22] # !YJ1_sel_raw_reg_b);


--TJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[2]~865COMB at LC5_7_G1
--operation mode is arithmetic

TJ1L6 = VCC;

--TJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[2]~867 at LC5_7_G1
--operation mode is arithmetic

TJ1L7 = CARRY(ZJ11_combout & !FH1_const[15] & !TJ1L43 # !ZJ11_combout & (!TJ1L43 # !FH1_const[15]));


--ZJ30_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F29|combout at LC5_10_W1
--operation mode is normal

ZJ30_combout = YJ1_sel_raw_reg_b & (YJ1_sel_alu_result # KE15_q[14]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[14] # !YJ1_sel_alu_result);

--ZJ30_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F29|cascout at LC5_10_W1
--operation mode is normal

ZJ30_cascout = YJ1_sel_raw_reg_b & (YJ1_sel_alu_result # KE15_q[14]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[14] # !YJ1_sel_alu_result);


--FH1_const[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[12] at LC9_3_Y1
--operation mode is normal

FH1_const[12]_lut_out = FH1L78 # FH1_K[7] & (JH1_p1_op_b_from_reg_or_const # KE16_q[8]);
FH1_const[12] = DFFE(FH1_const[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ1_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F0|combout at LC1_2_O1
--operation mode is normal

ZJ1_combout = YJ1_sel_alu_result & (QJ1_alu_result[16] # YJ1_sel_raw_reg_b) # !YJ1_sel_alu_result & (KE15_q[16] # !YJ1_sel_raw_reg_b);

--ZJ1_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F0|cascout at LC1_2_O1
--operation mode is normal

ZJ1_cascout = YJ1_sel_alu_result & (QJ1_alu_result[16] # YJ1_sel_raw_reg_b) # !YJ1_sel_alu_result & (KE15_q[16] # !YJ1_sel_raw_reg_b);


--FH1_const[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[14] at LC2_6_Y1
--operation mode is normal

FH1_const[14]_lut_out = FH1L80 # FH1_K[9] & (JH1_p1_op_b_from_reg_or_const # KE16_q[8]);
FH1_const[14] = DFFE(FH1_const[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ10_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F9|combout at LC1_3_G1
--operation mode is normal

ZJ10_combout = YJ1_sel_alu_result & QJ1_alu_result[4] & !YJ1_sel_raw_reg_b # !YJ1_sel_alu_result & (KE15_q[4] # !YJ1_sel_raw_reg_b);

--ZJ10_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F9|cascout at LC1_3_G1
--operation mode is normal

ZJ10_cascout = YJ1_sel_alu_result & QJ1_alu_result[4] & !YJ1_sel_raw_reg_b # !YJ1_sel_alu_result & (KE15_q[4] # !YJ1_sel_raw_reg_b);


--FH1_const[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[2] at LC10_1_Y1
--operation mode is normal

FH1_const[2]_lut_out = FH1L49 # FH1L48 # BH1_instruction_1[4] & JH1_p1_do_narrow_stack_offset;
FH1_const[2] = DFFE(FH1_const[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ16_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F15|combout at LC3_10_W1
--operation mode is normal

ZJ16_combout = YJ1_sel_raw_reg_b & (!YJ1_sel_alu_result & KE15_q[7]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[7] # !YJ1_sel_alu_result);

--ZJ16_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F15|cascout at LC3_10_W1
--operation mode is normal

ZJ16_cascout = YJ1_sel_raw_reg_b & (!YJ1_sel_alu_result & KE15_q[7]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[7] # !YJ1_sel_alu_result);


--FH1_const[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[5] at LC10_8_Y1
--operation mode is normal

FH1_const[5]_lut_out = FH1L56 # FH1_K[0] & FH1_op_uses_Ki5 # !FH1L58;
FH1_const[5] = DFFE(FH1_const[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ26_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F25|combout at LC2_14_K1
--operation mode is normal

ZJ26_combout = YJ1_sel_raw_reg_b & (YJ1_sel_alu_result # KE15_q[12]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[12] # !YJ1_sel_alu_result);

--ZJ26_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F25|cascout at LC2_14_K1
--operation mode is normal

ZJ26_cascout = YJ1_sel_raw_reg_b & (YJ1_sel_alu_result # KE15_q[12]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[12] # !YJ1_sel_alu_result);


--FH1_const[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[10] at LC5_7_Y1
--operation mode is normal

FH1_const[10]_lut_out = FH1L76 # FH1_K[5] & (JH1_p1_op_b_from_reg_or_const # KE16_q[8]);
FH1_const[10] = DFFE(FH1_const[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PJ4_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC3|regout at LC4_16_S1
--operation mode is normal

PJ4_regout_lut_out = (CJ1_rota0[1] & HJ1_true_regA[11] & (!CJ1L25) # !CJ1_rota0[1] & (HJ1_true_regA[3] # !CJ1L25)) & CASCADE(NJ7_cascout);
PJ4_regout = DFFE(PJ4_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ4_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_3|regout at LC8_9_S1
--operation mode is counter

KJ4_regout_lut_out = JJ1_true_regB[3] $ HJ1_true_regA[3] $ !KJ3_cout;
KJ4_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[3]) # (!GJ1L1 & KJ4_regout_lut_out);
KJ4_regout_reg_input = KJ4_regout_sload_eqn & !EH1L6;
KJ4_regout = DFFE(KJ4_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ4_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_3|cout at LC8_9_S1
--operation mode is counter

KJ4_cout = CARRY(JJ1_true_regB[3] & (HJ1_true_regA[3] # !KJ3_cout) # !JJ1_true_regB[3] & HJ1_true_regA[3] & !KJ3_cout);


--QJ1_alu_result[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[3] at LC6_16_S1
--operation mode is normal

QJ1_alu_result[3] = PJ4_regout $ KJ4_regout;


--KE14_q[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[3] at EC1_1_S2
KE14_q[3]_data_in = QJ1_alu_result[3];
KE14_q[3]_write_enable = PH1L6;
KE14_q[3]_clock_0 = GLOBAL(clk);
KE14_q[3]_clock_1 = GLOBAL(clk);
KE14_q[3]_clock_enable_1 = GH1L8;
KE14_q[3]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[3]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[3] = MEMORY_SEGMENT(KE14_q[3]_data_in, KE14_q[3]_write_enable, KE14_q[3]_clock_0, KE14_q[3]_clock_1, , , , KE14_q[3]_clock_enable_1, VCC, KE14_q[3]_write_address, KE14_q[3]_read_address);


--XJ1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[3]~1168 at LC7_7_S1
--operation mode is normal

XJ1L59 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[3] # !HH1_a_matches_dest2 & (KE14_q[3]));


--MH1_next_instruction_address_2[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[3] at LC9_5_S1
--operation mode is normal

MH1_next_instruction_address_2[3]_lut_out = RH1_next_instruction_address[3];
MH1_next_instruction_address_2[3] = DFFE(MH1_next_instruction_address_2[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PJ1_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC|regout at LC5_6_V1
--operation mode is normal

PJ1_regout_lut_out = (CJ1_rota0[1] & HJ1_true_regA[8] & (!CJ1L25) # !CJ1_rota0[1] & (HJ1_true_regA[0] # !CJ1L25)) & CASCADE(NJ1_cascout);
PJ1_regout = DFFE(PJ1_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ1_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_0|regout at LC5_9_S1
--operation mode is counter

KJ1_regout_lut_out = HJ1_true_regA[0] $ JJ1_true_regB[0] $ KJ1L4;
KJ1_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[0]) # (!GJ1L1 & KJ1_regout_lut_out);
KJ1_regout_reg_input = KJ1_regout_sload_eqn & !EH1L6;
KJ1_regout = DFFE(KJ1_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ1_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_0|cout at LC5_9_S1
--operation mode is counter

KJ1_cout = CARRY(HJ1_true_regA[0] & !JJ1_true_regB[0] & !KJ1L4 # !HJ1_true_regA[0] & (!KJ1L4 # !JJ1_true_regB[0]));


--QJ1_alu_result[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[0] at LC6_4_S1
--operation mode is normal

QJ1_alu_result[0] = PJ1_regout $ (KJ1_regout);


--KE14_q[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[0] at EC3_1_S2
KE14_q[0]_data_in = QJ1_alu_result[0];
KE14_q[0]_write_enable = PH1L6;
KE14_q[0]_clock_0 = GLOBAL(clk);
KE14_q[0]_clock_1 = GLOBAL(clk);
KE14_q[0]_clock_enable_1 = GH1L8;
KE14_q[0]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[0]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[0] = MEMORY_SEGMENT(KE14_q[0]_data_in, KE14_q[0]_write_enable, KE14_q[0]_clock_0, KE14_q[0]_clock_1, , , , KE14_q[0]_clock_enable_1, VCC, KE14_q[0]_write_address, KE14_q[0]_read_address);


--XJ1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[0]~1170 at LC5_5_S1
--operation mode is normal

XJ1L56 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[0] # !HH1_a_matches_dest2 & (KE14_q[0]));


--MH1_next_instruction_address_2[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[0] at LC2_6_S1
--operation mode is normal

MH1_next_instruction_address_2[0]_lut_out = RH1_next_instruction_address[0];
MH1_next_instruction_address_2[0] = DFFE(MH1_next_instruction_address_2[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PJ3_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC2|regout at LC7_3_V1
--operation mode is normal

PJ3_regout_lut_out = (CJ1L25 & (!CJ1_rota0[1] & HJ1_true_regA[2]) # !CJ1L25 & (HJ1_true_regA[10] # !CJ1_rota0[1])) & CASCADE(NJ5_cascout);
PJ3_regout = DFFE(PJ3_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ3_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_2|regout at LC7_9_S1
--operation mode is counter

KJ3_regout_lut_out = JJ1_true_regB[2] $ HJ1_true_regA[2] $ KJ2_cout;
KJ3_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[2]) # (!GJ1L1 & KJ3_regout_lut_out);
KJ3_regout_reg_input = KJ3_regout_sload_eqn & !EH1L6;
KJ3_regout = DFFE(KJ3_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ3_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_2|cout at LC7_9_S1
--operation mode is counter

KJ3_cout = CARRY(JJ1_true_regB[2] & !HJ1_true_regA[2] & !KJ2_cout # !JJ1_true_regB[2] & (!KJ2_cout # !HJ1_true_regA[2]));


--QJ1_alu_result[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[2] at LC9_8_S1
--operation mode is normal

QJ1_alu_result[2] = KJ3_regout $ (PJ3_regout);


--KE14_q[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[2] at EC2_1_S2
KE14_q[2]_data_in = QJ1_alu_result[2];
KE14_q[2]_write_enable = PH1L6;
KE14_q[2]_clock_0 = GLOBAL(clk);
KE14_q[2]_clock_1 = GLOBAL(clk);
KE14_q[2]_clock_enable_1 = GH1L8;
KE14_q[2]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[2]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[2] = MEMORY_SEGMENT(KE14_q[2]_data_in, KE14_q[2]_write_enable, KE14_q[2]_clock_0, KE14_q[2]_clock_1, , , , KE14_q[2]_clock_enable_1, VCC, KE14_q[2]_write_address, KE14_q[2]_read_address);


--XJ1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[2]~1172 at LC3_3_S1
--operation mode is normal

XJ1L58 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[2] # !HH1_a_matches_dest2 & (KE14_q[2]));


--MH1_next_instruction_address_2[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[2] at LC6_3_S1
--operation mode is normal

MH1_next_instruction_address_2[2]_lut_out = RH1_next_instruction_address[2];
MH1_next_instruction_address_2[2] = DFFE(MH1_next_instruction_address_2[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DB1_shift_reg[13] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[13] at LC4_10_A1
--operation mode is normal

DB1_shift_reg[13]_lut_out = DB1L176 & (DB1_shift_reg[12]) # !DB1L176 & (DB1L178);
DB1_shift_reg[13] = DFFE(DB1_shift_reg[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_tx_holding_reg[14] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[14] at LC6_11_A1
--operation mode is normal

DB1_tx_holding_reg[14]_lut_out = FG1_op_a[14];
DB1_tx_holding_reg[14] = DFFE(DB1_tx_holding_reg[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1L177 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3987 at LC10_9_I2
--operation mode is normal

DB1L177 = DB1_tx_holding_primed & (DB1_transmitting & DB1_shift_reg[14] # !DB1_transmitting & (DB1_tx_holding_reg[14])) # !DB1_tx_holding_primed & (DB1_shift_reg[14]);


--FG1_op_a[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[15] at LC5_1_H2
--operation mode is normal

FG1_op_a[15]_lut_out = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & YF1_alu_result[15] # !SE1_a_matches_dest2 & (KE3_q[15]));
FG1_op_a[15] = DFFE(FG1_op_a[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--DB1_data_wr_strobe is dual_processor:inst|adc_spi:the_adc_spi|data_wr_strobe at LC1_13_L2
--operation mode is normal

DB1_data_wr_strobe_lut_out = !BG1_dc_address[3] & BG1_dc_address[1] & !BG1_dc_address[2] & !DB1_p1_wr_strobe;
DB1_data_wr_strobe = DFFE(DB1_data_wr_strobe_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1L258 is dual_processor:inst|adc_spi:the_adc_spi|write_tx_holding~14 at LC7_7_C2
--operation mode is normal

DB1L258 = DB1_data_wr_strobe & (!DB1_transmitting # !DB1_tx_holding_primed);


--DB1L44 is dual_processor:inst|adc_spi:the_adc_spi|add~113 at LC5_1_Q2
--operation mode is arithmetic

DB1L44 = DB1_state[4] $ !DB1L47;

--DB1L45 is dual_processor:inst|adc_spi:the_adc_spi|add~115 at LC5_1_Q2
--operation mode is arithmetic

DB1L45 = CARRY(DB1_state[4] & !DB1L47);


--DB1L56 is dual_processor:inst|adc_spi:the_adc_spi|always11~0 at LC9_14_N1
--operation mode is normal

DB1L56 = DB1_delayCounter[1] & (DB1_transmitting & DB1_delayCounter[0]);


--DB1L46 is dual_processor:inst|adc_spi:the_adc_spi|add~117 at LC4_1_Q2
--operation mode is arithmetic

DB1L46 = DB1_state[3] $ (DB1L49);

--DB1L47 is dual_processor:inst|adc_spi:the_adc_spi|add~119 at LC4_1_Q2
--operation mode is arithmetic

DB1L47 = CARRY(!DB1L49 # !DB1_state[3]);


--DB1L48 is dual_processor:inst|adc_spi:the_adc_spi|add~121 at LC3_1_Q2
--operation mode is arithmetic

DB1L48 = DB1_state[2] $ !DB1L51;

--DB1L49 is dual_processor:inst|adc_spi:the_adc_spi|add~123 at LC3_1_Q2
--operation mode is arithmetic

DB1L49 = CARRY(DB1_state[2] & !DB1L51);


--DB1L50 is dual_processor:inst|adc_spi:the_adc_spi|add~125 at LC2_1_Q2
--operation mode is arithmetic

DB1L50 = DB1_state[1] $ (DB1L54);

--DB1L51 is dual_processor:inst|adc_spi:the_adc_spi|add~127 at LC2_1_Q2
--operation mode is arithmetic

DB1L51 = CARRY(!DB1L54 # !DB1_state[1]);


--DB1L52 is dual_processor:inst|adc_spi:the_adc_spi|add~129 at LC6_1_Q2
--operation mode is normal

DB1L52 = DB1L45 $ DB1_state[5];


--DB1L53 is dual_processor:inst|adc_spi:the_adc_spi|add~133 at LC1_1_Q2
--operation mode is arithmetic

DB1L53 = !DB1_state[0];

--DB1L54 is dual_processor:inst|adc_spi:the_adc_spi|add~135 at LC1_1_Q2
--operation mode is arithmetic

DB1L54 = CARRY(DB1_state[0]);


--DB1_slaveselect_wr_strobe is dual_processor:inst|adc_spi:the_adc_spi|slaveselect_wr_strobe at LC4_13_L2
--operation mode is normal

DB1_slaveselect_wr_strobe = !BG1_dc_address[2] & BG1_dc_address[3] & DB1_wr_strobe & BG1_dc_address[1];


--EB1L4 is dual_processor:inst|adc_spi_spi_control_port_arbitrator:the_adc_spi_spi_control_port|Equal~114 at LC9_12_L2
--operation mode is normal

EB1L4 = !BG1_dc_address[10] & (BG1_dc_address[9] & EB1L3);


--DB1_p1_wr_strobe is dual_processor:inst|adc_spi:the_adc_spi|p1_wr_strobe at LC5_12_L2
--operation mode is normal

DB1_p1_wr_strobe = DB1_wr_strobe # !EB1L4 # !RE1_dc_write;


--HG2_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F1|combout at LC2_5_L2
--operation mode is normal

HG2_combout = GG1L4 & (!GG1L1 & KE4_q[1]) # !GG1L4 & (YF1_alu_result[1] # !GG1L1);

--HG2_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F1|cascout at LC2_5_L2
--operation mode is normal

HG2_cascout = GG1L4 & (!GG1L1 & KE4_q[1]) # !GG1L4 & (YF1_alu_result[1] # !GG1L1);


--QE1_const[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[0] at LC6_2_D2
--operation mode is normal

QE1_const[0]_lut_out = QE1L36 # QE1L38 # LE1_instruction_1[1] & TE1_p1_do_narrow_stack_offset;
QE1_const[0] = DFFE(QE1_const[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RE1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|pipe_freeze~46 at LC5_13_L2
--operation mode is normal

RE1L6 = T1_ad_nios_data_master_waitrequest # !RE1_dc_read & !RE1_dc_write;


--HG3_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F2|combout at LC1_3_L2
--operation mode is normal

HG3_combout = GG1L1 & YF1_alu_result[2] & !GG1L4 # !GG1L1 & (KE4_q[2] # !GG1L4);

--HG3_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F2|cascout at LC1_3_L2
--operation mode is normal

HG3_cascout = GG1L1 & YF1_alu_result[2] & !GG1L4 # !GG1L1 & (KE4_q[2] # !GG1L4);


--QE1_const[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[1] at LC8_1_D2
--operation mode is normal

QE1_const[1]_lut_out = LE1_instruction_1[6] & (QE1_op_uses_Ki5 # TE1_p1_do_stack_offset) # !QE1L40;
QE1_const[1] = DFFE(QE1_const[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--HG4_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F3|combout at LC2_11_L2
--operation mode is normal

HG4_combout = GG1L4 & (!GG1L1 & KE4_q[3]) # !GG1L4 & (YF1_alu_result[3] # !GG1L1);

--HG4_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F3|cascout at LC2_11_L2
--operation mode is normal

HG4_cascout = GG1L4 & (!GG1L1 & KE4_q[3]) # !GG1L4 & (YF1_alu_result[3] # !GG1L1);


--QE1_const[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[2] at LC8_10_D2
--operation mode is normal

QE1_const[2]_lut_out = LE1_instruction_1[7] & (TE1_p1_do_stack_offset # QE1_op_uses_Ki5) # !QE1L43;
QE1_const[2] = DFFE(QE1_const[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--XF11_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC10|regout at LC10_5_H2
--operation mode is normal

XF11_regout_lut_out = (LF1_rota1[0] & RF1L6 & (!LF1L7) # !LF1_rota1[0] & (RF1L22 # !LF1L7)) & CASCADE(WF11_cascout);
XF11_regout = DFFE(XF11_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TF11_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_10|regout at LC3_3_K2
--operation mode is counter

TF11_regout_lut_out = SF1_true_regB[10] $ RF1L22 $ TF10_cout;
TF11_regout_sload_eqn = (QF1L3 & SF1_true_regB[10]) # (!QF1L3 & TF11_regout_lut_out);
TF11_regout_reg_input = TF11_regout_sload_eqn & !PE1L4;
TF11_regout = DFFE(TF11_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF11_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_10|cout at LC3_3_K2
--operation mode is counter

TF11_cout = CARRY(SF1_true_regB[10] & !RF1L22 & !TF10_cout # !SF1_true_regB[10] & (!TF10_cout # !RF1L22));


--YF1_alu_result[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[10] at LC2_2_H2
--operation mode is normal

YF1_alu_result[10] = TF11_regout $ XF11_regout;


--KE3_q[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[10] at EC13_1_H2
KE3_q[10]_data_in = YF1_alu_result[10];
KE3_q[10]_write_enable = XE1L1;
KE3_q[10]_clock_0 = GLOBAL(clk);
KE3_q[10]_clock_1 = GLOBAL(clk);
KE3_q[10]_clock_enable_1 = RE1L6;
KE3_q[10]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[10]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[10] = MEMORY_SEGMENT(KE3_q[10]_data_in, KE3_q[10]_write_enable, KE3_q[10]_clock_0, KE3_q[10]_clock_1, , , , KE3_q[10]_clock_enable_1, VCC, KE3_q[10]_write_address, KE3_q[10]_read_address);


--SE1_a_matches_dest2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|a_matches_dest2 at LC7_5_C2
--operation mode is normal

SE1_a_matches_dest2_lut_out = SE1L16;
SE1_a_matches_dest2 = DFFE(SE1_a_matches_dest2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_op_subroutine_delayed_for_force_carryin_2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|op_subroutine_delayed_for_force_carryin_2 at LC4_3_G2
--operation mode is normal

TE1_op_subroutine_delayed_for_force_carryin_2_lut_out = TE1_op_subroutine_delayed_for_force_carryin_1;
TE1_op_subroutine_delayed_for_force_carryin_2 = DFFE(TE1_op_subroutine_delayed_for_force_carryin_2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--FG1L41 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[10]~689 at LC7_3_H2
--operation mode is normal

FG1L41 = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & (YF1_alu_result[10]) # !SE1_a_matches_dest2 & KE3_q[10]);


--VE1_next_instruction_address_2[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[10] at LC5_3_H2
--operation mode is normal

VE1_next_instruction_address_2[10]_lut_out = !ZE1_next_instruction_address[10];
VE1_next_instruction_address_2[10] = DFFE(VE1_next_instruction_address_2[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--DC1_ext_ram_bus_avalon_slave_arb_addend[0] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[0] at LC7_5_D1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_arb_addend[0]_lut_out = DC1L175 & (!DC1L180) # !DC1L175 & (DC1L166 # !DC1L157);
DC1_ext_ram_bus_avalon_slave_arb_addend[0] = DFFE(DC1_ext_ram_bus_avalon_slave_arb_addend[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DC1L240);


--VH22_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_21|combout at LC3_11_P1
--operation mode is normal

VH22_combout = LH1_do_jump & XJ1L22 # !LH1_do_jump & (UH1L1);

--VH22_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_21|regout at LC3_11_P1
--operation mode is normal

VH22_regout = DFFE(VH22_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[21]~2861 at LC1_11_P1
--operation mode is normal

UH1L65 = TH1L4 & (VH22_regout) # !TH1L4 & (VH22_combout);


--TH1L48Q is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[20]~reg0 at LC5_15_D1
--operation mode is counter

TH1L48Q_lut_out = TH1L48Q $ !TH1L46;
TH1L48Q_sload_eqn = (TH1L2 & UH1L64) # (!TH1L2 & TH1L48Q_lut_out);
TH1L48Q = DFFE(TH1L48Q_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TH1L50);

--TH1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[20]~853 at LC5_15_D1
--operation mode is counter

TH1L47 = CARRY(TH1L48Q & !TH1L46);


--TH1_waiting_for_delay_slot is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|waiting_for_delay_slot at LC5_12_B1
--operation mode is normal

TH1_waiting_for_delay_slot_lut_out = !WH1L128 & (TH1_waiting_for_delay_slot # !RH1_d1_instruction_fifo_read_data_bad & TH1_nonsequential_pc);
TH1_waiting_for_delay_slot = DFFE(TH1_waiting_for_delay_slot_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--TH1_remember_to_flush is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|remember_to_flush at LC6_11_B1
--operation mode is normal

TH1_remember_to_flush_lut_out = TH1L52 & (TH1L5 # !CC1L73);
TH1_remember_to_flush = DFFE(TH1_remember_to_flush_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--RH1_d1_instruction_fifo_read_data_bad is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_read_data_bad at LC10_12_B1
--operation mode is normal

RH1_d1_instruction_fifo_read_data_bad_lut_out = RH1L35 & (WH1L128) # !RH1L35 & RH1_d1_instruction_fifo_read_data_bad;
RH1_d1_instruction_fifo_read_data_bad = DFFE(RH1_d1_instruction_fifo_read_data_bad_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TH1_nonsequential_pc is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|nonsequential_pc at LC3_9_G1
--operation mode is normal

TH1_nonsequential_pc = !TH1L4 & (BC1_enet_nios_data_master_waitrequest # !GH1_dc_read & !GH1_dc_write);


--TH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|p1_flush~243 at LC9_11_B1
--operation mode is normal

TH1L5 = TH1_nonsequential_pc & !RH1_d1_instruction_fifo_read_data_bad & (TH1_waiting_for_delay_slot # !TH1_remember_to_flush) # !TH1_nonsequential_pc & (TH1_waiting_for_delay_slot # !TH1_remember_to_flush);


--TH1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc_clken~45 at LC4_14_D1
--operation mode is normal

TH1L50 = CC1L73 & (WH1_ic_read # !TH1L5);


--TH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|next_pc~0 at LC2_12_B1
--operation mode is normal

TH1L2 = TH1_remember_to_flush & !TH1_waiting_for_delay_slot # !TH1L4;


--YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0] at LC10_10_T1
--operation mode is normal

YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0]_lut_out = XH1L1 & (XH1L28 & (YH1L2) # !XH1L28 & YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1]) # !XH1L1 & (YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1]);
YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0] = DFFE(YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , YH1L1);


--XH1_subinstruction[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[0] at LC3_16_Y1
--operation mode is counter

XH1_subinstruction[0]_lut_out = !XH1_subinstruction[0];
XH1_subinstruction[0]_sload_eqn = (XH1L1 & XH1L6) # (!XH1L1 & XH1_subinstruction[0]_lut_out);
XH1_subinstruction[0] = DFFE(XH1_subinstruction[0]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , XH1L28);

--XH1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[0]~661 at LC3_16_Y1
--operation mode is counter

XH1L31 = CARRY(XH1_subinstruction[0]);


--XH1_subinstruction[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[1] at LC4_16_Y1
--operation mode is counter

XH1_subinstruction[1]_lut_out = XH1_subinstruction[1] $ (!XH1L31);
XH1_subinstruction[1]_sload_eqn = (XH1L1 & XH1L14) # (!XH1L1 & XH1_subinstruction[1]_lut_out);
XH1_subinstruction[1] = DFFE(XH1_subinstruction[1]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , XH1L28);

--XH1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[1]~664 at LC4_16_Y1
--operation mode is counter

XH1L33 = CARRY(!XH1_subinstruction[1] & (!XH1L31));


--XH1_subinstruction[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[2] at LC5_16_Y1
--operation mode is counter

XH1_subinstruction[2]_lut_out = XH1_subinstruction[2] $ XH1L33;
XH1_subinstruction[2]_sload_eqn = (XH1L1 & ~GND) # (!XH1L1 & XH1_subinstruction[2]_lut_out);
XH1_subinstruction[2] = DFFE(XH1_subinstruction[2]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , XH1L28);

--XH1L35 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[2]~667 at LC5_16_Y1
--operation mode is counter

XH1L35 = CARRY(XH1_subinstruction[2] # !XH1L33);


--XH1_subinstruction[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[3] at LC6_16_Y1
--operation mode is counter

XH1_subinstruction[3]_lut_out = XH1_subinstruction[3] $ !XH1L35;
XH1_subinstruction[3]_sload_eqn = (XH1L1 & ~GND) # (!XH1L1 & XH1_subinstruction[3]_lut_out);
XH1_subinstruction[3] = DFFE(XH1_subinstruction[3]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , XH1L28);

--XH1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[3]~670 at LC6_16_Y1
--operation mode is counter

XH1L37 = CARRY(!XH1_subinstruction[3] & !XH1L35);


--KH1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|do_force_trap~126 at LC10_16_Y1
--operation mode is normal

KH1L27 = !XH1_subinstruction[1] & !XH1_subinstruction[3] & !XH1_subinstruction[0] & !XH1_subinstruction[2];


--XH1_subinstruction[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[4] at LC7_16_Y1
--operation mode is counter

XH1_subinstruction[4]_lut_out = XH1_subinstruction[4] $ (XH1L37);
XH1_subinstruction[4]_sload_eqn = (XH1L1 & ~GND) # (!XH1L1 & XH1_subinstruction[4]_lut_out);
XH1_subinstruction[4] = DFFE(XH1_subinstruction[4]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , XH1L28);

--XH1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[4]~673 at LC7_16_Y1
--operation mode is counter

XH1L39 = CARRY(XH1_subinstruction[4] # !XH1L37);


--XH1_subinstruction[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[5] at LC8_16_Y1
--operation mode is normal

XH1_subinstruction[5]_lut_out = XH1_subinstruction[5] $ (!XH1L39);
XH1_subinstruction[5]_sload_eqn = (XH1L1 & XH1L22) # (!XH1L1 & XH1_subinstruction[5]_lut_out);
XH1_subinstruction[5] = DFFE(XH1_subinstruction[5]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , XH1L28);


--KH1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|do_force_trap~127 at LC3_15_Y1
--operation mode is normal

KH1L28 = !XH1_subinstruction[4] & !XH1_subinstruction[5] & KH1L27;


--KE16_q[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[2] at EC16_1_T1
KE16_q[2]_data_in = ~GND;
KE16_q[2]_clock_1 = GLOBAL(clk);
KE16_q[2]_clock_enable_1 = SH1L1;
KE16_q[2]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[2]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[2] = MEMORY_SEGMENT(KE16_q[2]_data_in, GND, GND, KE16_q[2]_clock_1, , , , KE16_q[2]_clock_enable_1, VCC, KE16_q[2]_write_address, KE16_q[2]_read_address);


--KE16_q[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[9] at EC9_1_T1
KE16_q[9]_data_in = ~GND;
KE16_q[9]_clock_1 = GLOBAL(clk);
KE16_q[9]_clock_enable_1 = SH1L1;
KE16_q[9]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[9]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[9] = MEMORY_SEGMENT(KE16_q[9]_data_in, GND, GND, KE16_q[9]_clock_1, , , , KE16_q[9]_clock_enable_1, VCC, KE16_q[9]_write_address, KE16_q[9]_read_address);


--HH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|hold_for_hazard~42 at LC10_11_T1
--operation mode is normal

HH1L5 = KE16_q[9] & (HH1L18 # HH1L10 & KE16_q[2]) # !KE16_q[9] & HH1L10 & KE16_q[2];


--HH1_next_stage_modifies_register is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|next_stage_modifies_register at LC4_11_T1
--operation mode is normal

HH1_next_stage_modifies_register_lut_out = HH1L24 & (KH1L28 & !KE16_q[11]);
HH1_next_stage_modifies_register = DFFE(HH1_next_stage_modifies_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--SH1_is_neutrino is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|is_neutrino at LC2_10_T1
--operation mode is normal

SH1_is_neutrino_lut_out = HH1L6 # SH1L9 & (RH1_d1_instruction_fifo_read_data_bad # !XH1L1);
SH1_is_neutrino = DFFE(SH1_is_neutrino_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--SH1_is_cancelled_from_commit_stage is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|is_cancelled_from_commit_stage at LC10_12_T1
--operation mode is normal

SH1_is_cancelled_from_commit_stage_lut_out = SH1L7 # !SH1L4 & SH1_is_cancelled_from_commit_stage;
SH1_is_cancelled_from_commit_stage = DFFE(SH1_is_cancelled_from_commit_stage_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--HH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|hold_for_hazard~43 at LC1_11_T1
--operation mode is normal

HH1L6 = HH1L5 & HH1_next_stage_modifies_register & SH1_is_neutrino & !SH1_is_cancelled_from_commit_stage;


--DJ1_IE_out_pre_mask is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IE_out_pre_mask at LC2_11_U1
--operation mode is normal

DJ1_IE_out_pre_mask_lut_out = DJ1L22 # DJ1L24 & (DJ1L23) # !DJ1L24 & DJ1_IE_out_pre_mask;
DJ1_IE_out_pre_mask = DFFE(DJ1_IE_out_pre_mask_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--JH1_p1_op_is_trap is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_op_is_trap at LC7_8_T1
--operation mode is normal

JH1_p1_op_is_trap_lut_out = JH1L81 & (RH1_d1_instruction_fifo_out[8] # RH1_dont_forget_to_force_trap);
JH1_p1_op_is_trap = DFFE(JH1_p1_op_is_trap_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--KH1_trap_properly_received is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|trap_properly_received at LC5_9_T1
--operation mode is normal

KH1_trap_properly_received = SH1_is_neutrino & JH1_p1_op_is_trap & !SH1_is_cancelled_from_commit_stage;


--RH1_dont_forget_to_force_trap is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|dont_forget_to_force_trap at LC6_9_T1
--operation mode is normal

RH1_dont_forget_to_force_trap_lut_out = !KH1_trap_properly_received & (RH1_dont_forget_to_force_trap # KH1L31);
RH1_dont_forget_to_force_trap = DFFE(RH1_dont_forget_to_force_trap_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KH1_dont_forget_im_processing_a_trap is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|dont_forget_im_processing_a_trap at LC2_9_T1
--operation mode is normal

KH1_dont_forget_im_processing_a_trap_lut_out = JH1_p1_op_is_trap;
KH1_dont_forget_im_processing_a_trap = DFFE(KH1_dont_forget_im_processing_a_trap_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KH1_pipe_state_we);


--KH1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|do_force_trap~128 at LC3_9_T1
--operation mode is normal

KH1L29 = DJ1_IE_out_pre_mask & !RH1_dont_forget_to_force_trap & !KH1_dont_forget_im_processing_a_trap & !KH1_trap_properly_received;


--CH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_branch_unit:the_enet_nios_branch_unit|do_branch~5 at LC9_9_T1
--operation mode is normal

CH1L2 = SH1_is_neutrino & (!SH1_is_cancelled_from_commit_stage);


--KH1_d2_irq is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d2_irq at LC2_15_V1
--operation mode is normal

KH1_d2_irq_lut_out = KH1_d1_irq & (KH1L1);
KH1_d2_irq = DFFE(KH1_d2_irq_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KE16_q[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[10] at EC11_1_T1
KE16_q[10]_data_in = ~GND;
KE16_q[10]_clock_1 = GLOBAL(clk);
KE16_q[10]_clock_enable_1 = SH1L1;
KE16_q[10]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[10]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[10] = MEMORY_SEGMENT(KE16_q[10]_data_in, GND, GND, KE16_q[10]_clock_1, , , , KE16_q[10]_clock_enable_1, VCC, KE16_q[10]_write_address, KE16_q[10]_read_address);


--KH1L30 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|do_force_trap~129 at LC8_9_T1
--operation mode is normal

KH1L30 = KH1_d2_irq & KH1L28 & CH1L2 & !KE16_q[10];


--DJ1_trap_request_underflow is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_underflow at LC8_2_U1
--operation mode is normal

DJ1_trap_request_underflow_lut_out = DJ1L137;
DJ1_trap_request_underflow = DFFE(DJ1_trap_request_underflow_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1_trap_request_overflow is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_overflow at LC1_3_U1
--operation mode is normal

DJ1_trap_request_overflow_lut_out = DJ1L133;
DJ1_trap_request_overflow = DFFE(DJ1_trap_request_overflow_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KH1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|do_force_trap~130 at LC4_9_T1
--operation mode is normal

KH1L31 = KH1L29 & (DJ1_trap_request_underflow # DJ1_trap_request_overflow # KH1L30);


--XH1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subcount_en~11 at LC7_10_T1
--operation mode is normal

XH1L27 = !KH1L31 & !HH1L6 & (YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0] # !KH1L28);


--XH1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|is_subinstruction~24 at LC7_15_Y1
--operation mode is normal

XH1L1 = !XH1_subinstruction[4] & !XH1_subinstruction[5] & KH1L27 # !SH1_is_neutrino;


--RH1L35 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction_fifo_read~28 at LC7_9_T1
--operation mode is normal

RH1L35 = GH1L8 & (XH1L1 & XH1L27 # !RH1_d1_instruction_fifo_read_data_bad);


--WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[2] at LC3_10_B1
--operation mode is normal

WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[2]_lut_out = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & TH1L5;
WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[2] = DFFE(WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L133);


--WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] at LC7_10_B1
--operation mode is normal

WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0]_lut_out = !WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2] & (TH1L5);
WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] = DFFE(WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L134);


--WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] at LC10_10_B1
--operation mode is normal

WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0]_lut_out = !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[2] & TH1L5;
WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] = DFFE(WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L133);


--WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] at LC8_10_B1
--operation mode is normal

WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1]_lut_out = !WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] & TH1L5;
WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] = DFFE(WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L134);


--WH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_becoming_empty~28 at LC4_10_B1
--operation mode is normal

WH1L6 = WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] & !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[2] & (WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] $ WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0]) # !WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] & WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[2] & (WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] $ WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0]);


--WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] at LC1_10_B1
--operation mode is normal

WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]_lut_out = !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (TH1L5);
WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] = DFFE(WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L133);


--WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2] at LC2_10_B1
--operation mode is normal

WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2]_lut_out = WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] & (TH1L5);
WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2] = DFFE(WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L134);


--CC1_enet_nios_instruction_master_read_but_no_slave_selected is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_read_but_no_slave_selected at LC10_10_D1
--operation mode is normal

CC1_enet_nios_instruction_master_read_but_no_slave_selected_lut_out = !YB1L51 & WH1_ic_read & CC1L2 & CC1L73;
CC1_enet_nios_instruction_master_read_but_no_slave_selected = DFFE(CC1_enet_nios_instruction_master_read_but_no_slave_selected_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register at LC1_8_D1
--operation mode is normal

DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register_lut_out = DC1L109 & DC1L96 & (DC1_d1_reasons_to_wait # !DC1L172);
DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register = DFFE(DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register at LC4_4_A1
--operation mode is normal

DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register_lut_out = DC1L180 & (DC1_d1_reasons_to_wait # !DC1L172);
DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register = DFFE(DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register at LC7_12_D1
--operation mode is normal

YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register_lut_out = YB1L52 & (!YB1L46 # !YB1_enet_boot_rom_s1_arb_addend[1]);
YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register = DFFE(YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--CC1L19 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdatavalid~57 at LC8_12_B1
--operation mode is normal

CC1L19 = DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register # YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register # DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register;


--TH1_ic_flush is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|ic_flush at LC1_11_B1
--operation mode is normal

TH1_ic_flush_lut_out = CC1L73 & (!TH1L5) # !CC1L73 & TH1_ic_flush;
TH1_ic_flush = DFFE(TH1_ic_flush_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--CC1_enet_nios_instruction_master_run_delayed is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_run_delayed at LC7_5_B1
--operation mode is normal

CC1_enet_nios_instruction_master_run_delayed_lut_out = CC1L73;
CC1_enet_nios_instruction_master_run_delayed = DFFE(CC1_enet_nios_instruction_master_run_delayed_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--CC1L20 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdatavalid~58 at LC7_11_B1
--operation mode is normal

CC1L20 = CC1_enet_nios_instruction_master_read_but_no_slave_selected # CC1L19 & (!CC1_enet_nios_instruction_master_run_delayed # !TH1_ic_flush);


--WH1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_becoming_empty~29 at LC4_11_B1
--operation mode is normal

WH1L7 = WH1L6 & !CC1L20 & (WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2] $ !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]);


--WH1L124 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|ic_read~240 at LC9_12_B1
--operation mode is normal

WH1L124 = TH1L5 & !WH1_ic_read;


--WH1_internal_fifo_empty is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|internal_fifo_empty at LC10_11_B1
--operation mode is normal

WH1_internal_fifo_empty_lut_out = WH1L128 & (WH1_internal_fifo_empty & !WH1L7 # !RH1L35);
WH1_internal_fifo_empty = DFFE(WH1_internal_fifo_empty_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--WH1L125 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|ic_read~241 at LC7_12_B1
--operation mode is normal

WH1L125 = WH1L7 & RH1L35 # !WH1L124 # !WH1_internal_fifo_empty;


--WH1_dont_forget_to_reset_ic_read is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|dont_forget_to_reset_ic_read at LC6_12_B1
--operation mode is normal

WH1_dont_forget_to_reset_ic_read_lut_out = CC1L73 # WH1_dont_forget_to_reset_ic_read & (!WH1L5) # !WH1_dont_forget_to_reset_ic_read & !WH1_internal_fifo_empty;
WH1_dont_forget_to_reset_ic_read = DFFE(WH1_dont_forget_to_reset_ic_read_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--WH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|dont_forget_to_reset_ic_read~30 at LC4_12_B1
--operation mode is normal

WH1L5 = CC1L20 & !RH1L35;


--WH1L126 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|ic_read~242 at LC1_12_B1
--operation mode is normal

WH1L126 = !WH1L5 & WH1L125 & (WH1_dont_forget_to_reset_ic_read # !WH1_internal_fifo_empty);


--VH19_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_18|combout at LC1_14_D1
--operation mode is normal

VH19_combout = LH1_do_jump & XJ1L19 # !LH1_do_jump & (UH1L2);

--VH19_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_18|regout at LC1_14_D1
--operation mode is normal

VH19_regout = DFFE(VH19_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[18]~2862 at LC10_14_D1
--operation mode is normal

UH1L62 = TH1L4 & (VH19_regout) # !TH1L4 & (VH19_combout);


--VH20_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_19|combout at LC9_9_P1
--operation mode is normal

VH20_combout = LH1_do_jump & XJ1L20 # !LH1_do_jump & (UH1L4);

--VH20_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_19|regout at LC9_9_P1
--operation mode is normal

VH20_regout = DFFE(VH20_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[19]~2863 at LC7_9_P1
--operation mode is normal

UH1L63 = TH1L4 & (VH20_regout) # !TH1L4 & (VH20_combout);


--JH1_do_iLDx_delayed_for_sel_memword_2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|do_iLDx_delayed_for_sel_memword_2 at LC9_15_Y1
--operation mode is normal

JH1_do_iLDx_delayed_for_sel_memword_2_lut_out = JH1_p1_do_iLDx;
JH1_do_iLDx_delayed_for_sel_memword_2 = DFFE(JH1_do_iLDx_delayed_for_sel_memword_2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p2_do_iTRAP_0 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_iTRAP_0 at LC9_6_Z1
--operation mode is normal

JH1_p2_do_iTRAP_0_lut_out = JH1L109 & XH1_subinstruction[1] & XH1_subinstruction[0];
JH1_p2_do_iTRAP_0 = DFFE(JH1_p2_do_iTRAP_0_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[1] at LC9_9_D1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1]_lut_out = DC1L87 & (DC1L7 # DC1L9);
DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1] = DFFE(DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DC1L169);


--CC1L2 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_read_but_no_slave_selected~46 at LC2_4_D1
--operation mode is normal

CC1L2 = !DC1L180 & (!DC1L13 & !DC1L11 # !DC1L102);


--DC1L240 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_or~1 at LC9_5_D1
--operation mode is normal

DC1L240 = !DC1L235 # !CC1L2;


--DC1L169 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner~0 at LC6_5_D1
--operation mode is normal

DC1L169 = DC1L240 & (DC1L85 & DC1L176 # !DC1_ext_ram_bus_avalon_slave_slavearbiterlockenable);


--DC1L167 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner[1]~57 at LC3_5_D1
--operation mode is normal

DC1L167 = DC1L169 & DC1L181 # !DC1L169 & (DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1]);


--DC1L177 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_firsttransfer~133 at LC3_4_D1
--operation mode is normal

DC1L177 = DC1_ext_ram_bus_avalon_slave_slavearbiterlockenable & (!DC1L85 # !DC1L176);


--DC1_ext_ram_bus_avalon_slave_arbitration_holdoff_internal is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arbitration_holdoff_internal at LC10_7_D1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_arbitration_holdoff_internal = !DC1L177 & (!DC1_d1_reasons_to_wait & DC1L172);


--DC1L230 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1~69 at LC10_5_D1
--operation mode is normal

DC1L230 = DC1_last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1 & (DC1L182 & DC1L169 # !DC1_ext_ram_bus_avalon_slave_arbitration_holdoff_internal) # !DC1_last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1 & (DC1L182 & DC1L169);


--DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[3] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[3] at LC5_5_D1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[3]_lut_out = DC1L90 & (DC1L17 # DC1L15);
DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[3] = DFFE(DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DC1L169);


--DC1_ext_ram_bus_avalon_slave_arb_share_counter[0] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[0] at LC3_1_E1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_arb_share_counter[0]_lut_out = DC1L18 $ (DC1L177 & !DC1L239);
DC1_ext_ram_bus_avalon_slave_arb_share_counter[0] = DFFE(DC1_ext_ram_bus_avalon_slave_arb_share_counter[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DC1L158);


--DC1_ext_ram_bus_avalon_slave_arb_share_counter[1] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[1] at LC9_1_E1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_arb_share_counter[1]_lut_out = DC1L24 $ (DC1L177 & !DC1L239);
DC1_ext_ram_bus_avalon_slave_arb_share_counter[1] = DFFE(DC1_ext_ram_bus_avalon_slave_arb_share_counter[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DC1L158);


--DC1_ext_ram_bus_avalon_slave_arb_share_counter[2] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[2] at LC4_1_E1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_arb_share_counter[2]_lut_out = DC1L26 $ (DC1L177 & !DC1L239);
DC1_ext_ram_bus_avalon_slave_arb_share_counter[2] = DFFE(DC1_ext_ram_bus_avalon_slave_arb_share_counter[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DC1L158);


--DC1_ext_ram_bus_avalon_slave_arb_share_counter[3] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[3] at LC1_1_E1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_arb_share_counter[3]_lut_out = DC1L20 $ (DC1L177 & !DC1L239);
DC1_ext_ram_bus_avalon_slave_arb_share_counter[3] = DFFE(DC1_ext_ram_bus_avalon_slave_arb_share_counter[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DC1L158);


--DC1L241 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_or~41 at LC3_14_E1
--operation mode is normal

DC1L241 = DC1_ext_ram_bus_avalon_slave_arb_share_counter[2] # DC1_ext_ram_bus_avalon_slave_arb_share_counter[3] # DC1_ext_ram_bus_avalon_slave_arb_share_counter[0] # DC1_ext_ram_bus_avalon_slave_arb_share_counter[1];


--DC1_ext_ram_bus_avalon_slave_arb_share_counter[4] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[4] at LC8_1_E1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_arb_share_counter[4]_lut_out = DC1L28 $ (DC1L177 & !DC1L239);
DC1_ext_ram_bus_avalon_slave_arb_share_counter[4] = DFFE(DC1_ext_ram_bus_avalon_slave_arb_share_counter[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DC1L158);


--DC1_ext_ram_bus_avalon_slave_arb_share_counter[5] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[5] at LC5_1_E1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_arb_share_counter[5]_lut_out = DC1L30 $ (DC1L177 & !DC1L239);
DC1_ext_ram_bus_avalon_slave_arb_share_counter[5] = DFFE(DC1_ext_ram_bus_avalon_slave_arb_share_counter[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DC1L158);


--DC1L239 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_or~0 at LC8_14_E1
--operation mode is normal

DC1L239 = DC1_ext_ram_bus_avalon_slave_arb_share_counter[5] # DC1_ext_ram_bus_avalon_slave_arb_share_counter[4] # DC1L241;


--DC1L18 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~871 at LC1_2_E1
--operation mode is arithmetic

DC1L18 = !DC1L31;

--DC1L19 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~873 at LC1_2_E1
--operation mode is arithmetic

DC1L19 = CARRY(DC1L31);


--DC1L20 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~875 at LC4_2_E1
--operation mode is arithmetic

DC1L20 = DC1L32 $ (!DC1L27);

--DC1L21 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~877 at LC4_2_E1
--operation mode is arithmetic

DC1L21 = CARRY(!DC1L32 & (!DC1L27));


--DC1L189 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable~109 at LC9_2_E1
--operation mode is normal

DC1L189 = DC1L18 & (DC1L239 # !DC1L20 # !DC1L177) # !DC1L18 & (DC1L20 # !DC1L239 & DC1L177);


--DC1L173 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_end_xfer~112 at LC6_6_D1
--operation mode is normal

DC1L173 = DC1_ext_flash_s1_in_a_write_cycle # DC1L180 # DC1L181 & QD1L5;


--DC1L174 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_end_xfer~113 at LC8_6_D1
--operation mode is normal

DC1L174 = DC1L172 & !DC1_d1_reasons_to_wait & DC1L173;


--DC1L175 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_end_xfer~114 at LC10_6_D1
--operation mode is normal

DC1L175 = DC1L110 # DC1L174 # DC1_ext_flash_s1_in_a_write_cycle & !DC1L109;


--DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[0] at LC10_4_D1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0]_lut_out = DC1L1 & DC1_ext_ram_bus_avalon_slave_grant_vector[0] & (DC1L85 # !DC1_ext_ram_bus_avalon_slave_slavearbiterlockenable);
DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0] = DFFE(DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DC1L169);


--DC1L166 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner[0]~58 at LC2_6_D1
--operation mode is normal

DC1L166 = DC1L169 & (DC1L180) # !DC1L169 & DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0];


--DC1L96 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_instruction_master_granted_ext_flash_s1~91 at LC3_7_D1
--operation mode is normal

DC1L96 = DC1L102 & (DC1L11 # DC1L13);


--DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[2] at LC2_7_D1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2]_lut_out = DC1L102 & (DC1L11 # DC1L13);
DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2] = DFFE(DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DC1L169);


--DC1L168 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner[2]~59 at LC3_6_D1
--operation mode is normal

DC1L168 = DC1L169 & (DC1L96) # !DC1L169 & DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2];


--DC1_ext_ram_bus_avalon_slave_arb_addend[1] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[1] at LC8_5_D1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_arb_addend[1]_lut_out = DC1L175 & DC1L181 # !DC1L175 & (DC1L166);
DC1_ext_ram_bus_avalon_slave_arb_addend[1] = DFFE(DC1_ext_ram_bus_avalon_slave_arb_addend[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DC1L240);


--ZJ4_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F3|combout at LC5_4_W1
--operation mode is normal

ZJ4_combout = YJ1_sel_raw_reg_b & (!YJ1_sel_alu_result & KE15_q[1]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[1] # !YJ1_sel_alu_result);

--ZJ4_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F3|cascout at LC5_4_W1
--operation mode is normal

ZJ4_cascout = YJ1_sel_raw_reg_b & (!YJ1_sel_alu_result & KE15_q[1]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[1] # !YJ1_sel_alu_result);


--FH1_offset_lsbs[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|offset_lsbs[1] at LC9_1_A1
--operation mode is normal

FH1_offset_lsbs[1]_lut_out = JH1_p1_do_narrow_stack_offset & BH1_instruction_1[1] # !JH1_p1_do_narrow_stack_offset & (BH1_instruction_1[6] & JH1_p1_do_normal_static_write);
FH1_offset_lsbs[1] = DFFE(FH1_offset_lsbs[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p2_do_dynamic_narrow_write is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_dynamic_narrow_write at LC3_4_O1
--operation mode is normal

JH1_p2_do_dynamic_narrow_write_lut_out = !BH1_instruction_1[6] & !BH1_instruction_1[7] & BH1_instruction_1[9] & JH1L93;
JH1_p2_do_dynamic_narrow_write = DFFE(JH1_p2_do_dynamic_narrow_write_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--GH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|which_byte[1]~16 at LC6_14_A1
--operation mode is normal

GH1L10 = JH1_p2_do_dynamic_narrow_write & (ZJ4_combout) # !JH1_p2_do_dynamic_narrow_write & FH1_offset_lsbs[1];


--JH1_p2_do_write_16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_write_16 at LC9_6_O1
--operation mode is normal

JH1_p2_do_write_16_lut_out = JH1L115 # BH1_instruction_1[9] & BH1_instruction_1[7] & JH1L120;
JH1_p2_do_write_16 = DFFE(JH1_p2_do_write_16_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--ZJ2_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F1|combout at LC7_4_W1
--operation mode is normal

ZJ2_combout = YJ1_sel_raw_reg_b & (!YJ1_sel_alu_result & KE15_q[0]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[0] # !YJ1_sel_alu_result);

--ZJ2_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F1|cascout at LC7_4_W1
--operation mode is normal

ZJ2_cascout = YJ1_sel_raw_reg_b & (!YJ1_sel_alu_result & KE15_q[0]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[0] # !YJ1_sel_alu_result);


--FH1_offset_lsbs[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|offset_lsbs[0] at LC7_15_A1
--operation mode is normal

FH1_offset_lsbs[0]_lut_out = JH1_p1_do_narrow_stack_offset & BH1_instruction_1[0] # !JH1_p1_do_narrow_stack_offset & (BH1_instruction_1[5] & JH1_p1_do_normal_static_write);
FH1_offset_lsbs[0] = DFFE(FH1_offset_lsbs[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--GH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|which_byte[0]~17 at LC3_14_A1
--operation mode is normal

GH1L9 = JH1_p2_do_dynamic_narrow_write & (ZJ2_combout) # !JH1_p2_do_dynamic_narrow_write & FH1_offset_lsbs[0];


--JH1_p2_do_write_8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_write_8 at LC2_6_O1
--operation mode is normal

JH1_p2_do_write_8_lut_out = JH1L112 # BH1_instruction_1[9] & !BH1_instruction_1[7] & JH1L120;
JH1_p2_do_write_8 = DFFE(JH1_p2_do_write_8_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--W1_enet_nios_data_master_requests_ad_ram_s1 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|enet_nios_data_master_requests_ad_ram_s1 at LC4_6_G1
--operation mode is normal

W1_enet_nios_data_master_requests_ad_ram_s1 = TJ1_dc_address[12] & Y1L2 & (GH1_dc_read # GH1_dc_write);


--BC1L19 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_count_enable~226 at LC3_5_I1
--operation mode is normal

BC1L19 = !W1_enet_nios_data_master_requests_ad_ram_s1 & !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 # !BC1_enet_nios_data_master_waitrequest # !GH1_dc_write;


--BC1L20 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_count_enable~227 at LC1_5_I1
--operation mode is normal

BC1L20 = BC1L19 & (!BC1_enet_nios_data_master_waitrequest # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 # !GH1_dc_write);


--BC1L23 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_address[1]~84 at LC4_8_G1
--operation mode is normal

BC1L23 = R1L4 # Y1L4 # TJ1_dc_address[12] & Y1L2;


--BC1L24 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_address[1]~85 at LC7_8_G1
--operation mode is normal

BC1L24 = QD1L5 & (BC1L23 # !TJ1_dc_address[22] & TJ1_dc_address[20]);


--BC1L508 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|r_3~272 at LC5_14_A1
--operation mode is normal

BC1L508 = BC1_enet_nios_data_master_dbs_address[1] & (GH1_dc_write & !DC1L237);


--DC1_ext_ram_bus_avalon_slave_arb_addend[2] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[2] at LC4_5_D1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_arb_addend[2]_lut_out = DC1L175 & DC1L96 # !DC1L175 & (DC1L167);
DC1_ext_ram_bus_avalon_slave_arb_addend[2] = DFFE(DC1_ext_ram_bus_avalon_slave_arb_addend[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DC1L240);


--DC1_ext_ram_bus_avalon_slave_arb_addend[3] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[3] at LC2_5_D1
--operation mode is normal

DC1_ext_ram_bus_avalon_slave_arb_addend[3]_lut_out = DC1L175 & DC1L182 # !DC1L175 & (DC1L168);
DC1_ext_ram_bus_avalon_slave_arb_addend[3] = DFFE(DC1_ext_ram_bus_avalon_slave_arb_addend[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DC1L240);


--DC1L100 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_counter_load_value~134 at LC6_4_A1
--operation mode is normal

DC1L100 = !DC1_d1_reasons_to_wait & DC1L172 & !DC1L236;


--DC1L22 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~879 at LC2_4_A1
--operation mode is normal

DC1L22 = !DC1L109 & (DC1_d1_reasons_to_wait # !DC1_ext_flash_s1_in_a_write_cycle # !DC1L172);


--DC1L99 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_counter_load_value[3]~136 at LC10_2_A1
--operation mode is normal

DC1L99 = DC1_ext_flash_s1_wait_counter[3] & (DC1_ext_flash_s1_wait_counter[2] # DC1_ext_flash_s1_wait_counter[1] # DC1_ext_flash_s1_wait_counter[0]);


--DC1L23 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~880 at LC1_2_A1
--operation mode is normal

DC1L23 = !DC1_ext_flash_s1_wait_counter[1] & (!DC1_ext_flash_s1_wait_counter[0]);


--VB1_shift_reg[13] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[13] at LC3_14_Z2
--operation mode is normal

VB1_shift_reg[13]_lut_out = VB1L175 & (VB1_shift_reg[12]) # !VB1L175 & VB1L177;
VB1_shift_reg[13] = DFFE(VB1_shift_reg[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_tx_holding_reg[14] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[14] at LC10_7_Z2
--operation mode is normal

VB1_tx_holding_reg[14]_lut_out = XJ1_op_a[14];
VB1_tx_holding_reg[14] = DFFE(VB1_tx_holding_reg[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1L176 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3987 at LC9_15_Z2
--operation mode is normal

VB1L176 = VB1_tx_holding_primed & (VB1_transmitting & VB1_shift_reg[14] # !VB1_transmitting & (VB1_tx_holding_reg[14])) # !VB1_tx_holding_primed & (VB1_shift_reg[14]);


--VB1_data_wr_strobe is dual_processor:inst|dac_spi:the_dac_spi|data_wr_strobe at LC2_3_R1
--operation mode is normal

VB1_data_wr_strobe_lut_out = GH1_dc_write & !VB1_wr_strobe & VD1L3 & WB1_dac_spi_spi_control_port_chipselect;
VB1_data_wr_strobe = DFFE(VB1_data_wr_strobe_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_write_tx_holding is dual_processor:inst|dac_spi:the_dac_spi|write_tx_holding at LC3_16_Z2
--operation mode is normal

VB1_write_tx_holding = VB1_data_wr_strobe & (!VB1_tx_holding_primed # !VB1_transmitting);


--VB1L47 is dual_processor:inst|dac_spi:the_dac_spi|add~106 at LC6_9_Z2
--operation mode is normal

VB1L47 = VB1_state[5] $ (VB1L51);


--VB1L48 is dual_processor:inst|dac_spi:the_dac_spi|add~110 at LC1_9_Z2
--operation mode is arithmetic

VB1L48 = !VB1_state[0];

--VB1L49 is dual_processor:inst|dac_spi:the_dac_spi|add~112 at LC1_9_Z2
--operation mode is arithmetic

VB1L49 = CARRY(VB1_state[0]);


--VB1L50 is dual_processor:inst|dac_spi:the_dac_spi|add~114 at LC5_9_Z2
--operation mode is arithmetic

VB1L50 = VB1_state[4] $ (!VB1L53);

--VB1L51 is dual_processor:inst|dac_spi:the_dac_spi|add~116 at LC5_9_Z2
--operation mode is arithmetic

VB1L51 = CARRY(VB1_state[4] & (!VB1L53));


--VB1L52 is dual_processor:inst|dac_spi:the_dac_spi|add~118 at LC4_9_Z2
--operation mode is arithmetic

VB1L52 = VB1_state[3] $ (VB1L55);

--VB1L53 is dual_processor:inst|dac_spi:the_dac_spi|add~120 at LC4_9_Z2
--operation mode is arithmetic

VB1L53 = CARRY(!VB1L55 # !VB1_state[3]);


--VB1L54 is dual_processor:inst|dac_spi:the_dac_spi|add~122 at LC3_9_Z2
--operation mode is arithmetic

VB1L54 = VB1_state[2] $ (!VB1L57);

--VB1L55 is dual_processor:inst|dac_spi:the_dac_spi|add~124 at LC3_9_Z2
--operation mode is arithmetic

VB1L55 = CARRY(VB1_state[2] & (!VB1L57));


--VB1L56 is dual_processor:inst|dac_spi:the_dac_spi|add~126 at LC2_9_Z2
--operation mode is arithmetic

VB1L56 = VB1_state[1] $ (VB1L49);

--VB1L57 is dual_processor:inst|dac_spi:the_dac_spi|add~128 at LC2_9_Z2
--operation mode is arithmetic

VB1L57 = CARRY(!VB1L49 # !VB1_state[1]);


--DL2_aeb_out is lvdt_interface:inst61|lpm_compare0:inst11|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[1]|aeb_out at LC6_14_P2
--operation mode is normal

DL2_aeb_out_lut_out = AL6_sload_path[2] & GC1_data_out[2] & (GC1_data_out[3] $ !AL6_sload_path[3]) # !AL6_sload_path[2] & !GC1_data_out[2] & (GC1_data_out[3] $ !AL6_sload_path[3]);
DL2_aeb_out = DFFE(DL2_aeb_out_lut_out, GLOBAL(clk), , , );


--DL9_aeb_out is lvdt_interface:inst61|lpm_compare0:inst11|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[2]|aeb_out at LC1_14_P2
--operation mode is normal

DL9_aeb_out_lut_out = AL6_sload_path[5] & GC1_data_out[5] & (AL6_sload_path[4] $ !GC1_data_out[4]) # !AL6_sload_path[5] & !GC1_data_out[5] & (AL6_sload_path[4] $ !GC1_data_out[4]);
DL9_aeb_out = DFFE(DL9_aeb_out_lut_out, GLOBAL(clk), , , );


--DL10_aeb_out is lvdt_interface:inst61|lpm_compare0:inst11|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[0]|aeb_out at LC5_13_P2
--operation mode is normal

DL10_aeb_out_lut_out = GC1_data_out[1] & AL6_sload_path[1] & (AL6_sload_path[0] $ !GC1_data_out[0]) # !GC1_data_out[1] & !AL6_sload_path[1] & (AL6_sload_path[0] $ !GC1_data_out[0]);
DL10_aeb_out = DFFE(DL10_aeb_out_lut_out, GLOBAL(clk), , , );


--DL11_aeb_out is lvdt_interface:inst61|lpm_compare0:inst11|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[3]|aeb_out at LC2_8_P2
--operation mode is normal

DL11_aeb_out_lut_out = AL6_sload_path[6] & GC1_data_out[6] & (GC1_data_out[7] $ !AL6_sload_path[7]) # !AL6_sload_path[6] & !GC1_data_out[6] & (GC1_data_out[7] $ !AL6_sload_path[7]);
DL11_aeb_out = DFFE(DL11_aeb_out_lut_out, GLOBAL(clk), , , );


--AL2L33 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC9_5_D2
--operation mode is arithmetic

AL2L33 = GND;

--AL2_cout is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC9_5_D2
--operation mode is arithmetic

AL2_cout = CARRY(DL26_aeb_out # !AL2L17);


--DL4_aeb_out is lvdt_interface:inst61|lpm_compare0:inst15|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[0]|aeb_out at LC8_13_P2
--operation mode is normal

DL4_aeb_out_lut_out = AL6_sload_path[1] & JC1_data_out[1] & (AL6_sload_path[0] $ !JC1_data_out[0]) # !AL6_sload_path[1] & !JC1_data_out[1] & (AL6_sload_path[0] $ !JC1_data_out[0]);
DL4_aeb_out = DFFE(DL4_aeb_out_lut_out, GLOBAL(clk), , , );


--DL16_aeb_out is lvdt_interface:inst61|lpm_compare0:inst15|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[2]|aeb_out at LC2_13_P2
--operation mode is normal

DL16_aeb_out_lut_out = AL6_sload_path[4] & JC1_data_out[4] & (AL6_sload_path[5] $ !JC1_data_out[5]) # !AL6_sload_path[4] & !JC1_data_out[4] & (AL6_sload_path[5] $ !JC1_data_out[5]);
DL16_aeb_out = DFFE(DL16_aeb_out_lut_out, GLOBAL(clk), , , );


--DL17_aeb_out is lvdt_interface:inst61|lpm_compare0:inst15|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[1]|aeb_out at LC7_13_P2
--operation mode is normal

DL17_aeb_out_lut_out = JC1_data_out[3] & AL6_sload_path[3] & (AL6_sload_path[2] $ !JC1_data_out[2]) # !JC1_data_out[3] & !AL6_sload_path[3] & (AL6_sload_path[2] $ !JC1_data_out[2]);
DL17_aeb_out = DFFE(DL17_aeb_out_lut_out, GLOBAL(clk), , , );


--DL18_aeb_out is lvdt_interface:inst61|lpm_compare0:inst15|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[3]|aeb_out at LC4_12_P2
--operation mode is normal

DL18_aeb_out_lut_out = AL6_sload_path[6] & JC1_data_out[6] & (JC1_data_out[7] $ !AL6_sload_path[7]) # !AL6_sload_path[6] & !JC1_data_out[6] & (JC1_data_out[7] $ !AL6_sload_path[7]);
DL18_aeb_out = DFFE(DL18_aeb_out_lut_out, GLOBAL(clk), , , );


--AL3L33 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC9_9_T2
--operation mode is arithmetic

AL3L33 = GND;

--AL3_cout is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC9_9_T2
--operation mode is arithmetic

AL3_cout = CARRY(DL28_aeb_out # !AL3L17);


--SC1L36 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|nedk_card_bus_avalon_slave_begins_xfer~76 at LC7_7_A1
--operation mode is normal

SC1L36 = !SC1_d1_reasons_to_wait & (SC1L27);


--PJ5_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC4|regout at LC7_10_X1
--operation mode is normal

PJ5_regout_lut_out = (CJ1_rota0[1] & (HJ1_true_regA[12] & !CJ1L25) # !CJ1_rota0[1] & (HJ1_true_regA[4] # !CJ1L25)) & CASCADE(NJ9_cascout);
PJ5_regout = DFFE(PJ5_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ5_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_4|regout at LC9_9_S1
--operation mode is counter

KJ5_regout_lut_out = HJ1_true_regA[4] $ JJ1_true_regB[4] $ KJ4_cout;
KJ5_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[4]) # (!GJ1L1 & KJ5_regout_lut_out);
KJ5_regout_reg_input = KJ5_regout_sload_eqn & !EH1L6;
KJ5_regout = DFFE(KJ5_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ5_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_4|cout at LC9_9_S1
--operation mode is counter

KJ5_cout = CARRY(HJ1_true_regA[4] & !JJ1_true_regB[4] & !KJ4_cout # !HJ1_true_regA[4] & (!KJ4_cout # !JJ1_true_regB[4]));


--QJ1_alu_result[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[4] at LC8_2_S1
--operation mode is normal

QJ1_alu_result[4] = KJ5_regout $ PJ5_regout;


--KE14_q[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[4] at EC4_1_S2
KE14_q[4]_data_in = QJ1_alu_result[4];
KE14_q[4]_write_enable = PH1L6;
KE14_q[4]_clock_0 = GLOBAL(clk);
KE14_q[4]_clock_1 = GLOBAL(clk);
KE14_q[4]_clock_enable_1 = GH1L8;
KE14_q[4]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[4]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[4] = MEMORY_SEGMENT(KE14_q[4]_data_in, KE14_q[4]_write_enable, KE14_q[4]_clock_0, KE14_q[4]_clock_1, , , , KE14_q[4]_clock_enable_1, VCC, KE14_q[4]_write_address, KE14_q[4]_read_address);


--XJ1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[4]~1174 at LC10_2_S1
--operation mode is normal

XJ1L60 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & (QJ1_alu_result[4]) # !HH1_a_matches_dest2 & KE14_q[4]);


--MH1_next_instruction_address_2[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[4] at LC9_2_S1
--operation mode is normal

MH1_next_instruction_address_2[4]_lut_out = RH1_next_instruction_address[4];
MH1_next_instruction_address_2[4] = DFFE(MH1_next_instruction_address_2[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XF1_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC|regout at LC5_11_K2
--operation mode is normal

XF1_regout_lut_out = (LF1_rota0[1] & RF1L18 & (!LF1L6) # !LF1_rota0[1] & (RF1L2 # !LF1L6)) & CASCADE(WF1_cascout);
XF1_regout = DFFE(XF1_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TF1_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_0|regout at LC3_1_K2
--operation mode is counter

TF1_regout_lut_out = SF1_true_regB[0] $ RF1L2 $ TF1L4;
TF1_regout_sload_eqn = (QF1L3 & SF1_true_regB[0]) # (!QF1L3 & TF1_regout_lut_out);
TF1_regout_reg_input = TF1_regout_sload_eqn & !PE1L4;
TF1_regout = DFFE(TF1_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF1_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_0|cout at LC3_1_K2
--operation mode is counter

TF1_cout = CARRY(SF1_true_regB[0] & !RF1L2 & !TF1L4 # !SF1_true_regB[0] & (!TF1L4 # !RF1L2));


--YF1_alu_result[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[0] at LC4_1_H2
--operation mode is normal

YF1_alu_result[0] = XF1_regout $ TF1_regout;


--KE3_q[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[0] at EC14_1_H2
KE3_q[0]_data_in = YF1_alu_result[0];
KE3_q[0]_write_enable = XE1L1;
KE3_q[0]_clock_0 = GLOBAL(clk);
KE3_q[0]_clock_1 = GLOBAL(clk);
KE3_q[0]_clock_enable_1 = RE1L6;
KE3_q[0]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[0]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[0] = MEMORY_SEGMENT(KE3_q[0]_data_in, KE3_q[0]_write_enable, KE3_q[0]_clock_0, KE3_q[0]_clock_1, , , , KE3_q[0]_clock_enable_1, VCC, KE3_q[0]_write_address, KE3_q[0]_read_address);


--FG1L31 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[0]~691 at LC6_2_H2
--operation mode is normal

FG1L31 = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & YF1_alu_result[0] # !SE1_a_matches_dest2 & (KE3_q[0]));


--VE1_next_instruction_address_2[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[0] at LC9_14_H2
--operation mode is normal

VE1_next_instruction_address_2[0]_lut_out = ZE1_next_instruction_address[0];
VE1_next_instruction_address_2[0] = DFFE(VE1_next_instruction_address_2[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--HG7_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F6|combout at LC9_2_L2
--operation mode is normal

HG7_combout = GG1L4 & (KE4_q[6] & !GG1L1) # !GG1L4 & (YF1_alu_result[6] # !GG1L1);

--HG7_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F6|cascout at LC9_2_L2
--operation mode is normal

HG7_cascout = GG1L4 & (KE4_q[6] & !GG1L1) # !GG1L4 & (YF1_alu_result[6] # !GG1L1);


--QE1_const[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[5] at LC10_5_L2
--operation mode is normal

QE1_const[5]_lut_out = !QE1L52;
QE1_const[5] = DFFE(QE1_const[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--HG9_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F8|combout at LC7_5_L2
--operation mode is normal

HG9_combout = GG1L4 & (GG1L1 # KE4_q[8]) # !GG1L4 & (YF1_alu_result[8] # !GG1L1);

--HG9_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F8|cascout at LC7_5_L2
--operation mode is normal

HG9_cascout = GG1L4 & (GG1L1 # KE4_q[8]) # !GG1L4 & (YF1_alu_result[8] # !GG1L1);


--QE1_const[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[7] at LC7_7_L2
--operation mode is normal

QE1_const[7]_lut_out = !QE1L62;
QE1_const[7] = DFFE(QE1_const[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--HG5_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F4|combout at LC3_3_L2
--operation mode is normal

HG5_combout = GG1L1 & (!GG1L4 & YF1_alu_result[4]) # !GG1L1 & (KE4_q[4] # !GG1L4);

--HG5_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F4|cascout at LC3_3_L2
--operation mode is normal

HG5_cascout = GG1L1 & (!GG1L4 & YF1_alu_result[4]) # !GG1L1 & (KE4_q[4] # !GG1L4);


--QE1_const[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[3] at LC7_6_D2
--operation mode is normal

QE1_const[3]_lut_out = LE1_instruction_1[8] & (TE1_p1_do_stack_offset # QE1_op_uses_Ki5) # !QE1L46;
QE1_const[3] = DFFE(QE1_const[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--HG6_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F5|combout at LC4_5_L2
--operation mode is normal

HG6_combout = GG1L4 & (!GG1L1 & KE4_q[5]) # !GG1L4 & (YF1_alu_result[5] # !GG1L1);

--HG6_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F5|cascout at LC4_5_L2
--operation mode is normal

HG6_cascout = GG1L4 & (!GG1L1 & KE4_q[5]) # !GG1L4 & (YF1_alu_result[5] # !GG1L1);


--QE1_const[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[4] at LC4_10_D2
--operation mode is normal

QE1_const[4]_lut_out = LE1_instruction_1[9] & (TE1_p1_do_stack_offset # QE1_op_uses_Ki5) # !QE1L49;
QE1_const[4] = DFFE(QE1_const[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--HG15_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F14|combout at LC5_11_L2
--operation mode is normal

HG15_combout = GG1L4 & (!GG1L1 & KE4_q[14]) # !GG1L4 & (YF1_alu_result[14] # !GG1L1);

--HG15_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F14|cascout at LC5_11_L2
--operation mode is normal

HG15_cascout = GG1L4 & (!GG1L1 & KE4_q[14]) # !GG1L4 & (YF1_alu_result[14] # !GG1L1);


--QE1_const[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[13] at LC4_12_D2
--operation mode is normal

QE1_const[13]_lut_out = QE1L73 # QE1_K[8] & (TE1_p1_op_b_from_reg_or_const # KE5_q[11]);
QE1_const[13] = DFFE(QE1_const[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--HG12_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F11|combout at LC2_1_L2
--operation mode is normal

HG12_combout = GG1L1 & YF1_alu_result[11] & !GG1L4 # !GG1L1 & (KE4_q[11] # !GG1L4);

--HG12_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F11|cascout at LC2_1_L2
--operation mode is normal

HG12_cascout = GG1L1 & YF1_alu_result[11] & !GG1L4 # !GG1L1 & (KE4_q[11] # !GG1L4);


--QE1_const[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[10] at LC8_12_D2
--operation mode is normal

QE1_const[10]_lut_out = QE1L70 # QE1_K[5] & (TE1_p1_op_b_from_reg_or_const # KE5_q[11]);
QE1_const[10] = DFFE(QE1_const[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--HG13_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F12|combout at LC4_1_L2
--operation mode is normal

HG13_combout = GG1L4 & (KE4_q[12] # GG1L1) # !GG1L4 & (YF1_alu_result[12] # !GG1L1);

--HG13_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F12|cascout at LC4_1_L2
--operation mode is normal

HG13_cascout = GG1L4 & (KE4_q[12] # GG1L1) # !GG1L4 & (YF1_alu_result[12] # !GG1L1);


--QE1_const[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[11] at LC7_11_D2
--operation mode is normal

QE1_const[11]_lut_out = QE1L71 # QE1_K[6] & (KE5_q[11] # TE1_p1_op_b_from_reg_or_const);
QE1_const[11] = DFFE(QE1_const[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--HG14_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F13|combout at LC6_16_L2
--operation mode is normal

HG14_combout = GG1L4 & (GG1L1 # KE4_q[13]) # !GG1L4 & (YF1_alu_result[13] # !GG1L1);

--HG14_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F13|cascout at LC6_16_L2
--operation mode is normal

HG14_cascout = GG1L4 & (GG1L1 # KE4_q[13]) # !GG1L4 & (YF1_alu_result[13] # !GG1L1);


--QE1_const[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[12] at LC6_11_D2
--operation mode is normal

QE1_const[12]_lut_out = QE1L72 # QE1_K[7] & (TE1_p1_op_b_from_reg_or_const # KE5_q[11]);
QE1_const[12] = DFFE(QE1_const[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--HG8_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F7|combout at LC3_9_L2
--operation mode is normal

HG8_combout = GG1L4 & (!GG1L1 & KE4_q[7]) # !GG1L4 & (RF1L33 # !GG1L1);

--HG8_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F7|cascout at LC3_9_L2
--operation mode is normal

HG8_cascout = GG1L4 & (!GG1L1 & KE4_q[7]) # !GG1L4 & (RF1L33 # !GG1L1);


--QE1_const[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[6] at LC3_2_D2
--operation mode is normal

QE1_const[6]_lut_out = !QE1L57;
QE1_const[6] = DFFE(QE1_const[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p2_op_is_STx is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_op_is_STx at LC8_8_L2
--operation mode is normal

TE1_p2_op_is_STx_lut_out = KE5_q[0];
TE1_p2_op_is_STx = DFFE(TE1_p2_op_is_STx_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_is_cancelled_2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|is_cancelled_2 at LC2_10_G2
--operation mode is normal

LE1_is_cancelled_2_lut_out = AF1_is_cancelled_from_commit_stage # SE1_next_stage_modifies_register & AF1_is_neutrino & SE1L7;
LE1_is_cancelled_2 = DFFE(LE1_is_cancelled_2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_is_neutrino_2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|is_neutrino_2 at LC3_8_L2
--operation mode is normal

LE1_is_neutrino_2_lut_out = !AF1_is_neutrino;
LE1_is_neutrino_2 = DFFE(LE1_is_neutrino_2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--W1_ad_nios_data_master_requests_ad_ram_s1 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_data_master_requests_ad_ram_s1 at LC3_7_L2
--operation mode is normal

W1_ad_nios_data_master_requests_ad_ram_s1 = BG1_dc_address[12] & W1L7;


--W1L81 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~745 at LC3_8_H1
--operation mode is arithmetic

W1L81 = W1_ad_ram_s1_arb_addend[2] $ W1L3 $ W1L85;

--W1L82 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~747 at LC3_8_H1
--operation mode is arithmetic

W1L82 = CARRY(W1_ad_ram_s1_arb_addend[2] & (!W1L85 # !W1L3) # !W1_ad_ram_s1_arb_addend[2] & !W1L3 & !W1L85);


--W1L83 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~749 at LC6_8_H1
--operation mode is normal

W1L83 = W1L87 $ !W1L3;


--W1_ad_nios_data_master_read_data_valid_ad_ram_s1_shift_register is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_data_master_read_data_valid_ad_ram_s1_shift_register at LC6_7_H1
--operation mode is normal

W1_ad_nios_data_master_read_data_valid_ad_ram_s1_shift_register_lut_out = W1L3 & RE1_dc_read & (W1L81 # W1L83);
W1_ad_nios_data_master_read_data_valid_ad_ram_s1_shift_register = DFFE(W1_ad_nios_data_master_read_data_valid_ad_ram_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--W1L2 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_data_master_qualified_request_ad_ram_s1~85 at LC6_9_H1
--operation mode is normal

W1L2 = !W1L1 & W1_ad_nios_data_master_requests_ad_ram_s1 & (!RE1_dc_read # !W1_ad_nios_data_master_read_data_valid_ad_ram_s1_shift_register);


--W1_ad_ram_s1_slavearbiterlockenable is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_slavearbiterlockenable at LC7_9_M1
--operation mode is normal

W1_ad_ram_s1_slavearbiterlockenable_lut_out = !W1L115;
W1_ad_ram_s1_slavearbiterlockenable = DFFE(W1_ad_ram_s1_slavearbiterlockenable_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--W1_last_cycle_enet_nios_data_master_granted_slave_ad_ram_s1 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|last_cycle_enet_nios_data_master_granted_slave_ad_ram_s1 at LC3_10_H1
--operation mode is normal

W1_last_cycle_enet_nios_data_master_granted_slave_ad_ram_s1_lut_out = W1_enet_nios_data_master_requests_ad_ram_s1 & (W1L49 # !W1L52 & W1_last_cycle_enet_nios_data_master_granted_slave_ad_ram_s1);
W1_last_cycle_enet_nios_data_master_granted_slave_ad_ram_s1 = DFFE(W1_last_cycle_enet_nios_data_master_granted_slave_ad_ram_s1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--W1L100 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|enet_nios_data_master_arbiterlock~28 at LC1_9_H1
--operation mode is normal

W1L100 = W1_last_cycle_enet_nios_data_master_granted_slave_ad_ram_s1 & (W1_enet_nios_data_master_requests_ad_ram_s1);


--W1_last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1 at LC5_10_H1
--operation mode is normal

W1_last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1_lut_out = W1L13 & (W1L50 # !W1L52 & W1_last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1);
W1_last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1 = DFFE(W1_last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EF1_ic_read is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|ic_read at LC5_14_H1
--operation mode is normal

EF1_ic_read_lut_out = U1L23 & (!EF1L62 & EF1L59) # !U1L23 & EF1_ic_read;
EF1_ic_read = DFFE(EF1_ic_read_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BF1_pc[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[10] at LC5_15_H1
--operation mode is counter

BF1_pc[10]_lut_out = BF1_pc[10] $ (!BF1L25);
BF1_pc[10]_sload_eqn = (BF1L2 & CF1L36) # (!BF1L2 & BF1_pc[10]_lut_out);
BF1_pc[10] = DFFE(BF1_pc[10]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , BF1L31);

--BF1L27 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[10]~614 at LC5_15_H1
--operation mode is counter

BF1L27 = CARRY(!BF1_pc[10] & (!BF1L25));


--BF1_pc[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[11] at LC6_15_H1
--operation mode is counter

BF1_pc[11]_lut_out = BF1_pc[11] $ (BF1L27);
BF1_pc[11]_sload_eqn = (BF1L2 & CF1L37) # (!BF1L2 & BF1_pc[11]_lut_out);
BF1_pc[11] = DFFE(BF1_pc[11]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , BF1L31);

--BF1L29 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[11]~617 at LC6_15_H1
--operation mode is counter

BF1L29 = CARRY(!BF1L27 # !BF1_pc[11]);


--BF1_pc[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[12] at LC7_15_H1
--operation mode is normal

BF1_pc[12]_lut_out = BF1L29 $ !BF1_pc[12];
BF1_pc[12]_sload_eqn = (BF1L2 & CF1L38) # (!BF1L2 & BF1_pc[12]_lut_out);
BF1_pc[12] = DFFE(BF1_pc[12]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , BF1L31);


--W1L13 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register_in~28 at LC10_14_H1
--operation mode is normal

W1L13 = EF1_ic_read & BF1_pc[11] & BF1_pc[12] & BF1_pc[10];


--W1L8 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_instruction_master_arbiterlock~14 at LC2_10_H1
--operation mode is normal

W1L8 = W1L13 & W1_last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1 & W1_ad_ram_s1_slavearbiterlockenable;


--W1L3 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_data_master_qualified_request_ad_ram_s1~86 at LC5_9_H1
--operation mode is normal

W1L3 = !W1L8 & W1L2 & (!W1_ad_ram_s1_slavearbiterlockenable # !W1L100);


--T1L82 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest~124 at LC9_7_H1
--operation mode is normal

T1L82 = W1L3 & !W1L83 & (!W1L81) # !W1L3 & (W1_ad_nios_data_master_requests_ad_ram_s1);


--CB1_ad_nios_data_master_requests_ad_setup_ram_s1 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_nios_data_master_requests_ad_setup_ram_s1 at LC5_13_L1
--operation mode is normal

CB1_ad_nios_data_master_requests_ad_setup_ram_s1 = BG1_dc_address[8] & !BG1_dc_address[9] & R1L51;


--CB1_ad_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register at LC3_12_L1
--operation mode is normal

CB1_ad_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register_lut_out = RE1_dc_read & CB1L2 & (CB1_ad_setup_ram_s1_arb_addend[1] # !CB1L79);
CB1_ad_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register = DFFE(CB1_ad_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--CB1L1 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_nios_data_master_qualified_request_ad_setup_ram_s1~100 at LC2_12_L1
--operation mode is normal

CB1L1 = !W1L1 & CB1_ad_nios_data_master_requests_ad_setup_ram_s1 & (!CB1_ad_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register # !RE1_dc_read);


--CB1_ad_setup_ram_s1_slavearbiterlockenable is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_slavearbiterlockenable at LC6_11_L1
--operation mode is normal

CB1_ad_setup_ram_s1_slavearbiterlockenable_lut_out = CB1L22 $ CB1L21 # !CB1L17 # !CB1L19;
CB1_ad_setup_ram_s1_slavearbiterlockenable = DFFE(CB1_ad_setup_ram_s1_slavearbiterlockenable_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--CB1_enet_nios_data_master_requests_ad_setup_ram_s1 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|enet_nios_data_master_requests_ad_setup_ram_s1 at LC3_8_G1
--operation mode is normal

CB1_enet_nios_data_master_requests_ad_setup_ram_s1 = !TJ1_dc_address[9] & TJ1_dc_address[8] & QD1L5 & Y1L3;


--CB1_last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1 at LC4_10_L1
--operation mode is normal

CB1_last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1_lut_out = CB1_enet_nios_data_master_requests_ad_setup_ram_s1 & (CB1L23 # CB1_last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1 & !CB1L25);
CB1_last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1 = DFFE(CB1_last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--CB1L2 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_nios_data_master_qualified_request_ad_setup_ram_s1~101 at LC8_11_L1
--operation mode is normal

CB1L2 = CB1L1 & (!CB1_ad_setup_ram_s1_slavearbiterlockenable # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1 # !CB1_last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1);


--T1L83 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest~125 at LC10_3_L1
--operation mode is normal

T1L83 = RE1L6 # T1L82 # !CB1L2 & CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--HG10_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F9|combout at LC4_8_L2
--operation mode is normal

HG10_combout = GG1L1 & (YF1_alu_result[9] # GG1L4) # !GG1L1 & (KE4_q[9] # !GG1L4);

--HG10_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F9|cascout at LC4_8_L2
--operation mode is normal

HG10_cascout = GG1L1 & (YF1_alu_result[9] # GG1L4) # !GG1L1 & (KE4_q[9] # !GG1L4);


--QE1_const[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[8] at LC6_5_L2
--operation mode is normal

QE1_const[8]_lut_out = !QE1L67;
QE1_const[8] = DFFE(QE1_const[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--HG11_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F10|combout at LC9_1_L2
--operation mode is normal

HG11_combout = GG1L1 & (YF1_alu_result[10] # GG1L4) # !GG1L1 & (KE4_q[10] # !GG1L4);

--HG11_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F10|cascout at LC9_1_L2
--operation mode is normal

HG11_cascout = GG1L1 & (YF1_alu_result[10] # GG1L4) # !GG1L1 & (KE4_q[10] # !GG1L4);


--QE1_const[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[9] at LC3_6_D2
--operation mode is normal

QE1_const[9]_lut_out = QE1L69 # QE1_K[4] & (TE1_p1_op_b_from_reg_or_const # KE5_q[11]);
QE1_const[9] = DFFE(QE1_const[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--XF2_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC1|regout at LC3_14_H2
--operation mode is normal

XF2_regout_lut_out = (LF1_rota0[1] & RF1L20 & (!LF1L6) # !LF1_rota0[1] & (RF1L4 # !LF1L6)) & CASCADE(WF2_cascout);
XF2_regout = DFFE(XF2_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TF2_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_1|regout at LC4_1_K2
--operation mode is counter

TF2_regout_lut_out = RF1L4 $ SF1_true_regB[1] $ !TF1_cout;
TF2_regout_sload_eqn = (QF1L3 & SF1_true_regB[1]) # (!QF1L3 & TF2_regout_lut_out);
TF2_regout_reg_input = TF2_regout_sload_eqn & !PE1L4;
TF2_regout = DFFE(TF2_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF2_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_1|cout at LC4_1_K2
--operation mode is counter

TF2_cout = CARRY(RF1L4 & (SF1_true_regB[1] # !TF1_cout) # !RF1L4 & SF1_true_regB[1] & !TF1_cout);


--YF1_alu_result[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[1] at LC6_13_H2
--operation mode is normal

YF1_alu_result[1] = TF2_regout $ XF2_regout;


--KE3_q[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[1] at EC6_1_H2
KE3_q[1]_data_in = YF1_alu_result[1];
KE3_q[1]_write_enable = XE1L1;
KE3_q[1]_clock_0 = GLOBAL(clk);
KE3_q[1]_clock_1 = GLOBAL(clk);
KE3_q[1]_clock_enable_1 = RE1L6;
KE3_q[1]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[1]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[1] = MEMORY_SEGMENT(KE3_q[1]_data_in, KE3_q[1]_write_enable, KE3_q[1]_clock_0, KE3_q[1]_clock_1, , , , KE3_q[1]_clock_enable_1, VCC, KE3_q[1]_write_address, KE3_q[1]_read_address);


--FG1L32 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[1]~693 at LC4_13_H2
--operation mode is normal

FG1L32 = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & YF1_alu_result[1] # !SE1_a_matches_dest2 & (KE3_q[1]));


--VE1_next_instruction_address_2[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[1] at LC3_13_H2
--operation mode is normal

VE1_next_instruction_address_2[1]_lut_out = ZE1_next_instruction_address[1];
VE1_next_instruction_address_2[1] = DFFE(VE1_next_instruction_address_2[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--XF3_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC2|regout at LC9_3_D2
--operation mode is normal

XF3_regout_lut_out = (LF1_rota0[1] & (RF1L22 & !LF1L6) # !LF1_rota0[1] & (RF1L6 # !LF1L6)) & CASCADE(WF3_cascout);
XF3_regout = DFFE(XF3_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TF3_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_2|regout at LC5_1_K2
--operation mode is counter

TF3_regout_lut_out = RF1L6 $ SF1_true_regB[2] $ TF2_cout;
TF3_regout_sload_eqn = (QF1L3 & SF1_true_regB[2]) # (!QF1L3 & TF3_regout_lut_out);
TF3_regout_reg_input = TF3_regout_sload_eqn & !PE1L4;
TF3_regout = DFFE(TF3_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF3_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_2|cout at LC5_1_K2
--operation mode is counter

TF3_cout = CARRY(RF1L6 & !SF1_true_regB[2] & !TF2_cout # !RF1L6 & (!TF2_cout # !SF1_true_regB[2]));


--YF1_alu_result[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[2] at LC9_1_H2
--operation mode is normal

YF1_alu_result[2] = XF3_regout $ TF3_regout;


--KE3_q[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[2] at EC3_1_H2
KE3_q[2]_data_in = YF1_alu_result[2];
KE3_q[2]_write_enable = XE1L1;
KE3_q[2]_clock_0 = GLOBAL(clk);
KE3_q[2]_clock_1 = GLOBAL(clk);
KE3_q[2]_clock_enable_1 = RE1L6;
KE3_q[2]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[2]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[2] = MEMORY_SEGMENT(KE3_q[2]_data_in, KE3_q[2]_write_enable, KE3_q[2]_clock_0, KE3_q[2]_clock_1, , , , KE3_q[2]_clock_enable_1, VCC, KE3_q[2]_write_address, KE3_q[2]_read_address);


--FG1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[2]~695 at LC10_1_H2
--operation mode is normal

FG1L33 = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & YF1_alu_result[2] # !SE1_a_matches_dest2 & (KE3_q[2]));


--VE1_next_instruction_address_2[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[2] at LC7_1_H2
--operation mode is normal

VE1_next_instruction_address_2[2]_lut_out = ZE1_next_instruction_address[2];
VE1_next_instruction_address_2[2] = DFFE(VE1_next_instruction_address_2[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--XF4_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC3|regout at LC6_14_H2
--operation mode is normal

XF4_regout_lut_out = (LF1_rota0[1] & (RF1L24 & !LF1L6) # !LF1_rota0[1] & (RF1L8 # !LF1L6)) & CASCADE(WF4_cascout);
XF4_regout = DFFE(XF4_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TF4_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_3|regout at LC6_1_K2
--operation mode is counter

TF4_regout_lut_out = RF1L8 $ SF1_true_regB[3] $ !TF3_cout;
TF4_regout_sload_eqn = (QF1L3 & SF1_true_regB[3]) # (!QF1L3 & TF4_regout_lut_out);
TF4_regout_reg_input = TF4_regout_sload_eqn & !PE1L4;
TF4_regout = DFFE(TF4_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF4_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_3|cout at LC6_1_K2
--operation mode is counter

TF4_cout = CARRY(RF1L8 & (SF1_true_regB[3] # !TF3_cout) # !RF1L8 & SF1_true_regB[3] & !TF3_cout);


--YF1_alu_result[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[3] at LC7_2_H2
--operation mode is normal

YF1_alu_result[3] = TF4_regout $ XF4_regout;


--KE3_q[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[3] at EC16_1_H2
KE3_q[3]_data_in = YF1_alu_result[3];
KE3_q[3]_write_enable = XE1L1;
KE3_q[3]_clock_0 = GLOBAL(clk);
KE3_q[3]_clock_1 = GLOBAL(clk);
KE3_q[3]_clock_enable_1 = RE1L6;
KE3_q[3]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[3]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[3] = MEMORY_SEGMENT(KE3_q[3]_data_in, KE3_q[3]_write_enable, KE3_q[3]_clock_0, KE3_q[3]_clock_1, , , , KE3_q[3]_clock_enable_1, VCC, KE3_q[3]_write_address, KE3_q[3]_read_address);


--FG1L34 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[3]~697 at LC2_3_H2
--operation mode is normal

FG1L34 = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & YF1_alu_result[3] # !SE1_a_matches_dest2 & (KE3_q[3]));


--VE1_next_instruction_address_2[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[3] at LC1_3_H2
--operation mode is normal

VE1_next_instruction_address_2[3]_lut_out = ZE1_next_instruction_address[3];
VE1_next_instruction_address_2[3] = DFFE(VE1_next_instruction_address_2[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VD1L1 is dual_processor:inst|watchdog:the_watchdog|Equal~286 at LC9_14_R2
--operation mode is normal

VD1L1 = TJ1_dc_address[2] & TJ1_dc_address[3] & (!TJ1_dc_address[4]);


--UD1L1 is dual_processor:inst|uart2_s1_arbitrator:the_uart2_s1|Equal~65 at LC8_2_G1
--operation mode is normal

UD1L1 = !TJ1_dc_address[11] & !TJ1_dc_address[10];


--SD1L1 is dual_processor:inst|uart1_s1_arbitrator:the_uart1_s1|Equal~64 at LC9_1_G1
--operation mode is normal

SD1L1 = !TJ1_dc_address[9] & UD1L1 & TJ1_dc_address[8] & WD1L3;


--EK1L12 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_wr_strobe~21 at LC3_11_S2
--operation mode is normal

EK1L12 = VD1L1 & GH1_dc_write & SD1L1;


--GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] at LC8_2_S2
--operation mode is normal

GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]_lut_out = !GK1_do_load_shifter & GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1];
GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] = DFFE(GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GK1L45);


--GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10] at LC3_7_S2
--operation mode is normal

GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10]_lut_out = GK1_do_load_shifter;
GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10] = DFFE(GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GK1L45);


--GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] at LC4_7_S2
--operation mode is normal

GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]_lut_out = GK1_do_load_shifter # GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10];
GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] = DFFE(GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GK1L45);


--GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] at LC9_7_S2
--operation mode is normal

GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]_lut_out = GK1_do_load_shifter & EK1_tx_data[7] # !GK1_do_load_shifter & (GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]);
GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] = DFFE(GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GK1L45);


--GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] at LC6_7_S2
--operation mode is normal

GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]_lut_out = GK1_do_load_shifter & (EK1_tx_data[6]) # !GK1_do_load_shifter & GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8];
GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] = DFFE(GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GK1L45);


--GK1L25 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|pre_txd~67 at LC2_7_S2
--operation mode is normal

GK1L25 = !GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] & !GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] & !GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] & !GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10];


--GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] at LC1_8_S2
--operation mode is normal

GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]_lut_out = GK1_do_load_shifter & EK1_tx_data[5] # !GK1_do_load_shifter & (GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]);
GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] = DFFE(GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GK1L45);


--GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] at LC2_8_S2
--operation mode is normal

GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]_lut_out = GK1_do_load_shifter & (EK1_tx_data[4]) # !GK1_do_load_shifter & (GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]);
GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] = DFFE(GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GK1L45);


--GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] at LC10_8_S2
--operation mode is normal

GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]_lut_out = GK1_do_load_shifter & (EK1_tx_data[3]) # !GK1_do_load_shifter & (GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]);
GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] = DFFE(GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GK1L45);


--GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] at LC7_8_S2
--operation mode is normal

GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]_lut_out = GK1_do_load_shifter & (EK1_tx_data[2]) # !GK1_do_load_shifter & (GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]);
GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] = DFFE(GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GK1L45);


--GK1L26 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|pre_txd~68 at LC1_7_S2
--operation mode is normal

GK1L26 = !GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] & !GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] & !GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] & !GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6];


--GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] at LC5_7_S2
--operation mode is normal

GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]_lut_out = GK1_do_load_shifter & (EK1_tx_data[1]) # !GK1_do_load_shifter & GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3];
GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] = DFFE(GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GK1L45);


--GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] at LC1_2_S2
--operation mode is normal

GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]_lut_out = GK1_do_load_shifter & (EK1_tx_data[0]) # !GK1_do_load_shifter & GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2];
GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] = DFFE(GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GK1L45);


--GK1L27 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|pre_txd~69 at LC4_3_S2
--operation mode is normal

GK1L27 = GK1L26 & !GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] & !GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] & GK1L25;


--AD1L1 is dual_processor:inst|opto_data_s1_arbitrator:the_opto_data_s1|Equal~62 at LC8_11_G1
--operation mode is normal

AD1L1 = !TJ1_dc_address[8] & TJ1_dc_address[9];


--UD1L2 is dual_processor:inst|uart2_s1_arbitrator:the_uart2_s1|Equal~66 at LC7_15_G1
--operation mode is normal

UD1L2 = !TJ1_dc_address[7] & !TJ1_dc_address[12] & AD1L1 & WD1L1;


--UD1L3 is dual_processor:inst|uart2_s1_arbitrator:the_uart2_s1|Equal~67 at LC2_15_G1
--operation mode is normal

UD1L3 = !TJ1_dc_address[11] & (!TJ1_dc_address[10] & UD1L2);


--JK1L12 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_wr_strobe~21 at LC6_14_C2
--operation mode is normal

JK1L12 = VD1L1 & GH1_dc_write & UD1L3;


--LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] at LC9_14_C2
--operation mode is normal

LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]_lut_out = !LK1_do_load_shifter & LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1];
LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] = DFFE(LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , LK1L48);


--LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] at LC3_3_C2
--operation mode is normal

LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]_lut_out = LK1_do_load_shifter;
LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] = DFFE(LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , LK1L48);


--LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] at LC6_3_C2
--operation mode is normal

LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]_lut_out = LK1_do_load_shifter & JK1_tx_data[7] # !LK1_do_load_shifter & (LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]);
LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] = DFFE(LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , LK1L48);


--LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] at LC2_3_C2
--operation mode is normal

LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]_lut_out = LK1_do_load_shifter & (JK1_tx_data[6]) # !LK1_do_load_shifter & LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8];
LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] = DFFE(LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , LK1L48);


--LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] at LC1_3_C2
--operation mode is normal

LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]_lut_out = LK1_do_load_shifter & JK1_tx_data[5] # !LK1_do_load_shifter & (LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]);
LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] = DFFE(LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , LK1L48);


--LK1L28 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|pre_txd~61 at LC4_3_C2
--operation mode is normal

LK1L28 = !LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] & !LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] & !LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] & !LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9];


--LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] at LC7_3_C2
--operation mode is normal

LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]_lut_out = LK1_do_load_shifter & (JK1_tx_data[4]) # !LK1_do_load_shifter & LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6];
LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] = DFFE(LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , LK1L48);


--LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] at LC10_3_C2
--operation mode is normal

LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]_lut_out = LK1_do_load_shifter & JK1_tx_data[3] # !LK1_do_load_shifter & (LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]);
LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] = DFFE(LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , LK1L48);


--LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] at LC5_3_C2
--operation mode is normal

LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]_lut_out = LK1_do_load_shifter & JK1_tx_data[2] # !LK1_do_load_shifter & (LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]);
LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] = DFFE(LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , LK1L48);


--LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] at LC9_3_C2
--operation mode is normal

LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]_lut_out = LK1_do_load_shifter & (JK1_tx_data[1]) # !LK1_do_load_shifter & (LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]);
LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] = DFFE(LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , LK1L48);


--LK1L29 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|pre_txd~62 at LC8_3_C2
--operation mode is normal

LK1L29 = !LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] & !LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] & !LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] & !LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5];


--LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] at LC10_14_C2
--operation mode is normal

LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]_lut_out = LK1_do_load_shifter & (JK1_tx_data[0]) # !LK1_do_load_shifter & LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2];
LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] = DFFE(LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , LK1L48);


--LK1L30 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|pre_txd~63 at LC4_14_C2
--operation mode is normal

LK1L30 = LK1L29 & (LK1L28 & !LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]);


--TK1_period_pulse is lvdt_interface:inst61|pwm1:inst|period_pulse at LC9_4_P2
--operation mode is normal

TK1_period_pulse_lut_out = AL4L14;
TK1_period_pulse = DFFE(TK1_period_pulse_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--AL5L20 is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|cout~0 at LC7_15_P2
--operation mode is normal

AL5L20 = !AL5_cout;


--AD1L2 is dual_processor:inst|opto_data_s1_arbitrator:the_opto_data_s1|Equal~63 at LC1_16_G2
--operation mode is normal

AD1L2 = TJ1_dc_address[10] & BC1L420;


--QC1L1 is dual_processor:inst|misc_outs:the_misc_outs|always0~1 at LC7_15_G2
--operation mode is normal

QC1L1 = GH1_dc_byteenable[0] & JC1L2 & !TJ1_dc_address[11] & AD1L2;


--PJ6_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC5|regout at LC10_15_X1
--operation mode is normal

PJ6_regout_lut_out = (CJ1_rota0[1] & (HJ1_true_regA[13] & !CJ1L25) # !CJ1_rota0[1] & (HJ1_true_regA[5] # !CJ1L25)) & CASCADE(NJ11_cascout);
PJ6_regout = DFFE(PJ6_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ6_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_5|regout at LC10_9_S1
--operation mode is counter

KJ6_regout_lut_out = HJ1_true_regA[5] $ JJ1_true_regB[5] $ !KJ5_cout;
KJ6_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[5]) # (!GJ1L1 & KJ6_regout_lut_out);
KJ6_regout_reg_input = KJ6_regout_sload_eqn & !EH1L6;
KJ6_regout = DFFE(KJ6_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ6_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_5|cout at LC10_9_S1
--operation mode is counter

KJ6_cout = CARRY(HJ1_true_regA[5] & (JJ1_true_regB[5] # !KJ5_cout) # !HJ1_true_regA[5] & JJ1_true_regB[5] & !KJ5_cout);


--QJ1_alu_result[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[5] at LC1_16_X1
--operation mode is normal

QJ1_alu_result[5] = PJ6_regout $ KJ6_regout;


--KE14_q[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[5] at EC4_1_T2
KE14_q[5]_data_in = QJ1_alu_result[5];
KE14_q[5]_write_enable = PH1L6;
KE14_q[5]_clock_0 = GLOBAL(clk);
KE14_q[5]_clock_1 = GLOBAL(clk);
KE14_q[5]_clock_enable_1 = GH1L8;
KE14_q[5]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[5]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[5] = MEMORY_SEGMENT(KE14_q[5]_data_in, KE14_q[5]_write_enable, KE14_q[5]_clock_0, KE14_q[5]_clock_1, , , , KE14_q[5]_clock_enable_1, VCC, KE14_q[5]_write_address, KE14_q[5]_read_address);


--XJ1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[5]~1176 at LC8_10_P1
--operation mode is normal

XJ1L61 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[5] # !HH1_a_matches_dest2 & (KE14_q[5]));


--MH1_next_instruction_address_2[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[5] at LC8_11_P1
--operation mode is normal

MH1_next_instruction_address_2[5]_lut_out = RH1_next_instruction_address[5];
MH1_next_instruction_address_2[5] = DFFE(MH1_next_instruction_address_2[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PJ16_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC15|regout at LC4_9_R1
--operation mode is normal

PJ16_regout_lut_out = (CJ1_rota1[0] & HJ1_true_regA[7] & (!CJ1L26) # !CJ1_rota1[0] & (HJ1_true_regA[15] # !CJ1L26)) & CASCADE(NJ31_cascout);
PJ16_regout = DFFE(PJ16_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ16_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_15|regout at LC10_11_S1
--operation mode is counter

KJ16_regout_lut_out = HJ1_true_regA[15] $ JJ1_true_regB[15] $ !KJ15_cout;
KJ16_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[15]) # (!GJ1L1 & KJ16_regout_lut_out);
KJ16_regout_reg_input = KJ16_regout_sload_eqn & !EH1L6;
KJ16_regout = DFFE(KJ16_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ16_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_15|cout at LC10_11_S1
--operation mode is counter

KJ16_cout = CARRY(HJ1_true_regA[15] & (JJ1_true_regB[15] # !KJ15_cout) # !HJ1_true_regA[15] & JJ1_true_regB[15] & !KJ15_cout);


--QJ1_alu_result[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[15] at LC1_2_S1
--operation mode is normal

QJ1_alu_result[15] = KJ16_regout $ PJ16_regout;


--KE14_q[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[15] at EC3_1_T2
KE14_q[15]_data_in = QJ1_alu_result[15];
KE14_q[15]_write_enable = PH1L6;
KE14_q[15]_clock_0 = GLOBAL(clk);
KE14_q[15]_clock_1 = GLOBAL(clk);
KE14_q[15]_clock_enable_1 = GH1L8;
KE14_q[15]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[15]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[15] = MEMORY_SEGMENT(KE14_q[15]_data_in, KE14_q[15]_write_enable, KE14_q[15]_clock_0, KE14_q[15]_clock_1, , , , KE14_q[15]_clock_enable_1, VCC, KE14_q[15]_write_address, KE14_q[15]_read_address);


--XJ1L71 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[15]~1178 at LC2_4_P1
--operation mode is normal

XJ1L71 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[15] # !HH1_a_matches_dest2 & (KE14_q[15]));


--MH1_next_instruction_address_2[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[15] at LC10_4_P1
--operation mode is normal

MH1_next_instruction_address_2[15]_lut_out = RH1_next_instruction_address[15];
MH1_next_instruction_address_2[15] = DFFE(MH1_next_instruction_address_2[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PJ15_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC14|regout at LC6_9_U1
--operation mode is normal

PJ15_regout_lut_out = (CJ1_rota1[0] & (HJ1_true_regA[6] & !CJ1L26) # !CJ1_rota1[0] & (HJ1_true_regA[14] # !CJ1L26)) & CASCADE(NJ29_cascout);
PJ15_regout = DFFE(PJ15_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ15_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_14|regout at LC9_11_S1
--operation mode is counter

KJ15_regout_lut_out = JJ1_true_regB[14] $ HJ1_true_regA[14] $ KJ14_cout;
KJ15_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[14]) # (!GJ1L1 & KJ15_regout_lut_out);
KJ15_regout_reg_input = KJ15_regout_sload_eqn & !EH1L6;
KJ15_regout = DFFE(KJ15_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ15_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_14|cout at LC9_11_S1
--operation mode is counter

KJ15_cout = CARRY(JJ1_true_regB[14] & !HJ1_true_regA[14] & !KJ14_cout # !JJ1_true_regB[14] & (!KJ14_cout # !HJ1_true_regA[14]));


--QJ1_alu_result[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[14] at LC7_8_U1
--operation mode is normal

QJ1_alu_result[14] = PJ15_regout $ (KJ15_regout);


--KE14_q[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[14] at EC2_1_T2
KE14_q[14]_data_in = QJ1_alu_result[14];
KE14_q[14]_write_enable = PH1L6;
KE14_q[14]_clock_0 = GLOBAL(clk);
KE14_q[14]_clock_1 = GLOBAL(clk);
KE14_q[14]_clock_enable_1 = GH1L8;
KE14_q[14]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[14]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[14] = MEMORY_SEGMENT(KE14_q[14]_data_in, KE14_q[14]_write_enable, KE14_q[14]_clock_0, KE14_q[14]_clock_1, , , , KE14_q[14]_clock_enable_1, VCC, KE14_q[14]_write_address, KE14_q[14]_read_address);


--XJ1L70 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[14]~1180 at LC10_14_P1
--operation mode is normal

XJ1L70 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & (QJ1_alu_result[14]) # !HH1_a_matches_dest2 & KE14_q[14]);


--MH1_next_instruction_address_2[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[14] at LC5_13_P1
--operation mode is normal

MH1_next_instruction_address_2[14]_lut_out = RH1_next_instruction_address[14];
MH1_next_instruction_address_2[14] = DFFE(MH1_next_instruction_address_2[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PJ14_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC13|regout at LC9_1_P1
--operation mode is normal

PJ14_regout_lut_out = (CJ1_rota1[0] & (HJ1_true_regA[5] & !CJ1L26) # !CJ1_rota1[0] & (HJ1_true_regA[13] # !CJ1L26)) & CASCADE(NJ27_cascout);
PJ14_regout = DFFE(PJ14_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ14_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_13|regout at LC8_11_S1
--operation mode is counter

KJ14_regout_lut_out = JJ1_true_regB[13] $ HJ1_true_regA[13] $ !KJ13_cout;
KJ14_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[13]) # (!GJ1L1 & KJ14_regout_lut_out);
KJ14_regout_reg_input = KJ14_regout_sload_eqn & !EH1L6;
KJ14_regout = DFFE(KJ14_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ14_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_13|cout at LC8_11_S1
--operation mode is counter

KJ14_cout = CARRY(JJ1_true_regB[13] & (HJ1_true_regA[13] # !KJ13_cout) # !JJ1_true_regB[13] & HJ1_true_regA[13] & !KJ13_cout);


--QJ1_alu_result[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[13] at LC7_12_P1
--operation mode is normal

QJ1_alu_result[13] = PJ14_regout $ KJ14_regout;


--KE14_q[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[13] at EC1_1_T2
KE14_q[13]_data_in = QJ1_alu_result[13];
KE14_q[13]_write_enable = PH1L6;
KE14_q[13]_clock_0 = GLOBAL(clk);
KE14_q[13]_clock_1 = GLOBAL(clk);
KE14_q[13]_clock_enable_1 = GH1L8;
KE14_q[13]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[13]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[13] = MEMORY_SEGMENT(KE14_q[13]_data_in, KE14_q[13]_write_enable, KE14_q[13]_clock_0, KE14_q[13]_clock_1, , , , KE14_q[13]_clock_enable_1, VCC, KE14_q[13]_write_address, KE14_q[13]_read_address);


--XJ1L69 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[13]~1182 at LC6_12_P1
--operation mode is normal

XJ1L69 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[13] # !HH1_a_matches_dest2 & (KE14_q[13]));


--MH1_next_instruction_address_2[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[13] at LC6_11_P1
--operation mode is normal

MH1_next_instruction_address_2[13]_lut_out = RH1_next_instruction_address[13];
MH1_next_instruction_address_2[13] = DFFE(MH1_next_instruction_address_2[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PJ13_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC12|regout at LC4_5_N1
--operation mode is normal

PJ13_regout_lut_out = (CJ1_rota1[0] & (!CJ1L26 & HJ1_true_regA[4]) # !CJ1_rota1[0] & (HJ1_true_regA[12] # !CJ1L26)) & CASCADE(NJ25_cascout);
PJ13_regout = DFFE(PJ13_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ13_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_12|regout at LC7_11_S1
--operation mode is counter

KJ13_regout_lut_out = JJ1_true_regB[12] $ HJ1_true_regA[12] $ KJ12_cout;
KJ13_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[12]) # (!GJ1L1 & KJ13_regout_lut_out);
KJ13_regout_reg_input = KJ13_regout_sload_eqn & !EH1L6;
KJ13_regout = DFFE(KJ13_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ13_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_12|cout at LC7_11_S1
--operation mode is counter

KJ13_cout = CARRY(JJ1_true_regB[12] & !HJ1_true_regA[12] & !KJ12_cout # !JJ1_true_regB[12] & (!KJ12_cout # !HJ1_true_regA[12]));


--QJ1_alu_result[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[12] at LC6_5_N1
--operation mode is normal

QJ1_alu_result[12] = PJ13_regout $ KJ13_regout;


--KE14_q[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[12] at EC2_1_N2
KE14_q[12]_data_in = QJ1_alu_result[12];
KE14_q[12]_write_enable = PH1L6;
KE14_q[12]_clock_0 = GLOBAL(clk);
KE14_q[12]_clock_1 = GLOBAL(clk);
KE14_q[12]_clock_enable_1 = GH1L8;
KE14_q[12]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[12]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[12] = MEMORY_SEGMENT(KE14_q[12]_data_in, KE14_q[12]_write_enable, KE14_q[12]_clock_0, KE14_q[12]_clock_1, , , , KE14_q[12]_clock_enable_1, VCC, KE14_q[12]_write_address, KE14_q[12]_read_address);


--XJ1L68 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[12]~1184 at LC6_10_N1
--operation mode is normal

XJ1L68 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[12] # !HH1_a_matches_dest2 & (KE14_q[12]));


--MH1_next_instruction_address_2[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[12] at LC10_15_N1
--operation mode is normal

MH1_next_instruction_address_2[12]_lut_out = RH1_next_instruction_address[12];
MH1_next_instruction_address_2[12] = DFFE(MH1_next_instruction_address_2[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PJ12_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC11|regout at LC5_16_N1
--operation mode is normal

PJ12_regout_lut_out = (CJ1_rota1[0] & HJ1_true_regA[3] & (!CJ1L26) # !CJ1_rota1[0] & (HJ1_true_regA[11] # !CJ1L26)) & CASCADE(NJ23_cascout);
PJ12_regout = DFFE(PJ12_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ12_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_11|regout at LC6_11_S1
--operation mode is counter

KJ12_regout_lut_out = HJ1_true_regA[11] $ JJ1_true_regB[11] $ !KJ11_cout;
KJ12_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[11]) # (!GJ1L1 & KJ12_regout_lut_out);
KJ12_regout_reg_input = KJ12_regout_sload_eqn & !EH1L6;
KJ12_regout = DFFE(KJ12_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ12_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_11|cout at LC6_11_S1
--operation mode is counter

KJ12_cout = CARRY(HJ1_true_regA[11] & (JJ1_true_regB[11] # !KJ11_cout) # !HJ1_true_regA[11] & JJ1_true_regB[11] & !KJ11_cout);


--QJ1_alu_result[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[11] at LC4_10_N1
--operation mode is normal

QJ1_alu_result[11] = PJ12_regout $ KJ12_regout;


--KE14_q[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[11] at EC4_1_N2
KE14_q[11]_data_in = QJ1_alu_result[11];
KE14_q[11]_write_enable = PH1L6;
KE14_q[11]_clock_0 = GLOBAL(clk);
KE14_q[11]_clock_1 = GLOBAL(clk);
KE14_q[11]_clock_enable_1 = GH1L8;
KE14_q[11]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[11]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[11] = MEMORY_SEGMENT(KE14_q[11]_data_in, KE14_q[11]_write_enable, KE14_q[11]_clock_0, KE14_q[11]_clock_1, , , , KE14_q[11]_clock_enable_1, VCC, KE14_q[11]_write_address, KE14_q[11]_read_address);


--XJ1L67 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[11]~1186 at LC5_9_N1
--operation mode is normal

XJ1L67 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[11] # !HH1_a_matches_dest2 & (KE14_q[11]));


--MH1_next_instruction_address_2[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[11] at LC7_10_N1
--operation mode is normal

MH1_next_instruction_address_2[11]_lut_out = RH1_next_instruction_address[11];
MH1_next_instruction_address_2[11] = DFFE(MH1_next_instruction_address_2[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PJ11_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC10|regout at LC8_4_N1
--operation mode is normal

PJ11_regout_lut_out = (CJ1_rota1[0] & HJ1_true_regA[2] & (!CJ1L26) # !CJ1_rota1[0] & (HJ1_true_regA[10] # !CJ1L26)) & CASCADE(NJ21_cascout);
PJ11_regout = DFFE(PJ11_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ11_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_10|regout at LC5_11_S1
--operation mode is counter

KJ11_regout_lut_out = HJ1_true_regA[10] $ JJ1_true_regB[10] $ KJ10_cout;
KJ11_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[10]) # (!GJ1L1 & KJ11_regout_lut_out);
KJ11_regout_reg_input = KJ11_regout_sload_eqn & !EH1L6;
KJ11_regout = DFFE(KJ11_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ11_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_10|cout at LC5_11_S1
--operation mode is counter

KJ11_cout = CARRY(HJ1_true_regA[10] & !JJ1_true_regB[10] & !KJ10_cout # !HJ1_true_regA[10] & (!KJ10_cout # !JJ1_true_regB[10]));


--QJ1_alu_result[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[10] at LC8_3_N1
--operation mode is normal

QJ1_alu_result[10] = PJ11_regout $ (KJ11_regout);


--KE14_q[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[10] at EC3_1_N2
KE14_q[10]_data_in = QJ1_alu_result[10];
KE14_q[10]_write_enable = PH1L6;
KE14_q[10]_clock_0 = GLOBAL(clk);
KE14_q[10]_clock_1 = GLOBAL(clk);
KE14_q[10]_clock_enable_1 = GH1L8;
KE14_q[10]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[10]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[10] = MEMORY_SEGMENT(KE14_q[10]_data_in, KE14_q[10]_write_enable, KE14_q[10]_clock_0, KE14_q[10]_clock_1, , , , KE14_q[10]_clock_enable_1, VCC, KE14_q[10]_write_address, KE14_q[10]_read_address);


--XJ1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[10]~1188 at LC2_3_N1
--operation mode is normal

XJ1L66 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[10] # !HH1_a_matches_dest2 & (KE14_q[10]));


--MH1_next_instruction_address_2[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[10] at LC6_16_P1
--operation mode is normal

MH1_next_instruction_address_2[10]_lut_out = RH1_next_instruction_address[10];
MH1_next_instruction_address_2[10] = DFFE(MH1_next_instruction_address_2[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PJ10_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC9|regout at LC5_12_N1
--operation mode is normal

PJ10_regout_lut_out = (CJ1_rota1[0] & (HJ1_true_regA[1] & !CJ1L26) # !CJ1_rota1[0] & (HJ1_true_regA[9] # !CJ1L26)) & CASCADE(NJ19_cascout);
PJ10_regout = DFFE(PJ10_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ10_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_9|regout at LC4_11_S1
--operation mode is counter

KJ10_regout_lut_out = JJ1_true_regB[9] $ HJ1_true_regA[9] $ !KJ9_cout;
KJ10_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[9]) # (!GJ1L1 & KJ10_regout_lut_out);
KJ10_regout_reg_input = KJ10_regout_sload_eqn & !EH1L6;
KJ10_regout = DFFE(KJ10_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ10_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_9|cout at LC4_11_S1
--operation mode is counter

KJ10_cout = CARRY(JJ1_true_regB[9] & (HJ1_true_regA[9] # !KJ9_cout) # !JJ1_true_regB[9] & HJ1_true_regA[9] & !KJ9_cout);


--QJ1_alu_result[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[9] at LC7_11_N1
--operation mode is normal

QJ1_alu_result[9] = PJ10_regout $ (KJ10_regout);


--KE14_q[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[9] at EC1_1_N2
KE14_q[9]_data_in = QJ1_alu_result[9];
KE14_q[9]_write_enable = PH1L6;
KE14_q[9]_clock_0 = GLOBAL(clk);
KE14_q[9]_clock_1 = GLOBAL(clk);
KE14_q[9]_clock_enable_1 = GH1L8;
KE14_q[9]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[9]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[9] = MEMORY_SEGMENT(KE14_q[9]_data_in, KE14_q[9]_write_enable, KE14_q[9]_clock_0, KE14_q[9]_clock_1, , , , KE14_q[9]_clock_enable_1, VCC, KE14_q[9]_write_address, KE14_q[9]_read_address);


--XJ1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[9]~1190 at LC8_11_N1
--operation mode is normal

XJ1L65 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[9] # !HH1_a_matches_dest2 & (KE14_q[9]));


--MH1_next_instruction_address_2[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[9] at LC5_10_N1
--operation mode is normal

MH1_next_instruction_address_2[9]_lut_out = RH1_next_instruction_address[9];
MH1_next_instruction_address_2[9] = DFFE(MH1_next_instruction_address_2[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PJ9_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC8|regout at LC8_2_P1
--operation mode is normal

PJ9_regout_lut_out = (CJ1_rota1[0] & HJ1_true_regA[0] & !CJ1L26 # !CJ1_rota1[0] & (HJ1_true_regA[8] # !CJ1L26)) & CASCADE(NJ17_cascout);
PJ9_regout = DFFE(PJ9_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ9_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_8|regout at LC3_11_S1
--operation mode is counter

KJ9_regout_lut_out = JJ1_true_regB[8] $ HJ1_true_regA[8] $ KJ8_cout;
KJ9_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[8]) # (!GJ1L1 & KJ9_regout_lut_out);
KJ9_regout_reg_input = KJ9_regout_sload_eqn & !EH1L6;
KJ9_regout = DFFE(KJ9_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ9_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_8|cout at LC3_11_S1
--operation mode is counter

KJ9_cout = CARRY(JJ1_true_regB[8] & !HJ1_true_regA[8] & !KJ8_cout # !JJ1_true_regB[8] & (!KJ8_cout # !HJ1_true_regA[8]));


--QJ1_alu_result[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[8] at LC4_2_P1
--operation mode is normal

QJ1_alu_result[8] = PJ9_regout $ KJ9_regout;


--KE14_q[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[8] at EC2_1_P1
KE14_q[8]_data_in = QJ1_alu_result[8];
KE14_q[8]_write_enable = PH1L6;
KE14_q[8]_clock_0 = GLOBAL(clk);
KE14_q[8]_clock_1 = GLOBAL(clk);
KE14_q[8]_clock_enable_1 = GH1L8;
KE14_q[8]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[8]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[8] = MEMORY_SEGMENT(KE14_q[8]_data_in, KE14_q[8]_write_enable, KE14_q[8]_clock_0, KE14_q[8]_clock_1, , , , KE14_q[8]_clock_enable_1, VCC, KE14_q[8]_write_address, KE14_q[8]_read_address);


--XJ1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[8]~1192 at LC9_3_P1
--operation mode is normal

XJ1L64 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & (QJ1_alu_result[8]) # !HH1_a_matches_dest2 & KE14_q[8]);


--MH1_next_instruction_address_2[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[8] at LC3_3_P1
--operation mode is normal

MH1_next_instruction_address_2[8]_lut_out = RH1_next_instruction_address[8];
MH1_next_instruction_address_2[8] = DFFE(MH1_next_instruction_address_2[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PJ8_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC7|regout at LC8_12_S1
--operation mode is normal

PJ8_regout_lut_out = (CJ1_rota0[1] & HJ1_true_regA[15] & (!CJ1L25) # !CJ1_rota0[1] & (HJ1_true_regA[7] # !CJ1L25)) & CASCADE(NJ15_cascout);
PJ8_regout = DFFE(PJ8_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ8_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_7|regout at LC2_11_S1
--operation mode is counter

KJ8_regout_lut_out = HJ1_true_regA[7] $ JJ1_true_regB[7] $ !KJ7_cout;
KJ8_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[7]) # (!GJ1L1 & KJ8_regout_lut_out);
KJ8_regout_reg_input = KJ8_regout_sload_eqn & !EH1L6;
KJ8_regout = DFFE(KJ8_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ8_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_7|cout at LC2_11_S1
--operation mode is counter

KJ8_cout = CARRY(HJ1_true_regA[7] & (JJ1_true_regB[7] # !KJ7_cout) # !HJ1_true_regA[7] & JJ1_true_regB[7] & !KJ7_cout);


--QJ1_alu_result[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[7] at LC10_6_S1
--operation mode is normal

QJ1_alu_result[7] = PJ8_regout $ KJ8_regout;


--KE14_q[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[7] at EC3_1_P1
KE14_q[7]_data_in = QJ1_alu_result[7];
KE14_q[7]_write_enable = PH1L6;
KE14_q[7]_clock_0 = GLOBAL(clk);
KE14_q[7]_clock_1 = GLOBAL(clk);
KE14_q[7]_clock_enable_1 = GH1L8;
KE14_q[7]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[7]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[7] = MEMORY_SEGMENT(KE14_q[7]_data_in, KE14_q[7]_write_enable, KE14_q[7]_clock_0, KE14_q[7]_clock_1, , , , KE14_q[7]_clock_enable_1, VCC, KE14_q[7]_write_address, KE14_q[7]_read_address);


--XJ1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[7]~1194 at LC3_6_S1
--operation mode is normal

XJ1L63 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[7] # !HH1_a_matches_dest2 & (KE14_q[7]));


--MH1_next_instruction_address_2[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[7] at LC8_5_S1
--operation mode is normal

MH1_next_instruction_address_2[7]_lut_out = RH1_next_instruction_address[7];
MH1_next_instruction_address_2[7] = DFFE(MH1_next_instruction_address_2[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PJ7_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC6|regout at LC9_15_P1
--operation mode is normal

PJ7_regout_lut_out = (CJ1_rota0[1] & HJ1_true_regA[14] & (!CJ1L25) # !CJ1_rota0[1] & (HJ1_true_regA[6] # !CJ1L25)) & CASCADE(NJ13_cascout);
PJ7_regout = DFFE(PJ7_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ7_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_6|regout at LC1_11_S1
--operation mode is counter

KJ7_regout_lut_out = JJ1_true_regB[6] $ HJ1_true_regA[6] $ KJ6_cout;
KJ7_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[6]) # (!GJ1L1 & KJ7_regout_lut_out);
KJ7_regout_reg_input = KJ7_regout_sload_eqn & !EH1L6;
KJ7_regout = DFFE(KJ7_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ7_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_6|cout at LC1_11_S1
--operation mode is counter

KJ7_cout = CARRY(JJ1_true_regB[6] & !HJ1_true_regA[6] & !KJ6_cout # !JJ1_true_regB[6] & (!KJ6_cout # !HJ1_true_regA[6]));


--QJ1_alu_result[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[6] at LC6_14_P1
--operation mode is normal

QJ1_alu_result[6] = PJ7_regout $ (KJ7_regout);


--KE14_q[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[6] at EC4_1_P1
KE14_q[6]_data_in = QJ1_alu_result[6];
KE14_q[6]_write_enable = PH1L6;
KE14_q[6]_clock_0 = GLOBAL(clk);
KE14_q[6]_clock_1 = GLOBAL(clk);
KE14_q[6]_clock_enable_1 = GH1L8;
KE14_q[6]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[6]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[6] = MEMORY_SEGMENT(KE14_q[6]_data_in, KE14_q[6]_write_enable, KE14_q[6]_clock_0, KE14_q[6]_clock_1, , , , KE14_q[6]_clock_enable_1, VCC, KE14_q[6]_write_address, KE14_q[6]_read_address);


--XJ1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[6]~1196 at LC5_14_P1
--operation mode is normal

XJ1L62 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[6] # !HH1_a_matches_dest2 & (KE14_q[6]));


--MH1_next_instruction_address_2[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[6] at LC3_14_P1
--operation mode is normal

MH1_next_instruction_address_2[6]_lut_out = RH1_next_instruction_address[6];
MH1_next_instruction_address_2[6] = DFFE(MH1_next_instruction_address_2[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--VH18_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_17|combout at LC8_9_P1
--operation mode is normal

VH18_combout = LH1_do_jump & (XJ1L18) # !LH1_do_jump & UH1L6;

--VH18_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_17|regout at LC8_9_P1
--operation mode is normal

VH18_regout = DFFE(VH18_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[17]~2864 at LC10_9_P1
--operation mode is normal

UH1L61 = TH1L4 & (VH18_regout) # !TH1L4 & (VH18_combout);


--VH17_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_16|combout at LC3_1_O1
--operation mode is normal

VH17_combout = LH1_do_jump & XJ1L17 # !LH1_do_jump & (UH1L8);

--VH17_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_16|regout at LC3_1_O1
--operation mode is normal

VH17_regout = DFFE(VH17_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[16]~2865 at LC10_1_O1
--operation mode is normal

UH1L60 = TH1L4 & VH17_regout # !TH1L4 & (VH17_combout);


--VH16_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_15|combout at LC9_4_P1
--operation mode is normal

VH16_combout = LH1_do_jump & XJ1L16 # !LH1_do_jump & (UH1L10);

--VH16_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_15|regout at LC9_4_P1
--operation mode is normal

VH16_regout = DFFE(VH16_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[15]~2866 at LC7_10_P1
--operation mode is normal

UH1L59 = TH1L4 & VH16_regout # !TH1L4 & (VH16_combout);


--VH15_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_14|combout at LC8_13_P1
--operation mode is normal

VH15_combout = LH1_do_jump & (XJ1L15) # !LH1_do_jump & UH1L12;

--VH15_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_14|regout at LC8_13_P1
--operation mode is normal

VH15_regout = DFFE(VH15_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[14]~2867 at LC1_13_P1
--operation mode is normal

UH1L58 = TH1L4 & VH15_regout # !TH1L4 & (VH15_combout);


--VH14_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_13|combout at LC2_12_P1
--operation mode is normal

VH14_combout = LH1_do_jump & (XJ1L14) # !LH1_do_jump & UH1L14;

--VH14_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_13|regout at LC2_12_P1
--operation mode is normal

VH14_regout = DFFE(VH14_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[13]~2868 at LC9_12_P1
--operation mode is normal

UH1L57 = TH1L4 & VH14_regout # !TH1L4 & (VH14_combout);


--VH13_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_12|combout at LC9_9_N1
--operation mode is normal

VH13_combout = LH1_do_jump & XJ1L13 # !LH1_do_jump & (UH1L16);

--VH13_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_12|regout at LC9_9_N1
--operation mode is normal

VH13_regout = DFFE(VH13_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[12]~2869 at LC7_9_N1
--operation mode is normal

UH1L56 = TH1L4 & VH13_regout # !TH1L4 & (VH13_combout);


--VH12_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_11|combout at LC10_9_N1
--operation mode is normal

VH12_combout = LH1_do_jump & XJ1L12 # !LH1_do_jump & (UH1L18);

--VH12_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_11|regout at LC10_9_N1
--operation mode is normal

VH12_regout = DFFE(VH12_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L55 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[11]~2870 at LC9_8_N1
--operation mode is normal

UH1L55 = TH1L4 & VH12_regout # !TH1L4 & (VH12_combout);


--VH11_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_10|combout at LC4_3_N1
--operation mode is normal

VH11_combout = LH1_do_jump & XJ1L11 # !LH1_do_jump & (UH1L20);

--VH11_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_10|regout at LC4_3_N1
--operation mode is normal

VH11_regout = DFFE(VH11_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[10]~2871 at LC5_3_N1
--operation mode is normal

UH1L54 = TH1L4 & (VH11_regout) # !TH1L4 & (VH11_combout);


--VH10_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_9|combout at LC6_11_N1
--operation mode is normal

VH10_combout = LH1_do_jump & (XJ1L10) # !LH1_do_jump & UH1L22;

--VH10_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_9|regout at LC6_11_N1
--operation mode is normal

VH10_regout = DFFE(VH10_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[9]~2872 at LC4_11_N1
--operation mode is normal

UH1L53 = TH1L4 & VH10_regout # !TH1L4 & (VH10_combout);


--VH9_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_8|combout at LC6_3_P1
--operation mode is normal

VH9_combout = LH1_do_jump & (XJ1L9) # !LH1_do_jump & UH1L24;

--VH9_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_8|regout at LC6_3_P1
--operation mode is normal

VH9_regout = DFFE(VH9_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[8]~2873 at LC1_3_P1
--operation mode is normal

UH1L52 = TH1L4 & VH9_regout # !TH1L4 & (VH9_combout);


--VH8_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_7|combout at LC5_6_S1
--operation mode is normal

VH8_combout = LH1_do_jump & XJ1L8 # !LH1_do_jump & (UH1L26);

--VH8_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_7|regout at LC5_6_S1
--operation mode is normal

VH8_regout = DFFE(VH8_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[7]~2874 at LC8_6_S1
--operation mode is normal

UH1L51 = TH1L4 & VH8_regout # !TH1L4 & (VH8_combout);


--VH7_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_6|combout at LC9_13_P1
--operation mode is normal

VH7_combout = LH1_do_jump & XJ1L7 # !LH1_do_jump & (UH1L28);

--VH7_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_6|regout at LC9_13_P1
--operation mode is normal

VH7_regout = DFFE(VH7_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[6]~2875 at LC2_13_P1
--operation mode is normal

UH1L50 = TH1L4 & VH7_regout # !TH1L4 & (VH7_combout);


--VH6_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_5|combout at LC7_11_P1
--operation mode is normal

VH6_combout = LH1_do_jump & (XJ1L6) # !LH1_do_jump & UH1L30;

--VH6_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_5|regout at LC7_11_P1
--operation mode is normal

VH6_regout = DFFE(VH6_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[5]~2876 at LC2_11_P1
--operation mode is normal

UH1L49 = TH1L4 & (VH6_regout) # !TH1L4 & (VH6_combout);


--VH5_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_4|combout at LC5_1_S1
--operation mode is normal

VH5_combout = LH1_do_jump & XJ1L5 # !LH1_do_jump & (UH1L32);

--VH5_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_4|regout at LC5_1_S1
--operation mode is normal

VH5_regout = DFFE(VH5_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[4]~2877 at LC1_1_S1
--operation mode is normal

UH1L48 = TH1L4 & VH5_regout # !TH1L4 & (VH5_combout);


--VH4_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_3|combout at LC9_7_S1
--operation mode is normal

VH4_combout = LH1_do_jump & (XJ1L4) # !LH1_do_jump & UH1L34;

--VH4_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_3|regout at LC9_7_S1
--operation mode is normal

VH4_regout = DFFE(VH4_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[3]~2878 at LC6_7_S1
--operation mode is normal

UH1L47 = TH1L4 & VH4_regout # !TH1L4 & (VH4_combout);


--VH3_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_2|combout at LC3_5_P1
--operation mode is normal

VH3_combout = LH1_do_jump & (XJ1L3) # !LH1_do_jump & UH1L36;

--VH3_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_2|regout at LC3_5_P1
--operation mode is normal

VH3_regout = DFFE(VH3_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[2]~2879 at LC4_5_P1
--operation mode is normal

UH1L46 = TH1L4 & VH3_regout # !TH1L4 & (VH3_combout);


--VH2_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_1|combout at LC6_1_S1
--operation mode is normal

VH2_combout = LH1_do_jump & XJ1L2 # !LH1_do_jump & (UH1L38);

--VH2_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_1|regout at LC6_1_S1
--operation mode is normal

VH2_regout = DFFE(VH2_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[1]~2880 at LC3_1_S1
--operation mode is normal

UH1L45 = TH1L4 & VH2_regout # !TH1L4 & (VH2_combout);


--VH1_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_0|combout at LC1_5_P1
--operation mode is normal

VH1_combout = LH1_do_jump & (XJ1L1) # !LH1_do_jump & UH1L40;

--VH1_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_0|regout at LC1_5_P1
--operation mode is normal

VH1_regout = DFFE(VH1_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[0]~2881 at LC2_5_P1
--operation mode is normal

UH1L44 = TH1L4 & VH1_regout # !TH1L4 & (VH1_combout);


--WD1L4 is dual_processor:inst|watchdog_s1_arbitrator:the_watchdog_s1|Equal~86 at LC3_1_G1
--operation mode is normal

WD1L4 = !TJ1_dc_address[10] & TJ1_dc_address[8] & (WD1L3);


--WB1L1 is dual_processor:inst|dac_spi_spi_control_port_arbitrator:the_dac_spi_spi_control_port|Equal~73 at LC4_1_G1
--operation mode is normal

WB1L1 = TJ1_dc_address[9] & TJ1_dc_address[11] & (WD1L4);


--VB1_slaveselect_wr_strobe is dual_processor:inst|dac_spi:the_dac_spi|slaveselect_wr_strobe at LC4_1_W2
--operation mode is normal

VB1_slaveselect_wr_strobe = !TJ1_dc_address[3] & VB1_wr_strobe & TJ1_dc_address[2] & TJ1_dc_address[4];


--ZC1_data_out[15] is dual_processor:inst|opto_data:the_opto_data|data_out[15] at LC5_3_S2
--operation mode is normal

ZC1_data_out[15]_lut_out = XJ1_op_a[15];
ZC1_data_out[15] = DFFE(ZC1_data_out[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[15] is dual_processor:inst|opto_data:the_opto_data|data_dir[15] at LC6_10_R1
--operation mode is normal

ZC1_data_dir[15]_lut_out = XJ1_op_a[15];
ZC1_data_dir[15] = DFFE(ZC1_data_dir[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--ZC1_data_out[14] is dual_processor:inst|opto_data:the_opto_data|data_out[14] at LC10_3_S2
--operation mode is normal

ZC1_data_out[14]_lut_out = XJ1_op_a[14];
ZC1_data_out[14] = DFFE(ZC1_data_out[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[14] is dual_processor:inst|opto_data:the_opto_data|data_dir[14] at LC9_15_V1
--operation mode is normal

ZC1_data_dir[14]_lut_out = XJ1_op_a[14];
ZC1_data_dir[14] = DFFE(ZC1_data_dir[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--ZC1_data_out[13] is dual_processor:inst|opto_data:the_opto_data|data_out[13] at LC6_3_S2
--operation mode is normal

ZC1_data_out[13]_lut_out = XJ1_op_a[13];
ZC1_data_out[13] = DFFE(ZC1_data_out[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[13] is dual_processor:inst|opto_data:the_opto_data|data_dir[13] at LC4_10_V1
--operation mode is normal

ZC1_data_dir[13]_lut_out = XJ1_op_a[13];
ZC1_data_dir[13] = DFFE(ZC1_data_dir[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--ZC1_data_out[12] is dual_processor:inst|opto_data:the_opto_data|data_out[12] at LC8_3_S2
--operation mode is normal

ZC1_data_out[12]_lut_out = XJ1_op_a[12];
ZC1_data_out[12] = DFFE(ZC1_data_out[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[12] is dual_processor:inst|opto_data:the_opto_data|data_dir[12] at LC5_5_V1
--operation mode is normal

ZC1_data_dir[12]_lut_out = XJ1_op_a[12];
ZC1_data_dir[12] = DFFE(ZC1_data_dir[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--ZC1_data_out[11] is dual_processor:inst|opto_data:the_opto_data|data_out[11] at LC3_3_S2
--operation mode is normal

ZC1_data_out[11]_lut_out = XJ1_op_a[11];
ZC1_data_out[11] = DFFE(ZC1_data_out[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[11] is dual_processor:inst|opto_data:the_opto_data|data_dir[11] at LC10_9_S2
--operation mode is normal

ZC1_data_dir[11]_lut_out = XJ1_op_a[11];
ZC1_data_dir[11] = DFFE(ZC1_data_dir[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--ZC1_data_out[10] is dual_processor:inst|opto_data:the_opto_data|data_out[10] at LC2_3_S2
--operation mode is normal

ZC1_data_out[10]_lut_out = XJ1_op_a[10];
ZC1_data_out[10] = DFFE(ZC1_data_out[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[10] is dual_processor:inst|opto_data:the_opto_data|data_dir[10] at LC3_13_R2
--operation mode is normal

ZC1_data_dir[10]_lut_out = XJ1_op_a[10];
ZC1_data_dir[10] = DFFE(ZC1_data_dir[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--ZC1_data_out[9] is dual_processor:inst|opto_data:the_opto_data|data_out[9] at LC9_15_R1
--operation mode is normal

ZC1_data_out[9]_lut_out = XJ1_op_a[9];
ZC1_data_out[9] = DFFE(ZC1_data_out[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[9] is dual_processor:inst|opto_data:the_opto_data|data_dir[9] at LC9_13_R2
--operation mode is normal

ZC1_data_dir[9]_lut_out = XJ1_op_a[9];
ZC1_data_dir[9] = DFFE(ZC1_data_dir[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--ZC1_data_out[8] is dual_processor:inst|opto_data:the_opto_data|data_out[8] at LC6_9_R2
--operation mode is normal

ZC1_data_out[8]_lut_out = XJ1_op_a[8];
ZC1_data_out[8] = DFFE(ZC1_data_out[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[8] is dual_processor:inst|opto_data:the_opto_data|data_dir[8] at LC2_4_R1
--operation mode is normal

ZC1_data_dir[8]_lut_out = XJ1_op_a[8];
ZC1_data_dir[8] = DFFE(ZC1_data_dir[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--ZC1_data_out[7] is dual_processor:inst|opto_data:the_opto_data|data_out[7] at LC7_1_R1
--operation mode is normal

ZC1_data_out[7]_lut_out = XJ1_op_a[7];
ZC1_data_out[7] = DFFE(ZC1_data_out[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[7] is dual_processor:inst|opto_data:the_opto_data|data_dir[7] at LC7_12_R1
--operation mode is normal

ZC1_data_dir[7]_lut_out = XJ1_op_a[7];
ZC1_data_dir[7] = DFFE(ZC1_data_dir[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--ZC1_data_out[6] is dual_processor:inst|opto_data:the_opto_data|data_out[6] at LC1_15_R1
--operation mode is normal

ZC1_data_out[6]_lut_out = XJ1_op_a[6];
ZC1_data_out[6] = DFFE(ZC1_data_out[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[6] is dual_processor:inst|opto_data:the_opto_data|data_dir[6] at LC5_12_R1
--operation mode is normal

ZC1_data_dir[6]_lut_out = XJ1_op_a[6];
ZC1_data_dir[6] = DFFE(ZC1_data_dir[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--ZC1_data_out[5] is dual_processor:inst|opto_data:the_opto_data|data_out[5] at LC5_1_R1
--operation mode is normal

ZC1_data_out[5]_lut_out = XJ1_op_a[5];
ZC1_data_out[5] = DFFE(ZC1_data_out[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[5] is dual_processor:inst|opto_data:the_opto_data|data_dir[5] at LC10_13_R1
--operation mode is normal

ZC1_data_dir[5]_lut_out = XJ1_op_a[5];
ZC1_data_dir[5] = DFFE(ZC1_data_dir[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--ZC1_data_out[4] is dual_processor:inst|opto_data:the_opto_data|data_out[4] at LC4_1_R1
--operation mode is normal

ZC1_data_out[4]_lut_out = XJ1_op_a[4];
ZC1_data_out[4] = DFFE(ZC1_data_out[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[4] is dual_processor:inst|opto_data:the_opto_data|data_dir[4] at LC4_12_R1
--operation mode is normal

ZC1_data_dir[4]_lut_out = XJ1_op_a[4];
ZC1_data_dir[4] = DFFE(ZC1_data_dir[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--ZC1_data_out[3] is dual_processor:inst|opto_data:the_opto_data|data_out[3] at LC9_1_R1
--operation mode is normal

ZC1_data_out[3]_lut_out = XJ1_op_a[3];
ZC1_data_out[3] = DFFE(ZC1_data_out[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[3] is dual_processor:inst|opto_data:the_opto_data|data_dir[3] at LC6_13_R1
--operation mode is normal

ZC1_data_dir[3]_lut_out = XJ1_op_a[3];
ZC1_data_dir[3] = DFFE(ZC1_data_dir[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--ZC1_data_out[2] is dual_processor:inst|opto_data:the_opto_data|data_out[2] at LC2_5_Q2
--operation mode is normal

ZC1_data_out[2]_lut_out = XJ1_op_a[2];
ZC1_data_out[2] = DFFE(ZC1_data_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[2] is dual_processor:inst|opto_data:the_opto_data|data_dir[2] at LC3_9_S2
--operation mode is normal

ZC1_data_dir[2]_lut_out = XJ1_op_a[2];
ZC1_data_dir[2] = DFFE(ZC1_data_dir[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--ZC1_data_out[1] is dual_processor:inst|opto_data:the_opto_data|data_out[1] at LC2_6_Q2
--operation mode is normal

ZC1_data_out[1]_lut_out = XJ1_op_a[1];
ZC1_data_out[1] = DFFE(ZC1_data_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[1] is dual_processor:inst|opto_data:the_opto_data|data_dir[1] at LC10_11_V1
--operation mode is normal

ZC1_data_dir[1]_lut_out = XJ1_op_a[1];
ZC1_data_dir[1] = DFFE(ZC1_data_dir[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--ZC1_data_out[0] is dual_processor:inst|opto_data:the_opto_data|data_out[0] at LC6_5_Q2
--operation mode is normal

ZC1_data_out[0]_lut_out = XJ1_op_a[0];
ZC1_data_out[0] = DFFE(ZC1_data_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L1);


--ZC1_data_dir[0] is dual_processor:inst|opto_data:the_opto_data|data_dir[0] at LC2_11_Q2
--operation mode is normal

ZC1_data_dir[0]_lut_out = XJ1_op_a[0];
ZC1_data_dir[0] = DFFE(ZC1_data_dir[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZC1L2);


--DC1_d1_outgoing_ext_ram_bus_data[31] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[31] at LC9_4_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[31]_lut_out = DC1L87 & XJ1_op_a[31] & (DC1L9 # DC1L7);
DC1_d1_outgoing_ext_ram_bus_data[31] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[31]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_in_a_write_cycle is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle at LC8_7_D1
--operation mode is normal

DC1_d1_in_a_write_cycle_lut_out = DC1L172 & GH1_dc_write & !DC1L235;
DC1_d1_in_a_write_cycle = DFFE(DC1_d1_in_a_write_cycle_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[30] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[30] at LC7_1_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[30]_lut_out = XJ1_op_a[30] & DC1L87 & (DC1L9 # DC1L7);
DC1_d1_outgoing_ext_ram_bus_data[30] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[30]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[29] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[29] at LC10_1_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[29]_lut_out = DC1L87 & XJ1_op_a[29] & (DC1L9 # DC1L7);
DC1_d1_outgoing_ext_ram_bus_data[29] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[29]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[28] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[28] at LC3_4_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[28]_lut_out = XJ1_op_a[28] & DC1L87 & (DC1L9 # DC1L7);
DC1_d1_outgoing_ext_ram_bus_data[28] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[28]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[27] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[27] at LC6_11_H1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[27]_lut_out = XJ1_op_a[27] & DC1L87 & (DC1L9 # DC1L7);
DC1_d1_outgoing_ext_ram_bus_data[27] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[27]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[26] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[26] at LC9_14_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[26]_lut_out = DC1L87 & XJ1_op_a[26] & (DC1L9 # DC1L7);
DC1_d1_outgoing_ext_ram_bus_data[26] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[26]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[25] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[25] at LC2_2_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[25]_lut_out = DC1L87 & XJ1_op_a[25] & (DC1L7 # DC1L9);
DC1_d1_outgoing_ext_ram_bus_data[25] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[25]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[24] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[24] at LC6_12_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[24]_lut_out = DC1L87 & XJ1_op_a[24] & (DC1L9 # DC1L7);
DC1_d1_outgoing_ext_ram_bus_data[24] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[24]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[23] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[23] at LC2_1_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[23]_lut_out = DC1L87 & XJ1_op_a[23] & (DC1L9 # DC1L7);
DC1_d1_outgoing_ext_ram_bus_data[23] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[23]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[22] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[22] at LC7_13_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[22]_lut_out = XJ1_op_a[22] & DC1L87 & (DC1L7 # DC1L9);
DC1_d1_outgoing_ext_ram_bus_data[22] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[22]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[21] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[21] at LC7_12_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[21]_lut_out = DC1L87 & XJ1_op_a[21] & (DC1L9 # DC1L7);
DC1_d1_outgoing_ext_ram_bus_data[21] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[21]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[20] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[20] at LC8_1_C1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[20]_lut_out = DC1L87 & XJ1_op_a[20] & (DC1L7 # DC1L9);
DC1_d1_outgoing_ext_ram_bus_data[20] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[20]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[19] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[19] at LC4_2_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[19]_lut_out = DC1L87 & XJ1_op_a[19] & (DC1L7 # DC1L9);
DC1_d1_outgoing_ext_ram_bus_data[19] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[19]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[18] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[18] at LC10_4_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[18]_lut_out = DC1L87 & XJ1_op_a[18] & (DC1L9 # DC1L7);
DC1_d1_outgoing_ext_ram_bus_data[18] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[17] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[17] at LC3_2_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[17]_lut_out = DC1L87 & XJ1_op_a[17] & (DC1L7 # DC1L9);
DC1_d1_outgoing_ext_ram_bus_data[17] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[17]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[16] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[16] at LC9_10_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[16]_lut_out = XJ1_op_a[16] & DC1L87 & (DC1L7 # DC1L9);
DC1_d1_outgoing_ext_ram_bus_data[16] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[15] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[15] at LC7_9_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[15]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & XJ1_op_a[15] # !DC1L181 & (XJ1_op_a[31])) # !BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[15];
DC1_d1_outgoing_ext_ram_bus_data[15] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[14] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[14] at LC8_1_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[14]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & XJ1_op_a[14] # !DC1L181 & (XJ1_op_a[30])) # !BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[14];
DC1_d1_outgoing_ext_ram_bus_data[14] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[13] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[13] at LC6_7_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[13]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & (XJ1_op_a[13]) # !DC1L181 & XJ1_op_a[29]) # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[13]);
DC1_d1_outgoing_ext_ram_bus_data[13] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[12] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[12] at LC5_5_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[12]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & (XJ1_op_a[12]) # !DC1L181 & XJ1_op_a[28]) # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[12]);
DC1_d1_outgoing_ext_ram_bus_data[12] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[11] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[11] at LC6_5_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[11]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & (XJ1_op_a[11]) # !DC1L181 & XJ1_op_a[27]) # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[11]);
DC1_d1_outgoing_ext_ram_bus_data[11] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[10] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[10] at LC5_4_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[10]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & XJ1_op_a[10] # !DC1L181 & (XJ1_op_a[26])) # !BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[10];
DC1_d1_outgoing_ext_ram_bus_data[10] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[9] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[9] at LC9_5_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[9]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & XJ1_op_a[9] # !DC1L181 & (XJ1_op_a[25])) # !BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[9];
DC1_d1_outgoing_ext_ram_bus_data[9] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[8] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[8] at LC10_5_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[8]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & XJ1_op_a[8] # !DC1L181 & (XJ1_op_a[24])) # !BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[8];
DC1_d1_outgoing_ext_ram_bus_data[8] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[7] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[7] at LC4_3_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[7]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & (XJ1_op_a[7]) # !DC1L181 & XJ1_op_a[23]) # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[7]);
DC1_d1_outgoing_ext_ram_bus_data[7] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[6] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[6] at LC2_3_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[6]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & (XJ1_op_a[6]) # !DC1L181 & XJ1_op_a[22]) # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[6]);
DC1_d1_outgoing_ext_ram_bus_data[6] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[5] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[5] at LC4_1_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[5]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & (XJ1_op_a[5]) # !DC1L181 & XJ1_op_a[21]) # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[5]);
DC1_d1_outgoing_ext_ram_bus_data[5] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[4] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[4] at LC10_11_J1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[4]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & XJ1_op_a[4] # !DC1L181 & (XJ1_op_a[20])) # !BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[4];
DC1_d1_outgoing_ext_ram_bus_data[4] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[3] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[3] at LC1_9_E1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[3]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & (XJ1_op_a[3]) # !DC1L181 & XJ1_op_a[19]) # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[3]);
DC1_d1_outgoing_ext_ram_bus_data[3] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[2] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[2] at LC6_9_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[2]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & (XJ1_op_a[2]) # !DC1L181 & XJ1_op_a[18]) # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[2]);
DC1_d1_outgoing_ext_ram_bus_data[2] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[1] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[1] at LC10_3_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[1]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & (XJ1_op_a[1]) # !DC1L181 & XJ1_op_a[17]) # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[1]);
DC1_d1_outgoing_ext_ram_bus_data[1] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DC1_d1_outgoing_ext_ram_bus_data[0] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[0] at LC9_2_A1
--operation mode is normal

DC1_d1_outgoing_ext_ram_bus_data[0]_lut_out = BC1_enet_nios_data_master_dbs_address[1] & (DC1L181 & (XJ1_op_a[0]) # !DC1L181 & XJ1_op_a[16]) # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[0]);
DC1_d1_outgoing_ext_ram_bus_data[0] = DFFE(DC1_d1_outgoing_ext_ram_bus_data[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[15] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[15] at LC10_9_M2
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[15]_lut_out = XJ1_op_a[15];
SC1_d1_outgoing_nedk_card_bus_data[15] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_in_a_write_cycle is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle at LC8_5_A1
--operation mode is normal

SC1_d1_in_a_write_cycle_lut_out = GH1_dc_write & SC1L31 & (!SC1_enet_nios_data_master_read_data_valid_lan91c111_0_s1_shift_register # !GH1_dc_read);
SC1_d1_in_a_write_cycle = DFFE(SC1_d1_in_a_write_cycle_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[14] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[14] at LC4_10_M1
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[14]_lut_out = XJ1_op_a[14];
SC1_d1_outgoing_nedk_card_bus_data[14] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[13] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[13] at LC3_5_Z2
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[13]_lut_out = XJ1_op_a[13];
SC1_d1_outgoing_nedk_card_bus_data[13] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[12] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[12] at LC9_9_M2
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[12]_lut_out = XJ1_op_a[12];
SC1_d1_outgoing_nedk_card_bus_data[12] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[11] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[11] at LC5_5_M1
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[11]_lut_out = XJ1_op_a[11];
SC1_d1_outgoing_nedk_card_bus_data[11] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[10] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[10] at LC7_1_M1
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[10]_lut_out = XJ1_op_a[10];
SC1_d1_outgoing_nedk_card_bus_data[10] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[9] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[9] at LC1_6_M1
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[9]_lut_out = XJ1_op_a[9];
SC1_d1_outgoing_nedk_card_bus_data[9] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[8] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[8] at LC7_1_Y2
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[8]_lut_out = XJ1_op_a[8];
SC1_d1_outgoing_nedk_card_bus_data[8] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[7] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[7] at LC9_3_I1
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[7]_lut_out = XJ1_op_a[7];
SC1_d1_outgoing_nedk_card_bus_data[7] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[6] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[6] at LC9_13_P2
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[6]_lut_out = XJ1_op_a[6];
SC1_d1_outgoing_nedk_card_bus_data[6] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[5] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[5] at LC7_5_Z2
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[5]_lut_out = XJ1_op_a[5];
SC1_d1_outgoing_nedk_card_bus_data[5] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[4] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[4] at LC9_15_O2
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[4]_lut_out = XJ1_op_a[4];
SC1_d1_outgoing_nedk_card_bus_data[4] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[3] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[3] at LC5_12_Q2
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[3]_lut_out = XJ1_op_a[3];
SC1_d1_outgoing_nedk_card_bus_data[3] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[2] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[2] at LC10_2_P1
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[2]_lut_out = XJ1_op_a[2];
SC1_d1_outgoing_nedk_card_bus_data[2] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[1] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[1] at LC3_2_P1
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[1]_lut_out = XJ1_op_a[1];
SC1_d1_outgoing_nedk_card_bus_data[1] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--SC1_d1_outgoing_nedk_card_bus_data[0] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[0] at LC6_13_P2
--operation mode is normal

SC1_d1_outgoing_nedk_card_bus_data[0]_lut_out = XJ1_op_a[0];
SC1_d1_outgoing_nedk_card_bus_data[0] = DFFE(SC1_d1_outgoing_nedk_card_bus_data[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--QC1_data_out[1] is dual_processor:inst|misc_outs:the_misc_outs|data_out[1] at LC2_13_O2
--operation mode is normal

QC1_data_out[1]_lut_out = XJ1_op_a[1];
QC1_data_out[1] = DFFE(QC1_data_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QC1L1);


--QC1_data_out[5] is dual_processor:inst|misc_outs:the_misc_outs|data_out[5] at LC7_13_O2
--operation mode is normal

QC1_data_out[5]_lut_out = XJ1_op_a[5];
QC1_data_out[5] = DFFE(QC1_data_out[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QC1L1);


--VD1_internal_counter[16] is dual_processor:inst|watchdog:the_watchdog|internal_counter[16] at LC10_8_M2
--operation mode is counter

VD1_internal_counter[16]_lut_out = VD1_internal_counter[16] $ VD1L55;
VD1_internal_counter[16]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[16]_lut_out);
VD1_internal_counter[16] = DFFE(VD1_internal_counter[16]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L57 is dual_processor:inst|watchdog:the_watchdog|internal_counter[16]~934 at LC10_8_M2
--operation mode is counter

VD1L57 = CARRY(!VD1L55 # !VD1_internal_counter[16]);


--VD1_internal_counter[17] is dual_processor:inst|watchdog:the_watchdog|internal_counter[17] at LC1_10_M2
--operation mode is counter

VD1_internal_counter[17]_lut_out = VD1_internal_counter[17] $ (!VD1L57);
VD1_internal_counter[17]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[17]_lut_out);
VD1_internal_counter[17] = DFFE(VD1_internal_counter[17]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L59 is dual_processor:inst|watchdog:the_watchdog|internal_counter[17]~937 at LC1_10_M2
--operation mode is counter

VD1L59 = CARRY(VD1_internal_counter[17] & (!VD1L57));


--VD1_internal_counter[18] is dual_processor:inst|watchdog:the_watchdog|internal_counter[18] at LC2_10_M2
--operation mode is counter

VD1_internal_counter[18]_lut_out = VD1_internal_counter[18] $ (VD1L59);
VD1_internal_counter[18]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[18]_lut_out);
VD1_internal_counter[18] = DFFE(VD1_internal_counter[18]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L61 is dual_processor:inst|watchdog:the_watchdog|internal_counter[18]~940 at LC2_10_M2
--operation mode is counter

VD1L61 = CARRY(!VD1L59 # !VD1_internal_counter[18]);


--VD1_internal_counter[19] is dual_processor:inst|watchdog:the_watchdog|internal_counter[19] at LC3_10_M2
--operation mode is counter

VD1_internal_counter[19]_lut_out = VD1_internal_counter[19] $ !VD1L61;
VD1_internal_counter[19]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[19]_lut_out);
VD1_internal_counter[19] = DFFE(VD1_internal_counter[19]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L63 is dual_processor:inst|watchdog:the_watchdog|internal_counter[19]~943 at LC3_10_M2
--operation mode is counter

VD1L63 = CARRY(!VD1_internal_counter[19] & !VD1L61);


--VD1L12 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~288 at LC8_9_M2
--operation mode is normal

VD1L12 = VD1_internal_counter[16] & VD1_internal_counter[18] & !VD1_internal_counter[19] & VD1_internal_counter[17];


--VD1_internal_counter[24] is dual_processor:inst|watchdog:the_watchdog|internal_counter[24] at LC8_10_M2
--operation mode is normal

VD1_internal_counter[24]_lut_out = VD1L71 $ VD1_internal_counter[24];
VD1_internal_counter[24]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[24]_lut_out);
VD1_internal_counter[24] = DFFE(VD1_internal_counter[24]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);


--VD1_internal_counter[20] is dual_processor:inst|watchdog:the_watchdog|internal_counter[20] at LC4_10_M2
--operation mode is counter

VD1_internal_counter[20]_lut_out = VD1_internal_counter[20] $ VD1L63;
VD1_internal_counter[20]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[20]_lut_out);
VD1_internal_counter[20] = DFFE(VD1_internal_counter[20]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L65 is dual_processor:inst|watchdog:the_watchdog|internal_counter[20]~949 at LC4_10_M2
--operation mode is counter

VD1L65 = CARRY(!VD1L63 # !VD1_internal_counter[20]);


--VD1_internal_counter[21] is dual_processor:inst|watchdog:the_watchdog|internal_counter[21] at LC5_10_M2
--operation mode is counter

VD1_internal_counter[21]_lut_out = VD1_internal_counter[21] $ !VD1L65;
VD1_internal_counter[21]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[21]_lut_out);
VD1_internal_counter[21] = DFFE(VD1_internal_counter[21]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L67 is dual_processor:inst|watchdog:the_watchdog|internal_counter[21]~952 at LC5_10_M2
--operation mode is counter

VD1L67 = CARRY(!VD1_internal_counter[21] & !VD1L65);


--VD1_internal_counter[22] is dual_processor:inst|watchdog:the_watchdog|internal_counter[22] at LC6_10_M2
--operation mode is counter

VD1_internal_counter[22]_lut_out = VD1_internal_counter[22] $ (VD1L67);
VD1_internal_counter[22]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[22]_lut_out);
VD1_internal_counter[22] = DFFE(VD1_internal_counter[22]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L69 is dual_processor:inst|watchdog:the_watchdog|internal_counter[22]~955 at LC6_10_M2
--operation mode is counter

VD1L69 = CARRY(VD1_internal_counter[22] # !VD1L67);


--VD1_internal_counter[23] is dual_processor:inst|watchdog:the_watchdog|internal_counter[23] at LC7_10_M2
--operation mode is counter

VD1_internal_counter[23]_lut_out = VD1_internal_counter[23] $ (!VD1L69);
VD1_internal_counter[23]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[23]_lut_out);
VD1_internal_counter[23] = DFFE(VD1_internal_counter[23]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L71 is dual_processor:inst|watchdog:the_watchdog|internal_counter[23]~958 at LC7_10_M2
--operation mode is counter

VD1L71 = CARRY(!VD1_internal_counter[23] & (!VD1L69));


--VD1L13 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~289 at LC9_10_M2
--operation mode is normal

VD1L13 = !VD1_internal_counter[23] & !VD1_internal_counter[21] & !VD1_internal_counter[22] & VD1_internal_counter[20];


--VD1L14 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~290 at LC10_10_M2
--operation mode is normal

VD1L14 = VD1L13 & VD1L12 & VD1_internal_counter[24];


--VD1_delayed_unxcounter_is_zeroxx0 is dual_processor:inst|watchdog:the_watchdog|delayed_unxcounter_is_zeroxx0 at LC4_9_M2
--operation mode is normal

VD1_delayed_unxcounter_is_zeroxx0_lut_out = VD1L18 & VD1L14 & VD1L17;
VD1_delayed_unxcounter_is_zeroxx0 = DFFE(VD1_delayed_unxcounter_is_zeroxx0_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VD1L78 is dual_processor:inst|watchdog:the_watchdog|timeout_pulse~13 at LC3_9_M2
--operation mode is normal

VD1L78 = VD1L18 & !VD1_delayed_unxcounter_is_zeroxx0 & VD1L17 & VD1L14;


--A1L142 is inst7~25 at LC4_13_O2
--operation mode is normal

A1L142 = VD1L78 # QC1_data_out[5] # !A1L141 & !QC1_data_out[1];


--D1_TMPAA is quad_decoder:inst12|TMPAA at LC7_8_P2
--operation mode is normal

D1_TMPAA_lut_out = !C1L8;
D1_TMPAA = DFFE(D1_TMPAA_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--D1_TMPBB is quad_decoder:inst12|TMPBB at LC9_8_P2
--operation mode is normal

D1_TMPBB_lut_out = !C1L11;
D1_TMPBB = DFFE(D1_TMPBB_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL2_TMPAA is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder1|TMPAA at LC7_14_N1
--operation mode is normal

FL2_TMPAA_lut_out = ch_a2_in;
FL2_TMPAA = DFFE(FL2_TMPAA_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL2_TMPBB is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder1|TMPBB at LC7_7_F2
--operation mode is normal

FL2_TMPBB_lut_out = ch_b2_in;
FL2_TMPBB = DFFE(FL2_TMPBB_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL1_TMPAA is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder2|TMPAA at LC5_16_D1
--operation mode is normal

FL1_TMPAA_lut_out = ch3A_aux_input_302;
FL1_TMPAA = DFFE(FL1_TMPAA_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL1_TMPBB is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder2|TMPBB at LC9_7_F2
--operation mode is normal

FL1_TMPBB_lut_out = ch3B_aux_input_303;
FL1_TMPBB = DFFE(FL1_TMPBB_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL3_TMPAA is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder3|TMPAA at LC9_11_E1
--operation mode is normal

FL3_TMPAA_lut_out = ch4A_aux_input_304;
FL3_TMPAA = DFFE(FL3_TMPAA_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL3_TMPBB is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder3|TMPBB at LC4_10_E1
--operation mode is normal

FL3_TMPBB_lut_out = ch4B_aux_input_305;
FL3_TMPBB = DFFE(FL3_TMPBB_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--BJ1_shiftresult[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[0] at LC1_3_Q1
--operation mode is normal

BJ1_shiftresult[0]_lut_out = !BJ1L2;
BJ1_shiftresult[0] = DFFE(BJ1_shiftresult[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_shiftresult[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[1] at LC8_4_Q1
--operation mode is normal

BJ1_shiftresult[1]_lut_out = !BJ1L5;
BJ1_shiftresult[1] = DFFE(BJ1_shiftresult[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_sel_rot1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|sel_rot1 at LC10_8_N1
--operation mode is normal

BJ1_sel_rot1_lut_out = JH1_p3_is_right_shift & FJ1L1 # !JH1_p3_is_right_shift & (MH1_shiftValue[0]);
BJ1_sel_rot1 = DFFE(BJ1_sel_rot1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L24);


--BJ1_shift_cycle_2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shift_cycle_2 at LC8_5_Z1
--operation mode is normal

BJ1_shift_cycle_2_lut_out = JH1_p3_is_right_shift # JH1_p3_is_left_shift;
BJ1_shift_cycle_2 = DFFE(BJ1_shift_cycle_2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L24);


--HJ1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3592 at LC9_3_Q1
--operation mode is normal

HJ1L42 = BJ1_sel_rot1 & (BJ1_shiftresult[0]) # !BJ1_sel_rot1 & BJ1_shiftresult[1] # !BJ1_shift_cycle_2;


--WJ1_do_fwd_a_alu is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_data_forwarding_logic:the_enet_nios_data_forwarding_logic|do_fwd_a_alu at LC9_6_S1
--operation mode is normal

WJ1_do_fwd_a_alu_lut_out = FH1_do_override_op_b # HH1_a_matches_dest1 & !JH1_p2_do_save_return_address;
WJ1_do_fwd_a_alu = DFFE(WJ1_do_fwd_a_alu_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1_true_regA[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[1] at LC7_1_S1
--operation mode is normal

HJ1_true_regA[1] = HJ1L42 & (WJ1_do_fwd_a_alu & QJ1_alu_result[1] # !WJ1_do_fwd_a_alu & (XJ1_op_a[1]));


--BJ1_shiftresult[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[8] at LC2_8_N1
--operation mode is normal

BJ1_shiftresult[8]_lut_out = !BJ1L26;
BJ1_shiftresult[8] = DFFE(BJ1_shiftresult[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_shiftresult[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[9] at LC8_7_N1
--operation mode is normal

BJ1_shiftresult[9]_lut_out = !BJ1L29;
BJ1_shiftresult[9] = DFFE(BJ1_shiftresult[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3593 at LC4_7_N1
--operation mode is normal

HJ1L43 = BJ1_sel_rot1 & (BJ1_shiftresult[8]) # !BJ1_sel_rot1 & BJ1_shiftresult[9] # !BJ1_shift_cycle_2;


--HJ1_true_regA[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[9] at LC3_11_N1
--operation mode is normal

HJ1_true_regA[9] = HJ1L43 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[9]) # !WJ1_do_fwd_a_alu & XJ1_op_a[9]);


--JH1_p3_sel_dynamic_ext16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sel_dynamic_ext16 at LC8_2_Z1
--operation mode is normal

JH1_p3_sel_dynamic_ext16_lut_out = JH1L138 # BH1_instruction_2[13] & !BH1_instruction_2[10] & JH1L141;
JH1_p3_sel_dynamic_ext16 = DFFE(JH1_p3_sel_dynamic_ext16_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p3_sel_dynamic_ext is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sel_dynamic_ext at LC7_2_Z1
--operation mode is normal

JH1_p3_sel_dynamic_ext_lut_out = JH1L142 # JH1L139 # !BH1_instruction_2[7] & JH1L140;
JH1_p3_sel_dynamic_ext = DFFE(JH1_p3_sel_dynamic_ext_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AK2_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC1|combout at LC8_4_W1
--operation mode is normal

AK2_combout = (YJ1L3 & !YJ1_sel_override_lo & FH1_const[0] # !YJ1L3 & (EJ1L1 # !YJ1_sel_override_lo)) & CASCADE(ZJ2_cascout);

--AK2_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC1|regout at LC8_4_W1
--operation mode is normal

AK2_regout = DFFE(AK2_combout, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--WJ1_do_fwd_b_alu is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_data_forwarding_logic:the_enet_nios_data_forwarding_logic|do_fwd_b_alu at LC2_5_S1
--operation mode is normal

WJ1_do_fwd_b_alu_lut_out = FH1_op_b_from_reg_really & (HH1_b_matches_dest1);
WJ1_do_fwd_b_alu = DFFE(WJ1_do_fwd_b_alu_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|fw_op_b[0]~410 at LC4_10_S1
--operation mode is normal

JJ1L1 = WJ1_do_fwd_b_alu & (KJ1_regout $ (PJ1_regout)) # !WJ1_do_fwd_b_alu & (AK2_regout);


--AK4_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC3|combout at LC6_4_W1
--operation mode is normal

AK4_combout = (YJ1L3 & !YJ1_sel_override_lo & FH1_const[1] # !YJ1L3 & (EJ1L4 # !YJ1_sel_override_lo)) & CASCADE(ZJ4_cascout);

--AK4_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC3|regout at LC6_4_W1
--operation mode is normal

AK4_regout = DFFE(AK4_combout, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|fw_op_b[1]~411 at LC3_4_S1
--operation mode is normal

JJ1L2 = WJ1_do_fwd_b_alu & (KJ2_regout $ PJ2_regout) # !WJ1_do_fwd_b_alu & (AK4_regout);


--CJ1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|sel_rota_byte_0~326 at LC3_12_W1
--operation mode is normal

CJ1L24 = !JJ1L2 & (JJ1L1 & JH1_p3_sel_dynamic_ext16 # !JJ1L1 & (JH1_p3_sel_dynamic_ext));


--MH1_byterot_sel_lo16[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byterot_sel_lo16[0] at LC1_12_W1
--operation mode is normal

MH1_byterot_sel_lo16[0]_lut_out = JH1_p2_do_byterot_1 # FH1_do_override_op_b & !MH1L50 # !MH1L52;
MH1_byterot_sel_lo16[0] = DFFE(MH1_byterot_sel_lo16[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p3_do_iABS is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iABS at LC3_13_Z1
--operation mode is normal

JH1_p3_do_iABS_lut_out = !BH1_instruction_2[5] & BH1_instruction_2[6] & !BH1_instruction_2[7] & JH1L96;
JH1_p3_do_iABS = DFFE(JH1_p3_do_iABS_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_shiftresult[30] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[30] at LC9_2_Q1
--operation mode is normal

BJ1_shiftresult[30]_lut_out = !BJ1L92;
BJ1_shiftresult[30] = DFFE(BJ1_shiftresult[30]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_shiftresult[31] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[31] at LC5_6_Q1
--operation mode is normal

BJ1_shiftresult[31]_lut_out = !BJ1L95;
BJ1_shiftresult[31] = DFFE(BJ1_shiftresult[31]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3594 at LC4_6_Q1
--operation mode is normal

HJ1L44 = BJ1_sel_rot1 & (BJ1_shiftresult[30]) # !BJ1_sel_rot1 & BJ1_shiftresult[31] # !BJ1_shift_cycle_2;


--PJ32_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC31|regout at LC9_1_K1
--operation mode is normal

PJ32_regout_lut_out = (CJ1_rota3[0] & (HJ1_true_regA[7] & !CJ1L22) # !CJ1_rota3[0] & (HJ1_true_regA[15] # !CJ1L22)) & CASCADE(NJ63_cascout);
PJ32_regout = DFFE(PJ32_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ32_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_31|regout at LC6_15_S1
--operation mode is counter

KJ32_regout_lut_out = HJ1_true_regA[31] $ JJ1_true_regB[31] $ !KJ31_cout;
KJ32_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[31]) # (!GJ1L1 & KJ32_regout_lut_out);
KJ32_regout_reg_input = KJ32_regout_sload_eqn & !EH1L6;
KJ32_regout = DFFE(KJ32_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ32_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_31|cout at LC6_15_S1
--operation mode is counter

KJ32_cout = CARRY(HJ1_true_regA[31] & (JJ1_true_regB[31] # !KJ31_cout) # !HJ1_true_regA[31] & JJ1_true_regB[31] & !KJ31_cout);


--HJ1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~31 at LC1_14_S1
--operation mode is normal

HJ1L41 = KJ32_regout $ (PJ32_regout);


--XJ1_op_a[31] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[31] at LC9_14_S1
--operation mode is normal

XJ1_op_a[31]_lut_out = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & HJ1L41 # !HH1_a_matches_dest2 & (KE14_q[31]));
XJ1_op_a[31] = DFFE(XJ1_op_a[31]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1_true_regA[31] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[31] at LC6_14_S1
--operation mode is normal

HJ1_true_regA[31] = HJ1L44 & (WJ1_do_fwd_a_alu & (HJ1L41) # !WJ1_do_fwd_a_alu & XJ1_op_a[31]);


--CJ1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|sel_rota_byte_0~327 at LC6_13_W1
--operation mode is normal

CJ1L25 = MH1_byterot_sel_lo16[0] # CJ1L24 # JH1_p3_do_iABS & !HJ1_true_regA[31];


--MH1_byterot_sel_lo16[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byterot_sel_lo16[1] at LC1_2_W1
--operation mode is normal

MH1_byterot_sel_lo16[1]_lut_out = JH1_p2_do_iTRAP_n # JH1_p2_byterot_F_control # FH1_do_override_op_b & MH1L55;
MH1_byterot_sel_lo16[1] = DFFE(MH1_byterot_sel_lo16[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p3_sel_dynamic_ext8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sel_dynamic_ext8 at LC6_2_Z1
--operation mode is normal

JH1_p3_sel_dynamic_ext8_lut_out = JH1L137 # !BH1_instruction_2[13] & BH1_instruction_2[10] & JH1L141;
JH1_p3_sel_dynamic_ext8 = DFFE(JH1_p3_sel_dynamic_ext8_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--CJ1_rota0[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota0[1] at LC6_1_W1
--operation mode is normal

CJ1_rota0[1] = MH1_byterot_sel_lo16[1] # !JJ1L2 & JH1_p3_sel_dynamic_ext8 & JJ1L1;


--NJ3L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F2|the_apex20k_lcell~COMBOUT at LC7_1_V1
--operation mode is normal

NJ3L3 = (CJ1_rota0[3] & HJ1_true_regA[25] & (!CJ1L9) # !CJ1_rota0[3] & (HJ1_true_regA[17] # !CJ1L9)) & CASCADE(NJ4_cascout);

--NJ3_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F2|cascout at LC7_1_V1
--operation mode is normal

NJ3_cascout = (CJ1_rota0[3] & HJ1_true_regA[25] & (!CJ1L9) # !CJ1_rota0[3] & (HJ1_true_regA[17] # !CJ1L9)) & CASCADE(NJ4_cascout);


--CJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|abs_switcheroo~208 at LC4_13_Z1
--operation mode is normal

CJ1L1 = JH1_p3_do_iABS & (!HJ1_true_regA[31]);


--JH1_p3_op_is_TRAP_0 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_op_is_TRAP_0 at LC9_14_U1
--operation mode is normal

JH1_p3_op_is_TRAP_0_lut_out = JH1_p2_do_iTRAP_0;
JH1_p3_op_is_TRAP_0 = DFFE(JH1_p3_op_is_TRAP_0_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p3_sreset_add_x is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sreset_add_x at LC3_12_Z1
--operation mode is normal

JH1_p3_sreset_add_x_lut_out = JH1_p2_sreset_add_x;
JH1_p3_sreset_add_x = DFFE(JH1_p3_sreset_add_x_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p3_do_iASRx_1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iASRx_1 at LC5_11_Z1
--operation mode is normal

JH1_p3_do_iASRx_1_lut_out = !BH1_instruction_2[14] & !BH1_subinstruction_2[0] & BH1_instruction_2[13] & JH1L97;
JH1_p3_do_iASRx_1 = DFFE(JH1_p3_do_iASRx_1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--EH1_p_true_regA_msb is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|p_true_regA_msb at LC3_14_S1
--operation mode is normal

EH1_p_true_regA_msb_lut_out = HJ1L44 & (WJ1_do_fwd_a_alu & HJ1L41 # !WJ1_do_fwd_a_alu & (XJ1_op_a[31]));
EH1_p_true_regA_msb = DFFE(EH1_p_true_regA_msb_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--EH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|computed_sreset_add~164 at LC7_12_Z1
--operation mode is normal

EH1L2 = JH1_p3_op_is_TRAP_0 # JH1_p3_sreset_add_x # !EH1_p_true_regA_msb & JH1_p3_do_iASRx_1;


--JH1_p3_do_iSEXT16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iSEXT16 at LC6_13_Z1
--operation mode is normal

JH1_p3_do_iSEXT16_lut_out = !BH1_instruction_2[5] & !BH1_instruction_2[6] & BH1_instruction_2[7] & JH1L96;
JH1_p3_do_iSEXT16 = DFFE(JH1_p3_do_iSEXT16_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_shiftresult[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[14] at LC3_16_Q1
--operation mode is normal

BJ1_shiftresult[14]_lut_out = !BJ1L44;
BJ1_shiftresult[14] = DFFE(BJ1_shiftresult[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_shiftresult[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[15] at LC10_16_Q1
--operation mode is normal

BJ1_shiftresult[15]_lut_out = !BJ1L47;
BJ1_shiftresult[15] = DFFE(BJ1_shiftresult[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3595 at LC8_16_Q1
--operation mode is normal

HJ1L45 = BJ1_sel_rot1 & BJ1_shiftresult[14] # !BJ1_sel_rot1 & (BJ1_shiftresult[15]) # !BJ1_shift_cycle_2;


--HJ1_true_regA[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[15] at LC6_4_P1
--operation mode is normal

HJ1_true_regA[15] = HJ1L45 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[15]) # !WJ1_do_fwd_a_alu & XJ1_op_a[15]);


--EH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|computed_sreset_add~165 at LC1_12_Z1
--operation mode is normal

EH1L3 = EH1L2 # CJ1L1 # !HJ1_true_regA[15] & JH1_p3_do_iSEXT16;


--JH1_p3_sreset_add_0 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sreset_add_0 at LC8_11_Z1
--operation mode is normal

JH1_p3_sreset_add_0_lut_out = BH1_instruction_2[13] & !BH1_instruction_2[14] & JH1L97;
JH1_p3_sreset_add_0 = DFFE(JH1_p3_sreset_add_0_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_subinstruction_3[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_3[5] at LC6_6_Y1
--operation mode is normal

BH1_subinstruction_3[5]_lut_out = BH1_subinstruction_2[5];
BH1_subinstruction_3[5] = DFFE(BH1_subinstruction_3[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_subinstruction_3[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_3[4] at LC10_6_Y1
--operation mode is normal

BH1_subinstruction_3[4]_lut_out = BH1_subinstruction_2[4];
BH1_subinstruction_3[4] = DFFE(BH1_subinstruction_3[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_subinstruction_3[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_3[3] at LC4_6_Y1
--operation mode is normal

BH1_subinstruction_3[3]_lut_out = BH1_subinstruction_2[3];
BH1_subinstruction_3[3] = DFFE(BH1_subinstruction_3[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_subinstruction_3[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_3[2] at LC1_5_Y1
--operation mode is normal

BH1_subinstruction_3[2]_lut_out = BH1_subinstruction_2[2];
BH1_subinstruction_3[2] = DFFE(BH1_subinstruction_3[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--EH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|computed_sreset_add~166 at LC5_6_Y1
--operation mode is normal

EH1L4 = BH1_subinstruction_3[3] # BH1_subinstruction_3[5] # BH1_subinstruction_3[2] # BH1_subinstruction_3[4];


--BH1_subinstruction_3[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_3[1] at LC3_11_Z1
--operation mode is normal

BH1_subinstruction_3[1]_lut_out = BH1_subinstruction_2[1];
BH1_subinstruction_3[1] = DFFE(BH1_subinstruction_3[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_subinstruction_3[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_3[0] at LC2_11_Z1
--operation mode is normal

BH1_subinstruction_3[0]_lut_out = BH1_subinstruction_2[0];
BH1_subinstruction_3[0] = DFFE(BH1_subinstruction_3[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--EH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|computed_sreset_add~167 at LC9_12_Z1
--operation mode is normal

EH1L5 = JH1_p3_sreset_add_0 & (BH1_subinstruction_3[1] # BH1_subinstruction_3[0] # EH1L4);


--JH1_p3_do_iSEXT8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iSEXT8 at LC9_13_Z1
--operation mode is normal

JH1_p3_do_iSEXT8_lut_out = BH1_instruction_2[5] & BH1_instruction_2[6] & !BH1_instruction_2[7] & JH1L96;
JH1_p3_do_iSEXT8 = DFFE(JH1_p3_do_iSEXT8_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_shiftresult[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[6] at LC4_4_Q1
--operation mode is normal

BJ1_shiftresult[6]_lut_out = !BJ1L20;
BJ1_shiftresult[6] = DFFE(BJ1_shiftresult[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_shiftresult[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[7] at LC9_4_Q1
--operation mode is normal

BJ1_shiftresult[7]_lut_out = !BJ1L23;
BJ1_shiftresult[7] = DFFE(BJ1_shiftresult[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3596 at LC10_4_Q1
--operation mode is normal

HJ1L46 = BJ1_sel_rot1 & (BJ1_shiftresult[6]) # !BJ1_sel_rot1 & BJ1_shiftresult[7] # !BJ1_shift_cycle_2;


--HJ1_true_regA[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[7] at LC8_3_W1
--operation mode is normal

HJ1_true_regA[7] = HJ1L46 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[7]) # !WJ1_do_fwd_a_alu & XJ1_op_a[7]);


--EH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|computed_sreset_add~168 at LC2_12_Z1
--operation mode is normal

EH1L6 = EH1L5 # EH1L3 # !HJ1_true_regA[7] & JH1_p3_do_iSEXT8;


--JH1_p3_sload_add_with_b_control is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sload_add_with_b_control at LC10_12_Z1
--operation mode is normal

JH1_p3_sload_add_with_b_control_lut_out = JH1_p2_sload_add_with_b_control;
JH1_p3_sload_add_with_b_control = DFFE(JH1_p3_sload_add_with_b_control_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--GJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|sload_add_with_b~0 at LC5_12_Z1
--operation mode is normal

GJ1L1 = JH1_p3_do_iASRx_1 # JH1_p3_sload_add_with_b_control;


--BH1_is_cancelled_4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|is_cancelled_4 at LC3_15_Z1
--operation mode is normal

BH1_is_cancelled_4_lut_out = BH1_is_cancelled_3;
BH1_is_cancelled_4 = DFFE(BH1_is_cancelled_4_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_is_neutrino_4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|is_neutrino_4 at LC5_15_Z1
--operation mode is normal

BH1_is_neutrino_4_lut_out = BH1_is_neutrino_3;
BH1_is_neutrino_4 = DFFE(BH1_is_neutrino_4_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p4_non_write_op is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p4_non_write_op at LC9_15_Z1
--operation mode is normal

JH1_p4_non_write_op_lut_out = JH1_reg_not_modified_delayed_for_non_write_op_3;
JH1_p4_non_write_op = DFFE(JH1_p4_non_write_op_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|reg_write_enable~15 at LC8_15_Z1
--operation mode is normal

PH1L6 = !BH1_is_neutrino_4 & !JH1_p4_non_write_op & !BH1_is_cancelled_4;


--BH1_dest_local_4[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_4[0] at LC4_12_Z1
--operation mode is normal

BH1_dest_local_4[0]_lut_out = BH1_dest_local_3[0];
BH1_dest_local_4[0] = DFFE(BH1_dest_local_4[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_dest_local_4[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_4[1] at LC1_6_T2
--operation mode is normal

BH1_dest_local_4[1]_lut_out = BH1_dest_local_3[1];
BH1_dest_local_4[1] = DFFE(BH1_dest_local_4[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_dest_local_4[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_4[2] at LC8_15_Y1
--operation mode is normal

BH1_dest_local_4[2]_lut_out = BH1_dest_local_3[2];
BH1_dest_local_4[2] = DFFE(BH1_dest_local_4[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_dest_local_4[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_4[3] at LC9_15_K2
--operation mode is normal

BH1_dest_local_4[3]_lut_out = BH1_dest_local_3[3];
BH1_dest_local_4[3] = DFFE(BH1_dest_local_4[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DK3L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~221 at LC3_16_U2
--operation mode is arithmetic

DK3L1 = BH1_dest_local_4[4] $ PH1L1;

--DK3L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~223 at LC3_16_U2
--operation mode is arithmetic

DK3L2 = CARRY(BH1_dest_local_4[4] & PH1L1);


--BH1_dest_local_4[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_4[4] at LC9_1_A2
--operation mode is normal

BH1_dest_local_4[4]_lut_out = BH1_dest_local_3[4];
BH1_dest_local_4[4] = DFFE(BH1_dest_local_4[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DK3L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~225 at LC9_16_U2
--operation mode is normal

DK3L3 = DK3L1 & (BH1_dest_local_4[3] # BH1_dest_local_4[4]);


--DK3L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~226 at LC4_16_U2
--operation mode is arithmetic

DK3L4 = PH1L2 $ DK3L2;

--DK3L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~228 at LC4_16_U2
--operation mode is arithmetic

DK3L5 = CARRY(!DK3L2 # !PH1L2);


--DK3L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~230 at LC1_16_U2
--operation mode is normal

DK3L6 = DK3L4 & (BH1_dest_local_4[3] # BH1_dest_local_4[4]);


--DK3L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~231 at LC5_16_U2
--operation mode is arithmetic

DK3L7 = PH1L3 $ !DK3L5;

--DK3L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~233 at LC5_16_U2
--operation mode is arithmetic

DK3L8 = CARRY(PH1L3 & !DK3L5);


--DK3L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~235 at LC10_16_U2
--operation mode is normal

DK3L9 = DK3L7 & (BH1_dest_local_4[3] # BH1_dest_local_4[4]);


--DK3L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~236 at LC6_16_U2
--operation mode is arithmetic

DK3L10 = PH1L4 $ DK3L8;

--DK3L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~238 at LC6_16_U2
--operation mode is arithmetic

DK3L11 = CARRY(!DK3L8 # !PH1L4);


--DK3L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~240 at LC2_16_U2
--operation mode is normal

DK3L12 = DK3L10 & (BH1_dest_local_4[3] # BH1_dest_local_4[4]);


--DK3L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~241 at LC7_16_U2
--operation mode is normal

DK3L13 = DK3L11 $ !PH1L5;


--DK3L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~245 at LC8_16_U2
--operation mode is normal

DK3L14 = DK3L13 & (BH1_dest_local_4[3] # BH1_dest_local_4[4]);


--NH1_a_local[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|a_local[0] at LC9_14_T1
--operation mode is normal

NH1_a_local[0]_lut_out = JH1_p_do_trap_offset # RH1L21 & !NH1L23;
NH1_a_local[0] = DFFE(NH1_a_local[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--NH1_a_local[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|a_local[1] at LC5_13_T1
--operation mode is normal

NH1_a_local[1]_lut_out = JH1L81 # !NH1L21 & RH1L23 & NH1L22;
NH1_a_local[1] = DFFE(NH1_a_local[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--NH1_a_local[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|a_local[2] at LC1_13_T1
--operation mode is normal

NH1_a_local[2]_lut_out = JH1L81 # !NH1L21 & RH1L24 & NH1L22;
NH1_a_local[2] = DFFE(NH1_a_local[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--NH1_a_local[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|a_local[3] at LC10_14_T1
--operation mode is normal

NH1_a_local[3]_lut_out = JH1L81 # RH1L25 & NH1L22 & !NH1L21;
NH1_a_local[3] = DFFE(NH1_a_local[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--DK1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~221 at LC1_16_W1
--operation mode is arithmetic

DK1L1 = DJ1_CWP_out_pre_mask[0] $ NH1_a_local[4];

--DK1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~223 at LC1_16_W1
--operation mode is arithmetic

DK1L2 = CARRY(DJ1_CWP_out_pre_mask[0] & NH1_a_local[4]);


--NH1_a_local[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|a_local[4] at LC2_7_T1
--operation mode is normal

NH1_a_local[4]_lut_out = RH1L27 & !JH1L81 & !NH1L21 & NH1L22;
NH1_a_local[4] = DFFE(NH1_a_local[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--DK1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~225 at LC9_16_W1
--operation mode is normal

DK1L3 = DK1L1 & (NH1_a_local[4] # NH1_a_local[3]);


--DK1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~226 at LC2_16_W1
--operation mode is arithmetic

DK1L4 = DJ1_CWP_out_pre_mask[1] $ !DK1L2;

--DK1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~228 at LC2_16_W1
--operation mode is arithmetic

DK1L5 = CARRY(DJ1_CWP_out_pre_mask[1] # !DK1L2);


--DK1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~230 at LC8_16_W1
--operation mode is normal

DK1L6 = DK1L4 & (NH1_a_local[4] # NH1_a_local[3]);


--DK1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~231 at LC3_16_W1
--operation mode is arithmetic

DK1L7 = DJ1_CWP_out_pre_mask[2] $ (DK1L5);

--DK1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~233 at LC3_16_W1
--operation mode is arithmetic

DK1L8 = CARRY(!DJ1_CWP_out_pre_mask[2] & (!DK1L5));


--DK1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~235 at LC7_16_W1
--operation mode is normal

DK1L9 = DK1L7 & (NH1_a_local[4] # NH1_a_local[3]);


--DK1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~236 at LC4_16_W1
--operation mode is arithmetic

DK1L10 = DJ1_CWP_out_pre_mask[3] $ (!DK1L8);

--DK1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~238 at LC4_16_W1
--operation mode is arithmetic

DK1L11 = CARRY(DJ1_CWP_out_pre_mask[3] # !DK1L8);


--DK1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~240 at LC10_16_W1
--operation mode is normal

DK1L12 = DK1L10 & (NH1_a_local[4] # NH1_a_local[3]);


--DK1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~241 at LC5_16_W1
--operation mode is normal

DK1L13 = DK1L11 $ DJ1_CWP_out_pre_mask[4];


--DK1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~245 at LC6_16_W1
--operation mode is normal

DK1L14 = DK1L13 & (NH1_a_local[4] # NH1_a_local[3]);


--JH1_op_subroutine_delayed_for_force_carryin_1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|op_subroutine_delayed_for_force_carryin_1 at LC6_6_Z1
--operation mode is normal

JH1_op_subroutine_delayed_for_force_carryin_1_lut_out = !JH1L9;
JH1_op_subroutine_delayed_for_force_carryin_1 = DFFE(JH1_op_subroutine_delayed_for_force_carryin_1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--BH1_instruction_1[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[14] at LC8_5_O1
--operation mode is normal

BH1_instruction_1[14]_lut_out = RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[14];
BH1_instruction_1[14] = DFFE(BH1_instruction_1[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--BH1_instruction_1[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[13] at LC5_4_O1
--operation mode is normal

BH1_instruction_1[13]_lut_out = RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[13];
BH1_instruction_1[13] = DFFE(BH1_instruction_1[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--BH1_instruction_1[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[15] at LC5_5_O1
--operation mode is normal

BH1_instruction_1[15]_lut_out = !RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[15];
BH1_instruction_1[15] = DFFE(BH1_instruction_1[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--JH1L113 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_write_16~90 at LC7_4_O1
--operation mode is normal

JH1L113 = !BH1_instruction_1[15] & BH1_instruction_1[13] & BH1_instruction_1[14];


--BH1_instruction_1[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[12] at LC6_1_T1
--operation mode is normal

BH1_instruction_1[12]_lut_out = RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[12];
BH1_instruction_1[12] = DFFE(BH1_instruction_1[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--BH1_instruction_1[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[8] at LC9_5_T1
--operation mode is normal

BH1_instruction_1[8]_lut_out = RH1_d1_instruction_fifo_out[8] # RH1_dont_forget_to_force_trap;
BH1_instruction_1[8] = DFFE(BH1_instruction_1[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--BH1_instruction_1[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[11] at LC6_5_O1
--operation mode is normal

BH1_instruction_1[11]_lut_out = RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[11];
BH1_instruction_1[11] = DFFE(BH1_instruction_1[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--BH1_instruction_1[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[9] at LC6_15_T1
--operation mode is normal

BH1_instruction_1[9]_lut_out = !RH1_dont_forget_to_force_trap & (RH1_d1_instruction_fifo_out[9]);
BH1_instruction_1[9] = DFFE(BH1_instruction_1[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--JH1L106 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iSWAP~52 at LC4_4_O1
--operation mode is normal

JH1L106 = BH1_instruction_1[8] & !BH1_instruction_1[9] & BH1_instruction_1[11];


--BH1_instruction_1[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[10] at LC6_8_T1
--operation mode is normal

BH1_instruction_1[10]_lut_out = RH1_d1_instruction_fifo_out[10] & !RH1_dont_forget_to_force_trap;
BH1_instruction_1[10] = DFFE(BH1_instruction_1[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--JH1L109 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iTRAP_0~40 at LC2_4_O1
--operation mode is normal

JH1L109 = JH1L106 & BH1_instruction_1[12] & JH1L113 & !BH1_instruction_1[10];


--RH1_next_instruction_address[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[1] at LC6_6_P1
--operation mode is counter

RH1_next_instruction_address[1]_lut_out = RH1_next_instruction_address[1] $ (RH1L38);
RH1_next_instruction_address[1]_sload_eqn = (RH1L81 & UH1L45) # (!RH1L81 & RH1_next_instruction_address[1]_lut_out);
RH1_next_instruction_address[1] = DFFE(RH1_next_instruction_address[1]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[1]~155 at LC6_6_P1
--operation mode is counter

RH1L40 = CARRY(!RH1L38 # !RH1_next_instruction_address[1]);


--VD1L2 is dual_processor:inst|watchdog:the_watchdog|Equal~287 at LC4_13_D2
--operation mode is normal

VD1L2 = !TJ1_dc_address[4] & (!TJ1_dc_address[2] & !TJ1_dc_address[3]);


--VD1L76 is dual_processor:inst|watchdog:the_watchdog|status_wr_strobe~22 at LC9_13_M1
--operation mode is normal

VD1L76 = !TJ1_dc_address[9] & KD1L2 & TJ1_dc_address[11] & WD1L4;


--JH1_p1_do_iSTx is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_iSTx at LC6_7_T1
--operation mode is normal

JH1_p1_do_iSTx_lut_out = JH1L105 # JH1L85 & !RH1L30 # !NH1L22;
JH1_p1_do_iSTx = DFFE(JH1_p1_do_iSTx_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--Y1_ad_result_ram_s1_arb_share_counter[1] is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter[1] at LC3_9_I1
--operation mode is normal

Y1_ad_result_ram_s1_arb_share_counter[1]_lut_out = Y1L60 $ Y1L58 $ (Y1L69 # !Y1L29);
Y1_ad_result_ram_s1_arb_share_counter[1] = DFFE(Y1_ad_result_ram_s1_arb_share_counter[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--Y1L30 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_grant_vector[1]~49 at LC9_7_I1
--operation mode is normal

Y1L30 = Y1L6 & (Y1_ad_result_ram_s1_arb_addend[1] # !Y1L63);


--Y1L29 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_firsttransfer~112 at LC1_8_I1
--operation mode is normal

Y1L29 = Y1_ad_result_ram_s1_slavearbiterlockenable & (Y1L28 # Y1_last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1 & Y1_ad_nios_data_master_requests_ad_result_ram_s1);


--Y1L58 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|add~519 at LC5_9_I1
--operation mode is normal

Y1L58 = Y1L29 & Y1_ad_result_ram_s1_arb_share_counter[1] # !Y1L29 & (Y1L30);


--Y1L59 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|add~520 at LC6_7_I1
--operation mode is normal

Y1L59 = !Y1L29 & (Y1_ad_result_ram_s1_arb_addend[1] & Y1L6 # !Y1L63);


--Y1_ad_result_ram_s1_arb_share_counter[0] is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter[0] at LC6_8_I1
--operation mode is normal

Y1_ad_result_ram_s1_arb_share_counter[0]_lut_out = Y1L29 & (Y1L69 $ (Y1L60)) # !Y1L29 & (Y1L38);
Y1_ad_result_ram_s1_arb_share_counter[0] = DFFE(Y1_ad_result_ram_s1_arb_share_counter[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--Y1L60 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|add~521 at LC7_8_I1
--operation mode is normal

Y1L60 = Y1L59 # Y1L29 & Y1_ad_result_ram_s1_arb_share_counter[0] # !Y1L29 & (Y1L30);


--Y1_ad_result_ram_s1_arb_share_counter[2] is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter[2] at LC1_7_I1
--operation mode is normal

Y1_ad_result_ram_s1_arb_share_counter[2]_lut_out = Y1L23 $ (Y1L29 & (!Y1L22) # !Y1L29 & Y1L38);
Y1_ad_result_ram_s1_arb_share_counter[2] = DFFE(Y1_ad_result_ram_s1_arb_share_counter[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--Y1L69 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|reduce_or~38 at LC2_9_I1
--operation mode is normal

Y1L69 = Y1_ad_result_ram_s1_arb_share_counter[2] # Y1_ad_result_ram_s1_arb_share_counter[0] # Y1_ad_result_ram_s1_arb_share_counter[1];


--Y1L21 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter_next_value[1]~441 at LC9_8_I1
--operation mode is normal

Y1L21 = Y1L58 $ Y1L60 $ (Y1L69 # !Y1L29);


--Y1L38 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writebyteenable[1]~159 at LC10_7_I1
--operation mode is normal

Y1L38 = Y1L63 & (!Y1L6 # !Y1_ad_result_ram_s1_arb_addend[1]);


--Y1L20 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter_next_value[0]~442 at LC8_8_I1
--operation mode is normal

Y1L20 = Y1L29 & (Y1L69 $ (Y1L60)) # !Y1L29 & (Y1L38);


--Y1L22 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter_next_value[2]~443 at LC8_9_I1
--operation mode is normal

Y1L22 = !Y1_ad_result_ram_s1_arb_share_counter[2] & (Y1_ad_result_ram_s1_arb_share_counter[0] # Y1_ad_result_ram_s1_arb_share_counter[1]);


--Y1L23 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter_next_value[2]~444 at LC10_8_I1
--operation mode is normal

Y1L23 = !Y1L60 & (Y1L29 & !Y1_ad_result_ram_s1_arb_share_counter[1] # !Y1L29 & (!Y1L30));


--Y1L24 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter_next_value[2]~445 at LC3_8_I1
--operation mode is normal

Y1L24 = Y1L23 $ (Y1L29 & !Y1L22 # !Y1L29 & (Y1L38));


--Y1_ad_result_ram_s1_saved_chosen_master_vector[1] is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_saved_chosen_master_vector[1] at LC7_6_I1
--operation mode is normal

Y1_ad_result_ram_s1_saved_chosen_master_vector[1]_lut_out = Y1L6 & (Y1_ad_result_ram_s1_arb_addend[1] # !Y1L63);
Y1_ad_result_ram_s1_saved_chosen_master_vector[1] = DFFE(Y1_ad_result_ram_s1_saved_chosen_master_vector[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , Y1L26);


--Y1L67 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1~65 at LC2_6_I1
--operation mode is normal

Y1L67 = Y1L29 & (Y1_ad_result_ram_s1_saved_chosen_master_vector[1]) # !Y1L29 & (Y1L30 # !Y1L38 & Y1_ad_result_ram_s1_saved_chosen_master_vector[1]);


--Y1L27 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arbitration_holdoff_internal~15 at LC10_6_I1
--operation mode is normal

Y1L27 = !Y1L29 & (Y1L6 # Y1L63);


--TE1_do_iLDx_delayed_for_sel_memword_2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|do_iLDx_delayed_for_sel_memword_2 at LC6_6_D2
--operation mode is normal

TE1_do_iLDx_delayed_for_sel_memword_2_lut_out = TE1_p1_do_iLDx;
TE1_do_iLDx_delayed_for_sel_memword_2 = DFFE(TE1_do_iLDx_delayed_for_sel_memword_2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--Y1_ad_result_ram_s1_saved_chosen_master_vector[0] is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_saved_chosen_master_vector[0] at LC6_6_I1
--operation mode is normal

Y1_ad_result_ram_s1_saved_chosen_master_vector[0]_lut_out = Y1L63 & (!Y1L6 # !Y1_ad_result_ram_s1_arb_addend[1]);
Y1_ad_result_ram_s1_saved_chosen_master_vector[0] = DFFE(Y1_ad_result_ram_s1_saved_chosen_master_vector[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , Y1L26);


--Y1L25 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_winner[0]~35 at LC2_7_I1
--operation mode is normal

Y1L25 = Y1L29 & Y1_ad_result_ram_s1_saved_chosen_master_vector[0] # !Y1L29 & (Y1L38 # Y1_ad_result_ram_s1_saved_chosen_master_vector[0] & !Y1L30);


--YB1_enet_boot_rom_s1_saved_chosen_master_vector[0] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_saved_chosen_master_vector[0] at LC3_12_D1
--operation mode is normal

YB1_enet_boot_rom_s1_saved_chosen_master_vector[0]_lut_out = YB1L52 & (!YB1L46 # !YB1_enet_boot_rom_s1_arb_addend[1]);
YB1_enet_boot_rom_s1_saved_chosen_master_vector[0] = DFFE(YB1_enet_boot_rom_s1_saved_chosen_master_vector[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , YB1L38);


--YB1L51 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_granted_enet_boot_rom_s1~86 at LC6_9_D1
--operation mode is normal

YB1L51 = YB1L52 & (!YB1_enet_boot_rom_s1_arb_addend[1] # !YB1L46);


--YB1L45 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_data_master_arbiterlock~21 at LC8_10_D1
--operation mode is normal

YB1L45 = YB1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1 & YB1L49;


--YB1L40 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_firsttransfer~61 at LC2_10_D1
--operation mode is normal

YB1L40 = YB1_enet_boot_rom_s1_slavearbiterlockenable & (YB1L45 # YB1L55 & YB1_last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1);


--YB1L37 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_winner[0]~33 at LC10_9_D1
--operation mode is normal

YB1L37 = YB1L40 & (YB1_enet_boot_rom_s1_saved_chosen_master_vector[0]) # !YB1L40 & (YB1L51 # !YB1L69 & YB1_enet_boot_rom_s1_saved_chosen_master_vector[0]);


--YB1L39 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arbitration_holdoff_internal~15 at LC5_10_D1
--operation mode is normal

YB1L39 = !YB1L40 & (YB1L52 # YB1L46);


--YB1_enet_boot_rom_s1_saved_chosen_master_vector[1] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_saved_chosen_master_vector[1] at LC4_12_D1
--operation mode is normal

YB1_enet_boot_rom_s1_saved_chosen_master_vector[1]_lut_out = YB1L46 & (YB1_enet_boot_rom_s1_arb_addend[1] # !YB1L52);
YB1_enet_boot_rom_s1_saved_chosen_master_vector[1] = DFFE(YB1_enet_boot_rom_s1_saved_chosen_master_vector[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , YB1L38);


--YB1L60 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1~70 at LC5_9_D1
--operation mode is normal

YB1L60 = YB1L40 & (YB1_enet_boot_rom_s1_saved_chosen_master_vector[1]) # !YB1L40 & (YB1L69 # !YB1L51 & YB1_enet_boot_rom_s1_saved_chosen_master_vector[1]);


--R1_ad_cmd_ram_s1_arb_share_counter[1] is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter[1] at LC9_2_I1
--operation mode is normal

R1_ad_cmd_ram_s1_arb_share_counter[1]_lut_out = R1L55 $ R1L53 $ (R1L63 # !R1L21);
R1_ad_cmd_ram_s1_arb_share_counter[1] = DFFE(R1_ad_cmd_ram_s1_arb_share_counter[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--R1L22 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_grant_vector[1]~49 at LC10_5_H1
--operation mode is normal

R1L22 = R1L48 & (R1_ad_cmd_ram_s1_arb_addend[1] # !R1L57);


--R1L21 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_firsttransfer~112 at LC10_6_H1
--operation mode is normal

R1L21 = R1_ad_cmd_ram_s1_slavearbiterlockenable & (R1L20 # R1_last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1 & R1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--R1L53 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|add~475 at LC3_3_I1
--operation mode is normal

R1L53 = R1L21 & R1_ad_cmd_ram_s1_arb_share_counter[1] # !R1L21 & (R1L22);


--R1L54 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|add~476 at LC2_5_H1
--operation mode is normal

R1L54 = !R1L21 & (R1_ad_cmd_ram_s1_arb_addend[1] & R1L48 # !R1L57);


--R1_ad_cmd_ram_s1_arb_share_counter[0] is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter[0] at LC5_2_I1
--operation mode is normal

R1_ad_cmd_ram_s1_arb_share_counter[0]_lut_out = R1L21 & (R1L55 $ R1L63) # !R1L21 & (R1L29);
R1_ad_cmd_ram_s1_arb_share_counter[0] = DFFE(R1_ad_cmd_ram_s1_arb_share_counter[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--R1L55 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|add~477 at LC5_5_H1
--operation mode is normal

R1L55 = R1L54 # R1L21 & R1_ad_cmd_ram_s1_arb_share_counter[0] # !R1L21 & (R1L22);


--R1_ad_cmd_ram_s1_arb_share_counter[2] is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter[2] at LC2_3_I1
--operation mode is normal

R1_ad_cmd_ram_s1_arb_share_counter[2]_lut_out = R1L15 $ (R1L21 & !R1L14 # !R1L21 & (R1L29));
R1_ad_cmd_ram_s1_arb_share_counter[2] = DFFE(R1_ad_cmd_ram_s1_arb_share_counter[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--R1L63 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|reduce_or~30 at LC1_2_I1
--operation mode is normal

R1L63 = R1_ad_cmd_ram_s1_arb_share_counter[1] # R1_ad_cmd_ram_s1_arb_share_counter[0] # R1_ad_cmd_ram_s1_arb_share_counter[2];


--R1L13 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter_next_value[1]~451 at LC4_3_I1
--operation mode is normal

R1L13 = R1L55 $ R1L53 $ (R1L63 # !R1L21);


--R1L29 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writebyteenable[1]~116 at LC3_6_H1
--operation mode is normal

R1L29 = R1L57 & (!R1L48 # !R1_ad_cmd_ram_s1_arb_addend[1]);


--R1L12 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter_next_value[0]~452 at LC1_3_I1
--operation mode is normal

R1L12 = R1L21 & (R1L63 $ (R1L55)) # !R1L21 & (R1L29);


--R1L14 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter_next_value[2]~453 at LC6_2_I1
--operation mode is normal

R1L14 = !R1_ad_cmd_ram_s1_arb_share_counter[2] & (R1_ad_cmd_ram_s1_arb_share_counter[1] # R1_ad_cmd_ram_s1_arb_share_counter[0]);


--R1L15 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter_next_value[2]~454 at LC6_3_I1
--operation mode is normal

R1L15 = !R1L55 & (R1L21 & !R1_ad_cmd_ram_s1_arb_share_counter[1] # !R1L21 & (!R1L22));


--R1L16 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter_next_value[2]~455 at LC7_3_I1
--operation mode is normal

R1L16 = R1L15 $ (R1L21 & !R1L14 # !R1L21 & (R1L29));


--R1_ad_cmd_ram_s1_saved_chosen_master_vector[1] is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_saved_chosen_master_vector[1] at LC9_5_H1
--operation mode is normal

R1_ad_cmd_ram_s1_saved_chosen_master_vector[1]_lut_out = R1L48 & (R1_ad_cmd_ram_s1_arb_addend[1] # !R1L57);
R1_ad_cmd_ram_s1_saved_chosen_master_vector[1] = DFFE(R1_ad_cmd_ram_s1_saved_chosen_master_vector[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , R1L18);


--R1L61 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1~65 at LC7_5_H1
--operation mode is normal

R1L61 = R1L21 & (R1_ad_cmd_ram_s1_saved_chosen_master_vector[1]) # !R1L21 & (R1L22 # !R1L29 & R1_ad_cmd_ram_s1_saved_chosen_master_vector[1]);


--R1L19 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arbitration_holdoff_internal~15 at LC5_6_H1
--operation mode is normal

R1L19 = !R1L21 & (R1L57 # R1L48);


--R1_ad_cmd_ram_s1_saved_chosen_master_vector[0] is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_saved_chosen_master_vector[0] at LC6_5_H1
--operation mode is normal

R1_ad_cmd_ram_s1_saved_chosen_master_vector[0]_lut_out = R1L57 & (!R1L48 # !R1_ad_cmd_ram_s1_arb_addend[1]);
R1_ad_cmd_ram_s1_saved_chosen_master_vector[0] = DFFE(R1_ad_cmd_ram_s1_saved_chosen_master_vector[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , R1L18);


--R1L17 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_winner[0]~35 at LC9_6_H1
--operation mode is normal

R1L17 = R1L21 & R1_ad_cmd_ram_s1_saved_chosen_master_vector[0] # !R1L21 & (R1L29 # R1_ad_cmd_ram_s1_saved_chosen_master_vector[0] & !R1L22);


--KE15_q[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[8] at EC3_1_X1
KE15_q[8]_data_in = QJ1_alu_result[8];
KE15_q[8]_write_enable = PH1L6;
KE15_q[8]_clock_0 = GLOBAL(clk);
KE15_q[8]_clock_1 = GLOBAL(clk);
KE15_q[8]_clock_enable_1 = GH1L8;
KE15_q[8]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[8]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[8] = MEMORY_SEGMENT(KE15_q[8]_data_in, KE15_q[8]_write_enable, KE15_q[8]_clock_0, KE15_q[8]_clock_1, , , , KE15_q[8]_clock_enable_1, VCC, KE15_q[8]_write_address, KE15_q[8]_read_address);


--JH1_op_is_trap_delayed_for_use_fresh_cwp_2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|op_is_trap_delayed_for_use_fresh_cwp_2 at LC4_9_Y1
--operation mode is normal

JH1_op_is_trap_delayed_for_use_fresh_cwp_2_lut_out = JH1_p1_op_is_trap;
JH1_op_is_trap_delayed_for_use_fresh_cwp_2 = DFFE(JH1_op_is_trap_delayed_for_use_fresh_cwp_2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FH1_op_b_from_reg_really is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|op_b_from_reg_really at LC10_9_Y1
--operation mode is normal

FH1_op_b_from_reg_really_lut_out = !FH1_p1_do_override_op_b & (KE16_q[15] # JH1_p1_op_b_from_reg_or_const & !FH1_last_instruction_was_prefix);
FH1_op_b_from_reg_really = DFFE(FH1_op_b_from_reg_really_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HH1_b_matches_dest2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|b_matches_dest2 at LC5_9_Y1
--operation mode is normal

HH1_b_matches_dest2_lut_out = HH1L22;
HH1_b_matches_dest2 = DFFE(HH1_b_matches_dest2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--YJ1_sel_raw_reg_b is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|sel_raw_reg_b at LC7_8_Y1
--operation mode is normal

YJ1_sel_raw_reg_b = JH1_op_is_trap_delayed_for_use_fresh_cwp_2 # !HH1_b_matches_dest2 & FH1_op_b_from_reg_really;


--YJ1_sel_alu_result is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|sel_alu_result at LC3_8_Y1
--operation mode is normal

YJ1_sel_alu_result = JH1_op_is_trap_delayed_for_use_fresh_cwp_2 # HH1_b_matches_dest2 & FH1_op_b_from_reg_really;


--KE15_q[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[9] at EC3_1_V1
KE15_q[9]_data_in = QJ1_alu_result[9];
KE15_q[9]_write_enable = PH1L6;
KE15_q[9]_clock_0 = GLOBAL(clk);
KE15_q[9]_clock_1 = GLOBAL(clk);
KE15_q[9]_clock_enable_1 = GH1L8;
KE15_q[9]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[9]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[9] = MEMORY_SEGMENT(KE15_q[9]_data_in, KE15_q[9]_write_enable, KE15_q[9]_clock_0, KE15_q[9]_clock_1, , , , KE15_q[9]_clock_enable_1, VCC, KE15_q[9]_write_address, KE15_q[9]_read_address);


--KE15_q[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[2] at EC3_1_Y1
KE15_q[2]_data_in = QJ1_alu_result[2];
KE15_q[2]_write_enable = PH1L6;
KE15_q[2]_clock_0 = GLOBAL(clk);
KE15_q[2]_clock_1 = GLOBAL(clk);
KE15_q[2]_clock_enable_1 = GH1L8;
KE15_q[2]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[2]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[2] = MEMORY_SEGMENT(KE15_q[2]_data_in, KE15_q[2]_write_enable, KE15_q[2]_clock_0, KE15_q[2]_clock_1, , , , KE15_q[2]_clock_enable_1, VCC, KE15_q[2]_write_address, KE15_q[2]_read_address);


--BH1_instruction_1[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[5] at LC6_5_T1
--operation mode is normal

BH1_instruction_1[5]_lut_out = RH1L26 & (KH1_d2_irqnumber[5] # !RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[5]) # !RH1L26 & (!RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[5]);
BH1_instruction_1[5] = DFFE(BH1_instruction_1[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--JH1_p1_op_b_from_reg_or_const is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_op_b_from_reg_or_const at LC9_4_Y1
--operation mode is normal

JH1_p1_op_b_from_reg_or_const_lut_out = !JH1L130;
JH1_p1_op_b_from_reg_or_const = DFFE(JH1_p1_op_b_from_reg_or_const_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--KE16_q[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[8] at EC13_1_T1
KE16_q[8]_data_in = ~GND;
KE16_q[8]_clock_1 = GLOBAL(clk);
KE16_q[8]_clock_enable_1 = SH1L1;
KE16_q[8]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[8]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[8] = MEMORY_SEGMENT(KE16_q[8]_data_in, GND, GND, KE16_q[8]_clock_1, , , , KE16_q[8]_clock_enable_1, VCC, KE16_q[8]_write_address, KE16_q[8]_read_address);


--FH1_op_uses_Ki5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|op_uses_Ki5 at LC7_7_Y1
--operation mode is normal

FH1_op_uses_Ki5 = JH1_p1_op_b_from_reg_or_const # KE16_q[8];


--JH1_p1_do_stack_offset is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_stack_offset at LC4_1_Y1
--operation mode is normal

JH1_p1_do_stack_offset_lut_out = RH1_d1_instruction_fifo_out[14] & RH1_d1_instruction_fifo_out[15] & !RH1_dont_forget_to_force_trap;
JH1_p1_do_stack_offset = DFFE(JH1_p1_do_stack_offset_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--KE15_q[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[3] at EC3_1_S1
KE15_q[3]_data_in = QJ1_alu_result[3];
KE15_q[3]_write_enable = PH1L6;
KE15_q[3]_clock_0 = GLOBAL(clk);
KE15_q[3]_clock_1 = GLOBAL(clk);
KE15_q[3]_clock_enable_1 = GH1L8;
KE15_q[3]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[3]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[3] = MEMORY_SEGMENT(KE15_q[3]_data_in, KE15_q[3]_write_enable, KE15_q[3]_clock_0, KE15_q[3]_clock_1, , , , KE15_q[3]_clock_enable_1, VCC, KE15_q[3]_write_address, KE15_q[3]_read_address);


--BH1_instruction_1[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[6] at LC2_6_T1
--operation mode is normal

BH1_instruction_1[6]_lut_out = RH1_d1_instruction_fifo_out[6] & !RH1_dont_forget_to_force_trap;
BH1_instruction_1[6] = DFFE(BH1_instruction_1[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--KE15_q[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[11] at EC4_1_S1
KE15_q[11]_data_in = QJ1_alu_result[11];
KE15_q[11]_write_enable = PH1L6;
KE15_q[11]_clock_0 = GLOBAL(clk);
KE15_q[11]_clock_1 = GLOBAL(clk);
KE15_q[11]_clock_enable_1 = GH1L8;
KE15_q[11]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[11]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[11] = MEMORY_SEGMENT(KE15_q[11]_data_in, KE15_q[11]_write_enable, KE15_q[11]_clock_0, KE15_q[11]_clock_1, , , , KE15_q[11]_clock_enable_1, VCC, KE15_q[11]_write_address, KE15_q[11]_read_address);


--KE15_q[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[10] at EC3_1_Z1
KE15_q[10]_data_in = QJ1_alu_result[10];
KE15_q[10]_write_enable = PH1L6;
KE15_q[10]_clock_0 = GLOBAL(clk);
KE15_q[10]_clock_1 = GLOBAL(clk);
KE15_q[10]_clock_enable_1 = GH1L8;
KE15_q[10]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[10]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[10] = MEMORY_SEGMENT(KE15_q[10]_data_in, KE15_q[10]_write_enable, KE15_q[10]_clock_0, KE15_q[10]_clock_1, , , , KE15_q[10]_clock_enable_1, VCC, KE15_q[10]_write_address, KE15_q[10]_read_address);


--KE15_q[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[5] at EC3_1_U1
KE15_q[5]_data_in = QJ1_alu_result[5];
KE15_q[5]_write_enable = PH1L6;
KE15_q[5]_clock_0 = GLOBAL(clk);
KE15_q[5]_clock_1 = GLOBAL(clk);
KE15_q[5]_clock_enable_1 = GH1L8;
KE15_q[5]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[5]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[5] = MEMORY_SEGMENT(KE15_q[5]_data_in, KE15_q[5]_write_enable, KE15_q[5]_clock_0, KE15_q[5]_clock_1, , , , KE15_q[5]_clock_enable_1, VCC, KE15_q[5]_write_address, KE15_q[5]_read_address);


--JH1_p1_op_b_from_2Ei5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_op_b_from_2Ei5 at LC7_5_Y1
--operation mode is normal

JH1_p1_op_b_from_2Ei5_lut_out = JH1L104 # !RH1_dont_forget_to_force_trap & JH1L128 & !RH1_d1_instruction_fifo_out[12];
JH1_p1_op_b_from_2Ei5 = DFFE(JH1_p1_op_b_from_2Ei5_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--KE16_q[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[13] at EC2_1_T1
KE16_q[13]_data_in = ~GND;
KE16_q[13]_clock_1 = GLOBAL(clk);
KE16_q[13]_clock_enable_1 = SH1L1;
KE16_q[13]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[13]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[13] = MEMORY_SEGMENT(KE16_q[13]_data_in, GND, GND, KE16_q[13]_clock_1, , , , KE16_q[13]_clock_enable_1, VCC, KE16_q[13]_write_address, KE16_q[13]_read_address);


--FH1_K[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[3] at LC8_11_Y1
--operation mode is normal

FH1_K[3]_lut_out = BH1_instruction_1[3] & (JH1_p1_op_is_PFX);
FH1_K[3] = DFFE(FH1_K[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KH1_pipe_state_we);


--BH1_instruction_1[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[7] at LC1_7_T1
--operation mode is normal

BH1_instruction_1[7]_lut_out = !RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[7];
BH1_instruction_1[7] = DFFE(BH1_instruction_1[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--SJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1217 at LC1_10_Y1
--operation mode is normal

SJ1L1 = !BH1_instruction_1[8] & BH1_instruction_1[6] & !BH1_instruction_1[7] & BH1_instruction_1[5];


--FH1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[3]~1177 at LC3_11_Y1
--operation mode is normal

FH1L50 = JH1_p1_op_b_from_2Ei5 & (SJ1L1 # FH1_K[3] & KE16_q[13]) # !JH1_p1_op_b_from_2Ei5 & FH1_K[3] & (KE16_q[13]);


--FH1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[3]~1178 at LC7_11_Y1
--operation mode is normal

FH1L51 = FH1L50 # BH1_instruction_1[8] & (JH1_p1_do_stack_offset # FH1_op_uses_Ki5);


--JH1_p1_do_iSAVE is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_iSAVE at LC10_3_T1
--operation mode is normal

JH1_p1_do_iSAVE_lut_out = !RH1_dont_forget_to_force_trap & (!RH1_d1_instruction_fifo_out[8] & JH1L81);
JH1_p1_do_iSAVE = DFFE(JH1_p1_do_iSAVE_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--BH1_instruction_1[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[1] at LC8_13_T1
--operation mode is normal

BH1_instruction_1[1]_lut_out = RH1_dont_forget_to_force_trap & RH1L22 & !DJ1_trap_request_underflow # !RH1_dont_forget_to_force_trap & (RH1L3Q);
BH1_instruction_1[1] = DFFE(BH1_instruction_1[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--BH1_instruction_1[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[3] at LC2_5_T1
--operation mode is normal

BH1_instruction_1[3]_lut_out = RH1_dont_forget_to_force_trap & (RH1L26 & KH1_d2_irqnumber[3]) # !RH1_dont_forget_to_force_trap & (RH1L5Q # RH1L26 & KH1_d2_irqnumber[3]);
BH1_instruction_1[3] = DFFE(BH1_instruction_1[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--FH1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[3]~1179 at LC5_1_Y1
--operation mode is normal

FH1L52 = BH1_instruction_1[3] & (JH1_p1_op_is_trap # JH1_p1_do_iSAVE & BH1_instruction_1[1]) # !BH1_instruction_1[3] & JH1_p1_do_iSAVE & (BH1_instruction_1[1]);


--JH1_p1_do_narrow_stack_offset is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_narrow_stack_offset at LC2_15_T1
--operation mode is normal

JH1_p1_do_narrow_stack_offset_lut_out = !RH1_d1_instruction_fifo_out[12] & !RH1_dont_forget_to_force_trap & XH1L20 & !RH1_d1_instruction_fifo_out[11];
JH1_p1_do_narrow_stack_offset = DFFE(JH1_p1_do_narrow_stack_offset_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--KE15_q[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[6] at EC3_1_W1
KE15_q[6]_data_in = QJ1_alu_result[6];
KE15_q[6]_write_enable = PH1L6;
KE15_q[6]_clock_0 = GLOBAL(clk);
KE15_q[6]_clock_1 = GLOBAL(clk);
KE15_q[6]_clock_enable_1 = GH1L8;
KE15_q[6]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[6]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[6] = MEMORY_SEGMENT(KE15_q[6]_data_in, KE15_q[6]_write_enable, KE15_q[6]_clock_0, KE15_q[6]_clock_1, , , , KE15_q[6]_clock_enable_1, VCC, KE15_q[6]_write_address, KE15_q[6]_read_address);


--FH1_K[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[4] at LC10_11_Y1
--operation mode is normal

FH1_K[4]_lut_out = BH1_instruction_1[4] & JH1_p1_op_is_PFX;
FH1_K[4] = DFFE(FH1_K[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KH1_pipe_state_we);


--SJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1218 at LC6_11_Y1
--operation mode is normal

SJ1L2 = !BH1_instruction_1[6] & !BH1_instruction_1[8] & !BH1_instruction_1[5] & BH1_instruction_1[7];


--FH1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[4]~1181 at LC4_11_Y1
--operation mode is normal

FH1L53 = JH1_p1_op_b_from_2Ei5 & (SJ1L2 # FH1_K[4] & KE16_q[13]) # !JH1_p1_op_b_from_2Ei5 & (FH1_K[4] & KE16_q[13]);


--FH1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[4]~1182 at LC2_10_Y1
--operation mode is normal

FH1L54 = FH1L53 # BH1_instruction_1[9] & (JH1_p1_do_stack_offset # FH1_op_uses_Ki5);


--BH1_instruction_1[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[2] at LC4_7_T1
--operation mode is normal

BH1_instruction_1[2]_lut_out = RH1_dont_forget_to_force_trap & (RH1L26 & KH1_d2_irqnumber[2]) # !RH1_dont_forget_to_force_trap & (RH1L4Q # RH1L26 & KH1_d2_irqnumber[2]);
BH1_instruction_1[2] = DFFE(BH1_instruction_1[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--BH1_instruction_1[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[4] at LC3_5_T1
--operation mode is normal

BH1_instruction_1[4]_lut_out = RH1L26 & (KH1_d2_irqnumber[4] # RH1L6Q & !RH1_dont_forget_to_force_trap) # !RH1L26 & (RH1L6Q & !RH1_dont_forget_to_force_trap);
BH1_instruction_1[4] = DFFE(BH1_instruction_1[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--FH1L55 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[4]~1183 at LC3_1_Y1
--operation mode is normal

FH1L55 = JH1_p1_op_is_trap & (BH1_instruction_1[4] # JH1_p1_do_iSAVE & BH1_instruction_1[2]) # !JH1_p1_op_is_trap & JH1_p1_do_iSAVE & (BH1_instruction_1[2]);


--KE15_q[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[19] at EC2_1_Z1
KE15_q[19]_data_in = QJ1_alu_result[19];
KE15_q[19]_write_enable = PH1L6;
KE15_q[19]_clock_0 = GLOBAL(clk);
KE15_q[19]_clock_1 = GLOBAL(clk);
KE15_q[19]_clock_enable_1 = GH1L8;
KE15_q[19]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[19]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[19] = MEMORY_SEGMENT(KE15_q[19]_data_in, KE15_q[19]_write_enable, KE15_q[19]_clock_0, KE15_q[19]_clock_1, , , , KE15_q[19]_clock_enable_1, VCC, KE15_q[19]_write_address, KE15_q[19]_read_address);


--PJ20_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC19|regout at LC6_4_B1
--operation mode is normal

PJ20_regout_lut_out = (CJ1_rota2[1] & (HJ1_true_regA[11] & !CJ1L16) # !CJ1_rota2[1] & (HJ1_true_regA[3] # !CJ1L16)) & CASCADE(NJ39_cascout);
PJ20_regout = DFFE(PJ20_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ20_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_19|regout at LC4_13_S1
--operation mode is counter

KJ20_regout_lut_out = JJ1_true_regB[19] $ HJ1_true_regA[19] $ !KJ19_cout;
KJ20_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[19]) # (!GJ1L1 & KJ20_regout_lut_out);
KJ20_regout_reg_input = KJ20_regout_sload_eqn & !EH1L6;
KJ20_regout = DFFE(KJ20_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ20_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_19|cout at LC4_13_S1
--operation mode is counter

KJ20_cout = CARRY(JJ1_true_regB[19] & (HJ1_true_regA[19] # !KJ19_cout) # !JJ1_true_regB[19] & HJ1_true_regA[19] & !KJ19_cout);


--QJ1_alu_result[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[19] at LC4_5_S1
--operation mode is normal

QJ1_alu_result[19] = KJ20_regout $ (PJ20_regout);


--FH1_K[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[10] at LC1_3_Y1
--operation mode is normal

FH1_K[10]_lut_out = JH1_p1_op_is_PFX & BH1_instruction_1[10];
FH1_K[10] = DFFE(FH1_K[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KH1_pipe_state_we);


--FH1L81 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[15]~1185 at LC3_13_Y1
--operation mode is normal

FH1L81 = FH1_K[10] & (JH1_p1_op_b_from_reg_or_const # KE16_q[8] # KE16_q[13]);


--SJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1219 at LC8_13_Y1
--operation mode is normal

SJ1L3 = BH1_instruction_1[6] & BH1_instruction_1[7] & BH1_instruction_1[5] & BH1_instruction_1[8];


--KE15_q[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[20] at EC1_1_U1
KE15_q[20]_data_in = QJ1_alu_result[20];
KE15_q[20]_write_enable = PH1L6;
KE15_q[20]_clock_0 = GLOBAL(clk);
KE15_q[20]_clock_1 = GLOBAL(clk);
KE15_q[20]_clock_enable_1 = GH1L8;
KE15_q[20]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[20]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[20] = MEMORY_SEGMENT(KE15_q[20]_data_in, KE15_q[20]_write_enable, KE15_q[20]_clock_0, KE15_q[20]_clock_1, , , , KE15_q[20]_clock_enable_1, VCC, KE15_q[20]_write_address, KE15_q[20]_read_address);


--PJ21_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC20|regout at LC4_11_O1
--operation mode is normal

PJ21_regout_lut_out = (CJ1_rota2[1] & !CJ1L16 & HJ1_true_regA[12] # !CJ1_rota2[1] & (HJ1_true_regA[4] # !CJ1L16)) & CASCADE(NJ41_cascout);
PJ21_regout = DFFE(PJ21_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ21_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_20|regout at LC5_13_S1
--operation mode is counter

KJ21_regout_lut_out = JJ1_true_regB[20] $ HJ1_true_regA[20] $ KJ20_cout;
KJ21_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[20]) # (!GJ1L1 & KJ21_regout_lut_out);
KJ21_regout_reg_input = KJ21_regout_sload_eqn & !EH1L6;
KJ21_regout = DFFE(KJ21_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ21_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_20|cout at LC5_13_S1
--operation mode is counter

KJ21_cout = CARRY(JJ1_true_regB[20] & !HJ1_true_regA[20] & !KJ20_cout # !JJ1_true_regB[20] & (!KJ20_cout # !HJ1_true_regA[20]));


--QJ1_alu_result[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[20] at LC2_10_O1
--operation mode is normal

QJ1_alu_result[20] = PJ21_regout $ (KJ21_regout);


--KE15_q[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[15] at EC2_1_S1
KE15_q[15]_data_in = QJ1_alu_result[15];
KE15_q[15]_write_enable = PH1L6;
KE15_q[15]_clock_0 = GLOBAL(clk);
KE15_q[15]_clock_1 = GLOBAL(clk);
KE15_q[15]_clock_enable_1 = GH1L8;
KE15_q[15]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[15]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[15] = MEMORY_SEGMENT(KE15_q[15]_data_in, KE15_q[15]_write_enable, KE15_q[15]_clock_0, KE15_q[15]_clock_1, , , , KE15_q[15]_clock_enable_1, VCC, KE15_q[15]_write_address, KE15_q[15]_read_address);


--SJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1220 at LC6_13_Y1
--operation mode is normal

SJ1L4 = !BH1_instruction_1[6] & BH1_instruction_1[7] & BH1_instruction_1[5] & BH1_instruction_1[8];


--FH1L79 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[13]~1187 at LC10_13_Y1
--operation mode is normal

FH1L79 = FH1_K[10] & (KE16_q[13] # SJ1L4 & JH1_p1_op_b_from_2Ei5) # !FH1_K[10] & SJ1L4 & JH1_p1_op_b_from_2Ei5;


--FH1_K[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[8] at LC10_14_Y1
--operation mode is normal

FH1_K[8]_lut_out = BH1_instruction_1[8] & JH1_p1_op_is_PFX;
FH1_K[8] = DFFE(FH1_K[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KH1_pipe_state_we);


--KE15_q[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[17] at EC2_1_U1
KE15_q[17]_data_in = QJ1_alu_result[17];
KE15_q[17]_write_enable = PH1L6;
KE15_q[17]_clock_0 = GLOBAL(clk);
KE15_q[17]_clock_1 = GLOBAL(clk);
KE15_q[17]_clock_enable_1 = GH1L8;
KE15_q[17]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[17]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[17] = MEMORY_SEGMENT(KE15_q[17]_data_in, KE15_q[17]_write_enable, KE15_q[17]_clock_0, KE15_q[17]_clock_1, , , , KE15_q[17]_clock_enable_1, VCC, KE15_q[17]_write_address, KE15_q[17]_read_address);


--PJ18_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC17|regout at LC9_9_O1
--operation mode is normal

PJ18_regout_lut_out = (CJ1_rota2[1] & !CJ1L16 & HJ1_true_regA[9] # !CJ1_rota2[1] & (HJ1_true_regA[1] # !CJ1L16)) & CASCADE(NJ35_cascout);
PJ18_regout = DFFE(PJ18_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ18_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_17|regout at LC2_13_S1
--operation mode is counter

KJ18_regout_lut_out = HJ1_true_regA[17] $ JJ1_true_regB[17] $ !KJ17_cout;
KJ18_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[17]) # (!GJ1L1 & KJ18_regout_lut_out);
KJ18_regout_reg_input = KJ18_regout_sload_eqn & !EH1L6;
KJ18_regout = DFFE(KJ18_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ18_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_17|cout at LC2_13_S1
--operation mode is counter

KJ18_cout = CARRY(HJ1_true_regA[17] & (JJ1_true_regB[17] # !KJ17_cout) # !HJ1_true_regA[17] & JJ1_true_regB[17] & !KJ17_cout);


--QJ1_alu_result[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[17] at LC7_2_X1
--operation mode is normal

QJ1_alu_result[17] = KJ18_regout $ PJ18_regout;


--KE15_q[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[13] at EC4_1_U1
KE15_q[13]_data_in = QJ1_alu_result[13];
KE15_q[13]_write_enable = PH1L6;
KE15_q[13]_clock_0 = GLOBAL(clk);
KE15_q[13]_clock_1 = GLOBAL(clk);
KE15_q[13]_clock_enable_1 = GH1L8;
KE15_q[13]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[13]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[13] = MEMORY_SEGMENT(KE15_q[13]_data_in, KE15_q[13]_write_enable, KE15_q[13]_clock_0, KE15_q[13]_clock_1, , , , KE15_q[13]_clock_enable_1, VCC, KE15_q[13]_write_address, KE15_q[13]_read_address);


--SJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1221 at LC5_13_Y1
--operation mode is normal

SJ1L5 = BH1_instruction_1[6] & !BH1_instruction_1[7] & BH1_instruction_1[5] & BH1_instruction_1[8];


--FH1L77 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[11]~1188 at LC9_13_Y1
--operation mode is normal

FH1L77 = FH1_K[10] & (KE16_q[13] # JH1_p1_op_b_from_2Ei5 & SJ1L5) # !FH1_K[10] & (JH1_p1_op_b_from_2Ei5 & SJ1L5);


--FH1_K[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[6] at LC3_12_Y1
--operation mode is normal

FH1_K[6]_lut_out = BH1_instruction_1[6] & (JH1_p1_op_is_PFX);
FH1_K[6] = DFFE(FH1_K[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KH1_pipe_state_we);


--KE15_q[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[18] at EC4_1_Y1
KE15_q[18]_data_in = QJ1_alu_result[18];
KE15_q[18]_write_enable = PH1L6;
KE15_q[18]_clock_0 = GLOBAL(clk);
KE15_q[18]_clock_1 = GLOBAL(clk);
KE15_q[18]_clock_enable_1 = GH1L8;
KE15_q[18]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[18]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[18] = MEMORY_SEGMENT(KE15_q[18]_data_in, KE15_q[18]_write_enable, KE15_q[18]_clock_0, KE15_q[18]_clock_1, , , , KE15_q[18]_clock_enable_1, VCC, KE15_q[18]_write_address, KE15_q[18]_read_address);


--PJ19_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC18|regout at LC8_15_O1
--operation mode is normal

PJ19_regout_lut_out = (CJ1_rota2[1] & !CJ1L16 & HJ1_true_regA[10] # !CJ1_rota2[1] & (HJ1_true_regA[2] # !CJ1L16)) & CASCADE(NJ37_cascout);
PJ19_regout = DFFE(PJ19_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ19_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_18|regout at LC3_13_S1
--operation mode is counter

KJ19_regout_lut_out = HJ1_true_regA[18] $ JJ1_true_regB[18] $ KJ18_cout;
KJ19_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[18]) # (!GJ1L1 & KJ19_regout_lut_out);
KJ19_regout_reg_input = KJ19_regout_sload_eqn & !EH1L6;
KJ19_regout = DFFE(KJ19_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ19_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_18|cout at LC3_13_S1
--operation mode is counter

KJ19_cout = CARRY(HJ1_true_regA[18] & !JJ1_true_regB[18] & !KJ18_cout # !HJ1_true_regA[18] & (!KJ18_cout # !JJ1_true_regB[18]));


--QJ1_alu_result[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[18] at LC10_15_O1
--operation mode is normal

QJ1_alu_result[18] = PJ19_regout $ KJ19_regout;


--KE15_q[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[22] at EC1_1_R1
KE15_q[22]_data_in = QJ1_alu_result[22];
KE15_q[22]_write_enable = PH1L6;
KE15_q[22]_clock_0 = GLOBAL(clk);
KE15_q[22]_clock_1 = GLOBAL(clk);
KE15_q[22]_clock_enable_1 = GH1L8;
KE15_q[22]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[22]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[22] = MEMORY_SEGMENT(KE15_q[22]_data_in, KE15_q[22]_write_enable, KE15_q[22]_clock_0, KE15_q[22]_clock_1, , , , KE15_q[22]_clock_enable_1, VCC, KE15_q[22]_write_address, KE15_q[22]_read_address);


--PJ23_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC22|regout at LC10_9_W1
--operation mode is normal

PJ23_regout_lut_out = (CJ1_rota2[1] & HJ1_true_regA[14] & (!CJ1L16) # !CJ1_rota2[1] & (HJ1_true_regA[6] # !CJ1L16)) & CASCADE(NJ45_cascout);
PJ23_regout = DFFE(PJ23_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ23_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_22|regout at LC7_13_S1
--operation mode is counter

KJ23_regout_lut_out = JJ1_true_regB[22] $ HJ1_true_regA[22] $ KJ22_cout;
KJ23_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[22]) # (!GJ1L1 & KJ23_regout_lut_out);
KJ23_regout_reg_input = KJ23_regout_sload_eqn & !EH1L6;
KJ23_regout = DFFE(KJ23_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ23_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_22|cout at LC7_13_S1
--operation mode is counter

KJ23_cout = CARRY(JJ1_true_regB[22] & !HJ1_true_regA[22] & !KJ22_cout # !JJ1_true_regB[22] & (!KJ22_cout # !HJ1_true_regA[22]));


--QJ1_alu_result[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[22] at LC9_14_W1
--operation mode is normal

QJ1_alu_result[22] = PJ23_regout $ KJ23_regout;


--ZJ11_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F10|combout at LC5_8_V1
--operation mode is normal

ZJ11_combout = YJ1_sel_raw_reg_b & (KE15_q[21] & !YJ1_sel_alu_result) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[21] # !YJ1_sel_alu_result);

--ZJ11_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F10|cascout at LC5_8_V1
--operation mode is normal

ZJ11_cascout = YJ1_sel_raw_reg_b & (KE15_q[21] & !YJ1_sel_alu_result) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[21] # !YJ1_sel_alu_result);


--KE15_q[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[14] at EC2_1_W1
KE15_q[14]_data_in = QJ1_alu_result[14];
KE15_q[14]_write_enable = PH1L6;
KE15_q[14]_clock_0 = GLOBAL(clk);
KE15_q[14]_clock_1 = GLOBAL(clk);
KE15_q[14]_clock_enable_1 = GH1L8;
KE15_q[14]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[14]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[14] = MEMORY_SEGMENT(KE15_q[14]_data_in, KE15_q[14]_write_enable, KE15_q[14]_clock_0, KE15_q[14]_clock_1, , , , KE15_q[14]_clock_enable_1, VCC, KE15_q[14]_write_address, KE15_q[14]_read_address);


--SJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1222 at LC4_3_Y1
--operation mode is normal

SJ1L6 = !BH1_instruction_1[6] & BH1_instruction_1[8] & BH1_instruction_1[7] & !BH1_instruction_1[5];


--FH1L78 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[12]~1189 at LC9_2_Y1
--operation mode is normal

FH1L78 = KE16_q[13] & (FH1_K[10] # JH1_p1_op_b_from_2Ei5 & SJ1L6) # !KE16_q[13] & (JH1_p1_op_b_from_2Ei5 & SJ1L6);


--FH1_K[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[7] at LC10_3_Y1
--operation mode is normal

FH1_K[7]_lut_out = JH1_p1_op_is_PFX & (BH1_instruction_1[7]);
FH1_K[7] = DFFE(FH1_K[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KH1_pipe_state_we);


--KE15_q[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[16] at EC1_1_S1
KE15_q[16]_data_in = QJ1_alu_result[16];
KE15_q[16]_write_enable = PH1L6;
KE15_q[16]_clock_0 = GLOBAL(clk);
KE15_q[16]_clock_1 = GLOBAL(clk);
KE15_q[16]_clock_enable_1 = GH1L8;
KE15_q[16]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[16]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[16] = MEMORY_SEGMENT(KE15_q[16]_data_in, KE15_q[16]_write_enable, KE15_q[16]_clock_0, KE15_q[16]_clock_1, , , , KE15_q[16]_clock_enable_1, VCC, KE15_q[16]_write_address, KE15_q[16]_read_address);


--PJ17_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC16|regout at LC6_13_O1
--operation mode is normal

PJ17_regout_lut_out = (CJ1L16 & !CJ1_rota2[1] & (HJ1_true_regA[0]) # !CJ1L16 & (HJ1_true_regA[8] # !CJ1_rota2[1])) & CASCADE(NJ33_cascout);
PJ17_regout = DFFE(PJ17_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ17_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_16|regout at LC1_13_S1
--operation mode is counter

KJ17_regout_lut_out = HJ1_true_regA[16] $ JJ1_true_regB[16] $ KJ16_cout;
KJ17_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[16]) # (!GJ1L1 & KJ17_regout_lut_out);
KJ17_regout_reg_input = KJ17_regout_sload_eqn & !EH1L6;
KJ17_regout = DFFE(KJ17_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ17_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_16|cout at LC1_13_S1
--operation mode is counter

KJ17_cout = CARRY(HJ1_true_regA[16] & !JJ1_true_regB[16] & !KJ16_cout # !HJ1_true_regA[16] & (!KJ16_cout # !JJ1_true_regB[16]));


--QJ1_alu_result[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[16] at LC7_13_O1
--operation mode is normal

QJ1_alu_result[16] = PJ17_regout $ (KJ17_regout);


--SJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1223 at LC8_2_Y1
--operation mode is normal

SJ1L7 = BH1_instruction_1[8] & BH1_instruction_1[6] & !BH1_instruction_1[5] & BH1_instruction_1[7];


--FH1L80 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[14]~1190 at LC8_6_Y1
--operation mode is normal

FH1L80 = FH1_K[10] & (KE16_q[13] # JH1_p1_op_b_from_2Ei5 & SJ1L7) # !FH1_K[10] & (JH1_p1_op_b_from_2Ei5 & SJ1L7);


--FH1_K[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[9] at LC2_11_Y1
--operation mode is normal

FH1_K[9]_lut_out = BH1_instruction_1[9] & JH1_p1_op_is_PFX;
FH1_K[9] = DFFE(FH1_K[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KH1_pipe_state_we);


--KE15_q[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[4] at EC2_1_R1
KE15_q[4]_data_in = QJ1_alu_result[4];
KE15_q[4]_write_enable = PH1L6;
KE15_q[4]_clock_0 = GLOBAL(clk);
KE15_q[4]_clock_1 = GLOBAL(clk);
KE15_q[4]_clock_enable_1 = GH1L8;
KE15_q[4]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[4]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[4] = MEMORY_SEGMENT(KE15_q[4]_data_in, KE15_q[4]_write_enable, KE15_q[4]_clock_0, KE15_q[4]_clock_1, , , , KE15_q[4]_clock_enable_1, VCC, KE15_q[4]_write_address, KE15_q[4]_read_address);


--FH1_K[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[2] at LC2_12_Y1
--operation mode is normal

FH1_K[2]_lut_out = BH1_instruction_1[2] & JH1_p1_op_is_PFX;
FH1_K[2] = DFFE(FH1_K[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KH1_pipe_state_we);


--SJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1224 at LC7_2_Y1
--operation mode is normal

SJ1L8 = !BH1_instruction_1[8] & BH1_instruction_1[6] & !BH1_instruction_1[5] & !BH1_instruction_1[7];


--FH1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[2]~1191 at LC10_2_Y1
--operation mode is normal

FH1L47 = SJ1L8 & (JH1_p1_op_b_from_2Ei5 # FH1_K[2] & KE16_q[13]) # !SJ1L8 & FH1_K[2] & (KE16_q[13]);


--FH1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[2]~1192 at LC1_2_Y1
--operation mode is normal

FH1L48 = FH1L47 # BH1_instruction_1[7] & (JH1_p1_do_stack_offset # FH1_op_uses_Ki5);


--BH1_instruction_1[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[0] at LC10_5_T1
--operation mode is normal

BH1_instruction_1[0]_lut_out = RH1_dont_forget_to_force_trap & (RH1L20) # !RH1_dont_forget_to_force_trap & RH1L2Q;
BH1_instruction_1[0] = DFFE(BH1_instruction_1[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--FH1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[2]~1193 at LC8_1_Y1
--operation mode is normal

FH1L49 = JH1_p1_op_is_trap & (BH1_instruction_1[2] # BH1_instruction_1[0] & JH1_p1_do_iSAVE) # !JH1_p1_op_is_trap & (BH1_instruction_1[0] & JH1_p1_do_iSAVE);


--KE15_q[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[7] at EC4_1_W1
KE15_q[7]_data_in = QJ1_alu_result[7];
KE15_q[7]_write_enable = PH1L6;
KE15_q[7]_clock_0 = GLOBAL(clk);
KE15_q[7]_clock_1 = GLOBAL(clk);
KE15_q[7]_clock_enable_1 = GH1L8;
KE15_q[7]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[7]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[7] = MEMORY_SEGMENT(KE15_q[7]_data_in, KE15_q[7]_write_enable, KE15_q[7]_clock_0, KE15_q[7]_clock_1, , , , KE15_q[7]_clock_enable_1, VCC, KE15_q[7]_write_address, KE15_q[7]_read_address);


--FH1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[5]~1195 at LC9_8_Y1
--operation mode is normal

FH1L56 = JH1_p1_op_is_trap & (BH1_instruction_1[5] # BH1_instruction_1[3] & JH1_p1_do_iSAVE) # !JH1_p1_op_is_trap & (BH1_instruction_1[3] & JH1_p1_do_iSAVE);


--FH1_K[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[0] at LC3_3_Y1
--operation mode is normal

FH1_K[0]_lut_out = BH1_instruction_1[0] & (JH1_p1_op_is_PFX);
FH1_K[0] = DFFE(FH1_K[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KH1_pipe_state_we);


--KE15_q[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[12] at EC4_1_V1
KE15_q[12]_data_in = QJ1_alu_result[12];
KE15_q[12]_write_enable = PH1L6;
KE15_q[12]_clock_0 = GLOBAL(clk);
KE15_q[12]_clock_1 = GLOBAL(clk);
KE15_q[12]_clock_enable_1 = GH1L8;
KE15_q[12]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[12]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[12] = MEMORY_SEGMENT(KE15_q[12]_data_in, KE15_q[12]_write_enable, KE15_q[12]_clock_0, KE15_q[12]_clock_1, , , , KE15_q[12]_clock_enable_1, VCC, KE15_q[12]_write_address, KE15_q[12]_read_address);


--SJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1225 at LC5_3_Y1
--operation mode is normal

SJ1L9 = BH1_instruction_1[6] & BH1_instruction_1[8] & !BH1_instruction_1[7] & !BH1_instruction_1[5];


--FH1L76 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[10]~1198 at LC1_6_Y1
--operation mode is normal

FH1L76 = FH1_K[10] & (KE16_q[13] # JH1_p1_op_b_from_2Ei5 & SJ1L9) # !FH1_K[10] & (JH1_p1_op_b_from_2Ei5 & SJ1L9);


--FH1_K[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[5] at LC9_11_Y1
--operation mode is normal

FH1_K[5]_lut_out = BH1_instruction_1[5] & JH1_p1_op_is_PFX;
FH1_K[5] = DFFE(FH1_K[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KH1_pipe_state_we);


--BJ1_shiftresult[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[2] at LC2_4_Q1
--operation mode is normal

BJ1_shiftresult[2]_lut_out = !BJ1L8;
BJ1_shiftresult[2] = DFFE(BJ1_shiftresult[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_shiftresult[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[3] at LC3_4_Q1
--operation mode is normal

BJ1_shiftresult[3]_lut_out = !BJ1L11;
BJ1_shiftresult[3] = DFFE(BJ1_shiftresult[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3597 at LC5_4_Q1
--operation mode is normal

HJ1L47 = BJ1_sel_rot1 & (BJ1_shiftresult[2]) # !BJ1_sel_rot1 & BJ1_shiftresult[3] # !BJ1_shift_cycle_2;


--HJ1_true_regA[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[3] at LC7_6_S1
--operation mode is normal

HJ1_true_regA[3] = HJ1L47 & (WJ1_do_fwd_a_alu & QJ1_alu_result[3] # !WJ1_do_fwd_a_alu & (XJ1_op_a[3]));


--BJ1_shiftresult[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[10] at LC4_8_N1
--operation mode is normal

BJ1_shiftresult[10]_lut_out = !BJ1L32;
BJ1_shiftresult[10] = DFFE(BJ1_shiftresult[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_shiftresult[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[11] at LC6_8_N1
--operation mode is normal

BJ1_shiftresult[11]_lut_out = !BJ1L35;
BJ1_shiftresult[11] = DFFE(BJ1_shiftresult[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3598 at LC8_8_N1
--operation mode is normal

HJ1L48 = BJ1_sel_rot1 & BJ1_shiftresult[10] # !BJ1_sel_rot1 & (BJ1_shiftresult[11]) # !BJ1_shift_cycle_2;


--HJ1_true_regA[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[11] at LC2_9_N1
--operation mode is normal

HJ1_true_regA[11] = HJ1L48 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[11]) # !WJ1_do_fwd_a_alu & XJ1_op_a[11]);


--NJ7L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F6|the_apex20k_lcell~COMBOUT at LC3_16_S1
--operation mode is normal

NJ7L3 = (CJ1L9 & HJ1_true_regA[19] & (!CJ1_rota0[3]) # !CJ1L9 & (HJ1_true_regA[27] # !CJ1_rota0[3])) & CASCADE(NJ8_cascout);

--NJ7_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F6|cascout at LC3_16_S1
--operation mode is normal

NJ7_cascout = (CJ1L9 & HJ1_true_regA[19] & (!CJ1_rota0[3]) # !CJ1L9 & (HJ1_true_regA[27] # !CJ1_rota0[3])) & CASCADE(NJ8_cascout);


--RH1_next_instruction_address[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[3] at LC8_6_P1
--operation mode is counter

RH1_next_instruction_address[3]_lut_out = RH1_next_instruction_address[3] $ (RH1L42);
RH1_next_instruction_address[3]_sload_eqn = (RH1L81 & UH1L47) # (!RH1L81 & RH1_next_instruction_address[3]_lut_out);
RH1_next_instruction_address[3] = DFFE(RH1_next_instruction_address[3]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[3]~158 at LC8_6_P1
--operation mode is counter

RH1L44 = CARRY(!RH1L42 # !RH1_next_instruction_address[3]);


--HJ1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3599 at LC2_7_Q1
--operation mode is normal

HJ1L49 = BJ1_sel_rot1 & (BJ1_shiftresult[31]) # !BJ1_sel_rot1 & BJ1_shiftresult[0] # !BJ1_shift_cycle_2;


--HJ1_true_regA[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[0] at LC3_6_U1
--operation mode is normal

HJ1_true_regA[0] = HJ1L49 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[0]) # !WJ1_do_fwd_a_alu & XJ1_op_a[0]);


--HJ1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3600 at LC7_7_N1
--operation mode is normal

HJ1L50 = BJ1_sel_rot1 & (BJ1_shiftresult[7]) # !BJ1_sel_rot1 & BJ1_shiftresult[8] # !BJ1_shift_cycle_2;


--HJ1_true_regA[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[8] at LC10_3_P1
--operation mode is normal

HJ1_true_regA[8] = HJ1L50 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[8]) # !WJ1_do_fwd_a_alu & XJ1_op_a[8]);


--NJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F0|the_apex20k_lcell~COMBOUT at LC4_6_V1
--operation mode is normal

NJ1L3 = (CJ1L9 & !CJ1_rota0[3] & HJ1_true_regA[16] # !CJ1L9 & (HJ1_true_regA[24] # !CJ1_rota0[3])) & CASCADE(NJ2_cascout);

--NJ1_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F0|cascout at LC4_6_V1
--operation mode is normal

NJ1_cascout = (CJ1L9 & !CJ1_rota0[3] & HJ1_true_regA[16] # !CJ1L9 & (HJ1_true_regA[24] # !CJ1_rota0[3])) & CASCADE(NJ2_cascout);


--JH1_p3_force_carryin is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_force_carryin at LC9_3_Z1
--operation mode is normal

JH1_p3_force_carryin_lut_out = JH1L118 # JH1L119 & (BH1_instruction_2[11] $ BH1_instruction_2[12]);
JH1_p3_force_carryin = DFFE(JH1_p3_force_carryin_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--RH1_next_instruction_address[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[0] at LC5_6_P1
--operation mode is counter

RH1_next_instruction_address[0]_lut_out = !RH1_next_instruction_address[0];
RH1_next_instruction_address[0]_sload_eqn = (RH1L81 & UH1L44) # (!RH1L81 & RH1_next_instruction_address[0]_lut_out);
RH1_next_instruction_address[0] = DFFE(RH1_next_instruction_address[0]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[0]~161 at LC5_6_P1
--operation mode is counter

RH1L38 = CARRY(RH1_next_instruction_address[0]);


--HJ1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3601 at LC7_4_Q1
--operation mode is normal

HJ1L51 = BJ1_sel_rot1 & BJ1_shiftresult[1] # !BJ1_sel_rot1 & (BJ1_shiftresult[2]) # !BJ1_shift_cycle_2;


--HJ1_true_regA[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[2] at LC10_3_S1
--operation mode is normal

HJ1_true_regA[2] = HJ1L51 & (WJ1_do_fwd_a_alu & QJ1_alu_result[2] # !WJ1_do_fwd_a_alu & (XJ1_op_a[2]));


--HJ1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3602 at LC5_7_N1
--operation mode is normal

HJ1L52 = BJ1_sel_rot1 & BJ1_shiftresult[9] # !BJ1_sel_rot1 & (BJ1_shiftresult[10]) # !BJ1_shift_cycle_2;


--HJ1_true_regA[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[10] at LC9_3_N1
--operation mode is normal

HJ1_true_regA[10] = HJ1L52 & (WJ1_do_fwd_a_alu & QJ1_alu_result[10] # !WJ1_do_fwd_a_alu & (XJ1_op_a[10]));


--NJ5L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F4|the_apex20k_lcell~COMBOUT at LC6_3_V1
--operation mode is normal

NJ5L3 = (CJ1_rota0[3] & (HJ1_true_regA[26] & !CJ1L9) # !CJ1_rota0[3] & (HJ1_true_regA[18] # !CJ1L9)) & CASCADE(NJ6_cascout);

--NJ5_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F4|cascout at LC6_3_V1
--operation mode is normal

NJ5_cascout = (CJ1_rota0[3] & (HJ1_true_regA[26] & !CJ1L9) # !CJ1_rota0[3] & (HJ1_true_regA[18] # !CJ1L9)) & CASCADE(NJ6_cascout);


--RH1_next_instruction_address[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[2] at LC7_6_P1
--operation mode is counter

RH1_next_instruction_address[2]_lut_out = RH1_next_instruction_address[2] $ (!RH1L40);
RH1_next_instruction_address[2]_sload_eqn = (RH1L81 & UH1L46) # (!RH1L81 & RH1_next_instruction_address[2]_lut_out);
RH1_next_instruction_address[2] = DFFE(RH1_next_instruction_address[2]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[2]~164 at LC7_6_P1
--operation mode is counter

RH1L42 = CARRY(RH1_next_instruction_address[2] & (!RH1L40));


--DB1_shift_reg[12] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[12] at LC5_10_A1
--operation mode is normal

DB1_shift_reg[12]_lut_out = DB1L176 & DB1_shift_reg[11] # !DB1L176 & (DB1L179);
DB1_shift_reg[12] = DFFE(DB1_shift_reg[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_tx_holding_reg[13] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[13] at LC2_10_A1
--operation mode is normal

DB1_tx_holding_reg[13]_lut_out = FG1_op_a[13];
DB1_tx_holding_reg[13] = DFFE(DB1_tx_holding_reg[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1L178 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3989 at LC1_10_A1
--operation mode is normal

DB1L178 = DB1_transmitting & (DB1_shift_reg[13]) # !DB1_transmitting & (DB1_tx_holding_primed & DB1_tx_holding_reg[13] # !DB1_tx_holding_primed & (DB1_shift_reg[13]));


--FG1_op_a[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[14] at LC10_6_H2
--operation mode is normal

FG1_op_a[14]_lut_out = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & YF1_alu_result[14] # !SE1_a_matches_dest2 & (KE3_q[14]));
FG1_op_a[14] = DFFE(FG1_op_a[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--XF16_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC15|regout at LC4_2_K2
--operation mode is normal

XF16_regout_lut_out = (LF1L7 & (!LF1_rota1[0] & RF1L32) # !LF1L7 & (RF1L16 # !LF1_rota1[0])) & CASCADE(WF16_cascout);
XF16_regout = DFFE(XF16_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TF16_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_15|regout at LC8_3_K2
--operation mode is counter

TF16_regout_lut_out = RF1L32 $ SF1_true_regB[15] $ !TF15_cout;
TF16_regout_sload_eqn = (QF1L3 & SF1_true_regB[15]) # (!QF1L3 & TF16_regout_lut_out);
TF16_regout_reg_input = TF16_regout_sload_eqn & !PE1L4;
TF16_regout = DFFE(TF16_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF16_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_15|cout at LC8_3_K2
--operation mode is counter

TF16_cout = CARRY(RF1L32 & (SF1_true_regB[15] # !TF15_cout) # !RF1L32 & SF1_true_regB[15] & !TF15_cout);


--YF1_alu_result[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[15] at LC3_4_F2
--operation mode is normal

YF1_alu_result[15] = TF16_regout $ XF16_regout;


--KE3_q[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[15] at EC5_1_H2
KE3_q[15]_data_in = YF1_alu_result[15];
KE3_q[15]_write_enable = XE1L1;
KE3_q[15]_clock_0 = GLOBAL(clk);
KE3_q[15]_clock_1 = GLOBAL(clk);
KE3_q[15]_clock_enable_1 = RE1L6;
KE3_q[15]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[15]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[15] = MEMORY_SEGMENT(KE3_q[15]_data_in, KE3_q[15]_write_enable, KE3_q[15]_clock_0, KE3_q[15]_clock_1, , , , KE3_q[15]_clock_enable_1, VCC, KE3_q[15]_write_address, KE3_q[15]_read_address);


--KE4_q[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[1] at EC14_1_L2
KE4_q[1]_data_in = YF1_alu_result[1];
KE4_q[1]_write_enable = XE1L1;
KE4_q[1]_clock_0 = GLOBAL(clk);
KE4_q[1]_clock_1 = GLOBAL(clk);
KE4_q[1]_clock_enable_1 = RE1L6;
KE4_q[1]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[1]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[1] = MEMORY_SEGMENT(KE4_q[1]_data_in, KE4_q[1]_write_enable, KE4_q[1]_clock_0, KE4_q[1]_clock_1, , , , KE4_q[1]_clock_enable_1, VCC, KE4_q[1]_write_address, KE4_q[1]_read_address);


--QE1_op_b_from_reg_really is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|op_b_from_reg_really at LC2_11_D2
--operation mode is normal

QE1_op_b_from_reg_really_lut_out = !QE1L76 & (KE5_q[15] # !QE1_last_instruction_was_prefix & TE1_p1_op_b_from_reg_or_const);
QE1_op_b_from_reg_really = DFFE(QE1_op_b_from_reg_really_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SE1_b_matches_dest2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|b_matches_dest2 at LC10_9_L2
--operation mode is normal

SE1_b_matches_dest2_lut_out = SE1L20;
SE1_b_matches_dest2 = DFFE(SE1_b_matches_dest2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--GG1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|sel_raw_reg_b~0 at LC9_9_L2
--operation mode is normal

GG1L4 = QE1_op_b_from_reg_really & (!SE1_b_matches_dest2);


--GG1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|sel_alu_result~0 at LC2_9_L2
--operation mode is normal

GG1L1 = QE1_op_b_from_reg_really & (SE1_b_matches_dest2);


--LE1_instruction_1[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[5] at LC10_10_L2
--operation mode is normal

LE1_instruction_1[5]_lut_out = ZE1_d1_instruction_fifo_out[5];
LE1_instruction_1[5] = DFFE(LE1_instruction_1[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--TE1_p1_do_stack_offset is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_stack_offset at LC7_7_D2
--operation mode is normal

TE1_p1_do_stack_offset_lut_out = ZE1_d1_instruction_fifo_out[15] & (ZE1_d1_instruction_fifo_out[14]);
TE1_p1_do_stack_offset = DFFE(TE1_p1_do_stack_offset_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--TE1_p1_op_b_from_reg_or_const is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_op_b_from_reg_or_const at LC6_3_G2
--operation mode is normal

TE1_p1_op_b_from_reg_or_const_lut_out = !ZE1_d1_instruction_fifo_out[15] & TE1L97;
TE1_p1_op_b_from_reg_or_const = DFFE(TE1_p1_op_b_from_reg_or_const_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--KE5_q[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[11] at EC13_1_G2
KE5_q[11]_data_in = ~GND;
KE5_q[11]_clock_1 = GLOBAL(clk);
KE5_q[11]_clock_enable_1 = AF1L1;
KE5_q[11]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE5_q[11]_read_address = RD_ADDR(CG1L2, CG1L3, KE5L30, KE5L31, KE5L32, CG1_decoder_rom_address[5], CG1L14);
KE5_q[11] = MEMORY_SEGMENT(KE5_q[11]_data_in, GND, GND, KE5_q[11]_clock_1, , , , KE5_q[11]_clock_enable_1, VCC, KE5_q[11]_write_address, KE5_q[11]_read_address);


--QE1_op_uses_Ki5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|op_uses_Ki5 at LC10_10_D2
--operation mode is normal

QE1_op_uses_Ki5 = TE1_p1_op_b_from_reg_or_const # KE5_q[11];


--TE1_p1_do_iEXT8s is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_iEXT8s at LC7_12_G2
--operation mode is normal

TE1_p1_do_iEXT8s_lut_out = !ZE1_d1_instruction_fifo_out[9] & TE1L85 & WE1L7;
TE1_p1_do_iEXT8s = DFFE(TE1_p1_do_iEXT8s_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--QE1L36 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[0]~1276 at LC3_1_D2
--operation mode is normal

QE1L36 = LE1_instruction_1[5] & (TE1_p1_do_stack_offset # !TE1_p1_do_iEXT8s & QE1_op_uses_Ki5);


--TE1_p1_op_b_from_2Ei5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_op_b_from_2Ei5 at LC3_7_D2
--operation mode is normal

TE1_p1_op_b_from_2Ei5_lut_out = ZE1_d1_instruction_fifo_out[11] & TE1L83 & !ZE1_d1_instruction_fifo_out[13] # !ZE1_d1_instruction_fifo_out[11] & (TE1L81);
TE1_p1_op_b_from_2Ei5 = DFFE(TE1_p1_op_b_from_2Ei5_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--TE1_p1_do_normal_offset is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_normal_offset at LC9_7_D2
--operation mode is normal

TE1_p1_do_normal_offset_lut_out = TE1L81 & ZE1_d1_instruction_fifo_out[11] # !WE1L20;
TE1_p1_do_normal_offset = DFFE(TE1_p1_do_normal_offset_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--QE1_K[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[0] at LC6_13_D2
--operation mode is normal

QE1_K[0]_lut_out = LE1_instruction_1[0] & TE1_p1_op_is_PFX;
QE1_K[0] = DFFE(QE1_K[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QE1_pipe_state_we);


--LE1_instruction_1[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[7] at LC4_9_G2
--operation mode is normal

LE1_instruction_1[7]_lut_out = ZE1_d1_instruction_fifo_out[7];
LE1_instruction_1[7] = DFFE(LE1_instruction_1[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--LE1_instruction_1[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[8] at LC5_8_G2
--operation mode is normal

LE1_instruction_1[8]_lut_out = ZE1_d1_instruction_fifo_out[8];
LE1_instruction_1[8] = DFFE(LE1_instruction_1[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--LE1_instruction_1[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[6] at LC9_11_G2
--operation mode is normal

LE1_instruction_1[6]_lut_out = ZE1_d1_instruction_fifo_out[6];
LE1_instruction_1[6] = DFFE(LE1_instruction_1[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--AG1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1217 at LC3_14_D2
--operation mode is normal

AG1L1 = !LE1_instruction_1[8] & !LE1_instruction_1[7] & !LE1_instruction_1[6] & !LE1_instruction_1[5];


--QE1L37 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[0]~1277 at LC4_14_D2
--operation mode is normal

QE1L37 = TE1_p1_op_b_from_2Ei5 & (AG1L1 # TE1_p1_do_normal_offset & QE1_K[0]) # !TE1_p1_op_b_from_2Ei5 & TE1_p1_do_normal_offset & QE1_K[0];


--QE1L38 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[0]~1278 at LC5_14_D2
--operation mode is normal

QE1L38 = QE1L37 # TE1_p1_do_iEXT8s & LE1_instruction_1[6] & QE1_op_uses_Ki5;


--TE1_p1_do_narrow_stack_offset is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_narrow_stack_offset at LC10_8_D2
--operation mode is normal

TE1_p1_do_narrow_stack_offset_lut_out = !ZE1_d1_instruction_fifo_out[11] & ZE1_d1_instruction_fifo_out[13] & TE1L83;
TE1_p1_do_narrow_stack_offset = DFFE(TE1_p1_do_narrow_stack_offset_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--LE1_instruction_1[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[1] at LC2_3_G2
--operation mode is normal

LE1_instruction_1[1]_lut_out = ZE1_instruction[1];
LE1_instruction_1[1] = DFFE(LE1_instruction_1[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--KE4_q[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[2] at EC4_1_L2
KE4_q[2]_data_in = YF1_alu_result[2];
KE4_q[2]_write_enable = XE1L1;
KE4_q[2]_clock_0 = GLOBAL(clk);
KE4_q[2]_clock_1 = GLOBAL(clk);
KE4_q[2]_clock_enable_1 = RE1L6;
KE4_q[2]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[2]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[2] = MEMORY_SEGMENT(KE4_q[2]_data_in, KE4_q[2]_write_enable, KE4_q[2]_clock_0, KE4_q[2]_clock_1, , , , KE4_q[2]_clock_enable_1, VCC, KE4_q[2]_write_address, KE4_q[2]_read_address);


--KE4_q[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[3] at EC6_1_L2
KE4_q[3]_data_in = YF1_alu_result[3];
KE4_q[3]_write_enable = XE1L1;
KE4_q[3]_clock_0 = GLOBAL(clk);
KE4_q[3]_clock_1 = GLOBAL(clk);
KE4_q[3]_clock_enable_1 = RE1L6;
KE4_q[3]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[3]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[3] = MEMORY_SEGMENT(KE4_q[3]_data_in, KE4_q[3]_write_enable, KE4_q[3]_clock_0, KE4_q[3]_clock_1, , , , KE4_q[3]_clock_enable_1, VCC, KE4_q[3]_write_address, KE4_q[3]_read_address);


--KF1_shiftresult[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[1] at LC2_4_K2
--operation mode is normal

KF1_shiftresult[1]_lut_out = !KF1L5;
KF1_shiftresult[1] = DFFE(KF1_shiftresult[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--KF1_shiftresult[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[2] at LC7_6_K2
--operation mode is normal

KF1_shiftresult[2]_lut_out = !KF1L8;
KF1_shiftresult[2] = DFFE(KF1_shiftresult[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--KF1_sel_rot1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|sel_rot1 at LC5_3_L2
--operation mode is normal

KF1_sel_rot1_lut_out = VE1_shiftValue[0];
KF1_sel_rot1 = DFFE(KF1_sel_rot1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KF1_pipe_state_we);


--KF1_shift_cycle_2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shift_cycle_2 at LC5_16_F2
--operation mode is normal

KF1_shift_cycle_2_lut_out = TE1_p3_is_right_shift # TE1_p3_is_left_shift;
KF1_shift_cycle_2 = DFFE(KF1_shift_cycle_2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KF1_pipe_state_we);


--RF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[2]~2552 at LC4_6_K2
--operation mode is normal

RF1L5 = KF1_sel_rot1 & KF1_shiftresult[1] # !KF1_sel_rot1 & (KF1_shiftresult[2]) # !KF1_shift_cycle_2;


--EG1_do_fwd_a_alu is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_data_forwarding_logic:the_ad_nios_data_forwarding_logic|do_fwd_a_alu at LC10_2_G2
--operation mode is normal

EG1_do_fwd_a_alu_lut_out = QE1_do_override_op_b # !TE1_op_subroutine_delayed_for_force_carryin_2 & SE1_a_matches_dest1;
EG1_do_fwd_a_alu = DFFE(EG1_do_fwd_a_alu_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[2]~2553 at LC9_6_K2
--operation mode is normal

RF1L6 = RF1L5 & (EG1_do_fwd_a_alu & (YF1_alu_result[2]) # !EG1_do_fwd_a_alu & FG1_op_a[2]);


--KF1_shiftresult[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[9] at LC1_12_K2
--operation mode is normal

KF1_shiftresult[9]_lut_out = !KF1L29;
KF1_shiftresult[9] = DFFE(KF1_shiftresult[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--KF1_shiftresult[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[10] at LC1_9_K2
--operation mode is normal

KF1_shiftresult[10]_lut_out = !KF1L32;
KF1_shiftresult[10] = DFFE(KF1_shiftresult[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[10]~2554 at LC3_10_K2
--operation mode is normal

RF1L21 = KF1_sel_rot1 & KF1_shiftresult[9] # !KF1_sel_rot1 & (KF1_shiftresult[10]) # !KF1_shift_cycle_2;


--RF1L22 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[10]~2555 at LC6_10_K2
--operation mode is normal

RF1L22 = RF1L21 & (EG1_do_fwd_a_alu & (YF1_alu_result[10]) # !EG1_do_fwd_a_alu & FG1_op_a[10]);


--VE1_byterot_sel_lo16[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|byterot_sel_lo16[1] at LC10_1_G2
--operation mode is normal

VE1_byterot_sel_lo16[1]_lut_out = TE1_p2_do_iSWAP # TE1_p2_byterot_F_control # PF1L3 & QE1_do_override_op_b;
VE1_byterot_sel_lo16[1] = DFFE(VE1_byterot_sel_lo16[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p3_sel_dynamic_ext is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_sel_dynamic_ext at LC6_9_L2
--operation mode is normal

TE1_p3_sel_dynamic_ext_lut_out = !TE1L104;
TE1_p3_sel_dynamic_ext = DFFE(TE1_p3_sel_dynamic_ext_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--JG1_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC|combout at LC2_10_L2
--operation mode is normal

JG1_combout = (GG1L2 & !GG1_sel_override_lo & (QE1_const[0]) # !GG1L2 & (NF1L1 # !GG1_sel_override_lo)) & CASCADE(HG1_cascout);

--JG1_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC|regout at LC2_10_L2
--operation mode is normal

JG1_regout = DFFE(JG1_combout, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LF1_rota1[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_byteshift_control_unit:the_ad_nios_byteshift_control_unit|rota1[0] at LC6_10_L2
--operation mode is normal

LF1_rota1[0] = VE1_byterot_sel_lo16[1] # !JG1_regout & TE1_p3_sel_dynamic_ext;


--KF1_shiftresult[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[14] at LC3_13_K2
--operation mode is normal

KF1_shiftresult[14]_lut_out = !KF1L44;
KF1_shiftresult[14] = DFFE(KF1_shiftresult[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--KF1_shiftresult[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[15] at LC5_14_K2
--operation mode is normal

KF1_shiftresult[15]_lut_out = !KF1L47;
KF1_shiftresult[15] = DFFE(KF1_shiftresult[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L31 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[15]~2556 at LC5_13_K2
--operation mode is normal

RF1L31 = KF1_sel_rot1 & (KF1_shiftresult[14]) # !KF1_sel_rot1 & KF1_shiftresult[15] # !KF1_shift_cycle_2;


--RF1L32 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[15]~2557 at LC6_13_F2
--operation mode is normal

RF1L32 = RF1L31 & (EG1_do_fwd_a_alu & (YF1_alu_result[15]) # !EG1_do_fwd_a_alu & FG1_op_a[15]);


--TE1_p3_do_iABS is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iABS at LC2_12_F2
--operation mode is normal

TE1_p3_do_iABS_lut_out = TE1L70 & !LE1_instruction_2[5] & !LE1_instruction_2[8] & TE1L69;
TE1_p3_do_iABS = DFFE(TE1_p3_do_iABS_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VE1_byterot_sel_lo16[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|byterot_sel_lo16[0] at LC9_1_G2
--operation mode is normal

VE1_byterot_sel_lo16[0]_lut_out = TE1_p2_do_byterot_1 # TE1_p2_byterot_F_control # !PF1L3 & QE1_do_override_op_b;
VE1_byterot_sel_lo16[0] = DFFE(VE1_byterot_sel_lo16[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_byteshift_control_unit:the_ad_nios_byteshift_control_unit|sel_rota_byte_0~41 at LC5_13_F2
--operation mode is normal

LF1L5 = !VE1_byterot_sel_lo16[0] & (RF1L32 # !TE1_p3_do_iABS);


--LF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_byteshift_control_unit:the_ad_nios_byteshift_control_unit|sel_rota_byte_1~40 at LC7_10_L2
--operation mode is normal

LF1L7 = JG1_regout & TE1_p3_sel_dynamic_ext # !LF1L5;


--WF11L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F10|the_apex20k_lcell~COMBOUT at LC9_5_H2
--operation mode is normal

WF11L3 = (TE1_p3_sel_memword & (!JF1_sel_notb & T1L43) # !TE1_p3_sel_memword & (!JF1_sel_notb # !SF1_true_regB[10])) & CASCADE(VF11_cascout);

--WF11_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F10|cascout at LC9_5_H2
--operation mode is normal

WF11_cascout = (TE1_p3_sel_memword & (!JF1_sel_notb & T1L43) # !TE1_p3_sel_memword & (!JF1_sel_notb # !SF1_true_regB[10])) & CASCADE(VF11_cascout);


--VE1_byte_complement[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|byte_complement[1] at LC3_15_L2
--operation mode is normal

VE1_byte_complement[1]_lut_out = TE1_p2_do_inv_all_b # TE1_p2_is_eightie # NF1L3 & QE1_do_override_op_b;
VE1_byte_complement[1] = DFFE(VE1_byte_complement[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VE1_byte_zero[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|byte_zero[1] at LC7_15_L2
--operation mode is normal

VE1_byte_zero[1]_lut_out = TE1_p2_zero_all_b_control # QE1_do_override_op_b & !PF1L3;
VE1_byte_zero[1] = DFFE(VE1_byte_zero[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--JG11_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC10|regout at LC10_1_L2
--operation mode is normal

JG11_regout_lut_out = (GG1_sel_override_lo & (NF1L5 & !GG1L2) # !GG1_sel_override_lo & (QE1_const[10] # !GG1L2)) & CASCADE(HG11_cascout);
JG11_regout = DFFE(JG11_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SF1_true_regB[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[10] at LC7_1_L2
--operation mode is normal

SF1_true_regB[10] = VE1_byte_complement[1] $ (!VE1_byte_zero[1] & JG11_regout);


--TF10_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_9|regout at LC2_3_K2
--operation mode is counter

TF10_regout_lut_out = RF1L20 $ SF1_true_regB[9] $ !TF9_cout;
TF10_regout_sload_eqn = (QF1L3 & SF1_true_regB[9]) # (!QF1L3 & TF10_regout_lut_out);
TF10_regout_reg_input = TF10_regout_sload_eqn & !PE1L4;
TF10_regout = DFFE(TF10_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF10_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_9|cout at LC2_3_K2
--operation mode is counter

TF10_cout = CARRY(RF1L20 & (SF1_true_regB[9] # !TF9_cout) # !RF1L20 & SF1_true_regB[9] & !TF9_cout);


--TE1_p3_sreset_add_x is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_sreset_add_x at LC3_16_F2
--operation mode is normal

TE1_p3_sreset_add_x_lut_out = TE1_p2_sreset_add_x;
TE1_p3_sreset_add_x = DFFE(TE1_p3_sreset_add_x_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p3_sreset_add_0 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_sreset_add_0 at LC10_10_F2
--operation mode is normal

TE1_p3_sreset_add_0_lut_out = !LE1_instruction_2[12] & (TE1L71 & !LE1_instruction_2[14]);
TE1_p3_sreset_add_0 = DFFE(TE1_p3_sreset_add_0_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_subinstruction_3[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|subinstruction_3[1] at LC9_16_F2
--operation mode is normal

LE1_subinstruction_3[1]_lut_out = LE1_subinstruction_2[1];
LE1_subinstruction_3[1] = DFFE(LE1_subinstruction_3[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_subinstruction_3[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|subinstruction_3[0] at LC8_16_F2
--operation mode is normal

LE1_subinstruction_3[0]_lut_out = LE1_subinstruction_2[0];
LE1_subinstruction_3[0] = DFFE(LE1_subinstruction_3[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--PE1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|computed_sreset_add~158 at LC6_16_F2
--operation mode is normal

PE1L2 = TE1_p3_sreset_add_x # TE1_p3_sreset_add_0 & (LE1_subinstruction_3[1] # LE1_subinstruction_3[0]);


--TE1_p3_do_iSEXT8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iSEXT8 at LC5_12_F2
--operation mode is normal

TE1_p3_do_iSEXT8_lut_out = TE1L70 & LE1_instruction_2[5] & !LE1_instruction_2[8] & TE1L69;
TE1_p3_do_iSEXT8 = DFFE(TE1_p3_do_iSEXT8_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p3_do_iASRx_1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iASRx_1 at LC5_9_F2
--operation mode is normal

TE1_p3_do_iASRx_1_lut_out = TE1L71 & !LE1_subinstruction_2[0] & !LE1_instruction_2[12] & !LE1_instruction_2[14];
TE1_p3_do_iASRx_1 = DFFE(TE1_p3_do_iASRx_1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--KF1_shiftresult[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[6] at LC8_5_K2
--operation mode is normal

KF1_shiftresult[6]_lut_out = !KF1L20;
KF1_shiftresult[6] = DFFE(KF1_shiftresult[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--KF1_shiftresult[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[7] at LC5_5_K2
--operation mode is normal

KF1_shiftresult[7]_lut_out = !KF1L23;
KF1_shiftresult[7] = DFFE(KF1_shiftresult[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[7]~2558 at LC8_10_K2
--operation mode is normal

RF1L15 = KF1_sel_rot1 & (KF1_shiftresult[6]) # !KF1_sel_rot1 & KF1_shiftresult[7] # !KF1_shift_cycle_2;


--XF8_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC7|regout at LC7_12_K2
--operation mode is normal

XF8_regout_lut_out = (LF1_rota0[1] & (RF1L32 & !LF1L6) # !LF1_rota0[1] & (RF1L16 # !LF1L6)) & CASCADE(WF8_cascout);
XF8_regout = DFFE(XF8_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TF8_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_7|regout at LC10_1_K2
--operation mode is counter

TF8_regout_lut_out = RF1L16 $ SF1_true_regB[7] $ !TF7_cout;
TF8_regout_sload_eqn = (QF1L3 & SF1_true_regB[7]) # (!QF1L3 & TF8_regout_lut_out);
TF8_regout_reg_input = TF8_regout_sload_eqn & !PE1L4;
TF8_regout = DFFE(TF8_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF8_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_7|cout at LC10_1_K2
--operation mode is counter

TF8_cout = CARRY(RF1L16 & (SF1_true_regB[7] # !TF7_cout) # !RF1L16 & SF1_true_regB[7] & !TF7_cout);


--RF1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA~7 at LC5_2_H2
--operation mode is normal

RF1L33 = XF8_regout $ TF8_regout;


--FG1_op_a[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[7] at LC6_3_H2
--operation mode is normal

FG1_op_a[7]_lut_out = FG1L38 # TE1_op_subroutine_delayed_for_force_carryin_2 & VE1_next_instruction_address_2[7];
FG1_op_a[7] = DFFE(FG1_op_a[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L16 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[7]~2559 at LC2_10_K2
--operation mode is normal

RF1L16 = RF1L15 & (EG1_do_fwd_a_alu & (RF1L33) # !EG1_do_fwd_a_alu & FG1_op_a[7]);


--PE1_p_true_regA_msb is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|p_true_regA_msb at LC2_13_F2
--operation mode is normal

PE1_p_true_regA_msb_lut_out = RF1L31 & (EG1_do_fwd_a_alu & (YF1_alu_result[15]) # !EG1_do_fwd_a_alu & FG1_op_a[15]);
PE1_p_true_regA_msb = DFFE(PE1_p_true_regA_msb_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--PE1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|computed_sreset_add~159 at LC4_5_F2
--operation mode is normal

PE1L3 = TE1_p3_do_iASRx_1 & (TE1_p3_do_iSEXT8 & !RF1L16 # !PE1_p_true_regA_msb) # !TE1_p3_do_iASRx_1 & (TE1_p3_do_iSEXT8 & !RF1L16);


--PE1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|computed_sreset_add~160 at LC4_4_F2
--operation mode is normal

PE1L4 = PE1L2 # PE1L3 # !RF1L32 & TE1_p3_do_iABS;


--TE1_p3_sload_add_with_b_control is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_sload_add_with_b_control at LC3_10_F2
--operation mode is normal

TE1_p3_sload_add_with_b_control_lut_out = TE1_p2_sload_add_with_b_control;
TE1_p3_sload_add_with_b_control = DFFE(TE1_p3_sload_add_with_b_control_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--QF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|sload_add_with_b~0 at LC8_10_F2
--operation mode is normal

QF1L3 = TE1_p3_do_iASRx_1 # TE1_p3_sload_add_with_b_control;


--LE1_is_cancelled_4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|is_cancelled_4 at LC3_5_F2
--operation mode is normal

LE1_is_cancelled_4_lut_out = LE1_is_cancelled_3;
LE1_is_cancelled_4 = DFFE(LE1_is_cancelled_4_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_is_neutrino_4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|is_neutrino_4 at LC5_5_F2
--operation mode is normal

LE1_is_neutrino_4_lut_out = LE1_is_neutrino_3;
LE1_is_neutrino_4 = DFFE(LE1_is_neutrino_4_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p4_non_write_op is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p4_non_write_op at LC9_5_F2
--operation mode is normal

TE1_p4_non_write_op_lut_out = TE1_reg_not_modified_delayed_for_non_write_op_3;
TE1_p4_non_write_op = DFFE(TE1_p4_non_write_op_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--XE1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|reg_write_enable~15 at LC8_5_F2
--operation mode is normal

XE1L1 = !LE1_is_neutrino_4 & !TE1_p4_non_write_op & !LE1_is_cancelled_4;


--LE1_dest_local_4[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_4[0] at LC6_5_C2
--operation mode is normal

LE1_dest_local_4[0]_lut_out = LE1_dest_local_3[0];
LE1_dest_local_4[0] = DFFE(LE1_dest_local_4[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_dest_local_4[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_4[1] at LC9_16_L2
--operation mode is normal

LE1_dest_local_4[1]_lut_out = LE1_dest_local_3[1];
LE1_dest_local_4[1] = DFFE(LE1_dest_local_4[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_dest_local_4[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_4[2] at LC8_5_C2
--operation mode is normal

LE1_dest_local_4[2]_lut_out = LE1_dest_local_3[2];
LE1_dest_local_4[2] = DFFE(LE1_dest_local_4[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_dest_local_4[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_4[3] at LC3_5_C2
--operation mode is normal

LE1_dest_local_4[3]_lut_out = LE1_dest_local_3[3];
LE1_dest_local_4[3] = DFFE(LE1_dest_local_4[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_dest_cwp_4[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_cwp_4[0] at LC3_1_C2
--operation mode is normal

LE1_dest_cwp_4[0]_lut_out = LE1_dest_cwp_3[0];
LE1_dest_cwp_4[0] = DFFE(LE1_dest_cwp_4[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_dest_local_4[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_4[4] at LC4_4_C2
--operation mode is normal

LE1_dest_local_4[4]_lut_out = LE1_dest_local_3[4];
LE1_dest_local_4[4] = DFFE(LE1_dest_local_4[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--MG3L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder2|adjusted_index[4]~108 at LC9_1_C2
--operation mode is normal

MG3L2 = LE1_dest_local_4[4] & (!LE1_dest_cwp_4[0]) # !LE1_dest_local_4[4] & (LE1_dest_local_4[3] & LE1_dest_cwp_4[0]);


--LE1_dest_cwp_4[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_cwp_4[1] at LC8_1_C2
--operation mode is normal

LE1_dest_cwp_4[1]_lut_out = LE1_dest_cwp_3[1];
LE1_dest_cwp_4[1] = DFFE(LE1_dest_cwp_4[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--MG3L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder2|adjusted_index[5]~109 at LC6_1_C2
--operation mode is normal

MG3L3 = LE1_dest_local_4[4] & (LE1_dest_cwp_4[1] $ (LE1_dest_cwp_4[0])) # !LE1_dest_local_4[4] & LE1_dest_cwp_4[1] & LE1_dest_local_4[3];


--LE1_dest_cwp_4[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_cwp_4[2] at LC6_10_F2
--operation mode is normal

LE1_dest_cwp_4[2]_lut_out = LE1_dest_cwp_3[2];
LE1_dest_cwp_4[2] = DFFE(LE1_dest_cwp_4[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--MG3L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder2|add~116 at LC4_1_C2
--operation mode is normal

MG3L1 = LE1_dest_cwp_4[2] $ (LE1_dest_cwp_4[1] & LE1_dest_local_4[4] & LE1_dest_cwp_4[0]);


--MG3L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder2|adjusted_index[6]~110 at LC2_1_C2
--operation mode is normal

MG3L4 = MG3L1 & (LE1_dest_local_4[4] # LE1_dest_local_4[3]);


--WE1_a_local[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|a_local[0] at LC9_6_G2
--operation mode is normal

WE1_a_local[0]_lut_out = WE1L20 & ZE1_instruction[0] & !TE1L84 & !TE1L1;
WE1_a_local[0] = DFFE(WE1_a_local[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--WE1_a_local[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|a_local[1] at LC6_6_G2
--operation mode is normal

WE1_a_local[1]_lut_out = TE1L1 # WE1L20 & ZE1_instruction[1] & !TE1L84;
WE1_a_local[1] = DFFE(WE1_a_local[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--WE1_a_local[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|a_local[2] at LC4_6_G2
--operation mode is normal

WE1_a_local[2]_lut_out = TE1L1 # WE1L20 & !TE1L84 & ZE1_instruction[2];
WE1_a_local[2] = DFFE(WE1_a_local[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--WE1_a_local[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|a_local[3] at LC5_6_G2
--operation mode is normal

WE1_a_local[3]_lut_out = TE1L1 # WE1L20 & !TE1L84 & ZE1_instruction[3];
WE1_a_local[3] = DFFE(WE1_a_local[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--MF1_CWP_out_pre_mask[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|CWP_out_pre_mask[0] at LC10_7_C2
--operation mode is normal

MF1_CWP_out_pre_mask[0]_lut_out = !MF1L19;
MF1_CWP_out_pre_mask[0] = DFFE(MF1_CWP_out_pre_mask[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MF1L5);


--WE1_a_local[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|a_local[4] at LC7_6_G2
--operation mode is normal

WE1_a_local[4]_lut_out = WE1L20 & !TE1L84 & ZE1_instruction[4] & !TE1L1;
WE1_a_local[4] = DFFE(WE1_a_local[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--MG1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder|adjusted_index[4]~108 at LC3_16_H2
--operation mode is normal

MG1L2 = WE1_a_local[4] & (!MF1_CWP_out_pre_mask[0]) # !WE1_a_local[4] & WE1_a_local[3] & (MF1_CWP_out_pre_mask[0]);


--MF1_CWP_out_pre_mask[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|CWP_out_pre_mask[1] at LC6_6_C2
--operation mode is normal

MF1_CWP_out_pre_mask[1]_lut_out = MF1L22;
MF1_CWP_out_pre_mask[1] = DFFE(MF1_CWP_out_pre_mask[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MF1L5);


--MG1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder|adjusted_index[5]~109 at LC8_16_H2
--operation mode is normal

MG1L3 = WE1_a_local[4] & (MF1_CWP_out_pre_mask[1] $ !MF1_CWP_out_pre_mask[0]) # !WE1_a_local[4] & !MF1_CWP_out_pre_mask[1] & (WE1_a_local[3]);


--MF1_CWP_out_pre_mask[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|CWP_out_pre_mask[2] at LC1_6_C2
--operation mode is normal

MF1_CWP_out_pre_mask[2]_lut_out = MF1L25;
MF1_CWP_out_pre_mask[2] = DFFE(MF1_CWP_out_pre_mask[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MF1L5);


--MG1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder|add~116 at LC5_16_H2
--operation mode is normal

MG1L1 = MF1_CWP_out_pre_mask[2] $ (MF1_CWP_out_pre_mask[1] # !MF1_CWP_out_pre_mask[0] # !WE1_a_local[4]);


--MG1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder|adjusted_index[6]~110 at LC6_16_H2
--operation mode is normal

MG1L4 = MG1L1 & (WE1_a_local[4] # WE1_a_local[3]);


--TE1_op_subroutine_delayed_for_force_carryin_1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|op_subroutine_delayed_for_force_carryin_1 at LC2_8_G2
--operation mode is normal

TE1_op_subroutine_delayed_for_force_carryin_1_lut_out = ZE1_d1_instruction_fifo_out[11] & (TE1L99 # ZE1_d1_instruction_fifo_out[5] & TE1L98) # !ZE1_d1_instruction_fifo_out[11] & ZE1_d1_instruction_fifo_out[5] & (TE1L98);
TE1_op_subroutine_delayed_for_force_carryin_1 = DFFE(TE1_op_subroutine_delayed_for_force_carryin_1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--ZE1_next_instruction_address[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[10] at LC5_10_H2
--operation mode is counter

ZE1_next_instruction_address[10]_lut_out = ZE1_next_instruction_address[10] $ (!ZE1L41);
ZE1_next_instruction_address[10]_sload_eqn = (ZE1L48 & CF1L36) # (!ZE1L48 & ZE1_next_instruction_address[10]_lut_out);
ZE1_next_instruction_address[10] = DFFE(ZE1_next_instruction_address[10]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L47);

--ZE1L43 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[10]~92 at LC5_10_H2
--operation mode is counter

ZE1L43 = CARRY(!ZE1_next_instruction_address[10] & (!ZE1L41));


--DC1L157 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend~376 at LC1_5_D1
--operation mode is normal

DC1L157 = !DC1L167 & (DC1L169 & !DC1L96 # !DC1L169 & (!DC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2]));


--KE14_q[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[21] at EC1_1_P1
KE14_q[21]_data_in = QJ1_alu_result[21];
KE14_q[21]_write_enable = PH1L6;
KE14_q[21]_clock_0 = GLOBAL(clk);
KE14_q[21]_clock_1 = GLOBAL(clk);
KE14_q[21]_clock_enable_1 = GH1L8;
KE14_q[21]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[21]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[21] = MEMORY_SEGMENT(KE14_q[21]_data_in, KE14_q[21]_write_enable, KE14_q[21]_clock_0, KE14_q[21]_clock_1, , , , KE14_q[21]_clock_enable_1, VCC, KE14_q[21]_write_address, KE14_q[21]_read_address);


--PJ22_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC21|regout at LC5_10_K1
--operation mode is normal

PJ22_regout_lut_out = (CJ1_rota2[1] & !CJ1L16 & (HJ1_true_regA[13]) # !CJ1_rota2[1] & (HJ1_true_regA[5] # !CJ1L16)) & CASCADE(NJ43_cascout);
PJ22_regout = DFFE(PJ22_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ22_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_21|regout at LC6_13_S1
--operation mode is counter

KJ22_regout_lut_out = HJ1_true_regA[21] $ JJ1_true_regB[21] $ !KJ21_cout;
KJ22_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[21]) # (!GJ1L1 & KJ22_regout_lut_out);
KJ22_regout_reg_input = KJ22_regout_sload_eqn & !EH1L6;
KJ22_regout = DFFE(KJ22_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ22_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_21|cout at LC6_13_S1
--operation mode is counter

KJ22_cout = CARRY(HJ1_true_regA[21] & (JJ1_true_regB[21] # !KJ21_cout) # !HJ1_true_regA[21] & JJ1_true_regB[21] & !KJ21_cout);


--XJ1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[21]~814 at LC5_16_P1
--operation mode is normal

XJ1L22 = HH1_a_matches_dest2 & (PJ22_regout $ KJ22_regout) # !HH1_a_matches_dest2 & (KE14_q[21]);


--UH1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~309 at LC6_9_P1
--operation mode is normal

UH1L1 = BH1_instruction_1[10] $ (UH1L43 $ RH1_next_instruction_address[21]);


--JH1_p2_op_is_jump is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_op_is_jump at LC8_10_Z1
--operation mode is normal

JH1_p2_op_is_jump_lut_out = !JH1L132;
JH1_p2_op_is_jump = DFFE(JH1_p2_op_is_jump_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--LH1_do_jump is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_jump_unit:the_enet_nios_jump_unit|do_jump at LC5_10_R1
--operation mode is normal

LH1_do_jump = JH1_p2_op_is_jump & !BH1_is_cancelled_2 & !BH1_is_neutrino_2 & GH1L8;


--VH21_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_20|combout at LC3_10_O1
--operation mode is normal

VH21_combout = LH1_do_jump & (XJ1L21) # !LH1_do_jump & (UH1L42);

--VH21_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_20|regout at LC3_10_O1
--operation mode is normal

VH21_regout = DFFE(VH21_combout, GLOBAL(clk), GLOBAL(H1_data_out), , TH1_nonsequential_pc);


--UH1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[20]~2882 at LC1_10_O1
--operation mode is normal

UH1L64 = TH1L4 & (VH21_regout) # !TH1L4 & (VH21_combout);


--WH1L128 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|internal_fifo_empty~175 at LC3_12_B1
--operation mode is normal

WH1L128 = TH1L5 & (CC1L20 # WH1_internal_fifo_empty);


--TH1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|remember_to_flush~38 at LC2_11_B1
--operation mode is normal

TH1L52 = TH1_remember_to_flush # TH1_nonsequential_pc & (!CC1L73 # !RH1_d1_instruction_fifo_read_data_bad);


--YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1] at LC1_10_T1
--operation mode is normal

YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1]_lut_out = XH1L1 & (XH1L28 & (!YH1L3) # !XH1L28 & YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2]) # !XH1L1 & (YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2]);
YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1] = DFFE(YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , YH1L1);


--KH1_d2_irqnumber[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d2_irqnumber[5] at LC3_6_T1
--operation mode is normal

KH1_d2_irqnumber[5]_lut_out = KH1_d1_irqnumber[5];
KH1_d2_irqnumber[5] = DFFE(KH1_d2_irqnumber[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--RH1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[4]~321 at LC9_6_T1
--operation mode is normal

RH1L26 = RH1_dont_forget_to_force_trap & !DJ1_trap_request_underflow & !DJ1_trap_request_overflow;


--RH1_d1_instruction_fifo_out[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[5] at LC4_4_T1
--operation mode is normal

RH1_d1_instruction_fifo_out[5]_lut_out = !WH1L30;
RH1_d1_instruction_fifo_out[5] = DFFE(RH1_d1_instruction_fifo_out[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--RH1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[5]~322 at LC6_6_T1
--operation mode is normal

RH1L28 = RH1_d1_instruction_fifo_out[5] & (KH1_d2_irqnumber[5] & RH1L26 # !RH1_dont_forget_to_force_trap) # !RH1_d1_instruction_fifo_out[5] & (KH1_d2_irqnumber[5] & RH1L26);


--RH1_d1_instruction_fifo_out[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[6] at LC10_3_C1
--operation mode is normal

RH1_d1_instruction_fifo_out[6]_lut_out = !WH1L34;
RH1_d1_instruction_fifo_out[6] = DFFE(RH1_d1_instruction_fifo_out[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--RH1_d1_instruction_fifo_out[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[13] at LC3_5_C1
--operation mode is normal

RH1_d1_instruction_fifo_out[13]_lut_out = !WH1L62;
RH1_d1_instruction_fifo_out[13] = DFFE(RH1_d1_instruction_fifo_out[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--RH1_d1_instruction_fifo_out[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[14] at LC6_3_C1
--operation mode is normal

RH1_d1_instruction_fifo_out[14]_lut_out = !WH1L66;
RH1_d1_instruction_fifo_out[14] = DFFE(RH1_d1_instruction_fifo_out[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--RH1_d1_instruction_fifo_out[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[15] at LC9_5_C1
--operation mode is normal

RH1_d1_instruction_fifo_out[15]_lut_out = !WH1L70;
RH1_d1_instruction_fifo_out[15] = DFFE(RH1_d1_instruction_fifo_out[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--XH1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[5]~1689 at LC5_4_T1
--operation mode is normal

XH1L20 = RH1_d1_instruction_fifo_out[14] & !RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[13] & !RH1_d1_instruction_fifo_out[15];


--RH1_d1_instruction_fifo_out[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[10] at LC3_9_B1
--operation mode is normal

RH1_d1_instruction_fifo_out[10]_lut_out = !WH1L50;
RH1_d1_instruction_fifo_out[10] = DFFE(RH1_d1_instruction_fifo_out[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--RH1_d1_instruction_fifo_out[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[12] at LC4_5_C1
--operation mode is normal

RH1_d1_instruction_fifo_out[12]_lut_out = !WH1L58;
RH1_d1_instruction_fifo_out[12] = DFFE(RH1_d1_instruction_fifo_out[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--RH1_d1_instruction_fifo_out[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[11] at LC6_5_C1
--operation mode is normal

RH1_d1_instruction_fifo_out[11]_lut_out = !WH1L54;
RH1_d1_instruction_fifo_out[11] = DFFE(RH1_d1_instruction_fifo_out[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--JH1L89 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_cancel_branch_delay_slot~75 at LC3_3_T1
--operation mode is normal

JH1L89 = RH1_d1_instruction_fifo_out[11] & RH1_d1_instruction_fifo_out[12] & RH1_d1_instruction_fifo_out[10] & XH1L20;


--RH1_d1_instruction_fifo_out[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[9] at LC1_3_C1
--operation mode is normal

RH1_d1_instruction_fifo_out[9]_lut_out = !WH1L46;
RH1_d1_instruction_fifo_out[9] = DFFE(RH1_d1_instruction_fifo_out[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--RH1_d1_instruction_fifo_out[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[8] at LC7_1_J1
--operation mode is normal

RH1_d1_instruction_fifo_out[8]_lut_out = !WH1L42;
RH1_d1_instruction_fifo_out[8] = DFFE(RH1_d1_instruction_fifo_out[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--JH1L135 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_subroutine~65 at LC2_2_T1
--operation mode is normal

JH1L135 = RH1_d1_instruction_fifo_out[9] & !RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[8] & JH1L89;


--JH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|must_run_to_completion~347 at LC3_1_T1
--operation mode is normal

JH1L2 = RH1_d1_instruction_fifo_out[6] & !RH1_dont_forget_to_force_trap & RH1L28 # !JH1L135;


--RH1_d1_instruction_fifo_out[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[7] at LC2_16_J1
--operation mode is normal

RH1_d1_instruction_fifo_out[7]_lut_out = !WH1L38;
RH1_d1_instruction_fifo_out[7] = DFFE(RH1_d1_instruction_fifo_out[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--RH1L30 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[7]~323 at LC9_4_T1
--operation mode is normal

RH1L30 = !RH1_dont_forget_to_force_trap & (RH1_d1_instruction_fifo_out[7]);


--RH1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[6]~324 at LC10_1_T1
--operation mode is normal

RH1L29 = !RH1_dont_forget_to_force_trap & (RH1_d1_instruction_fifo_out[6]);


--JH1L84 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_zero~285 at LC7_2_T1
--operation mode is normal

JH1L84 = RH1_d1_instruction_fifo_out[9] & !RH1_dont_forget_to_force_trap & !RH1_d1_instruction_fifo_out[8] & JH1L89;


--JH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|must_run_to_completion~348 at LC1_1_T1
--operation mode is normal

JH1L3 = RH1L30 & (!JH1L84 # !RH1L29) # !RH1L30 & (JH1L2);


--RH1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[8]~325 at LC6_4_T1
--operation mode is normal

RH1L31 = RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[8];


--RH1L32 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[9]~326 at LC5_3_T1
--operation mode is normal

RH1L32 = !RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[9];


--JH1L90 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_cancel_branch_delay_slot~76 at LC9_3_T1
--operation mode is normal

JH1L90 = JH1L89 & RH1L31 & !RH1L32 & RH1L30;


--XH1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1690 at LC3_8_T1
--operation mode is normal

XH1L12 = RH1_d1_instruction_fifo_out[13] & RH1_d1_instruction_fifo_out[14] & !RH1_d1_instruction_fifo_out[15];


--JH1L80 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_o7~213 at LC10_8_T1
--operation mode is normal

JH1L80 = RH1_d1_instruction_fifo_out[12] & (RH1_d1_instruction_fifo_out[11] & XH1L12);


--JH1L81 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_o7~214 at LC2_8_T1
--operation mode is normal

JH1L81 = RH1_dont_forget_to_force_trap # !RH1_d1_instruction_fifo_out[9] & !RH1_d1_instruction_fifo_out[10] & JH1L80;


--JH1_p_do_trap_offset is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_trap_offset at LC5_7_T1
--operation mode is normal

JH1_p_do_trap_offset = JH1L81 & (RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[8]);


--JH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|must_run_to_completion~349 at LC7_7_T1
--operation mode is normal

JH1L4 = !JH1_p_do_trap_offset & (RH1L28 # !JH1L90 # !RH1L29);


--JH1L127 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_b_from_2Ei5~43 at LC3_4_Y1
--operation mode is normal

JH1L127 = RH1_d1_instruction_fifo_out[14] & !RH1_dont_forget_to_force_trap & !RH1_d1_instruction_fifo_out[15] & !RH1_d1_instruction_fifo_out[13];


--JH1L104 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iSKPx~39 at LC7_4_Y1
--operation mode is normal

JH1L104 = !RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[12] & !RH1_d1_instruction_fifo_out[11] & JH1L127;


--JH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|must_run_to_completion~350 at LC1_6_T1
--operation mode is normal

JH1L5 = JH1L4 & !JH1L104 & JH1L3;


--JH1_p_do_iRESTORE is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iRESTORE at LC3_7_T1
--operation mode is normal

JH1_p_do_iRESTORE = RH1L28 & JH1L90 & (RH1_dont_forget_to_force_trap # !RH1_d1_instruction_fifo_out[6]);


--YH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|wait_once_after~130 at LC8_7_T1
--operation mode is normal

YH1L8 = JH1_p_do_iRESTORE # !RH1_dont_forget_to_force_trap & JH1L81 & !RH1_d1_instruction_fifo_out[8];


--DJ1_trap_if_save is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_if_save at LC4_3_U1
--operation mode is normal

DJ1_trap_if_save_lut_out = DJ1L130 & (!DJ1_IPRI_out_pre_mask[1] # !DJ1L33);
DJ1_trap_if_save = DFFE(DJ1_trap_if_save_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1_trap_if_restore is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_if_restore at LC9_15_U1
--operation mode is normal

DJ1_trap_if_restore_lut_out = DJ1L127 & (!DJ1_IPRI_out_pre_mask[1] & !DJ1_IPRI_out_pre_mask[0] # !DJ1L33);
DJ1_trap_if_restore = DFFE(DJ1_trap_if_restore_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--YH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|wait_once_after~131 at LC10_9_T1
--operation mode is normal

YH1L9 = YH1L8 & (DJ1_trap_if_save # SH1_is_neutrino # DJ1_trap_if_restore);


--YH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|wait_once_after~132 at LC8_11_T1
--operation mode is normal

YH1L10 = YH1L9 # RH1L29 & JH1L135 & RH1L30;


--YH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_in[0]~395 at LC5_10_T1
--operation mode is normal

YH1L2 = JH1L5 & !YH1L10 # !RH1_d1_instruction_fifo_read_data_bad;


--XH1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subcount_en~12 at LC9_15_T1
--operation mode is normal

XH1L28 = XH1L27 & (BC1_enet_nios_data_master_waitrequest # !GH1_dc_read & !GH1_dc_write);


--YH1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|always0~1 at LC9_11_T1
--operation mode is normal

YH1L1 = KH1L28 & (!HH1L6 & GH1L8);


--XH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1691 at LC8_8_T1
--operation mode is normal

XH1L2 = RH1_d1_instruction_fifo_out[12] & !RH1_d1_instruction_fifo_out[15] & RH1_d1_instruction_fifo_out[14];


--XH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1693 at LC4_8_T1
--operation mode is normal

XH1L3 = XH1L2 & (RH1_d1_instruction_fifo_out[11] & !XH1L10 & RH1_d1_instruction_fifo_out[13] # !RH1_d1_instruction_fifo_out[11] & (!RH1_d1_instruction_fifo_out[13]));


--XH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1694 at LC3_4_T1
--operation mode is normal

XH1L4 = RH1_d1_instruction_fifo_out[11] & (RH1_d1_instruction_fifo_out[12] $ RH1_d1_instruction_fifo_out[13]) # !RH1_d1_instruction_fifo_out[11] & RH1_d1_instruction_fifo_out[10] & !RH1_d1_instruction_fifo_out[12] & RH1_d1_instruction_fifo_out[13];


--XH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1695 at LC2_4_T1
--operation mode is normal

XH1L5 = XH1L25 # !RH1_d1_instruction_fifo_out[15] & !RH1_d1_instruction_fifo_out[14] & XH1L4;


--XH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1696 at LC9_8_T1
--operation mode is normal

XH1L6 = RH1_d1_instruction_fifo_read_data_bad & (XH1L5 # XH1L3 # RH1_dont_forget_to_force_trap);


--XH1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1697 at LC8_10_T1
--operation mode is normal

XH1L13 = RH1_d1_instruction_fifo_out[13] & !RH1_d1_instruction_fifo_out[15] & RH1_d1_instruction_fifo_out[14] & RH1_d1_instruction_fifo_out[12];


--XH1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1699 at LC7_1_T1
--operation mode is normal

XH1L14 = RH1_d1_instruction_fifo_read_data_bad & (RH1_dont_forget_to_force_trap # XH1L13 & !XH1L18);


--XH1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[5]~1700 at LC7_4_T1
--operation mode is normal

XH1L21 = !RH1_d1_instruction_fifo_out[10] & !RH1_d1_instruction_fifo_out[11] & RH1_d1_instruction_fifo_out[12] & RH1_d1_instruction_fifo_read_data_bad;


--XH1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[5]~1701 at LC1_3_T1
--operation mode is normal

XH1L22 = XH1L21 & XH1L20 & !XH1L25;


--SH1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|commit~42 at LC10_6_T1
--operation mode is normal

SH1L1 = XH1L1 & XH1L28;


--JH1L129 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_b_from_reg_or_const~84 at LC7_1_Y1
--operation mode is normal

JH1L129 = RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[13] & RH1_d1_instruction_fifo_out[12] & !RH1_d1_instruction_fifo_out[15];


--UJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|is_subtable_w~40 at LC2_16_T1
--operation mode is normal

UJ1L11 = JH1L129 & (RH1_d1_instruction_fifo_out[14] # RH1_dont_forget_to_force_trap);


--UJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|is_subtable_v~32 at LC3_15_T1
--operation mode is normal

UJ1L10 = UJ1L11 & (RH1_dont_forget_to_force_trap # !RH1_d1_instruction_fifo_out[10] & RH1_d1_instruction_fifo_out[11]);


--UJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address~485 at LC7_15_T1
--operation mode is normal

UJ1L9 = RH1_dont_forget_to_force_trap # XH1L13 & (RH1_d1_instruction_fifo_out[10] # RH1_d1_instruction_fifo_out[11]);


--UJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address[0]~486 at LC1_15_T1
--operation mode is normal

UJ1L2 = UJ1L10 # !UJ1L9 & !RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[10];


--UJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|is_subtable_w~41 at LC9_7_Z1
--operation mode is normal

UJ1L12 = RH1_d1_instruction_fifo_out[10] & !RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[11];


--UJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address[0]~487 at LC3_16_T1
--operation mode is normal

UJ1L3 = UJ1L2 # UJ1L11 & RH1L28 & UJ1L12;


--UJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address[1]~488 at LC4_16_T1
--operation mode is normal

UJ1L4 = UJ1L9 & (!RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[6]) # !UJ1L9 & (RH1_d1_instruction_fifo_out[11] # RH1_dont_forget_to_force_trap);


--UJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address[2]~489 at LC8_15_T1
--operation mode is normal

UJ1L5 = UJ1L9 & RH1_d1_instruction_fifo_out[7] & (!RH1_dont_forget_to_force_trap) # !UJ1L9 & (RH1_d1_instruction_fifo_out[12] # RH1_dont_forget_to_force_trap);


--UJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address[3]~490 at LC1_16_T1
--operation mode is normal

UJ1L6 = RH1_dont_forget_to_force_trap # UJ1L9 & RH1_d1_instruction_fifo_out[8] # !UJ1L9 & (RH1_d1_instruction_fifo_out[13]);


--UJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address[4]~491 at LC7_16_T1
--operation mode is normal

UJ1L7 = RH1_dont_forget_to_force_trap & (!UJ1L9) # !RH1_dont_forget_to_force_trap & (UJ1L9 & RH1_d1_instruction_fifo_out[9] # !UJ1L9 & (RH1_d1_instruction_fifo_out[14]));


--UJ1_decoder_rom_address[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address[5] at LC6_16_T1
--operation mode is normal

UJ1_decoder_rom_address[5] = RH1_dont_forget_to_force_trap & (UJ1L11 & UJ1L12) # !RH1_dont_forget_to_force_trap & (RH1_d1_instruction_fifo_out[15] # UJ1L11 & UJ1L12);


--KE16_q[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[11] at EC10_1_T1
KE16_q[11]_data_in = ~GND;
KE16_q[11]_clock_1 = GLOBAL(clk);
KE16_q[11]_clock_enable_1 = SH1L1;
KE16_q[11]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[11]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[11] = MEMORY_SEGMENT(KE16_q[11]_data_in, GND, GND, KE16_q[11]_clock_1, , , , KE16_q[11]_clock_enable_1, VCC, KE16_q[11]_write_address, KE16_q[11]_read_address);


--HH1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|qualified_do_iSAVE~33 at LC7_11_T1
--operation mode is normal

HH1L24 = SH1_is_neutrino & !SH1_is_cancelled_from_commit_stage & (!HH1L5 # !HH1_next_stage_modifies_register);


--SH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|p1_is_neutrino~82 at LC4_10_T1
--operation mode is normal

SH1L9 = !KH1L31 & (YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0] # !KH1L28);


--SH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|p1_is_neutrino~83 at LC9_10_T1
--operation mode is normal

SH1L10 = !HH1L6 & (XH1L1 & !RH1_d1_instruction_fifo_read_data_bad # !SH1L9);


--QJ1_do_skip is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|do_skip at LC5_6_Z1
--operation mode is normal

QJ1_do_skip_lut_out = JH1_p3_skip_is_active & !BH1_is_cancelled_3 & !BH1_is_neutrino_3 & QJ1L54;
QJ1_do_skip = DFFE(QJ1_do_skip_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--SH1_dont_forget_to_skip is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|dont_forget_to_skip at LC1_9_T1
--operation mode is normal

SH1_dont_forget_to_skip_lut_out = SH1_dont_forget_to_skip & (JH1L100 # !SH1L4) # !SH1_dont_forget_to_skip & QJ1_do_skip & (JH1L100 # !SH1L4);
SH1_dont_forget_to_skip = DFFE(SH1_dont_forget_to_skip_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p1_cancel_branch_delay_slot is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_cancel_branch_delay_slot at LC9_7_T1
--operation mode is normal

JH1_p1_cancel_branch_delay_slot_lut_out = JH1_p_do_trap_offset # RH1L29 & !RH1L28 & JH1L90;
JH1_p1_cancel_branch_delay_slot = DFFE(JH1_p1_cancel_branch_delay_slot_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--SH1_dont_forget_to_cancel_delay_slot is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|dont_forget_to_cancel_delay_slot at LC6_10_T1
--operation mode is normal

SH1_dont_forget_to_cancel_delay_slot_lut_out = !SH1L6 & (!RH1_d1_instruction_fifo_read_data_bad # !XH1L28 # !XH1L1);
SH1_dont_forget_to_cancel_delay_slot = DFFE(SH1_dont_forget_to_cancel_delay_slot_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--SH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|is_cancelled_from_commit_stage~122 at LC2_11_T1
--operation mode is normal

SH1L6 = !SH1_dont_forget_to_cancel_delay_slot & (!JH1_p1_cancel_branch_delay_slot # !HH1L24);


--SH1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|is_cancelled_from_commit_stage~123 at LC7_13_T1
--operation mode is normal

SH1L7 = SH1L1 & (SH1_dont_forget_to_skip # QJ1_do_skip # !SH1L6);


--SH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|dont_forget_to_skip~39 at LC3_10_T1
--operation mode is normal

SH1L4 = XH1L1 & (!SH1L10 & XH1L28);


--AK12_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC11|regout at LC5_8_W1
--operation mode is normal

AK12_regout_lut_out = (YJ1_sel_override_lo & (EJ1L8 & !YJ1L3) # !YJ1_sel_override_lo & (FH1_const[5] # !YJ1L3)) & CASCADE(ZJ12_cascout);
AK12_regout = DFFE(AK12_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p3_do_iWRCTL is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iWRCTL at LC1_15_Z1
--operation mode is normal

JH1_p3_do_iWRCTL_lut_out = JH1L101 & !BH1_instruction_2[6] & (!BH1_instruction_2[5]);
JH1_p3_do_iWRCTL = DFFE(JH1_p3_do_iWRCTL_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AK18_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC17|regout at LC6_4_X1
--operation mode is normal

AK18_regout_lut_out = (YJ1_sel_override_lo & (!YJ1L3 & EJ1L1) # !YJ1_sel_override_lo & (FH1_const[8] # !YJ1L3)) & CASCADE(ZJ18_cascout);
AK18_regout = DFFE(AK18_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AK16_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC15|regout at LC4_10_W1
--operation mode is normal

AK16_regout_lut_out = (!YJ1_sel_override_lo & (FH1_const[7] # !YJ1L3)) & CASCADE(ZJ16_cascout);
AK16_regout = DFFE(AK16_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AK14_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC13|regout at LC2_10_W1
--operation mode is normal

AK14_regout_lut_out = (YJ1L3 & !YJ1_sel_override_lo & FH1_const[6] # !YJ1L3 & (EJ1L2 # !YJ1_sel_override_lo)) & CASCADE(ZJ14_cascout);
AK14_regout = DFFE(AK14_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IE_out_pre_mask~573 at LC5_5_U1
--operation mode is normal

DJ1L20 = JH1_p3_do_iWRCTL & !AK16_regout & AK18_regout & !AK14_regout;


--BH1_is_neutrino_3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|is_neutrino_3 at LC2_15_Z1
--operation mode is normal

BH1_is_neutrino_3_lut_out = BH1_is_neutrino_2;
BH1_is_neutrino_3 = DFFE(BH1_is_neutrino_3_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_is_cancelled_3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|is_cancelled_3 at LC1_15_G1
--operation mode is normal

BH1_is_cancelled_3_lut_out = BH1_is_cancelled_2;
BH1_is_cancelled_3 = DFFE(BH1_is_cancelled_3_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--QJ1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|do_skip~431 at LC6_8_Z1
--operation mode is normal

QJ1L41 = !BH1_is_neutrino_3 & !BH1_is_cancelled_3;


--DJ1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IE_write_enable_2~1 at LC9_5_Y1
--operation mode is normal

DJ1L24 = QJ1L41 & (BC1_enet_nios_data_master_waitrequest # !GH1_dc_read & !GH1_dc_write);


--DJ1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IE_out_pre_mask~574 at LC7_12_U1
--operation mode is normal

DJ1L21 = DJ1L20 & AK12_regout & (DJ1L24) # !DJ1L20 & (DJ1_IE_out_pre_mask);


--JH1_p3_do_iTRET is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iTRET at LC5_14_Z1
--operation mode is normal

JH1_p3_do_iTRET_lut_out = BH1_instruction_2[8] & (JH1L110 & JH1L95);
JH1_p3_do_iTRET = DFFE(JH1_p3_do_iTRET_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|Equal~675 at LC5_16_U1
--operation mode is normal

DJ1L17 = !AK12_regout & !AK14_regout & !AK18_regout & !AK16_regout;


--DJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_write_enable_4~3 at LC4_11_U1
--operation mode is normal

DJ1L7 = DJ1L17 & JH1_p3_do_iWRCTL;


--DJ1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IE_out_pre_mask~575 at LC3_11_U1
--operation mode is normal

DJ1L22 = !DJ1L7 & !JH1_p3_do_iTRET & !JH1_p3_op_is_TRAP_0 & DJ1L21;


--DJ1_saved_status[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[15] at LC1_11_U1
--operation mode is normal

DJ1_saved_status[15]_lut_out = JH1_p3_do_iWRCTL & (DJ1L18 & (HJ1_true_regA[15]) # !DJ1L18 & DJ1_IE_out_pre_mask) # !JH1_p3_do_iWRCTL & DJ1_IE_out_pre_mask;
DJ1_saved_status[15] = DFFE(DJ1_saved_status[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--DJ1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IE_out_pre_mask~576 at LC9_12_U1
--operation mode is normal

DJ1L23 = JH1_p3_do_iTRET & DJ1_saved_status[15] # !JH1_p3_do_iTRET & (DJ1L7 & HJ1_true_regA[15]);


--KH1_pipe_state_we is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|pipe_state_we at LC3_13_R1
--operation mode is normal

KH1_pipe_state_we = HH1L24 & (BC1_enet_nios_data_master_waitrequest # !GH1_dc_read & !GH1_dc_write);


--KH1_d1_irq is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d1_irq at LC3_15_V1
--operation mode is normal

KH1_d1_irq_lut_out = BC1L54 # !BC1L47 # !BC1L50;
KH1_d1_irq = DFFE(KH1_d1_irq_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KH1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~73 at LC7_15_U1
--operation mode is normal

KH1L1 = DJ1_IPRI_out_pre_mask[5] & (KH1L3 & !KH1_d1_irqnumber[5]) # !DJ1_IPRI_out_pre_mask[5] & (KH1L3 # !KH1_d1_irqnumber[5]);


--WH1L133 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[2]~579 at LC5_10_B1
--operation mode is normal

WH1L133 = RH1L35 & (WH1_internal_fifo_empty # CC1L20) # !TH1L5;


--WH1L134 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[2]~581 at LC8_11_B1
--operation mode is normal

WH1L134 = CC1L20 # !TH1L5;


--KE14_q[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[18] at EC1_1_O1
KE14_q[18]_data_in = QJ1_alu_result[18];
KE14_q[18]_write_enable = PH1L6;
KE14_q[18]_clock_0 = GLOBAL(clk);
KE14_q[18]_clock_1 = GLOBAL(clk);
KE14_q[18]_clock_enable_1 = GH1L8;
KE14_q[18]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[18]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[18] = MEMORY_SEGMENT(KE14_q[18]_data_in, KE14_q[18]_write_enable, KE14_q[18]_clock_0, KE14_q[18]_clock_1, , , , KE14_q[18]_clock_enable_1, VCC, KE14_q[18]_write_address, KE14_q[18]_read_address);


--XJ1L19 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[18]~815 at LC5_16_O1
--operation mode is normal

XJ1L19 = HH1_a_matches_dest2 & (KJ19_regout $ PJ19_regout) # !HH1_a_matches_dest2 & (KE14_q[18]);


--UH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~313 at LC3_9_P1
--operation mode is arithmetic

UH1L2 = BH1_instruction_1[10] $ RH1_next_instruction_address[18] $ !UH1L7;

--UH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~315 at LC3_9_P1
--operation mode is arithmetic

UH1L3 = CARRY(BH1_instruction_1[10] & (RH1_next_instruction_address[18] # !UH1L7) # !BH1_instruction_1[10] & RH1_next_instruction_address[18] & !UH1L7);


--KE14_q[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[19] at EC2_1_O1
KE14_q[19]_data_in = QJ1_alu_result[19];
KE14_q[19]_write_enable = PH1L6;
KE14_q[19]_clock_0 = GLOBAL(clk);
KE14_q[19]_clock_1 = GLOBAL(clk);
KE14_q[19]_clock_enable_1 = GH1L8;
KE14_q[19]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[19]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[19] = MEMORY_SEGMENT(KE14_q[19]_data_in, KE14_q[19]_write_enable, KE14_q[19]_clock_0, KE14_q[19]_clock_1, , , , KE14_q[19]_clock_enable_1, VCC, KE14_q[19]_write_address, KE14_q[19]_read_address);


--XJ1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[19]~816 at LC4_12_O1
--operation mode is normal

XJ1L20 = HH1_a_matches_dest2 & (PJ20_regout $ KJ20_regout) # !HH1_a_matches_dest2 & (KE14_q[19]);


--UH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~317 at LC4_9_P1
--operation mode is arithmetic

UH1L4 = BH1_instruction_1[10] $ RH1_next_instruction_address[19] $ UH1L3;

--UH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~319 at LC4_9_P1
--operation mode is arithmetic

UH1L5 = CARRY(BH1_instruction_1[10] & !RH1_next_instruction_address[19] & !UH1L3 # !BH1_instruction_1[10] & (!UH1L3 # !RH1_next_instruction_address[19]));


--JH1_p1_do_iLDx is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_iLDx at LC6_5_Y1
--operation mode is normal

JH1_p1_do_iLDx_lut_out = JH1L98 # JH1L128 & (RH1_d1_instruction_fifo_out[12] # RH1_dont_forget_to_force_trap);
JH1_p1_do_iLDx = DFFE(JH1_p1_do_iLDx_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--DC1L158 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_counter_enable~20 at LC10_1_E1
--operation mode is normal

DC1L158 = !DC1L175 & (!CC1L2 # !DC1L172 # !DC1L235);


--DC1L24 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~881 at LC2_2_E1
--operation mode is arithmetic

DC1L24 = DC1L34 $ DC1L177 $ DC1L19;

--DC1L25 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~883 at LC2_2_E1
--operation mode is arithmetic

DC1L25 = CARRY(DC1L34 & !DC1L177 & !DC1L19 # !DC1L34 & (!DC1L19 # !DC1L177));


--DC1L26 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~885 at LC3_2_E1
--operation mode is arithmetic

DC1L26 = DC1L35 $ DC1L25;

--DC1L27 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~887 at LC3_2_E1
--operation mode is arithmetic

DC1L27 = CARRY(DC1L35 # !DC1L25);


--DC1L28 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~889 at LC5_2_E1
--operation mode is arithmetic

DC1L28 = DC1L36 $ DC1L21;

--DC1L29 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~891 at LC5_2_E1
--operation mode is arithmetic

DC1L29 = CARRY(DC1L36 # !DC1L21);


--DC1L30 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~893 at LC6_2_E1
--operation mode is normal

DC1L30 = DC1L29 $ !DC1L37;


--DC1L31 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~897 at LC8_1_D1
--operation mode is normal

DC1L31 = DC1L177 & DC1_ext_ram_bus_avalon_slave_arb_share_counter[0] # !DC1L177 & (DC1L235);


--DC1L32 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~898 at LC1_1_D1
--operation mode is normal

DC1L32 = DC1L177 & DC1_ext_ram_bus_avalon_slave_arb_share_counter[3] # !DC1L177 & (DC1L182);


--KE15_q[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[1] at EC3_1_R1
KE15_q[1]_data_in = QJ1_alu_result[1];
KE15_q[1]_write_enable = PH1L6;
KE15_q[1]_clock_0 = GLOBAL(clk);
KE15_q[1]_clock_1 = GLOBAL(clk);
KE15_q[1]_clock_enable_1 = GH1L8;
KE15_q[1]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[1]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[1] = MEMORY_SEGMENT(KE15_q[1]_data_in, KE15_q[1]_write_enable, KE15_q[1]_clock_0, KE15_q[1]_clock_1, , , , KE15_q[1]_clock_enable_1, VCC, KE15_q[1]_write_address, KE15_q[1]_read_address);


--JH1_p1_do_normal_static_write is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_normal_static_write at LC5_15_T1
--operation mode is normal

JH1_p1_do_normal_static_write_lut_out = !RH1_d1_instruction_fifo_out[8] & XH1L13 & JH1L86;
JH1_p1_do_normal_static_write = DFFE(JH1_p1_do_normal_static_write_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--JH1L92 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_dynamic_narrow_write~86 at LC9_4_O1
--operation mode is normal

JH1L92 = BH1_instruction_1[10] & JH1L113 & BH1_instruction_1[12];


--JH1L93 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_dynamic_narrow_write~87 at LC9_3_O1
--operation mode is normal

JH1L93 = !BH1_instruction_1[8] & (BH1_instruction_1[11] & JH1L92);


--JH1L94 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_dynamic_narrow_write~88 at LC3_6_O1
--operation mode is normal

JH1L94 = BH1_instruction_1[9] & !BH1_instruction_1[6] & !BH1_instruction_1[7] & JH1L93;


--JH1L114 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_write_16~91 at LC10_5_O1
--operation mode is normal

JH1L114 = !BH1_instruction_1[11] & BH1_instruction_1[10] & !BH1_instruction_1[12] & JH1L113;


--JH1L115 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_write_16~92 at LC7_6_O1
--operation mode is normal

JH1L115 = JH1L114 # BH1_instruction_1[5] & JH1L94;


--JH1L120 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_is_eightie~134 at LC3_5_O1
--operation mode is normal

JH1L120 = !BH1_instruction_1[8] & (!BH1_instruction_1[11] & JH1L92);


--KE15_q[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[0] at EC4_1_R1
KE15_q[0]_data_in = QJ1_alu_result[0];
KE15_q[0]_write_enable = PH1L6;
KE15_q[0]_clock_0 = GLOBAL(clk);
KE15_q[0]_clock_1 = GLOBAL(clk);
KE15_q[0]_clock_enable_1 = GH1L8;
KE15_q[0]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[0]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[0] = MEMORY_SEGMENT(KE15_q[0]_data_in, KE15_q[0]_write_enable, KE15_q[0]_clock_0, KE15_q[0]_clock_1, , , , KE15_q[0]_clock_enable_1, VCC, KE15_q[0]_write_address, KE15_q[0]_read_address);


--JH1L125 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_is_sixteenie~78 at LC3_3_O1
--operation mode is normal

JH1L125 = !BH1_instruction_1[12] & (!BH1_instruction_1[10] & JH1L113);


--JH1L112 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_write_8~42 at LC4_6_O1
--operation mode is normal

JH1L112 = JH1L125 & (!BH1_instruction_1[5] & JH1L94 # !BH1_instruction_1[11]) # !JH1L125 & (!BH1_instruction_1[5] & JH1L94);


--VB1_shift_reg[12] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[12] at LC8_14_Z2
--operation mode is normal

VB1_shift_reg[12]_lut_out = VB1L175 & VB1_shift_reg[11] # !VB1L175 & (VB1L178);
VB1_shift_reg[12] = DFFE(VB1_shift_reg[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_tx_holding_reg[13] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[13] at LC5_13_Z2
--operation mode is normal

VB1_tx_holding_reg[13]_lut_out = XJ1_op_a[13];
VB1_tx_holding_reg[13] = DFFE(VB1_tx_holding_reg[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1L177 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3989 at LC2_14_Z2
--operation mode is normal

VB1L177 = VB1_transmitting & VB1_shift_reg[13] # !VB1_transmitting & (VB1_tx_holding_primed & (VB1_tx_holding_reg[13]) # !VB1_tx_holding_primed & VB1_shift_reg[13]);


--WB1_dac_spi_spi_control_port_chipselect is dual_processor:inst|dac_spi_spi_control_port_arbitrator:the_dac_spi_spi_control_port|dac_spi_spi_control_port_chipselect at LC2_1_G1
--operation mode is normal

WB1_dac_spi_spi_control_port_chipselect = WB1L1 & (GH1_dc_read # GH1_dc_write);


--VD1L3 is dual_processor:inst|watchdog:the_watchdog|Equal~288 at LC10_15_V2
--operation mode is normal

VD1L3 = TJ1_dc_address[2] & !TJ1_dc_address[3] & !TJ1_dc_address[4];


--VB1L12 is dual_processor:inst|dac_spi:the_dac_spi|EOP~378 at LC2_11_R1
--operation mode is normal

VB1L12 = (GH1_dc_write & !VB1_wr_strobe & WB1_dac_spi_spi_control_port_chipselect & VD1L3) & CASCADE(VB1L22);


--AL6_sload_path[3] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_7_P2
--operation mode is counter

AL6_sload_path[3]_lut_out = AL6_sload_path[3] $ AL6L7;
AL6_sload_path[3]_reg_input = !QC1_data_out[0] & AL6_sload_path[3]_lut_out;
AL6_sload_path[3] = DFFE(AL6_sload_path[3]_reg_input, GLOBAL(clk), , , AL1L23);

--AL6L9 is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_P2
--operation mode is counter

AL6L9 = CARRY(!AL6L7 # !AL6_sload_path[3]);


--GC1_data_out[2] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[2] at LC10_14_P2
--operation mode is normal

GC1_data_out[2]_lut_out = XJ1_op_a[2];
GC1_data_out[2] = DFFE(GC1_data_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GC1L1);


--GC1_data_out[3] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[3] at LC8_14_P2
--operation mode is normal

GC1_data_out[3]_lut_out = XJ1_op_a[3];
GC1_data_out[3] = DFFE(GC1_data_out[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GC1L1);


--AL6_sload_path[2] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_7_P2
--operation mode is counter

AL6_sload_path[2]_lut_out = AL6_sload_path[2] $ !AL6L5;
AL6_sload_path[2]_reg_input = !QC1_data_out[0] & AL6_sload_path[2]_lut_out;
AL6_sload_path[2] = DFFE(AL6_sload_path[2]_reg_input, GLOBAL(clk), , , AL1L23);

--AL6L7 is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_P2
--operation mode is counter

AL6L7 = CARRY(AL6_sload_path[2] & !AL6L5);


--GC1_data_out[4] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[4] at LC5_14_P2
--operation mode is normal

GC1_data_out[4]_lut_out = XJ1_op_a[4];
GC1_data_out[4] = DFFE(GC1_data_out[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GC1L1);


--GC1_data_out[5] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[5] at LC7_14_P2
--operation mode is normal

GC1_data_out[5]_lut_out = XJ1_op_a[5];
GC1_data_out[5] = DFFE(GC1_data_out[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GC1L1);


--AL6_sload_path[5] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_7_P2
--operation mode is counter

AL6_sload_path[5]_lut_out = AL6_sload_path[5] $ AL6L11;
AL6_sload_path[5]_reg_input = !QC1_data_out[0] & AL6_sload_path[5]_lut_out;
AL6_sload_path[5] = DFFE(AL6_sload_path[5]_reg_input, GLOBAL(clk), , , AL1L23);

--AL6L13 is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_P2
--operation mode is counter

AL6L13 = CARRY(!AL6L11 # !AL6_sload_path[5]);


--AL6_sload_path[4] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_7_P2
--operation mode is counter

AL6_sload_path[4]_lut_out = AL6_sload_path[4] $ !AL6L9;
AL6_sload_path[4]_reg_input = !QC1_data_out[0] & AL6_sload_path[4]_lut_out;
AL6_sload_path[4] = DFFE(AL6_sload_path[4]_reg_input, GLOBAL(clk), , , AL1L23);

--AL6L11 is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_P2
--operation mode is counter

AL6L11 = CARRY(AL6_sload_path[4] & !AL6L9);


--GC1_data_out[0] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[0] at LC4_14_P2
--operation mode is normal

GC1_data_out[0]_lut_out = XJ1_op_a[0];
GC1_data_out[0] = DFFE(GC1_data_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GC1L1);


--GC1_data_out[1] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[1] at LC9_9_P2
--operation mode is normal

GC1_data_out[1]_lut_out = XJ1_op_a[1];
GC1_data_out[1] = DFFE(GC1_data_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GC1L1);


--AL6_sload_path[1] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_7_P2
--operation mode is counter

AL6_sload_path[1]_lut_out = AL6_sload_path[1] $ AL6L3;
AL6_sload_path[1]_reg_input = !QC1_data_out[0] & AL6_sload_path[1]_lut_out;
AL6_sload_path[1] = DFFE(AL6_sload_path[1]_reg_input, GLOBAL(clk), , , AL1L23);

--AL6L5 is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_P2
--operation mode is counter

AL6L5 = CARRY(!AL6L3 # !AL6_sload_path[1]);


--AL6_sload_path[0] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_P2
--operation mode is qfbk_counter

AL6_sload_path[0]_lut_out = !AL6_sload_path[0];
AL6_sload_path[0]_reg_input = !QC1_data_out[0] & AL6_sload_path[0]_lut_out;
AL6_sload_path[0] = DFFE(AL6_sload_path[0]_reg_input, GLOBAL(clk), , , AL1L23);

--AL6L3 is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_P2
--operation mode is qfbk_counter

AL6L3 = CARRY(AL6_sload_path[0]);


--GC1_data_out[7] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[7] at LC3_2_I1
--operation mode is normal

GC1_data_out[7]_lut_out = XJ1_op_a[7];
GC1_data_out[7] = DFFE(GC1_data_out[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GC1L1);


--AL6_sload_path[7] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_7_P2
--operation mode is normal

AL6_sload_path[7]_lut_out = AL6L15 $ AL6_sload_path[7];
AL6_sload_path[7]_reg_input = !QC1_data_out[0] & AL6_sload_path[7]_lut_out;
AL6_sload_path[7] = DFFE(AL6_sload_path[7]_reg_input, GLOBAL(clk), , , AL1L23);


--GC1_data_out[6] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[6] at LC2_2_I1
--operation mode is normal

GC1_data_out[6]_lut_out = XJ1_op_a[6];
GC1_data_out[6] = DFFE(GC1_data_out[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GC1L1);


--AL6_sload_path[6] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_7_P2
--operation mode is counter

AL6_sload_path[6]_lut_out = AL6_sload_path[6] $ !AL6L13;
AL6_sload_path[6]_reg_input = !QC1_data_out[0] & AL6_sload_path[6]_lut_out;
AL6_sload_path[6] = DFFE(AL6_sload_path[6]_reg_input, GLOBAL(clk), , , AL1L23);

--AL6L15 is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_P2
--operation mode is counter

AL6L15 = CARRY(AL6_sload_path[6] & !AL6L13);


--DL26_aeb_out is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC10_4_D2
--operation mode is normal

DL26_aeb_out = DL14_aeb_out & (DL15_aeb_out);


--AL2_sload_path[7] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_5_D2
--operation mode is counter

AL2_sload_path[7]_lut_out = AL2_sload_path[7] $ AL2L15;
AL2_sload_path[7]_reg_input = !AL2_pre_sclr & AL2_sload_path[7]_lut_out;
AL2_sload_path[7] = DFFE(AL2_sload_path[7]_reg_input, GLOBAL(clk), , , F1_inst8);

--AL2L17 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_5_D2
--operation mode is counter

AL2L17 = CARRY(!AL2L15 # !AL2_sload_path[7]);


--JC1_data_out[1] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[1] at LC6_12_P2
--operation mode is normal

JC1_data_out[1]_lut_out = XJ1_op_a[1];
JC1_data_out[1] = DFFE(JC1_data_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JC1L1);


--JC1_data_out[0] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[0] at LC10_13_P2
--operation mode is normal

JC1_data_out[0]_lut_out = XJ1_op_a[0];
JC1_data_out[0] = DFFE(JC1_data_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JC1L1);


--JC1_data_out[5] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[5] at LC1_13_P2
--operation mode is normal

JC1_data_out[5]_lut_out = XJ1_op_a[5];
JC1_data_out[5] = DFFE(JC1_data_out[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JC1L1);


--JC1_data_out[4] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[4] at LC5_12_P2
--operation mode is normal

JC1_data_out[4]_lut_out = XJ1_op_a[4];
JC1_data_out[4] = DFFE(JC1_data_out[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JC1L1);


--JC1_data_out[2] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[2] at LC9_12_P2
--operation mode is normal

JC1_data_out[2]_lut_out = XJ1_op_a[2];
JC1_data_out[2] = DFFE(JC1_data_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JC1L1);


--JC1_data_out[3] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[3] at LC4_13_P2
--operation mode is normal

JC1_data_out[3]_lut_out = XJ1_op_a[3];
JC1_data_out[3] = DFFE(JC1_data_out[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JC1L1);


--JC1_data_out[6] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[6] at LC2_12_P2
--operation mode is normal

JC1_data_out[6]_lut_out = XJ1_op_a[6];
JC1_data_out[6] = DFFE(JC1_data_out[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JC1L1);


--JC1_data_out[7] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[7] at LC1_12_P2
--operation mode is normal

JC1_data_out[7]_lut_out = XJ1_op_a[7];
JC1_data_out[7] = DFFE(JC1_data_out[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JC1L1);


--DL28_aeb_out is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC4_8_T2
--operation mode is normal

DL28_aeb_out = DL21_aeb_out & (DL22_aeb_out);


--AL3_sload_path[7] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_9_T2
--operation mode is counter

AL3_sload_path[7]_lut_out = AL3_sload_path[7] $ (AL3L15);
AL3_sload_path[7]_reg_input = !AL3_pre_sclr & AL3_sload_path[7]_lut_out;
AL3_sload_path[7] = DFFE(AL3_sload_path[7]_reg_input, GLOBAL(clk), , , F1_inst12);

--AL3L17 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_9_T2
--operation mode is counter

AL3L17 = CARRY(!AL3L15 # !AL3_sload_path[7]);


--BJ1_shiftresult[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[4] at LC8_6_Q1
--operation mode is normal

BJ1_shiftresult[4]_lut_out = !BJ1L14;
BJ1_shiftresult[4] = DFFE(BJ1_shiftresult[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3603 at LC10_6_Q1
--operation mode is normal

HJ1L53 = BJ1_sel_rot1 & BJ1_shiftresult[3] # !BJ1_sel_rot1 & (BJ1_shiftresult[4]) # !BJ1_shift_cycle_2;


--HJ1_true_regA[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[4] at LC7_2_S1
--operation mode is normal

HJ1_true_regA[4] = HJ1L53 & (WJ1_do_fwd_a_alu & QJ1_alu_result[4] # !WJ1_do_fwd_a_alu & (XJ1_op_a[4]));


--BJ1_shiftresult[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[12] at LC8_13_U1
--operation mode is normal

BJ1_shiftresult[12]_lut_out = !BJ1L38;
BJ1_shiftresult[12] = DFFE(BJ1_shiftresult[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3604 at LC2_7_N1
--operation mode is normal

HJ1L54 = BJ1_sel_rot1 & BJ1_shiftresult[11] # !BJ1_sel_rot1 & (BJ1_shiftresult[12]) # !BJ1_shift_cycle_2;


--HJ1_true_regA[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[12] at LC6_6_N1
--operation mode is normal

HJ1_true_regA[12] = HJ1L54 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[12]) # !WJ1_do_fwd_a_alu & XJ1_op_a[12]);


--NJ9L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F8|the_apex20k_lcell~COMBOUT at LC6_10_X1
--operation mode is normal

NJ9L3 = (CJ1L9 & !CJ1_rota0[3] & HJ1_true_regA[20] # !CJ1L9 & (HJ1_true_regA[28] # !CJ1_rota0[3])) & CASCADE(NJ10_cascout);

--NJ9_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F8|cascout at LC6_10_X1
--operation mode is normal

NJ9_cascout = (CJ1L9 & !CJ1_rota0[3] & HJ1_true_regA[20] # !CJ1L9 & (HJ1_true_regA[28] # !CJ1_rota0[3])) & CASCADE(NJ10_cascout);


--RH1_next_instruction_address[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[4] at LC9_6_P1
--operation mode is counter

RH1_next_instruction_address[4]_lut_out = RH1_next_instruction_address[4] $ (!RH1L44);
RH1_next_instruction_address[4]_sload_eqn = (RH1L81 & UH1L48) # (!RH1L81 & RH1_next_instruction_address[4]_lut_out);
RH1_next_instruction_address[4] = DFFE(RH1_next_instruction_address[4]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[4]~167 at LC9_6_P1
--operation mode is counter

RH1L46 = CARRY(RH1_next_instruction_address[4] & (!RH1L44));


--KF1_shiftresult[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[0] at LC3_15_K2
--operation mode is normal

KF1_shiftresult[0]_lut_out = !KF1L2;
KF1_shiftresult[0] = DFFE(KF1_shiftresult[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[0]~2560 at LC6_14_K2
--operation mode is normal

RF1L1 = KF1_sel_rot1 & KF1_shiftresult[15] # !KF1_sel_rot1 & (KF1_shiftresult[0]) # !KF1_shift_cycle_2;


--RF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[0]~2561 at LC8_7_K2
--operation mode is normal

RF1L2 = RF1L1 & (EG1_do_fwd_a_alu & (YF1_alu_result[0]) # !EG1_do_fwd_a_alu & FG1_op_a[0]);


--KF1_shiftresult[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[8] at LC8_9_K2
--operation mode is normal

KF1_shiftresult[8]_lut_out = !KF1L26;
KF1_shiftresult[8] = DFFE(KF1_shiftresult[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[8]~2562 at LC7_10_K2
--operation mode is normal

RF1L17 = KF1_sel_rot1 & KF1_shiftresult[7] # !KF1_sel_rot1 & (KF1_shiftresult[8]) # !KF1_shift_cycle_2;


--XF9_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC8|regout at LC4_5_H2
--operation mode is normal

XF9_regout_lut_out = (LF1_rota1[0] & (RF1L2 & !LF1L7) # !LF1_rota1[0] & (RF1L18 # !LF1L7)) & CASCADE(WF9_cascout);
XF9_regout = DFFE(XF9_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TF9_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_8|regout at LC1_3_K2
--operation mode is counter

TF9_regout_lut_out = SF1_true_regB[8] $ RF1L18 $ TF8_cout;
TF9_regout_sload_eqn = (QF1L3 & SF1_true_regB[8]) # (!QF1L3 & TF9_regout_lut_out);
TF9_regout_reg_input = TF9_regout_sload_eqn & !PE1L4;
TF9_regout = DFFE(TF9_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF9_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_8|cout at LC1_3_K2
--operation mode is counter

TF9_cout = CARRY(SF1_true_regB[8] & !RF1L18 & !TF8_cout # !SF1_true_regB[8] & (!TF8_cout # !RF1L18));


--YF1_alu_result[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[8] at LC8_4_H2
--operation mode is normal

YF1_alu_result[8] = TF9_regout $ (XF9_regout);


--FG1_op_a[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[8] at LC9_12_A1
--operation mode is normal

FG1_op_a[8]_lut_out = FG1L39 # TE1_op_subroutine_delayed_for_force_carryin_2 & VE1_next_instruction_address_2[8];
FG1_op_a[8] = DFFE(FG1_op_a[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L18 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[8]~2563 at LC10_10_K2
--operation mode is normal

RF1L18 = RF1L17 & (EG1_do_fwd_a_alu & YF1_alu_result[8] # !EG1_do_fwd_a_alu & (FG1_op_a[8]));


--LF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_byteshift_control_unit:the_ad_nios_byteshift_control_unit|sel_rota_byte_0~42 at LC8_10_L2
--operation mode is normal

LF1L6 = !JG1_regout & TE1_p3_sel_dynamic_ext # !LF1L5;


--LF1_rota0[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_byteshift_control_unit:the_ad_nios_byteshift_control_unit|rota0[1] at LC9_10_L2
--operation mode is normal

LF1_rota0[1] = VE1_byterot_sel_lo16[1] # JG1_regout & TE1_p3_sel_dynamic_ext;


--WF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F0|the_apex20k_lcell~COMBOUT at LC4_11_K2
--operation mode is normal

WF1L3 = (JF1_sel_notb & !SF1_true_regB[0] & !TE1_p3_sel_memword # !JF1_sel_notb & (T1L3 # !TE1_p3_sel_memword)) & CASCADE(VF1_cascout);

--WF1_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F0|cascout at LC4_11_K2
--operation mode is normal

WF1_cascout = (JF1_sel_notb & !SF1_true_regB[0] & !TE1_p3_sel_memword # !JF1_sel_notb & (T1L3 # !TE1_p3_sel_memword)) & CASCADE(VF1_cascout);


--VE1_byte_complement[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|byte_complement[0] at LC2_13_L2
--operation mode is normal

VE1_byte_complement[0]_lut_out = TE1_p2_do_inv_all_b # QE1_do_override_op_b & (PF1L3 $ NF1L3);
VE1_byte_complement[0] = DFFE(VE1_byte_complement[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VE1_byte_zero[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|byte_zero[0] at LC7_13_L2
--operation mode is normal

VE1_byte_zero[0]_lut_out = TE1_p2_zero_all_b_control # PF1L3 & QE1_do_override_op_b;
VE1_byte_zero[0] = DFFE(VE1_byte_zero[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SF1_true_regB[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[0] at LC5_10_L2
--operation mode is normal

SF1_true_regB[0] = VE1_byte_complement[0] $ (!VE1_byte_zero[0] & JG1_regout);


--TE1_p3_force_carryin is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_force_carryin at LC1_9_F2
--operation mode is normal

TE1_p3_force_carryin_lut_out = TE1_op_subroutine_delayed_for_force_carryin_2 # !LE1_instruction_2[15] & (TE1L89 # TE1L91);
TE1_p3_force_carryin = DFFE(TE1_p3_force_carryin_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p3_c_is_borrow is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_c_is_borrow at LC2_9_F2
--operation mode is normal

TE1_p3_c_is_borrow_lut_out = TE1L64 & (LE1_instruction_2[10] # TE1L89 & !LE1_instruction_2[15]) # !TE1L64 & (TE1L89 & !LE1_instruction_2[15]);
TE1_p3_c_is_borrow = DFFE(TE1_p3_c_is_borrow_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p3_use_cflag is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_use_cflag at LC10_8_F2
--operation mode is normal

TE1_p3_use_cflag_lut_out = !LE1_instruction_2[12] & TE1L71 & LE1_instruction_2[14];
TE1_p3_use_cflag = DFFE(TE1_p3_use_cflag_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--MF1_C_stored is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|C_stored at LC4_14_F2
--operation mode is normal

MF1_C_stored_lut_out = MF1L11 & (RF1L2) # !MF1L11 & MF1L12;
MF1_C_stored = DFFE(MF1_C_stored_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MF1_C_deferred_we);


--MF1_V_stored_is_stale is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|V_stored_is_stale at LC4_15_F2
--operation mode is normal

MF1_V_stored_is_stale_lut_out = !LE1_is_neutrino_3 & (TE1_p3_V_update & !LE1_is_cancelled_3);
MF1_V_stored_is_stale = DFFE(MF1_V_stored_is_stale_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--PE1_d1_c_is_borrow is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|d1_c_is_borrow at LC4_10_F2
--operation mode is normal

PE1_d1_c_is_borrow_lut_out = TE1_p3_c_is_borrow;
PE1_d1_c_is_borrow = DFFE(PE1_d1_c_is_borrow_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--UF1_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4CEF:carryout_reg|regout at LC9_3_K2
--operation mode is normal

UF1_regout_lut_out = TF16_cout;
UF1_regout_sload_eqn = (QF1L3 & ~GND) # (!QF1L3 & UF1_regout_lut_out);
UF1_regout_reg_input = UF1_regout_sload_eqn & !PE1L4;
UF1_regout = DFFE(UF1_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--MF1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|C~63 at LC7_14_F2
--operation mode is normal

MF1L12 = MF1_V_stored_is_stale & (UF1_regout $ PE1_d1_c_is_borrow) # !MF1_V_stored_is_stale & (MF1_C_stored);


--QF1_carry_chain[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|carry_chain[0] at LC3_8_F2
--operation mode is normal

QF1_carry_chain[0] = TE1_p3_force_carryin # TE1_p3_c_is_borrow $ (MF1L12 & TE1_p3_use_cflag);


--ZE1_next_instruction_address[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[0] at LC5_8_H2
--operation mode is counter

ZE1_next_instruction_address[0]_lut_out = !ZE1_next_instruction_address[0];
ZE1_next_instruction_address[0]_sload_eqn = (ZE1L48 & CF1L26) # (!ZE1L48 & ZE1_next_instruction_address[0]_lut_out);
ZE1_next_instruction_address[0] = DFFE(ZE1_next_instruction_address[0]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L47);

--ZE1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[0]~95 at LC5_8_H2
--operation mode is counter

ZE1L23 = CARRY(ZE1_next_instruction_address[0]);


--KE4_q[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[6] at EC15_1_L2
KE4_q[6]_data_in = YF1_alu_result[6];
KE4_q[6]_write_enable = XE1L1;
KE4_q[6]_clock_0 = GLOBAL(clk);
KE4_q[6]_clock_1 = GLOBAL(clk);
KE4_q[6]_clock_enable_1 = RE1L6;
KE4_q[6]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[6]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[6] = MEMORY_SEGMENT(KE4_q[6]_data_in, KE4_q[6]_write_enable, KE4_q[6]_clock_0, KE4_q[6]_clock_1, , , , KE4_q[6]_clock_enable_1, VCC, KE4_q[6]_write_address, KE4_q[6]_read_address);


--XF7_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC6|regout at LC9_11_K2
--operation mode is normal

XF7_regout_lut_out = (LF1_rota0[1] & RF1L30 & (!LF1L6) # !LF1_rota0[1] & (RF1L14 # !LF1L6)) & CASCADE(WF7_cascout);
XF7_regout = DFFE(XF7_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TF7_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_6|regout at LC9_1_K2
--operation mode is counter

TF7_regout_lut_out = RF1L14 $ SF1_true_regB[6] $ TF6_cout;
TF7_regout_sload_eqn = (QF1L3 & SF1_true_regB[6]) # (!QF1L3 & TF7_regout_lut_out);
TF7_regout_reg_input = TF7_regout_sload_eqn & !PE1L4;
TF7_regout = DFFE(TF7_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF7_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_6|cout at LC9_1_K2
--operation mode is counter

TF7_cout = CARRY(RF1L14 & !SF1_true_regB[6] & !TF6_cout # !RF1L14 & (!TF6_cout # !SF1_true_regB[6]));


--YF1_alu_result[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[6] at LC2_11_K2
--operation mode is normal

YF1_alu_result[6] = XF7_regout $ TF7_regout;


--KE4_q[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[8] at EC13_1_L2
KE4_q[8]_data_in = YF1_alu_result[8];
KE4_q[8]_write_enable = XE1L1;
KE4_q[8]_clock_0 = GLOBAL(clk);
KE4_q[8]_clock_1 = GLOBAL(clk);
KE4_q[8]_clock_enable_1 = RE1L6;
KE4_q[8]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[8]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[8] = MEMORY_SEGMENT(KE4_q[8]_data_in, KE4_q[8]_write_enable, KE4_q[8]_clock_0, KE4_q[8]_clock_1, , , , KE4_q[8]_clock_enable_1, VCC, KE4_q[8]_write_address, KE4_q[8]_read_address);


--KE4_q[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[4] at EC11_1_L2
KE4_q[4]_data_in = YF1_alu_result[4];
KE4_q[4]_write_enable = XE1L1;
KE4_q[4]_clock_0 = GLOBAL(clk);
KE4_q[4]_clock_1 = GLOBAL(clk);
KE4_q[4]_clock_enable_1 = RE1L6;
KE4_q[4]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[4]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[4] = MEMORY_SEGMENT(KE4_q[4]_data_in, KE4_q[4]_write_enable, KE4_q[4]_clock_0, KE4_q[4]_clock_1, , , , KE4_q[4]_clock_enable_1, VCC, KE4_q[4]_write_address, KE4_q[4]_read_address);


--XF5_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC4|regout at LC4_12_K2
--operation mode is normal

XF5_regout_lut_out = (LF1_rota0[1] & RF1L26 & (!LF1L6) # !LF1_rota0[1] & (RF1L10 # !LF1L6)) & CASCADE(WF5_cascout);
XF5_regout = DFFE(XF5_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TF5_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_4|regout at LC7_1_K2
--operation mode is counter

TF5_regout_lut_out = RF1L10 $ SF1_true_regB[4] $ TF4_cout;
TF5_regout_sload_eqn = (QF1L3 & SF1_true_regB[4]) # (!QF1L3 & TF5_regout_lut_out);
TF5_regout_reg_input = TF5_regout_sload_eqn & !PE1L4;
TF5_regout = DFFE(TF5_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF5_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_4|cout at LC7_1_K2
--operation mode is counter

TF5_cout = CARRY(RF1L10 & !SF1_true_regB[4] & !TF4_cout # !RF1L10 & (!TF4_cout # !SF1_true_regB[4]));


--YF1_alu_result[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[4] at LC10_13_H2
--operation mode is normal

YF1_alu_result[4] = TF5_regout $ XF5_regout;


--KE4_q[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[5] at EC7_1_L2
KE4_q[5]_data_in = YF1_alu_result[5];
KE4_q[5]_write_enable = XE1L1;
KE4_q[5]_clock_0 = GLOBAL(clk);
KE4_q[5]_clock_1 = GLOBAL(clk);
KE4_q[5]_clock_enable_1 = RE1L6;
KE4_q[5]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[5]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[5] = MEMORY_SEGMENT(KE4_q[5]_data_in, KE4_q[5]_write_enable, KE4_q[5]_clock_0, KE4_q[5]_clock_1, , , , KE4_q[5]_clock_enable_1, VCC, KE4_q[5]_write_address, KE4_q[5]_read_address);


--XF6_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC5|regout at LC9_4_K2
--operation mode is normal

XF6_regout_lut_out = (LF1_rota0[1] & RF1L28 & (!LF1L6) # !LF1_rota0[1] & (RF1L12 # !LF1L6)) & CASCADE(WF6_cascout);
XF6_regout = DFFE(XF6_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TF6_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_5|regout at LC8_1_K2
--operation mode is counter

TF6_regout_lut_out = RF1L12 $ SF1_true_regB[5] $ !TF5_cout;
TF6_regout_sload_eqn = (QF1L3 & SF1_true_regB[5]) # (!QF1L3 & TF6_regout_lut_out);
TF6_regout_reg_input = TF6_regout_sload_eqn & !PE1L4;
TF6_regout = DFFE(TF6_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF6_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_5|cout at LC8_1_K2
--operation mode is counter

TF6_cout = CARRY(RF1L12 & (SF1_true_regB[5] # !TF5_cout) # !RF1L12 & SF1_true_regB[5] & !TF5_cout);


--YF1_alu_result[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[5] at LC9_4_H2
--operation mode is normal

YF1_alu_result[5] = TF6_regout $ XF6_regout;


--LE1_instruction_1[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[9] at LC10_7_M2
--operation mode is normal

LE1_instruction_1[9]_lut_out = ZE1_d1_instruction_fifo_out[9];
LE1_instruction_1[9] = DFFE(LE1_instruction_1[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--KE4_q[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[14] at EC16_1_L2
KE4_q[14]_data_in = YF1_alu_result[14];
KE4_q[14]_write_enable = XE1L1;
KE4_q[14]_clock_0 = GLOBAL(clk);
KE4_q[14]_clock_1 = GLOBAL(clk);
KE4_q[14]_clock_enable_1 = RE1L6;
KE4_q[14]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[14]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[14] = MEMORY_SEGMENT(KE4_q[14]_data_in, KE4_q[14]_write_enable, KE4_q[14]_clock_0, KE4_q[14]_clock_1, , , , KE4_q[14]_clock_enable_1, VCC, KE4_q[14]_write_address, KE4_q[14]_read_address);


--XF15_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC14|regout at LC10_2_K2
--operation mode is normal

XF15_regout_lut_out = (LF1_rota1[0] & (!LF1L7 & RF1L14) # !LF1_rota1[0] & (RF1L30 # !LF1L7)) & CASCADE(WF15_cascout);
XF15_regout = DFFE(XF15_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TF15_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_14|regout at LC7_3_K2
--operation mode is counter

TF15_regout_lut_out = RF1L30 $ SF1_true_regB[14] $ TF14_cout;
TF15_regout_sload_eqn = (QF1L3 & SF1_true_regB[14]) # (!QF1L3 & TF15_regout_lut_out);
TF15_regout_reg_input = TF15_regout_sload_eqn & !PE1L4;
TF15_regout = DFFE(TF15_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF15_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_14|cout at LC7_3_K2
--operation mode is counter

TF15_cout = CARRY(RF1L30 & !SF1_true_regB[14] & !TF14_cout # !RF1L30 & (!TF14_cout # !SF1_true_regB[14]));


--YF1_alu_result[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[14] at LC1_2_K2
--operation mode is normal

YF1_alu_result[14] = TF15_regout $ (XF15_regout);


--AG1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1218 at LC3_12_D2
--operation mode is normal

AG1L2 = LE1_instruction_1[8] & LE1_instruction_1[7] & !LE1_instruction_1[6] & LE1_instruction_1[5];


--QE1_K[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[10] at LC6_12_D2
--operation mode is normal

QE1_K[10]_lut_out = TE1_p1_op_is_PFX & LE1_instruction_1[10];
QE1_K[10] = DFFE(QE1_K[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QE1_pipe_state_we);


--QE1L73 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[13]~1290 at LC2_13_D2
--operation mode is normal

QE1L73 = QE1_K[10] & (TE1_p1_do_normal_offset # AG1L2 & TE1_p1_op_b_from_2Ei5) # !QE1_K[10] & (AG1L2 & TE1_p1_op_b_from_2Ei5);


--QE1_K[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[8] at LC9_13_D2
--operation mode is normal

QE1_K[8]_lut_out = LE1_instruction_1[8] & (TE1_p1_op_is_PFX);
QE1_K[8] = DFFE(QE1_K[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QE1_pipe_state_we);


--KE4_q[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[11] at EC9_1_L2
KE4_q[11]_data_in = YF1_alu_result[11];
KE4_q[11]_write_enable = XE1L1;
KE4_q[11]_clock_0 = GLOBAL(clk);
KE4_q[11]_clock_1 = GLOBAL(clk);
KE4_q[11]_clock_enable_1 = RE1L6;
KE4_q[11]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[11]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[11] = MEMORY_SEGMENT(KE4_q[11]_data_in, KE4_q[11]_write_enable, KE4_q[11]_clock_0, KE4_q[11]_clock_1, , , , KE4_q[11]_clock_enable_1, VCC, KE4_q[11]_write_address, KE4_q[11]_read_address);


--XF12_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC11|regout at LC5_15_D2
--operation mode is normal

XF12_regout_lut_out = (LF1_rota1[0] & (RF1L8 & !LF1L7) # !LF1_rota1[0] & (RF1L24 # !LF1L7)) & CASCADE(WF12_cascout);
XF12_regout = DFFE(XF12_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TF12_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_11|regout at LC4_3_K2
--operation mode is counter

TF12_regout_lut_out = RF1L24 $ SF1_true_regB[11] $ !TF11_cout;
TF12_regout_sload_eqn = (QF1L3 & SF1_true_regB[11]) # (!QF1L3 & TF12_regout_lut_out);
TF12_regout_reg_input = TF12_regout_sload_eqn & !PE1L4;
TF12_regout = DFFE(TF12_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF12_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_11|cout at LC4_3_K2
--operation mode is counter

TF12_cout = CARRY(RF1L24 & (SF1_true_regB[11] # !TF11_cout) # !RF1L24 & SF1_true_regB[11] & !TF11_cout);


--YF1_alu_result[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[11] at LC2_13_H2
--operation mode is normal

YF1_alu_result[11] = TF12_regout $ XF12_regout;


--AG1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1219 at LC3_13_D2
--operation mode is normal

AG1L3 = !LE1_instruction_1[7] & LE1_instruction_1[8] & !LE1_instruction_1[5] & LE1_instruction_1[6];


--QE1L70 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[10]~1291 at LC7_13_D2
--operation mode is normal

QE1L70 = TE1_p1_do_normal_offset & (QE1_K[10] # TE1_p1_op_b_from_2Ei5 & AG1L3) # !TE1_p1_do_normal_offset & TE1_p1_op_b_from_2Ei5 & (AG1L3);


--QE1_K[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[5] at LC1_13_D2
--operation mode is normal

QE1_K[5]_lut_out = LE1_instruction_1[5] & TE1_p1_op_is_PFX;
QE1_K[5] = DFFE(QE1_K[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QE1_pipe_state_we);


--KE4_q[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[12] at EC2_1_L2
KE4_q[12]_data_in = YF1_alu_result[12];
KE4_q[12]_write_enable = XE1L1;
KE4_q[12]_clock_0 = GLOBAL(clk);
KE4_q[12]_clock_1 = GLOBAL(clk);
KE4_q[12]_clock_enable_1 = RE1L6;
KE4_q[12]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[12]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[12] = MEMORY_SEGMENT(KE4_q[12]_data_in, KE4_q[12]_write_enable, KE4_q[12]_clock_0, KE4_q[12]_clock_1, , , , KE4_q[12]_clock_enable_1, VCC, KE4_q[12]_write_address, KE4_q[12]_read_address);


--XF13_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC12|regout at LC7_2_K2
--operation mode is normal

XF13_regout_lut_out = (LF1_rota1[0] & RF1L10 & !LF1L7 # !LF1_rota1[0] & (RF1L26 # !LF1L7)) & CASCADE(WF13_cascout);
XF13_regout = DFFE(XF13_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TF13_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_12|regout at LC5_3_K2
--operation mode is counter

TF13_regout_lut_out = SF1_true_regB[12] $ RF1L26 $ TF12_cout;
TF13_regout_sload_eqn = (QF1L3 & SF1_true_regB[12]) # (!QF1L3 & TF13_regout_lut_out);
TF13_regout_reg_input = TF13_regout_sload_eqn & !PE1L4;
TF13_regout = DFFE(TF13_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF13_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_12|cout at LC5_3_K2
--operation mode is counter

TF13_cout = CARRY(SF1_true_regB[12] & !RF1L26 & !TF12_cout # !SF1_true_regB[12] & (!TF12_cout # !RF1L26));


--YF1_alu_result[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[12] at LC6_8_K2
--operation mode is normal

YF1_alu_result[12] = XF13_regout $ TF13_regout;


--AG1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1220 at LC2_8_D2
--operation mode is normal

AG1L4 = !LE1_instruction_1[7] & LE1_instruction_1[8] & LE1_instruction_1[5] & LE1_instruction_1[6];


--QE1L71 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[11]~1292 at LC8_11_D2
--operation mode is normal

QE1L71 = TE1_p1_op_b_from_2Ei5 & (AG1L4 # TE1_p1_do_normal_offset & QE1_K[10]) # !TE1_p1_op_b_from_2Ei5 & TE1_p1_do_normal_offset & QE1_K[10];


--QE1_K[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[6] at LC2_12_D2
--operation mode is normal

QE1_K[6]_lut_out = LE1_instruction_1[6] & (TE1_p1_op_is_PFX);
QE1_K[6] = DFFE(QE1_K[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QE1_pipe_state_we);


--KE4_q[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[13] at EC3_1_L2
KE4_q[13]_data_in = YF1_alu_result[13];
KE4_q[13]_write_enable = XE1L1;
KE4_q[13]_clock_0 = GLOBAL(clk);
KE4_q[13]_clock_1 = GLOBAL(clk);
KE4_q[13]_clock_enable_1 = RE1L6;
KE4_q[13]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[13]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[13] = MEMORY_SEGMENT(KE4_q[13]_data_in, KE4_q[13]_write_enable, KE4_q[13]_clock_0, KE4_q[13]_clock_1, , , , KE4_q[13]_clock_enable_1, VCC, KE4_q[13]_write_address, KE4_q[13]_read_address);


--XF14_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC13|regout at LC5_4_K2
--operation mode is normal

XF14_regout_lut_out = (LF1_rota1[0] & (RF1L12 & !LF1L7) # !LF1_rota1[0] & (RF1L28 # !LF1L7)) & CASCADE(WF14_cascout);
XF14_regout = DFFE(XF14_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TF14_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_13|regout at LC6_3_K2
--operation mode is counter

TF14_regout_lut_out = SF1_true_regB[13] $ RF1L28 $ !TF13_cout;
TF14_regout_sload_eqn = (QF1L3 & SF1_true_regB[13]) # (!QF1L3 & TF14_regout_lut_out);
TF14_regout_reg_input = TF14_regout_sload_eqn & !PE1L4;
TF14_regout = DFFE(TF14_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);

--TF14_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_13|cout at LC6_3_K2
--operation mode is counter

TF14_cout = CARRY(SF1_true_regB[13] & (RF1L28 # !TF13_cout) # !SF1_true_regB[13] & RF1L28 & !TF13_cout);


--YF1_alu_result[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[13] at LC6_4_K2
--operation mode is normal

YF1_alu_result[13] = TF14_regout $ XF14_regout;


--AG1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1221 at LC3_11_D2
--operation mode is normal

AG1L5 = !LE1_instruction_1[5] & !LE1_instruction_1[6] & LE1_instruction_1[7] & LE1_instruction_1[8];


--QE1L72 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[12]~1293 at LC4_11_D2
--operation mode is normal

QE1L72 = TE1_p1_op_b_from_2Ei5 & (AG1L5 # TE1_p1_do_normal_offset & QE1_K[10]) # !TE1_p1_op_b_from_2Ei5 & TE1_p1_do_normal_offset & QE1_K[10];


--QE1_K[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[7] at LC2_10_D2
--operation mode is normal

QE1_K[7]_lut_out = TE1_p1_op_is_PFX & (LE1_instruction_1[7]);
QE1_K[7] = DFFE(QE1_K[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QE1_pipe_state_we);


--KE4_q[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[7] at EC8_1_L2
KE4_q[7]_data_in = RF1L33;
KE4_q[7]_write_enable = XE1L1;
KE4_q[7]_clock_0 = GLOBAL(clk);
KE4_q[7]_clock_1 = GLOBAL(clk);
KE4_q[7]_clock_enable_1 = RE1L6;
KE4_q[7]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[7]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[7] = MEMORY_SEGMENT(KE4_q[7]_data_in, KE4_q[7]_write_enable, KE4_q[7]_clock_0, KE4_q[7]_clock_1, , , , KE4_q[7]_clock_enable_1, VCC, KE4_q[7]_write_address, KE4_q[7]_read_address);


--KE5_q[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[0] at EC11_1_G2
KE5_q[0]_data_in = ~GND;
KE5_q[0]_clock_1 = GLOBAL(clk);
KE5_q[0]_clock_enable_1 = AF1L1;
KE5_q[0]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE5_q[0]_read_address = RD_ADDR(CG1L2, CG1L3, KE5L30, KE5L31, KE5L32, CG1_decoder_rom_address[5], CG1L14);
KE5_q[0] = MEMORY_SEGMENT(KE5_q[0]_data_in, GND, GND, KE5_q[0]_clock_1, , , , KE5_q[0]_clock_enable_1, VCC, KE5_q[0]_write_address, KE5_q[0]_read_address);


--AF1_is_cancelled_from_commit_stage is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|is_cancelled_from_commit_stage at LC5_9_L2
--operation mode is normal

AF1_is_cancelled_from_commit_stage_lut_out = AF1L1 & (AF1L4 # AF1L6 & AF1_is_cancelled_from_commit_stage) # !AF1L1 & (AF1_is_cancelled_from_commit_stage);
AF1_is_cancelled_from_commit_stage = DFFE(AF1_is_cancelled_from_commit_stage_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--LE1_dest_local_2[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_2[4] at LC4_5_G2
--operation mode is normal

LE1_dest_local_2[4]_lut_out = WE1_dest_local[4];
LE1_dest_local_2[4] = DFFE(LE1_dest_local_2[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_dest_local_2[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_2[2] at LC8_5_G2
--operation mode is normal

LE1_dest_local_2[2]_lut_out = WE1_dest_local[2];
LE1_dest_local_2[2] = DFFE(LE1_dest_local_2[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--WE1_b_local[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|b_local[2] at LC5_4_G2
--operation mode is normal

WE1_b_local[2]_lut_out = WE1L25 # !WE1L28 & ZE1_d1_instruction_fifo_out[7];
WE1_b_local[2] = DFFE(WE1_b_local[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--WE1_b_local[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|b_local[4] at LC10_7_G2
--operation mode is normal

WE1_b_local[4]_lut_out = WE1L27 # !WE1L28 & ZE1_d1_instruction_fifo_out[9];
WE1_b_local[4] = DFFE(WE1_b_local[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--SE1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|hold_for_hazard~69 at LC7_4_G2
--operation mode is normal

SE1L4 = WE1_b_local[2] & LE1_dest_local_2[2] & (WE1_b_local[4] $ !LE1_dest_local_2[4]) # !WE1_b_local[2] & !LE1_dest_local_2[2] & (WE1_b_local[4] $ !LE1_dest_local_2[4]);


--LE1_dest_local_2[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_2[0] at LC6_5_G2
--operation mode is normal

LE1_dest_local_2[0]_lut_out = WE1_dest_local[0];
LE1_dest_local_2[0] = DFFE(LE1_dest_local_2[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_dest_local_2[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_2[1] at LC1_6_G2
--operation mode is normal

LE1_dest_local_2[1]_lut_out = WE1_dest_local[1];
LE1_dest_local_2[1] = DFFE(LE1_dest_local_2[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--WE1_b_local[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|b_local[1] at LC2_6_G2
--operation mode is normal

WE1_b_local[1]_lut_out = WE1L24 # !WE1L28 & ZE1_d1_instruction_fifo_out[6];
WE1_b_local[1] = DFFE(WE1_b_local[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--WE1_b_local[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|b_local[0] at LC9_7_G2
--operation mode is normal

WE1_b_local[0]_lut_out = WE1L22 # !WE1L28 & ZE1_d1_instruction_fifo_out[5];
WE1_b_local[0] = DFFE(WE1_b_local[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--SE1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|hold_for_hazard~70 at LC7_5_G2
--operation mode is normal

SE1L5 = WE1_b_local[0] & LE1_dest_local_2[0] & (WE1_b_local[1] $ !LE1_dest_local_2[1]) # !WE1_b_local[0] & !LE1_dest_local_2[0] & (WE1_b_local[1] $ !LE1_dest_local_2[1]);


--LE1_dest_local_2[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_2[3] at LC1_5_G2
--operation mode is normal

LE1_dest_local_2[3]_lut_out = WE1_dest_local[3];
LE1_dest_local_2[3] = DFFE(LE1_dest_local_2[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--WE1_b_local[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|b_local[3] at LC4_4_G2
--operation mode is normal

WE1_b_local[3]_lut_out = WE1L26 # !WE1L28 & ZE1_d1_instruction_fifo_out[8];
WE1_b_local[3] = DFFE(WE1_b_local[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--SE1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|hold_for_hazard~71 at LC6_4_G2
--operation mode is normal

SE1L6 = SE1L4 & SE1L5 & (WE1_b_local[3] $ !LE1_dest_local_2[3]);


--KE5_q[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[3] at EC12_1_G2
KE5_q[3]_data_in = ~GND;
KE5_q[3]_clock_1 = GLOBAL(clk);
KE5_q[3]_clock_enable_1 = AF1L1;
KE5_q[3]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE5_q[3]_read_address = RD_ADDR(CG1L2, CG1L3, KE5L30, KE5L31, KE5L32, CG1_decoder_rom_address[5], CG1L14);
KE5_q[3] = MEMORY_SEGMENT(KE5_q[3]_data_in, GND, GND, KE5_q[3]_clock_1, , , , KE5_q[3]_clock_enable_1, VCC, KE5_q[3]_write_address, KE5_q[3]_read_address);


--SE1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|hold_for_hazard~72 at LC8_4_G2
--operation mode is normal

SE1L7 = SE1L6 # SE1L12 & KE5_q[3];


--SE1_next_stage_modifies_register is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|next_stage_modifies_register at LC10_10_G2
--operation mode is normal

SE1_next_stage_modifies_register_lut_out = !FF1_subinstruction[0] & !KE5_q[14] & !FF1_subinstruction[1] & SE1L22;
SE1_next_stage_modifies_register = DFFE(SE1_next_stage_modifies_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--AF1_is_neutrino is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|is_neutrino at LC6_10_G2
--operation mode is normal

AF1_is_neutrino_lut_out = SE1L8 # GF1L2 & (ZE1_d1_instruction_fifo_read_data_bad # FF1L1);
AF1_is_neutrino = DFFE(AF1_is_neutrino_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--W1_ad_ram_s1_arb_addend[2] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_addend[2] at LC1_2_H1
--operation mode is normal

W1_ad_ram_s1_arb_addend[2]_lut_out = W1L54 & (W1_ad_ram_s1_saved_chosen_master_vector[1]) # !W1L54 & (W1L112 & W1L9 # !W1L112 & (W1_ad_ram_s1_saved_chosen_master_vector[1]));
W1_ad_ram_s1_arb_addend[2] = DFFE(W1_ad_ram_s1_arb_addend[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , W1L112);


--W1L84 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~753 at LC2_8_H1
--operation mode is arithmetic

W1L84 = W1_ad_ram_s1_arb_addend[1] $ W1L10 $ !W1L89;

--W1L85 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~755 at LC2_8_H1
--operation mode is arithmetic

W1L85 = CARRY(W1_ad_ram_s1_arb_addend[1] & W1L10 & !W1L89 # !W1_ad_ram_s1_arb_addend[1] & (W1L10 # !W1L89));


--W1L86 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~757 at LC5_8_H1
--operation mode is arithmetic

W1L86 = W1L91 $ (W1L13 & !W1L11);

--W1L87 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~759 at LC5_8_H1
--operation mode is arithmetic

W1L87 = CARRY(!W1L91 & (W1L11 # !W1L13));


--W1_ad_ram_s1_saved_chosen_master_vector[0] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_saved_chosen_master_vector[0] at LC2_2_H1
--operation mode is normal

W1_ad_ram_s1_saved_chosen_master_vector[0]_lut_out = W1L104 & (W1L90 # W1L88);
W1_ad_ram_s1_saved_chosen_master_vector[0] = DFFE(W1_ad_ram_s1_saved_chosen_master_vector[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , W1L51);


--W1_enet_nios_data_master_read_data_valid_ad_ram_s1_shift_register is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|enet_nios_data_master_read_data_valid_ad_ram_s1_shift_register at LC8_9_H1
--operation mode is normal

W1_enet_nios_data_master_read_data_valid_ad_ram_s1_shift_register_lut_out = W1L104 & GH1_dc_read & (W1L90 # W1L88);
W1_enet_nios_data_master_read_data_valid_ad_ram_s1_shift_register = DFFE(W1_enet_nios_data_master_read_data_valid_ad_ram_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--W1L102 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|enet_nios_data_master_qualified_request_ad_ram_s1~79 at LC9_9_H1
--operation mode is normal

W1L102 = !W1L8 & (!GH1_dc_read # !W1_enet_nios_data_master_read_data_valid_ad_ram_s1_shift_register);


--W1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1 at LC7_7_H1
--operation mode is normal

W1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1_lut_out = W1_ad_nios_data_master_requests_ad_ram_s1 & (W1L108 # W1_ad_ram_s1_saved_chosen_master_vector[2] & !W1L51);
W1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1 = DFFE(W1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--W1L103 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|enet_nios_data_master_qualified_request_ad_ram_s1~80 at LC7_8_H1
--operation mode is normal

W1L103 = W1L102 & (!W1_ad_nios_data_master_requests_ad_ram_s1 # !W1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1 # !W1_ad_ram_s1_slavearbiterlockenable);


--W1L104 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|enet_nios_data_master_qualified_request_ad_ram_s1~81 at LC9_8_H1
--operation mode is normal

W1L104 = W1_enet_nios_data_master_requests_ad_ram_s1 & (!Y1L61 & W1L103);


--W1L88 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~761 at LC1_8_H1
--operation mode is arithmetic

W1L88 = W1L104 $ W1_ad_ram_s1_arb_addend[0];

--W1L89 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~763 at LC1_8_H1
--operation mode is arithmetic

W1L89 = CARRY(!W1L104 & !W1_ad_ram_s1_arb_addend[0]);


--W1L90 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~765 at LC4_8_H1
--operation mode is arithmetic

W1L90 = W1L104 $ (!W1L82);

--W1L91 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~767 at LC4_8_H1
--operation mode is arithmetic

W1L91 = CARRY(W1L104 # !W1L82);


--W1L101 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|enet_nios_data_master_granted_ad_ram_s1~40 at LC1_7_H1
--operation mode is normal

W1L101 = W1L104 & (W1L88 # W1L90);


--W1L53 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_firsttransfer~128 at LC4_9_H1
--operation mode is normal

W1L53 = !W1L100 & (!W1L7 # !BG1_dc_address[12] # !W1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1);


--W1L10 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_instruction_master_qualified_request_ad_ram_s1~154 at LC10_9_H1
--operation mode is normal

W1L10 = W1L13 & (W1L53 # !W1_ad_ram_s1_slavearbiterlockenable);


--W1L55 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_grant_vector[2]~44 at LC8_8_H1
--operation mode is normal

W1L55 = W1L3 & (W1L81 # W1L83);


--W1L92 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~769 at LC2_7_H1
--operation mode is normal

W1L92 = !W1L55 & (!W1L88 & !W1L90 # !W1L104);


--W1L112 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|reduce_or~1 at LC10_2_H1
--operation mode is normal

W1L112 = W1L10 & (W1L84 # W1L86) # !W1L92;


--W1L54 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_firsttransfer~129 at LC7_9_H1
--operation mode is normal

W1L54 = W1_ad_ram_s1_slavearbiterlockenable & (W1L13 & W1_last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1 # !W1L53);


--W1L49 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_winner[0]~52 at LC6_2_H1
--operation mode is normal

W1L49 = W1L54 & W1_ad_ram_s1_saved_chosen_master_vector[0] # !W1L54 & (W1L112 & (W1L101) # !W1L112 & W1_ad_ram_s1_saved_chosen_master_vector[0]);


--W1L52 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arbitration_holdoff_internal~17 at LC3_7_H1
--operation mode is normal

W1L52 = !W1L54 & (W1L10 # W1L3 # W1L104);


--W1_ad_ram_s1_saved_chosen_master_vector[1] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_saved_chosen_master_vector[1] at LC8_2_H1
--operation mode is normal

W1_ad_ram_s1_saved_chosen_master_vector[1]_lut_out = W1L10 & (W1L86 # W1L84);
W1_ad_ram_s1_saved_chosen_master_vector[1] = DFFE(W1_ad_ram_s1_saved_chosen_master_vector[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , W1L51);


--W1L9 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_instruction_master_granted_ad_ram_s1~24 at LC10_15_H1
--operation mode is normal

W1L9 = W1L10 & (W1L84 # W1L86);


--W1L50 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_winner[1]~53 at LC4_2_H1
--operation mode is normal

W1L50 = W1L54 & (W1_ad_ram_s1_saved_chosen_master_vector[1]) # !W1L54 & (W1L112 & W1L9 # !W1L112 & (W1_ad_ram_s1_saved_chosen_master_vector[1]));


--EF1_internal_fifo_empty is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|internal_fifo_empty at LC7_12_H1
--operation mode is normal

EF1_internal_fifo_empty_lut_out = EF1L61 & (EF1_internal_fifo_empty & !EF1L6 # !ZE1L20);
EF1_internal_fifo_empty = DFFE(EF1_internal_fifo_empty_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BF1_waiting_for_delay_slot is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|waiting_for_delay_slot at LC2_12_H1
--operation mode is normal

BF1_waiting_for_delay_slot_lut_out = !EF1L61 & (BF1_waiting_for_delay_slot # !ZE1_d1_instruction_fifo_read_data_bad & BF1_nonsequential_pc);
BF1_waiting_for_delay_slot = DFFE(BF1_waiting_for_delay_slot_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--BF1_remember_to_flush is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|remember_to_flush at LC1_11_H1
--operation mode is normal

BF1_remember_to_flush_lut_out = BF1L33 & (EF1L66 # !U1L23);
BF1_remember_to_flush = DFFE(BF1_remember_to_flush_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ZE1_d1_instruction_fifo_read_data_bad is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_read_data_bad at LC10_11_H1
--operation mode is normal

ZE1_d1_instruction_fifo_read_data_bad_lut_out = ZE1L20 & (EF1L61) # !ZE1L20 & ZE1_d1_instruction_fifo_read_data_bad;
ZE1_d1_instruction_fifo_read_data_bad = DFFE(ZE1_d1_instruction_fifo_read_data_bad_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BF1_nonsequential_pc is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|nonsequential_pc at LC1_15_H2
--operation mode is normal

BF1_nonsequential_pc = !BF1L4 & (T1_ad_nios_data_master_waitrequest # !RE1_dc_write & !RE1_dc_read);


--EF1L66 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]~618 at LC8_12_H1
--operation mode is normal

EF1L66 = ZE1_d1_instruction_fifo_read_data_bad & !BF1_nonsequential_pc & (BF1_waiting_for_delay_slot # !BF1_remember_to_flush) # !ZE1_d1_instruction_fifo_read_data_bad & (BF1_waiting_for_delay_slot # !BF1_remember_to_flush);


--EF1L58 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|ic_read~244 at LC9_12_H1
--operation mode is normal

EF1L58 = EF1_ic_read # !EF1L66 # !EF1_internal_fifo_empty;


--FF1_subinstruction[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subinstruction[0] at LC7_8_G2
--operation mode is normal

FF1_subinstruction[0]_lut_out = FF1L10 & (FF1L14 # FF1L1 & !FF1_subinstruction[0]) # !FF1L10 & (FF1_subinstruction[0]);
FF1_subinstruction[0] = DFFE(FF1_subinstruction[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FF1_subinstruction[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subinstruction[1] at LC6_8_G2
--operation mode is normal

FF1_subinstruction[1]_lut_out = !FF1L17;
FF1_subinstruction[1] = DFFE(FF1_subinstruction[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--GF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0] at LC6_14_G2
--operation mode is normal

GF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0]_lut_out = AF1L1 & (GF1L3 # !ZE1_d1_instruction_fifo_read_data_bad) # !AF1L1 & GF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1];
GF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0] = DFFE(GF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GF1L1);


--SE1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|hold_for_hazard~73 at LC7_10_G2
--operation mode is normal

SE1L8 = SE1_next_stage_modifies_register & AF1_is_neutrino & !AF1_is_cancelled_from_commit_stage & SE1L7;


--GF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|feed_new_instruction~27 at LC3_10_G2
--operation mode is normal

GF1L2 = !SE1L8 & (FF1_subinstruction[1] # GF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0] # FF1_subinstruction[0]);


--FF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|is_subinstruction~16 at LC9_9_G2
--operation mode is normal

FF1L1 = AF1_is_neutrino & (FF1_subinstruction[1] # FF1_subinstruction[0]);


--ZE1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|instruction_fifo_read~28 at LC8_10_G2
--operation mode is normal

ZE1L20 = RE1L6 & (!FF1L1 & GF1L2 # !ZE1_d1_instruction_fifo_read_data_bad);


--EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] at LC2_1_H1
--operation mode is normal

EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0]_lut_out = !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & EF1L66;
EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] = DFFE(EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L67);


--EF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] at LC3_1_H1
--operation mode is normal

EF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1]_lut_out = !EF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] & EF1L66;
EF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] = DFFE(EF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L68);


--U1_ad_nios_instruction_master_read_but_no_slave_selected is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_read_but_no_slave_selected at LC4_11_H1
--operation mode is normal

U1_ad_nios_instruction_master_read_but_no_slave_selected_lut_out = !AB1L7 & EF1_ic_read & U1L23 & !W1L9;
U1_ad_nios_instruction_master_read_but_no_slave_selected = DFFE(U1_ad_nios_instruction_master_read_but_no_slave_selected_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register at LC10_13_L1
--operation mode is normal

AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register_lut_out = AB1L8 & (!AB1_ad_rom_s1_arb_addend[1] # !AB1L2);
AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register = DFFE(AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register at LC3_11_H1
--operation mode is normal

W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register_lut_out = W1L10 & (W1L86 # W1L84);
W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register = DFFE(W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BF1_ic_flush is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|ic_flush at LC2_11_H1
--operation mode is normal

BF1_ic_flush_lut_out = U1L23 & (!EF1L66) # !U1L23 & BF1_ic_flush;
BF1_ic_flush = DFFE(BF1_ic_flush_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--U1_ad_nios_instruction_master_run_delayed is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_run_delayed at LC5_11_H1
--operation mode is normal

U1_ad_nios_instruction_master_run_delayed_lut_out = U1L23;
U1_ad_nios_instruction_master_run_delayed = DFFE(U1_ad_nios_instruction_master_run_delayed_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--U1L18 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdatavalid~37 at LC9_10_H1
--operation mode is normal

U1L18 = AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (!BF1_ic_flush # !U1_ad_nios_instruction_master_run_delayed) # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (!BF1_ic_flush # !U1_ad_nios_instruction_master_run_delayed);


--U1L19 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdatavalid~38 at LC8_10_H1
--operation mode is normal

U1L19 = U1L18 # U1_ad_nios_instruction_master_read_but_no_slave_selected;


--EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] at LC6_1_H1
--operation mode is normal

EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]_lut_out = !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1L66;
EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] = DFFE(EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L67);


--EF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] at LC4_1_H1
--operation mode is normal

EF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0]_lut_out = !EF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] & EF1L66;
EF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] = DFFE(EF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L68);


--EF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|Equal~7 at LC9_1_H1
--operation mode is normal

EF1L1 = EF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] $ (!EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]);


--EF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_becoming_empty~19 at LC5_1_H1
--operation mode is normal

EF1L6 = !EF1L1 & !U1L19 & (EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] $ EF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1]);


--EF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|dont_forget_to_reset_ic_read~30 at LC3_13_H1
--operation mode is normal

EF1L5 = !ZE1L20 & (U1_ad_nios_instruction_master_read_but_no_slave_selected # U1L18);


--EF1L59 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|ic_read~245 at LC1_13_H1
--operation mode is normal

EF1L59 = !EF1L5 & (EF1L58 # EF1L6 & ZE1L20);


--EF1_dont_forget_to_reset_ic_read is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|dont_forget_to_reset_ic_read at LC9_14_H1
--operation mode is normal

EF1_dont_forget_to_reset_ic_read_lut_out = U1L23 # EF1_dont_forget_to_reset_ic_read & (!EF1L5) # !EF1_dont_forget_to_reset_ic_read & !EF1_internal_fifo_empty;
EF1_dont_forget_to_reset_ic_read = DFFE(EF1_dont_forget_to_reset_ic_read_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EF1L62 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|reset_ic_read~1 at LC8_14_H1
--operation mode is normal

EF1L62 = EF1_internal_fifo_empty & !EF1_dont_forget_to_reset_ic_read;


--DF11_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_10|combout at LC3_11_H2
--operation mode is normal

DF11_combout = UE1_do_jump & (FG1L11) # !UE1_do_jump & CF1L1;

--DF11_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_10|regout at LC3_11_H2
--operation mode is normal

DF11_regout = DFFE(DF11_combout, GLOBAL(clk), GLOBAL(H1_data_out), , BF1_nonsequential_pc);


--CF1L36 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[10]~1691 at LC8_10_H2
--operation mode is normal

CF1L36 = BF1L4 & !DF11_regout # !BF1L4 & (!DF11_combout);


--BF1_pc[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[9] at LC4_15_H1
--operation mode is counter

BF1_pc[9]_lut_out = BF1_pc[9] $ BF1L23;
BF1_pc[9]_sload_eqn = (BF1L2 & CF1L35) # (!BF1L2 & BF1_pc[9]_lut_out);
BF1_pc[9] = DFFE(BF1_pc[9]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , BF1L31);

--BF1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[9]~623 at LC4_15_H1
--operation mode is counter

BF1L25 = CARRY(!BF1L23 # !BF1_pc[9]);


--BF1L31 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc_clken~47 at LC4_14_H1
--operation mode is normal

BF1L31 = U1L23 & (EF1_ic_read # !EF1L66);


--BF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|next_pc~0 at LC1_14_H1
--operation mode is normal

BF1L2 = BF1_remember_to_flush & !BF1_waiting_for_delay_slot # !BF1L4;


--DF12_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_11|combout at LC9_15_H2
--operation mode is normal

DF12_combout = UE1_do_jump & (FG1L12) # !UE1_do_jump & CF1L3;

--DF12_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_11|regout at LC9_15_H2
--operation mode is normal

DF12_regout = DFFE(DF12_combout, GLOBAL(clk), GLOBAL(H1_data_out), , BF1_nonsequential_pc);


--CF1L37 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[11]~1692 at LC3_15_H2
--operation mode is normal

CF1L37 = BF1L4 & DF12_regout # !BF1L4 & (DF12_combout);


--DF13_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_12|combout at LC4_11_H2
--operation mode is normal

DF13_combout = UE1_do_jump & (FG1L13) # !UE1_do_jump & CF1L5;

--DF13_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_12|regout at LC4_11_H2
--operation mode is normal

DF13_regout = DFFE(DF13_combout, GLOBAL(clk), GLOBAL(H1_data_out), , BF1_nonsequential_pc);


--CF1L38 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[12]~1693 at LC6_11_H2
--operation mode is normal

CF1L38 = BF1L4 & (DF13_regout) # !BF1L4 & (DF13_combout);


--CB1_ad_setup_ram_s1_arb_addend[1] is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_addend[1] at LC1_9_L1
--operation mode is normal

CB1_ad_setup_ram_s1_arb_addend[1]_lut_out = CB1L28 & (CB1L23) # !CB1L28 & (CB1L29 & (CB1L23) # !CB1L29 & CB1_ad_setup_ram_s1_arb_addend[1]);
CB1_ad_setup_ram_s1_arb_addend[1] = DFFE(CB1_ad_setup_ram_s1_arb_addend[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--CB1_enet_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|enet_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register at LC3_9_L1
--operation mode is normal

CB1_enet_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register_lut_out = GH1_dc_read & CB1L79 & (!CB1_ad_setup_ram_s1_arb_addend[1] # !CB1L2);
CB1_enet_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register = DFFE(CB1_enet_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--CB1L78 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|enet_nios_data_master_qualified_request_ad_setup_ram_s1~123 at LC2_9_L1
--operation mode is normal

CB1L78 = BC1_enet_nios_data_master_waitrequest & !GH1_dc_write & (!CB1_enet_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register # !GH1_dc_read) # !BC1_enet_nios_data_master_waitrequest & (!CB1_enet_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register # !GH1_dc_read);


--CB1_last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1 at LC1_11_L1
--operation mode is normal

CB1_last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1_lut_out = CB1_ad_nios_data_master_requests_ad_setup_ram_s1 & (CB1L83 # CB1_last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1 & !CB1L25);
CB1_last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1 = DFFE(CB1_last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--CB1L26 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_firsttransfer~118 at LC2_11_L1
--operation mode is normal

CB1L26 = !BG1_dc_address[9] & CB1_last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1 & BG1_dc_address[8] & R1L51;


--CB1L79 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|enet_nios_data_master_qualified_request_ad_setup_ram_s1~124 at LC5_10_L1
--operation mode is normal

CB1L79 = CB1L78 & CB1_enet_nios_data_master_requests_ad_setup_ram_s1 & (!CB1L26 # !CB1_ad_setup_ram_s1_slavearbiterlockenable);


--CB1_ad_setup_ram_s1_arb_share_counter[0] is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter[0] at LC10_12_L1
--operation mode is normal

CB1_ad_setup_ram_s1_arb_share_counter[0]_lut_out = CB1L27 & (CB1L75 $ CB1L85) # !CB1L27 & (CB1L16);
CB1_ad_setup_ram_s1_arb_share_counter[0] = DFFE(CB1_ad_setup_ram_s1_arb_share_counter[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--CB1L29 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_grant_vector[1]~96 at LC6_10_L1
--operation mode is normal

CB1L29 = CB1L2 & (CB1_ad_setup_ram_s1_arb_addend[1] # !CB1L79);


--CB1L28 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_grant_vector[0]~97 at LC3_10_L1
--operation mode is normal

CB1L28 = CB1L79 & (!CB1L2 # !CB1_ad_setup_ram_s1_arb_addend[1]);


--CB1L27 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_firsttransfer~119 at LC10_11_L1
--operation mode is normal

CB1L27 = CB1_ad_setup_ram_s1_slavearbiterlockenable & (CB1L26 # CB1_last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1 & CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--CB1L75 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|add~498 at LC9_12_L1
--operation mode is normal

CB1L75 = CB1L27 & (CB1_ad_setup_ram_s1_arb_share_counter[0]) # !CB1L27 & (CB1L29 # !CB1L28);


--CB1_ad_setup_ram_s1_arb_share_counter[1] is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter[1] at LC3_11_L1
--operation mode is normal

CB1_ad_setup_ram_s1_arb_share_counter[1]_lut_out = !CB1L19;
CB1_ad_setup_ram_s1_arb_share_counter[1] = DFFE(CB1_ad_setup_ram_s1_arb_share_counter[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--CB1L76 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|add~499 at LC8_12_L1
--operation mode is normal

CB1L76 = CB1L27 & CB1_ad_setup_ram_s1_arb_share_counter[1] # !CB1L27 & (CB1L29 # CB1L28);


--CB1L21 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter_next_value[2]~278 at LC4_12_L1
--operation mode is normal

CB1L21 = !CB1L75 & (!CB1L76);


--CB1_ad_setup_ram_s1_arb_share_counter[2] is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter[2] at LC7_12_L1
--operation mode is normal

CB1_ad_setup_ram_s1_arb_share_counter[2]_lut_out = CB1L22 $ (!CB1L75 & !CB1L76);
CB1_ad_setup_ram_s1_arb_share_counter[2] = DFFE(CB1_ad_setup_ram_s1_arb_share_counter[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--CB1L22 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter_next_value[2]~279 at LC6_12_L1
--operation mode is normal

CB1L22 = CB1L27 & (CB1_ad_setup_ram_s1_arb_share_counter[2] # !CB1_ad_setup_ram_s1_arb_share_counter[1] & !CB1_ad_setup_ram_s1_arb_share_counter[0]);


--CB1L85 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|reduce_or~27 at LC1_12_L1
--operation mode is normal

CB1L85 = CB1_ad_setup_ram_s1_arb_share_counter[2] # CB1_ad_setup_ram_s1_arb_share_counter[1] # CB1_ad_setup_ram_s1_arb_share_counter[0];


--CB1L16 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter_next_value[0]~281 at LC5_9_L1
--operation mode is normal

CB1L16 = CB1L79 & (!CB1L2 # !CB1_ad_setup_ram_s1_arb_addend[1]);


--CB1L17 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter_next_value[0]~282 at LC9_11_L1
--operation mode is normal

CB1L17 = CB1L27 & (CB1L85 $ (!CB1L75)) # !CB1L27 & (!CB1L16);


--CB1_ad_setup_ram_s1_saved_chosen_master_vector[0] is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_saved_chosen_master_vector[0] at LC8_10_L1
--operation mode is normal

CB1_ad_setup_ram_s1_saved_chosen_master_vector[0]_lut_out = CB1L79 & (!CB1L2 # !CB1_ad_setup_ram_s1_arb_addend[1]);
CB1_ad_setup_ram_s1_saved_chosen_master_vector[0] = DFFE(CB1_ad_setup_ram_s1_saved_chosen_master_vector[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , CB1L24);


--CB1L23 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_winner[0]~42 at LC10_10_L1
--operation mode is normal

CB1L23 = CB1L27 & CB1_ad_setup_ram_s1_saved_chosen_master_vector[0] # !CB1L27 & (CB1L28 # CB1_ad_setup_ram_s1_saved_chosen_master_vector[0] & !CB1L29);


--CB1L25 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arbitration_holdoff_internal~15 at LC7_11_L1
--operation mode is normal

CB1L25 = !CB1L27 & (CB1L2 # CB1L79);


--KE4_q[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[9] at EC12_1_L2
KE4_q[9]_data_in = YF1_alu_result[9];
KE4_q[9]_write_enable = XE1L1;
KE4_q[9]_clock_0 = GLOBAL(clk);
KE4_q[9]_clock_1 = GLOBAL(clk);
KE4_q[9]_clock_enable_1 = RE1L6;
KE4_q[9]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[9]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[9] = MEMORY_SEGMENT(KE4_q[9]_data_in, KE4_q[9]_write_enable, KE4_q[9]_clock_0, KE4_q[9]_clock_1, , , , KE4_q[9]_clock_enable_1, VCC, KE4_q[9]_write_address, KE4_q[9]_read_address);


--XF10_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC9|regout at LC7_5_H2
--operation mode is normal

XF10_regout_lut_out = (LF1_rota1[0] & (RF1L4 & !LF1L7) # !LF1_rota1[0] & (RF1L20 # !LF1L7)) & CASCADE(WF10_cascout);
XF10_regout = DFFE(XF10_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--YF1_alu_result[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[9] at LC5_13_H2
--operation mode is normal

YF1_alu_result[9] = XF10_regout $ TF10_regout;


--KE4_q[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[10] at EC1_1_L2
KE4_q[10]_data_in = YF1_alu_result[10];
KE4_q[10]_write_enable = XE1L1;
KE4_q[10]_clock_0 = GLOBAL(clk);
KE4_q[10]_clock_1 = GLOBAL(clk);
KE4_q[10]_clock_enable_1 = RE1L6;
KE4_q[10]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[10]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[10] = MEMORY_SEGMENT(KE4_q[10]_data_in, KE4_q[10]_write_enable, KE4_q[10]_clock_0, KE4_q[10]_clock_1, , , , KE4_q[10]_clock_enable_1, VCC, KE4_q[10]_write_address, KE4_q[10]_read_address);


--QE1_K[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[9] at LC9_11_D2
--operation mode is normal

QE1_K[9]_lut_out = LE1_instruction_1[9] & TE1_p1_op_is_PFX;
QE1_K[9] = DFFE(QE1_K[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QE1_pipe_state_we);


--AG1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1222 at LC2_7_D2
--operation mode is normal

AG1L6 = !LE1_instruction_1[7] & LE1_instruction_1[5] & !LE1_instruction_1[6] & LE1_instruction_1[8];


--QE1L69 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[9]~1296 at LC6_7_D2
--operation mode is normal

QE1L69 = TE1_p1_do_normal_offset & (QE1_K[9] # TE1_p1_op_b_from_2Ei5 & AG1L6) # !TE1_p1_do_normal_offset & TE1_p1_op_b_from_2Ei5 & (AG1L6);


--QE1_K[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[4] at LC8_13_D2
--operation mode is normal

QE1_K[4]_lut_out = LE1_instruction_1[4] & (TE1_p1_op_is_PFX);
QE1_K[4] = DFFE(QE1_K[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QE1_pipe_state_we);


--RF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[1]~2564 at LC10_15_K2
--operation mode is normal

RF1L3 = KF1_sel_rot1 & (KF1_shiftresult[0]) # !KF1_sel_rot1 & KF1_shiftresult[1] # !KF1_shift_cycle_2;


--RF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[1]~2565 at LC9_13_H2
--operation mode is normal

RF1L4 = RF1L3 & (EG1_do_fwd_a_alu & (YF1_alu_result[1]) # !EG1_do_fwd_a_alu & FG1_op_a[1]);


--RF1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[9]~2566 at LC1_10_K2
--operation mode is normal

RF1L19 = KF1_sel_rot1 & (KF1_shiftresult[8]) # !KF1_sel_rot1 & KF1_shiftresult[9] # !KF1_shift_cycle_2;


--FG1_op_a[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[9] at LC9_2_H2
--operation mode is normal

FG1_op_a[9]_lut_out = FG1L40 # VE1_next_instruction_address_2[9] & TE1_op_subroutine_delayed_for_force_carryin_2;
FG1_op_a[9] = DFFE(FG1_op_a[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[9]~2567 at LC4_10_K2
--operation mode is normal

RF1L20 = RF1L19 & (EG1_do_fwd_a_alu & YF1_alu_result[9] # !EG1_do_fwd_a_alu & (FG1_op_a[9]));


--WF2L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F1|the_apex20k_lcell~COMBOUT at LC2_14_H2
--operation mode is normal

WF2L3 = (JF1_sel_notb & !SF1_true_regB[1] & !TE1_p3_sel_memword # !JF1_sel_notb & (T1L7 # !TE1_p3_sel_memword)) & CASCADE(VF2_cascout);

--WF2_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F1|cascout at LC2_14_H2
--operation mode is normal

WF2_cascout = (JF1_sel_notb & !SF1_true_regB[1] & !TE1_p3_sel_memword # !JF1_sel_notb & (T1L7 # !TE1_p3_sel_memword)) & CASCADE(VF2_cascout);


--JG2_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC1|combout at LC3_5_L2
--operation mode is normal

JG2_combout = (GG1_sel_override_lo & (NF1L4 & !GG1L2) # !GG1_sel_override_lo & (QE1_const[1] # !GG1L2)) & CASCADE(HG2_cascout);

--JG2_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC1|regout at LC3_5_L2
--operation mode is normal

JG2_regout = DFFE(JG2_combout, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SF1_true_regB[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[1] at LC3_12_L2
--operation mode is normal

SF1_true_regB[1] = VE1_byte_complement[0] $ (JG2_regout & !VE1_byte_zero[0]);


--ZE1_next_instruction_address[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[1] at LC6_8_H2
--operation mode is counter

ZE1_next_instruction_address[1]_lut_out = ZE1_next_instruction_address[1] $ (ZE1L23);
ZE1_next_instruction_address[1]_sload_eqn = (ZE1L48 & CF1L27) # (!ZE1L48 & ZE1_next_instruction_address[1]_lut_out);
ZE1_next_instruction_address[1] = DFFE(ZE1_next_instruction_address[1]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L47);

--ZE1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[1]~98 at LC6_8_H2
--operation mode is counter

ZE1L25 = CARRY(!ZE1L23 # !ZE1_next_instruction_address[1]);


--WF3L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F2|the_apex20k_lcell~COMBOUT at LC8_3_D2
--operation mode is normal

WF3L3 = (TE1_p3_sel_memword & (!JF1_sel_notb & T1L11) # !TE1_p3_sel_memword & (!JF1_sel_notb # !SF1_true_regB[2])) & CASCADE(VF3_cascout);

--WF3_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F2|cascout at LC8_3_D2
--operation mode is normal

WF3_cascout = (TE1_p3_sel_memword & (!JF1_sel_notb & T1L11) # !TE1_p3_sel_memword & (!JF1_sel_notb # !SF1_true_regB[2])) & CASCADE(VF3_cascout);


--JG3_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC2|combout at LC2_3_L2
--operation mode is normal

JG3_combout = (GG1_sel_override_lo & (!GG1L2 & NF1L5) # !GG1_sel_override_lo & (QE1_const[2] # !GG1L2)) & CASCADE(HG3_cascout);

--JG3_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC2|regout at LC2_3_L2
--operation mode is normal

JG3_regout = DFFE(JG3_combout, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SF1_true_regB[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[2] at LC3_2_L2
--operation mode is normal

SF1_true_regB[2] = VE1_byte_complement[0] $ (!VE1_byte_zero[0] & JG3_regout);


--ZE1_next_instruction_address[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[2] at LC7_8_H2
--operation mode is counter

ZE1_next_instruction_address[2]_lut_out = ZE1_next_instruction_address[2] $ (!ZE1L25);
ZE1_next_instruction_address[2]_sload_eqn = (ZE1L48 & CF1L28) # (!ZE1L48 & ZE1_next_instruction_address[2]_lut_out);
ZE1_next_instruction_address[2] = DFFE(ZE1_next_instruction_address[2]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L47);

--ZE1L27 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[2]~101 at LC7_8_H2
--operation mode is counter

ZE1L27 = CARRY(ZE1_next_instruction_address[2] & (!ZE1L25));


--KF1_shiftresult[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[3] at LC6_5_K2
--operation mode is normal

KF1_shiftresult[3]_lut_out = !KF1L11;
KF1_shiftresult[3] = DFFE(KF1_shiftresult[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[3]~2568 at LC1_6_K2
--operation mode is normal

RF1L7 = KF1_sel_rot1 & KF1_shiftresult[2] # !KF1_sel_rot1 & (KF1_shiftresult[3]) # !KF1_shift_cycle_2;


--RF1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[3]~2569 at LC6_6_K2
--operation mode is normal

RF1L8 = RF1L7 & (EG1_do_fwd_a_alu & YF1_alu_result[3] # !EG1_do_fwd_a_alu & (FG1_op_a[3]));


--KF1_shiftresult[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[11] at LC3_8_K2
--operation mode is normal

KF1_shiftresult[11]_lut_out = !KF1L35;
KF1_shiftresult[11] = DFFE(KF1_shiftresult[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[11]~2570 at LC1_8_K2
--operation mode is normal

RF1L23 = KF1_sel_rot1 & (KF1_shiftresult[10]) # !KF1_sel_rot1 & KF1_shiftresult[11] # !KF1_shift_cycle_2;


--FG1_op_a[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[11] at LC9_3_H1
--operation mode is normal

FG1_op_a[11]_lut_out = FG1L42 # VE1_next_instruction_address_2[11] & TE1_op_subroutine_delayed_for_force_carryin_2;
FG1_op_a[11] = DFFE(FG1_op_a[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L24 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[11]~2571 at LC10_8_K2
--operation mode is normal

RF1L24 = RF1L23 & (EG1_do_fwd_a_alu & (YF1_alu_result[11]) # !EG1_do_fwd_a_alu & FG1_op_a[11]);


--WF4L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F3|the_apex20k_lcell~COMBOUT at LC5_14_H2
--operation mode is normal

WF4L3 = (JF1_sel_notb & !SF1_true_regB[3] & !TE1_p3_sel_memword # !JF1_sel_notb & (T1L15 # !TE1_p3_sel_memword)) & CASCADE(VF4_cascout);

--WF4_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F3|cascout at LC5_14_H2
--operation mode is normal

WF4_cascout = (JF1_sel_notb & !SF1_true_regB[3] & !TE1_p3_sel_memword # !JF1_sel_notb & (T1L15 # !TE1_p3_sel_memword)) & CASCADE(VF4_cascout);


--JG4_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC3|combout at LC3_11_L2
--operation mode is normal

JG4_combout = (GG1_sel_override_lo & (NF1L6 & !GG1L2) # !GG1_sel_override_lo & (QE1_const[3] # !GG1L2)) & CASCADE(HG4_cascout);

--JG4_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC3|regout at LC3_11_L2
--operation mode is normal

JG4_regout = DFFE(JG4_combout, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SF1_true_regB[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[3] at LC2_12_L2
--operation mode is normal

SF1_true_regB[3] = VE1_byte_complement[0] $ (!VE1_byte_zero[0] & JG4_regout);


--ZE1_next_instruction_address[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[3] at LC8_8_H2
--operation mode is counter

ZE1_next_instruction_address[3]_lut_out = ZE1_next_instruction_address[3] $ (ZE1L27);
ZE1_next_instruction_address[3]_sload_eqn = (ZE1L48 & CF1L29) # (!ZE1L48 & ZE1_next_instruction_address[3]_lut_out);
ZE1_next_instruction_address[3] = DFFE(ZE1_next_instruction_address[3]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L47);

--ZE1L29 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[3]~104 at LC8_8_H2
--operation mode is counter

ZE1L29 = CARRY(!ZE1L27 # !ZE1_next_instruction_address[3]);


--GK1_do_load_shifter is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|do_load_shifter at LC9_2_S2
--operation mode is normal

GK1_do_load_shifter_lut_out = !GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] & (GK1_tx_ready & GK1L27);
GK1_do_load_shifter = DFFE(GK1_do_load_shifter_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--GK1_baud_clk_en is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_clk_en at LC6_2_S2
--operation mode is normal

GK1_baud_clk_en_lut_out = GK1L21 & !GK1_baud_rate_counter[8] & GK1L22;
GK1_baud_clk_en = DFFE(GK1_baud_clk_en_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--GK1L45 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10]~1020 at LC7_2_S2
--operation mode is normal

GK1L45 = GK1_do_load_shifter # GK1_baud_clk_en & (GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] # !GK1L27);


--EK1_tx_data[7] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[7] at LC7_16_S2
--operation mode is normal

EK1_tx_data[7]_lut_out = XJ1_op_a[7];
EK1_tx_data[7] = DFFE(EK1_tx_data[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L62);


--EK1_tx_data[6] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[6] at LC8_11_S2
--operation mode is normal

EK1_tx_data[6]_lut_out = XJ1_op_a[6];
EK1_tx_data[6] = DFFE(EK1_tx_data[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L62);


--EK1_tx_data[5] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[5] at LC8_7_S2
--operation mode is normal

EK1_tx_data[5]_lut_out = XJ1_op_a[5];
EK1_tx_data[5] = DFFE(EK1_tx_data[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L62);


--EK1_tx_data[4] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[4] at LC7_7_S2
--operation mode is normal

EK1_tx_data[4]_lut_out = XJ1_op_a[4];
EK1_tx_data[4] = DFFE(EK1_tx_data[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L62);


--EK1_tx_data[3] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[3] at LC8_8_S2
--operation mode is normal

EK1_tx_data[3]_lut_out = XJ1_op_a[3];
EK1_tx_data[3] = DFFE(EK1_tx_data[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L62);


--EK1_tx_data[2] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[2] at LC3_8_S2
--operation mode is normal

EK1_tx_data[2]_lut_out = XJ1_op_a[2];
EK1_tx_data[2] = DFFE(EK1_tx_data[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L62);


--EK1_tx_data[1] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[1] at LC10_7_S2
--operation mode is normal

EK1_tx_data[1]_lut_out = XJ1_op_a[1];
EK1_tx_data[1] = DFFE(EK1_tx_data[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L62);


--EK1_tx_data[0] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[0] at LC6_8_S2
--operation mode is normal

EK1_tx_data[0]_lut_out = XJ1_op_a[0];
EK1_tx_data[0] = DFFE(EK1_tx_data[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L62);


--LK1_do_load_shifter is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|do_load_shifter at LC8_14_C2
--operation mode is normal

LK1_do_load_shifter_lut_out = LK1_tx_ready & !LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] & LK1L30;
LK1_do_load_shifter = DFFE(LK1_do_load_shifter_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--LK1_baud_clk_en is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_clk_en at LC2_9_E2
--operation mode is normal

LK1_baud_clk_en_lut_out = !LK1_baud_rate_counter[9] & LK1L24 & !LK1_baud_rate_counter[8] & LK1L23;
LK1_baud_clk_en = DFFE(LK1_baud_clk_en_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--LK1L48 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]~984 at LC2_14_C2
--operation mode is normal

LK1L48 = LK1_do_load_shifter # LK1_baud_clk_en & (LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] # !LK1L30);


--JK1_tx_data[7] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[7] at LC4_15_C2
--operation mode is normal

JK1_tx_data[7]_lut_out = XJ1_op_a[7];
JK1_tx_data[7] = DFFE(JK1_tx_data[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L62);


--JK1_tx_data[6] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[6] at LC7_16_C2
--operation mode is normal

JK1_tx_data[6]_lut_out = XJ1_op_a[6];
JK1_tx_data[6] = DFFE(JK1_tx_data[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L62);


--JK1_tx_data[5] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[5] at LC6_16_C2
--operation mode is normal

JK1_tx_data[5]_lut_out = XJ1_op_a[5];
JK1_tx_data[5] = DFFE(JK1_tx_data[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L62);


--JK1_tx_data[4] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[4] at LC10_15_C2
--operation mode is normal

JK1_tx_data[4]_lut_out = XJ1_op_a[4];
JK1_tx_data[4] = DFFE(JK1_tx_data[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L62);


--JK1_tx_data[3] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[3] at LC5_15_C2
--operation mode is normal

JK1_tx_data[3]_lut_out = XJ1_op_a[3];
JK1_tx_data[3] = DFFE(JK1_tx_data[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L62);


--JK1_tx_data[2] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[2] at LC5_16_C2
--operation mode is normal

JK1_tx_data[2]_lut_out = XJ1_op_a[2];
JK1_tx_data[2] = DFFE(JK1_tx_data[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L62);


--JK1_tx_data[1] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[1] at LC9_16_C2
--operation mode is normal

JK1_tx_data[1]_lut_out = XJ1_op_a[1];
JK1_tx_data[1] = DFFE(JK1_tx_data[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L62);


--JK1_tx_data[0] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[0] at LC7_15_C2
--operation mode is normal

JK1_tx_data[0]_lut_out = XJ1_op_a[0];
JK1_tx_data[0] = DFFE(JK1_tx_data[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L62);


--DD1L2 is dual_processor:inst|reboot:the_reboot|data_out~125 at LC6_16_G1
--operation mode is normal

DD1L2 = !JC1L2 # !TJ1_dc_address[4] # !QD1L2 # !XJ1_op_a[0];

--DD1L4 is dual_processor:inst|reboot:the_reboot|data_out~130 at LC6_16_G1
--operation mode is normal

DD1L4 = !JC1L2 # !TJ1_dc_address[4] # !QD1L2 # !XJ1_op_a[0];


--DD1L3 is dual_processor:inst|reboot:the_reboot|data_out~128 at LC7_16_G1
--operation mode is normal

DD1L3 = (QD1L2 & TJ1_dc_address[4] & JC1L2 # !DD1_data_out) & CASCADE(DD1L4);


--AL4L14 is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|cout~0 at LC7_4_P2
--operation mode is normal

AL4L14 = !AL4_cout;


--AL5_counter_cell[5] is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[5] at LC6_15_P2
--operation mode is counter

AL5_counter_cell[5]_lut_out = AL5_counter_cell[5] $ AL5L15;
AL5_counter_cell[5]_sload_eqn = (AL4L14 & SK1_dffs[5]) # (!AL4L14 & AL5_counter_cell[5]_lut_out);
AL5_counter_cell[5] = DFFE(AL5_counter_cell[5]_sload_eqn, GLOBAL(clk), !QC1_data_out[0], , );

--AL5_cout is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|cout at LC6_15_P2
--operation mode is counter

AL5_cout = CARRY(AL5_counter_cell[5] # !AL5L15);


--BJ1_shiftresult[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[5] at LC10_5_Q1
--operation mode is normal

BJ1_shiftresult[5]_lut_out = !BJ1L17;
BJ1_shiftresult[5] = DFFE(BJ1_shiftresult[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L55 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3605 at LC7_5_Q1
--operation mode is normal

HJ1L55 = BJ1_sel_rot1 & (BJ1_shiftresult[4]) # !BJ1_sel_rot1 & BJ1_shiftresult[5] # !BJ1_shift_cycle_2;


--HJ1_true_regA[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[5] at LC9_11_P1
--operation mode is normal

HJ1_true_regA[5] = HJ1L55 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[5]) # !WJ1_do_fwd_a_alu & XJ1_op_a[5]);


--BJ1_shiftresult[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[13] at LC6_5_Q1
--operation mode is normal

BJ1_shiftresult[13]_lut_out = !BJ1L41;
BJ1_shiftresult[13] = DFFE(BJ1_shiftresult[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3606 at LC6_16_Q1
--operation mode is normal

HJ1L56 = BJ1_sel_rot1 & (BJ1_shiftresult[12]) # !BJ1_sel_rot1 & BJ1_shiftresult[13] # !BJ1_shift_cycle_2;


--HJ1_true_regA[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[13] at LC8_12_P1
--operation mode is normal

HJ1_true_regA[13] = HJ1L56 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[13]) # !WJ1_do_fwd_a_alu & XJ1_op_a[13]);


--NJ11L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F10|the_apex20k_lcell~COMBOUT at LC9_15_X1
--operation mode is normal

NJ11L3 = (CJ1_rota0[3] & HJ1_true_regA[29] & (!CJ1L9) # !CJ1_rota0[3] & (HJ1_true_regA[21] # !CJ1L9)) & CASCADE(NJ12_cascout);

--NJ11_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F10|cascout at LC9_15_X1
--operation mode is normal

NJ11_cascout = (CJ1_rota0[3] & HJ1_true_regA[29] & (!CJ1L9) # !CJ1_rota0[3] & (HJ1_true_regA[21] # !CJ1L9)) & CASCADE(NJ12_cascout);


--RH1_next_instruction_address[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[5] at LC10_6_P1
--operation mode is counter

RH1_next_instruction_address[5]_lut_out = RH1_next_instruction_address[5] $ (RH1L46);
RH1_next_instruction_address[5]_sload_eqn = (RH1L81 & UH1L49) # (!RH1L81 & RH1_next_instruction_address[5]_lut_out);
RH1_next_instruction_address[5] = DFFE(RH1_next_instruction_address[5]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[5]~170 at LC10_6_P1
--operation mode is counter

RH1L48 = CARRY(!RH1L46 # !RH1_next_instruction_address[5]);


--MH1_byterot_sel_lo16[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byterot_sel_lo16[3] at LC2_2_W1
--operation mode is normal

MH1_byterot_sel_lo16[3]_lut_out = JH1_p2_do_iTRAP_n # JH1_p2_byterot_F_control # FH1_do_override_op_b & MH1L56;
MH1_byterot_sel_lo16[3] = DFFE(MH1_byterot_sel_lo16[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--CJ1_rota1[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota1[0] at LC9_1_W1
--operation mode is normal

CJ1_rota1[0] = MH1_byterot_sel_lo16[3] # !JJ1L2 & JH1_p3_sel_dynamic_ext8 & !JJ1L1;


--CJ1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota3[1]~350 at LC5_13_W1
--operation mode is normal

CJ1L21 = JJ1L1 & JH1_p3_sel_dynamic_ext # !JJ1L1 & (JH1_p3_sel_dynamic_ext16);


--CJ1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|sel_rota_byte_2~327 at LC9_13_W1
--operation mode is normal

CJ1L27 = !MH1_byterot_sel_lo16[0] & (HJ1_true_regA[31] # !JH1_p3_do_iABS);


--CJ1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|sel_rota_byte_1~326 at LC10_13_W1
--operation mode is normal

CJ1L26 = CJ1L21 & !JJ1L2 # !CJ1L27;


--NJ31L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F30|the_apex20k_lcell~COMBOUT at LC3_9_R1
--operation mode is normal

NJ31L3 = (CJ1L14 & HJ1_true_regA[31] & (!CJ1_rota1[2]) # !CJ1L14 & (HJ1_true_regA[23] # !CJ1_rota1[2])) & CASCADE(NJ32_cascout);

--NJ31_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F30|cascout at LC3_9_R1
--operation mode is normal

NJ31_cascout = (CJ1L14 & HJ1_true_regA[31] & (!CJ1_rota1[2]) # !CJ1L14 & (HJ1_true_regA[23] # !CJ1_rota1[2])) & CASCADE(NJ32_cascout);


--RH1_next_instruction_address[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[15] at LC10_8_P1
--operation mode is counter

RH1_next_instruction_address[15]_lut_out = RH1_next_instruction_address[15] $ (RH1L66);
RH1_next_instruction_address[15]_sload_eqn = (RH1L81 & UH1L59) # (!RH1L81 & RH1_next_instruction_address[15]_lut_out);
RH1_next_instruction_address[15] = DFFE(RH1_next_instruction_address[15]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L68 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[15]~173 at LC10_8_P1
--operation mode is counter

RH1L68 = CARRY(!RH1L66 # !RH1_next_instruction_address[15]);


--HJ1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3607 at LC1_4_Q1
--operation mode is normal

HJ1L57 = BJ1_sel_rot1 & BJ1_shiftresult[5] # !BJ1_sel_rot1 & (BJ1_shiftresult[6]) # !BJ1_shift_cycle_2;


--HJ1_true_regA[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[6] at LC9_14_P1
--operation mode is normal

HJ1_true_regA[6] = HJ1L57 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[6]) # !WJ1_do_fwd_a_alu & XJ1_op_a[6]);


--HJ1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3608 at LC5_16_Q1
--operation mode is normal

HJ1L58 = BJ1_sel_rot1 & (BJ1_shiftresult[13]) # !BJ1_sel_rot1 & BJ1_shiftresult[14] # !BJ1_shift_cycle_2;


--HJ1_true_regA[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[14] at LC8_14_P1
--operation mode is normal

HJ1_true_regA[14] = HJ1L58 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[14]) # !WJ1_do_fwd_a_alu & XJ1_op_a[14]);


--NJ29L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F28|the_apex20k_lcell~COMBOUT at LC5_9_U1
--operation mode is normal

NJ29L3 = (CJ1L14 & HJ1_true_regA[30] & !CJ1_rota1[2] # !CJ1L14 & (HJ1_true_regA[22] # !CJ1_rota1[2])) & CASCADE(NJ30_cascout);

--NJ29_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F28|cascout at LC5_9_U1
--operation mode is normal

NJ29_cascout = (CJ1L14 & HJ1_true_regA[30] & !CJ1_rota1[2] # !CJ1L14 & (HJ1_true_regA[22] # !CJ1_rota1[2])) & CASCADE(NJ30_cascout);


--RH1_next_instruction_address[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[14] at LC9_8_P1
--operation mode is counter

RH1_next_instruction_address[14]_lut_out = RH1_next_instruction_address[14] $ (!RH1L64);
RH1_next_instruction_address[14]_sload_eqn = (RH1L81 & UH1L58) # (!RH1L81 & RH1_next_instruction_address[14]_lut_out);
RH1_next_instruction_address[14] = DFFE(RH1_next_instruction_address[14]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[14]~176 at LC9_8_P1
--operation mode is counter

RH1L66 = CARRY(RH1_next_instruction_address[14] & (!RH1L64));


--NJ27L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F26|the_apex20k_lcell~COMBOUT at LC8_1_P1
--operation mode is normal

NJ27L3 = (CJ1L14 & (HJ1_true_regA[29] & !CJ1_rota1[2]) # !CJ1L14 & (HJ1_true_regA[21] # !CJ1_rota1[2])) & CASCADE(NJ28_cascout);

--NJ27_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F26|cascout at LC8_1_P1
--operation mode is normal

NJ27_cascout = (CJ1L14 & (HJ1_true_regA[29] & !CJ1_rota1[2]) # !CJ1L14 & (HJ1_true_regA[21] # !CJ1_rota1[2])) & CASCADE(NJ28_cascout);


--RH1_next_instruction_address[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[13] at LC8_8_P1
--operation mode is counter

RH1_next_instruction_address[13]_lut_out = RH1_next_instruction_address[13] $ (RH1L62);
RH1_next_instruction_address[13]_sload_eqn = (RH1L81 & UH1L57) # (!RH1L81 & RH1_next_instruction_address[13]_lut_out);
RH1_next_instruction_address[13] = DFFE(RH1_next_instruction_address[13]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[13]~179 at LC8_8_P1
--operation mode is counter

RH1L64 = CARRY(!RH1L62 # !RH1_next_instruction_address[13]);


--NJ25L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F24|the_apex20k_lcell~COMBOUT at LC3_5_N1
--operation mode is normal

NJ25L3 = (CJ1_rota1[2] & (HJ1_true_regA[20] & !CJ1L14) # !CJ1_rota1[2] & (HJ1_true_regA[28] # !CJ1L14)) & CASCADE(NJ26_cascout);

--NJ25_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F24|cascout at LC3_5_N1
--operation mode is normal

NJ25_cascout = (CJ1_rota1[2] & (HJ1_true_regA[20] & !CJ1L14) # !CJ1_rota1[2] & (HJ1_true_regA[28] # !CJ1L14)) & CASCADE(NJ26_cascout);


--RH1_next_instruction_address[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[12] at LC7_8_P1
--operation mode is counter

RH1_next_instruction_address[12]_lut_out = RH1_next_instruction_address[12] $ (!RH1L60);
RH1_next_instruction_address[12]_sload_eqn = (RH1L81 & UH1L56) # (!RH1L81 & RH1_next_instruction_address[12]_lut_out);
RH1_next_instruction_address[12] = DFFE(RH1_next_instruction_address[12]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[12]~182 at LC7_8_P1
--operation mode is counter

RH1L62 = CARRY(RH1_next_instruction_address[12] & (!RH1L60));


--NJ23L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F22|the_apex20k_lcell~COMBOUT at LC4_16_N1
--operation mode is normal

NJ23L3 = (CJ1L14 & (!CJ1_rota1[2] & HJ1_true_regA[27]) # !CJ1L14 & (HJ1_true_regA[19] # !CJ1_rota1[2])) & CASCADE(NJ24_cascout);

--NJ23_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F22|cascout at LC4_16_N1
--operation mode is normal

NJ23_cascout = (CJ1L14 & (!CJ1_rota1[2] & HJ1_true_regA[27]) # !CJ1L14 & (HJ1_true_regA[19] # !CJ1_rota1[2])) & CASCADE(NJ24_cascout);


--RH1_next_instruction_address[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[11] at LC6_8_P1
--operation mode is counter

RH1_next_instruction_address[11]_lut_out = RH1_next_instruction_address[11] $ (RH1L58);
RH1_next_instruction_address[11]_sload_eqn = (RH1L81 & UH1L55) # (!RH1L81 & RH1_next_instruction_address[11]_lut_out);
RH1_next_instruction_address[11] = DFFE(RH1_next_instruction_address[11]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[11]~185 at LC6_8_P1
--operation mode is counter

RH1L60 = CARRY(!RH1L58 # !RH1_next_instruction_address[11]);


--NJ21L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F20|the_apex20k_lcell~COMBOUT at LC7_4_N1
--operation mode is normal

NJ21L3 = (CJ1L14 & !CJ1_rota1[2] & HJ1_true_regA[26] # !CJ1L14 & (HJ1_true_regA[18] # !CJ1_rota1[2])) & CASCADE(NJ22_cascout);

--NJ21_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F20|cascout at LC7_4_N1
--operation mode is normal

NJ21_cascout = (CJ1L14 & !CJ1_rota1[2] & HJ1_true_regA[26] # !CJ1L14 & (HJ1_true_regA[18] # !CJ1_rota1[2])) & CASCADE(NJ22_cascout);


--RH1_next_instruction_address[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[10] at LC5_8_P1
--operation mode is counter

RH1_next_instruction_address[10]_lut_out = RH1_next_instruction_address[10] $ (!RH1L56);
RH1_next_instruction_address[10]_sload_eqn = (RH1L81 & UH1L54) # (!RH1L81 & RH1_next_instruction_address[10]_lut_out);
RH1_next_instruction_address[10] = DFFE(RH1_next_instruction_address[10]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[10]~188 at LC5_8_P1
--operation mode is counter

RH1L58 = CARRY(RH1_next_instruction_address[10] & (!RH1L56));


--NJ19L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F18|the_apex20k_lcell~COMBOUT at LC4_12_N1
--operation mode is normal

NJ19L3 = (CJ1L14 & HJ1_true_regA[25] & (!CJ1_rota1[2]) # !CJ1L14 & (HJ1_true_regA[17] # !CJ1_rota1[2])) & CASCADE(NJ20_cascout);

--NJ19_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F18|cascout at LC4_12_N1
--operation mode is normal

NJ19_cascout = (CJ1L14 & HJ1_true_regA[25] & (!CJ1_rota1[2]) # !CJ1L14 & (HJ1_true_regA[17] # !CJ1_rota1[2])) & CASCADE(NJ20_cascout);


--RH1_next_instruction_address[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[9] at LC4_8_P1
--operation mode is counter

RH1_next_instruction_address[9]_lut_out = RH1_next_instruction_address[9] $ (RH1L54);
RH1_next_instruction_address[9]_sload_eqn = (RH1L81 & UH1L53) # (!RH1L81 & RH1_next_instruction_address[9]_lut_out);
RH1_next_instruction_address[9] = DFFE(RH1_next_instruction_address[9]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[9]~191 at LC4_8_P1
--operation mode is counter

RH1L56 = CARRY(!RH1L54 # !RH1_next_instruction_address[9]);


--NJ17L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F16|the_apex20k_lcell~COMBOUT at LC7_2_P1
--operation mode is normal

NJ17L3 = (CJ1L14 & HJ1_true_regA[24] & (!CJ1_rota1[2]) # !CJ1L14 & (HJ1_true_regA[16] # !CJ1_rota1[2])) & CASCADE(NJ18_cascout);

--NJ17_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F16|cascout at LC7_2_P1
--operation mode is normal

NJ17_cascout = (CJ1L14 & HJ1_true_regA[24] & (!CJ1_rota1[2]) # !CJ1L14 & (HJ1_true_regA[16] # !CJ1_rota1[2])) & CASCADE(NJ18_cascout);


--RH1_next_instruction_address[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[8] at LC3_8_P1
--operation mode is counter

RH1_next_instruction_address[8]_lut_out = RH1_next_instruction_address[8] $ (!RH1L52);
RH1_next_instruction_address[8]_sload_eqn = (RH1L81 & UH1L52) # (!RH1L81 & RH1_next_instruction_address[8]_lut_out);
RH1_next_instruction_address[8] = DFFE(RH1_next_instruction_address[8]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[8]~194 at LC3_8_P1
--operation mode is counter

RH1L54 = CARRY(RH1_next_instruction_address[8] & (!RH1L52));


--NJ15L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F14|the_apex20k_lcell~COMBOUT at LC7_12_S1
--operation mode is normal

NJ15L3 = (CJ1L9 & (HJ1_true_regA[23] & !CJ1_rota0[3]) # !CJ1L9 & (HJ1_true_regA[31] # !CJ1_rota0[3])) & CASCADE(NJ16_cascout);

--NJ15_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F14|cascout at LC7_12_S1
--operation mode is normal

NJ15_cascout = (CJ1L9 & (HJ1_true_regA[23] & !CJ1_rota0[3]) # !CJ1L9 & (HJ1_true_regA[31] # !CJ1_rota0[3])) & CASCADE(NJ16_cascout);


--RH1_next_instruction_address[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[7] at LC2_8_P1
--operation mode is counter

RH1_next_instruction_address[7]_lut_out = RH1_next_instruction_address[7] $ (RH1L50);
RH1_next_instruction_address[7]_sload_eqn = (RH1L81 & UH1L51) # (!RH1L81 & RH1_next_instruction_address[7]_lut_out);
RH1_next_instruction_address[7] = DFFE(RH1_next_instruction_address[7]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[7]~197 at LC2_8_P1
--operation mode is counter

RH1L52 = CARRY(!RH1L50 # !RH1_next_instruction_address[7]);


--NJ13L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F12|the_apex20k_lcell~COMBOUT at LC8_15_P1
--operation mode is normal

NJ13L3 = (CJ1L9 & HJ1_true_regA[22] & (!CJ1_rota0[3]) # !CJ1L9 & (HJ1_true_regA[30] # !CJ1_rota0[3])) & CASCADE(NJ14_cascout);

--NJ13_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F12|cascout at LC8_15_P1
--operation mode is normal

NJ13_cascout = (CJ1L9 & HJ1_true_regA[22] & (!CJ1_rota0[3]) # !CJ1L9 & (HJ1_true_regA[30] # !CJ1_rota0[3])) & CASCADE(NJ14_cascout);


--RH1_next_instruction_address[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[6] at LC1_8_P1
--operation mode is counter

RH1_next_instruction_address[6]_lut_out = RH1_next_instruction_address[6] $ (!RH1L48);
RH1_next_instruction_address[6]_sload_eqn = (RH1L81 & UH1L50) # (!RH1L81 & RH1_next_instruction_address[6]_lut_out);
RH1_next_instruction_address[6] = DFFE(RH1_next_instruction_address[6]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[6]~200 at LC1_8_P1
--operation mode is counter

RH1L50 = CARRY(RH1_next_instruction_address[6] & (!RH1L48));


--KE14_q[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[17] at EC3_1_O1
KE14_q[17]_data_in = QJ1_alu_result[17];
KE14_q[17]_write_enable = PH1L6;
KE14_q[17]_clock_0 = GLOBAL(clk);
KE14_q[17]_clock_1 = GLOBAL(clk);
KE14_q[17]_clock_enable_1 = GH1L8;
KE14_q[17]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[17]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[17] = MEMORY_SEGMENT(KE14_q[17]_data_in, KE14_q[17]_write_enable, KE14_q[17]_clock_0, KE14_q[17]_clock_1, , , , KE14_q[17]_clock_enable_1, VCC, KE14_q[17]_write_address, KE14_q[17]_read_address);


--XJ1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[17]~817 at LC8_12_X1
--operation mode is normal

XJ1L18 = HH1_a_matches_dest2 & (KJ18_regout $ PJ18_regout) # !HH1_a_matches_dest2 & (KE14_q[17]);


--UH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~321 at LC2_9_P1
--operation mode is arithmetic

UH1L6 = BH1_instruction_1[10] $ RH1_next_instruction_address[17] $ UH1L9;

--UH1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~323 at LC2_9_P1
--operation mode is arithmetic

UH1L7 = CARRY(BH1_instruction_1[10] & !RH1_next_instruction_address[17] & !UH1L9 # !BH1_instruction_1[10] & (!UH1L9 # !RH1_next_instruction_address[17]));


--KE14_q[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[16] at EC4_1_O1
KE14_q[16]_data_in = QJ1_alu_result[16];
KE14_q[16]_write_enable = PH1L6;
KE14_q[16]_clock_0 = GLOBAL(clk);
KE14_q[16]_clock_1 = GLOBAL(clk);
KE14_q[16]_clock_enable_1 = GH1L8;
KE14_q[16]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[16]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[16] = MEMORY_SEGMENT(KE14_q[16]_data_in, KE14_q[16]_write_enable, KE14_q[16]_clock_0, KE14_q[16]_clock_1, , , , KE14_q[16]_clock_enable_1, VCC, KE14_q[16]_write_address, KE14_q[16]_read_address);


--XJ1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[16]~818 at LC8_1_O1
--operation mode is normal

XJ1L17 = HH1_a_matches_dest2 & (KJ17_regout $ PJ17_regout) # !HH1_a_matches_dest2 & (KE14_q[16]);


--UH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~325 at LC1_9_P1
--operation mode is arithmetic

UH1L8 = BH1_instruction_1[10] $ RH1_next_instruction_address[16] $ !UH1L11;

--UH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~327 at LC1_9_P1
--operation mode is arithmetic

UH1L9 = CARRY(BH1_instruction_1[10] & (RH1_next_instruction_address[16] # !UH1L11) # !BH1_instruction_1[10] & RH1_next_instruction_address[16] & !UH1L11);


--XJ1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[15]~819 at LC5_4_P1
--operation mode is normal

XJ1L16 = HH1_a_matches_dest2 & (KJ16_regout $ PJ16_regout) # !HH1_a_matches_dest2 & (KE14_q[15]);


--UH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~329 at LC10_7_P1
--operation mode is arithmetic

UH1L10 = BH1_instruction_1[10] $ RH1_next_instruction_address[15] $ UH1L13;

--UH1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~331 at LC10_7_P1
--operation mode is arithmetic

UH1L11 = CARRY(BH1_instruction_1[10] & !RH1_next_instruction_address[15] & !UH1L13 # !BH1_instruction_1[10] & (!UH1L13 # !RH1_next_instruction_address[15]));


--XJ1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[14]~820 at LC3_13_P1
--operation mode is normal

XJ1L15 = HH1_a_matches_dest2 & (KJ15_regout $ PJ15_regout) # !HH1_a_matches_dest2 & (KE14_q[14]);


--UH1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~333 at LC9_7_P1
--operation mode is arithmetic

UH1L12 = BH1_instruction_1[10] $ RH1_next_instruction_address[14] $ !UH1L15;

--UH1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~335 at LC9_7_P1
--operation mode is arithmetic

UH1L13 = CARRY(BH1_instruction_1[10] & (RH1_next_instruction_address[14] # !UH1L15) # !BH1_instruction_1[10] & RH1_next_instruction_address[14] & !UH1L15);


--XJ1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[13]~821 at LC10_12_P1
--operation mode is normal

XJ1L14 = HH1_a_matches_dest2 & (PJ14_regout $ KJ14_regout) # !HH1_a_matches_dest2 & (KE14_q[13]);


--UH1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~337 at LC8_7_P1
--operation mode is arithmetic

UH1L14 = BH1_instruction_1[10] $ RH1_next_instruction_address[13] $ UH1L17;

--UH1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~339 at LC8_7_P1
--operation mode is arithmetic

UH1L15 = CARRY(BH1_instruction_1[10] & !RH1_next_instruction_address[13] & !UH1L17 # !BH1_instruction_1[10] & (!UH1L17 # !RH1_next_instruction_address[13]));


--XJ1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[12]~822 at LC6_9_N1
--operation mode is normal

XJ1L13 = HH1_a_matches_dest2 & (PJ13_regout $ KJ13_regout) # !HH1_a_matches_dest2 & (KE14_q[12]);


--UH1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~341 at LC7_7_P1
--operation mode is arithmetic

UH1L16 = BH1_instruction_1[10] $ RH1_next_instruction_address[12] $ !UH1L19;

--UH1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~343 at LC7_7_P1
--operation mode is arithmetic

UH1L17 = CARRY(BH1_instruction_1[10] & (RH1_next_instruction_address[12] # !UH1L19) # !BH1_instruction_1[10] & RH1_next_instruction_address[12] & !UH1L19);


--XJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[11]~823 at LC8_9_N1
--operation mode is normal

XJ1L12 = HH1_a_matches_dest2 & (PJ12_regout $ KJ12_regout) # !HH1_a_matches_dest2 & (KE14_q[11]);


--UH1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~345 at LC6_7_P1
--operation mode is arithmetic

UH1L18 = BH1_instruction_1[10] $ RH1_next_instruction_address[11] $ UH1L21;

--UH1L19 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~347 at LC6_7_P1
--operation mode is arithmetic

UH1L19 = CARRY(BH1_instruction_1[10] & !RH1_next_instruction_address[11] & !UH1L21 # !BH1_instruction_1[10] & (!UH1L21 # !RH1_next_instruction_address[11]));


--XJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[10]~824 at LC6_3_N1
--operation mode is normal

XJ1L11 = HH1_a_matches_dest2 & (KJ11_regout $ PJ11_regout) # !HH1_a_matches_dest2 & (KE14_q[10]);


--UH1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~349 at LC5_7_P1
--operation mode is arithmetic

UH1L20 = BH1_instruction_1[10] $ RH1_next_instruction_address[10] $ !UH1L23;

--UH1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~351 at LC5_7_P1
--operation mode is arithmetic

UH1L21 = CARRY(BH1_instruction_1[10] & (RH1_next_instruction_address[10] # !UH1L23) # !BH1_instruction_1[10] & RH1_next_instruction_address[10] & !UH1L23);


--XJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[9]~825 at LC10_11_N1
--operation mode is normal

XJ1L10 = HH1_a_matches_dest2 & (PJ10_regout $ KJ10_regout) # !HH1_a_matches_dest2 & KE14_q[9];


--UH1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~353 at LC4_7_P1
--operation mode is arithmetic

UH1L22 = BH1_instruction_1[9] $ RH1_next_instruction_address[9] $ UH1L25;

--UH1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~355 at LC4_7_P1
--operation mode is arithmetic

UH1L23 = CARRY(BH1_instruction_1[9] & !RH1_next_instruction_address[9] & !UH1L25 # !BH1_instruction_1[9] & (!UH1L25 # !RH1_next_instruction_address[9]));


--XJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[8]~826 at LC2_3_P1
--operation mode is normal

XJ1L9 = HH1_a_matches_dest2 & (KJ9_regout $ PJ9_regout) # !HH1_a_matches_dest2 & (KE14_q[8]);


--UH1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~357 at LC3_7_P1
--operation mode is arithmetic

UH1L24 = BH1_instruction_1[8] $ RH1_next_instruction_address[8] $ !UH1L27;

--UH1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~359 at LC3_7_P1
--operation mode is arithmetic

UH1L25 = CARRY(BH1_instruction_1[8] & (RH1_next_instruction_address[8] # !UH1L27) # !BH1_instruction_1[8] & RH1_next_instruction_address[8] & !UH1L27);


--XJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[7]~827 at LC1_6_S1
--operation mode is normal

XJ1L8 = HH1_a_matches_dest2 & (KJ8_regout $ PJ8_regout) # !HH1_a_matches_dest2 & (KE14_q[7]);


--UH1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~361 at LC2_7_P1
--operation mode is arithmetic

UH1L26 = BH1_instruction_1[7] $ RH1_next_instruction_address[7] $ UH1L29;

--UH1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~363 at LC2_7_P1
--operation mode is arithmetic

UH1L27 = CARRY(BH1_instruction_1[7] & !RH1_next_instruction_address[7] & !UH1L29 # !BH1_instruction_1[7] & (!UH1L29 # !RH1_next_instruction_address[7]));


--XJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[6]~828 at LC7_14_P1
--operation mode is normal

XJ1L7 = HH1_a_matches_dest2 & (PJ7_regout $ KJ7_regout) # !HH1_a_matches_dest2 & KE14_q[6];


--UH1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~365 at LC1_7_P1
--operation mode is arithmetic

UH1L28 = BH1_instruction_1[6] $ RH1_next_instruction_address[6] $ !UH1L31;

--UH1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~367 at LC1_7_P1
--operation mode is arithmetic

UH1L29 = CARRY(BH1_instruction_1[6] & (RH1_next_instruction_address[6] # !UH1L31) # !BH1_instruction_1[6] & RH1_next_instruction_address[6] & !UH1L31);


--XJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[5]~829 at LC5_11_P1
--operation mode is normal

XJ1L6 = HH1_a_matches_dest2 & (KJ6_regout $ PJ6_regout) # !HH1_a_matches_dest2 & (KE14_q[5]);


--UH1L30 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~369 at LC10_5_P1
--operation mode is arithmetic

UH1L30 = BH1_instruction_1[5] $ RH1_next_instruction_address[5] $ UH1L33;

--UH1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~371 at LC10_5_P1
--operation mode is arithmetic

UH1L31 = CARRY(BH1_instruction_1[5] & !RH1_next_instruction_address[5] & !UH1L33 # !BH1_instruction_1[5] & (!UH1L33 # !RH1_next_instruction_address[5]));


--XJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[4]~830 at LC2_2_S1
--operation mode is normal

XJ1L5 = HH1_a_matches_dest2 & (KJ5_regout $ PJ5_regout) # !HH1_a_matches_dest2 & KE14_q[4];


--UH1L32 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~373 at LC9_5_P1
--operation mode is arithmetic

UH1L32 = BH1_instruction_1[4] $ RH1_next_instruction_address[4] $ !UH1L35;

--UH1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~375 at LC9_5_P1
--operation mode is arithmetic

UH1L33 = CARRY(BH1_instruction_1[4] & (RH1_next_instruction_address[4] # !UH1L35) # !BH1_instruction_1[4] & RH1_next_instruction_address[4] & !UH1L35);


--XJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[3]~831 at LC2_7_S1
--operation mode is normal

XJ1L4 = HH1_a_matches_dest2 & (KJ4_regout $ PJ4_regout) # !HH1_a_matches_dest2 & (KE14_q[3]);


--UH1L34 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~377 at LC8_5_P1
--operation mode is arithmetic

UH1L34 = BH1_instruction_1[3] $ RH1_next_instruction_address[3] $ UH1L37;

--UH1L35 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~379 at LC8_5_P1
--operation mode is arithmetic

UH1L35 = CARRY(BH1_instruction_1[3] & !RH1_next_instruction_address[3] & !UH1L37 # !BH1_instruction_1[3] & (!UH1L37 # !RH1_next_instruction_address[3]));


--XJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[2]~832 at LC8_3_S1
--operation mode is normal

XJ1L3 = HH1_a_matches_dest2 & (PJ3_regout $ KJ3_regout) # !HH1_a_matches_dest2 & (KE14_q[2]);


--UH1L36 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~381 at LC7_5_P1
--operation mode is arithmetic

UH1L36 = BH1_instruction_1[2] $ RH1_next_instruction_address[2] $ !UH1L39;

--UH1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~383 at LC7_5_P1
--operation mode is arithmetic

UH1L37 = CARRY(BH1_instruction_1[2] & (RH1_next_instruction_address[2] # !UH1L39) # !BH1_instruction_1[2] & RH1_next_instruction_address[2] & !UH1L39);


--XJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[1]~833 at LC9_1_S1
--operation mode is normal

XJ1L2 = HH1_a_matches_dest2 & (PJ2_regout $ KJ2_regout) # !HH1_a_matches_dest2 & (KE14_q[1]);


--UH1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~385 at LC6_5_P1
--operation mode is arithmetic

UH1L38 = BH1_instruction_1[1] $ RH1_next_instruction_address[1] $ UH1L41;

--UH1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~387 at LC6_5_P1
--operation mode is arithmetic

UH1L39 = CARRY(BH1_instruction_1[1] & !RH1_next_instruction_address[1] & !UH1L41 # !BH1_instruction_1[1] & (!UH1L41 # !RH1_next_instruction_address[1]));


--XJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[0]~834 at LC7_4_S1
--operation mode is normal

XJ1L1 = HH1_a_matches_dest2 & (PJ1_regout $ KJ1_regout) # !HH1_a_matches_dest2 & (KE14_q[0]);


--UH1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~389 at LC5_5_P1
--operation mode is arithmetic

UH1L40 = BH1_instruction_1[0] $ RH1_next_instruction_address[0];

--UH1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~391 at LC5_5_P1
--operation mode is arithmetic

UH1L41 = CARRY(BH1_instruction_1[0] & RH1_next_instruction_address[0]);


--AD1L3 is dual_processor:inst|opto_data_s1_arbitrator:the_opto_data_s1|Equal~64 at LC8_1_G1
--operation mode is normal

AD1L3 = TJ1_dc_address[10] & TJ1_dc_address[11] & AD1L1 & BC1L420;


--ZC1L1 is dual_processor:inst|opto_data:the_opto_data|always1~21 at LC5_13_R1
--operation mode is normal

ZC1L1 = !TJ1_dc_address[2] & !TJ1_dc_address[3] & KD1L2 & AD1L3;


--ZC1L2 is dual_processor:inst|opto_data:the_opto_data|always2~11 at LC4_13_R1
--operation mode is normal

ZC1L2 = TJ1_dc_address[2] & !TJ1_dc_address[3] & KD1L2 & AD1L3;


--XJ1_op_a[30] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[30] at LC2_13_U1
--operation mode is normal

XJ1_op_a[30]_lut_out = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & HJ1L40 # !HH1_a_matches_dest2 & (KE14_q[30]));
XJ1_op_a[30] = DFFE(XJ1_op_a[30]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[29] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[29] at LC9_1_Q1
--operation mode is normal

XJ1_op_a[29]_lut_out = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & (HJ1L39) # !HH1_a_matches_dest2 & KE14_q[29]);
XJ1_op_a[29] = DFFE(XJ1_op_a[29]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[28] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[28] at LC3_1_Q1
--operation mode is normal

XJ1_op_a[28]_lut_out = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & HJ1L38 # !HH1_a_matches_dest2 & (KE14_q[28]));
XJ1_op_a[28] = DFFE(XJ1_op_a[28]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[27] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[27] at LC5_1_Q1
--operation mode is normal

XJ1_op_a[27]_lut_out = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & (HJ1L37) # !HH1_a_matches_dest2 & KE14_q[27]);
XJ1_op_a[27] = DFFE(XJ1_op_a[27]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[26] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[26] at LC8_1_Q1
--operation mode is normal

XJ1_op_a[26]_lut_out = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & (HJ1L36) # !HH1_a_matches_dest2 & KE14_q[26]);
XJ1_op_a[26] = DFFE(XJ1_op_a[26]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[25] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[25] at LC3_6_W1
--operation mode is normal

XJ1_op_a[25]_lut_out = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & (HJ1L35) # !HH1_a_matches_dest2 & KE14_q[25]);
XJ1_op_a[25] = DFFE(XJ1_op_a[25]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[24] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[24] at LC6_2_S1
--operation mode is normal

XJ1_op_a[24]_lut_out = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & HJ1L34 # !HH1_a_matches_dest2 & (KE14_q[24]));
XJ1_op_a[24] = DFFE(XJ1_op_a[24]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[23] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[23] at LC3_8_N1
--operation mode is normal

XJ1_op_a[23]_lut_out = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & (QJ1_alu_result[23]) # !HH1_a_matches_dest2 & KE14_q[23]);
XJ1_op_a[23] = DFFE(XJ1_op_a[23]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[22] at LC10_14_W1
--operation mode is normal

XJ1_op_a[22]_lut_out = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[22] # !HH1_a_matches_dest2 & (KE14_q[22]));
XJ1_op_a[22] = DFFE(XJ1_op_a[22]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[21] at LC8_16_P1
--operation mode is normal

XJ1_op_a[21]_lut_out = XJ1L77 # JH1_p2_do_save_return_address & MH1_next_instruction_address_2[21];
XJ1_op_a[21] = DFFE(XJ1_op_a[21]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[20] at LC4_10_O1
--operation mode is normal

XJ1_op_a[20]_lut_out = XJ1L76 # JH1_p2_do_save_return_address & MH1_next_instruction_address_2[20];
XJ1_op_a[20] = DFFE(XJ1_op_a[20]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[19] at LC7_12_O1
--operation mode is normal

XJ1_op_a[19]_lut_out = XJ1L75 # MH1_next_instruction_address_2[19] & JH1_p2_do_save_return_address;
XJ1_op_a[19] = DFFE(XJ1_op_a[19]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[18] at LC7_16_O1
--operation mode is normal

XJ1_op_a[18]_lut_out = XJ1L74 # JH1_p2_do_save_return_address & MH1_next_instruction_address_2[18];
XJ1_op_a[18] = DFFE(XJ1_op_a[18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[17] at LC6_2_X1
--operation mode is normal

XJ1_op_a[17]_lut_out = XJ1L73 # JH1_p2_do_save_return_address & MH1_next_instruction_address_2[17];
XJ1_op_a[17] = DFFE(XJ1_op_a[17]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1_op_a[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[16] at LC5_1_O1
--operation mode is normal

XJ1_op_a[16]_lut_out = XJ1L72 # JH1_p2_do_save_return_address & MH1_next_instruction_address_2[16];
XJ1_op_a[16] = DFFE(XJ1_op_a[16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--inst36 is inst36 at LC5_13_O2
--operation mode is normal

inst36 = QC1_data_out[5] # VD1L78;


--VD1_internal_counter[15] is dual_processor:inst|watchdog:the_watchdog|internal_counter[15] at LC9_8_M2
--operation mode is counter

VD1_internal_counter[15]_lut_out = VD1_internal_counter[15] $ !VD1L53;
VD1_internal_counter[15]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[15]_lut_out);
VD1_internal_counter[15] = DFFE(VD1_internal_counter[15]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L55 is dual_processor:inst|watchdog:the_watchdog|internal_counter[15]~961 at LC9_8_M2
--operation mode is counter

VD1L55 = CARRY(VD1_internal_counter[15] & !VD1L53);


--VD1_force_reload is dual_processor:inst|watchdog:the_watchdog|force_reload at LC4_12_M1
--operation mode is normal

VD1_force_reload_lut_out = !TJ1_dc_address[4] & (TJ1_dc_address[3] & VD1L76);
VD1_force_reload = DFFE(VD1_force_reload_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VD1_counter_is_running is dual_processor:inst|watchdog:the_watchdog|counter_is_running at LC1_12_M1
--operation mode is normal

VD1_counter_is_running_lut_out = VD1_counter_is_running # VD1L3 & XJ1_op_a[2] & VD1L76;
VD1_counter_is_running = DFFE(VD1_counter_is_running_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VD1L8 is dual_processor:inst|watchdog:the_watchdog|always0~0 at LC9_12_M1
--operation mode is normal

VD1L8 = VD1_counter_is_running # VD1_force_reload;


--VD1L9 is dual_processor:inst|watchdog:the_watchdog|always0~1 at LC5_9_M2
--operation mode is normal

VD1L9 = VD1_force_reload # VD1L17 & VD1L14 & VD1L18;


--FJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~85 at LC4_6_W1
--operation mode is arithmetic

FJ1L1 = MH1_shiftValue[0];

--FJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~87 at LC4_6_W1
--operation mode is arithmetic

FJ1L2 = CARRY(!MH1_shiftValue[0]);


--MH1_shiftValue[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|shiftValue[0] at LC9_4_W1
--operation mode is normal

MH1_shiftValue[0]_lut_out = AK2_combout;
MH1_shiftValue[0] = DFFE(MH1_shiftValue[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p3_is_right_shift is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_is_right_shift at LC4_4_Z1
--operation mode is normal

JH1_p3_is_right_shift_lut_out = BH1_instruction_2[13] & !BH1_instruction_2[12] & JH1L124;
JH1_p3_is_right_shift = DFFE(JH1_p3_is_right_shift_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|true_shiftValue[0]~115 at LC4_5_W1
--operation mode is normal

FJ1L12 = JH1_p3_is_right_shift & (FJ1L1) # !JH1_p3_is_right_shift & (MH1_shiftValue[0]);


--JH1_p3_is_left_shift is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_is_left_shift at LC6_4_Z1
--operation mode is normal

JH1_p3_is_left_shift_lut_out = BH1_instruction_2[11] & !BH1_instruction_2[13] & BH1_instruction_2[12] & JH1L124;
JH1_p3_is_left_shift = DFFE(JH1_p3_is_left_shift_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FH1_do_override_op_b is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|do_override_op_b at LC10_15_Y1
--operation mode is normal

FH1_do_override_op_b_lut_out = !XH1_subinstruction[5] & !XH1_subinstruction[4] & KE16_q[3] & KH1L27;
FH1_do_override_op_b = DFFE(FH1_do_override_op_b_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HH1_a_matches_dest1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|a_matches_dest1 at LC5_8_T1
--operation mode is normal

HH1_a_matches_dest1_lut_out = HH1L10;
HH1_a_matches_dest1 = DFFE(HH1_a_matches_dest1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_instruction_2[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[13] at LC7_5_O1
--operation mode is normal

BH1_instruction_2[13]_lut_out = BH1_instruction_1[13];
BH1_instruction_2[13] = DFFE(BH1_instruction_2[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_instruction_2[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[12] at LC3_3_Z1
--operation mode is normal

BH1_instruction_2[12]_lut_out = BH1_instruction_1[12];
BH1_instruction_2[12] = DFFE(BH1_instruction_2[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_instruction_2[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[14] at LC6_11_Z1
--operation mode is normal

BH1_instruction_2[14]_lut_out = BH1_instruction_1[14];
BH1_instruction_2[14] = DFFE(BH1_instruction_2[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_instruction_2[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[15] at LC9_11_Z1
--operation mode is normal

BH1_instruction_2[15]_lut_out = BH1_instruction_1[15];
BH1_instruction_2[15] = DFFE(BH1_instruction_2[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1L116 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_force_carryin~78 at LC7_11_Z1
--operation mode is normal

JH1L116 = !BH1_instruction_2[15] & BH1_instruction_2[12] & BH1_instruction_2[14] & BH1_instruction_2[13];


--BH1_instruction_2[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[8] at LC9_14_Z1
--operation mode is normal

BH1_instruction_2[8]_lut_out = BH1_instruction_1[8];
BH1_instruction_2[8] = DFFE(BH1_instruction_2[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_instruction_2[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[9] at LC2_13_Z1
--operation mode is normal

BH1_instruction_2[9]_lut_out = BH1_instruction_1[9];
BH1_instruction_2[9] = DFFE(BH1_instruction_2[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1L117 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_force_carryin~79 at LC7_10_Z1
--operation mode is normal

JH1L117 = !BH1_instruction_2[9] & !BH1_instruction_2[8] & JH1L116;


--BH1_instruction_2[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[10] at LC10_7_Z1
--operation mode is normal

BH1_instruction_2[10]_lut_out = BH1_instruction_1[10];
BH1_instruction_2[10] = DFFE(BH1_instruction_2[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_instruction_2[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[11] at LC2_2_Z1
--operation mode is normal

BH1_instruction_2[11]_lut_out = BH1_instruction_1[11];
BH1_instruction_2[11] = DFFE(BH1_instruction_2[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1L139 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_sel_dynamic_ext~266 at LC3_1_Z1
--operation mode is normal

JH1L139 = !BH1_instruction_2[11] & BH1_instruction_2[10] & JH1L117;


--BH1_instruction_2[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[5] at LC10_6_Z1
--operation mode is normal

BH1_instruction_2[5]_lut_out = BH1_instruction_1[5];
BH1_instruction_2[5] = DFFE(BH1_instruction_2[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_instruction_2[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[6] at LC1_14_Z1
--operation mode is normal

BH1_instruction_2[6]_lut_out = BH1_instruction_1[6];
BH1_instruction_2[6] = DFFE(BH1_instruction_2[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1L95 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iABS~52 at LC3_14_Z1
--operation mode is normal

JH1L95 = BH1_instruction_2[10] & JH1L116 & BH1_instruction_2[11];


--JH1L140 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_sel_dynamic_ext~267 at LC10_13_Z1
--operation mode is normal

JH1L140 = BH1_instruction_2[9] & JH1L95 & !BH1_instruction_2[8] & BH1_instruction_2[6];


--BH1_instruction_2[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[7] at LC2_5_Z1
--operation mode is normal

BH1_instruction_2[7]_lut_out = BH1_instruction_1[7];
BH1_instruction_2[7] = DFFE(BH1_instruction_2[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1L138 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_sel_dynamic_ext16~36 at LC3_2_Z1
--operation mode is normal

JH1L138 = BH1_instruction_2[7] & (JH1L139) # !BH1_instruction_2[7] & BH1_instruction_2[5] & (JH1L140);


--JH1L141 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_sel_dynamic_ext~268 at LC4_2_Z1
--operation mode is normal

JH1L141 = BH1_instruction_2[14] & !BH1_instruction_2[12] & BH1_instruction_2[11] & !BH1_instruction_2[15];


--JH1L142 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_sel_dynamic_ext~269 at LC10_2_Z1
--operation mode is normal

JH1L142 = JH1L141 & (BH1_instruction_2[10] $ BH1_instruction_2[13]);


--FJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~89 at LC6_6_W1
--operation mode is arithmetic

FJ1L3 = MH1_shiftValue[2] $ FJ1L6;

--FJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~91 at LC6_6_W1
--operation mode is arithmetic

FJ1L4 = CARRY(!MH1_shiftValue[2] & !FJ1L6);


--MH1_shiftValue[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|shiftValue[2] at LC8_7_Y1
--operation mode is normal

MH1_shiftValue[2]_lut_out = AK6_combout;
MH1_shiftValue[2] = DFFE(MH1_shiftValue[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FJ1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|true_shiftValue[2]~116 at LC2_6_W1
--operation mode is normal

FJ1L14 = JH1_p3_is_right_shift & FJ1L3 # !JH1_p3_is_right_shift & (MH1_shiftValue[2]);


--FJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~93 at LC5_6_W1
--operation mode is arithmetic

FJ1L5 = MH1_shiftValue[1] $ (!FJ1L2);

--FJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~95 at LC5_6_W1
--operation mode is arithmetic

FJ1L6 = CARRY(MH1_shiftValue[1] # !FJ1L2);


--MH1_shiftValue[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|shiftValue[1] at LC10_5_W1
--operation mode is normal

MH1_shiftValue[1]_lut_out = AK4_combout;
MH1_shiftValue[1] = DFFE(MH1_shiftValue[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FJ1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|true_shiftValue[1]~117 at LC3_5_W1
--operation mode is normal

FJ1L13 = JH1_p3_is_right_shift & (FJ1L5) # !JH1_p3_is_right_shift & MH1_shiftValue[1];


--EJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|Equal~566 at LC2_3_O1
--operation mode is normal

EJ1L1 = FJ1L13 # FJ1L14 # FJ1L12;


--FH1_op_b_lo_from_zero is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|op_b_lo_from_zero at LC6_10_Y1
--operation mode is normal

FH1_op_b_lo_from_zero_lut_out = JH1_p1_do_iMOVHI # JH1_p1_op_b_from_2Ei5 & BH1_instruction_1[9];
FH1_op_b_lo_from_zero = DFFE(FH1_op_b_lo_from_zero_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--YJ1_sel_override_lo is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|sel_override_lo at LC10_10_Y1
--operation mode is normal

YJ1_sel_override_lo = FH1_do_override_op_b # FH1_op_b_lo_from_zero;


--YJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|sel_const_lo~20 at LC3_10_Y1
--operation mode is normal

YJ1L3 = !FH1_do_override_op_b & !JH1_op_is_trap_delayed_for_use_fresh_cwp_2 & (FH1_op_b_lo_from_zero # !FH1_op_b_from_reg_really);


--HH1_b_matches_dest1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|b_matches_dest1 at LC1_8_W1
--operation mode is normal

HH1_b_matches_dest1_lut_out = HH1L18;
HH1_b_matches_dest1 = DFFE(HH1_b_matches_dest1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--EJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|overridden_opB[1]~292 at LC2_5_W1
--operation mode is normal

EJ1L4 = FJ1L14 # JH1_p3_is_right_shift & (FJ1L5) # !JH1_p3_is_right_shift & MH1_shiftValue[1];


--JH1_p2_do_byterot_1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_byterot_1 at LC10_12_W1
--operation mode is normal

JH1_p2_do_byterot_1_lut_out = KE16_q[0];
JH1_p2_do_byterot_1 = DFFE(JH1_p2_do_byterot_1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~97 at LC7_6_W1
--operation mode is arithmetic

FJ1L7 = MH1_shiftValue[3] $ (!FJ1L4);

--FJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~99 at LC7_6_W1
--operation mode is arithmetic

FJ1L8 = CARRY(MH1_shiftValue[3] # !FJ1L4);


--MH1_shiftValue[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|shiftValue[3] at LC9_5_W1
--operation mode is normal

MH1_shiftValue[3]_lut_out = AK8_combout;
MH1_shiftValue[3] = DFFE(MH1_shiftValue[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FJ1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|true_shiftValue[3]~118 at LC10_11_W1
--operation mode is normal

FJ1L15 = JH1_p3_is_right_shift & (FJ1L7) # !JH1_p3_is_right_shift & MH1_shiftValue[3];


--FJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~101 at LC8_6_W1
--operation mode is arithmetic

FJ1L9 = MH1_shiftValue[4] $ (FJ1L8);

--FJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~103 at LC8_6_W1
--operation mode is arithmetic

FJ1L10 = CARRY(!MH1_shiftValue[4] & (!FJ1L8));


--MH1_shiftValue[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|shiftValue[4] at LC10_2_G1
--operation mode is normal

MH1_shiftValue[4]_lut_out = AK10_combout;
MH1_shiftValue[4] = DFFE(MH1_shiftValue[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--MH1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byte_zero[3]~459 at LC4_11_W1
--operation mode is normal

MH1L50 = FJ1L15 # JH1_p3_is_right_shift & (FJ1L9) # !JH1_p3_is_right_shift & MH1_shiftValue[4];


--JH1_p2_op_is_MOVHI is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_op_is_MOVHI at LC8_1_W1
--operation mode is normal

JH1_p2_op_is_MOVHI_lut_out = JH1_p1_do_iMOVHI;
JH1_p2_op_is_MOVHI = DFFE(JH1_p2_op_is_MOVHI_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p2_do_iTRAP_n is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_iTRAP_n at LC4_6_Z1
--operation mode is normal

JH1_p2_do_iTRAP_n_lut_out = JH1L109 & !XH1_subinstruction[1] & !XH1_subinstruction[0];
JH1_p2_do_iTRAP_n = DFFE(JH1_p2_do_iTRAP_n_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p2_byterot_F_control is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_byterot_F_control at LC3_1_W1
--operation mode is normal

JH1_p2_byterot_F_control_lut_out = KE16_q[7];
JH1_p2_byterot_F_control = DFFE(JH1_p2_byterot_F_control_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--MH1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byterot_sel_hi16[3]~129 at LC10_1_W1
--operation mode is normal

MH1L52 = !JH1_p2_byterot_F_control & !JH1_p2_op_is_MOVHI & !JH1_p2_do_iTRAP_n;


--JH1L96 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iABS~53 at LC8_13_Z1
--operation mode is normal

JH1L96 = !BH1_instruction_2[9] & (!BH1_instruction_2[8] & JH1L95);


--MH1_byterot_sel_hi16[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byterot_sel_hi16[1] at LC4_2_W1
--operation mode is normal

MH1_byterot_sel_hi16[1]_lut_out = FH1_do_override_op_b & MH1L55 # !MH1L52;
MH1_byterot_sel_hi16[1] = DFFE(MH1_byterot_sel_hi16[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--CJ1_rota3[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota3[0] at LC7_1_W1
--operation mode is normal

CJ1_rota3[0] = MH1_byterot_sel_hi16[1] # !JJ1L2 & JH1_p3_sel_dynamic_ext8 & !JJ1L1;


--MH1_byterot_sel_hi16[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byterot_sel_hi16[2] at LC9_2_W1
--operation mode is normal

MH1_byterot_sel_hi16[2]_lut_out = JH1_p2_op_is_MOVHI # JH1_p2_do_iTRAP_n # JH1_p2_byterot_F_control # !MH1L51;
MH1_byterot_sel_hi16[2] = DFFE(MH1_byterot_sel_hi16[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--CJ1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota3[1]~351 at LC5_12_W1
--operation mode is normal

CJ1L22 = MH1_byterot_sel_hi16[2] # !JJ1L2 & CJ1L21;


--NJ63L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F62|the_apex20k_lcell~COMBOUT at LC8_1_K1
--operation mode is normal

NJ63L3 = (CJ1_rota3[2] & HJ1_true_regA[23] & (!CJ1L29) # !CJ1_rota3[2] & (HJ1_true_regA[31] # !CJ1L29)) & CASCADE(NJ64_cascout);

--NJ63_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F62|cascout at LC8_1_K1
--operation mode is normal

NJ63_cascout = (CJ1_rota3[2] & HJ1_true_regA[23] & (!CJ1L29) # !CJ1_rota3[2] & (HJ1_true_regA[31] # !CJ1L29)) & CASCADE(NJ64_cascout);


--MH1_byte_complement[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_complement[3] at LC10_15_W1
--operation mode is normal

MH1_byte_complement[3]_lut_out = FH1_do_override_op_b & !FJ1L11 & JH1_p3_is_right_shift # !MH1L45;
MH1_byte_complement[3] = DFFE(MH1_byte_complement[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--MH1_byte_zero[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_zero[3] at LC10_2_W1
--operation mode is normal

MH1_byte_zero[3]_lut_out = FH1_do_override_op_b & (!FJ1L15 # !FJ1L16) # !MH1L49;
MH1_byte_zero[3] = DFFE(MH1_byte_zero[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AK31_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC30|regout at LC10_7_G1
--operation mode is normal

AK31_regout_lut_out = (!YJ1_sel_override_hi & (FH1_const[15] # !YJ1L2)) & CASCADE(ZJ31_cascout);
AK31_regout = DFFE(AK31_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7145 at LC10_1_I1
--operation mode is normal

JJ1L37 = WJ1_do_fwd_b_alu & (PJ32_regout $ KJ32_regout) # !WJ1_do_fwd_b_alu & (AK31_regout);


--JJ1_true_regB[31] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[31] at LC10_12_J2
--operation mode is normal

JJ1_true_regB[31] = MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L37);


--KJ31_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_30|regout at LC5_15_S1
--operation mode is counter

KJ31_regout_lut_out = JJ1_true_regB[30] $ HJ1_true_regA[30] $ KJ30_cout;
KJ31_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[30]) # (!GJ1L1 & KJ31_regout_lut_out);
KJ31_regout_reg_input = KJ31_regout_sload_eqn & !EH1L6;
KJ31_regout = DFFE(KJ31_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ31_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_30|cout at LC5_15_S1
--operation mode is counter

KJ31_cout = CARRY(JJ1_true_regB[30] & !HJ1_true_regA[30] & !KJ30_cout # !JJ1_true_regB[30] & (!KJ30_cout # !HJ1_true_regA[30]));


--KE14_q[31] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[31] at EC3_1_U2
KE14_q[31]_data_in = HJ1L41;
KE14_q[31]_write_enable = PH1L6;
KE14_q[31]_clock_0 = GLOBAL(clk);
KE14_q[31]_clock_1 = GLOBAL(clk);
KE14_q[31]_clock_enable_1 = GH1L8;
KE14_q[31]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[31]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[31] = MEMORY_SEGMENT(KE14_q[31]_data_in, KE14_q[31]_write_enable, KE14_q[31]_clock_0, KE14_q[31]_clock_1, , , , KE14_q[31]_clock_enable_1, VCC, KE14_q[31]_write_address, KE14_q[31]_read_address);


--MH1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byterot_sel_lo16~226 at LC3_11_W1
--operation mode is normal

MH1L54 = MH1_shiftValue[4] & !JH1_p3_is_right_shift & MH1_shiftValue[3];


--MH1L55 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byterot_sel_lo16~227 at LC6_11_W1
--operation mode is normal

MH1L55 = MH1L54 # JH1_p3_is_right_shift & FJ1L7 & FJ1L9;


--JH1L137 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_sel_dynamic_ext8~66 at LC9_2_Z1
--operation mode is normal

JH1L137 = !BH1_instruction_2[7] & (JH1L139 # !BH1_instruction_2[5] & JH1L140);


--BJ1_shiftresult[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[16] at LC2_16_Q1
--operation mode is normal

BJ1_shiftresult[16]_lut_out = !BJ1L50;
BJ1_shiftresult[16] = DFFE(BJ1_shiftresult[16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_shiftresult[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[17] at LC4_15_X1
--operation mode is normal

BJ1_shiftresult[17]_lut_out = !BJ1L53;
BJ1_shiftresult[17] = DFFE(BJ1_shiftresult[17]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3609 at LC9_16_Q1
--operation mode is normal

HJ1L59 = BJ1_sel_rot1 & BJ1_shiftresult[16] # !BJ1_sel_rot1 & (BJ1_shiftresult[17]) # !BJ1_shift_cycle_2;


--HJ1_true_regA[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[17] at LC5_2_X1
--operation mode is normal

HJ1_true_regA[17] = HJ1L59 & (WJ1_do_fwd_a_alu & QJ1_alu_result[17] # !WJ1_do_fwd_a_alu & (XJ1_op_a[17]));


--BJ1_shiftresult[24] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[24] at LC6_4_Q1
--operation mode is normal

BJ1_shiftresult[24]_lut_out = !BJ1L74;
BJ1_shiftresult[24] = DFFE(BJ1_shiftresult[24]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_shiftresult[25] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[25] at LC7_6_Q1
--operation mode is normal

BJ1_shiftresult[25]_lut_out = !BJ1L77;
BJ1_shiftresult[25] = DFFE(BJ1_shiftresult[25]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3610 at LC2_5_Q1
--operation mode is normal

HJ1L60 = BJ1_sel_rot1 & (BJ1_shiftresult[24]) # !BJ1_sel_rot1 & BJ1_shiftresult[25] # !BJ1_shift_cycle_2;


--PJ26_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC25|regout at LC8_9_K1
--operation mode is normal

PJ26_regout_lut_out = (CJ1_rota3[0] & (HJ1_true_regA[1] & !CJ1L22) # !CJ1_rota3[0] & (HJ1_true_regA[9] # !CJ1L22)) & CASCADE(NJ51_cascout);
PJ26_regout = DFFE(PJ26_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ26_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_25|regout at LC10_13_S1
--operation mode is counter

KJ26_regout_lut_out = JJ1_true_regB[25] $ HJ1_true_regA[25] $ !KJ25_cout;
KJ26_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[25]) # (!GJ1L1 & KJ26_regout_lut_out);
KJ26_regout_reg_input = KJ26_regout_sload_eqn & !EH1L6;
KJ26_regout = DFFE(KJ26_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ26_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_25|cout at LC10_13_S1
--operation mode is counter

KJ26_cout = CARRY(JJ1_true_regB[25] & (HJ1_true_regA[25] # !KJ25_cout) # !JJ1_true_regB[25] & HJ1_true_regA[25] & !KJ25_cout);


--HJ1L35 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~25 at LC8_7_W1
--operation mode is normal

HJ1L35 = KJ26_regout $ PJ26_regout;


--HJ1_true_regA[25] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[25] at LC7_7_W1
--operation mode is normal

HJ1_true_regA[25] = HJ1L60 & (WJ1_do_fwd_a_alu & HJ1L35 # !WJ1_do_fwd_a_alu & (XJ1_op_a[25]));


--MH1_byterot_sel_lo16[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byterot_sel_lo16[2] at LC8_2_W1
--operation mode is normal

MH1_byterot_sel_lo16[2]_lut_out = JH1_p2_do_iTRAP_n # JH1_p2_byterot_F_control # !MH1L51;
MH1_byterot_sel_lo16[2] = DFFE(MH1_byterot_sel_lo16[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--CJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota0[2]~350 at LC6_12_W1
--operation mode is normal

CJ1L8 = JJ1L1 & (JH1_p3_sel_dynamic_ext16) # !JJ1L1 & JH1_p3_sel_dynamic_ext;


--CJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota0[2]~351 at LC7_5_W1
--operation mode is normal

CJ1L9 = MH1_byterot_sel_lo16[2] # JJ1L2 & (CJ1L8);


--CJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|dynamic_ext_byte0[3]~289 at LC1_4_W1
--operation mode is normal

CJ1L2 = AK2_regout & (!WJ1_do_fwd_b_alu & AK4_regout);


--CJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|dynamic_ext_byte0[3]~290 at LC10_4_W1
--operation mode is normal

CJ1L3 = CJ1L2 # QJ1_alu_result[1] & QJ1_alu_result[0] & WJ1_do_fwd_b_alu;


--CJ1_rota0[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota0[3] at LC1_1_W1
--operation mode is normal

CJ1_rota0[3] = MH1_byterot_sel_lo16[3] # JH1_p3_sel_dynamic_ext8 & CJ1L3;


--NJ4L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F3|the_apex20k_lcell~COMBOUT at LC6_1_V1
--operation mode is normal

NJ4L3 = (JH1_p3_sel_memword & !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[1]) # !JH1_p3_sel_memword & (!JJ1_true_regB[1] # !AJ1_sel_notb)) & CASCADE(MJ2_cascout);

--NJ4_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F3|cascout at LC6_1_V1
--operation mode is normal

NJ4_cascout = (JH1_p3_sel_memword & !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[1]) # !JH1_p3_sel_memword & (!JJ1_true_regB[1] # !AJ1_sel_notb)) & CASCADE(MJ2_cascout);


--MH1_byte_complement[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_complement[0] at LC9_11_W1
--operation mode is normal

MH1_byte_complement[0]_lut_out = JH1_p2_do_inv_all_b # FH1_do_override_op_b & (MH1L50 $ EJ1L3);
MH1_byte_complement[0] = DFFE(MH1_byte_complement[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--MH1_byte_zero[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_zero[0] at LC4_7_S1
--operation mode is normal

MH1_byte_zero[0]_lut_out = MH1L50 & FH1_do_override_op_b # !MH1L48;
MH1_byte_zero[0] = DFFE(MH1_byte_zero[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1_true_regB[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[1] at LC8_10_S1
--operation mode is normal

JJ1_true_regB[1] = MH1_byte_complement[0] $ (!MH1_byte_zero[0] & JJ1L2);


--JH1_p2_sreset_add_x is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_sreset_add_x at LC1_11_Z1
--operation mode is normal

JH1_p2_sreset_add_x_lut_out = KE16_q[14];
JH1_p2_sreset_add_x = DFFE(JH1_p2_sreset_add_x_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1L97 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iASRx_1~54 at LC10_11_Z1
--operation mode is normal

JH1L97 = !BH1_instruction_2[12] & !BH1_instruction_2[15] & BH1_instruction_2[11];


--BH1_subinstruction_2[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_2[0] at LC10_10_Z1
--operation mode is normal

BH1_subinstruction_2[0]_lut_out = XH1_subinstruction[0];
BH1_subinstruction_2[0] = DFFE(BH1_subinstruction_2[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_subinstruction_2[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_2[5] at LC9_9_Y1
--operation mode is normal

BH1_subinstruction_2[5]_lut_out = XH1_subinstruction[5];
BH1_subinstruction_2[5] = DFFE(BH1_subinstruction_2[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_subinstruction_2[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_2[4] at LC4_7_Y1
--operation mode is normal

BH1_subinstruction_2[4]_lut_out = XH1_subinstruction[4];
BH1_subinstruction_2[4] = DFFE(BH1_subinstruction_2[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_subinstruction_2[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_2[3] at LC1_15_Y1
--operation mode is normal

BH1_subinstruction_2[3]_lut_out = XH1_subinstruction[3];
BH1_subinstruction_2[3] = DFFE(BH1_subinstruction_2[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_subinstruction_2[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_2[2] at LC2_15_Y1
--operation mode is normal

BH1_subinstruction_2[2]_lut_out = XH1_subinstruction[2];
BH1_subinstruction_2[2] = DFFE(BH1_subinstruction_2[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_subinstruction_2[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_2[1] at LC3_10_Z1
--operation mode is normal

BH1_subinstruction_2[1]_lut_out = XH1_subinstruction[1];
BH1_subinstruction_2[1] = DFFE(BH1_subinstruction_2[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p2_sload_add_with_b_control is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_sload_add_with_b_control at LC8_12_Z1
--operation mode is normal

JH1_p2_sload_add_with_b_control_lut_out = KE16_q[1];
JH1_p2_sload_add_with_b_control = DFFE(JH1_p2_sload_add_with_b_control_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_reg_not_modified_delayed_for_non_write_op_3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|reg_not_modified_delayed_for_non_write_op_3 at LC10_15_Z1
--operation mode is normal

JH1_reg_not_modified_delayed_for_non_write_op_3_lut_out = JH1_reg_not_modified_delayed_for_non_write_op_2;
JH1_reg_not_modified_delayed_for_non_write_op_3 = DFFE(JH1_reg_not_modified_delayed_for_non_write_op_3_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_dest_local_3[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_3[0] at LC6_12_Z1
--operation mode is normal

BH1_dest_local_3[0]_lut_out = BH1_dest_local_2[0];
BH1_dest_local_3[0] = DFFE(BH1_dest_local_3[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_dest_local_3[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_3[1] at LC6_7_T2
--operation mode is normal

BH1_dest_local_3[1]_lut_out = BH1_dest_local_2[1];
BH1_dest_local_3[1] = DFFE(BH1_dest_local_3[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_dest_local_3[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_3[2] at LC6_1_Y1
--operation mode is normal

BH1_dest_local_3[2]_lut_out = BH1_dest_local_2[2];
BH1_dest_local_3[2] = DFFE(BH1_dest_local_3[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_dest_local_3[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_3[3] at LC4_10_Y1
--operation mode is normal

BH1_dest_local_3[3]_lut_out = BH1_dest_local_2[3];
BH1_dest_local_3[3] = DFFE(BH1_dest_local_3[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1_CWP_out_pre_mask[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_out_pre_mask[0] at LC1_1_U1
--operation mode is normal

DJ1_CWP_out_pre_mask[0]_lut_out = DJ1L39 & DJ1L38 # !DJ1L39 & (DJ1L58);
DJ1_CWP_out_pre_mask[0] = DFFE(DJ1_CWP_out_pre_mask[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L11);


--BH1_dest_cwp_4[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_4[0] at LC10_15_U1
--operation mode is normal

BH1_dest_cwp_4[0]_lut_out = BH1_dest_cwp_3[0];
BH1_dest_cwp_4[0] = DFFE(BH1_dest_cwp_4[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p4_use_fresh_cwp is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p4_use_fresh_cwp at LC8_4_U1
--operation mode is normal

JH1_p4_use_fresh_cwp_lut_out = JH1_op_is_trap_delayed_for_use_fresh_cwp_3;
JH1_p4_use_fresh_cwp = DFFE(JH1_p4_use_fresh_cwp_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PH1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|dest_cwp_adder_base[0]~40 at LC10_14_U1
--operation mode is normal

PH1L1 = JH1_p4_use_fresh_cwp & (DJ1_CWP_out_pre_mask[0]) # !JH1_p4_use_fresh_cwp & (BH1_dest_cwp_4[0]);


--BH1_dest_local_3[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_3[4] at LC8_7_U2
--operation mode is normal

BH1_dest_local_3[4]_lut_out = BH1_dest_local_2[4];
BH1_dest_local_3[4] = DFFE(BH1_dest_local_3[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_dest_cwp_4[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_4[1] at LC6_16_U1
--operation mode is normal

BH1_dest_cwp_4[1]_lut_out = BH1_dest_cwp_3[1];
BH1_dest_cwp_4[1] = DFFE(BH1_dest_cwp_4[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1_CWP_out_pre_mask[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_out_pre_mask[1] at LC4_1_U1
--operation mode is normal

DJ1_CWP_out_pre_mask[1]_lut_out = DJ1L39 & !DJ1L40 # !DJ1L39 & (!DJ1L60);
DJ1_CWP_out_pre_mask[1] = DFFE(DJ1_CWP_out_pre_mask[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L11);


--PH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|dest_cwp_adder_base[1]~41 at LC4_13_U1
--operation mode is normal

PH1L2 = JH1_p4_use_fresh_cwp & !DJ1_CWP_out_pre_mask[1] # !JH1_p4_use_fresh_cwp & (BH1_dest_cwp_4[1]);


--BH1_dest_cwp_4[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_4[2] at LC10_4_U1
--operation mode is normal

BH1_dest_cwp_4[2]_lut_out = BH1_dest_cwp_3[2];
BH1_dest_cwp_4[2] = DFFE(BH1_dest_cwp_4[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1_CWP_out_pre_mask[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_out_pre_mask[2] at LC10_1_U1
--operation mode is normal

DJ1_CWP_out_pre_mask[2]_lut_out = DJ1L39 & !DJ1L41 # !DJ1L39 & (!DJ1L62);
DJ1_CWP_out_pre_mask[2] = DFFE(DJ1_CWP_out_pre_mask[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L11);


--PH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|dest_cwp_adder_base[2]~42 at LC4_4_U1
--operation mode is normal

PH1L3 = JH1_p4_use_fresh_cwp & (!DJ1_CWP_out_pre_mask[2]) # !JH1_p4_use_fresh_cwp & BH1_dest_cwp_4[2];


--BH1_dest_cwp_4[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_4[3] at LC9_4_U1
--operation mode is normal

BH1_dest_cwp_4[3]_lut_out = BH1_dest_cwp_3[3];
BH1_dest_cwp_4[3] = DFFE(BH1_dest_cwp_4[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1_CWP_out_pre_mask[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_out_pre_mask[3] at LC3_1_U1
--operation mode is normal

DJ1_CWP_out_pre_mask[3]_lut_out = DJ1L39 & !DJ1L42 # !DJ1L39 & (!DJ1L64);
DJ1_CWP_out_pre_mask[3] = DFFE(DJ1_CWP_out_pre_mask[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L11);


--PH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|dest_cwp_adder_base[3]~43 at LC2_4_U1
--operation mode is normal

PH1L4 = JH1_p4_use_fresh_cwp & !DJ1_CWP_out_pre_mask[3] # !JH1_p4_use_fresh_cwp & (BH1_dest_cwp_4[3]);


--BH1_dest_cwp_4[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_4[4] at LC5_4_U1
--operation mode is normal

BH1_dest_cwp_4[4]_lut_out = BH1_dest_cwp_3[4];
BH1_dest_cwp_4[4] = DFFE(BH1_dest_cwp_4[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1_CWP_out_pre_mask[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_out_pre_mask[4] at LC2_1_U1
--operation mode is normal

DJ1_CWP_out_pre_mask[4]_lut_out = DJ1L39 & !DJ1L43 # !DJ1L39 & (!DJ1L66);
DJ1_CWP_out_pre_mask[4] = DFFE(DJ1_CWP_out_pre_mask[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L11);


--PH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|dest_cwp_adder_base[4]~44 at LC1_4_U1
--operation mode is normal

PH1L5 = JH1_p4_use_fresh_cwp & !DJ1_CWP_out_pre_mask[4] # !JH1_p4_use_fresh_cwp & (BH1_dest_cwp_4[4]);


--KH1_d2_irqnumber[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d2_irqnumber[0] at LC2_6_R1
--operation mode is normal

KH1_d2_irqnumber[0]_lut_out = KH1_d1_irqnumber[0];
KH1_d2_irqnumber[0] = DFFE(KH1_d2_irqnumber[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--RH1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[0]~327 at LC9_2_U1
--operation mode is normal

RH1L20 = DJ1_trap_request_underflow # !DJ1_trap_request_overflow & KH1_d2_irqnumber[0];


--RH1L2Q is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[0]~reg0 at LC2_1_J1
--operation mode is normal

RH1L2Q_lut_out = !WH1L10;
RH1L2Q = DFFE(RH1L2Q_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--RH1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[0]~328 at LC10_7_T1
--operation mode is normal

RH1L21 = RH1_dont_forget_to_force_trap & (RH1L20) # !RH1_dont_forget_to_force_trap & RH1L2Q;


--JH1L85 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_zero~286 at LC3_2_T1
--operation mode is normal

JH1L85 = JH1L84 & (RH1_dont_forget_to_force_trap # !RH1_d1_instruction_fifo_out[6]);


--NH1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|p1_a_local~599 at LC4_6_T1
--operation mode is normal

NH1L21 = JH1L85 & (RH1_dont_forget_to_force_trap # RH1L28 # !RH1_d1_instruction_fifo_out[7]);


--JH1L83 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_zero~25 at LC1_4_T1
--operation mode is normal

JH1L83 = RH1_d1_instruction_fifo_out[12] # RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[11] # !XH1L20;


--JH1L86 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_zero~287 at LC6_2_T1
--operation mode is normal

JH1L86 = !RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[10] & RH1_d1_instruction_fifo_out[9] & !RH1_d1_instruction_fifo_out[11];


--NH1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|p1_a_local~600 at LC8_14_T1
--operation mode is normal

NH1L22 = JH1L83 & (RH1_d1_instruction_fifo_out[8] # !JH1L86 # !XH1L13);


--NH1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|p1_a_local~601 at LC3_14_T1
--operation mode is normal

NH1L23 = JH1L81 # NH1L21 # !NH1L22;


--RH1L3Q is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[1]~reg0 at LC1_14_T1
--operation mode is normal

RH1L3Q_lut_out = !WH1L14;
RH1L3Q = DFFE(RH1L3Q_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--KH1_d2_irqnumber[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d2_irqnumber[1] at LC8_15_R1
--operation mode is normal

KH1_d2_irqnumber[1]_lut_out = KH1_d1_irqnumber[1];
KH1_d2_irqnumber[1] = DFFE(KH1_d2_irqnumber[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--RH1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[1]~329 at LC10_13_T1
--operation mode is normal

RH1L22 = KH1_d2_irqnumber[1] # DJ1_trap_request_overflow;


--RH1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[1]~330 at LC4_13_T1
--operation mode is normal

RH1L23 = RH1_dont_forget_to_force_trap & RH1L22 & !DJ1_trap_request_underflow # !RH1_dont_forget_to_force_trap & (RH1L3Q);


--KH1_d2_irqnumber[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d2_irqnumber[2] at LC5_12_X1
--operation mode is normal

KH1_d2_irqnumber[2]_lut_out = KH1_d1_irqnumber[2];
KH1_d2_irqnumber[2] = DFFE(KH1_d2_irqnumber[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--RH1L4Q is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[2]~reg0 at LC8_1_T1
--operation mode is normal

RH1L4Q_lut_out = !WH1L18;
RH1L4Q = DFFE(RH1L4Q_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--RH1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[2]~331 at LC5_14_T1
--operation mode is normal

RH1L24 = RH1_dont_forget_to_force_trap & RH1L26 & (KH1_d2_irqnumber[2]) # !RH1_dont_forget_to_force_trap & (RH1L4Q # RH1L26 & KH1_d2_irqnumber[2]);


--KH1_d2_irqnumber[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d2_irqnumber[3] at LC8_7_U1
--operation mode is normal

KH1_d2_irqnumber[3]_lut_out = KH1_d1_irqnumber[3];
KH1_d2_irqnumber[3] = DFFE(KH1_d2_irqnumber[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--RH1L5Q is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[3]~reg0 at LC6_14_T1
--operation mode is normal

RH1L5Q_lut_out = !WH1L22;
RH1L5Q = DFFE(RH1L5Q_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--RH1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[3]~332 at LC5_5_T1
--operation mode is normal

RH1L25 = RH1_dont_forget_to_force_trap & (RH1L26 & KH1_d2_irqnumber[3]) # !RH1_dont_forget_to_force_trap & (RH1L5Q # RH1L26 & KH1_d2_irqnumber[3]);


--KH1_d2_irqnumber[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d2_irqnumber[4] at LC5_3_R1
--operation mode is normal

KH1_d2_irqnumber[4]_lut_out = VC1_counter_is_running;
KH1_d2_irqnumber[4] = DFFE(KH1_d2_irqnumber[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--RH1L6Q is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[4]~reg0 at LC7_14_T1
--operation mode is normal

RH1L6Q_lut_out = !WH1L26;
RH1L6Q = DFFE(RH1L6Q_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L35);


--RH1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[4]~333 at LC4_5_T1
--operation mode is normal

RH1L27 = RH1L26 & (KH1_d2_irqnumber[4] # !RH1_dont_forget_to_force_trap & RH1L6Q) # !RH1L26 & !RH1_dont_forget_to_force_trap & RH1L6Q;


--RH1L34 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[13]~335 at LC4_5_Y1
--operation mode is normal

RH1L34 = !RH1_dont_forget_to_force_trap & (!RH1_d1_instruction_fifo_out[13]);


--RH1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[12]~337 at LC3_5_Y1
--operation mode is normal

RH1L33 = RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[12];


--RH1L80 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address_enable~12 at LC4_6_P1
--operation mode is normal

RH1L80 = XH1L1 & RH1_d1_instruction_fifo_read_data_bad & !RH1_dont_forget_to_force_trap & XH1L28;


--RH1_use_saved_next_address is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|use_saved_next_address at LC2_5_O1
--operation mode is normal

RH1_use_saved_next_address_lut_out = RH1L81 & (RH1_dont_forget_to_force_trap # !SH1L1 # !RH1_d1_instruction_fifo_read_data_bad);
RH1_use_saved_next_address = DFFE(RH1_use_saved_next_address_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--RH1L81 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|p1_next_instruction_address~1 at LC8_6_O1
--operation mode is normal

RH1L81 = RH1_use_saved_next_address # !TH1L4;


--JH1L87 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_zero~288 at LC8_4_Y1
--operation mode is normal

JH1L87 = UJ1L12 & JH1L127 & (RH1_d1_instruction_fifo_out[12] # RH1_dont_forget_to_force_trap);


--JH1L88 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_zero~289 at LC2_4_Y1
--operation mode is normal

JH1L88 = RH1_d1_instruction_fifo_out[15] & !RH1_d1_instruction_fifo_out[12] & !RH1_d1_instruction_fifo_out[14] & !RH1_dont_forget_to_force_trap;


--JH1L82 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_o7~215 at LC5_5_Y1
--operation mode is normal

JH1L82 = RH1_dont_forget_to_force_trap # !RH1_d1_instruction_fifo_out[15] # !RH1_d1_instruction_fifo_out[14];


--JH1L105 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iSTx~85 at LC4_4_Y1
--operation mode is normal

JH1L105 = JH1L87 # RH1L34 & !JH1L82 # !RH1L34 & (JH1L88);


--Y1L26 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_winner~36 at LC4_6_I1
--operation mode is normal

Y1L26 = !Y1L29 & (Y1L38 # Y1L30);


--TE1_p1_do_iLDx is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_iLDx at LC10_7_D2
--operation mode is normal

TE1_p1_do_iLDx_lut_out = TE1L72 # !ZE1_d1_instruction_fifo_out[10] & ZE1_d1_instruction_fifo_out[11] & TE1L81;
TE1_p1_do_iLDx = DFFE(TE1_p1_do_iLDx_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--YB1L38 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_winner~34 at LC1_9_D1
--operation mode is normal

YB1L38 = !YB1L40 & (YB1L69 # YB1L51);


--YB1L55 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register_in~91 at LC9_15_D1
--operation mode is normal

YB1L55 = (!TH1_pc[21] & !TH1_pc[19] & WH1_ic_read & !TH1_pc[18]) & CASCADE(YB1L58);


--R1L18 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_winner~36 at LC4_5_H1
--operation mode is normal

R1L18 = !R1L21 & (R1L29 # R1L22);


--BC1L448 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~498 at LC7_4_H1
--operation mode is normal

BC1L448 = W1L104 # R1L57 # Y1L63;


--YB1L70 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|registered_enet_nios_data_master_read_data_valid_enet_boot_rom_s1~18 at LC3_11_D1
--operation mode is normal

YB1L70 = YB1L46 & !YB1_enet_boot_rom_s1_arb_addend[1] & YB1L52;


--BC1L449 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~499 at LC6_3_H1
--operation mode is normal

BC1L449 = !YB1L70 & (BC1_enet_nios_data_master_dbs_address[1] # !BC1L448 # !GH1_dc_write);

--BC1L461 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~527 at LC6_3_H1
--operation mode is normal

BC1L461 = !YB1L70 & (BC1_enet_nios_data_master_dbs_address[1] # !BC1L448 # !GH1_dc_write);


--BC1L450 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~500 at LC3_4_H1
--operation mode is normal

BC1L450 = DC1L94 & (W1_enet_nios_data_master_requests_ad_ram_s1 & !W1L104 # !DC1L90) # !DC1L94 & (W1_enet_nios_data_master_requests_ad_ram_s1 & !W1L104);


--BC1L451 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~501 at LC6_4_H1
--operation mode is normal

BC1L451 = BC1L450 # Y1_enet_nios_data_master_requests_ad_result_ram_s1 & !Y1L63;


--BC1L452 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~502 at LC2_4_H1
--operation mode is normal

BC1L452 = !BC1L508 & (BC1L451 # R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & !R1L57);


--BC1L505 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|r_0~225 at LC8_3_H1
--operation mode is normal

BC1L505 = BC1_enet_nios_data_master_dbs_address[1] & (W1L88 # W1L90) # !GH1_dc_read;


--BC1L453 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~503 at LC4_3_H1
--operation mode is normal

BC1L453 = W1L104 & (!W1L88 & !W1L90 # !BC1L505);


--BC1L457 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~519 at LC7_3_H1
--operation mode is normal

BC1L457 = (!BC1L453 & !BC1L452 & (!Y1L57 # !Y1L63)) & CASCADE(BC1L461);


--CB1L77 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|add~500 at LC7_10_L1
--operation mode is normal

CB1L77 = CB1L79 & (CB1_ad_setup_ram_s1_arb_addend[1] & CB1L2) # !CB1L79 & (!CB1_ad_setup_ram_s1_arb_addend[1] & !CB1L2);


--BC1L509 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|r_3~273 at LC5_2_A1
--operation mode is normal

BC1L509 = !DC1_ext_flash_s1_wait_counter[2] & !DC1_ext_flash_s1_wait_counter[3] & BC1_enet_nios_data_master_dbs_address[1] & !DC1_ext_flash_s1_wait_counter[1];


--BC1L506 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|r_3~27 at LC9_3_A1
--operation mode is normal

BC1L506 = GH1_dc_write & DC1L90 & (!DC1_ext_flash_s1_wait_counter[0] # !BC1L509);


--BC1L454 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~505 at LC9_6_A1
--operation mode is normal

BC1L454 = !BC1L506 & (CB1L79 & (!CB1L77) # !CB1L79 & !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);

--BC1L462 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~528 at LC9_6_A1
--operation mode is normal

BC1L462 = !BC1L506 & (CB1L79 & (!CB1L77) # !CB1L79 & !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L33 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~899 at LC4_7_A1
--operation mode is normal

DC1L33 = !DC1L15 & !DC1L17;


--BC1L455 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~507 at LC5_7_A1
--operation mode is normal

BC1L455 = GH1_dc_read & (SC1L36 # DC1L90 & DC1L33) # !GH1_dc_read & DC1L90 & (DC1L33);


--BC1L458 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~520 at LC10_6_A1
--operation mode is normal

BC1L458 = (!BC1L455 & BC1L459 & (!R1L52 # !R1L57)) & CASCADE(BC1L462);


--NH1_b_local[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|b_local[0] at LC2_3_T1
--operation mode is normal

NH1_b_local[0]_lut_out = NH1L26 # RH1L21 & NH1_b_index_from_a;
NH1_b_local[0] = DFFE(NH1_b_local[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--NH1_b_local[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|b_local[1] at LC2_13_T1
--operation mode is normal

NH1_b_local[1]_lut_out = NH1L27 # NH1L32 # RH1L23 & NH1_b_index_from_a;
NH1_b_local[1] = DFFE(NH1_b_local[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--NH1_b_local[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|b_local[2] at LC7_3_T1
--operation mode is normal

NH1_b_local[2]_lut_out = NH1L28 # RH1L24 & NH1_b_index_from_a;
NH1_b_local[2] = DFFE(NH1_b_local[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--NH1_b_local[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|b_local[3] at LC9_13_T1
--operation mode is normal

NH1_b_local[3]_lut_out = NH1L29 # NH1_b_index_from_a & RH1L25;
NH1_b_local[3] = DFFE(NH1_b_local[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--DK2L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~221 at LC1_16_Z1
--operation mode is arithmetic

DK2L1 = DJ1_CWP_out_pre_mask[0] $ NH1_b_local[4];

--DK2L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~223 at LC1_16_Z1
--operation mode is arithmetic

DK2L2 = CARRY(DJ1_CWP_out_pre_mask[0] & NH1_b_local[4]);


--NH1_b_local[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|b_local[4] at LC5_2_T1
--operation mode is normal

NH1_b_local[4]_lut_out = NH1L30 # NH1_b_index_from_a & RH1L27;
NH1_b_local[4] = DFFE(NH1_b_local[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--DK2L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~225 at LC7_16_Z1
--operation mode is normal

DK2L3 = DK2L1 & (NH1_b_local[4] # NH1_b_local[3]);


--DK2L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~226 at LC2_16_Z1
--operation mode is arithmetic

DK2L4 = DJ1_CWP_out_pre_mask[1] $ (!DK2L2);

--DK2L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~228 at LC2_16_Z1
--operation mode is arithmetic

DK2L5 = CARRY(DJ1_CWP_out_pre_mask[1] # !DK2L2);


--DK2L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~230 at LC8_16_Z1
--operation mode is normal

DK2L6 = DK2L4 & (NH1_b_local[4] # NH1_b_local[3]);


--DK2L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~231 at LC3_16_Z1
--operation mode is arithmetic

DK2L7 = DJ1_CWP_out_pre_mask[2] $ (DK2L5);

--DK2L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~233 at LC3_16_Z1
--operation mode is arithmetic

DK2L8 = CARRY(!DJ1_CWP_out_pre_mask[2] & (!DK2L5));


--DK2L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~235 at LC9_16_Z1
--operation mode is normal

DK2L9 = DK2L7 & (NH1_b_local[4] # NH1_b_local[3]);


--DK2L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~236 at LC4_16_Z1
--operation mode is arithmetic

DK2L10 = DJ1_CWP_out_pre_mask[3] $ (!DK2L8);

--DK2L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~238 at LC4_16_Z1
--operation mode is arithmetic

DK2L11 = CARRY(DJ1_CWP_out_pre_mask[3] # !DK2L8);


--DK2L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~240 at LC6_16_Z1
--operation mode is normal

DK2L12 = DK2L10 & (NH1_b_local[3] # NH1_b_local[4]);


--DK2L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~241 at LC5_16_Z1
--operation mode is normal

DK2L13 = DK2L11 $ DJ1_CWP_out_pre_mask[4];


--DK2L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~245 at LC10_16_Z1
--operation mode is normal

DK2L14 = DK2L13 & (NH1_b_local[4] # NH1_b_local[3]);


--KE16_q[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[15] at EC15_1_T1
KE16_q[15]_data_in = ~GND;
KE16_q[15]_clock_1 = GLOBAL(clk);
KE16_q[15]_clock_enable_1 = SH1L1;
KE16_q[15]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[15]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[15] = MEMORY_SEGMENT(KE16_q[15]_data_in, GND, GND, KE16_q[15]_clock_1, , , , KE16_q[15]_clock_enable_1, VCC, KE16_q[15]_write_address, KE16_q[15]_read_address);


--FH1_last_instruction_was_prefix is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|last_instruction_was_prefix at LC5_14_Y1
--operation mode is normal

FH1_last_instruction_was_prefix_lut_out = JH1_p1_op_is_PFX;
FH1_last_instruction_was_prefix = DFFE(FH1_last_instruction_was_prefix_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KH1_pipe_state_we);


--KE16_q[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[3] at EC6_1_T1
KE16_q[3]_data_in = ~GND;
KE16_q[3]_clock_1 = GLOBAL(clk);
KE16_q[3]_clock_enable_1 = SH1L1;
KE16_q[3]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[3]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[3] = MEMORY_SEGMENT(KE16_q[3]_data_in, GND, GND, KE16_q[3]_clock_1, , , , KE16_q[3]_clock_enable_1, VCC, KE16_q[3]_write_address, KE16_q[3]_read_address);


--FH1_p1_do_override_op_b is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_do_override_op_b at LC6_15_Y1
--operation mode is normal

FH1_p1_do_override_op_b = !XH1_subinstruction[5] & KH1L27 & KE16_q[3] & !XH1_subinstruction[4];


--JH1L128 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_b_from_2Ei5~44 at LC1_4_Y1
--operation mode is normal

JH1L128 = JH1L127 & (RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[11] & !RH1_d1_instruction_fifo_out[10]);


--JH1_p1_op_is_PFX is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_op_is_PFX at LC8_5_Y1
--operation mode is normal

JH1_p1_op_is_PFX_lut_out = !RH1_d1_instruction_fifo_out[13] & !RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[12] & !NH1L8;
JH1_p1_op_is_PFX = DFFE(JH1_p1_op_is_PFX_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--CJ1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota2[0]~350 at LC7_12_W1
--operation mode is normal

CJ1L16 = MH1_byterot_sel_hi16[2] # CJ1L24;


--MH1_byterot_sel_hi16[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byterot_sel_hi16[3] at LC7_14_W1
--operation mode is normal

MH1_byterot_sel_hi16[3]_lut_out = FH1_do_override_op_b & MH1L56 # !MH1L52;
MH1_byterot_sel_hi16[3] = DFFE(MH1_byterot_sel_hi16[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--CJ1_rota2[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota2[1] at LC4_1_W1
--operation mode is normal

CJ1_rota2[1] = MH1_byterot_sel_hi16[3] # JJ1L1 & JH1_p3_sel_dynamic_ext8 & !JJ1L2;


--NJ39L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F38|the_apex20k_lcell~COMBOUT at LC5_4_B1
--operation mode is normal

NJ39L3 = (CJ1_rota2[3] & (HJ1_true_regA[27] & !CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[19] # !CJ1L28)) & CASCADE(NJ40_cascout);

--NJ39_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F38|cascout at LC5_4_B1
--operation mode is normal

NJ39_cascout = (CJ1_rota2[3] & (HJ1_true_regA[27] & !CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[19] # !CJ1L28)) & CASCADE(NJ40_cascout);


--BJ1_shiftresult[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[18] at LC1_15_Q1
--operation mode is normal

BJ1_shiftresult[18]_lut_out = !BJ1L56;
BJ1_shiftresult[18] = DFFE(BJ1_shiftresult[18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_shiftresult[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[19] at LC7_14_Q1
--operation mode is normal

BJ1_shiftresult[19]_lut_out = !BJ1L59;
BJ1_shiftresult[19] = DFFE(BJ1_shiftresult[19]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3611 at LC10_15_Q1
--operation mode is normal

HJ1L61 = BJ1_sel_rot1 & BJ1_shiftresult[18] # !BJ1_sel_rot1 & (BJ1_shiftresult[19]) # !BJ1_shift_cycle_2;


--HJ1_true_regA[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[19] at LC3_12_O1
--operation mode is normal

HJ1_true_regA[19] = HJ1L61 & (WJ1_do_fwd_a_alu & QJ1_alu_result[19] # !WJ1_do_fwd_a_alu & (XJ1_op_a[19]));


--MH1_byte_complement[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_complement[2] at LC6_15_W1
--operation mode is normal

MH1_byte_complement[2]_lut_out = JH1_p2_is_eightie # JH1_p2_do_inv_all_b # JH1_p2_is_sixteenie # MH1L47;
MH1_byte_complement[2] = DFFE(MH1_byte_complement[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--MH1_byte_zero[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_zero[2] at LC6_2_W1
--operation mode is normal

MH1_byte_zero[2]_lut_out = FH1_do_override_op_b & !MH1L53 # !MH1L49;
MH1_byte_zero[2] = DFFE(MH1_byte_zero[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AK7_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC6|regout at LC6_1_Z1
--operation mode is normal

AK7_regout_lut_out = (YJ1L2 & (!YJ1_sel_override_hi & FH1_const[3]) # !YJ1L2 & (EJ1L6 # !YJ1_sel_override_hi)) & CASCADE(ZJ7_cascout);
AK7_regout = DFFE(AK7_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7146 at LC9_2_O1
--operation mode is normal

JJ1L38 = WJ1_do_fwd_b_alu & (KJ20_regout $ PJ20_regout) # !WJ1_do_fwd_b_alu & AK7_regout;


--JJ1_true_regB[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[19] at LC6_12_O1
--operation mode is normal

JJ1_true_regB[19] = MH1_byte_complement[2] $ (!MH1_byte_zero[2] & JJ1L38);


--NJ41L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F40|the_apex20k_lcell~COMBOUT at LC3_11_O1
--operation mode is normal

NJ41L3 = (CJ1_rota2[3] & HJ1_true_regA[28] & (!CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[20] # !CJ1L28)) & CASCADE(NJ42_cascout);

--NJ41_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F40|cascout at LC3_11_O1
--operation mode is normal

NJ41_cascout = (CJ1_rota2[3] & HJ1_true_regA[28] & (!CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[20] # !CJ1L28)) & CASCADE(NJ42_cascout);


--BJ1_shiftresult[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[20] at LC8_8_Q1
--operation mode is normal

BJ1_shiftresult[20]_lut_out = !BJ1L62;
BJ1_shiftresult[20] = DFFE(BJ1_shiftresult[20]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3612 at LC1_16_Q1
--operation mode is normal

HJ1L62 = BJ1_sel_rot1 & (BJ1_shiftresult[19]) # !BJ1_sel_rot1 & BJ1_shiftresult[20] # !BJ1_shift_cycle_2;


--HJ1_true_regA[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[20] at LC5_10_O1
--operation mode is normal

HJ1_true_regA[20] = HJ1L62 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[20]) # !WJ1_do_fwd_a_alu & XJ1_op_a[20]);


--AK9_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC8|regout at LC5_2_O1
--operation mode is normal

AK9_regout_lut_out = (YJ1L2 & FH1_const[4] & !YJ1_sel_override_hi # !YJ1L2 & (EJ1L7 # !YJ1_sel_override_hi)) & CASCADE(ZJ9_cascout);
AK9_regout = DFFE(AK9_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7147 at LC7_10_O1
--operation mode is normal

JJ1L39 = WJ1_do_fwd_b_alu & (PJ21_regout $ KJ21_regout) # !WJ1_do_fwd_b_alu & AK9_regout;


--JJ1_true_regB[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[20] at LC4_14_O1
--operation mode is normal

JJ1_true_regB[20] = MH1_byte_complement[2] $ (JJ1L39 & !MH1_byte_zero[2]);


--NJ35L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F34|the_apex20k_lcell~COMBOUT at LC8_9_O1
--operation mode is normal

NJ35L3 = (CJ1_rota2[3] & (HJ1_true_regA[25] & !CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[17] # !CJ1L28)) & CASCADE(NJ36_cascout);

--NJ35_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F34|cascout at LC8_9_O1
--operation mode is normal

NJ35_cascout = (CJ1_rota2[3] & (HJ1_true_regA[25] & !CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[17] # !CJ1L28)) & CASCADE(NJ36_cascout);


--AK3_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC2|regout at LC10_2_X1
--operation mode is normal

AK3_regout_lut_out = (YJ1_sel_override_hi & (EJ1L4 & !YJ1L2) # !YJ1_sel_override_hi & (FH1_const[1] # !YJ1L2)) & CASCADE(ZJ3_cascout);
AK3_regout = DFFE(AK3_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7148 at LC6_1_X1
--operation mode is normal

JJ1L40 = WJ1_do_fwd_b_alu & (PJ18_regout $ KJ18_regout) # !WJ1_do_fwd_b_alu & (AK3_regout);


--JJ1_true_regB[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[17] at LC8_12_O1
--operation mode is normal

JJ1_true_regB[17] = MH1_byte_complement[2] $ (!MH1_byte_zero[2] & JJ1L40);


--NJ37L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F36|the_apex20k_lcell~COMBOUT at LC7_15_O1
--operation mode is normal

NJ37L3 = (CJ1_rota2[3] & (HJ1_true_regA[26] & !CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[18] # !CJ1L28)) & CASCADE(NJ38_cascout);

--NJ37_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F36|cascout at LC7_15_O1
--operation mode is normal

NJ37_cascout = (CJ1_rota2[3] & (HJ1_true_regA[26] & !CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[18] # !CJ1L28)) & CASCADE(NJ38_cascout);


--HJ1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3613 at LC9_15_Q1
--operation mode is normal

HJ1L63 = BJ1_sel_rot1 & (BJ1_shiftresult[17]) # !BJ1_sel_rot1 & BJ1_shiftresult[18] # !BJ1_shift_cycle_2;


--HJ1_true_regA[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[18] at LC6_16_O1
--operation mode is normal

HJ1_true_regA[18] = HJ1L63 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[18]) # !WJ1_do_fwd_a_alu & XJ1_op_a[18]);


--AK5_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC4|regout at LC8_3_Y1
--operation mode is normal

AK5_regout_lut_out = (YJ1L2 & FH1_const[2] & !YJ1_sel_override_hi # !YJ1L2 & (EJ1L5 # !YJ1_sel_override_hi)) & CASCADE(ZJ5_cascout);
AK5_regout = DFFE(AK5_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7149 at LC9_14_O1
--operation mode is normal

JJ1L41 = WJ1_do_fwd_b_alu & (KJ19_regout $ PJ19_regout) # !WJ1_do_fwd_b_alu & (AK5_regout);


--JJ1_true_regB[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[18] at LC7_14_O1
--operation mode is normal

JJ1_true_regB[18] = MH1_byte_complement[2] $ (JJ1L41 & !MH1_byte_zero[2]);


--NJ45L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F44|the_apex20k_lcell~COMBOUT at LC9_9_W1
--operation mode is normal

NJ45L3 = (CJ1_rota2[3] & HJ1_true_regA[30] & (!CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[22] # !CJ1L28)) & CASCADE(NJ46_cascout);

--NJ45_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F44|cascout at LC9_9_W1
--operation mode is normal

NJ45_cascout = (CJ1_rota2[3] & HJ1_true_regA[30] & (!CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[22] # !CJ1L28)) & CASCADE(NJ46_cascout);


--BJ1_shiftresult[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[21] at LC1_5_Q1
--operation mode is normal

BJ1_shiftresult[21]_lut_out = !BJ1L65;
BJ1_shiftresult[21] = DFFE(BJ1_shiftresult[21]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_shiftresult[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[22] at LC2_3_Q1
--operation mode is normal

BJ1_shiftresult[22]_lut_out = !BJ1L68;
BJ1_shiftresult[22] = DFFE(BJ1_shiftresult[22]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3614 at LC10_3_Q1
--operation mode is normal

HJ1L64 = BJ1_sel_rot1 & BJ1_shiftresult[21] # !BJ1_sel_rot1 & (BJ1_shiftresult[22]) # !BJ1_shift_cycle_2;


--HJ1_true_regA[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[22] at LC4_14_W1
--operation mode is normal

HJ1_true_regA[22] = HJ1L64 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[22]) # !WJ1_do_fwd_a_alu & XJ1_op_a[22]);


--AK13_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC12|regout at LC8_15_W1
--operation mode is normal

AK13_regout_lut_out = (YJ1_sel_override_hi & (!YJ1L2 & EJ1L2) # !YJ1_sel_override_hi & (FH1_const[6] # !YJ1L2)) & CASCADE(ZJ13_cascout);
AK13_regout = DFFE(AK13_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7150 at LC5_14_W1
--operation mode is normal

JJ1L42 = WJ1_do_fwd_b_alu & (PJ23_regout $ KJ23_regout) # !WJ1_do_fwd_b_alu & (AK13_regout);


--JJ1_true_regB[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[22] at LC2_15_W1
--operation mode is normal

JJ1_true_regB[22] = MH1_byte_complement[2] $ (JJ1L42 & !MH1_byte_zero[2]);


--KE15_q[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[21] at EC2_1_V1
KE15_q[21]_data_in = QJ1_alu_result[21];
KE15_q[21]_write_enable = PH1L6;
KE15_q[21]_clock_0 = GLOBAL(clk);
KE15_q[21]_clock_1 = GLOBAL(clk);
KE15_q[21]_clock_enable_1 = GH1L8;
KE15_q[21]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[21]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[21] = MEMORY_SEGMENT(KE15_q[21]_data_in, KE15_q[21]_write_enable, KE15_q[21]_clock_0, KE15_q[21]_clock_1, , , , KE15_q[21]_clock_enable_1, VCC, KE15_q[21]_write_address, KE15_q[21]_read_address);


--QJ1_alu_result[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[21] at LC1_16_P1
--operation mode is normal

QJ1_alu_result[21] = PJ22_regout $ KJ22_regout;


--NJ33L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F32|the_apex20k_lcell~COMBOUT at LC5_13_O1
--operation mode is normal

NJ33L3 = (CJ1_rota2[3] & HJ1_true_regA[24] & (!CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[16] # !CJ1L28)) & CASCADE(NJ34_cascout);

--NJ33_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F32|cascout at LC5_13_O1
--operation mode is normal

NJ33_cascout = (CJ1_rota2[3] & HJ1_true_regA[24] & (!CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[16] # !CJ1L28)) & CASCADE(NJ34_cascout);


--HJ1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3615 at LC4_16_Q1
--operation mode is normal

HJ1L65 = BJ1_sel_rot1 & BJ1_shiftresult[15] # !BJ1_sel_rot1 & (BJ1_shiftresult[16]) # !BJ1_shift_cycle_2;


--HJ1_true_regA[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[16] at LC6_1_O1
--operation mode is normal

HJ1_true_regA[16] = HJ1L65 & (WJ1_do_fwd_a_alu & QJ1_alu_result[16] # !WJ1_do_fwd_a_alu & (XJ1_op_a[16]));


--AK1_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC|regout at LC2_2_O1
--operation mode is normal

AK1_regout_lut_out = (YJ1_sel_override_hi & !YJ1L2 & (EJ1L1) # !YJ1_sel_override_hi & (FH1_const[0] # !YJ1L2)) & CASCADE(ZJ1_cascout);
AK1_regout = DFFE(AK1_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7151 at LC9_1_O1
--operation mode is normal

JJ1L43 = WJ1_do_fwd_b_alu & (KJ17_regout $ PJ17_regout) # !WJ1_do_fwd_b_alu & (AK1_regout);


--JJ1_true_regB[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[16] at LC5_12_O1
--operation mode is normal

JJ1_true_regB[16] = MH1_byte_complement[2] $ (!MH1_byte_zero[2] & JJ1L43);


--BJ1_shiftresult[26] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[26] at LC4_7_Q1
--operation mode is normal

BJ1_shiftresult[26]_lut_out = !BJ1L80;
BJ1_shiftresult[26] = DFFE(BJ1_shiftresult[26]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1_shiftresult[27] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[27] at LC2_14_Q1
--operation mode is normal

BJ1_shiftresult[27]_lut_out = !BJ1L83;
BJ1_shiftresult[27] = DFFE(BJ1_shiftresult[27]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3616 at LC7_8_Q1
--operation mode is normal

HJ1L66 = BJ1_sel_rot1 & BJ1_shiftresult[26] # !BJ1_sel_rot1 & (BJ1_shiftresult[27]) # !BJ1_shift_cycle_2;


--PJ28_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC27|regout at LC8_7_B1
--operation mode is normal

PJ28_regout_lut_out = (CJ1L22 & (HJ1_true_regA[11] & !CJ1_rota3[0]) # !CJ1L22 & (HJ1_true_regA[3] # !CJ1_rota3[0])) & CASCADE(NJ55_cascout);
PJ28_regout = DFFE(PJ28_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ28_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_27|regout at LC2_15_S1
--operation mode is counter

KJ28_regout_lut_out = JJ1_true_regB[27] $ HJ1_true_regA[27] $ !KJ27_cout;
KJ28_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[27]) # (!GJ1L1 & KJ28_regout_lut_out);
KJ28_regout_reg_input = KJ28_regout_sload_eqn & !EH1L6;
KJ28_regout = DFFE(KJ28_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ28_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_27|cout at LC2_15_S1
--operation mode is counter

KJ28_cout = CARRY(JJ1_true_regB[27] & (HJ1_true_regA[27] # !KJ27_cout) # !JJ1_true_regB[27] & HJ1_true_regA[27] & !KJ27_cout);


--HJ1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~27 at LC9_1_Z1
--operation mode is normal

HJ1L37 = KJ28_regout $ PJ28_regout;


--HJ1_true_regA[27] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[27] at LC6_1_Q1
--operation mode is normal

HJ1_true_regA[27] = HJ1L66 & (WJ1_do_fwd_a_alu & (HJ1L37) # !WJ1_do_fwd_a_alu & XJ1_op_a[27]);


--NJ8L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F7|the_apex20k_lcell~COMBOUT at LC2_16_S1
--operation mode is normal

NJ8L3 = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[3]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[3])) & CASCADE(MJ4_cascout);

--NJ8_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F7|cascout at LC2_16_S1
--operation mode is normal

NJ8_cascout = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[3]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[3])) & CASCADE(MJ4_cascout);


--AK8_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC7|combout at LC6_8_S1
--operation mode is normal

AK8_combout = (YJ1L3 & FH1_const[3] & !YJ1_sel_override_lo # !YJ1L3 & (EJ1L6 # !YJ1_sel_override_lo)) & CASCADE(ZJ8_cascout);

--AK8_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC7|regout at LC6_8_S1
--operation mode is normal

AK8_regout = DFFE(AK8_combout, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7152 at LC10_8_S1
--operation mode is normal

JJ1L44 = !MH1_byte_zero[0] & (WJ1_do_fwd_b_alu & (QJ1_alu_result[3]) # !WJ1_do_fwd_b_alu & AK8_regout);


--JJ1_true_regB[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[3] at LC2_8_S1
--operation mode is normal

JJ1_true_regB[3] = MH1_byte_complement[0] $ JJ1L44;


--BJ1_shiftresult[23] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[23] at LC8_3_Q1
--operation mode is normal

BJ1_shiftresult[23]_lut_out = !BJ1L71;
BJ1_shiftresult[23] = DFFE(BJ1_shiftresult[23]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L67 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3617 at LC6_3_Q1
--operation mode is normal

HJ1L67 = BJ1_sel_rot1 & BJ1_shiftresult[23] # !BJ1_sel_rot1 & (BJ1_shiftresult[24]) # !BJ1_shift_cycle_2;


--PJ25_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC24|regout at LC10_3_X1
--operation mode is normal

PJ25_regout_lut_out = (CJ1L22 & (HJ1_true_regA[8] & !CJ1_rota3[0]) # !CJ1L22 & (HJ1_true_regA[0] # !CJ1_rota3[0])) & CASCADE(NJ49_cascout);
PJ25_regout = DFFE(PJ25_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ25_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_24|regout at LC9_13_S1
--operation mode is counter

KJ25_regout_lut_out = HJ1_true_regA[24] $ JJ1_true_regB[24] $ KJ24_cout;
KJ25_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[24]) # (!GJ1L1 & KJ25_regout_lut_out);
KJ25_regout_reg_input = KJ25_regout_sload_eqn & !EH1L6;
KJ25_regout = DFFE(KJ25_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ25_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_24|cout at LC9_13_S1
--operation mode is counter

KJ25_cout = CARRY(HJ1_true_regA[24] & !JJ1_true_regB[24] & !KJ24_cout # !HJ1_true_regA[24] & (!KJ24_cout # !JJ1_true_regB[24]));


--HJ1L34 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~24 at LC4_3_X1
--operation mode is normal

HJ1L34 = PJ25_regout $ KJ25_regout;


--HJ1_true_regA[24] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[24] at LC2_4_X1
--operation mode is normal

HJ1_true_regA[24] = HJ1L67 & (WJ1_do_fwd_a_alu & (HJ1L34) # !WJ1_do_fwd_a_alu & XJ1_op_a[24]);


--NJ2L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F1|the_apex20k_lcell~COMBOUT at LC3_6_V1
--operation mode is normal

NJ2L3 = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[0]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[0])) & CASCADE(MJ1_cascout);

--NJ2_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F1|cascout at LC3_6_V1
--operation mode is normal

NJ2_cascout = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[0]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[0])) & CASCADE(MJ1_cascout);


--JJ1_true_regB[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[0] at LC9_10_S1
--operation mode is normal

JJ1_true_regB[0] = MH1_byte_complement[0] $ JJ1L36;


--JH1_op_subroutine_delayed_for_force_carryin_2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|op_subroutine_delayed_for_force_carryin_2 at LC8_7_Z1
--operation mode is normal

JH1_op_subroutine_delayed_for_force_carryin_2_lut_out = JH1_op_subroutine_delayed_for_force_carryin_1;
JH1_op_subroutine_delayed_for_force_carryin_2 = DFFE(JH1_op_subroutine_delayed_for_force_carryin_2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1L118 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_force_carryin~80 at LC6_10_Z1
--operation mode is normal

JH1L118 = JH1_op_subroutine_delayed_for_force_carryin_2 # BH1_instruction_2[11] & !BH1_instruction_2[10] & JH1L117;


--JH1L119 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_force_carryin~81 at LC3_4_Z1
--operation mode is normal

JH1L119 = !BH1_instruction_2[14] & !BH1_instruction_2[13] & (!BH1_instruction_2[15]);


--HJ1L68 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3618 at LC9_6_Q1
--operation mode is normal

HJ1L68 = BJ1_sel_rot1 & (BJ1_shiftresult[25]) # !BJ1_sel_rot1 & BJ1_shiftresult[26] # !BJ1_shift_cycle_2;


--PJ27_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC26|regout at LC7_8_B1
--operation mode is normal

PJ27_regout_lut_out = (CJ1L22 & HJ1_true_regA[10] & !CJ1_rota3[0] # !CJ1L22 & (HJ1_true_regA[2] # !CJ1_rota3[0])) & CASCADE(NJ53_cascout);
PJ27_regout = DFFE(PJ27_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ27_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_26|regout at LC1_15_S1
--operation mode is counter

KJ27_regout_lut_out = HJ1_true_regA[26] $ JJ1_true_regB[26] $ KJ26_cout;
KJ27_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[26]) # (!GJ1L1 & KJ27_regout_lut_out);
KJ27_regout_reg_input = KJ27_regout_sload_eqn & !EH1L6;
KJ27_regout = DFFE(KJ27_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ27_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_26|cout at LC1_15_S1
--operation mode is counter

KJ27_cout = CARRY(HJ1_true_regA[26] & !JJ1_true_regB[26] & !KJ26_cout # !HJ1_true_regA[26] & (!KJ26_cout # !JJ1_true_regB[26]));


--HJ1L36 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~26 at LC9_13_Q1
--operation mode is normal

HJ1L36 = PJ27_regout $ KJ27_regout;


--HJ1_true_regA[26] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[26] at LC8_14_Q1
--operation mode is normal

HJ1_true_regA[26] = HJ1L68 & (WJ1_do_fwd_a_alu & (HJ1L36) # !WJ1_do_fwd_a_alu & XJ1_op_a[26]);


--NJ6L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F5|the_apex20k_lcell~COMBOUT at LC5_3_V1
--operation mode is normal

NJ6L3 = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[2]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[2])) & CASCADE(MJ3_cascout);

--NJ6_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F5|cascout at LC5_3_V1
--operation mode is normal

NJ6_cascout = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[2]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[2])) & CASCADE(MJ3_cascout);


--JJ1_true_regB[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[2] at LC4_8_S1
--operation mode is normal

JJ1_true_regB[2] = MH1_byte_complement[0] $ JJ1L57;


--DB1_shift_reg[11] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[11] at LC2_12_I2
--operation mode is normal

DB1_shift_reg[11]_lut_out = DB1L176 & DB1_shift_reg[10] # !DB1L176 & (DB1L180);
DB1_shift_reg[11] = DFFE(DB1_shift_reg[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_tx_holding_reg[12] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[12] at LC7_11_A1
--operation mode is normal

DB1_tx_holding_reg[12]_lut_out = FG1_op_a[12];
DB1_tx_holding_reg[12] = DFFE(DB1_tx_holding_reg[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1L179 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3991 at LC8_10_A1
--operation mode is normal

DB1L179 = DB1_transmitting & (DB1_shift_reg[12]) # !DB1_transmitting & (DB1_tx_holding_primed & (DB1_tx_holding_reg[12]) # !DB1_tx_holding_primed & DB1_shift_reg[12]);


--FG1_op_a[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[13] at LC9_6_H2
--operation mode is normal

FG1_op_a[13]_lut_out = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & YF1_alu_result[13] # !SE1_a_matches_dest2 & (KE3_q[13]));
FG1_op_a[13] = DFFE(FG1_op_a[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--KE3_q[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[14] at EC1_1_H2
KE3_q[14]_data_in = YF1_alu_result[14];
KE3_q[14]_write_enable = XE1L1;
KE3_q[14]_clock_0 = GLOBAL(clk);
KE3_q[14]_clock_1 = GLOBAL(clk);
KE3_q[14]_clock_enable_1 = RE1L6;
KE3_q[14]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[14]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[14] = MEMORY_SEGMENT(KE3_q[14]_data_in, KE3_q[14]_write_enable, KE3_q[14]_clock_0, KE3_q[14]_clock_1, , , , KE3_q[14]_clock_enable_1, VCC, KE3_q[14]_write_address, KE3_q[14]_read_address);


--WF16L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F15|the_apex20k_lcell~COMBOUT at LC3_2_K2
--operation mode is normal

WF16L3 = (JF1_sel_notb & !TE1_p3_sel_memword & !SF1_true_regB[15] # !JF1_sel_notb & (T1L63 # !TE1_p3_sel_memword)) & CASCADE(VF16_cascout);

--WF16_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F15|cascout at LC3_2_K2
--operation mode is normal

WF16_cascout = (JF1_sel_notb & !TE1_p3_sel_memword & !SF1_true_regB[15] # !JF1_sel_notb & (T1L63 # !TE1_p3_sel_memword)) & CASCADE(VF16_cascout);


--JG16_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC15|regout at LC6_15_L2
--operation mode is normal

JG16_regout_lut_out = (!GG1_sel_override_lo & (QE1_const[15] # !GG1L2)) & CASCADE(HG16_cascout);
JG16_regout = DFFE(JG16_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SF1_true_regB[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[15] at LC4_15_L2
--operation mode is normal

SF1_true_regB[15] = VE1_byte_complement[1] $ (!VE1_byte_zero[1] & JG16_regout);


--MG2L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder1|adjusted_index[4]~108 at LC9_3_L2
--operation mode is normal

MG2L2 = MF1_CWP_out_pre_mask[0] & (WE1_b_local[3] & !WE1_b_local[4]) # !MF1_CWP_out_pre_mask[0] & (WE1_b_local[4]);


--MG2L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder1|adjusted_index[5]~109 at LC10_16_H2
--operation mode is normal

MG2L3 = WE1_b_local[4] & (MF1_CWP_out_pre_mask[0] $ !MF1_CWP_out_pre_mask[1]) # !WE1_b_local[4] & WE1_b_local[3] & (!MF1_CWP_out_pre_mask[1]);


--MG2L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder1|add~116 at LC9_16_H2
--operation mode is normal

MG2L1 = MF1_CWP_out_pre_mask[2] $ (MF1_CWP_out_pre_mask[1] # !WE1_b_local[4] # !MF1_CWP_out_pre_mask[0]);


--MG2L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder1|adjusted_index[6]~110 at LC7_16_H2
--operation mode is normal

MG2L4 = MG2L1 & (WE1_b_local[3] # WE1_b_local[4]);


--KE5_q[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[15] at EC2_1_G2
KE5_q[15]_data_in = ~GND;
KE5_q[15]_clock_1 = GLOBAL(clk);
KE5_q[15]_clock_enable_1 = AF1L1;
KE5_q[15]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE5_q[15]_read_address = RD_ADDR(CG1L2, CG1L3, KE5L30, KE5L31, KE5L32, CG1_decoder_rom_address[5], CG1L14);
KE5_q[15] = MEMORY_SEGMENT(KE5_q[15]_data_in, GND, GND, KE5_q[15]_clock_1, , , , KE5_q[15]_clock_enable_1, VCC, KE5_q[15]_write_address, KE5_q[15]_read_address);


--QE1_last_instruction_was_prefix is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|last_instruction_was_prefix at LC7_12_D2
--operation mode is normal

QE1_last_instruction_was_prefix_lut_out = TE1_p1_op_is_PFX;
QE1_last_instruction_was_prefix = DFFE(QE1_last_instruction_was_prefix_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QE1_pipe_state_we);


--KE5_q[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[8] at EC6_1_G2
KE5_q[8]_data_in = ~GND;
KE5_q[8]_clock_1 = GLOBAL(clk);
KE5_q[8]_clock_enable_1 = AF1L1;
KE5_q[8]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE5_q[8]_read_address = RD_ADDR(CG1L2, CG1L3, KE5L30, KE5L31, KE5L32, CG1_decoder_rom_address[5], CG1L14);
KE5_q[8] = MEMORY_SEGMENT(KE5_q[8]_data_in, GND, GND, KE5_q[8]_clock_1, , , , KE5_q[8]_clock_enable_1, VCC, KE5_q[8]_write_address, KE5_q[8]_read_address);


--QE1L76 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_do_override_op_b~9 at LC9_12_D2
--operation mode is normal

QE1L76 = !FF1_subinstruction[0] & (!FF1_subinstruction[1] & KE5_q[8]);


--ZE1_d1_instruction_fifo_out[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[5] at LC10_12_M2
--operation mode is normal

ZE1_d1_instruction_fifo_out[5]_lut_out = EF1_internal_fifo_empty & (EF1L12) # !EF1_internal_fifo_empty & U1L7;
ZE1_d1_instruction_fifo_out[5] = DFFE(ZE1_d1_instruction_fifo_out[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--FF1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subcount_en~9 at LC1_9_G2
--operation mode is normal

FF1L10 = GF1L2 & (T1_ad_nios_data_master_waitrequest # !RE1_dc_read & !RE1_dc_write);


--AF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|commit~37 at LC10_8_G2
--operation mode is normal

AF1L1 = FF1L10 & (!FF1_subinstruction[0] & !FF1_subinstruction[1] # !AF1_is_neutrino);


--ZE1_d1_instruction_fifo_out[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[15] at LC7_12_M2
--operation mode is normal

ZE1_d1_instruction_fifo_out[15]_lut_out = EF1_internal_fifo_empty & (EF1L22) # !EF1_internal_fifo_empty & U1L17;
ZE1_d1_instruction_fifo_out[15] = DFFE(ZE1_d1_instruction_fifo_out[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--ZE1_d1_instruction_fifo_out[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[14] at LC1_7_M2
--operation mode is normal

ZE1_d1_instruction_fifo_out[14]_lut_out = EF1_internal_fifo_empty & EF1L21 # !EF1_internal_fifo_empty & (U1L16);
ZE1_d1_instruction_fifo_out[14] = DFFE(ZE1_d1_instruction_fifo_out[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--ZE1_d1_instruction_fifo_out[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[11] at LC8_2_M2
--operation mode is normal

ZE1_d1_instruction_fifo_out[11]_lut_out = EF1_internal_fifo_empty & (EF1L18) # !EF1_internal_fifo_empty & U1L13;
ZE1_d1_instruction_fifo_out[11] = DFFE(ZE1_d1_instruction_fifo_out[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--ZE1_d1_instruction_fifo_out[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[13] at LC8_4_M2
--operation mode is normal

ZE1_d1_instruction_fifo_out[13]_lut_out = EF1_internal_fifo_empty & (EF1L20) # !EF1_internal_fifo_empty & U1L15;
ZE1_d1_instruction_fifo_out[13] = DFFE(ZE1_d1_instruction_fifo_out[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--ZE1_d1_instruction_fifo_out[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[12] at LC9_2_M2
--operation mode is normal

ZE1_d1_instruction_fifo_out[12]_lut_out = EF1_internal_fifo_empty & (EF1L19) # !EF1_internal_fifo_empty & U1L14;
ZE1_d1_instruction_fifo_out[12] = DFFE(ZE1_d1_instruction_fifo_out[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--TE1L97 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_op_b_from_reg_or_const~88 at LC3_3_G2
--operation mode is normal

TE1L97 = ZE1_d1_instruction_fifo_out[11] & !ZE1_d1_instruction_fifo_out[14] & ZE1_d1_instruction_fifo_out[12] & ZE1_d1_instruction_fifo_out[13] # !ZE1_d1_instruction_fifo_out[11] & ZE1_d1_instruction_fifo_out[14] & !ZE1_d1_instruction_fifo_out[12] & !ZE1_d1_instruction_fifo_out[13];


--ZE1_d1_instruction_fifo_out[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[10] at LC8_7_M2
--operation mode is normal

ZE1_d1_instruction_fifo_out[10]_lut_out = EF1_internal_fifo_empty & EF1L17 # !EF1_internal_fifo_empty & (U1L12);
ZE1_d1_instruction_fifo_out[10] = DFFE(ZE1_d1_instruction_fifo_out[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--WE1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|b_index_from_a~28 at LC10_3_G2
--operation mode is normal

WE1L7 = ZE1_d1_instruction_fifo_out[13] & ZE1_d1_instruction_fifo_out[14] & ZE1_d1_instruction_fifo_out[12] & !ZE1_d1_instruction_fifo_out[15];


--CG1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[0]~408 at LC3_16_G2
--operation mode is normal

CG1L2 = WE1L7 & ZE1_d1_instruction_fifo_out[11] & (ZE1_d1_instruction_fifo_out[5] # !ZE1_d1_instruction_fifo_out[10]) # !WE1L7 & (ZE1_d1_instruction_fifo_out[10]);


--ZE1_d1_instruction_fifo_out[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[6] at LC1_4_M2
--operation mode is normal

ZE1_d1_instruction_fifo_out[6]_lut_out = EF1_internal_fifo_empty & (EF1L13) # !EF1_internal_fifo_empty & U1L8;
ZE1_d1_instruction_fifo_out[6] = DFFE(ZE1_d1_instruction_fifo_out[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--CG1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[1]~409 at LC2_12_G2
--operation mode is normal

CG1L3 = WE1L7 & ZE1_d1_instruction_fifo_out[6] & (ZE1_d1_instruction_fifo_out[10] # ZE1_d1_instruction_fifo_out[11]) # !WE1L7 & (ZE1_d1_instruction_fifo_out[11]);


--CG1_decoder_rom_address[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[5] at LC1_15_G2
--operation mode is normal

CG1_decoder_rom_address[5] = ZE1_d1_instruction_fifo_out[15] # ZE1_d1_instruction_fifo_out[11] & ZE1_d1_instruction_fifo_out[10] & WE1L7;


--CG1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address~413 at LC10_16_G2
--operation mode is normal

CG1L14 = WE1L7 & (ZE1_d1_instruction_fifo_out[10] # ZE1_d1_instruction_fifo_out[11]);


--ZE1_d1_instruction_fifo_out[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[8] at LC7_2_M2
--operation mode is normal

ZE1_d1_instruction_fifo_out[8]_lut_out = EF1_internal_fifo_empty & (EF1L15) # !EF1_internal_fifo_empty & U1L10;
ZE1_d1_instruction_fifo_out[8] = DFFE(ZE1_d1_instruction_fifo_out[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--ZE1_d1_instruction_fifo_out[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[7] at LC3_11_G2
--operation mode is normal

ZE1_d1_instruction_fifo_out[7]_lut_out = EF1_internal_fifo_empty & EF1L14 # !EF1_internal_fifo_empty & (U1L9);
ZE1_d1_instruction_fifo_out[7] = DFFE(ZE1_d1_instruction_fifo_out[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--TE1L85 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_normal_static_write~50 at LC3_12_G2
--operation mode is normal

TE1L85 = ZE1_d1_instruction_fifo_out[10] & !ZE1_d1_instruction_fifo_out[11] & !ZE1_d1_instruction_fifo_out[8] & !ZE1_d1_instruction_fifo_out[7];


--ZE1_d1_instruction_fifo_out[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[9] at LC9_7_M2
--operation mode is normal

ZE1_d1_instruction_fifo_out[9]_lut_out = EF1_internal_fifo_empty & EF1L16 # !EF1_internal_fifo_empty & (U1L11);
ZE1_d1_instruction_fifo_out[9] = DFFE(ZE1_d1_instruction_fifo_out[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--TE1L81 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iSKPx~42 at LC3_8_D2
--operation mode is normal

TE1L81 = !ZE1_d1_instruction_fifo_out[15] & ZE1_d1_instruction_fifo_out[14] & ZE1_d1_instruction_fifo_out[12] & !ZE1_d1_instruction_fifo_out[13];


--TE1L83 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_narrow_stack_offset~66 at LC6_8_D2
--operation mode is normal

TE1L83 = !ZE1_d1_instruction_fifo_out[15] & ZE1_d1_instruction_fifo_out[14] & !ZE1_d1_instruction_fifo_out[12] & !ZE1_d1_instruction_fifo_out[10];


--CG1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|is_subtable_w~35 at LC8_2_G2
--operation mode is normal

CG1L15 = WE1L7 & ZE1_d1_instruction_fifo_out[11] & ZE1_d1_instruction_fifo_out[10];


--TE1L62 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_a_index_from_zero~88 at LC6_2_G2
--operation mode is normal

TE1L62 = !ZE1_d1_instruction_fifo_out[8] & (ZE1_d1_instruction_fifo_out[9] & CG1L15);


--TE1L63 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_a_index_from_zero~89 at LC2_13_G2
--operation mode is normal

TE1L63 = !ZE1_d1_instruction_fifo_out[7] & !ZE1_d1_instruction_fifo_out[5] & !ZE1_d1_instruction_fifo_out[6] & TE1L62;


--WE1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|p1_a_local~553 at LC1_12_G2
--operation mode is normal

WE1L20 = !TE1L63 & (!WE1L7 # !TE1L85 # !ZE1_d1_instruction_fifo_out[9]);


--LE1_instruction_1[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[0] at LC10_11_G2
--operation mode is normal

LE1_instruction_1[0]_lut_out = ZE1_instruction[0];
LE1_instruction_1[0] = DFFE(LE1_instruction_1[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--TE1_p1_op_is_PFX is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_op_is_PFX at LC4_8_D2
--operation mode is normal

TE1_p1_op_is_PFX_lut_out = ZE1_d1_instruction_fifo_out[15] & !ZE1_d1_instruction_fifo_out[14] & ZE1_d1_instruction_fifo_out[12] & !ZE1_d1_instruction_fifo_out[13];
TE1_p1_op_is_PFX = DFFE(TE1_p1_op_is_PFX_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--SE1L22 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|qualified_do_iSAVE~28 at LC2_9_G2
--operation mode is normal

SE1L22 = !AF1_is_cancelled_from_commit_stage & AF1_is_neutrino & (!SE1L7 # !SE1_next_stage_modifies_register);


--QE1_pipe_state_we is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|pipe_state_we at LC9_16_D1
--operation mode is normal

QE1_pipe_state_we = SE1L22 & (T1_ad_nios_data_master_waitrequest # !RE1_dc_write & !RE1_dc_read);


--TE1L84 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_narrow_stack_offset~67 at LC7_3_G2
--operation mode is normal

TE1L84 = ZE1_d1_instruction_fifo_out[13] & (!ZE1_d1_instruction_fifo_out[11] & TE1L83);


--ZE1_instruction[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|instruction[1] at LC5_10_E1
--operation mode is normal

ZE1_instruction[1]_lut_out = EF1_internal_fifo_empty & (EF1L8) # !EF1_internal_fifo_empty & U1L3;
ZE1_instruction[1] = DFFE(ZE1_instruction[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--VE1_shiftValue[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|shiftValue[0] at LC8_11_L2
--operation mode is normal

VE1_shiftValue[0]_lut_out = JG1_combout;
VE1_shiftValue[0] = DFFE(VE1_shiftValue[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_is_cancelled_3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|is_cancelled_3 at LC2_10_F2
--operation mode is normal

LE1_is_cancelled_3_lut_out = LE1_is_cancelled_2;
LE1_is_cancelled_3 = DFFE(LE1_is_cancelled_3_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_is_neutrino_3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|is_neutrino_3 at LC10_11_F2
--operation mode is normal

LE1_is_neutrino_3_lut_out = LE1_is_neutrino_2;
LE1_is_neutrino_3 = DFFE(LE1_is_neutrino_3_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--KF1_pipe_state_we is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|pipe_state_we at LC1_15_F2
--operation mode is normal

KF1_pipe_state_we = !LE1_is_neutrino_3 & (!LE1_is_cancelled_3 & RE1L6);


--TE1_p3_is_right_shift is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_is_right_shift at LC5_7_F2
--operation mode is normal

TE1_p3_is_right_shift_lut_out = TE1L96 & LE1_instruction_2[13] & (!LE1_instruction_2[12]);
TE1_p3_is_right_shift = DFFE(TE1_p3_is_right_shift_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p3_is_left_shift is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_is_left_shift at LC10_7_F2
--operation mode is normal

TE1_p3_is_left_shift_lut_out = LE1_instruction_2[11] & !LE1_instruction_2[13] & TE1L96 & LE1_instruction_2[12];
TE1_p3_is_left_shift = DFFE(TE1_p3_is_left_shift_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--QE1_do_override_op_b is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|do_override_op_b at LC10_12_D2
--operation mode is normal

QE1_do_override_op_b_lut_out = !FF1_subinstruction[0] & (!FF1_subinstruction[1] & KE5_q[8]);
QE1_do_override_op_b = DFFE(QE1_do_override_op_b_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SE1_a_matches_dest1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|a_matches_dest1 at LC2_1_G2
--operation mode is normal

SE1_a_matches_dest1_lut_out = SE1L12;
SE1_a_matches_dest1 = DFFE(SE1_a_matches_dest1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p2_byterot_F_control is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_byterot_F_control at LC7_2_G2
--operation mode is normal

TE1_p2_byterot_F_control_lut_out = KE5_q[12];
TE1_p2_byterot_F_control = DFFE(TE1_p2_byterot_F_control_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p2_do_iSWAP is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_do_iSWAP at LC4_2_D2
--operation mode is normal

TE1_p2_do_iSWAP_lut_out = LE1_instruction_1[8] & (!LE1_instruction_1[9] & TE1L67);
TE1_p2_do_iSWAP = DFFE(TE1_p2_do_iSWAP_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VE1_shiftValue[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|shiftValue[3] at LC10_13_L2
--operation mode is normal

VE1_shiftValue[3]_lut_out = JG4_combout;
VE1_shiftValue[3] = DFFE(VE1_shiftValue[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VE1_shiftValue[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|shiftValue[2] at LC6_3_L2
--operation mode is normal

VE1_shiftValue[2]_lut_out = JG3_combout;
VE1_shiftValue[2] = DFFE(VE1_shiftValue[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VE1_shiftValue[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|shiftValue[1] at LC1_5_L2
--operation mode is normal

VE1_shiftValue[1]_lut_out = JG2_combout;
VE1_shiftValue[1] = DFFE(VE1_shiftValue[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--NF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|Equal~559 at LC9_5_L2
--operation mode is normal

NF1L1 = VE1_shiftValue[0] # VE1_shiftValue[1] # VE1_shiftValue[2];


--PF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_shiftvalue_conditioner:the_ad_nios_shiftvalue_conditioner|true_shiftValue[3]~243 at LC9_14_L2
--operation mode is normal

PF1L3 = VE1_shiftValue[3] $ (TE1_p3_is_right_shift & NF1L1);


--QE1_op_b_lo_from_zero is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|op_b_lo_from_zero at LC8_14_L2
--operation mode is normal

QE1_op_b_lo_from_zero_lut_out = TE1_p1_op_b_from_2Ei5 & LE1_instruction_1[9];
QE1_op_b_lo_from_zero = DFFE(QE1_op_b_lo_from_zero_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--GG1_sel_override_lo is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|sel_override_lo at LC10_15_L2
--operation mode is normal

GG1_sel_override_lo = QE1_op_b_lo_from_zero # QE1_do_override_op_b;


--GG1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|sel_const_lo~19 at LC9_15_L2
--operation mode is normal

GG1L2 = !QE1_do_override_op_b & (QE1_op_b_lo_from_zero # !QE1_op_b_from_reg_really);


--HG1_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F0|combout at LC1_10_L2
--operation mode is normal

HG1_combout = GG1L4 & (KE4_q[0] & !GG1L1) # !GG1L4 & (YF1_alu_result[0] # !GG1L1);

--HG1_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F0|cascout at LC1_10_L2
--operation mode is normal

HG1_cascout = GG1L4 & (KE4_q[0] & !GG1L1) # !GG1L4 & (YF1_alu_result[0] # !GG1L1);


--LE1_instruction_2[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[12] at LC10_9_F2
--operation mode is normal

LE1_instruction_2[12]_lut_out = LE1_instruction_1[12];
LE1_instruction_2[12] = DFFE(LE1_instruction_2[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_instruction_2[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[11] at LC9_8_F2
--operation mode is normal

LE1_instruction_2[11]_lut_out = LE1_instruction_1[11];
LE1_instruction_2[11] = DFFE(LE1_instruction_2[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_instruction_2[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[13] at LC8_8_F2
--operation mode is normal

LE1_instruction_2[13]_lut_out = LE1_instruction_1[13];
LE1_instruction_2[13] = DFFE(LE1_instruction_2[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_instruction_2[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[15] at LC5_10_F2
--operation mode is normal

LE1_instruction_2[15]_lut_out = LE1_instruction_1[15];
LE1_instruction_2[15] = DFFE(LE1_instruction_2[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1L71 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iASRx_1~48 at LC3_9_F2
--operation mode is normal

TE1L71 = LE1_instruction_2[11] & (LE1_instruction_2[13] & !LE1_instruction_2[15]);


--LE1_instruction_2[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[10] at LC7_10_F2
--operation mode is normal

LE1_instruction_2[10]_lut_out = LE1_instruction_1[10];
LE1_instruction_2[10] = DFFE(LE1_instruction_2[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_instruction_2[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[14] at LC10_13_D2
--operation mode is normal

LE1_instruction_2[14]_lut_out = LE1_instruction_1[14];
LE1_instruction_2[14] = DFFE(LE1_instruction_2[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1L69 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iABS~66 at LC7_9_F2
--operation mode is normal

TE1L69 = TE1L71 & LE1_instruction_2[10] & LE1_instruction_2[12] & LE1_instruction_2[14];


--LE1_instruction_2[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[6] at LC7_11_F2
--operation mode is normal

LE1_instruction_2[6]_lut_out = LE1_instruction_1[6];
LE1_instruction_2[6] = DFFE(LE1_instruction_2[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_instruction_2[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[9] at LC8_12_F2
--operation mode is normal

LE1_instruction_2[9]_lut_out = LE1_instruction_1[9];
LE1_instruction_2[9] = DFFE(LE1_instruction_2[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_instruction_2[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[7] at LC3_12_F2
--operation mode is normal

LE1_instruction_2[7]_lut_out = LE1_instruction_1[7];
LE1_instruction_2[7] = DFFE(LE1_instruction_2[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1L70 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iABS~67 at LC3_11_F2
--operation mode is normal

TE1L70 = !LE1_instruction_2[7] & LE1_instruction_2[6] & !LE1_instruction_2[9];


--LE1_instruction_2[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[5] at LC4_11_F2
--operation mode is normal

LE1_instruction_2[5]_lut_out = LE1_instruction_1[5];
LE1_instruction_2[5] = DFFE(LE1_instruction_2[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_instruction_2[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[8] at LC7_5_F2
--operation mode is normal

LE1_instruction_2[8]_lut_out = LE1_instruction_1[8];
LE1_instruction_2[8] = DFFE(LE1_instruction_2[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p2_do_byterot_1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_do_byterot_1 at LC3_2_G2
--operation mode is normal

TE1_p2_do_byterot_1_lut_out = KE5_q[6];
TE1_p2_do_byterot_1 = DFFE(TE1_p2_do_byterot_1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p3_sel_notb_x is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_sel_notb_x at LC4_13_K2
--operation mode is normal

TE1_p3_sel_notb_x_lut_out = TE1_p2_sel_notb_x;
TE1_p3_sel_notb_x = DFFE(TE1_p3_sel_notb_x_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VE1_op_b_is_overridden is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|op_b_is_overridden at LC10_11_K2
--operation mode is normal

VE1_op_b_is_overridden_lut_out = QE1_do_override_op_b;
VE1_op_b_is_overridden = DFFE(VE1_op_b_is_overridden_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--JF1_sel_notb is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|sel_notb at LC9_12_K2
--operation mode is normal

JF1_sel_notb = VE1_op_b_is_overridden # TE1_p3_sel_notb_x;


--TE1_p3_sel_memword is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_sel_memword at LC7_14_D2
--operation mode is normal

TE1_p3_sel_memword_lut_out = TE1_do_iLDx_delayed_for_sel_memword_2;
TE1_p3_sel_memword = DFFE(TE1_p3_sel_memword_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VF11L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F10|the_apex20k_lcell~COMBOUT at LC8_5_H2
--operation mode is normal

VF11L3 = !TE1_p3_do_iRDCTL;

--VF11_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F10|cascout at LC8_5_H2
--operation mode is normal

VF11_cascout = !TE1_p3_do_iRDCTL;


--TE1_p2_is_eightie is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_is_eightie at LC10_16_D2
--operation mode is normal

TE1_p2_is_eightie_lut_out = TE1L92 & LE1_instruction_1[14] & LE1_instruction_1[10] & !LE1_instruction_1[15];
TE1_p2_is_eightie = DFFE(TE1_p2_is_eightie_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p2_do_inv_all_b is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_do_inv_all_b at LC5_14_L2
--operation mode is normal

TE1_p2_do_inv_all_b_lut_out = KE5_q[9];
TE1_p2_do_inv_all_b = DFFE(TE1_p2_do_inv_all_b_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--NF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|overridden_byte_compl[1]~64 at LC4_14_L2
--operation mode is normal

NF1L3 = TE1_p3_is_right_shift & (VE1_shiftValue[3] # NF1L1);


--TE1_p2_zero_all_b_control is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_zero_all_b_control at LC5_12_G2
--operation mode is normal

TE1_p2_zero_all_b_control_lut_out = KE5_q[2];
TE1_p2_zero_all_b_control = DFFE(TE1_p2_zero_all_b_control_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--PF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_shiftvalue_conditioner:the_ad_nios_shiftvalue_conditioner|true_shiftValue[1]~244 at LC10_3_L2
--operation mode is normal

PF1L1 = VE1_shiftValue[1] $ (VE1_shiftValue[0] & TE1_p3_is_right_shift);


--PF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_shiftvalue_conditioner:the_ad_nios_shiftvalue_conditioner|true_shiftValue[2]~245 at LC4_12_L2
--operation mode is normal

PF1L2 = VE1_shiftValue[2] $ (TE1_p3_is_right_shift & (VE1_shiftValue[1] # VE1_shiftValue[0]));


--NF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|overridden_opB[2]~219 at LC10_12_L2
--operation mode is normal

NF1L5 = NF1L1 & (PF1L2 # VE1_shiftValue[0] $ !PF1L1);


--JG10_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC9|regout at LC5_8_L2
--operation mode is normal

JG10_regout_lut_out = (GG1_sel_override_lo & (!GG1L2 & NF1L4) # !GG1_sel_override_lo & (QE1_const[9] # !GG1L2)) & CASCADE(HG10_cascout);
JG10_regout = DFFE(JG10_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SF1_true_regB[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[9] at LC3_14_L2
--operation mode is normal

SF1_true_regB[9] = VE1_byte_complement[1] $ (JG10_regout & !VE1_byte_zero[1]);


--TE1_p2_sreset_add_x is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_sreset_add_x at LC2_16_G2
--operation mode is normal

TE1_p2_sreset_add_x_lut_out = KE5_q[13];
TE1_p2_sreset_add_x = DFFE(TE1_p2_sreset_add_x_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_subinstruction_2[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|subinstruction_2[1] at LC10_16_F2
--operation mode is normal

LE1_subinstruction_2[1]_lut_out = FF1_subinstruction[1];
LE1_subinstruction_2[1] = DFFE(LE1_subinstruction_2[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_subinstruction_2[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|subinstruction_2[0] at LC7_16_F2
--operation mode is normal

LE1_subinstruction_2[0]_lut_out = FF1_subinstruction[0];
LE1_subinstruction_2[0] = DFFE(LE1_subinstruction_2[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--WF8L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F7|the_apex20k_lcell~COMBOUT at LC6_12_K2
--operation mode is normal

WF8L3 = (JF1_sel_notb & !TE1_p3_sel_memword & !SF1_true_regB[7] # !JF1_sel_notb & (T1L31 # !TE1_p3_sel_memword)) & CASCADE(VF8_cascout);

--WF8_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F7|cascout at LC6_12_K2
--operation mode is normal

WF8_cascout = (JF1_sel_notb & !TE1_p3_sel_memword & !SF1_true_regB[7] # !JF1_sel_notb & (T1L31 # !TE1_p3_sel_memword)) & CASCADE(VF8_cascout);


--JG8_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC7|regout at LC4_9_L2
--operation mode is normal

JG8_regout_lut_out = (!GG1_sel_override_lo & (QE1_const[7] # !GG1L2)) & CASCADE(HG8_cascout);
JG8_regout = DFFE(JG8_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SF1_true_regB[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[7] at LC3_16_K2
--operation mode is normal

SF1_true_regB[7] = VE1_byte_complement[0] $ (JG8_regout & !VE1_byte_zero[0]);


--KE3_q[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[7] at EC2_1_H2
KE3_q[7]_data_in = RF1L33;
KE3_q[7]_write_enable = XE1L1;
KE3_q[7]_clock_0 = GLOBAL(clk);
KE3_q[7]_clock_1 = GLOBAL(clk);
KE3_q[7]_clock_enable_1 = RE1L6;
KE3_q[7]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[7]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[7] = MEMORY_SEGMENT(KE3_q[7]_data_in, KE3_q[7]_write_enable, KE3_q[7]_clock_0, KE3_q[7]_clock_1, , , , KE3_q[7]_clock_enable_1, VCC, KE3_q[7]_write_address, KE3_q[7]_read_address);


--FG1L38 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[7]~699 at LC1_2_H2
--operation mode is normal

FG1L38 = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & RF1L33 # !SE1_a_matches_dest2 & (KE3_q[7]));


--VE1_next_instruction_address_2[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[7] at LC8_2_H2
--operation mode is normal

VE1_next_instruction_address_2[7]_lut_out = ZE1_next_instruction_address[7];
VE1_next_instruction_address_2[7] = DFFE(VE1_next_instruction_address_2[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p2_sload_add_with_b_control is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_sload_add_with_b_control at LC6_11_F2
--operation mode is normal

TE1_p2_sload_add_with_b_control_lut_out = KE5_q[4];
TE1_p2_sload_add_with_b_control = DFFE(TE1_p2_sload_add_with_b_control_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_reg_not_modified_delayed_for_non_write_op_3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|reg_not_modified_delayed_for_non_write_op_3 at LC6_5_F2
--operation mode is normal

TE1_reg_not_modified_delayed_for_non_write_op_3_lut_out = TE1_reg_not_modified_delayed_for_non_write_op_2;
TE1_reg_not_modified_delayed_for_non_write_op_3 = DFFE(TE1_reg_not_modified_delayed_for_non_write_op_3_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_dest_local_3[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_3[0] at LC9_5_C2
--operation mode is normal

LE1_dest_local_3[0]_lut_out = LE1_dest_local_2[0];
LE1_dest_local_3[0] = DFFE(LE1_dest_local_3[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_dest_local_3[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_3[1] at LC10_6_G2
--operation mode is normal

LE1_dest_local_3[1]_lut_out = LE1_dest_local_2[1];
LE1_dest_local_3[1] = DFFE(LE1_dest_local_3[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_dest_local_3[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_3[2] at LC1_4_G2
--operation mode is normal

LE1_dest_local_3[2]_lut_out = LE1_dest_local_2[2];
LE1_dest_local_3[2] = DFFE(LE1_dest_local_3[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_dest_local_3[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_3[3] at LC10_5_C2
--operation mode is normal

LE1_dest_local_3[3]_lut_out = LE1_dest_local_2[3];
LE1_dest_local_3[3] = DFFE(LE1_dest_local_3[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_dest_cwp_3[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_cwp_3[0] at LC10_1_C2
--operation mode is normal

LE1_dest_cwp_3[0]_lut_out = MF1_CWP_out_pre_mask[0];
LE1_dest_cwp_3[0] = DFFE(LE1_dest_cwp_3[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_dest_local_3[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_3[4] at LC9_5_G2
--operation mode is normal

LE1_dest_local_3[4]_lut_out = LE1_dest_local_2[4];
LE1_dest_local_3[4] = DFFE(LE1_dest_local_3[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_dest_cwp_3[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_cwp_3[1] at LC5_1_C2
--operation mode is normal

LE1_dest_cwp_3[1]_lut_out = !MF1_CWP_out_pre_mask[1];
LE1_dest_cwp_3[1] = DFFE(LE1_dest_cwp_3[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_dest_cwp_3[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_cwp_3[2] at LC9_10_F2
--operation mode is normal

LE1_dest_cwp_3[2]_lut_out = !MF1_CWP_out_pre_mask[2];
LE1_dest_cwp_3[2] = DFFE(LE1_dest_cwp_3[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--ZE1_instruction[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|instruction[0] at LC7_11_G2
--operation mode is normal

ZE1_instruction[0]_lut_out = EF1_internal_fifo_empty & EF1L7 # !EF1_internal_fifo_empty & (U1L2);
ZE1_instruction[0] = DFFE(ZE1_instruction[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--FF1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value~934 at LC8_8_G2
--operation mode is normal

FF1L9 = !ZE1_d1_instruction_fifo_out[10] & !ZE1_d1_instruction_fifo_out[9] & ZE1_d1_instruction_fifo_out[11] & WE1L7;


--TE1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|a_index_from_sp~69 at LC4_7_G2
--operation mode is normal

TE1L1 = !ZE1_d1_instruction_fifo_out[8] & FF1L9;


--ZE1_instruction[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|instruction[2] at LC5_12_M2
--operation mode is normal

ZE1_instruction[2]_lut_out = EF1_internal_fifo_empty & (EF1L9) # !EF1_internal_fifo_empty & (U1L4);
ZE1_instruction[2] = DFFE(ZE1_instruction[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--ZE1_instruction[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|instruction[3] at LC5_7_M2
--operation mode is normal

ZE1_instruction[3]_lut_out = EF1_internal_fifo_empty & EF1L10 # !EF1_internal_fifo_empty & (U1L5);
ZE1_instruction[3] = DFFE(ZE1_instruction[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--TE1_p1_do_iRESTORE is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_iRESTORE at LC3_14_G2
--operation mode is normal

TE1_p1_do_iRESTORE_lut_out = TE1L75 & TE1L76 & ZE1_d1_instruction_fifo_out[7];
TE1_p1_do_iRESTORE = DFFE(TE1_p1_do_iRESTORE_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--MF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|CWP_write_enable_2~119 at LC4_7_C2
--operation mode is normal

MF1L5 = RE1L6 & (MF1L7 # SE1L22 & TE1_p1_do_iRESTORE);


--ZE1_instruction[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|instruction[4] at LC5_10_G2
--operation mode is normal

ZE1_instruction[4]_lut_out = EF1_internal_fifo_empty & EF1L11 # !EF1_internal_fifo_empty & (U1L6);
ZE1_instruction[4] = DFFE(ZE1_instruction[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L20);


--TE1L75 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iRESTORE~28 at LC9_2_G2
--operation mode is normal

TE1L75 = ZE1_d1_instruction_fifo_out[8] & ZE1_d1_instruction_fifo_out[10] & ZE1_d1_instruction_fifo_out[11] & WE1L7;


--TE1L98 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_op_subroutine~2 at LC9_14_G2
--operation mode is normal

TE1L98 = ZE1_d1_instruction_fifo_out[6] & ZE1_d1_instruction_fifo_out[7] & ZE1_d1_instruction_fifo_out[9] & TE1L75;


--TE1L99 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_op_subroutine~57 at LC8_3_G2
--operation mode is normal

TE1L99 = !ZE1_d1_instruction_fifo_out[12] & !ZE1_d1_instruction_fifo_out[14] & !ZE1_d1_instruction_fifo_out[13] & ZE1_d1_instruction_fifo_out[15];


--TE1_op_subroutine_delayed_for_do_save_return_address_0 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|op_subroutine_delayed_for_do_save_return_address_0 at LC5_13_G2
--operation mode is normal

TE1_op_subroutine_delayed_for_do_save_return_address_0 = ZE1_d1_instruction_fifo_out[11] & (TE1L99 # ZE1_d1_instruction_fifo_out[5] & TE1L98) # !ZE1_d1_instruction_fifo_out[11] & ZE1_d1_instruction_fifo_out[5] & (TE1L98);


--ZE1_next_instruction_address[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[9] at LC4_10_H2
--operation mode is counter

ZE1_next_instruction_address[9]_lut_out = ZE1_next_instruction_address[9] $ (ZE1L39);
ZE1_next_instruction_address[9]_sload_eqn = (ZE1L48 & CF1L35) # (!ZE1L48 & ZE1_next_instruction_address[9]_lut_out);
ZE1_next_instruction_address[9] = DFFE(ZE1_next_instruction_address[9]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L47);

--ZE1L41 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[9]~107 at LC4_10_H2
--operation mode is counter

ZE1L41 = CARRY(!ZE1L39 # !ZE1_next_instruction_address[9]);


--ZE1L47 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address_enable~11 at LC9_10_H2
--operation mode is normal

ZE1L47 = ZE1_d1_instruction_fifo_read_data_bad & (AF1L1);


--ZE1_use_saved_next_address is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|use_saved_next_address at LC1_10_D2
--operation mode is normal

ZE1_use_saved_next_address_lut_out = BF1L4 & ZE1_use_saved_next_address & (!AF1L1 # !ZE1_d1_instruction_fifo_read_data_bad) # !BF1L4 & (!AF1L1 # !ZE1_d1_instruction_fifo_read_data_bad);
ZE1_use_saved_next_address = DFFE(ZE1_use_saved_next_address_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--ZE1L48 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|p1_next_instruction_address~1 at LC6_10_D2
--operation mode is normal

ZE1L48 = ZE1_use_saved_next_address # !BF1L4;


--NJ43L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F42|the_apex20k_lcell~COMBOUT at LC4_10_K1
--operation mode is normal

NJ43L3 = (CJ1_rota2[3] & HJ1_true_regA[29] & (!CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[21] # !CJ1L28)) & CASCADE(NJ44_cascout);

--NJ43_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F42|cascout at LC4_10_K1
--operation mode is normal

NJ43_cascout = (CJ1_rota2[3] & HJ1_true_regA[29] & (!CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[21] # !CJ1L28)) & CASCADE(NJ44_cascout);


--HJ1L69 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3619 at LC7_16_Q1
--operation mode is normal

HJ1L69 = BJ1_sel_rot1 & (BJ1_shiftresult[20]) # !BJ1_sel_rot1 & BJ1_shiftresult[21] # !BJ1_shift_cycle_2;


--HJ1_true_regA[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[21] at LC2_16_P1
--operation mode is normal

HJ1_true_regA[21] = HJ1L69 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[21]) # !WJ1_do_fwd_a_alu & XJ1_op_a[21]);


--AK11_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC10|regout at LC6_8_V1
--operation mode is normal

AK11_regout_lut_out = (YJ1_sel_override_hi & (!YJ1L2 & EJ1L8) # !YJ1_sel_override_hi & (FH1_const[5] # !YJ1L2)) & CASCADE(ZJ11_cascout);
AK11_regout = DFFE(AK11_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7155 at LC10_8_O1
--operation mode is normal

JJ1L45 = WJ1_do_fwd_b_alu & (KJ22_regout $ (PJ22_regout)) # !WJ1_do_fwd_b_alu & (AK11_regout);


--JJ1_true_regB[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[21] at LC10_12_O1
--operation mode is normal

JJ1_true_regB[21] = MH1_byte_complement[2] $ (!MH1_byte_zero[2] & JJ1L45);


--RH1_next_instruction_address[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[21] at LC6_10_P1
--operation mode is normal

RH1_next_instruction_address[21]_lut_out = RH1_next_instruction_address[21] $ (RH1L78);
RH1_next_instruction_address[21]_sload_eqn = (RH1L81 & UH1L65) # (!RH1L81 & RH1_next_instruction_address[21]_lut_out);
RH1_next_instruction_address[21] = DFFE(RH1_next_instruction_address[21]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);


--UH1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~393 at LC5_9_P1
--operation mode is arithmetic

UH1L42 = BH1_instruction_1[10] $ RH1_next_instruction_address[20] $ !UH1L5;

--UH1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~395 at LC5_9_P1
--operation mode is arithmetic

UH1L43 = CARRY(BH1_instruction_1[10] & (RH1_next_instruction_address[20] # !UH1L5) # !BH1_instruction_1[10] & RH1_next_instruction_address[20] & !UH1L5);


--JH1_p1_op_is_branch is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_op_is_branch at LC7_6_T1
--operation mode is normal

JH1_p1_op_is_branch_lut_out = JH1L88 & !RH1_dont_forget_to_force_trap & (!RH1_d1_instruction_fifo_out[13]);
JH1_p1_op_is_branch = DFFE(JH1_p1_op_is_branch_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--CH1_do_branch is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_branch_unit:the_enet_nios_branch_unit|do_branch at LC9_9_G1
--operation mode is normal

CH1_do_branch = SH1_is_cancelled_from_commit_stage # !JH1_p1_op_is_branch # !SH1_is_neutrino;

--CH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_branch_unit:the_enet_nios_branch_unit|do_branch~8 at LC9_9_G1
--operation mode is normal

CH1L3 = SH1_is_cancelled_from_commit_stage # !JH1_p1_op_is_branch # !SH1_is_neutrino;


--TH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|nonsequential_pc~62 at LC10_9_G1
--operation mode is normal

TH1L4 = (BH1_is_cancelled_2 # BH1_is_neutrino_2 # !JH1_p2_op_is_jump # !GH1L8) & CASCADE(CH1L3);


--KE14_q[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[20] at EC4_1_U2
KE14_q[20]_data_in = QJ1_alu_result[20];
KE14_q[20]_write_enable = PH1L6;
KE14_q[20]_clock_0 = GLOBAL(clk);
KE14_q[20]_clock_1 = GLOBAL(clk);
KE14_q[20]_clock_enable_1 = GH1L8;
KE14_q[20]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[20]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[20] = MEMORY_SEGMENT(KE14_q[20]_data_in, KE14_q[20]_write_enable, KE14_q[20]_clock_0, KE14_q[20]_clock_1, , , , KE14_q[20]_clock_enable_1, VCC, KE14_q[20]_write_address, KE14_q[20]_read_address);


--XJ1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[20]~835 at LC10_10_O1
--operation mode is normal

XJ1L21 = HH1_a_matches_dest2 & (KJ21_regout $ PJ21_regout) # !HH1_a_matches_dest2 & (KE14_q[20]);


--CC1L75 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|r_2~0 at LC4_11_D1
--operation mode is normal

CC1L75 = !YB1L49 # !YB1_enet_boot_rom_s1_slavearbiterlockenable # !YB1L55 # !YB1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1;


--CC1L70 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_run~58 at LC1_12_D1
--operation mode is normal

CC1L70 = CC1L75 & (DC1L109 & DC1_d1_reasons_to_wait # !DC1L102);


--CC1L71 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_run~59 at LC1_11_D1
--operation mode is normal

CC1L71 = CC1L70 & (!YB1L52 # !YB1_enet_boot_rom_s1_arb_addend[1] # !YB1L46);

--CC1L74 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_run~64 at LC1_11_D1
--operation mode is normal

CC1L74 = CC1L70 & (!YB1L52 # !YB1_enet_boot_rom_s1_arb_addend[1] # !YB1L46);


--CC1L76 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|r_3~5 at LC6_7_D1
--operation mode is normal

CC1L76 = DC1L11 # DC1L13 # !DC1L102;


--CC1L72 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_run~60 at LC6_2_D1
--operation mode is normal

CC1L72 = DC1L1 & (!DC1L86 & DC1_ext_ram_bus_avalon_slave_grant_vector[0]) # !DC1L1 & (!DC1L86 # !DC1L101);


--CC1L73 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_run~62 at LC2_11_D1
--operation mode is normal

CC1L73 = (CC1L72 & CC1L76 & (DC1_d1_reasons_to_wait # !DC1L2)) & CASCADE(CC1L74);


--YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2] at LC6_11_T1
--operation mode is normal

YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2]_lut_out = !YH1L3 # !XH1L28 # !XH1L1;
YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2] = DFFE(YH1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , YH1L1);


--YH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_in[2]~397 at LC3_11_T1
--operation mode is normal

YH1L3 = !JH1L5 & (RH1_d1_instruction_fifo_read_data_bad & !YH1L10);


--KH1_d1_irqnumber[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d1_irqnumber[5] at LC7_15_V1
--operation mode is normal

KH1_d1_irqnumber[5]_lut_out = BC1L47 & (BC1L48 & BC1L50);
KH1_d1_irqnumber[5] = DFFE(KH1_d1_irqnumber[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DJ1L129 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_if_save~52 at LC6_3_U1
--operation mode is normal

DJ1L129 = DJ1_CWP_out_pre_mask[2] & DJ1_IE_out_pre_mask & DJ1_CWP_out_pre_mask[1] & DJ1_CWP_out_pre_mask[0];


--DJ1L130 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_if_save~53 at LC5_3_U1
--operation mode is normal

DJ1L130 = DJ1_CWP_out_pre_mask[4] & DJ1L129 & DJ1_CWP_out_pre_mask[3];


--DJ1_IPRI_out_pre_mask[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IPRI_out_pre_mask[1] at LC4_10_U1
--operation mode is normal

DJ1_IPRI_out_pre_mask[1]_lut_out = JH1_p3_do_iTRET & (!DJ1_saved_status[10]) # !JH1_p3_do_iTRET & (!DJ1L45);
DJ1_IPRI_out_pre_mask[1] = DFFE(DJ1_IPRI_out_pre_mask[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L32);


--DJ1_IPRI_out_pre_mask[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IPRI_out_pre_mask[5] at LC8_10_U1
--operation mode is normal

DJ1_IPRI_out_pre_mask[5]_lut_out = JH1_p3_do_iTRET & !DJ1_saved_status[14] # !JH1_p3_do_iTRET & (!DJ1L49);
DJ1_IPRI_out_pre_mask[5] = DFFE(DJ1_IPRI_out_pre_mask[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L32);


--DJ1_IPRI_out_pre_mask[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IPRI_out_pre_mask[4] at LC8_8_U1
--operation mode is normal

DJ1_IPRI_out_pre_mask[4]_lut_out = JH1_p3_do_iTRET & (!DJ1_saved_status[13]) # !JH1_p3_do_iTRET & (!DJ1L48);
DJ1_IPRI_out_pre_mask[4] = DFFE(DJ1_IPRI_out_pre_mask[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L32);


--DJ1_IPRI_out_pre_mask[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IPRI_out_pre_mask[3] at LC6_8_U1
--operation mode is normal

DJ1_IPRI_out_pre_mask[3]_lut_out = JH1_p3_do_iTRET & !DJ1_saved_status[12] # !JH1_p3_do_iTRET & (!DJ1L47);
DJ1_IPRI_out_pre_mask[3] = DFFE(DJ1_IPRI_out_pre_mask[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L32);


--DJ1_IPRI_out_pre_mask[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IPRI_out_pre_mask[2] at LC9_8_U1
--operation mode is normal

DJ1_IPRI_out_pre_mask[2]_lut_out = JH1_p3_do_iTRET & !DJ1_saved_status[11] # !JH1_p3_do_iTRET & (!DJ1L46);
DJ1_IPRI_out_pre_mask[2] = DFFE(DJ1_IPRI_out_pre_mask[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L32);


--DJ1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|LessThan~119 at LC8_15_U1
--operation mode is normal

DJ1L33 = DJ1_IPRI_out_pre_mask[5] & DJ1_IPRI_out_pre_mask[2] & DJ1_IPRI_out_pre_mask[4] & DJ1_IPRI_out_pre_mask[3];


--DJ1L126 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_if_restore~52 at LC10_3_U1
--operation mode is normal

DJ1L126 = !DJ1_CWP_out_pre_mask[2] & DJ1_IE_out_pre_mask & !DJ1_CWP_out_pre_mask[1] & !DJ1_CWP_out_pre_mask[0];


--DJ1L127 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_if_restore~53 at LC8_3_U1
--operation mode is normal

DJ1L127 = !DJ1_CWP_out_pre_mask[4] & DJ1L126 & !DJ1_CWP_out_pre_mask[3];


--DJ1_IPRI_out_pre_mask[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IPRI_out_pre_mask[0] at LC6_4_U1
--operation mode is normal

DJ1_IPRI_out_pre_mask[0]_lut_out = JH1_p3_do_iTRET & !DJ1_saved_status[9] # !JH1_p3_do_iTRET & (!DJ1L44);
DJ1_IPRI_out_pre_mask[0] = DFFE(DJ1_IPRI_out_pre_mask[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L32);


--BH1_dest_local_2[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_2[0] at LC1_12_T1
--operation mode is normal

BH1_dest_local_2[0]_lut_out = NH1_dest_local[0];
BH1_dest_local_2[0] = DFFE(BH1_dest_local_2[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_dest_local_2[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_2[3] at LC2_12_T1
--operation mode is normal

BH1_dest_local_2[3]_lut_out = NH1_dest_local[3];
BH1_dest_local_2[3] = DFFE(BH1_dest_local_2[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HH1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest1~43 at LC3_12_T1
--operation mode is normal

HH1L16 = BH1_dest_local_2[3] & NH1_b_local[3] & (NH1_b_local[0] $ !BH1_dest_local_2[0]) # !BH1_dest_local_2[3] & !NH1_b_local[3] & (NH1_b_local[0] $ !BH1_dest_local_2[0]);


--BH1_dest_local_2[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_2[2] at LC5_11_T1
--operation mode is normal

BH1_dest_local_2[2]_lut_out = NH1_dest_local[2];
BH1_dest_local_2[2] = DFFE(BH1_dest_local_2[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HH1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest1~44 at LC5_12_T1
--operation mode is normal

HH1L17 = HH1_next_stage_modifies_register & HH1L16 & (NH1_b_local[2] $ !BH1_dest_local_2[2]);

--HH1L19 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest1~48 at LC5_12_T1
--operation mode is normal

HH1L19 = HH1_next_stage_modifies_register & HH1L16 & (NH1_b_local[2] $ !BH1_dest_local_2[2]);


--BH1_dest_local_2[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_2[4] at LC10_7_T2
--operation mode is normal

BH1_dest_local_2[4]_lut_out = NH1_dest_local[4];
BH1_dest_local_2[4] = DFFE(BH1_dest_local_2[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_dest_local_2[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_2[1] at LC7_12_T1
--operation mode is normal

BH1_dest_local_2[1]_lut_out = NH1_dest_local[1];
BH1_dest_local_2[1] = DFFE(BH1_dest_local_2[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HH1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest1~46 at LC6_12_T1
--operation mode is normal

HH1L18 = (NH1_b_local[4] & BH1_dest_local_2[4] & (NH1_b_local[1] $ !BH1_dest_local_2[1]) # !NH1_b_local[4] & !BH1_dest_local_2[4] & (NH1_b_local[1] $ !BH1_dest_local_2[1])) & CASCADE(HH1L19);


--HH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest1~43 at LC4_12_T1
--operation mode is normal

HH1L8 = BH1_dest_local_2[0] & NH1_a_local[0] & (BH1_dest_local_2[3] $ !NH1_a_local[3]) # !BH1_dest_local_2[0] & !NH1_a_local[0] & (BH1_dest_local_2[3] $ !NH1_a_local[3]);


--HH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest1~44 at LC8_12_T1
--operation mode is normal

HH1L9 = HH1_next_stage_modifies_register & HH1L8 & (NH1_a_local[2] $ !BH1_dest_local_2[2]);

--HH1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest1~48 at LC8_12_T1
--operation mode is normal

HH1L11 = HH1_next_stage_modifies_register & HH1L8 & (NH1_a_local[2] $ !BH1_dest_local_2[2]);


--HH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest1~46 at LC9_12_T1
--operation mode is normal

HH1L10 = (NH1_a_local[4] & BH1_dest_local_2[4] & (NH1_a_local[1] $ !BH1_dest_local_2[1]) # !NH1_a_local[4] & !BH1_dest_local_2[4] & (NH1_a_local[1] $ !BH1_dest_local_2[1])) & CASCADE(HH1L11);


--RJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~471 at LC7_3_S1
--operation mode is normal

RJ1L1 = RJ1L7 & RJ1L8 & RJ1L6 & RJ1L9;


--JH1_p3_do_iSKP1x is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iSKP1x at LC5_4_Z1
--operation mode is normal

JH1_p3_do_iSKP1x_lut_out = !BH1_instruction_2[13] & BH1_instruction_2[10] & JH1L103;
JH1_p3_do_iSKP1x = DFFE(JH1_p3_do_iSKP1x_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p3_do_iSKPRzx is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iSKPRzx at LC3_5_Z1
--operation mode is normal

JH1_p3_do_iSKPRzx_lut_out = !BH1_instruction_2[5] & BH1_instruction_2[7] & JH1L140;
JH1_p3_do_iSKPRzx = DFFE(JH1_p3_do_iSKPRzx_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p3_do_iSKP0x is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iSKP0x at LC5_5_Z1
--operation mode is normal

JH1_p3_do_iSKP0x_lut_out = !BH1_instruction_2[10] & (JH1L103 & !BH1_instruction_2[13]);
JH1_p3_do_iSKP0x = DFFE(JH1_p3_do_iSKP0x_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--QJ1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result~916 at LC9_5_Z1
--operation mode is normal

QJ1L53 = !JH1_p3_do_iSKP0x & (JH1_p3_do_iSKP1x # !JH1_p3_do_iSKPRzx);


--JH1_p3_do_iSKPS is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iSKPS at LC1_5_Z1
--operation mode is normal

JH1_p3_do_iSKPS_lut_out = BH1_instruction_2[5] & BH1_instruction_2[7] & JH1L140;
JH1_p3_do_iSKPS = DFFE(JH1_p3_do_iSKPS_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--QJ1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result~917 at LC3_6_Z1
--operation mode is normal

QJ1L54 = JH1_p3_do_iSKPS & (!QJ1L51) # !JH1_p3_do_iSKPS & (RJ1L1 $ QJ1L53);


--JH1_p3_skip_is_active is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_skip_is_active at LC4_5_Z1
--operation mode is normal

JH1_p3_skip_is_active_lut_out = !JH1L145;
JH1_p3_skip_is_active = DFFE(JH1_p3_skip_is_active_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--NH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|b_index_from_p~33 at LC10_4_Y1
--operation mode is normal

NH1L8 = RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[14] # !RH1_d1_instruction_fifo_out[15];


--JH1L100 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iPFXx~19 at LC1_8_T1
--operation mode is normal

JH1L100 = !NH1L8 & !RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[12] & !RH1_d1_instruction_fifo_out[13];


--EJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|overridden_opB[5]~293 at LC6_5_W1
--operation mode is normal

EJ1L8 = FJ1L14 & (JH1_p3_is_right_shift & (FJ1L5) # !JH1_p3_is_right_shift & MH1_shiftValue[1]);


--JH1L101 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iRDCTL~36 at LC4_14_Z1
--operation mode is normal

JH1L101 = BH1_instruction_2[8] & !BH1_instruction_2[7] & BH1_instruction_2[9] & JH1L95;


--EJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|Equal~567 at LC7_11_W1
--operation mode is normal

EJ1L2 = EJ1L8 & (JH1_p3_is_right_shift & (FJ1L1) # !JH1_p3_is_right_shift & MH1_shiftValue[0]);


--JH1L110 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iTRET~26 at LC5_13_Z1
--operation mode is normal

JH1L110 = !BH1_instruction_2[5] & !BH1_instruction_2[9] & BH1_instruction_2[7] & BH1_instruction_2[6];


--DJ1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|Equal~676 at LC9_16_U1
--operation mode is normal

DJ1L18 = AK12_regout & !AK14_regout & !AK18_regout & !AK16_regout;


--DJ1L124 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status_write_enable_9~44 at LC10_11_U1
--operation mode is normal

DJ1L124 = DJ1L24 & (JH1_p3_op_is_TRAP_0 # DJ1L18 & JH1_p3_do_iWRCTL);


--VB1_irq_reg is dual_processor:inst|dac_spi:the_dac_spi|irq_reg at LC9_10_R2
--operation mode is normal

VB1_irq_reg_lut_out = VB1L128 # VB1L130 # VB1L46 & VB1_iTRDY_reg;
VB1_irq_reg = DFFE(VB1_irq_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--JK1_irq is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|irq at LC9_10_C2
--operation mode is normal

JK1_irq_lut_out = JK1L16 # JK1L17 # JK1_control_reg[7] & KK1_rx_char_ready;
JK1_irq = DFFE(JK1_irq_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EK1_irq is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|irq at LC10_10_S2
--operation mode is normal

EK1_irq_lut_out = EK1L17 # EK1L16 # EK1_control_reg[7] & FK1_rx_char_ready;
EK1_irq = DFFE(EK1_irq_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VD1_control_register is dual_processor:inst|watchdog:the_watchdog|control_register at LC3_16_V1
--operation mode is normal

VD1_control_register_lut_out = VD1L3 & (VD1L76 & XJ1_op_a[0] # !VD1L76 & (VD1_control_register)) # !VD1L3 & (VD1_control_register);
VD1_control_register = DFFE(VD1_control_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TC1_timeout_occurred is dual_processor:inst|o_scope_timer:the_o_scope_timer|timeout_occurred at LC6_7_V2
--operation mode is normal

TC1_timeout_occurred_lut_out = TC1L153 & (!TC1L126 # !VD1L2);
TC1_timeout_occurred = DFFE(TC1_timeout_occurred_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TC1_control_register[0] is dual_processor:inst|o_scope_timer:the_o_scope_timer|control_register[0] at LC7_14_V2
--operation mode is normal

TC1_control_register[0]_lut_out = XJ1_op_a[0];
TC1_control_register[0] = DFFE(TC1_control_register[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_control_wr_strobe);


--BC1L48 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[5]~448 at LC4_15_V1
--operation mode is normal

BC1L48 = TC1_control_register[0] & !TC1_timeout_occurred & (!VD1_control_register # !VD1_timeout_occurred) # !TC1_control_register[0] & (!VD1_control_register # !VD1_timeout_occurred);


--BC1L54 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irq~25 at LC10_15_V1
--operation mode is normal

BC1L54 = VB1_irq_reg # EK1_irq # JK1_irq # !BC1L48;


--MD1_timeout_occurred is dual_processor:inst|timer1:the_timer1|timeout_occurred at LC2_14_N2
--operation mode is normal

MD1_timeout_occurred_lut_out = MD1L229 & (!MD1L159 # !VD1L2);
MD1_timeout_occurred = DFFE(MD1_timeout_occurred_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--MD1_control_register[0] is dual_processor:inst|timer1:the_timer1|control_register[0] at LC2_5_S2
--operation mode is normal

MD1_control_register[0]_lut_out = XJ1_op_a[0];
MD1_control_register[0] = DFFE(MD1_control_register[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_control_wr_strobe);


--MB1_irq_mask is dual_processor:inst|bounceback_int:the_bounceback_int|irq_mask at LC4_14_V1
--operation mode is normal

MB1_irq_mask_lut_out = EC1L1 & (NB1L1 & XJ1_op_a[0] # !NB1L1 & (MB1_irq_mask)) # !EC1L1 & (MB1_irq_mask);
MB1_irq_mask = DFFE(MB1_irq_mask_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--MB1_edge_capture is dual_processor:inst|bounceback_int:the_bounceback_int|edge_capture at LC4_11_G1
--operation mode is normal

MB1_edge_capture_lut_out = MB1L4 & (!EC1L24 # !NB1L1);
MB1_edge_capture = DFFE(MB1_edge_capture_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L46 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[1]~449 at LC5_14_V1
--operation mode is normal

BC1L46 = MB1_irq_mask & !MB1_edge_capture & (!MD1_timeout_occurred # !MD1_control_register[0]) # !MB1_irq_mask & (!MD1_timeout_occurred # !MD1_control_register[0]);


--HB1_irq_mask is dual_processor:inst|axis1_int:the_axis1_int|irq_mask at LC10_14_V1
--operation mode is normal

HB1_irq_mask_lut_out = EC1L1 & (JB1L1 & (XJ1_op_a[0]) # !JB1L1 & HB1_irq_mask) # !EC1L1 & HB1_irq_mask;
HB1_irq_mask = DFFE(HB1_irq_mask_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--HB1_edge_capture is dual_processor:inst|axis1_int:the_axis1_int|edge_capture at LC4_4_M1
--operation mode is normal

HB1_edge_capture_lut_out = JB1L1 & !EC1L24 & (TB1L33 # HB1_edge_capture) # !JB1L1 & (TB1L33 # HB1_edge_capture);
HB1_edge_capture = DFFE(HB1_edge_capture_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L47 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[2]~450 at LC1_14_V1
--operation mode is normal

BC1L47 = EC1L34 & BC1L46 & (!HB1_edge_capture # !HB1_irq_mask);


--VC1_timeout_occurred is dual_processor:inst|one_ms_timer:the_one_ms_timer|timeout_occurred at LC10_14_R2
--operation mode is normal

VC1_timeout_occurred_lut_out = VC1L143 & (!VC1L120 # !VD1L2);
VC1_timeout_occurred = DFFE(VC1_timeout_occurred_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VC1_control_register is dual_processor:inst|one_ms_timer:the_one_ms_timer|control_register at LC10_13_V2
--operation mode is normal

VC1_control_register_lut_out = VD1L3 & (VC1L120 & (XJ1_op_a[0]) # !VC1L120 & VC1_control_register) # !VD1L3 & VC1_control_register;
VC1_control_register = DFFE(VC1_control_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PD1_timeout_occurred is dual_processor:inst|timer2:the_timer2|timeout_occurred at LC5_14_N2
--operation mode is normal

PD1_timeout_occurred_lut_out = PD1L230 & (!VD1L2 # !PD1L160);
PD1_timeout_occurred = DFFE(PD1_timeout_occurred_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PD1_control_register[0] is dual_processor:inst|timer2:the_timer2|control_register[0] at LC5_12_V2
--operation mode is normal

PD1_control_register[0]_lut_out = XJ1_op_a[0];
PD1_control_register[0] = DFFE(PD1_control_register[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_control_wr_strobe);


--BC1L49 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber~451 at LC6_12_V2
--operation mode is normal

BC1L49 = VC1_control_register & !VC1_timeout_occurred & (!PD1_control_register[0] # !PD1_timeout_occurred) # !VC1_control_register & (!PD1_control_register[0] # !PD1_timeout_occurred);


--N1_timeout_occurred is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|timeout_occurred at LC9_7_F1
--operation mode is normal

N1_timeout_occurred_lut_out = !N1L69 & (N1_timeout_occurred # N1L9 & !N1_delayed_unxcounter_is_zeroxx0);
N1_timeout_occurred = DFFE(N1_timeout_occurred_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--N1_control_register is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|control_register at LC10_16_V1
--operation mode is normal

N1_control_register_lut_out = !N1L5;
N1_control_register = DFFE(N1_control_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_irq_mask[1] is dual_processor:inst|control_int:the_control_int|irq_mask[1] at LC4_16_M1
--operation mode is normal

TB1_irq_mask[1]_lut_out = XJ1_op_a[1];
TB1_irq_mask[1] = DFFE(TB1_irq_mask[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TB1L1);


--TB1_edge_capture[1] is dual_processor:inst|control_int:the_control_int|edge_capture[1] at LC5_12_M1
--operation mode is normal

TB1_edge_capture[1]_lut_out = !TB1L32 & (TB1_edge_capture[1] # !TB1_d2_data_in[1] & TB1_d1_data_in[1]);
TB1_edge_capture[1] = DFFE(TB1_edge_capture[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_irq is dual_processor:inst|control_int:the_control_int|irq at LC2_16_M1
--operation mode is normal

TB1_irq = TB1_edge_capture[1] & TB1_irq_mask[1] # !TB1L47 # !TB1L48;


--BC1L50 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber~452 at LC7_16_V1
--operation mode is normal

BC1L50 = !TB1_irq & BC1L49 & (!N1_control_register # !N1_timeout_occurred);


--KH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~77 at LC6_15_U1
--operation mode is arithmetic

KH1L2 = DJ1_IPRI_out_pre_mask[4] & !VC1_counter_is_running & !KH1L5 # !DJ1_IPRI_out_pre_mask[4] & (!KH1L5 # !VC1_counter_is_running);

--KH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~79 at LC6_15_U1
--operation mode is arithmetic

KH1L3 = CARRY(DJ1_IPRI_out_pre_mask[4] & !VC1_counter_is_running & !KH1L5 # !DJ1_IPRI_out_pre_mask[4] & (!KH1L5 # !VC1_counter_is_running));


--RH1_next_instruction_address[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[18] at LC3_10_P1
--operation mode is counter

RH1_next_instruction_address[18]_lut_out = RH1_next_instruction_address[18] $ (!RH1L72);
RH1_next_instruction_address[18]_sload_eqn = (RH1L81 & UH1L62) # (!RH1L81 & RH1_next_instruction_address[18]_lut_out);
RH1_next_instruction_address[18] = DFFE(RH1_next_instruction_address[18]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L74 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[18]~206 at LC3_10_P1
--operation mode is counter

RH1L74 = CARRY(RH1_next_instruction_address[18] & (!RH1L72));


--RH1_next_instruction_address[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[19] at LC4_10_P1
--operation mode is counter

RH1_next_instruction_address[19]_lut_out = RH1_next_instruction_address[19] $ (RH1L74);
RH1_next_instruction_address[19]_sload_eqn = (RH1L81 & UH1L63) # (!RH1L81 & RH1_next_instruction_address[19]_lut_out);
RH1_next_instruction_address[19] = DFFE(RH1_next_instruction_address[19]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L76 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[19]~209 at LC4_10_P1
--operation mode is counter

RH1L76 = CARRY(!RH1L74 # !RH1_next_instruction_address[19]);


--JH1L98 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iLDx~134 at LC10_5_Y1
--operation mode is normal

JH1L98 = !RH1L34 & (!NH1L8 & RH1L33 # !JH1L82);


--DC1L34 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~900 at LC6_14_D1
--operation mode is normal

DC1L34 = DC1_ext_ram_bus_avalon_slave_arb_share_counter[1] # DC1L176 & DC1L85 # !DC1_ext_ram_bus_avalon_slave_slavearbiterlockenable;


--DC1L35 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~901 at LC8_2_E1
--operation mode is normal

DC1L35 = DC1L177 & DC1_ext_ram_bus_avalon_slave_arb_share_counter[2] # !DC1L177 & (DC1L181);


--DC1L36 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~902 at LC7_2_E1
--operation mode is normal

DC1L36 = DC1L177 & DC1_ext_ram_bus_avalon_slave_arb_share_counter[4] # !DC1L177 & (DC1L181);


--DC1L37 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~903 at LC10_2_E1
--operation mode is normal

DC1L37 = DC1L177 & DC1_ext_ram_bus_avalon_slave_arb_share_counter[5] # !DC1L177 & (DC1L182);


--DC1L190 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable~115 at LC6_1_E1
--operation mode is normal

DC1L190 = DC1L26 & DC1L177 & !DC1L239 & DC1L24 # !DC1L26 & !DC1L24 & (DC1L239 # !DC1L177);

--DC1L192 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable~119 at LC6_1_E1
--operation mode is normal

DC1L192 = DC1L26 & DC1L177 & !DC1L239 & DC1L24 # !DC1L26 & !DC1L24 & (DC1L239 # !DC1L177);


--DC1L191 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable~117 at LC7_1_E1
--operation mode is normal

DC1L191 = (DC1L28 & DC1L177 & !DC1L239 & DC1L30 # !DC1L28 & !DC1L30 & (DC1L239 # !DC1L177)) & CASCADE(DC1L192);


--BC1L497 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|pre_dbs_count_enable~179 at LC4_10_I1
--operation mode is normal

BC1L497 = DC1_enet_nios_data_master_read_data_valid_ext_flash_s1_shift_register # Y1_enet_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register # W1_enet_nios_data_master_read_data_valid_ad_ram_s1_shift_register # R1_enet_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register;


--BC1L498 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|pre_dbs_count_enable~180 at LC9_8_A1
--operation mode is normal

BC1L498 = !BC1L497 & (!DC1_ext_flash_s1_in_a_write_cycle # !DC1_d1_reasons_to_wait # !DC1L109);

--BC1L502 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|pre_dbs_count_enable~186 at LC9_8_A1
--operation mode is normal

BC1L502 = !BC1L497 & (!DC1_ext_flash_s1_in_a_write_cycle # !DC1_d1_reasons_to_wait # !DC1L109);


--BC1L499 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|pre_dbs_count_enable~181 at LC4_9_A1
--operation mode is normal

BC1L499 = DC1L94 # W1_enet_nios_data_master_requests_ad_ram_s1 # R1_enet_nios_data_master_requests_ad_cmd_ram_s1 # Y1_enet_nios_data_master_requests_ad_result_ram_s1;


--BC1L500 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|pre_dbs_count_enable~182 at LC6_8_A1
--operation mode is normal

BC1L500 = R1L29 # !DC1L237 & !BC1_enet_nios_data_master_no_byte_enables_and_last_term & BC1L499;


--BC1L501 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|pre_dbs_count_enable~184 at LC10_8_A1
--operation mode is normal

BC1L501 = (!Y1L38 & !BC1L500 & !W1L101 # !GH1_dc_write) & CASCADE(BC1L502);


--VB1_shift_reg[11] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[11] at LC7_10_Z2
--operation mode is normal

VB1_shift_reg[11]_lut_out = VB1L175 & VB1_shift_reg[10] # !VB1L175 & (VB1L179);
VB1_shift_reg[11] = DFFE(VB1_shift_reg[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_tx_holding_reg[12] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[12] at LC6_13_Z2
--operation mode is normal

VB1_tx_holding_reg[12]_lut_out = XJ1_op_a[12];
VB1_tx_holding_reg[12] = DFFE(VB1_tx_holding_reg[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1L178 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3991 at LC5_14_Z2
--operation mode is normal

VB1L178 = VB1_transmitting & (VB1_shift_reg[12]) # !VB1_transmitting & (VB1_tx_holding_primed & VB1_tx_holding_reg[12] # !VB1_tx_holding_primed & (VB1_shift_reg[12]));


--AL1L23 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC2_8_F2
--operation mode is normal

AL1L23 = AL1_cout;


--RB1L1 is dual_processor:inst|cont_int_output:the_cont_int_output|always0~36 at LC6_4_G1
--operation mode is normal

RB1L1 = YB1L2 & !TJ1_dc_address[16] & !TJ1_dc_address[5] & TJ1_dc_address[14];


--JC1L3 is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|always0~40 at LC1_16_G1
--operation mode is normal

JC1L3 = TJ1_dc_address[6] & !TJ1_dc_address[7] & GH1_dc_byteenable[0] & JC1L2;


--WC1L1 is dual_processor:inst|one_ms_timer_s1_arbitrator:the_one_ms_timer_s1|Equal~64 at LC4_4_G1
--operation mode is normal

WC1L1 = !TJ1_dc_address[10] & !TJ1_dc_address[11] & TJ1_dc_address[12];


--GC1L1 is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|always0~30 at LC4_16_G1
--operation mode is normal

GC1L1 = WC1L1 & RB1L1 & TJ1_dc_address[4] & JC1L3;


--DL14_aeb_out is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out at LC5_4_D2
--operation mode is normal

DL14_aeb_out = AL2_sload_path[7] & !AL2_sload_path[4] & !AL2_sload_path[5] & AL2_sload_path[6];


--DL15_aeb_out is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC7_4_D2
--operation mode is normal

DL15_aeb_out = !AL2_sload_path[3] & AL2_sload_path[1] & AL2_sload_path[0] & AL2_sload_path[2];


--AL2_sload_path[6] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_5_D2
--operation mode is counter

AL2_sload_path[6]_lut_out = AL2_sload_path[6] $ (!AL2L13);
AL2_sload_path[6]_reg_input = !AL2_pre_sclr & AL2_sload_path[6]_lut_out;
AL2_sload_path[6] = DFFE(AL2_sload_path[6]_reg_input, GLOBAL(clk), , , F1_inst8);

--AL2L15 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_5_D2
--operation mode is counter

AL2L15 = CARRY(AL2_sload_path[6] & (!AL2L13));


--AL2_pre_sclr is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr at LC9_4_D2
--operation mode is normal

AL2_pre_sclr = DL26_aeb_out # QC1_data_out[0];


--WD1L5 is dual_processor:inst|watchdog_s1_arbitrator:the_watchdog_s1|Equal~87 at LC9_4_G1
--operation mode is normal

WD1L5 = !TJ1_dc_address[16] & YB1L2 & TJ1_dc_address[14];


--JC1L4 is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|always0~41 at LC7_4_G1
--operation mode is normal

JC1L4 = WC1L1 & (TJ1_dc_address[5] & WD1L5);


--JC1L1 is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|always0~1 at LC3_13_P2
--operation mode is normal

JC1L1 = JC1L4 & !TJ1_dc_address[4] & JC1L3;


--DL21_aeb_out is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out at LC6_8_T2
--operation mode is normal

DL21_aeb_out = AL3_sload_path[6] & !AL3_sload_path[5] & !AL3_sload_path[4] & AL3_sload_path[7];


--DL22_aeb_out is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC8_8_T2
--operation mode is normal

DL22_aeb_out = !AL3_sload_path[3] & AL3_sload_path[1] & AL3_sload_path[2] & AL3_sload_path[0];


--AL3_sload_path[6] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_9_T2
--operation mode is counter

AL3_sload_path[6]_lut_out = AL3_sload_path[6] $ (!AL3L13);
AL3_sload_path[6]_reg_input = !AL3_pre_sclr & AL3_sload_path[6]_lut_out;
AL3_sload_path[6] = DFFE(AL3_sload_path[6]_reg_input, GLOBAL(clk), , , F1_inst12);

--AL3L15 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_9_T2
--operation mode is counter

AL3L15 = CARRY(AL3_sload_path[6] & (!AL3L13));


--AL3_pre_sclr is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr at LC10_8_T2
--operation mode is normal

AL3_pre_sclr = DL28_aeb_out # QC1_data_out[0];


--BJ1_shiftresult[28] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[28] at LC7_10_Q1
--operation mode is normal

BJ1_shiftresult[28]_lut_out = !BJ1L86;
BJ1_shiftresult[28] = DFFE(BJ1_shiftresult[28]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L70 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3620 at LC8_13_Q1
--operation mode is normal

HJ1L70 = BJ1_sel_rot1 & (BJ1_shiftresult[27]) # !BJ1_sel_rot1 & BJ1_shiftresult[28] # !BJ1_shift_cycle_2;


--PJ29_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC28|regout at LC9_7_O1
--operation mode is normal

PJ29_regout_lut_out = (CJ1_rota3[0] & HJ1_true_regA[4] & (!CJ1L22) # !CJ1_rota3[0] & (HJ1_true_regA[12] # !CJ1L22)) & CASCADE(NJ57_cascout);
PJ29_regout = DFFE(PJ29_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ29_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_28|regout at LC3_15_S1
--operation mode is counter

KJ29_regout_lut_out = HJ1_true_regA[28] $ JJ1_true_regB[28] $ KJ28_cout;
KJ29_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[28]) # (!GJ1L1 & KJ29_regout_lut_out);
KJ29_regout_reg_input = KJ29_regout_sload_eqn & !EH1L6;
KJ29_regout = DFFE(KJ29_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ29_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_28|cout at LC3_15_S1
--operation mode is counter

KJ29_cout = CARRY(HJ1_true_regA[28] & !JJ1_true_regB[28] & !KJ28_cout # !HJ1_true_regA[28] & (!KJ28_cout # !JJ1_true_regB[28]));


--HJ1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~28 at LC3_7_O1
--operation mode is normal

HJ1L38 = PJ29_regout $ KJ29_regout;


--HJ1_true_regA[28] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[28] at LC4_1_Q1
--operation mode is normal

HJ1_true_regA[28] = HJ1L70 & (WJ1_do_fwd_a_alu & (HJ1L38) # !WJ1_do_fwd_a_alu & XJ1_op_a[28]);


--NJ10L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F9|the_apex20k_lcell~COMBOUT at LC5_10_X1
--operation mode is normal

NJ10L3 = (AJ1_sel_notb & !JH1_p3_sel_memword & !JJ1_true_regB[4] # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[4] # !JH1_p3_sel_memword)) & CASCADE(MJ5_cascout);

--NJ10_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F9|cascout at LC5_10_X1
--operation mode is normal

NJ10_cascout = (AJ1_sel_notb & !JH1_p3_sel_memword & !JJ1_true_regB[4] # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[4] # !JH1_p3_sel_memword)) & CASCADE(MJ5_cascout);


--JJ1_true_regB[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[4] at LC6_10_S1
--operation mode is normal

JJ1_true_regB[4] = MH1_byte_complement[0] $ JJ1L59;


--WF9L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F8|the_apex20k_lcell~COMBOUT at LC3_5_H2
--operation mode is normal

WF9L3 = (TE1_p3_sel_memword & (!JF1_sel_notb & T1L35) # !TE1_p3_sel_memword & (!JF1_sel_notb # !SF1_true_regB[8])) & CASCADE(VF9_cascout);

--WF9_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F8|cascout at LC3_5_H2
--operation mode is normal

WF9_cascout = (TE1_p3_sel_memword & (!JF1_sel_notb & T1L35) # !TE1_p3_sel_memword & (!JF1_sel_notb # !SF1_true_regB[8])) & CASCADE(VF9_cascout);


--JG9_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC8|regout at LC8_5_L2
--operation mode is normal

JG9_regout_lut_out = (GG1_sel_override_lo & !GG1L2 & NF1L1 # !GG1_sel_override_lo & (QE1_const[8] # !GG1L2)) & CASCADE(HG9_cascout);
JG9_regout = DFFE(JG9_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SF1_true_regB[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[8] at LC6_1_L2
--operation mode is normal

SF1_true_regB[8] = VE1_byte_complement[1] $ (!VE1_byte_zero[1] & JG9_regout);


--KE3_q[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[8] at EC8_1_H2
KE3_q[8]_data_in = YF1_alu_result[8];
KE3_q[8]_write_enable = XE1L1;
KE3_q[8]_clock_0 = GLOBAL(clk);
KE3_q[8]_clock_1 = GLOBAL(clk);
KE3_q[8]_clock_enable_1 = RE1L6;
KE3_q[8]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[8]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[8] = MEMORY_SEGMENT(KE3_q[8]_data_in, KE3_q[8]_write_enable, KE3_q[8]_clock_0, KE3_q[8]_clock_1, , , , KE3_q[8]_clock_enable_1, VCC, KE3_q[8]_write_address, KE3_q[8]_read_address);


--FG1L39 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[8]~701 at LC1_4_H2
--operation mode is normal

FG1L39 = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & (YF1_alu_result[8]) # !SE1_a_matches_dest2 & KE3_q[8]);


--VE1_next_instruction_address_2[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[8] at LC2_12_A1
--operation mode is normal

VE1_next_instruction_address_2[8]_lut_out = ZE1_next_instruction_address[8];
VE1_next_instruction_address_2[8] = DFFE(VE1_next_instruction_address_2[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F0|the_apex20k_lcell~COMBOUT at LC3_11_K2
--operation mode is normal

VF1L3 = MF1_control_register_result[0] # !TE1_p3_do_iRDCTL;

--VF1_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F0|cascout at LC3_11_K2
--operation mode is normal

VF1_cascout = MF1_control_register_result[0] # !TE1_p3_do_iRDCTL;


--TE1L89 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_force_carryin~185 at LC5_8_F2
--operation mode is normal

TE1L89 = !LE1_instruction_2[13] & !LE1_instruction_2[14] & (LE1_instruction_2[12] $ LE1_instruction_2[11]);


--TE1L90 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_force_carryin~186 at LC4_8_F2
--operation mode is normal

TE1L90 = !LE1_instruction_2[8] & LE1_instruction_2[12] & LE1_instruction_2[13] & !LE1_instruction_2[9];


--TE1L91 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_force_carryin~187 at LC9_9_F2
--operation mode is normal

TE1L91 = LE1_instruction_2[11] & !LE1_instruction_2[10] & TE1L90 & LE1_instruction_2[14];


--TE1L64 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_c_is_borrow~176 at LC4_9_F2
--operation mode is normal

TE1L64 = TE1L71 & LE1_instruction_2[14] & !LE1_instruction_2[12];


--TE1_p3_do_iWRCTL is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iWRCTL at LC1_14_F2
--operation mode is normal

TE1_p3_do_iWRCTL_lut_out = !LE1_instruction_2[6] & TE1L74 & !LE1_instruction_2[5];
TE1_p3_do_iWRCTL = DFFE(TE1_p3_do_iWRCTL_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--JG7_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC6|regout at LC10_2_L2
--operation mode is normal

JG7_regout_lut_out = (GG1L2 & (QE1_const[6] & !GG1_sel_override_lo) # !GG1L2 & (NF1L2 # !GG1_sel_override_lo)) & CASCADE(HG7_cascout);
JG7_regout = DFFE(JG7_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--JG6_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC5|regout at LC5_5_L2
--operation mode is normal

JG6_regout_lut_out = (GG1_sel_override_lo & (NF1L8 & !GG1L2) # !GG1_sel_override_lo & (QE1_const[5] # !GG1L2)) & CASCADE(HG6_cascout);
JG6_regout = DFFE(JG6_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--MF1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|Equal~80 at LC5_3_G2
--operation mode is normal

MF1L13 = !JG9_regout & !JG8_regout & !JG7_regout & !JG6_regout;


--MF1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|C_write_enable_6~37 at LC3_14_F2
--operation mode is normal

MF1L11 = MF1L13 & (TE1_p3_do_iWRCTL & KF1_pipe_state_we);


--MF1_C_deferred_we is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|C_deferred_we at LC2_14_F2
--operation mode is normal

MF1_C_deferred_we = MF1L11 # MF1_V_stored_is_stale & RE1L6;


--TE1_p3_V_update is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_V_update at LC6_14_F2
--operation mode is normal

TE1_p3_V_update_lut_out = TE1_p2_V_update;
TE1_p3_V_update = DFFE(TE1_p3_V_update_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--DF1_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_0|combout at LC7_15_H2
--operation mode is normal

DF1_combout = UE1_do_jump & FG1L1 # !UE1_do_jump & (CF1L6);

--DF1_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_0|regout at LC7_15_H2
--operation mode is normal

DF1_regout = DFFE(DF1_combout, GLOBAL(clk), GLOBAL(H1_data_out), , BF1_nonsequential_pc);


--CF1L26 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[0]~1694 at LC5_15_H2
--operation mode is normal

CF1L26 = BF1L4 & DF1_regout # !BF1L4 & (DF1_combout);


--KF1_shiftresult[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[5] at LC5_8_K2
--operation mode is normal

KF1_shiftresult[5]_lut_out = !KF1L17;
KF1_shiftresult[5] = DFFE(KF1_shiftresult[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[6]~2572 at LC5_10_K2
--operation mode is normal

RF1L13 = KF1_sel_rot1 & KF1_shiftresult[5] # !KF1_sel_rot1 & (KF1_shiftresult[6]) # !KF1_shift_cycle_2;


--FG1_op_a[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[6] at LC4_12_H2
--operation mode is normal

FG1_op_a[6]_lut_out = FG1L37 # VE1_next_instruction_address_2[6] & TE1_op_subroutine_delayed_for_force_carryin_2;
FG1_op_a[6] = DFFE(FG1_op_a[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[6]~2573 at LC9_10_K2
--operation mode is normal

RF1L14 = RF1L13 & (EG1_do_fwd_a_alu & YF1_alu_result[6] # !EG1_do_fwd_a_alu & (FG1_op_a[6]));


--KF1_shiftresult[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[13] at LC10_14_K2
--operation mode is normal

KF1_shiftresult[13]_lut_out = !KF1L41;
KF1_shiftresult[13] = DFFE(KF1_shiftresult[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L29 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[14]~2574 at LC2_13_K2
--operation mode is normal

RF1L29 = KF1_sel_rot1 & KF1_shiftresult[13] # !KF1_sel_rot1 & (KF1_shiftresult[14]) # !KF1_shift_cycle_2;


--RF1L30 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[14]~2575 at LC5_11_H2
--operation mode is normal

RF1L30 = RF1L29 & (EG1_do_fwd_a_alu & (YF1_alu_result[14]) # !EG1_do_fwd_a_alu & FG1_op_a[14]);


--WF7L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F6|the_apex20k_lcell~COMBOUT at LC8_11_K2
--operation mode is normal

WF7L3 = (JF1_sel_notb & !SF1_true_regB[6] & !TE1_p3_sel_memword # !JF1_sel_notb & (T1L27 # !TE1_p3_sel_memword)) & CASCADE(VF7_cascout);

--WF7_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F6|cascout at LC8_11_K2
--operation mode is normal

WF7_cascout = (JF1_sel_notb & !SF1_true_regB[6] & !TE1_p3_sel_memword # !JF1_sel_notb & (T1L27 # !TE1_p3_sel_memword)) & CASCADE(VF7_cascout);


--SF1_true_regB[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[6] at LC6_16_K2
--operation mode is normal

SF1_true_regB[6] = VE1_byte_complement[0] $ (JG7_regout & !VE1_byte_zero[0]);


--KF1_shiftresult[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[4] at LC8_6_K2
--operation mode is normal

KF1_shiftresult[4]_lut_out = !KF1L14;
KF1_shiftresult[4] = DFFE(KF1_shiftresult[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[4]~2576 at LC10_6_K2
--operation mode is normal

RF1L9 = KF1_sel_rot1 & KF1_shiftresult[3] # !KF1_sel_rot1 & (KF1_shiftresult[4]) # !KF1_shift_cycle_2;


--FG1_op_a[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[4] at LC3_12_H2
--operation mode is normal

FG1_op_a[4]_lut_out = FG1L35 # TE1_op_subroutine_delayed_for_force_carryin_2 & VE1_next_instruction_address_2[4];
FG1_op_a[4] = DFFE(FG1_op_a[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[4]~2577 at LC8_14_K2
--operation mode is normal

RF1L10 = RF1L9 & (EG1_do_fwd_a_alu & (YF1_alu_result[4]) # !EG1_do_fwd_a_alu & FG1_op_a[4]);


--KF1_shiftresult[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[12] at LC8_15_K2
--operation mode is normal

KF1_shiftresult[12]_lut_out = !KF1L38;
KF1_shiftresult[12] = DFFE(KF1_shiftresult[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[12]~2578 at LC7_8_K2
--operation mode is normal

RF1L25 = KF1_sel_rot1 & (KF1_shiftresult[11]) # !KF1_sel_rot1 & KF1_shiftresult[12] # !KF1_shift_cycle_2;


--FG1_op_a[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[12] at LC8_8_K2
--operation mode is normal

FG1_op_a[12]_lut_out = FG1L43 # TE1_op_subroutine_delayed_for_force_carryin_2 & VE1_next_instruction_address_2[12];
FG1_op_a[12] = DFFE(FG1_op_a[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L26 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[12]~2579 at LC4_8_K2
--operation mode is normal

RF1L26 = RF1L25 & (EG1_do_fwd_a_alu & YF1_alu_result[12] # !EG1_do_fwd_a_alu & (FG1_op_a[12]));


--WF5L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F4|the_apex20k_lcell~COMBOUT at LC3_12_K2
--operation mode is normal

WF5L3 = (JF1_sel_notb & !TE1_p3_sel_memword & !SF1_true_regB[4] # !JF1_sel_notb & (T1L19 # !TE1_p3_sel_memword)) & CASCADE(VF5_cascout);

--WF5_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F4|cascout at LC3_12_K2
--operation mode is normal

WF5_cascout = (JF1_sel_notb & !TE1_p3_sel_memword & !SF1_true_regB[4] # !JF1_sel_notb & (T1L19 # !TE1_p3_sel_memword)) & CASCADE(VF5_cascout);


--JG5_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC4|regout at LC4_3_L2
--operation mode is normal

JG5_regout_lut_out = (GG1_sel_override_lo & NF1L7 & (!GG1L2) # !GG1_sel_override_lo & (QE1_const[4] # !GG1L2)) & CASCADE(HG5_cascout);
JG5_regout = DFFE(JG5_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SF1_true_regB[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[4] at LC7_2_L2
--operation mode is normal

SF1_true_regB[4] = VE1_byte_complement[0] $ (!VE1_byte_zero[0] & JG5_regout);


--RF1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[5]~2580 at LC5_7_K2
--operation mode is normal

RF1L11 = KF1_sel_rot1 & KF1_shiftresult[4] # !KF1_sel_rot1 & (KF1_shiftresult[5]) # !KF1_shift_cycle_2;


--FG1_op_a[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[5] at LC4_6_H2
--operation mode is normal

FG1_op_a[5]_lut_out = FG1L36 # VE1_next_instruction_address_2[5] & TE1_op_subroutine_delayed_for_force_carryin_2;
FG1_op_a[5] = DFFE(FG1_op_a[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--RF1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[5]~2581 at LC5_6_K2
--operation mode is normal

RF1L12 = RF1L11 & (EG1_do_fwd_a_alu & YF1_alu_result[5] # !EG1_do_fwd_a_alu & (FG1_op_a[5]));


--RF1L27 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[13]~2582 at LC7_14_K2
--operation mode is normal

RF1L27 = KF1_sel_rot1 & (KF1_shiftresult[12]) # !KF1_sel_rot1 & KF1_shiftresult[13] # !KF1_shift_cycle_2;


--RF1L28 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[13]~2583 at LC9_14_K2
--operation mode is normal

RF1L28 = RF1L27 & (EG1_do_fwd_a_alu & (YF1_alu_result[13]) # !EG1_do_fwd_a_alu & FG1_op_a[13]);


--WF6L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F5|the_apex20k_lcell~COMBOUT at LC8_4_K2
--operation mode is normal

WF6L3 = (JF1_sel_notb & !SF1_true_regB[5] & !TE1_p3_sel_memword # !JF1_sel_notb & (T1L23 # !TE1_p3_sel_memword)) & CASCADE(VF6_cascout);

--WF6_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F5|cascout at LC8_4_K2
--operation mode is normal

WF6_cascout = (JF1_sel_notb & !SF1_true_regB[5] & !TE1_p3_sel_memword # !JF1_sel_notb & (T1L23 # !TE1_p3_sel_memword)) & CASCADE(VF6_cascout);


--SF1_true_regB[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[5] at LC5_16_K2
--operation mode is normal

SF1_true_regB[5] = VE1_byte_complement[0] $ (JG6_regout & !VE1_byte_zero[0]);


--WF15L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F14|the_apex20k_lcell~COMBOUT at LC9_2_K2
--operation mode is normal

WF15L3 = (JF1_sel_notb & !SF1_true_regB[14] & !TE1_p3_sel_memword # !JF1_sel_notb & (T1L59 # !TE1_p3_sel_memword)) & CASCADE(VF15_cascout);

--WF15_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F14|cascout at LC9_2_K2
--operation mode is normal

WF15_cascout = (JF1_sel_notb & !SF1_true_regB[14] & !TE1_p3_sel_memword # !JF1_sel_notb & (T1L59 # !TE1_p3_sel_memword)) & CASCADE(VF15_cascout);


--JG15_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC14|regout at LC6_11_L2
--operation mode is normal

JG15_regout_lut_out = (GG1_sel_override_lo & !GG1L2 & (NF1L2) # !GG1_sel_override_lo & (QE1_const[14] # !GG1L2)) & CASCADE(HG15_cascout);
JG15_regout = DFFE(JG15_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SF1_true_regB[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[14] at LC7_12_L2
--operation mode is normal

SF1_true_regB[14] = VE1_byte_complement[1] $ (!VE1_byte_zero[1] & JG15_regout);


--LE1_instruction_1[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[10] at LC5_11_G2
--operation mode is normal

LE1_instruction_1[10]_lut_out = ZE1_d1_instruction_fifo_out[10];
LE1_instruction_1[10] = DFFE(LE1_instruction_1[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--WF12L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F11|the_apex20k_lcell~COMBOUT at LC4_15_D2
--operation mode is normal

WF12L3 = (TE1_p3_sel_memword & (!JF1_sel_notb & T1L47) # !TE1_p3_sel_memword & (!JF1_sel_notb # !SF1_true_regB[11])) & CASCADE(VF12_cascout);

--WF12_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F11|cascout at LC4_15_D2
--operation mode is normal

WF12_cascout = (TE1_p3_sel_memword & (!JF1_sel_notb & T1L47) # !TE1_p3_sel_memword & (!JF1_sel_notb # !SF1_true_regB[11])) & CASCADE(VF12_cascout);


--JG12_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC11|regout at LC3_1_L2
--operation mode is normal

JG12_regout_lut_out = (GG1_sel_override_lo & (NF1L6 & !GG1L2) # !GG1_sel_override_lo & (QE1_const[11] # !GG1L2)) & CASCADE(HG12_cascout);
JG12_regout = DFFE(JG12_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SF1_true_regB[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[11] at LC1_1_L2
--operation mode is normal

SF1_true_regB[11] = VE1_byte_complement[1] $ (!VE1_byte_zero[1] & JG12_regout);


--WF13L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F12|the_apex20k_lcell~COMBOUT at LC6_2_K2
--operation mode is normal

WF13L3 = (TE1_p3_sel_memword & (!JF1_sel_notb & T1L51) # !TE1_p3_sel_memword & (!JF1_sel_notb # !SF1_true_regB[12])) & CASCADE(VF13_cascout);

--WF13_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F12|cascout at LC6_2_K2
--operation mode is normal

WF13_cascout = (TE1_p3_sel_memword & (!JF1_sel_notb & T1L51) # !TE1_p3_sel_memword & (!JF1_sel_notb # !SF1_true_regB[12])) & CASCADE(VF13_cascout);


--JG13_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC12|regout at LC5_1_L2
--operation mode is normal

JG13_regout_lut_out = (GG1_sel_override_lo & NF1L7 & (!GG1L2) # !GG1_sel_override_lo & (QE1_const[12] # !GG1L2)) & CASCADE(HG13_cascout);
JG13_regout = DFFE(JG13_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SF1_true_regB[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[12] at LC8_1_L2
--operation mode is normal

SF1_true_regB[12] = VE1_byte_complement[1] $ (!VE1_byte_zero[1] & JG13_regout);


--WF14L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F13|the_apex20k_lcell~COMBOUT at LC4_4_K2
--operation mode is normal

WF14L3 = (TE1_p3_sel_memword & !JF1_sel_notb & (T1L55) # !TE1_p3_sel_memword & (!SF1_true_regB[13] # !JF1_sel_notb)) & CASCADE(VF14_cascout);

--WF14_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F13|cascout at LC4_4_K2
--operation mode is normal

WF14_cascout = (TE1_p3_sel_memword & !JF1_sel_notb & (T1L55) # !TE1_p3_sel_memword & (!SF1_true_regB[13] # !JF1_sel_notb)) & CASCADE(VF14_cascout);


--JG14_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC13|regout at LC7_16_L2
--operation mode is normal

JG14_regout_lut_out = (GG1_sel_override_lo & (!GG1L2 & NF1L8) # !GG1_sel_override_lo & (QE1_const[13] # !GG1L2)) & CASCADE(HG14_cascout);
JG14_regout = DFFE(JG14_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SF1_true_regB[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[13] at LC5_16_L2
--operation mode is normal

SF1_true_regB[13] = VE1_byte_complement[1] $ (!VE1_byte_zero[1] & JG14_regout);


--YF1_do_skip is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|do_skip at LC6_1_F2
--operation mode is normal

YF1_do_skip_lut_out = !LE1_is_neutrino_3 & !LE1_is_cancelled_3 & TE1_p3_skip_is_active & !YF1L45;
YF1_do_skip = DFFE(YF1_do_skip_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--AF1_dont_forget_to_skip is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|dont_forget_to_skip at LC3_10_L2
--operation mode is normal

AF1_dont_forget_to_skip_lut_out = AF1L4 & (AF1L6 # TE1L73 # !AF1L1);
AF1_dont_forget_to_skip = DFFE(AF1_dont_forget_to_skip_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--AF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|is_cancelled_from_commit_stage~104 at LC4_10_L2
--operation mode is normal

AF1L4 = AF1_dont_forget_to_skip # YF1_do_skip;


--AF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|p1_is_neutrino~35 at LC4_10_G2
--operation mode is normal

AF1L6 = !SE1L8 & (!ZE1_d1_instruction_fifo_read_data_bad & !FF1L1 # !GF1L2);


--WE1_dest_local[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|dest_local[4] at LC4_8_G2
--operation mode is normal

WE1_dest_local[4]_lut_out = !TE1L2 & (ZE1_instruction[4] & WE1L21);
WE1_dest_local[4] = DFFE(WE1_dest_local[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--WE1_dest_local[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|dest_local[2] at LC2_4_G2
--operation mode is normal

WE1_dest_local[2]_lut_out = ZE1_instruction[2] & (!TE1L2) # !WE1L21;
WE1_dest_local[2] = DFFE(WE1_dest_local[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--WE1L29 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local~451 at LC3_6_G2
--operation mode is normal

WE1L29 = !TE1L84 & (!ZE1_d1_instruction_fifo_out[14] # !ZE1_d1_instruction_fifo_out[15]);


--WE1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local[2]~452 at LC5_5_G2
--operation mode is normal

WE1L25 = WE1L7 & ZE1_instruction[2] # !WE1L29;


--WE1L28 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local~14 at LC8_7_G2
--operation mode is normal

WE1L28 = ZE1_d1_instruction_fifo_out[15] # TE1L84 # WE1L7;


--WE1L27 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local[4]~454 at LC6_7_G2
--operation mode is normal

WE1L27 = ZE1_d1_instruction_fifo_out[14] & WE1L7 & (ZE1_instruction[4]) # !ZE1_d1_instruction_fifo_out[14] & (ZE1_d1_instruction_fifo_out[15] # WE1L7 & ZE1_instruction[4]);


--WE1_dest_local[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|dest_local[0] at LC10_4_G2
--operation mode is normal

WE1_dest_local[0]_lut_out = TE1_op_subroutine_delayed_for_do_save_return_address_0 # WE1L21 & ZE1_instruction[0] & !TE1L2;
WE1_dest_local[0] = DFFE(WE1_dest_local[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--WE1_dest_local[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|dest_local[1] at LC2_7_G2
--operation mode is normal

WE1_dest_local[1]_lut_out = !TE1L2 & ZE1_instruction[1] # !WE1L21;
WE1_dest_local[1] = DFFE(WE1_dest_local[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--WE1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local[1]~455 at LC1_8_G2
--operation mode is normal

WE1L23 = TE1L84 # ZE1_d1_instruction_fifo_out[15] & (ZE1_d1_instruction_fifo_out[14] # ZE1_d1_instruction_fifo_out[11]);


--WE1L24 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local[1]~456 at LC7_7_G2
--operation mode is normal

WE1L24 = WE1L23 # WE1L7 & ZE1_instruction[1];


--WE1L30 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local~458 at LC9_10_G2
--operation mode is normal

WE1L30 = !ZE1_d1_instruction_fifo_out[14] & (ZE1_d1_instruction_fifo_out[15]);


--WE1L22 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local[0]~459 at LC3_7_G2
--operation mode is normal

WE1L22 = ZE1_instruction[0] & (WE1L7 # ZE1_d1_instruction_fifo_out[10] & WE1L30) # !ZE1_instruction[0] & ZE1_d1_instruction_fifo_out[10] & (WE1L30);


--WE1_dest_local[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|dest_local[3] at LC9_4_G2
--operation mode is normal

WE1_dest_local[3]_lut_out = ZE1_instruction[3] & !TE1L2 # !WE1L21;
WE1_dest_local[3] = DFFE(WE1_dest_local[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--WE1L26 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local[3]~460 at LC8_6_G2
--operation mode is normal

WE1L26 = WE1L7 & ZE1_instruction[3] # !WE1L29;


--KE5_q[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[14] at EC4_1_G2
KE5_q[14]_data_in = ~GND;
KE5_q[14]_clock_1 = GLOBAL(clk);
KE5_q[14]_clock_enable_1 = AF1L1;
KE5_q[14]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE5_q[14]_read_address = RD_ADDR(CG1L2, CG1L3, KE5L30, KE5L31, KE5L32, CG1_decoder_rom_address[5], CG1L14);
KE5_q[14] = MEMORY_SEGMENT(KE5_q[14]_data_in, GND, GND, KE5_q[14]_clock_1, , , , KE5_q[14]_clock_enable_1, VCC, KE5_q[14]_write_address, KE5_q[14]_read_address);


--W1_ad_ram_s1_arb_addend[1] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_addend[1] at LC9_2_H1
--operation mode is normal

W1_ad_ram_s1_arb_addend[1]_lut_out = W1L54 & W1_ad_ram_s1_saved_chosen_master_vector[0] # !W1L54 & (W1L112 & (W1L101) # !W1L112 & W1_ad_ram_s1_saved_chosen_master_vector[0]);
W1_ad_ram_s1_arb_addend[1] = DFFE(W1_ad_ram_s1_arb_addend[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , W1L112);


--W1L11 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_instruction_master_qualified_request_ad_ram_s1~155 at LC2_9_H1
--operation mode is normal

W1L11 = W1_ad_ram_s1_slavearbiterlockenable & !W1L53;


--W1L51 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_winner~0 at LC3_2_H1
--operation mode is normal

W1L51 = !W1L54 & W1L112;


--W1L108 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1~65 at LC5_7_H1
--operation mode is normal

W1L108 = W1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1 & (W1L55 & W1L51 # !W1L52) # !W1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1 & W1L55 & (W1L51);


--W1_ad_ram_s1_saved_chosen_master_vector[2] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_saved_chosen_master_vector[2] at LC10_7_H1
--operation mode is normal

W1_ad_ram_s1_saved_chosen_master_vector[2]_lut_out = W1L3 & (W1L81 # W1L83);
W1_ad_ram_s1_saved_chosen_master_vector[2] = DFFE(W1_ad_ram_s1_saved_chosen_master_vector[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , W1L51);


--W1_ad_ram_s1_arb_addend[0] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_addend[0] at LC7_2_H1
--operation mode is normal

W1_ad_ram_s1_arb_addend[0]_lut_out = W1L50 # W1L49;
W1_ad_ram_s1_arb_addend[0] = DFFE(W1_ad_ram_s1_arb_addend[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , W1L112);


--EF1L61 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|internal_fifo_empty~158 at LC3_12_H1
--operation mode is normal

EF1L61 = EF1L66 & (EF1_internal_fifo_empty # U1L18 # U1_ad_nios_instruction_master_read_but_no_slave_selected);


--BF1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|remember_to_flush~38 at LC7_11_H1
--operation mode is normal

BF1L33 = BF1_remember_to_flush # BF1_nonsequential_pc & (!U1L23 # !ZE1_d1_instruction_fifo_read_data_bad);


--FF1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subinstruction[0]~1011 at LC3_9_G2
--operation mode is normal

FF1L13 = ZE1_d1_instruction_fifo_read_data_bad & (!FF1_subinstruction[1] & !FF1_subinstruction[0] # !AF1_is_neutrino);


--FF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value[0]~935 at LC8_12_G2
--operation mode is normal

FF1L4 = ZE1_d1_instruction_fifo_out[12] & !ZE1_d1_instruction_fifo_out[13] & (ZE1_d1_instruction_fifo_out[14] $ ZE1_d1_instruction_fifo_out[11]);


--FF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value[0]~936 at LC6_12_G2
--operation mode is normal

FF1L5 = ZE1_d1_instruction_fifo_out[11] & (ZE1_d1_instruction_fifo_out[10]);


--FF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value[0]~937 at LC4_12_G2
--operation mode is normal

FF1L6 = ZE1_d1_instruction_fifo_out[12] & FF1L8 & ZE1_d1_instruction_fifo_out[14] & FF1L5 # !ZE1_d1_instruction_fifo_out[12] & (!ZE1_d1_instruction_fifo_out[14]);


--FF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value[0]~938 at LC9_12_G2
--operation mode is normal

FF1L7 = !ZE1_d1_instruction_fifo_out[15] & (FF1L4 # FF1L6 & ZE1_d1_instruction_fifo_out[13]);


--FF1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subinstruction[0]~1012 at LC5_9_G2
--operation mode is normal

FF1L14 = FF1L13 & (FF1L7 # ZE1_d1_instruction_fifo_out[8] & FF1L9);


--TE1L76 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iRESTORE~29 at LC1_14_G2
--operation mode is normal

TE1L76 = !ZE1_d1_instruction_fifo_out[6] & (ZE1_d1_instruction_fifo_out[5] & !ZE1_d1_instruction_fifo_out[9]);


--TE1L77 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iRESTORE~30 at LC8_14_G2
--operation mode is normal

TE1L77 = ZE1_d1_instruction_fifo_out[7] & TE1L76 & TE1L75;


--GF1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|wait_once_after~79 at LC2_14_G2
--operation mode is normal

GF1L9 = AF1_is_neutrino & (TE1L77 # !ZE1_d1_instruction_fifo_out[8] & FF1L9);


--GF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_in[0]~315 at LC3_13_G2
--operation mode is normal

GF1L3 = !TE1L98 & TE1L5 & !GF1L9;


--GF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1] at LC10_13_G2
--operation mode is normal

GF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1]_lut_out = AF1L1 & (!GF1L4) # !AF1L1 & (GF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2]);
GF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1] = DFFE(GF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GF1L1);


--GF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|always0~1 at LC4_14_G2
--operation mode is normal

GF1L1 = !FF1_subinstruction[1] & !FF1_subinstruction[0] & RE1L6 & !SE1L8;


--EF1L67 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]~620 at LC10_1_H1
--operation mode is normal

EF1L67 = ZE1L20 & (U1L19 # EF1_internal_fifo_empty) # !EF1L66;


--EF1L68 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]~622 at LC7_1_H1
--operation mode is normal

EF1L68 = U1_ad_nios_instruction_master_read_but_no_slave_selected # U1L18 # !EF1L66;


--AB1L10 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register_in~45 at LC6_14_H1
--operation mode is normal

AB1L10 = EF1_ic_read & !BF1_pc[11] & !BF1_pc[12] & !BF1_pc[10];


--BF1_pc[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[7] at LC2_15_H1
--operation mode is counter

BF1_pc[7]_lut_out = BF1_pc[7] $ (BF1L19);
BF1_pc[7]_sload_eqn = (BF1L2 & CF1L33) # (!BF1L2 & BF1_pc[7]_lut_out);
BF1_pc[7] = DFFE(BF1_pc[7]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , BF1L31);

--BF1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[7]~626 at LC2_15_H1
--operation mode is counter

BF1L21 = CARRY(!BF1L19 # !BF1_pc[7]);


--BF1_pc[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[8] at LC3_15_H1
--operation mode is counter

BF1_pc[8]_lut_out = BF1_pc[8] $ !BF1L21;
BF1_pc[8]_sload_eqn = (BF1L2 & CF1L34) # (!BF1L2 & BF1_pc[8]_lut_out);
BF1_pc[8] = DFFE(BF1_pc[8]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , BF1L31);

--BF1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[8]~629 at LC3_15_H1
--operation mode is counter

BF1L23 = CARRY(BF1_pc[8] & !BF1L21);


--AB1L11 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register_in~46 at LC7_14_H1
--operation mode is normal

AB1L11 = AB1L10 & !BF1_pc[7] & !BF1_pc[8] & !BF1_pc[9];


--AB1_ad_rom_s1_slavearbiterlockenable is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_slavearbiterlockenable at LC10_15_L1
--operation mode is normal

AB1_ad_rom_s1_slavearbiterlockenable_lut_out = !AB1L54;
AB1_ad_rom_s1_slavearbiterlockenable = DFFE(AB1_ad_rom_s1_slavearbiterlockenable_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--AB1_last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1 at LC5_14_L1
--operation mode is normal

AB1_last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1_lut_out = AB1L5 & (AB1L49 # AB1_last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1 & !AB1L36);
AB1_last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1 = DFFE(AB1_last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--AB1L4 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_data_master_requests_ad_rom_s1~161 at LC9_7_L2
--operation mode is normal

AB1L4 = !BG1_dc_address[10] & RE1_dc_read & !BG1_dc_address[14] & !BG1_dc_address[8];


--AB1L1 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_data_master_arbiterlock~21 at LC9_6_L2
--operation mode is normal

AB1L1 = !BG1_dc_address[9] & AB1L4 & EB1L2 & AB1_last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1;


--AB1L8 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_instruction_master_qualified_request_ad_rom_s1~65 at LC8_14_L1
--operation mode is normal

AB1L8 = AB1L11 & (!AB1L1 # !AB1_ad_rom_s1_slavearbiterlockenable);


--AB1L5 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_data_master_requests_ad_rom_s1~162 at LC8_6_L2
--operation mode is normal

AB1L5 = !BG1_dc_address[9] & EB1L2 & AB1L4;


--AB1_last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1 at LC4_14_L1
--operation mode is normal

AB1_last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1_lut_out = AB1L11 & (AB1L34 # AB1_last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1 & !AB1L36);
AB1_last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1 = DFFE(AB1_last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--AB1L6 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_instruction_master_arbiterlock~14 at LC3_14_L1
--operation mode is normal

AB1L6 = AB1_last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1 & (AB1L11);


--AB1_ad_nios_data_master_read_data_valid_ad_rom_s1_shift_register is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_data_master_read_data_valid_ad_rom_s1_shift_register at LC9_14_L1
--operation mode is normal

AB1_ad_nios_data_master_read_data_valid_ad_rom_s1_shift_register_lut_out = AB1L2 & (AB1_ad_rom_s1_arb_addend[1] # !AB1L8);
AB1_ad_nios_data_master_read_data_valid_ad_rom_s1_shift_register = DFFE(AB1_ad_nios_data_master_read_data_valid_ad_rom_s1_shift_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--AB1L2 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_data_master_qualified_request_ad_rom_s1~80 at LC2_14_L1
--operation mode is normal

AB1L2 = !AB1_ad_nios_data_master_read_data_valid_ad_rom_s1_shift_register & AB1L5 & (!AB1L6 # !AB1_ad_rom_s1_slavearbiterlockenable);


--AB1_ad_rom_s1_arb_addend[1] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_addend[1] at LC2_13_L1
--operation mode is normal

AB1_ad_rom_s1_arb_addend[1]_lut_out = AB1L7 & (AB1L34) # !AB1L7 & (AB1L43 & AB1_ad_rom_s1_arb_addend[1] # !AB1L43 & (AB1L34));
AB1_ad_rom_s1_arb_addend[1] = DFFE(AB1_ad_rom_s1_arb_addend[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--AB1L7 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_instruction_master_granted_ad_rom_s1~86 at LC6_14_L1
--operation mode is normal

AB1L7 = AB1L8 & (!AB1_ad_rom_s1_arb_addend[1] # !AB1L2);


--FG1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[10]~481 at LC10_2_H2
--operation mode is normal

FG1L11 = SE1_a_matches_dest2 & (TF11_regout $ XF11_regout) # !SE1_a_matches_dest2 & (KE3_q[10]);


--CF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~183 at LC5_9_H2
--operation mode is arithmetic

CF1L1 = LE1_instruction_1[10] $ ZE1_next_instruction_address[10] $ CF1L9;

--CF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~185 at LC5_9_H2
--operation mode is arithmetic

CF1L2 = CARRY(LE1_instruction_1[10] & (!CF1L9 # !ZE1_next_instruction_address[10]) # !LE1_instruction_1[10] & !ZE1_next_instruction_address[10] & !CF1L9);


--TE1_p2_op_is_jump is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_op_is_jump at LC2_2_G2
--operation mode is normal

TE1_p2_op_is_jump_lut_out = TE1_op_jmpcall_delayed_for_op_is_jump_1;
TE1_p2_op_is_jump = DFFE(TE1_p2_op_is_jump_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--UE1_do_jump is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_jump_unit:the_ad_nios_jump_unit|do_jump at LC7_11_H2
--operation mode is normal

UE1_do_jump = !LE1_is_neutrino_2 & TE1_p2_op_is_jump & !LE1_is_cancelled_2 & RE1L6;


--DF10_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_9|combout at LC10_11_H2
--operation mode is normal

DF10_combout = UE1_do_jump & (FG1L10) # !UE1_do_jump & CF1L8;

--DF10_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_9|regout at LC10_11_H2
--operation mode is normal

DF10_regout = DFFE(DF10_combout, GLOBAL(clk), GLOBAL(H1_data_out), , BF1_nonsequential_pc);


--CF1L35 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[9]~1695 at LC10_10_H2
--operation mode is normal

CF1L35 = BF1L4 & DF10_regout # !BF1L4 & (DF10_combout);


--KE3_q[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[11] at EC7_1_H2
KE3_q[11]_data_in = YF1_alu_result[11];
KE3_q[11]_write_enable = XE1L1;
KE3_q[11]_clock_0 = GLOBAL(clk);
KE3_q[11]_clock_1 = GLOBAL(clk);
KE3_q[11]_clock_enable_1 = RE1L6;
KE3_q[11]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[11]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[11] = MEMORY_SEGMENT(KE3_q[11]_data_in, KE3_q[11]_write_enable, KE3_q[11]_clock_0, KE3_q[11]_clock_1, , , , KE3_q[11]_clock_enable_1, VCC, KE3_q[11]_write_address, KE3_q[11]_read_address);


--FG1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[11]~482 at LC8_15_H2
--operation mode is normal

FG1L12 = SE1_a_matches_dest2 & (TF12_regout $ XF12_regout) # !SE1_a_matches_dest2 & (KE3_q[11]);


--CF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~187 at LC6_9_H2
--operation mode is arithmetic

CF1L3 = LE1_instruction_1[10] $ ZE1_next_instruction_address[11] $ CF1L2;

--CF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~189 at LC6_9_H2
--operation mode is arithmetic

CF1L4 = CARRY(LE1_instruction_1[10] & !ZE1_next_instruction_address[11] & !CF1L2 # !LE1_instruction_1[10] & (!CF1L2 # !ZE1_next_instruction_address[11]));


--KE3_q[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[12] at EC4_1_H2
KE3_q[12]_data_in = YF1_alu_result[12];
KE3_q[12]_write_enable = XE1L1;
KE3_q[12]_clock_0 = GLOBAL(clk);
KE3_q[12]_clock_1 = GLOBAL(clk);
KE3_q[12]_clock_enable_1 = RE1L6;
KE3_q[12]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[12]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[12] = MEMORY_SEGMENT(KE3_q[12]_data_in, KE3_q[12]_write_enable, KE3_q[12]_clock_0, KE3_q[12]_clock_1, , , , KE3_q[12]_clock_enable_1, VCC, KE3_q[12]_write_address, KE3_q[12]_read_address);


--FG1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[12]~483 at LC9_8_K2
--operation mode is normal

FG1L13 = SE1_a_matches_dest2 & (XF13_regout $ TF13_regout) # !SE1_a_matches_dest2 & (KE3_q[12]);


--CF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~191 at LC7_9_H2
--operation mode is normal

CF1L5 = LE1_instruction_1[10] $ (CF1L4 $ !ZE1_next_instruction_address[12]);


--CB1_ad_setup_ram_s1_saved_chosen_master_vector[1] is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_saved_chosen_master_vector[1] at LC9_10_L1
--operation mode is normal

CB1_ad_setup_ram_s1_saved_chosen_master_vector[1]_lut_out = CB1L2 & (CB1_ad_setup_ram_s1_arb_addend[1] # !CB1L79);
CB1_ad_setup_ram_s1_saved_chosen_master_vector[1] = DFFE(CB1_ad_setup_ram_s1_saved_chosen_master_vector[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , CB1L24);


--CB1L83 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1~65 at LC2_10_L1
--operation mode is normal

CB1L83 = CB1L27 & (CB1_ad_setup_ram_s1_saved_chosen_master_vector[1]) # !CB1L27 & (CB1L29 # !CB1L28 & CB1_ad_setup_ram_s1_saved_chosen_master_vector[1]);


--CB1L24 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_winner~43 at LC1_10_L1
--operation mode is normal

CB1L24 = !CB1L27 & (CB1L28 # CB1L29);


--AB1L58 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|registered_ad_nios_data_master_read_data_valid_ad_rom_s1~25 at LC6_4_L1
--operation mode is normal

AB1L58 = Y1L63 & !Y1_ad_result_ram_s1_arb_addend[1] & Y1L6;


--T1L84 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest~131 at LC1_3_L1
--operation mode is normal

T1L84 = !AB1L58 & (R1_ad_cmd_ram_s1_arb_addend[1] # !R1L57 # !R1L48);

--T1L88 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest~137 at LC1_3_L1
--operation mode is normal

T1L88 = !AB1L58 & (R1_ad_cmd_ram_s1_arb_addend[1] # !R1L57 # !R1L48);


--AB1L42 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|add~669 at LC8_13_L1
--operation mode is normal

AB1L42 = AB1L2 & !AB1_ad_rom_s1_arb_addend[1] & AB1L8 # !AB1L2 & (!AB1L8);


--T1L85 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest~132 at LC8_2_L1
--operation mode is normal

T1L85 = Y1_ad_nios_data_master_requests_ad_result_ram_s1 & (AB1L2 & AB1L42 # !Y1L6) # !Y1_ad_nios_data_master_requests_ad_result_ram_s1 & AB1L2 & AB1L42;


--AB1L43 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|add~670 at LC6_13_L1
--operation mode is normal

AB1L43 = !AB1_ad_rom_s1_arb_addend[1] & AB1L8 # !AB1L2;


--T1L86 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest~133 at LC10_2_L1
--operation mode is normal

T1L86 = T1L85 # AB1L5 & !AB1L2 & AB1L43;


--T1L87 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest~135 at LC2_3_L1
--operation mode is normal

T1L87 = (!T1L86 & (CB1_ad_setup_ram_s1_arb_addend[1] # !CB1L79 # !CB1L2)) & CASCADE(T1L88);


--WF10L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F9|the_apex20k_lcell~COMBOUT at LC6_5_H2
--operation mode is normal

WF10L3 = (TE1_p3_sel_memword & (!JF1_sel_notb & T1L39) # !TE1_p3_sel_memword & (!JF1_sel_notb # !SF1_true_regB[9])) & CASCADE(VF10_cascout);

--WF10_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F9|cascout at LC6_5_H2
--operation mode is normal

WF10_cascout = (TE1_p3_sel_memword & (!JF1_sel_notb & T1L39) # !TE1_p3_sel_memword & (!JF1_sel_notb # !SF1_true_regB[9])) & CASCADE(VF10_cascout);


--LE1_instruction_1[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[4] at LC10_9_G2
--operation mode is normal

LE1_instruction_1[4]_lut_out = ZE1_instruction[4];
LE1_instruction_1[4] = DFFE(LE1_instruction_1[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--KE3_q[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[9] at EC15_1_H2
KE3_q[9]_data_in = YF1_alu_result[9];
KE3_q[9]_write_enable = XE1L1;
KE3_q[9]_clock_0 = GLOBAL(clk);
KE3_q[9]_clock_1 = GLOBAL(clk);
KE3_q[9]_clock_enable_1 = RE1L6;
KE3_q[9]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[9]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[9] = MEMORY_SEGMENT(KE3_q[9]_data_in, KE3_q[9]_write_enable, KE3_q[9]_clock_0, KE3_q[9]_clock_1, , , , KE3_q[9]_clock_enable_1, VCC, KE3_q[9]_write_address, KE3_q[9]_read_address);


--FG1L40 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[9]~703 at LC10_3_H2
--operation mode is normal

FG1L40 = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & YF1_alu_result[9] # !SE1_a_matches_dest2 & (KE3_q[9]));


--VE1_next_instruction_address_2[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[9] at LC3_2_H2
--operation mode is normal

VE1_next_instruction_address_2[9]_lut_out = ZE1_next_instruction_address[9];
VE1_next_instruction_address_2[9] = DFFE(VE1_next_instruction_address_2[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VF2L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F1|the_apex20k_lcell~COMBOUT at LC1_14_H2
--operation mode is normal

VF2L3 = MF1_control_register_result[1] # !TE1_p3_do_iRDCTL;

--VF2_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F1|cascout at LC1_14_H2
--operation mode is normal

VF2_cascout = MF1_control_register_result[1] # !TE1_p3_do_iRDCTL;


--NF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|overridden_opB[1]~220 at LC8_9_L2
--operation mode is normal

NF1L4 = VE1_shiftValue[1] & (!VE1_shiftValue[0] # !VE1_shiftValue[2] # !TE1_p3_is_right_shift) # !VE1_shiftValue[1] & (VE1_shiftValue[2] # TE1_p3_is_right_shift & VE1_shiftValue[0]);


--DF2_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_1|combout at LC8_9_H2
--operation mode is normal

DF2_combout = UE1_do_jump & (FG1L2) # !UE1_do_jump & CF1L10;

--DF2_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_1|regout at LC8_9_H2
--operation mode is normal

DF2_regout = DFFE(DF2_combout, GLOBAL(clk), GLOBAL(H1_data_out), , BF1_nonsequential_pc);


--CF1L27 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[1]~1696 at LC2_8_H2
--operation mode is normal

CF1L27 = BF1L4 & DF2_regout # !BF1L4 & (DF2_combout);


--VF3L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F2|the_apex20k_lcell~COMBOUT at LC7_3_D2
--operation mode is normal

VF3L3 = MF1_control_register_result[2] # !TE1_p3_do_iRDCTL;

--VF3_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F2|cascout at LC7_3_D2
--operation mode is normal

VF3_cascout = MF1_control_register_result[2] # !TE1_p3_do_iRDCTL;


--DF3_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_2|combout at LC3_7_H2
--operation mode is normal

DF3_combout = UE1_do_jump & (FG1L3) # !UE1_do_jump & CF1L12;

--DF3_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_2|regout at LC3_7_H2
--operation mode is normal

DF3_regout = DFFE(DF3_combout, GLOBAL(clk), GLOBAL(H1_data_out), , BF1_nonsequential_pc);


--CF1L28 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[2]~1697 at LC4_7_H2
--operation mode is normal

CF1L28 = BF1L4 & DF3_regout # !BF1L4 & (DF3_combout);


--FG1L42 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[11]~705 at LC7_12_H2
--operation mode is normal

FG1L42 = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & YF1_alu_result[11] # !SE1_a_matches_dest2 & (KE3_q[11]));


--VE1_next_instruction_address_2[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[11] at LC9_4_H1
--operation mode is normal

VE1_next_instruction_address_2[11]_lut_out = ZE1_next_instruction_address[11];
VE1_next_instruction_address_2[11] = DFFE(VE1_next_instruction_address_2[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VF4L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F3|the_apex20k_lcell~COMBOUT at LC4_14_H2
--operation mode is normal

VF4L3 = MF1_control_register_result[3] # !TE1_p3_do_iRDCTL;

--VF4_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F3|cascout at LC4_14_H2
--operation mode is normal

VF4_cascout = MF1_control_register_result[3] # !TE1_p3_do_iRDCTL;


--NF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|overridden_opB[3]~221 at LC6_2_L2
--operation mode is normal

NF1L6 = VE1_shiftValue[2] $ (TE1_p3_is_right_shift & (VE1_shiftValue[0] # VE1_shiftValue[1]));


--DF4_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_3|combout at LC5_12_H2
--operation mode is normal

DF4_combout = UE1_do_jump & (FG1L4) # !UE1_do_jump & CF1L14;

--DF4_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_3|regout at LC5_12_H2
--operation mode is normal

DF4_regout = DFFE(DF4_combout, GLOBAL(clk), GLOBAL(H1_data_out), , BF1_nonsequential_pc);


--CF1L29 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[3]~1698 at LC9_11_H2
--operation mode is normal

CF1L29 = BF1L4 & DF4_regout # !BF1L4 & (DF4_combout);


--GK1_tx_ready is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_ready at LC8_12_S2
--operation mode is normal

GK1_tx_ready_lut_out = GK1L31 # GK1_tx_ready & !GK1_do_load_shifter;
GK1_tx_ready = DFFE(GK1_tx_ready_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--GK1_baud_rate_counter[0] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[0] at LC1_1_S2
--operation mode is counter

GK1_baud_rate_counter[0]_lut_out = !GK1_baud_rate_counter[0];
GK1_baud_rate_counter[0]_sload_eqn = (GK1L1 & VCC) # (!GK1L1 & GK1_baud_rate_counter[0]_lut_out);
GK1_baud_rate_counter[0] = DFFE(GK1_baud_rate_counter[0]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--GK1L5 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[0]~73 at LC1_1_S2
--operation mode is counter

GK1L5 = CARRY(GK1_baud_rate_counter[0]);


--GK1_baud_rate_counter[1] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[1] at LC2_1_S2
--operation mode is counter

GK1_baud_rate_counter[1]_lut_out = GK1_baud_rate_counter[1] $ (!GK1L5);
GK1_baud_rate_counter[1]_sload_eqn = (GK1L1 & ~GND) # (!GK1L1 & GK1_baud_rate_counter[1]_lut_out);
GK1_baud_rate_counter[1] = DFFE(GK1_baud_rate_counter[1]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--GK1L7 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[1]~76 at LC2_1_S2
--operation mode is counter

GK1L7 = CARRY(!GK1_baud_rate_counter[1] & (!GK1L5));


--GK1_baud_rate_counter[2] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[2] at LC3_1_S2
--operation mode is counter

GK1_baud_rate_counter[2]_lut_out = GK1_baud_rate_counter[2] $ GK1L7;
GK1_baud_rate_counter[2]_sload_eqn = (GK1L1 & ~GND) # (!GK1L1 & GK1_baud_rate_counter[2]_lut_out);
GK1_baud_rate_counter[2] = DFFE(GK1_baud_rate_counter[2]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--GK1L9 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[2]~79 at LC3_1_S2
--operation mode is counter

GK1L9 = CARRY(GK1_baud_rate_counter[2] # !GK1L7);


--GK1_baud_rate_counter[3] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[3] at LC4_1_S2
--operation mode is counter

GK1_baud_rate_counter[3]_lut_out = GK1_baud_rate_counter[3] $ (!GK1L9);
GK1_baud_rate_counter[3]_sload_eqn = (GK1L1 & ~GND) # (!GK1L1 & GK1_baud_rate_counter[3]_lut_out);
GK1_baud_rate_counter[3] = DFFE(GK1_baud_rate_counter[3]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--GK1L11 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[3]~82 at LC4_1_S2
--operation mode is counter

GK1L11 = CARRY(!GK1_baud_rate_counter[3] & (!GK1L9));


--GK1L21 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter_is_zero~133 at LC10_1_S2
--operation mode is normal

GK1L21 = !GK1_baud_rate_counter[1] & !GK1_baud_rate_counter[2] & !GK1_baud_rate_counter[3] & !GK1_baud_rate_counter[0];


--GK1_baud_rate_counter[4] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[4] at LC5_1_S2
--operation mode is counter

GK1_baud_rate_counter[4]_lut_out = GK1_baud_rate_counter[4] $ GK1L11;
GK1_baud_rate_counter[4]_sload_eqn = (GK1L1 & ~GND) # (!GK1L1 & GK1_baud_rate_counter[4]_lut_out);
GK1_baud_rate_counter[4] = DFFE(GK1_baud_rate_counter[4]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--GK1L13 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[4]~85 at LC5_1_S2
--operation mode is counter

GK1L13 = CARRY(GK1_baud_rate_counter[4] # !GK1L11);


--GK1_baud_rate_counter[5] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[5] at LC6_1_S2
--operation mode is counter

GK1_baud_rate_counter[5]_lut_out = GK1_baud_rate_counter[5] $ !GK1L13;
GK1_baud_rate_counter[5]_sload_eqn = (GK1L1 & VCC) # (!GK1L1 & GK1_baud_rate_counter[5]_lut_out);
GK1_baud_rate_counter[5] = DFFE(GK1_baud_rate_counter[5]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--GK1L15 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[5]~88 at LC6_1_S2
--operation mode is counter

GK1L15 = CARRY(!GK1_baud_rate_counter[5] & !GK1L13);


--GK1_baud_rate_counter[6] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[6] at LC7_1_S2
--operation mode is counter

GK1_baud_rate_counter[6]_lut_out = GK1_baud_rate_counter[6] $ GK1L15;
GK1_baud_rate_counter[6]_sload_eqn = (GK1L1 & ~GND) # (!GK1L1 & GK1_baud_rate_counter[6]_lut_out);
GK1_baud_rate_counter[6] = DFFE(GK1_baud_rate_counter[6]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--GK1L17 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[6]~91 at LC7_1_S2
--operation mode is counter

GK1L17 = CARRY(GK1_baud_rate_counter[6] # !GK1L15);


--GK1_baud_rate_counter[7] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[7] at LC8_1_S2
--operation mode is counter

GK1_baud_rate_counter[7]_lut_out = GK1_baud_rate_counter[7] $ (!GK1L17);
GK1_baud_rate_counter[7]_sload_eqn = (GK1L1 & ~GND) # (!GK1L1 & GK1_baud_rate_counter[7]_lut_out);
GK1_baud_rate_counter[7] = DFFE(GK1_baud_rate_counter[7]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--GK1L19 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[7]~94 at LC8_1_S2
--operation mode is counter

GK1L19 = CARRY(!GK1_baud_rate_counter[7] & (!GK1L17));


--GK1L22 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter_is_zero~134 at LC10_2_S2
--operation mode is normal

GK1L22 = !GK1_baud_rate_counter[6] & !GK1_baud_rate_counter[5] & !GK1_baud_rate_counter[4] & !GK1_baud_rate_counter[7];


--GK1_baud_rate_counter[8] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[8] at LC9_1_S2
--operation mode is normal

GK1_baud_rate_counter[8]_lut_out = GK1L19 $ GK1_baud_rate_counter[8];
GK1_baud_rate_counter[8]_sload_eqn = (GK1L1 & VCC) # (!GK1L1 & GK1_baud_rate_counter[8]_lut_out);
GK1_baud_rate_counter[8] = DFFE(GK1_baud_rate_counter[8]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EK1L62 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_wr_strobe~11 at LC9_8_S2
--operation mode is normal

EK1L62 = VD1L3 & GH1_dc_write & SD1L1;


--LK1_tx_ready is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|tx_ready at LC7_14_C2
--operation mode is normal

LK1_tx_ready_lut_out = LK1L35 # LK1_tx_ready & !LK1_do_load_shifter;
LK1_tx_ready = DFFE(LK1_tx_ready_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--LK1_baud_rate_counter[0] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[0] at LC1_8_E2
--operation mode is counter

LK1_baud_rate_counter[0]_lut_out = !LK1_baud_rate_counter[0];
LK1_baud_rate_counter[0]_sload_eqn = (LK1L1 & VCC) # (!LK1L1 & LK1_baud_rate_counter[0]_lut_out);
LK1_baud_rate_counter[0] = DFFE(LK1_baud_rate_counter[0]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--LK1L5 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[0]~81 at LC1_8_E2
--operation mode is counter

LK1L5 = CARRY(LK1_baud_rate_counter[0]);


--LK1_baud_rate_counter[1] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[1] at LC2_8_E2
--operation mode is counter

LK1_baud_rate_counter[1]_lut_out = LK1_baud_rate_counter[1] $ (!LK1L5);
LK1_baud_rate_counter[1]_sload_eqn = (LK1L1 & VCC) # (!LK1L1 & LK1_baud_rate_counter[1]_lut_out);
LK1_baud_rate_counter[1] = DFFE(LK1_baud_rate_counter[1]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--LK1L7 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[1]~84 at LC2_8_E2
--operation mode is counter

LK1L7 = CARRY(!LK1_baud_rate_counter[1] & (!LK1L5));


--LK1_baud_rate_counter[2] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[2] at LC3_8_E2
--operation mode is counter

LK1_baud_rate_counter[2]_lut_out = LK1_baud_rate_counter[2] $ LK1L7;
LK1_baud_rate_counter[2]_sload_eqn = (LK1L1 & ~GND) # (!LK1L1 & LK1_baud_rate_counter[2]_lut_out);
LK1_baud_rate_counter[2] = DFFE(LK1_baud_rate_counter[2]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--LK1L9 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[2]~87 at LC3_8_E2
--operation mode is counter

LK1L9 = CARRY(LK1_baud_rate_counter[2] # !LK1L7);


--LK1_baud_rate_counter[3] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[3] at LC4_8_E2
--operation mode is counter

LK1_baud_rate_counter[3]_lut_out = LK1_baud_rate_counter[3] $ (!LK1L9);
LK1_baud_rate_counter[3]_sload_eqn = (LK1L1 & ~GND) # (!LK1L1 & LK1_baud_rate_counter[3]_lut_out);
LK1_baud_rate_counter[3] = DFFE(LK1_baud_rate_counter[3]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--LK1L11 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[3]~90 at LC4_8_E2
--operation mode is counter

LK1L11 = CARRY(!LK1_baud_rate_counter[3] & (!LK1L9));


--LK1L23 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter_is_zero~139 at LC3_9_E2
--operation mode is normal

LK1L23 = !LK1_baud_rate_counter[2] & !LK1_baud_rate_counter[1] & !LK1_baud_rate_counter[0] & !LK1_baud_rate_counter[3];


--LK1_baud_rate_counter[4] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[4] at LC5_8_E2
--operation mode is counter

LK1_baud_rate_counter[4]_lut_out = LK1_baud_rate_counter[4] $ LK1L11;
LK1_baud_rate_counter[4]_sload_eqn = (LK1L1 & ~GND) # (!LK1L1 & LK1_baud_rate_counter[4]_lut_out);
LK1_baud_rate_counter[4] = DFFE(LK1_baud_rate_counter[4]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--LK1L13 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[4]~93 at LC5_8_E2
--operation mode is counter

LK1L13 = CARRY(LK1_baud_rate_counter[4] # !LK1L11);


--LK1_baud_rate_counter[5] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[5] at LC6_8_E2
--operation mode is counter

LK1_baud_rate_counter[5]_lut_out = LK1_baud_rate_counter[5] $ !LK1L13;
LK1_baud_rate_counter[5]_sload_eqn = (LK1L1 & ~GND) # (!LK1L1 & LK1_baud_rate_counter[5]_lut_out);
LK1_baud_rate_counter[5] = DFFE(LK1_baud_rate_counter[5]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--LK1L15 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[5]~96 at LC6_8_E2
--operation mode is counter

LK1L15 = CARRY(!LK1_baud_rate_counter[5] & !LK1L13);


--LK1_baud_rate_counter[6] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[6] at LC7_8_E2
--operation mode is counter

LK1_baud_rate_counter[6]_lut_out = LK1_baud_rate_counter[6] $ LK1L15;
LK1_baud_rate_counter[6]_sload_eqn = (LK1L1 & VCC) # (!LK1L1 & LK1_baud_rate_counter[6]_lut_out);
LK1_baud_rate_counter[6] = DFFE(LK1_baud_rate_counter[6]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--LK1L17 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[6]~99 at LC7_8_E2
--operation mode is counter

LK1L17 = CARRY(LK1_baud_rate_counter[6] # !LK1L15);


--LK1_baud_rate_counter[7] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[7] at LC8_8_E2
--operation mode is counter

LK1_baud_rate_counter[7]_lut_out = LK1_baud_rate_counter[7] $ !LK1L17;
LK1_baud_rate_counter[7]_sload_eqn = (LK1L1 & ~GND) # (!LK1L1 & LK1_baud_rate_counter[7]_lut_out);
LK1_baud_rate_counter[7] = DFFE(LK1_baud_rate_counter[7]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--LK1L19 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[7]~102 at LC8_8_E2
--operation mode is counter

LK1L19 = CARRY(!LK1_baud_rate_counter[7] & !LK1L17);


--LK1L24 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter_is_zero~140 at LC9_9_E2
--operation mode is normal

LK1L24 = !LK1_baud_rate_counter[6] & !LK1_baud_rate_counter[5] & !LK1_baud_rate_counter[4] & !LK1_baud_rate_counter[7];


--LK1_baud_rate_counter[8] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[8] at LC9_8_E2
--operation mode is counter

LK1_baud_rate_counter[8]_lut_out = LK1_baud_rate_counter[8] $ LK1L19;
LK1_baud_rate_counter[8]_sload_eqn = (LK1L1 & ~GND) # (!LK1L1 & LK1_baud_rate_counter[8]_lut_out);
LK1_baud_rate_counter[8] = DFFE(LK1_baud_rate_counter[8]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );

--LK1L21 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[8]~105 at LC9_8_E2
--operation mode is counter

LK1L21 = CARRY(LK1_baud_rate_counter[8] # !LK1L19);


--LK1_baud_rate_counter[9] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[9] at LC10_8_E2
--operation mode is normal

LK1_baud_rate_counter[9]_lut_out = LK1L21 $ !LK1_baud_rate_counter[9];
LK1_baud_rate_counter[9]_sload_eqn = (LK1L1 & VCC) # (!LK1L1 & LK1_baud_rate_counter[9]_lut_out);
LK1_baud_rate_counter[9] = DFFE(LK1_baud_rate_counter[9]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , );


--LK1L25 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter_is_zero~141 at LC8_9_E2
--operation mode is normal

LK1L25 = !LK1_baud_rate_counter[9] & LK1L24 & !LK1_baud_rate_counter[8] & LK1L23;


--JK1L62 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_wr_strobe~11 at LC10_16_C2
--operation mode is normal

JK1L62 = GH1_dc_write & VD1L3 & UD1L3;


--AL4_sload_path[5] is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|sload_path[5] at LC6_4_P2
--operation mode is arithmetic

AL4_sload_path[5]_lut_out = AL4_sload_path[5] $ AL4L11;
AL4_sload_path[5] = DFFE(AL4_sload_path[5]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );

--AL4_cout is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|cout at LC6_4_P2
--operation mode is arithmetic

AL4_cout = CARRY(AL4_sload_path[5] # !AL4L11);


--SK1_dffs[5] is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[5] at LC8_16_P2
--operation mode is normal

SK1_dffs[5]_lut_out = UG4_q[5];
SK1_dffs[5] = DFFE(SK1_dffs[5]_lut_out, GLOBAL(clk), !QC1_data_out[0], , F1_inst23);


--AL5_counter_cell[4] is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[4] at LC5_15_P2
--operation mode is counter

AL5_counter_cell[4]_lut_out = AL5_counter_cell[4] $ !AL5L12;
AL5_counter_cell[4]_sload_eqn = (AL4L14 & SK1_dffs[4]) # (!AL4L14 & AL5_counter_cell[4]_lut_out);
AL5_counter_cell[4] = DFFE(AL5_counter_cell[4]_sload_eqn, GLOBAL(clk), !QC1_data_out[0], , );

--AL5L15 is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_15_P2
--operation mode is counter

AL5L15 = CARRY(!AL5_counter_cell[4] & !AL5L12);


--BJ1_shiftresult[29] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[29] at LC10_10_Q1
--operation mode is normal

BJ1_shiftresult[29]_lut_out = !BJ1L89;
BJ1_shiftresult[29] = DFFE(BJ1_shiftresult[29]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L71 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3621 at LC5_2_Q1
--operation mode is normal

HJ1L71 = BJ1_sel_rot1 & BJ1_shiftresult[28] # !BJ1_sel_rot1 & (BJ1_shiftresult[29]) # !BJ1_shift_cycle_2;


--PJ30_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC29|regout at LC4_13_K1
--operation mode is normal

PJ30_regout_lut_out = (CJ1_rota3[0] & HJ1_true_regA[5] & !CJ1L22 # !CJ1_rota3[0] & (HJ1_true_regA[13] # !CJ1L22)) & CASCADE(NJ59_cascout);
PJ30_regout = DFFE(PJ30_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ30_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_29|regout at LC4_15_S1
--operation mode is counter

KJ30_regout_lut_out = HJ1_true_regA[29] $ JJ1_true_regB[29] $ !KJ29_cout;
KJ30_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[29]) # (!GJ1L1 & KJ30_regout_lut_out);
KJ30_regout_reg_input = KJ30_regout_sload_eqn & !EH1L6;
KJ30_regout = DFFE(KJ30_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ30_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_29|cout at LC4_15_S1
--operation mode is counter

KJ30_cout = CARRY(HJ1_true_regA[29] & (JJ1_true_regB[29] # !KJ29_cout) # !HJ1_true_regA[29] & JJ1_true_regB[29] & !KJ29_cout);


--HJ1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~29 at LC4_14_S1
--operation mode is normal

HJ1L39 = KJ30_regout $ (PJ30_regout);


--HJ1_true_regA[29] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[29] at LC10_1_Q1
--operation mode is normal

HJ1_true_regA[29] = HJ1L71 & (WJ1_do_fwd_a_alu & (HJ1L39) # !WJ1_do_fwd_a_alu & XJ1_op_a[29]);


--NJ12L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F11|the_apex20k_lcell~COMBOUT at LC8_15_X1
--operation mode is normal

NJ12L3 = (AJ1_sel_notb & !JH1_p3_sel_memword & (!JJ1_true_regB[5]) # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[5] # !JH1_p3_sel_memword)) & CASCADE(MJ6_cascout);

--NJ12_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F11|cascout at LC8_15_X1
--operation mode is normal

NJ12_cascout = (AJ1_sel_notb & !JH1_p3_sel_memword & (!JJ1_true_regB[5]) # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[5] # !JH1_p3_sel_memword)) & CASCADE(MJ6_cascout);


--JJ1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7157 at LC2_10_S1
--operation mode is normal

JJ1L46 = !MH1_byte_zero[0] & (WJ1_do_fwd_b_alu & (QJ1_alu_result[5]) # !WJ1_do_fwd_b_alu & AK12_regout);


--JJ1_true_regB[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[5] at LC7_10_S1
--operation mode is normal

JJ1_true_regB[5] = MH1_byte_complement[0] $ JJ1L46;


--MH1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byterot_sel_lo16~229 at LC1_11_W1
--operation mode is normal

MH1L56 = FJ1L15 & (JH1_p3_is_right_shift & (!FJ1L9) # !JH1_p3_is_right_shift & !MH1_shiftValue[4]);


--HJ1L72 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3622 at LC7_3_Q1
--operation mode is normal

HJ1L72 = BJ1_sel_rot1 & (BJ1_shiftresult[22]) # !BJ1_sel_rot1 & BJ1_shiftresult[23] # !BJ1_shift_cycle_2;


--PJ24_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC23|regout at LC9_6_C1
--operation mode is normal

PJ24_regout_lut_out = (CJ1_rota2[1] & (HJ1_true_regA[15] & !CJ1L16) # !CJ1_rota2[1] & (HJ1_true_regA[7] # !CJ1L16)) & CASCADE(NJ47_cascout);
PJ24_regout = DFFE(PJ24_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KJ24_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_23|regout at LC8_13_S1
--operation mode is counter

KJ24_regout_lut_out = HJ1_true_regA[23] $ JJ1_true_regB[23] $ !KJ23_cout;
KJ24_regout_sload_eqn = (GJ1L1 & JJ1_true_regB[23]) # (!GJ1L1 & KJ24_regout_lut_out);
KJ24_regout_reg_input = KJ24_regout_sload_eqn & !EH1L6;
KJ24_regout = DFFE(KJ24_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--KJ24_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_23|cout at LC8_13_S1
--operation mode is counter

KJ24_cout = CARRY(HJ1_true_regA[23] & (JJ1_true_regB[23] # !KJ23_cout) # !HJ1_true_regA[23] & JJ1_true_regB[23] & !KJ23_cout);


--QJ1_alu_result[23] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[23] at LC7_5_S1
--operation mode is normal

QJ1_alu_result[23] = KJ24_regout $ PJ24_regout;


--HJ1_true_regA[23] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[23] at LC3_3_Q1
--operation mode is normal

HJ1_true_regA[23] = HJ1L72 & (WJ1_do_fwd_a_alu & (QJ1_alu_result[23]) # !WJ1_do_fwd_a_alu & XJ1_op_a[23]);


--CJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|dynamic_ext_byte1[2]~286 at LC9_3_W1
--operation mode is normal

CJ1L4 = !WJ1_do_fwd_b_alu & AK4_regout & !AK2_regout;


--CJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|dynamic_ext_byte1[2]~287 at LC2_4_W1
--operation mode is normal

CJ1L5 = CJ1L4 # QJ1_alu_result[1] & WJ1_do_fwd_b_alu & !QJ1_alu_result[0];


--CJ1_rota1[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota1[2] at LC5_1_W1
--operation mode is normal

CJ1_rota1[2] = MH1_byterot_sel_lo16[1] # JH1_p3_sel_dynamic_ext8 & CJ1L5;


--CJ1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota1[3]~350 at LC2_14_W1
--operation mode is normal

CJ1L14 = MH1_byterot_sel_lo16[2] # CJ1L21 & JJ1L2;


--NJ32L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F31|the_apex20k_lcell~COMBOUT at LC2_9_R1
--operation mode is normal

NJ32L3 = (AJ1_sel_notb & !JH1_p3_sel_memword & !JJ1_true_regB[15] # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[15] # !JH1_p3_sel_memword)) & CASCADE(MJ16_cascout);

--NJ32_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F31|cascout at LC2_9_R1
--operation mode is normal

NJ32_cascout = (AJ1_sel_notb & !JH1_p3_sel_memword & !JJ1_true_regB[15] # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[15] # !JH1_p3_sel_memword)) & CASCADE(MJ16_cascout);


--MH1_byte_complement[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_complement[1] at LC3_14_W1
--operation mode is normal

MH1_byte_complement[1]_lut_out = FH1_do_override_op_b & (FJ1L16 $ EJ1L3) # !MH1L44;
MH1_byte_complement[1] = DFFE(MH1_byte_complement[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AK32_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC31|regout at LC8_12_K1
--operation mode is normal

AK32_regout_lut_out = (!YJ1_sel_override_lo & (FH1_const[15] # !YJ1L3)) & CASCADE(ZJ32_cascout);
AK32_regout = DFFE(AK32_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--MH1_byte_zero[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_zero[1] at LC8_12_W1
--operation mode is normal

MH1_byte_zero[1]_lut_out = FH1_do_override_op_b & !MH1L56 # !MH1L48;
MH1_byte_zero[1] = DFFE(MH1_byte_zero[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7158 at LC3_12_K1
--operation mode is normal

JJ1L47 = !MH1_byte_zero[1] & (WJ1_do_fwd_b_alu & (QJ1_alu_result[15]) # !WJ1_do_fwd_b_alu & AK32_regout);


--JJ1_true_regB[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[15] at LC9_12_K1
--operation mode is normal

JJ1_true_regB[15] = MH1_byte_complement[1] $ JJ1L47;


--HJ1L73 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3623 at LC10_2_Q1
--operation mode is normal

HJ1L73 = BJ1_sel_rot1 & BJ1_shiftresult[29] # !BJ1_sel_rot1 & (BJ1_shiftresult[30]) # !BJ1_shift_cycle_2;


--PJ31_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC30|regout at LC7_2_C1
--operation mode is normal

PJ31_regout_lut_out = (CJ1L22 & !CJ1_rota3[0] & HJ1_true_regA[14] # !CJ1L22 & (HJ1_true_regA[6] # !CJ1_rota3[0])) & CASCADE(NJ61_cascout);
PJ31_regout = DFFE(PJ31_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~30 at LC7_1_Q1
--operation mode is normal

HJ1L40 = PJ31_regout $ KJ31_regout;


--HJ1_true_regA[30] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[30] at LC7_2_Q1
--operation mode is normal

HJ1_true_regA[30] = HJ1L73 & (WJ1_do_fwd_a_alu & (HJ1L40) # !WJ1_do_fwd_a_alu & XJ1_op_a[30]);


--NJ30L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F29|the_apex20k_lcell~COMBOUT at LC4_9_U1
--operation mode is normal

NJ30L3 = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[14]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[14])) & CASCADE(MJ15_cascout);

--NJ30_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F29|cascout at LC4_9_U1
--operation mode is normal

NJ30_cascout = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[14]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[14])) & CASCADE(MJ15_cascout);


--JJ1_true_regB[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[14] at LC2_12_K1
--operation mode is normal

JJ1_true_regB[14] = MH1_byte_complement[1] $ (JJ1L62);


--NJ28L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F27|the_apex20k_lcell~COMBOUT at LC7_1_P1
--operation mode is normal

NJ28L3 = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[13]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[13])) & CASCADE(MJ14_cascout);

--NJ28_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F27|cascout at LC7_1_P1
--operation mode is normal

NJ28_cascout = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[13]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[13])) & CASCADE(MJ14_cascout);


--AK28_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC27|regout at LC7_8_W1
--operation mode is normal

AK28_regout_lut_out = (YJ1L3 & (FH1_const[13] & !YJ1_sel_override_lo) # !YJ1L3 & (EJ1L8 # !YJ1_sel_override_lo)) & CASCADE(ZJ28_cascout);
AK28_regout = DFFE(AK28_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7160 at LC4_12_W1
--operation mode is normal

JJ1L48 = !MH1_byte_zero[1] & (WJ1_do_fwd_b_alu & (QJ1_alu_result[13]) # !WJ1_do_fwd_b_alu & AK28_regout);


--JJ1_true_regB[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[13] at LC4_7_K1
--operation mode is normal

JJ1_true_regB[13] = MH1_byte_complement[1] $ (JJ1L48);


--NJ26L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F25|the_apex20k_lcell~COMBOUT at LC2_5_N1
--operation mode is normal

NJ26L3 = (AJ1_sel_notb & !JH1_p3_sel_memword & !JJ1_true_regB[12] # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[12] # !JH1_p3_sel_memword)) & CASCADE(MJ13_cascout);

--NJ26_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F25|cascout at LC2_5_N1
--operation mode is normal

NJ26_cascout = (AJ1_sel_notb & !JH1_p3_sel_memword & !JJ1_true_regB[12] # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[12] # !JH1_p3_sel_memword)) & CASCADE(MJ13_cascout);


--JJ1_true_regB[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[12] at LC9_11_K1
--operation mode is normal

JJ1_true_regB[12] = MH1_byte_complement[1] $ (JJ1L63);


--NJ24L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F23|the_apex20k_lcell~COMBOUT at LC3_16_N1
--operation mode is normal

NJ24L3 = (AJ1_sel_notb & !JH1_p3_sel_memword & (!JJ1_true_regB[11]) # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[11] # !JH1_p3_sel_memword)) & CASCADE(MJ12_cascout);

--NJ24_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F23|cascout at LC3_16_N1
--operation mode is normal

NJ24_cascout = (AJ1_sel_notb & !JH1_p3_sel_memword & (!JJ1_true_regB[11]) # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[11] # !JH1_p3_sel_memword)) & CASCADE(MJ12_cascout);


--AK24_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC23|regout at LC7_15_K1
--operation mode is normal

AK24_regout_lut_out = (YJ1_sel_override_lo & (!YJ1L3 & EJ1L6) # !YJ1_sel_override_lo & (FH1_const[11] # !YJ1L3)) & CASCADE(ZJ24_cascout);
AK24_regout = DFFE(AK24_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7162 at LC4_15_K1
--operation mode is normal

JJ1L49 = !MH1_byte_zero[1] & (WJ1_do_fwd_b_alu & (QJ1_alu_result[11]) # !WJ1_do_fwd_b_alu & AK24_regout);


--JJ1_true_regB[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[11] at LC6_14_K1
--operation mode is normal

JJ1_true_regB[11] = MH1_byte_complement[1] $ (JJ1L49);


--NJ22L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F21|the_apex20k_lcell~COMBOUT at LC6_4_N1
--operation mode is normal

NJ22L3 = (AJ1_sel_notb & !JJ1_true_regB[10] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[10] # !JH1_p3_sel_memword)) & CASCADE(MJ11_cascout);

--NJ22_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F21|cascout at LC6_4_N1
--operation mode is normal

NJ22_cascout = (AJ1_sel_notb & !JJ1_true_regB[10] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[10] # !JH1_p3_sel_memword)) & CASCADE(MJ11_cascout);


--JJ1_true_regB[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[10] at LC8_14_K1
--operation mode is normal

JJ1_true_regB[10] = MH1_byte_complement[1] $ (JJ1L64);


--NJ20L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F19|the_apex20k_lcell~COMBOUT at LC3_12_N1
--operation mode is normal

NJ20L3 = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[9]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[9])) & CASCADE(MJ10_cascout);

--NJ20_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F19|cascout at LC3_12_N1
--operation mode is normal

NJ20_cascout = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[9]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[9])) & CASCADE(MJ10_cascout);


--AK20_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC19|regout at LC10_14_K1
--operation mode is normal

AK20_regout_lut_out = (YJ1_sel_override_lo & EJ1L4 & (!YJ1L3) # !YJ1_sel_override_lo & (FH1_const[9] # !YJ1L3)) & CASCADE(ZJ20_cascout);
AK20_regout = DFFE(AK20_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7164 at LC8_8_K1
--operation mode is normal

JJ1L50 = !MH1_byte_zero[1] & (WJ1_do_fwd_b_alu & (QJ1_alu_result[9]) # !WJ1_do_fwd_b_alu & AK20_regout);


--JJ1_true_regB[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[9] at LC4_8_K1
--operation mode is normal

JJ1_true_regB[9] = MH1_byte_complement[1] $ JJ1L50;


--NJ18L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F17|the_apex20k_lcell~COMBOUT at LC6_2_P1
--operation mode is normal

NJ18L3 = (AJ1_sel_notb & !JJ1_true_regB[8] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[8] # !JH1_p3_sel_memword)) & CASCADE(MJ9_cascout);

--NJ18_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F17|cascout at LC6_2_P1
--operation mode is normal

NJ18_cascout = (AJ1_sel_notb & !JJ1_true_regB[8] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[8] # !JH1_p3_sel_memword)) & CASCADE(MJ9_cascout);


--JJ1_true_regB[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[8] at LC10_8_K1
--operation mode is normal

JJ1_true_regB[8] = MH1_byte_complement[1] $ JJ1L65;


--NJ16L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F15|the_apex20k_lcell~COMBOUT at LC6_12_S1
--operation mode is normal

NJ16L3 = (AJ1_sel_notb & !JJ1_true_regB[7] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[7] # !JH1_p3_sel_memword)) & CASCADE(MJ8_cascout);

--NJ16_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F15|cascout at LC6_12_S1
--operation mode is normal

NJ16_cascout = (AJ1_sel_notb & !JJ1_true_regB[7] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[7] # !JH1_p3_sel_memword)) & CASCADE(MJ8_cascout);


--JJ1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7166 at LC8_10_N1
--operation mode is normal

JJ1L51 = !MH1_byte_zero[0] & (WJ1_do_fwd_b_alu & (QJ1_alu_result[7]) # !WJ1_do_fwd_b_alu & AK16_regout);


--JJ1_true_regB[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[7] at LC1_10_N1
--operation mode is normal

JJ1_true_regB[7] = MH1_byte_complement[0] $ JJ1L51;


--NJ14L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F13|the_apex20k_lcell~COMBOUT at LC7_15_P1
--operation mode is normal

NJ14L3 = (AJ1_sel_notb & !JJ1_true_regB[6] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[6] # !JH1_p3_sel_memword)) & CASCADE(MJ7_cascout);

--NJ14_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F13|cascout at LC7_15_P1
--operation mode is normal

NJ14_cascout = (AJ1_sel_notb & !JJ1_true_regB[6] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[6] # !JH1_p3_sel_memword)) & CASCADE(MJ7_cascout);


--JJ1_true_regB[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[6] at LC1_9_N1
--operation mode is normal

JJ1_true_regB[6] = MH1_byte_complement[0] $ (JJ1L66);


--RH1_next_instruction_address[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[17] at LC2_10_P1
--operation mode is counter

RH1_next_instruction_address[17]_lut_out = RH1_next_instruction_address[17] $ (RH1L70);
RH1_next_instruction_address[17]_sload_eqn = (RH1L81 & UH1L61) # (!RH1L81 & RH1_next_instruction_address[17]_lut_out);
RH1_next_instruction_address[17] = DFFE(RH1_next_instruction_address[17]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L72 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[17]~212 at LC2_10_P1
--operation mode is counter

RH1L72 = CARRY(!RH1L70 # !RH1_next_instruction_address[17]);


--RH1_next_instruction_address[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[16] at LC1_10_P1
--operation mode is counter

RH1_next_instruction_address[16]_lut_out = RH1_next_instruction_address[16] $ (!RH1L68);
RH1_next_instruction_address[16]_sload_eqn = (RH1L81 & UH1L60) # (!RH1L81 & RH1_next_instruction_address[16]_lut_out);
RH1_next_instruction_address[16] = DFFE(RH1_next_instruction_address[16]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L70 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[16]~215 at LC1_10_P1
--operation mode is counter

RH1L70 = CARRY(RH1_next_instruction_address[16] & (!RH1L68));


--KE14_q[30] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[30] at EC1_1_U2
KE14_q[30]_data_in = HJ1L40;
KE14_q[30]_write_enable = PH1L6;
KE14_q[30]_clock_0 = GLOBAL(clk);
KE14_q[30]_clock_1 = GLOBAL(clk);
KE14_q[30]_clock_enable_1 = GH1L8;
KE14_q[30]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[30]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[30] = MEMORY_SEGMENT(KE14_q[30]_data_in, KE14_q[30]_write_enable, KE14_q[30]_clock_0, KE14_q[30]_clock_1, , , , KE14_q[30]_clock_enable_1, VCC, KE14_q[30]_write_address, KE14_q[30]_read_address);


--KE14_q[29] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[29] at EC2_1_U2
KE14_q[29]_data_in = HJ1L39;
KE14_q[29]_write_enable = PH1L6;
KE14_q[29]_clock_0 = GLOBAL(clk);
KE14_q[29]_clock_1 = GLOBAL(clk);
KE14_q[29]_clock_enable_1 = GH1L8;
KE14_q[29]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[29]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[29] = MEMORY_SEGMENT(KE14_q[29]_data_in, KE14_q[29]_write_enable, KE14_q[29]_clock_0, KE14_q[29]_clock_1, , , , KE14_q[29]_clock_enable_1, VCC, KE14_q[29]_write_address, KE14_q[29]_read_address);


--KE14_q[28] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[28] at EC1_1_Q1
KE14_q[28]_data_in = HJ1L38;
KE14_q[28]_write_enable = PH1L6;
KE14_q[28]_clock_0 = GLOBAL(clk);
KE14_q[28]_clock_1 = GLOBAL(clk);
KE14_q[28]_clock_enable_1 = GH1L8;
KE14_q[28]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[28]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[28] = MEMORY_SEGMENT(KE14_q[28]_data_in, KE14_q[28]_write_enable, KE14_q[28]_clock_0, KE14_q[28]_clock_1, , , , KE14_q[28]_clock_enable_1, VCC, KE14_q[28]_write_address, KE14_q[28]_read_address);


--KE14_q[27] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[27] at EC4_1_Q1
KE14_q[27]_data_in = HJ1L37;
KE14_q[27]_write_enable = PH1L6;
KE14_q[27]_clock_0 = GLOBAL(clk);
KE14_q[27]_clock_1 = GLOBAL(clk);
KE14_q[27]_clock_enable_1 = GH1L8;
KE14_q[27]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[27]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[27] = MEMORY_SEGMENT(KE14_q[27]_data_in, KE14_q[27]_write_enable, KE14_q[27]_clock_0, KE14_q[27]_clock_1, , , , KE14_q[27]_clock_enable_1, VCC, KE14_q[27]_write_address, KE14_q[27]_read_address);


--KE14_q[26] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[26] at EC2_1_Q1
KE14_q[26]_data_in = HJ1L36;
KE14_q[26]_write_enable = PH1L6;
KE14_q[26]_clock_0 = GLOBAL(clk);
KE14_q[26]_clock_1 = GLOBAL(clk);
KE14_q[26]_clock_enable_1 = GH1L8;
KE14_q[26]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[26]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[26] = MEMORY_SEGMENT(KE14_q[26]_data_in, KE14_q[26]_write_enable, KE14_q[26]_clock_0, KE14_q[26]_clock_1, , , , KE14_q[26]_clock_enable_1, VCC, KE14_q[26]_write_address, KE14_q[26]_read_address);


--KE14_q[25] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[25] at EC3_1_Q1
KE14_q[25]_data_in = HJ1L35;
KE14_q[25]_write_enable = PH1L6;
KE14_q[25]_clock_0 = GLOBAL(clk);
KE14_q[25]_clock_1 = GLOBAL(clk);
KE14_q[25]_clock_enable_1 = GH1L8;
KE14_q[25]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[25]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[25] = MEMORY_SEGMENT(KE14_q[25]_data_in, KE14_q[25]_write_enable, KE14_q[25]_clock_0, KE14_q[25]_clock_1, , , , KE14_q[25]_clock_enable_1, VCC, KE14_q[25]_write_address, KE14_q[25]_read_address);


--KE14_q[24] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[24] at EC4_1_N1
KE14_q[24]_data_in = HJ1L34;
KE14_q[24]_write_enable = PH1L6;
KE14_q[24]_clock_0 = GLOBAL(clk);
KE14_q[24]_clock_1 = GLOBAL(clk);
KE14_q[24]_clock_enable_1 = GH1L8;
KE14_q[24]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[24]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[24] = MEMORY_SEGMENT(KE14_q[24]_data_in, KE14_q[24]_write_enable, KE14_q[24]_clock_0, KE14_q[24]_clock_1, , , , KE14_q[24]_clock_enable_1, VCC, KE14_q[24]_write_address, KE14_q[24]_read_address);


--KE14_q[23] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[23] at EC1_1_N1
KE14_q[23]_data_in = QJ1_alu_result[23];
KE14_q[23]_write_enable = PH1L6;
KE14_q[23]_clock_0 = GLOBAL(clk);
KE14_q[23]_clock_1 = GLOBAL(clk);
KE14_q[23]_clock_enable_1 = GH1L8;
KE14_q[23]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[23]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[23] = MEMORY_SEGMENT(KE14_q[23]_data_in, KE14_q[23]_write_enable, KE14_q[23]_clock_0, KE14_q[23]_clock_1, , , , KE14_q[23]_clock_enable_1, VCC, KE14_q[23]_write_address, KE14_q[23]_read_address);


--KE14_q[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[22] at EC2_1_N1
KE14_q[22]_data_in = QJ1_alu_result[22];
KE14_q[22]_write_enable = PH1L6;
KE14_q[22]_clock_0 = GLOBAL(clk);
KE14_q[22]_clock_1 = GLOBAL(clk);
KE14_q[22]_clock_enable_1 = GH1L8;
KE14_q[22]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE14_q[22]_read_address = RD_ADDR(NH1_a_local[0], NH1_a_local[1], NH1_a_local[2], NH1_a_local[3], DK1L3, DK1L6, DK1L9, DK1L12, DK1L14);
KE14_q[22] = MEMORY_SEGMENT(KE14_q[22]_data_in, KE14_q[22]_write_enable, KE14_q[22]_clock_0, KE14_q[22]_clock_1, , , , KE14_q[22]_clock_enable_1, VCC, KE14_q[22]_write_address, KE14_q[22]_read_address);


--XJ1L77 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[21]~1198 at LC3_16_P1
--operation mode is normal

XJ1L77 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[21] # !HH1_a_matches_dest2 & (KE14_q[21]));


--MH1_next_instruction_address_2[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[21] at LC10_16_P1
--operation mode is normal

MH1_next_instruction_address_2[21]_lut_out = RH1_next_instruction_address[21];
MH1_next_instruction_address_2[21] = DFFE(MH1_next_instruction_address_2[21]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1L76 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[20]~1200 at LC6_10_O1
--operation mode is normal

XJ1L76 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[20] # !HH1_a_matches_dest2 & (KE14_q[20]));


--MH1_next_instruction_address_2[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[20] at LC8_10_O1
--operation mode is normal

MH1_next_instruction_address_2[20]_lut_out = RH1_next_instruction_address[20];
MH1_next_instruction_address_2[20] = DFFE(MH1_next_instruction_address_2[20]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1L75 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[19]~1202 at LC9_12_O1
--operation mode is normal

XJ1L75 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & (QJ1_alu_result[19]) # !HH1_a_matches_dest2 & KE14_q[19]);


--MH1_next_instruction_address_2[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[19] at LC3_4_P1
--operation mode is normal

MH1_next_instruction_address_2[19]_lut_out = RH1_next_instruction_address[19];
MH1_next_instruction_address_2[19] = DFFE(MH1_next_instruction_address_2[19]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1L74 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[18]~1204 at LC3_16_O1
--operation mode is normal

XJ1L74 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[18] # !HH1_a_matches_dest2 & (KE14_q[18]));


--MH1_next_instruction_address_2[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[18] at LC5_7_O1
--operation mode is normal

MH1_next_instruction_address_2[18]_lut_out = RH1_next_instruction_address[18];
MH1_next_instruction_address_2[18] = DFFE(MH1_next_instruction_address_2[18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1L73 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[17]~1206 at LC3_2_X1
--operation mode is normal

XJ1L73 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[17] # !HH1_a_matches_dest2 & (KE14_q[17]));


--MH1_next_instruction_address_2[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[17] at LC8_2_X1
--operation mode is normal

MH1_next_instruction_address_2[17]_lut_out = RH1_next_instruction_address[17];
MH1_next_instruction_address_2[17] = DFFE(MH1_next_instruction_address_2[17]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--XJ1L72 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[16]~1208 at LC4_1_O1
--operation mode is normal

XJ1L72 = !JH1_p2_do_save_return_address & (HH1_a_matches_dest2 & QJ1_alu_result[16] # !HH1_a_matches_dest2 & (KE14_q[16]));


--MH1_next_instruction_address_2[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[16] at LC8_3_P1
--operation mode is normal

MH1_next_instruction_address_2[16]_lut_out = RH1_next_instruction_address[16];
MH1_next_instruction_address_2[16] = DFFE(MH1_next_instruction_address_2[16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--VD1_internal_counter[5] is dual_processor:inst|watchdog:the_watchdog|internal_counter[5] at LC9_6_M2
--operation mode is counter

VD1_internal_counter[5]_lut_out = VD1_internal_counter[5] $ !VD1L33;
VD1_internal_counter[5]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[5]_lut_out);
VD1_internal_counter[5] = DFFE(VD1_internal_counter[5]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L35 is dual_processor:inst|watchdog:the_watchdog|internal_counter[5]~964 at LC9_6_M2
--operation mode is counter

VD1L35 = CARRY(VD1_internal_counter[5] & !VD1L33);


--VD1_internal_counter[6] is dual_processor:inst|watchdog:the_watchdog|internal_counter[6] at LC10_6_M2
--operation mode is counter

VD1_internal_counter[6]_lut_out = VD1_internal_counter[6] $ (VD1L35);
VD1_internal_counter[6]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[6]_lut_out);
VD1_internal_counter[6] = DFFE(VD1_internal_counter[6]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L37 is dual_processor:inst|watchdog:the_watchdog|internal_counter[6]~967 at LC10_6_M2
--operation mode is counter

VD1L37 = CARRY(!VD1L35 # !VD1_internal_counter[6]);


--VD1_internal_counter[4] is dual_processor:inst|watchdog:the_watchdog|internal_counter[4] at LC8_6_M2
--operation mode is counter

VD1_internal_counter[4]_lut_out = VD1_internal_counter[4] $ VD1L31;
VD1_internal_counter[4]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[4]_lut_out);
VD1_internal_counter[4] = DFFE(VD1_internal_counter[4]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L33 is dual_processor:inst|watchdog:the_watchdog|internal_counter[4]~970 at LC8_6_M2
--operation mode is counter

VD1L33 = CARRY(VD1_internal_counter[4] # !VD1L31);


--VD1_internal_counter[7] is dual_processor:inst|watchdog:the_watchdog|internal_counter[7] at LC1_8_M2
--operation mode is counter

VD1_internal_counter[7]_lut_out = VD1_internal_counter[7] $ !VD1L37;
VD1_internal_counter[7]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[7]_lut_out);
VD1_internal_counter[7] = DFFE(VD1_internal_counter[7]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L39 is dual_processor:inst|watchdog:the_watchdog|internal_counter[7]~973 at LC1_8_M2
--operation mode is counter

VD1L39 = CARRY(!VD1_internal_counter[7] & !VD1L37);


--VD1L15 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~298 at LC2_6_M2
--operation mode is normal

VD1L15 = VD1_internal_counter[6] & VD1_internal_counter[5] & !VD1_internal_counter[7] & !VD1_internal_counter[4];

--VD1L19 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~306 at LC2_6_M2
--operation mode is normal

VD1L19 = VD1_internal_counter[6] & VD1_internal_counter[5] & !VD1_internal_counter[7] & !VD1_internal_counter[4];


--VD1_internal_counter[0] is dual_processor:inst|watchdog:the_watchdog|internal_counter[0] at LC4_6_M2
--operation mode is counter

VD1_internal_counter[0]_lut_out = !VD1_internal_counter[0];
VD1_internal_counter[0]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[0]_lut_out);
VD1_internal_counter[0] = DFFE(VD1_internal_counter[0]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L25 is dual_processor:inst|watchdog:the_watchdog|internal_counter[0]~976 at LC4_6_M2
--operation mode is counter

VD1L25 = CARRY(!VD1_internal_counter[0]);


--VD1_internal_counter[1] is dual_processor:inst|watchdog:the_watchdog|internal_counter[1] at LC5_6_M2
--operation mode is counter

VD1_internal_counter[1]_lut_out = VD1_internal_counter[1] $ (!VD1L25);
VD1_internal_counter[1]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[1]_lut_out);
VD1_internal_counter[1] = DFFE(VD1_internal_counter[1]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L27 is dual_processor:inst|watchdog:the_watchdog|internal_counter[1]~979 at LC5_6_M2
--operation mode is counter

VD1L27 = CARRY(VD1_internal_counter[1] & (!VD1L25));


--VD1_internal_counter[3] is dual_processor:inst|watchdog:the_watchdog|internal_counter[3] at LC7_6_M2
--operation mode is counter

VD1_internal_counter[3]_lut_out = VD1_internal_counter[3] $ !VD1L29;
VD1_internal_counter[3]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[3]_lut_out);
VD1_internal_counter[3] = DFFE(VD1_internal_counter[3]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L31 is dual_processor:inst|watchdog:the_watchdog|internal_counter[3]~982 at LC7_6_M2
--operation mode is counter

VD1L31 = CARRY(VD1_internal_counter[3] & !VD1L29);


--VD1_internal_counter[2] is dual_processor:inst|watchdog:the_watchdog|internal_counter[2] at LC6_6_M2
--operation mode is counter

VD1_internal_counter[2]_lut_out = VD1_internal_counter[2] $ (VD1L27);
VD1_internal_counter[2]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[2]_lut_out);
VD1_internal_counter[2] = DFFE(VD1_internal_counter[2]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L29 is dual_processor:inst|watchdog:the_watchdog|internal_counter[2]~985 at LC6_6_M2
--operation mode is counter

VD1L29 = CARRY(VD1_internal_counter[2] # !VD1L27);


--VD1L17 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~302 at LC3_6_M2
--operation mode is normal

VD1L17 = (VD1_internal_counter[1] & VD1_internal_counter[3] & !VD1_internal_counter[2] & VD1_internal_counter[0]) & CASCADE(VD1L19);


--VD1_internal_counter[12] is dual_processor:inst|watchdog:the_watchdog|internal_counter[12] at LC6_8_M2
--operation mode is counter

VD1_internal_counter[12]_lut_out = VD1_internal_counter[12] $ VD1L47;
VD1_internal_counter[12]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[12]_lut_out);
VD1_internal_counter[12] = DFFE(VD1_internal_counter[12]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L49 is dual_processor:inst|watchdog:the_watchdog|internal_counter[12]~988 at LC6_8_M2
--operation mode is counter

VD1L49 = CARRY(!VD1L47 # !VD1_internal_counter[12]);


--VD1_internal_counter[13] is dual_processor:inst|watchdog:the_watchdog|internal_counter[13] at LC7_8_M2
--operation mode is counter

VD1_internal_counter[13]_lut_out = VD1_internal_counter[13] $ (!VD1L49);
VD1_internal_counter[13]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[13]_lut_out);
VD1_internal_counter[13] = DFFE(VD1_internal_counter[13]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L51 is dual_processor:inst|watchdog:the_watchdog|internal_counter[13]~991 at LC7_8_M2
--operation mode is counter

VD1L51 = CARRY(VD1_internal_counter[13] & (!VD1L49));


--VD1_internal_counter[14] is dual_processor:inst|watchdog:the_watchdog|internal_counter[14] at LC8_8_M2
--operation mode is counter

VD1_internal_counter[14]_lut_out = VD1_internal_counter[14] $ (VD1L51);
VD1_internal_counter[14]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[14]_lut_out);
VD1_internal_counter[14] = DFFE(VD1_internal_counter[14]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L53 is dual_processor:inst|watchdog:the_watchdog|internal_counter[14]~994 at LC8_8_M2
--operation mode is counter

VD1L53 = CARRY(VD1_internal_counter[14] # !VD1L51);


--VD1L16 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~300 at LC6_9_M2
--operation mode is normal

VD1L16 = VD1_internal_counter[15] & !VD1_internal_counter[14] & VD1_internal_counter[12] & VD1_internal_counter[13];

--VD1L20 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~307 at LC6_9_M2
--operation mode is normal

VD1L20 = VD1_internal_counter[15] & !VD1_internal_counter[14] & VD1_internal_counter[12] & VD1_internal_counter[13];


--VD1_internal_counter[8] is dual_processor:inst|watchdog:the_watchdog|internal_counter[8] at LC2_8_M2
--operation mode is counter

VD1_internal_counter[8]_lut_out = VD1_internal_counter[8] $ VD1L39;
VD1_internal_counter[8]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[8]_lut_out);
VD1_internal_counter[8] = DFFE(VD1_internal_counter[8]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L41 is dual_processor:inst|watchdog:the_watchdog|internal_counter[8]~997 at LC2_8_M2
--operation mode is counter

VD1L41 = CARRY(!VD1L39 # !VD1_internal_counter[8]);


--VD1_internal_counter[9] is dual_processor:inst|watchdog:the_watchdog|internal_counter[9] at LC3_8_M2
--operation mode is counter

VD1_internal_counter[9]_lut_out = VD1_internal_counter[9] $ (!VD1L41);
VD1_internal_counter[9]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[9]_lut_out);
VD1_internal_counter[9] = DFFE(VD1_internal_counter[9]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L43 is dual_processor:inst|watchdog:the_watchdog|internal_counter[9]~1000 at LC3_8_M2
--operation mode is counter

VD1L43 = CARRY(VD1_internal_counter[9] & (!VD1L41));


--VD1_internal_counter[10] is dual_processor:inst|watchdog:the_watchdog|internal_counter[10] at LC4_8_M2
--operation mode is counter

VD1_internal_counter[10]_lut_out = VD1_internal_counter[10] $ VD1L43;
VD1_internal_counter[10]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[10]_lut_out);
VD1_internal_counter[10] = DFFE(VD1_internal_counter[10]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L45 is dual_processor:inst|watchdog:the_watchdog|internal_counter[10]~1003 at LC4_8_M2
--operation mode is counter

VD1L45 = CARRY(!VD1L43 # !VD1_internal_counter[10]);


--VD1_internal_counter[11] is dual_processor:inst|watchdog:the_watchdog|internal_counter[11] at LC5_8_M2
--operation mode is counter

VD1_internal_counter[11]_lut_out = VD1_internal_counter[11] $ (!VD1L45);
VD1_internal_counter[11]_sload_eqn = (VD1L9 & ~GND) # (!VD1L9 & VD1_internal_counter[11]_lut_out);
VD1_internal_counter[11] = DFFE(VD1_internal_counter[11]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VD1L8);

--VD1L47 is dual_processor:inst|watchdog:the_watchdog|internal_counter[11]~1006 at LC5_8_M2
--operation mode is counter

VD1L47 = CARRY(!VD1_internal_counter[11] & (!VD1L45));


--VD1L18 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~303 at LC7_9_M2
--operation mode is normal

VD1L18 = (VD1_internal_counter[10] & !VD1_internal_counter[11] & VD1_internal_counter[8] & VD1_internal_counter[9]) & CASCADE(VD1L20);


--JH1L124 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_is_left_shift~27 at LC2_10_Z1
--operation mode is normal

JH1L124 = !BH1_instruction_2[15] & BH1_subinstruction_2[0] & !BH1_instruction_2[14];


--AK6_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC5|combout at LC10_7_Y1
--operation mode is normal

AK6_combout = (YJ1_sel_override_lo & (!YJ1L3 & EJ1L5) # !YJ1_sel_override_lo & (FH1_const[2] # !YJ1L3)) & CASCADE(ZJ6_cascout);

--AK6_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC5|regout at LC10_7_Y1
--operation mode is normal

AK6_regout = DFFE(AK6_combout, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p1_do_iMOVHI is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_iMOVHI at LC4_15_T1
--operation mode is normal

JH1_p1_do_iMOVHI_lut_out = XH1L20 & (!RH1_d1_instruction_fifo_out[12] & UJ1L12);
JH1_p1_do_iMOVHI = DFFE(JH1_p1_do_iMOVHI_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--KE16_q[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[0] at EC5_1_T1
KE16_q[0]_data_in = ~GND;
KE16_q[0]_clock_1 = GLOBAL(clk);
KE16_q[0]_clock_enable_1 = SH1L1;
KE16_q[0]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[0]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[0] = MEMORY_SEGMENT(KE16_q[0]_data_in, GND, GND, KE16_q[0]_clock_1, , , , KE16_q[0]_clock_enable_1, VCC, KE16_q[0]_write_address, KE16_q[0]_read_address);


--AK10_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC9|combout at LC2_3_G1
--operation mode is normal

AK10_combout = (YJ1_sel_override_lo & !YJ1L3 & (EJ1L7) # !YJ1_sel_override_lo & (FH1_const[4] # !YJ1L3)) & CASCADE(ZJ10_cascout);

--AK10_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC9|regout at LC2_3_G1
--operation mode is normal

AK10_regout = DFFE(AK10_combout, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KE16_q[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[7] at EC4_1_T1
KE16_q[7]_data_in = ~GND;
KE16_q[7]_clock_1 = GLOBAL(clk);
KE16_q[7]_clock_enable_1 = SH1L1;
KE16_q[7]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[7]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[7] = MEMORY_SEGMENT(KE16_q[7]_data_in, GND, GND, KE16_q[7]_clock_1, , , , KE16_q[7]_clock_enable_1, VCC, KE16_q[7]_write_address, KE16_q[7]_read_address);


--MH1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byterot_sel_hi16~130 at LC2_11_W1
--operation mode is normal

MH1L53 = !FJ1L15 & (JH1_p3_is_right_shift & (FJ1L9) # !JH1_p3_is_right_shift & MH1_shiftValue[4]);


--JH1_p2_do_iSWAP is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_iSWAP at LC3_2_W1
--operation mode is normal

JH1_p2_do_iSWAP_lut_out = !BH1_instruction_1[5] & !BH1_instruction_1[6] & !BH1_instruction_1[7] & JH1L107;
JH1_p2_do_iSWAP = DFFE(JH1_p2_do_iSWAP_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--MH1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byterot_sel_hi16[2]~131 at LC7_2_W1
--operation mode is normal

MH1L51 = !JH1_p2_do_iSWAP & (!MH1L53 # !FH1_do_override_op_b);


--CJ1_rota3[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota3[2] at LC3_3_W1
--operation mode is normal

CJ1_rota3[2] = MH1_byterot_sel_hi16[3] # CJ1L5 & JH1_p3_sel_dynamic_ext8;


--CJ1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|sel_rota_byte_3~326 at LC9_12_W1
--operation mode is normal

CJ1L29 = CJ1L21 & JJ1L2 # !CJ1L27;


--NJ64L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F63|the_apex20k_lcell~COMBOUT at LC7_1_K1
--operation mode is normal

NJ64L3 = (AJ1_sel_notb & !JH1_p3_sel_memword & !JJ1_true_regB[31] # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[31] # !JH1_p3_sel_memword)) & CASCADE(MJ32_cascout);

--NJ64_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F63|cascout at LC7_1_K1
--operation mode is normal

NJ64_cascout = (AJ1_sel_notb & !JH1_p3_sel_memword & !JJ1_true_regB[31] # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[31] # !JH1_p3_sel_memword)) & CASCADE(MJ32_cascout);


--FJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~105 at LC9_6_W1
--operation mode is normal

FJ1L11 = FJ1L10;


--JH1_p2_is_sixteenie is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_is_sixteenie at LC5_6_O1
--operation mode is normal

JH1_p2_is_sixteenie_lut_out = JH1L125 & (BH1_instruction_1[11] # BH1_instruction_1[7] & JH1L126) # !JH1L125 & (BH1_instruction_1[7] & JH1L126);
JH1_p2_is_sixteenie = DFFE(JH1_p2_is_sixteenie_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p2_do_inv_all_b is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_inv_all_b at LC8_11_W1
--operation mode is normal

JH1_p2_do_inv_all_b_lut_out = KE16_q[4];
JH1_p2_do_inv_all_b = DFFE(JH1_p2_do_inv_all_b_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p2_is_eightie is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_is_eightie at LC8_4_O1
--operation mode is normal

JH1_p2_is_eightie_lut_out = JH1L122 # JH1L123 & !BH1_instruction_1[15] & BH1_instruction_1[11];
JH1_p2_is_eightie = DFFE(JH1_p2_is_eightie_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--MH1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byte_complement[2]~679 at LC3_15_W1
--operation mode is normal

MH1L45 = !JH1_p2_do_inv_all_b & !JH1_p2_is_sixteenie & !JH1_p2_is_eightie;


--FJ1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|true_shiftValue[4]~119 at LC5_5_W1
--operation mode is normal

FJ1L16 = JH1_p3_is_right_shift & FJ1L9 # !JH1_p3_is_right_shift & (MH1_shiftValue[4]);


--JH1_p2_do_iMOVI is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_iMOVI at LC1_4_O1
--operation mode is normal

JH1_p2_do_iMOVI_lut_out = !BH1_instruction_1[14] & !BH1_instruction_1[11] & JH1L99;
JH1_p2_do_iMOVI = DFFE(JH1_p2_do_iMOVI_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p2_zero_all_b_control is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_zero_all_b_control at LC3_9_W1
--operation mode is normal

JH1_p2_zero_all_b_control_lut_out = KE16_q[5];
JH1_p2_zero_all_b_control = DFFE(JH1_p2_zero_all_b_control_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--MH1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byte_zero[2]~460 at LC10_8_W1
--operation mode is normal

MH1L49 = !JH1_p2_zero_all_b_control & !JH1_p2_do_iTRAP_n & !JH1_p2_do_iMOVI;


--FH1_op_b_hi_from_zero is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|op_b_hi_from_zero at LC2_5_Y1
--operation mode is normal

FH1_op_b_hi_from_zero_lut_out = JH1_p1_do_iSAVE # FH1L38 # JH1_p1_op_b_from_2Ei5 & !BH1_instruction_1[9];
FH1_op_b_hi_from_zero = DFFE(FH1_op_b_hi_from_zero_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--YJ1_sel_override_hi is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|sel_override_hi at LC3_7_Y1
--operation mode is normal

YJ1_sel_override_hi = FH1_op_b_hi_from_zero # FH1_do_override_op_b;


--YJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|sel_const_hi~19 at LC7_9_Y1
--operation mode is normal

YJ1L2 = !FH1_do_override_op_b & !JH1_op_is_trap_delayed_for_use_fresh_cwp_2 & (FH1_op_b_hi_from_zero # !FH1_op_b_from_reg_really);


--ZJ31_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F30|the_apex20k_lcell at LC9_7_G1
--operation mode is normal

ZJ31_the_apex20k_lcell = YJ1_sel_raw_reg_b & (!YJ1_sel_alu_result & KE15_q[31]) # !YJ1_sel_raw_reg_b & (HJ1L41 # !YJ1_sel_alu_result);

--ZJ31_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F30|cascout at LC9_7_G1
--operation mode is normal

ZJ31_cascout = YJ1_sel_raw_reg_b & (!YJ1_sel_alu_result & KE15_q[31]) # !YJ1_sel_raw_reg_b & (HJ1L41 # !YJ1_sel_alu_result);


--AK29_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC28|regout at LC10_7_W1
--operation mode is normal

AK29_regout_lut_out = (YJ1_sel_override_hi & !YJ1L2 & (EJ1L2) # !YJ1_sel_override_hi & (FH1_const[14] # !YJ1L2)) & CASCADE(ZJ29_cascout);
AK29_regout = DFFE(AK29_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7168 at LC5_11_W1
--operation mode is normal

JJ1L52 = WJ1_do_fwd_b_alu & (PJ31_regout $ KJ31_regout) # !WJ1_do_fwd_b_alu & (AK29_regout);


--JJ1_true_regB[30] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[30] at LC6_15_R1
--operation mode is normal

JJ1_true_regB[30] = MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L52);


--NJ51L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F50|the_apex20k_lcell~COMBOUT at LC7_9_K1
--operation mode is normal

NJ51L3 = (CJ1_rota3[2] & (HJ1_true_regA[17] & !CJ1L29) # !CJ1_rota3[2] & (HJ1_true_regA[25] # !CJ1L29)) & CASCADE(NJ52_cascout);

--NJ51_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F50|cascout at LC7_9_K1
--operation mode is normal

NJ51_cascout = (CJ1_rota3[2] & (HJ1_true_regA[17] & !CJ1L29) # !CJ1_rota3[2] & (HJ1_true_regA[25] # !CJ1L29)) & CASCADE(NJ52_cascout);


--AK19_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC18|regout at LC3_7_W1
--operation mode is normal

AK19_regout_lut_out = (YJ1L2 & FH1_const[9] & !YJ1_sel_override_hi # !YJ1L2 & (EJ1L4 # !YJ1_sel_override_hi)) & CASCADE(ZJ19_cascout);
AK19_regout = DFFE(AK19_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7169 at LC5_7_W1
--operation mode is normal

JJ1L53 = WJ1_do_fwd_b_alu & (KJ26_regout $ PJ26_regout) # !WJ1_do_fwd_b_alu & (AK19_regout);


--JJ1_true_regB[25] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[25] at LC9_9_S2
--operation mode is normal

JJ1_true_regB[25] = MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L53);


--FB1L1 is dual_processor:inst|axis1_div_pio:the_axis1_div_pio|always0~33 at LC10_11_G1
--operation mode is normal

FB1L1 = !TJ1_dc_address[7] & TJ1_dc_address[9] & !TJ1_dc_address[6] & JC1L4;


--NB1L1 is dual_processor:inst|bounceback_int_s1_arbitrator:the_bounceback_int_s1|Equal~61 at LC2_11_G1
--operation mode is normal

NB1L1 = TJ1_dc_address[8] & (!TJ1_dc_address[4] & FB1L1);


--QD1L3 is dual_processor:inst|timer2_s1_arbitrator:the_timer2_s1|Equal~64 at LC3_12_G1
--operation mode is normal

QD1L3 = !TJ1_dc_address[8] & !TJ1_dc_address[9];


--JB1L1 is dual_processor:inst|axis1_int_s1_arbitrator:the_axis1_int_s1|Equal~67 at LC6_11_G1
--operation mode is normal

JB1L1 = TJ1_dc_address[4] & QD1L3 & !TJ1_dc_address[7] & QD1L1;


--BC1L77 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~14908 at LC4_10_G1
--operation mode is normal

BC1L77 = GH1_dc_read & !JB1L1 & (!NB1L1) # !GH1_dc_read & (!JB1L1 & !NB1L1 # !GH1_dc_write);


--ZC1_readdata[1] is dual_processor:inst|opto_data:the_opto_data|readdata[1] at LC7_2_V1
--operation mode is normal

ZC1_readdata[1]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & ZC1_data_dir[1] # !TJ1_dc_address[2] & (opto_data[1]));
ZC1_readdata[1] = DFFE(ZC1_readdata[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--NC1_readdata[1] is dual_processor:inst|misc_ins:the_misc_ins|readdata[1] at LC2_2_V1
--operation mode is normal

NC1_readdata[1]_lut_out = !DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[11] & !TJ1_dc_address[3] & !TJ1_dc_address[2];
NC1_readdata[1] = DFFE(NC1_readdata[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L421 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~14909 at LC2_2_G1
--operation mode is normal

BC1L421 = TJ1_dc_address[8] & GH1_dc_read & (BC1L420);


--BC1L422 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~14910 at LC10_1_G1
--operation mode is normal

BC1L422 = TJ1_dc_address[9] # !BC1L421 # !TJ1_dc_address[10] # !TJ1_dc_address[11];


--AD1_enet_nios_data_master_requests_opto_data_s1 is dual_processor:inst|opto_data_s1_arbitrator:the_opto_data_s1|enet_nios_data_master_requests_opto_data_s1 at LC9_13_R1
--operation mode is normal

AD1_enet_nios_data_master_requests_opto_data_s1 = AD1L3 & (GH1_dc_read # GH1_dc_write);


--BC1L78 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~14911 at LC6_2_V1
--operation mode is normal

BC1L78 = NC1_readdata[1] & (ZC1_readdata[1] # !AD1_enet_nios_data_master_requests_opto_data_s1) # !NC1_readdata[1] & BC1L422 & (ZC1_readdata[1] # !AD1_enet_nios_data_master_requests_opto_data_s1);


--EC1_readdata[1] is dual_processor:inst|ls_int_input:the_ls_int_input|readdata[1] at LC1_2_V1
--operation mode is normal

EC1_readdata[1]_lut_out = EC1L39 # !TJ1_dc_address[2] & !TJ1_dc_address[3] & SK5_dffs[0];
EC1_readdata[1] = DFFE(EC1_readdata[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FC1_enet_nios_data_master_requests_ls_int_input_s1 is dual_processor:inst|ls_int_input_s1_arbitrator:the_ls_int_input_s1|enet_nios_data_master_requests_ls_int_input_s1 at LC3_11_G1
--operation mode is normal

FC1_enet_nios_data_master_requests_ls_int_input_s1 = TJ1_dc_address[4] & TJ1_dc_address[8] & QD1L5 & FB1L1;


--BC1L79 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~14912 at LC10_2_V1
--operation mode is normal

BC1L79 = BC1L77 & BC1L78 & (EC1_readdata[1] # !FC1_enet_nios_data_master_requests_ls_int_input_s1);


--BC1_enet_nios_data_master_readdata[1] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1] at LC3_1_V1
--operation mode is normal

BC1_enet_nios_data_master_readdata[1] = BC1L87 & BC1L79 & BC1L88 & BC1L89;


--JH1_p3_sel_notb_x is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sel_notb_x at LC3_2_C1
--operation mode is normal

JH1_p3_sel_notb_x_lut_out = JH1_p2_sel_notb_x;
JH1_p3_sel_notb_x = DFFE(JH1_p3_sel_notb_x_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--MH1_op_b_is_overridden is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|op_b_is_overridden at LC5_1_C1
--operation mode is normal

MH1_op_b_is_overridden_lut_out = FH1_do_override_op_b;
MH1_op_b_is_overridden = DFFE(MH1_op_b_is_overridden_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AJ1_sel_notb is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|sel_notb at LC1_2_C1
--operation mode is normal

AJ1_sel_notb = MH1_op_b_is_overridden # JH1_p3_sel_notb_x;


--JH1_p3_sel_memword is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sel_memword at LC7_7_Z1
--operation mode is normal

JH1_p3_sel_memword_lut_out = JH1_p2_do_iTRAP_0 # JH1_do_iLDx_delayed_for_sel_memword_2;
JH1_p3_sel_memword = DFFE(JH1_p3_sel_memword_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--MJ2L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F1|the_apex20k_lcell~COMBOUT at LC5_1_V1
--operation mode is normal

MJ2L3 = JH1_p3_do_custom_instruction & !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[1]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[1] # !JH1_p3_do_iRDCTL);

--MJ2_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F1|cascout at LC5_1_V1
--operation mode is normal

MJ2_cascout = JH1_p3_do_custom_instruction & !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[1]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[1] # !JH1_p3_do_iRDCTL);


--EJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|flipmask[0]~9 at LC9_15_W1
--operation mode is normal

EJ1L3 = JH1_p3_is_right_shift & !FJ1L11;


--MH1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byte_zero[0]~462 at LC5_2_W1
--operation mode is normal

MH1L48 = !JH1_p2_do_iTRAP_n & !JH1_p2_op_is_MOVHI & !JH1_p2_zero_all_b_control;


--KE16_q[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[14] at EC14_1_T1
KE16_q[14]_data_in = ~GND;
KE16_q[14]_clock_1 = GLOBAL(clk);
KE16_q[14]_clock_enable_1 = SH1L1;
KE16_q[14]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[14]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[14] = MEMORY_SEGMENT(KE16_q[14]_data_in, GND, GND, KE16_q[14]_clock_1, , , , KE16_q[14]_clock_enable_1, VCC, KE16_q[14]_write_address, KE16_q[14]_read_address);


--KE16_q[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[1] at EC8_1_T1
KE16_q[1]_data_in = ~GND;
KE16_q[1]_clock_1 = GLOBAL(clk);
KE16_q[1]_clock_enable_1 = SH1L1;
KE16_q[1]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[1]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[1] = MEMORY_SEGMENT(KE16_q[1]_data_in, GND, GND, KE16_q[1]_clock_1, , , , KE16_q[1]_clock_enable_1, VCC, KE16_q[1]_write_address, KE16_q[1]_read_address);


--JH1_reg_not_modified_delayed_for_non_write_op_2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|reg_not_modified_delayed_for_non_write_op_2 at LC7_15_Z1
--operation mode is normal

JH1_reg_not_modified_delayed_for_non_write_op_2_lut_out = KE16_q[11];
JH1_reg_not_modified_delayed_for_non_write_op_2 = DFFE(JH1_reg_not_modified_delayed_for_non_write_op_2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1_saved_status[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[4] at LC4_7_U1
--operation mode is normal

DJ1_saved_status[4]_lut_out = DJ1L18 & (JH1_p3_do_iWRCTL & (HJ1_true_regA[4]) # !JH1_p3_do_iWRCTL & DJ1_CWP_out_pre_mask[0]) # !DJ1L18 & DJ1_CWP_out_pre_mask[0];
DJ1_saved_status[4] = DFFE(DJ1_saved_status[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--DJ1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_CWP_reg_in[0]~1418 at LC1_7_U1
--operation mode is normal

DJ1L38 = JH1_p3_do_iTRET & DJ1_saved_status[4] # !JH1_p3_do_iTRET & (HJ1_true_regA[4]);


--DJ1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~204 at LC5_1_U1
--operation mode is arithmetic

DJ1L58 = !DJ1_CWP_out_pre_mask[0];

--DJ1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~206 at LC5_1_U1
--operation mode is arithmetic

DJ1L59 = CARRY(DJ1_CWP_out_pre_mask[0]);


--JH1_p1_do_iRESTORE is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_iRESTORE at LC9_1_T1
--operation mode is normal

JH1_p1_do_iRESTORE_lut_out = JH1L90 & RH1L28 & (RH1_dont_forget_to_force_trap # !RH1_d1_instruction_fifo_out[6]);
JH1_p1_do_iRESTORE = DFFE(JH1_p1_do_iRESTORE_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--DJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_write_enable_4~95 at LC7_2_U1
--operation mode is normal

DJ1L8 = !JH1_p1_do_iRESTORE & !JH1_p1_do_iSAVE # !HH1L24;


--DJ1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_CWP_reg_in[0]~1419 at LC1_2_U1
--operation mode is normal

DJ1L39 = DJ1L8 & (DJ1_trap_request_underflow # !JH1_p3_op_is_TRAP_0);


--DJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_write_enable_4~96 at LC7_10_U1
--operation mode is normal

DJ1L9 = JH1_p3_do_iTRET # DJ1L7 # !DJ1_trap_request_underflow & JH1_p3_op_is_TRAP_0;


--DJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_write_enable_4~97 at LC10_2_U1
--operation mode is normal

DJ1L10 = DJ1L9 # HH1L24 & (JH1_p1_do_iRESTORE # JH1_p1_do_iSAVE);


--DJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_write_enable_4~98 at LC4_2_U1
--operation mode is normal

DJ1L11 = GH1L8 & DJ1L10 & (QJ1L41 # !DJ1L8);


--BH1_dest_cwp_3[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_3[0] at LC6_14_U1
--operation mode is normal

BH1_dest_cwp_3[0]_lut_out = DJ1_CWP_out_pre_mask[0];
BH1_dest_cwp_3[0] = DFFE(BH1_dest_cwp_3[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_op_is_trap_delayed_for_use_fresh_cwp_3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|op_is_trap_delayed_for_use_fresh_cwp_3 at LC1_9_Y1
--operation mode is normal

JH1_op_is_trap_delayed_for_use_fresh_cwp_3_lut_out = JH1_op_is_trap_delayed_for_use_fresh_cwp_2;
JH1_op_is_trap_delayed_for_use_fresh_cwp_3 = DFFE(JH1_op_is_trap_delayed_for_use_fresh_cwp_3_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_dest_cwp_3[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_3[1] at LC10_16_U1
--operation mode is normal

BH1_dest_cwp_3[1]_lut_out = !DJ1_CWP_out_pre_mask[1];
BH1_dest_cwp_3[1] = DFFE(BH1_dest_cwp_3[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1_saved_status[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[5] at LC2_12_U1
--operation mode is normal

DJ1_saved_status[5]_lut_out = JH1_p3_do_iWRCTL & (DJ1L18 & HJ1_true_regA[5] # !DJ1L18 & (!DJ1_CWP_out_pre_mask[1])) # !JH1_p3_do_iWRCTL & (!DJ1_CWP_out_pre_mask[1]);
DJ1_saved_status[5] = DFFE(DJ1_saved_status[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--DJ1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_CWP_reg_in[1]~1421 at LC6_12_U1
--operation mode is normal

DJ1L40 = JH1_p3_do_iTRET & DJ1_saved_status[5] # !JH1_p3_do_iTRET & (HJ1_true_regA[5]);


--DJ1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~208 at LC6_1_U1
--operation mode is arithmetic

DJ1L60 = DJ1_CWP_out_pre_mask[1] $ DJ1L67 $ !DJ1L59;

--DJ1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~210 at LC6_1_U1
--operation mode is arithmetic

DJ1L61 = CARRY(DJ1_CWP_out_pre_mask[1] & (!DJ1L59 # !DJ1L67) # !DJ1_CWP_out_pre_mask[1] & !DJ1L67 & !DJ1L59);


--BH1_dest_cwp_3[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_3[2] at LC7_3_U1
--operation mode is normal

BH1_dest_cwp_3[2]_lut_out = !DJ1_CWP_out_pre_mask[2];
BH1_dest_cwp_3[2] = DFFE(BH1_dest_cwp_3[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1_saved_status[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[6] at LC1_12_U1
--operation mode is normal

DJ1_saved_status[6]_lut_out = DJ1L18 & (JH1_p3_do_iWRCTL & (HJ1_true_regA[6]) # !JH1_p3_do_iWRCTL & !DJ1_CWP_out_pre_mask[2]) # !DJ1L18 & !DJ1_CWP_out_pre_mask[2];
DJ1_saved_status[6] = DFFE(DJ1_saved_status[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--DJ1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_CWP_reg_in[2]~1423 at LC7_13_U1
--operation mode is normal

DJ1L41 = JH1_p3_do_iTRET & (DJ1_saved_status[6]) # !JH1_p3_do_iTRET & (HJ1_true_regA[6]);


--DJ1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~212 at LC7_1_U1
--operation mode is arithmetic

DJ1L62 = DJ1_CWP_out_pre_mask[2] $ DJ1L67 $ DJ1L61;

--DJ1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~214 at LC7_1_U1
--operation mode is arithmetic

DJ1L63 = CARRY(DJ1_CWP_out_pre_mask[2] & DJ1L67 & !DJ1L61 # !DJ1_CWP_out_pre_mask[2] & (DJ1L67 # !DJ1L61));


--BH1_dest_cwp_3[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_3[3] at LC7_4_U1
--operation mode is normal

BH1_dest_cwp_3[3]_lut_out = !DJ1_CWP_out_pre_mask[3];
BH1_dest_cwp_3[3] = DFFE(BH1_dest_cwp_3[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1_saved_status[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[7] at LC5_11_U1
--operation mode is normal

DJ1_saved_status[7]_lut_out = JH1_p3_do_iWRCTL & (DJ1L18 & (HJ1_true_regA[7]) # !DJ1L18 & !DJ1_CWP_out_pre_mask[3]) # !JH1_p3_do_iWRCTL & !DJ1_CWP_out_pre_mask[3];
DJ1_saved_status[7] = DFFE(DJ1_saved_status[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--DJ1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_CWP_reg_in[3]~1425 at LC3_4_U1
--operation mode is normal

DJ1L42 = JH1_p3_do_iTRET & DJ1_saved_status[7] # !JH1_p3_do_iTRET & (HJ1_true_regA[7]);


--DJ1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~216 at LC8_1_U1
--operation mode is arithmetic

DJ1L64 = DJ1_CWP_out_pre_mask[3] $ DJ1L67 $ !DJ1L63;

--DJ1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~218 at LC8_1_U1
--operation mode is arithmetic

DJ1L65 = CARRY(DJ1_CWP_out_pre_mask[3] & (!DJ1L63 # !DJ1L67) # !DJ1_CWP_out_pre_mask[3] & !DJ1L67 & !DJ1L63);


--BH1_dest_cwp_3[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_3[4] at LC6_2_U1
--operation mode is normal

BH1_dest_cwp_3[4]_lut_out = !DJ1_CWP_out_pre_mask[4];
BH1_dest_cwp_3[4] = DFFE(BH1_dest_cwp_3[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1_saved_status[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[8] at LC6_6_U1
--operation mode is normal

DJ1_saved_status[8]_lut_out = DJ1L18 & (JH1_p3_do_iWRCTL & (HJ1_true_regA[8]) # !JH1_p3_do_iWRCTL & !DJ1_CWP_out_pre_mask[4]) # !DJ1L18 & !DJ1_CWP_out_pre_mask[4];
DJ1_saved_status[8] = DFFE(DJ1_saved_status[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--DJ1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_CWP_reg_in[4]~1427 at LC5_6_U1
--operation mode is normal

DJ1L43 = JH1_p3_do_iTRET & (DJ1_saved_status[8]) # !JH1_p3_do_iTRET & HJ1_true_regA[8];


--DJ1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~220 at LC9_1_U1
--operation mode is normal

DJ1L66 = DJ1_CWP_out_pre_mask[4] $ (DJ1L65 $ DJ1L67);


--KH1_d1_irqnumber[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d1_irqnumber[0] at LC7_14_V1
--operation mode is normal

KH1_d1_irqnumber[0]_lut_out = MD1_timeout_occurred & !MD1_control_register[0] & (MB1_irq # BC1L45) # !MD1_timeout_occurred & (MB1_irq # BC1L45);
KH1_d1_irqnumber[0] = DFFE(KH1_d1_irqnumber[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KH1_d1_irqnumber[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d1_irqnumber[1] at LC8_14_V1
--operation mode is normal

KH1_d1_irqnumber[1]_lut_out = BC1L46 & (BC1L49 & BC1L52 # !BC1L53);
KH1_d1_irqnumber[1] = DFFE(KH1_d1_irqnumber[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KH1_d1_irqnumber[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d1_irqnumber[2] at LC1_15_V1
--operation mode is normal

KH1_d1_irqnumber[2]_lut_out = BC1L47 & (!VB1_irq_reg & BC1L48 # !BC1L50);
KH1_d1_irqnumber[2] = DFFE(KH1_d1_irqnumber[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KH1_d1_irqnumber[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d1_irqnumber[3] at LC8_15_V1
--operation mode is normal

KH1_d1_irqnumber[3]_lut_out = BC1L47 & BC1L50;
KH1_d1_irqnumber[3] = DFFE(KH1_d1_irqnumber[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VC1_counter_is_running is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_running at LC3_16_R1
--operation mode is normal

VC1_counter_is_running_lut_out = VCC;
VC1_counter_is_running = DFFE(VC1_counter_is_running_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--HH1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest2~42 at LC7_14_Y1
--operation mode is normal

HH1L12 = BH1_dest_local_3[0] & NH1_a_local[0] & (NH1_a_local[3] $ !BH1_dest_local_3[3]) # !BH1_dest_local_3[0] & !NH1_a_local[0] & (NH1_a_local[3] $ !BH1_dest_local_3[3]);


--HH1_second_stage_modifies_register is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|second_stage_modifies_register at LC5_15_Y1
--operation mode is normal

HH1_second_stage_modifies_register_lut_out = HH1_next_stage_modifies_register;
HH1_second_stage_modifies_register = DFFE(HH1_second_stage_modifies_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HH1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest2~43 at LC3_14_Y1
--operation mode is normal

HH1L13 = HH1L12 & HH1_second_stage_modifies_register & (NH1_a_local[2] $ !BH1_dest_local_3[2]);

--HH1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest2~47 at LC3_14_Y1
--operation mode is normal

HH1L15 = HH1L12 & HH1_second_stage_modifies_register & (NH1_a_local[2] $ !BH1_dest_local_3[2]);


--HH1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest2~45 at LC4_14_Y1
--operation mode is normal

HH1L14 = (NH1_a_local[1] & BH1_dest_local_3[1] & (NH1_a_local[4] $ !BH1_dest_local_3[4]) # !NH1_a_local[1] & !BH1_dest_local_3[1] & (NH1_a_local[4] $ !BH1_dest_local_3[4])) & CASCADE(HH1L15);


--TE1L72 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iLDx~85 at LC1_8_D2
--operation mode is normal

TE1L72 = ZE1_d1_instruction_fifo_out[15] & ZE1_d1_instruction_fifo_out[13] & (ZE1_d1_instruction_fifo_out[14] # ZE1_d1_instruction_fifo_out[12]);


--YB1L3 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~481 at LC4_12_J1
--operation mode is arithmetic

YB1L3 = YB1L40 $ YB1L7 $ YB1L9;

--YB1L4 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~483 at LC4_12_J1
--operation mode is arithmetic

YB1L4 = CARRY(YB1L40 & !YB1L7 & !YB1L9 # !YB1L40 & (!YB1L9 # !YB1L7));


--YB1L5 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~485 at LC5_12_J1
--operation mode is arithmetic

YB1L5 = YB1L10 $ YB1L4;

--YB1L6 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~487 at LC5_12_J1
--operation mode is arithmetic

YB1L6 = CARRY(YB1L10 # !YB1L4);


--YB1_enet_boot_rom_s1_arb_share_counter[0] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_share_counter[0] at LC9_12_J1
--operation mode is normal

YB1_enet_boot_rom_s1_arb_share_counter[0]_lut_out = YB1L8 $ (!YB1L62 & YB1L40);
YB1_enet_boot_rom_s1_arb_share_counter[0] = DFFE(YB1_enet_boot_rom_s1_arb_share_counter[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--YB1_enet_boot_rom_s1_arb_share_counter[1] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_share_counter[1] at LC1_12_J1
--operation mode is normal

YB1_enet_boot_rom_s1_arb_share_counter[1]_lut_out = YB1L3 $ (!YB1L62 & YB1L40);
YB1_enet_boot_rom_s1_arb_share_counter[1] = DFFE(YB1_enet_boot_rom_s1_arb_share_counter[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--YB1_enet_boot_rom_s1_arb_share_counter[2] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_share_counter[2] at LC3_11_J1
--operation mode is normal

YB1_enet_boot_rom_s1_arb_share_counter[2]_lut_out = YB1L5 $ (YB1L40 & !YB1L62);
YB1_enet_boot_rom_s1_arb_share_counter[2] = DFFE(YB1_enet_boot_rom_s1_arb_share_counter[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--YB1_enet_boot_rom_s1_arb_share_counter[3] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_share_counter[3] at LC2_11_J1
--operation mode is normal

YB1_enet_boot_rom_s1_arb_share_counter[3]_lut_out = YB1L11 $ (YB1L40 & !YB1L62);
YB1_enet_boot_rom_s1_arb_share_counter[3] = DFFE(YB1_enet_boot_rom_s1_arb_share_counter[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--YB1L63 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|reduce_or~105 at LC9_13_J1
--operation mode is normal

YB1L63 = YB1_enet_boot_rom_s1_arb_share_counter[0] # YB1_enet_boot_rom_s1_arb_share_counter[2] # YB1_enet_boot_rom_s1_arb_share_counter[1] # YB1_enet_boot_rom_s1_arb_share_counter[3];


--YB1_enet_boot_rom_s1_arb_share_counter[4] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_share_counter[4] at LC1_10_J1
--operation mode is normal

YB1_enet_boot_rom_s1_arb_share_counter[4]_lut_out = YB1L13 $ (!YB1L62 & YB1L40);
YB1_enet_boot_rom_s1_arb_share_counter[4] = DFFE(YB1_enet_boot_rom_s1_arb_share_counter[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--YB1_enet_boot_rom_s1_arb_share_counter[5] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_share_counter[5] at LC1_11_J1
--operation mode is normal

YB1_enet_boot_rom_s1_arb_share_counter[5]_lut_out = YB1L15 $ (YB1L40 & !YB1L62);
YB1_enet_boot_rom_s1_arb_share_counter[5] = DFFE(YB1_enet_boot_rom_s1_arb_share_counter[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--YB1L62 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|reduce_or~0 at LC6_10_J1
--operation mode is normal

YB1L62 = YB1_enet_boot_rom_s1_arb_share_counter[4] # YB1L63 # YB1_enet_boot_rom_s1_arb_share_counter[5];


--YB1L65 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|reduce_or~112 at LC6_11_J1
--operation mode is normal

YB1L65 = (YB1L3 & YB1L40 & !YB1L62 & YB1L5 # !YB1L3 & !YB1L5 & (YB1L62 # !YB1L40)) & CASCADE(YB1L68);


--NH1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local~619 at LC7_5_T1
--operation mode is normal

NH1L33 = JH1L83 & (RH1_dont_forget_to_force_trap # !RH1_d1_instruction_fifo_out[14] # !RH1_d1_instruction_fifo_out[15]);


--NH1_b_index_from_a is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|b_index_from_a at LC10_15_T1
--operation mode is normal

NH1_b_index_from_a = UJ1L11 & (RH1_d1_instruction_fifo_out[10] # RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[11]);


--NH1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local~15 at LC1_2_T1
--operation mode is normal

NH1L31 = NH1L8 & !NH1_b_index_from_a & RH1L28 & NH1L33;


--NH1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local[0]~620 at LC8_3_T1
--operation mode is normal

NH1L26 = NH1L31 # !RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[10] & !NH1L8;


--NH1L32 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local~16 at LC3_13_T1
--operation mode is normal

NH1L32 = NH1L8 & NH1L33 & RH1L29 & !NH1_b_index_from_a;


--NH1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local[1]~621 at LC6_13_T1
--operation mode is normal

NH1L27 = !NH1L8 & (RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[11]) # !NH1L33;


--NH1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local[2]~622 at LC4_3_T1
--operation mode is normal

NH1L28 = RH1L30 & !NH1_b_index_from_a & NH1L8 # !NH1L33;


--NH1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local[3]~624 at LC6_3_T1
--operation mode is normal

NH1L29 = NH1L8 & !NH1_b_index_from_a & RH1L31 # !NH1L33;


--NH1L30 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local[4]~626 at LC4_2_T1
--operation mode is normal

NH1L30 = !NH1_b_index_from_a & RH1L32 & NH1L33 # !NH1L8;


--FH1_K[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[1] at LC4_12_Y1
--operation mode is normal

FH1_K[1]_lut_out = BH1_instruction_1[1] & JH1_p1_op_is_PFX;
FH1_K[1] = DFFE(FH1_K[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KH1_pipe_state_we);


--FH1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[6]~1244 at LC7_12_Y1
--operation mode is normal

FH1L61 = (FH1_K[1] & !FH1_op_uses_Ki5 & (!JH1_p1_do_stack_offset # !BH1_instruction_1[11]) # !FH1_K[1] & (!JH1_p1_do_stack_offset # !BH1_instruction_1[11])) & CASCADE(FH1L64);


--FH1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[7]~1245 at LC4_2_Y1
--operation mode is normal

FH1L66 = (BH1_instruction_1[12] & !JH1_p1_do_stack_offset & (!FH1_op_uses_Ki5 # !FH1_K[2]) # !BH1_instruction_1[12] & (!FH1_op_uses_Ki5 # !FH1_K[2])) & CASCADE(FH1L69);


--FH1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[0]~1224 at LC1_8_Y1
--operation mode is normal

FH1L41 = BH1_instruction_1[2] & !JH1_p1_do_narrow_stack_offset & (!KE16_q[13] # !FH1_K[0]) # !BH1_instruction_1[2] & (!KE16_q[13] # !FH1_K[0]);

--FH1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[0]~1262 at LC1_8_Y1
--operation mode is normal

FH1L43 = BH1_instruction_1[2] & !JH1_p1_do_narrow_stack_offset & (!KE16_q[13] # !FH1_K[0]) # !BH1_instruction_1[2] & (!KE16_q[13] # !FH1_K[0]);


--SJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1226 at LC8_8_Y1
--operation mode is normal

SJ1L10 = !BH1_instruction_1[6] & !BH1_instruction_1[5] & !BH1_instruction_1[8] & !BH1_instruction_1[7];


--FH1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[0]~1246 at LC2_8_Y1
--operation mode is normal

FH1L42 = (JH1_p1_op_is_trap & !BH1_instruction_1[0] & (!SJ1L10 # !JH1_p1_op_b_from_2Ei5) # !JH1_p1_op_is_trap & (!SJ1L10 # !JH1_p1_op_b_from_2Ei5)) & CASCADE(FH1L43);


--FH1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[1]~1226 at LC8_12_Y1
--operation mode is normal

FH1L44 = FH1_K[1] & !KE16_q[13] & (!BH1_instruction_1[3] # !JH1_p1_do_narrow_stack_offset) # !FH1_K[1] & (!BH1_instruction_1[3] # !JH1_p1_do_narrow_stack_offset);

--FH1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[1]~1263 at LC8_12_Y1
--operation mode is normal

FH1L46 = FH1_K[1] & !KE16_q[13] & (!BH1_instruction_1[3] # !JH1_p1_do_narrow_stack_offset) # !FH1_K[1] & (!BH1_instruction_1[3] # !JH1_p1_do_narrow_stack_offset);


--SJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1227 at LC4_13_Y1
--operation mode is normal

SJ1L11 = !BH1_instruction_1[6] & !BH1_instruction_1[7] & BH1_instruction_1[5] & !BH1_instruction_1[8];


--FH1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[1]~1247 at LC9_12_Y1
--operation mode is normal

FH1L45 = (JH1_p1_op_is_trap & !BH1_instruction_1[1] & (!SJ1L11 # !JH1_p1_op_b_from_2Ei5) # !JH1_p1_op_is_trap & (!SJ1L11 # !JH1_p1_op_b_from_2Ei5)) & CASCADE(FH1L46);


--FH1L73 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[9]~1228 at LC8_10_Y1
--operation mode is normal

FH1L73 = JH1_p1_do_iSAVE & !BH1_instruction_1[7] & (!FH1_op_uses_Ki5 # !FH1_K[4]) # !JH1_p1_do_iSAVE & (!FH1_op_uses_Ki5 # !FH1_K[4]);

--FH1L75 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[9]~1264 at LC8_10_Y1
--operation mode is normal

FH1L75 = JH1_p1_do_iSAVE & !BH1_instruction_1[7] & (!FH1_op_uses_Ki5 # !FH1_K[4]) # !JH1_p1_do_iSAVE & (!FH1_op_uses_Ki5 # !FH1_K[4]);


--SJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1228 at LC7_10_Y1
--operation mode is normal

SJ1L12 = BH1_instruction_1[8] & !BH1_instruction_1[6] & !BH1_instruction_1[7] & BH1_instruction_1[5];


--FH1L74 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[9]~1248 at LC9_10_Y1
--operation mode is normal

FH1L74 = (SJ1L12 & !JH1_p1_op_b_from_2Ei5 & (!KE16_q[13] # !FH1_K[9]) # !SJ1L12 & (!KE16_q[13] # !FH1_K[9])) & CASCADE(FH1L75);


--FH1L70 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[8]~1230 at LC5_2_Y1
--operation mode is normal

FH1L70 = JH1_p1_do_iSAVE & !BH1_instruction_1[6] & (!FH1_K[3] # !FH1_op_uses_Ki5) # !JH1_p1_do_iSAVE & (!FH1_K[3] # !FH1_op_uses_Ki5);

--FH1L72 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[8]~1265 at LC5_2_Y1
--operation mode is normal

FH1L72 = JH1_p1_do_iSAVE & !BH1_instruction_1[6] & (!FH1_K[3] # !FH1_op_uses_Ki5) # !JH1_p1_do_iSAVE & (!FH1_K[3] # !FH1_op_uses_Ki5);


--SJ1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1229 at LC2_3_Y1
--operation mode is normal

SJ1L13 = !BH1_instruction_1[6] & BH1_instruction_1[8] & !BH1_instruction_1[7] & !BH1_instruction_1[5];


--FH1L71 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[8]~1249 at LC6_2_Y1
--operation mode is normal

FH1L71 = (JH1_p1_op_b_from_2Ei5 & !SJ1L13 & (!KE16_q[13] # !FH1_K[8]) # !JH1_p1_op_b_from_2Ei5 & (!KE16_q[13] # !FH1_K[8])) & CASCADE(FH1L72);


--CJ1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|sel_rota_byte_2~328 at LC2_12_W1
--operation mode is normal

CJ1L28 = CJ1L8 & JJ1L2 # !CJ1L27;


--CJ1_rota2[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota2[3] at LC2_1_W1
--operation mode is normal

CJ1_rota2[3] = MH1_byterot_sel_hi16[1] # JH1_p3_sel_dynamic_ext8 & CJ1L3;


--NJ40L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F39|the_apex20k_lcell~COMBOUT at LC4_4_B1
--operation mode is normal

NJ40L3 = (AJ1_sel_notb & !JH1_p3_sel_memword & (!JJ1_true_regB[19]) # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[19] # !JH1_p3_sel_memword)) & CASCADE(MJ20_cascout);

--NJ40_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F39|cascout at LC4_4_B1
--operation mode is normal

NJ40_cascout = (AJ1_sel_notb & !JH1_p3_sel_memword & (!JJ1_true_regB[19]) # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[19] # !JH1_p3_sel_memword)) & CASCADE(MJ20_cascout);


--MH1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byte_complement[2]~680 at LC5_15_W1
--operation mode is normal

MH1L46 = JH1_p3_is_right_shift & (FJ1L7 $ (!FJ1L11)) # !JH1_p3_is_right_shift & (MH1_shiftValue[3]);


--MH1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byte_complement[2]~681 at LC4_15_W1
--operation mode is normal

MH1L47 = FH1_do_override_op_b & (FJ1L16 & (MH1L46) # !FJ1L16 & EJ1L3);


--EJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|overridden_opB[3]~294 at LC7_11_X1
--operation mode is normal

EJ1L6 = JH1_p3_is_right_shift & (FJ1L3) # !JH1_p3_is_right_shift & MH1_shiftValue[2];


--NJ42L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F41|the_apex20k_lcell~COMBOUT at LC2_11_O1
--operation mode is normal

NJ42L3 = (AJ1_sel_notb & !JJ1_true_regB[20] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[20] # !JH1_p3_sel_memword)) & CASCADE(MJ21_cascout);

--NJ42_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F41|cascout at LC2_11_O1
--operation mode is normal

NJ42_cascout = (AJ1_sel_notb & !JJ1_true_regB[20] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[20] # !JH1_p3_sel_memword)) & CASCADE(MJ21_cascout);


--EJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|overridden_opB[4]~295 at LC1_3_O1
--operation mode is normal

EJ1L7 = FJ1L14 & (FJ1L13 # FJ1L12);


--NJ36L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F35|the_apex20k_lcell~COMBOUT at LC7_9_O1
--operation mode is normal

NJ36L3 = (AJ1_sel_notb & !JH1_p3_sel_memword & !JJ1_true_regB[17] # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[17] # !JH1_p3_sel_memword)) & CASCADE(MJ18_cascout);

--NJ36_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F35|cascout at LC7_9_O1
--operation mode is normal

NJ36_cascout = (AJ1_sel_notb & !JH1_p3_sel_memword & !JJ1_true_regB[17] # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[17] # !JH1_p3_sel_memword)) & CASCADE(MJ18_cascout);


--NJ38L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F37|the_apex20k_lcell~COMBOUT at LC6_15_O1
--operation mode is normal

NJ38L3 = (JH1_p3_sel_memword & !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[18]) # !JH1_p3_sel_memword & (!JJ1_true_regB[18] # !AJ1_sel_notb)) & CASCADE(MJ19_cascout);

--NJ38_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F37|cascout at LC6_15_O1
--operation mode is normal

NJ38_cascout = (JH1_p3_sel_memword & !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[18]) # !JH1_p3_sel_memword & (!JJ1_true_regB[18] # !AJ1_sel_notb)) & CASCADE(MJ19_cascout);


--EJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|overridden_opB[2]~296 at LC10_4_O1
--operation mode is normal

EJ1L5 = FJ1L14 # FJ1L13 & FJ1L12;


--NJ46L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F45|the_apex20k_lcell~COMBOUT at LC8_9_W1
--operation mode is normal

NJ46L3 = (AJ1_sel_notb & !JJ1_true_regB[22] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[22] # !JH1_p3_sel_memword)) & CASCADE(MJ23_cascout);

--NJ46_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F45|cascout at LC8_9_W1
--operation mode is normal

NJ46_cascout = (AJ1_sel_notb & !JJ1_true_regB[22] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[22] # !JH1_p3_sel_memword)) & CASCADE(MJ23_cascout);


--NJ34L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F33|the_apex20k_lcell~COMBOUT at LC4_13_O1
--operation mode is normal

NJ34L3 = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[16]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[16])) & CASCADE(MJ17_cascout);

--NJ34_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F33|cascout at LC4_13_O1
--operation mode is normal

NJ34_cascout = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[16]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[16])) & CASCADE(MJ17_cascout);


--FH1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[5]~1232 at LC2_9_Y1
--operation mode is normal

FH1L57 = FH1_K[5] & !KE16_q[13] & (!JH1_p1_do_narrow_stack_offset # !BH1_instruction_1[7]) # !FH1_K[5] & (!JH1_p1_do_narrow_stack_offset # !BH1_instruction_1[7]);

--FH1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[5]~1266 at LC2_9_Y1
--operation mode is normal

FH1L59 = FH1_K[5] & !KE16_q[13] & (!JH1_p1_do_narrow_stack_offset # !BH1_instruction_1[7]) # !FH1_K[5] & (!JH1_p1_do_narrow_stack_offset # !BH1_instruction_1[7]);


--SJ1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1230 at LC6_8_Y1
--operation mode is normal

SJ1L14 = !BH1_instruction_1[6] & BH1_instruction_1[5] & !BH1_instruction_1[8] & BH1_instruction_1[7];


--FH1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[5]~1250 at LC3_9_Y1
--operation mode is normal

FH1L58 = (JH1_p1_op_b_from_2Ei5 & !SJ1L14 & (!BH1_instruction_1[10] # !JH1_p1_do_stack_offset) # !JH1_p1_op_b_from_2Ei5 & (!BH1_instruction_1[10] # !JH1_p1_do_stack_offset)) & CASCADE(FH1L59);


--NJ55L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F54|the_apex20k_lcell~COMBOUT at LC7_7_B1
--operation mode is normal

NJ55L3 = (CJ1_rota3[2] & (HJ1_true_regA[19] & !CJ1L29) # !CJ1_rota3[2] & (HJ1_true_regA[27] # !CJ1L29)) & CASCADE(NJ56_cascout);

--NJ55_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F54|cascout at LC7_7_B1
--operation mode is normal

NJ55_cascout = (CJ1_rota3[2] & (HJ1_true_regA[19] & !CJ1L29) # !CJ1_rota3[2] & (HJ1_true_regA[27] # !CJ1L29)) & CASCADE(NJ56_cascout);


--AK23_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC22|regout at LC8_1_Z1
--operation mode is normal

AK23_regout_lut_out = (YJ1L2 & (!YJ1_sel_override_hi & FH1_const[11]) # !YJ1L2 & (EJ1L6 # !YJ1_sel_override_hi)) & CASCADE(ZJ23_cascout);
AK23_regout = DFFE(AK23_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7170 at LC4_1_Z1
--operation mode is normal

JJ1L54 = WJ1_do_fwd_b_alu & (KJ28_regout $ PJ28_regout) # !WJ1_do_fwd_b_alu & (AK23_regout);


--JJ1_true_regB[27] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[27] at LC10_15_S1
--operation mode is normal

JJ1_true_regB[27] = MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L54);


--P1L1 is dual_processor:inst|WD_rst_timer_s1_arbitrator:the_WD_rst_timer_s1|Equal~69 at LC10_4_G1
--operation mode is normal

P1L1 = QD1L3 & TJ1_dc_address[7] & !TJ1_dc_address[6] & JC1L4;


--P1_enet_nios_data_master_requests_WD_rst_timer_s1 is dual_processor:inst|WD_rst_timer_s1_arbitrator:the_WD_rst_timer_s1|enet_nios_data_master_requests_WD_rst_timer_s1 at LC8_10_G1
--operation mode is normal

P1_enet_nios_data_master_requests_WD_rst_timer_s1 = P1L1 & (GH1_dc_read # GH1_dc_write);


--WD1_enet_nios_data_master_requests_watchdog_s1 is dual_processor:inst|watchdog_s1_arbitrator:the_watchdog_s1|enet_nios_data_master_requests_watchdog_s1 at LC5_1_G1
--operation mode is normal

WD1_enet_nios_data_master_requests_watchdog_s1 = !TJ1_dc_address[9] & TJ1_dc_address[11] & QD1L5 & WD1L4;


--BC1L158 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~14916 at LC2_10_G1
--operation mode is normal

BC1L158 = !WD1_enet_nios_data_master_requests_watchdog_s1 & (!P1_enet_nios_data_master_requests_WD_rst_timer_s1 & BC1L77);


--ZC1_readdata[3] is dual_processor:inst|opto_data:the_opto_data|readdata[3] at LC3_14_R1
--operation mode is normal

ZC1_readdata[3]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & (ZC1_data_dir[3]) # !TJ1_dc_address[2] & opto_data[3]);
ZC1_readdata[3] = DFFE(ZC1_readdata[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--NC1_readdata[3] is dual_processor:inst|misc_ins:the_misc_ins|readdata[3] at LC10_14_R1
--operation mode is normal

NC1_readdata[3]_lut_out = !DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[2] & (!TJ1_dc_address[2] & !TJ1_dc_address[3]);
NC1_readdata[3] = DFFE(NC1_readdata[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L111 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~14917 at LC5_14_R1
--operation mode is normal

BC1L111 = NC1_readdata[3] & (ZC1_readdata[3] # !AD1_enet_nios_data_master_requests_opto_data_s1) # !NC1_readdata[3] & BC1L422 & (ZC1_readdata[3] # !AD1_enet_nios_data_master_requests_opto_data_s1);


--VB1_data_to_cpu[3] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[3] at LC3_6_R1
--operation mode is normal

VB1_data_to_cpu[3]_lut_out = VD1L6 & VB1_ROE # !VD1L6 & (VB1L73);
VB1_data_to_cpu[3] = DFFE(VB1_data_to_cpu[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VC1_readdata[3] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[3] at LC3_6_R2
--operation mode is normal

VC1_readdata[3]_lut_out = VC1_period_l_register[3] & (VD1L6 # VC1_period_h_register[3] & VD1L1) # !VC1_period_l_register[3] & (VC1_period_h_register[3] & VD1L1);
VC1_readdata[3] = DFFE(VC1_readdata[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--WC1L2 is dual_processor:inst|one_ms_timer_s1_arbitrator:the_one_ms_timer_s1|Equal~65 at LC1_4_G1
--operation mode is normal

WC1L2 = TJ1_dc_address[6] & !TJ1_dc_address[7] & QD1L3 & JC1L4;


--WC1_enet_nios_data_master_requests_one_ms_timer_s1 is dual_processor:inst|one_ms_timer_s1_arbitrator:the_one_ms_timer_s1|enet_nios_data_master_requests_one_ms_timer_s1 at LC10_7_R1
--operation mode is normal

WC1_enet_nios_data_master_requests_one_ms_timer_s1 = WC1L2 & (GH1_dc_write # GH1_dc_read);


--BC1L112 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~14918 at LC5_6_R1
--operation mode is normal

BC1L112 = VC1_readdata[3] & (VB1_data_to_cpu[3] # !WB1_dac_spi_spi_control_port_chipselect) # !VC1_readdata[3] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (VB1_data_to_cpu[3] # !WB1_dac_spi_spi_control_port_chipselect);


--EC1_readdata[3] is dual_processor:inst|ls_int_input:the_ls_int_input|readdata[3] at LC10_7_V1
--operation mode is normal

EC1_readdata[3]_lut_out = EC1L41 # SK7_dffs[0] & !TJ1_dc_address[2] & !TJ1_dc_address[3];
EC1_readdata[3] = DFFE(EC1_readdata[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L113 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~14920 at LC2_15_R1
--operation mode is normal

BC1L113 = BC1L120 & BC1L112 & (EC1_readdata[3] # !FC1_enet_nios_data_master_requests_ls_int_input_s1);


--BC1_enet_nios_data_master_readdata[3] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3] at LC10_15_R1
--operation mode is normal

BC1_enet_nios_data_master_readdata[3] = BC1L158 & BC1L113 & BC1L111 & BC1L121;


--MJ4L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F3|the_apex20k_lcell~COMBOUT at LC1_16_S1
--operation mode is normal

MJ4L3 = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[3]) # !JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL # !DJ1L75);

--MJ4_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F3|cascout at LC1_16_S1
--operation mode is normal

MJ4_cascout = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[3]) # !JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL # !DJ1L75);


--NJ49L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F48|the_apex20k_lcell~COMBOUT at LC9_3_X1
--operation mode is normal

NJ49L3 = (CJ1_rota3[2] & (!CJ1L29 & HJ1_true_regA[16]) # !CJ1_rota3[2] & (HJ1_true_regA[24] # !CJ1L29)) & CASCADE(NJ50_cascout);

--NJ49_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F48|cascout at LC9_3_X1
--operation mode is normal

NJ49_cascout = (CJ1_rota3[2] & (!CJ1L29 & HJ1_true_regA[16]) # !CJ1_rota3[2] & (HJ1_true_regA[24] # !CJ1L29)) & CASCADE(NJ50_cascout);


--AK17_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC16|regout at LC4_4_X1
--operation mode is normal

AK17_regout_lut_out = (YJ1L2 & FH1_const[8] & !YJ1_sel_override_hi # !YJ1L2 & (EJ1L1 # !YJ1_sel_override_hi)) & CASCADE(ZJ17_cascout);
AK17_regout = DFFE(AK17_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L55 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7171 at LC8_4_X1
--operation mode is normal

JJ1L55 = WJ1_do_fwd_b_alu & (PJ25_regout $ KJ25_regout) # !WJ1_do_fwd_b_alu & (AK17_regout);


--JJ1_true_regB[24] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[24] at LC10_5_X1
--operation mode is normal

JJ1_true_regB[24] = MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L55);


--VD1_readdata[0] is dual_processor:inst|watchdog:the_watchdog|readdata[0] at LC9_16_V1
--operation mode is normal

VD1_readdata[0]_lut_out = VD1L3 & (VD1_control_register # VD1_timeout_occurred & VD1L2) # !VD1L3 & (VD1_timeout_occurred & VD1L2);
VD1_readdata[0] = DFFE(VD1_readdata[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L423 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~14925 at LC6_1_G1
--operation mode is normal

BC1L423 = TJ1_dc_address[11] # TJ1_dc_address[10] # !BC1L421 # !TJ1_dc_address[9];


--PB1_readdata[0] is dual_processor:inst|button_pio:the_button_pio|readdata[0] at LC6_3_M1
--operation mode is normal

PB1_readdata[0]_lut_out = !TJ1_dc_address[2] & !TJ1_dc_address[3] & DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[0];
PB1_readdata[0] = DFFE(PB1_readdata[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L58 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~14926 at LC3_4_M1
--operation mode is normal

BC1L58 = VD1_readdata[0] & (BC1L423 # PB1_readdata[0]) # !VD1_readdata[0] & !WD1_enet_nios_data_master_requests_watchdog_s1 & (BC1L423 # PB1_readdata[0]);


--TB1_readdata[0] is dual_processor:inst|control_int:the_control_int|readdata[0] at LC7_4_M1
--operation mode is normal

TB1_readdata[0]_lut_out = TB1L51 # !TJ1_dc_address[2] & RB1_data_out[0] & !TJ1_dc_address[3];
TB1_readdata[0] = DFFE(TB1_readdata[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--G1L1Q is prince_tie_bar_counter:inst73|data_output[0]~reg0 at LC10_4_M1
--operation mode is normal

G1L1Q_lut_out = AL7_sload_path[0];
G1L1Q = DFFE(G1L1Q_lut_out, GLOBAL(clk), , , G1L63);


--CD1L1 is dual_processor:inst|pv_unit2_avalonS_arbitrator:the_pv_unit2_avalonS|Equal~62 at LC5_4_G1
--operation mode is normal

CD1L1 = !TJ1_dc_address[6] & TJ1_dc_address[8] & !TJ1_dc_address[7] & !TJ1_dc_address[9];


--CD1_chipselect_to_the_pv_unit2 is dual_processor:inst|pv_unit2_avalonS_arbitrator:the_pv_unit2_avalonS|chipselect_to_the_pv_unit2 at LC8_4_G1
--operation mode is normal

CD1_chipselect_to_the_pv_unit2 = WC1L1 & QD1L5 & CD1L1 & WD1L5;


--UB1L1 is dual_processor:inst|control_int_s1_arbitrator:the_control_int_s1|Equal~72 at LC3_4_G1
--operation mode is normal

UB1L1 = TJ1_dc_address[9] & WC1L1 & TJ1_dc_address[8];


--UB1L2 is dual_processor:inst|control_int_s1_arbitrator:the_control_int_s1|Equal~73 at LC4_2_G1
--operation mode is normal

UB1L2 = !TJ1_dc_address[7] & !TJ1_dc_address[4] & UB1L1 & WD1L1;


--UB1_enet_nios_data_master_requests_control_int_s1 is dual_processor:inst|control_int_s1_arbitrator:the_control_int_s1|enet_nios_data_master_requests_control_int_s1 at LC2_3_M1
--operation mode is normal

UB1_enet_nios_data_master_requests_control_int_s1 = UB1L2 & (GH1_dc_read # GH1_dc_write);


--BC1L59 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~14927 at LC8_3_M1
--operation mode is normal

BC1L59 = CD1_chipselect_to_the_pv_unit2 & G1L1Q & (TB1_readdata[0] # !UB1_enet_nios_data_master_requests_control_int_s1) # !CD1_chipselect_to_the_pv_unit2 & (TB1_readdata[0] # !UB1_enet_nios_data_master_requests_control_int_s1);


--BC1_dbs_16_reg_segment_0[0] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[0] at LC3_5_M1
--operation mode is normal

BC1_dbs_16_reg_segment_0[0]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & KE2_q[0] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L466);
BC1_dbs_16_reg_segment_0[0] = DFFE(BC1_dbs_16_reg_segment_0[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--MD1_readdata[0] is dual_processor:inst|timer1:the_timer1|readdata[0] at LC9_1_W2
--operation mode is normal

MD1_readdata[0]_lut_out = !MD1L161;
MD1_readdata[0] = DFFE(MD1_readdata[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ND1_enet_nios_data_master_requests_timer1_s1 is dual_processor:inst|timer1_s1_arbitrator:the_timer1_s1|enet_nios_data_master_requests_timer1_s1 at LC2_8_G1
--operation mode is normal

ND1_enet_nios_data_master_requests_timer1_s1 = ND1L1 & WD1L3 & (GH1_dc_read # GH1_dc_write);


--BC1L60 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~14928 at LC10_5_M1
--operation mode is normal

BC1L60 = MD1_readdata[0] & (BC1_dbs_16_reg_segment_0[0] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1) # !MD1_readdata[0] & !ND1_enet_nios_data_master_requests_timer1_s1 & (BC1_dbs_16_reg_segment_0[0] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--E1L1784Q is position_velocity_interface_unit:inst18|data_output[0]~reg0 at LC8_6_M1
--operation mode is normal

E1L1784Q_lut_out = E1L1782 & (E1L484) # !E1L1782 & E1L1784Q;
E1L1784Q = DFFE(E1L1784Q_lut_out, GLOBAL(clk), , , );


--SD1L2 is dual_processor:inst|uart1_s1_arbitrator:the_uart1_s1|Equal~65 at LC4_15_G1
--operation mode is normal

SD1L2 = !TJ1_dc_address[9] & TJ1_dc_address[8];


--BD1L1 is dual_processor:inst|pv_unit1_avalonS_arbitrator:the_pv_unit1_avalonS|Equal~86 at LC3_15_G1
--operation mode is normal

BD1L1 = TJ1_dc_address[11] & (TJ1_dc_address[10] & !TJ1_dc_address[12]);


--BD1L2 is dual_processor:inst|pv_unit1_avalonS_arbitrator:the_pv_unit1_avalonS|Equal~87 at LC10_14_G1
--operation mode is normal

BD1L2 = !TJ1_dc_address[7] & BD1L1 & TJ1_dc_address[6] & SD1L2;


--BD1_chipselect_to_the_pv_unit1 is dual_processor:inst|pv_unit1_avalonS_arbitrator:the_pv_unit1_avalonS|chipselect_to_the_pv_unit1 at LC8_14_G1
--operation mode is normal

BD1_chipselect_to_the_pv_unit1 = BD1L2 & WD1L5 & (GH1_dc_read # GH1_dc_write);


--BC1L61 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~14929 at LC7_5_M1
--operation mode is normal

BC1L61 = BC1_dbs_16_reg_segment_0[0] & (E1L1784Q # !BD1_chipselect_to_the_pv_unit1) # !BC1_dbs_16_reg_segment_0[0] & !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (E1L1784Q # !BD1_chipselect_to_the_pv_unit1);


--BC1L62 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~14930 at LC6_5_M1
--operation mode is normal

BC1L62 = DC1_enet_nios_data_master_requests_SRAM1_avalonS & DC1_incoming_ext_ram_bus_data[0] & (BC1_dbs_16_reg_segment_0[0] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (BC1_dbs_16_reg_segment_0[0] # !W1_enet_nios_data_master_requests_ad_ram_s1);


--SC1_enet_nios_data_master_requests_lan91c111_0_s1 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|enet_nios_data_master_requests_lan91c111_0_s1 at LC1_8_G1
--operation mode is normal

SC1_enet_nios_data_master_requests_lan91c111_0_s1 = SC1L31 & (GH1_dc_read # GH1_dc_write);


--BC1L63 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~14931 at LC1_5_M1
--operation mode is normal

BC1L63 = BC1L62 & BC1L61 & (enet_D[0] # !SC1_enet_nios_data_master_requests_lan91c111_0_s1);


--UG2_q[0] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[0] at EC3_1_F2
UG2_q[0]_clock_0 = GLOBAL(clk);
UG2_q[0]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[0]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[0] = MEMORY_SEGMENT(, , UG2_q[0]_clock_0, , , , , , , UG2_q[0]_write_address, UG2_q[0]_read_address);


--UG3_q[0] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[0] at EC1_1_J2
UG3_q[0]_clock_0 = GLOBAL(clk);
UG3_q[0]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[0]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[0] = MEMORY_SEGMENT(, , UG3_q[0]_clock_0, , , , , , , UG3_q[0]_write_address, UG3_q[0]_read_address);


--XB1_mux_select_enet_boot_rom_lane0_chunk_256 is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|mux_select_enet_boot_rom_lane0_chunk_256 at LC4_1_C1
--operation mode is normal

XB1_mux_select_enet_boot_rom_lane0_chunk_256_lut_out = YB1L69 & (!TJ1_dc_address[10]) # !YB1L69 & !TH1_pc[9];
XB1_mux_select_enet_boot_rom_lane0_chunk_256 = DFFE(XB1_mux_select_enet_boot_rom_lane0_chunk_256_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L384 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~471 at LC7_5_J1
--operation mode is normal

BC1L384 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[0]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[0] # !YB1L49;


--BC1L64 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~14932 at LC5_6_M1
--operation mode is normal

BC1L64 = BC1L384 & (BC1_dbs_16_reg_segment_0[0] # !DC1L94);


--KE13_q[0] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC14_1_E1
KE13_q[0]_data_in = CB1L43;
KE13_q[0]_write_enable = CB1L36;
KE13_q[0]_clock_0 = GLOBAL(clk);
KE13_q[0]_clock_1 = GLOBAL(clk);
KE13_q[0]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[0]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[0] = MEMORY_SEGMENT(KE13_q[0]_data_in, KE13_q[0]_write_enable, KE13_q[0]_clock_0, KE13_q[0]_clock_1, , , , , VCC, KE13_q[0]_write_address, KE13_q[0]_read_address);


--BC1L65 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~14933 at LC8_5_M1
--operation mode is normal

BC1L65 = BC1L64 & BC1L63 & (KE13_q[0] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--BC1L66 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~14934 at LC8_4_M1
--operation mode is normal

BC1L66 = BC1L59 & BC1L60 & BC1L58 & BC1L65;


--BC1_enet_nios_data_master_readdata[0] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0] at LC7_6_V1
--operation mode is normal

BC1_enet_nios_data_master_readdata[0] = BC1L70 & BC1L72 & BC1L71 & BC1L66;


--MJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F0|the_apex20k_lcell~COMBOUT at LC2_6_V1
--operation mode is normal

MJ1L3 = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[0]) # !JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL # !DJ1L70);

--MJ1_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F0|cascout at LC2_6_V1
--operation mode is normal

MJ1_cascout = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[0]) # !JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL # !DJ1L70);


--JJ1L36 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~0 at LC10_10_S1
--operation mode is normal

JJ1L36 = !MH1_byte_zero[0] & JJ1L1;


--NJ53L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F52|the_apex20k_lcell~COMBOUT at LC6_8_B1
--operation mode is normal

NJ53L3 = (CJ1_rota3[2] & (HJ1_true_regA[18] & !CJ1L29) # !CJ1_rota3[2] & (HJ1_true_regA[26] # !CJ1L29)) & CASCADE(NJ54_cascout);

--NJ53_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F52|cascout at LC6_8_B1
--operation mode is normal

NJ53_cascout = (CJ1_rota3[2] & (HJ1_true_regA[18] & !CJ1L29) # !CJ1_rota3[2] & (HJ1_true_regA[26] # !CJ1L29)) & CASCADE(NJ54_cascout);


--AK21_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC20|regout at LC2_7_Y1
--operation mode is normal

AK21_regout_lut_out = (YJ1L2 & !YJ1_sel_override_hi & FH1_const[10] # !YJ1L2 & (EJ1L5 # !YJ1_sel_override_hi)) & CASCADE(ZJ21_cascout);
AK21_regout = DFFE(AK21_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7172 at LC6_14_J1
--operation mode is normal

JJ1L56 = WJ1_do_fwd_b_alu & (KJ27_regout $ PJ27_regout) # !WJ1_do_fwd_b_alu & (AK21_regout);


--JJ1_true_regB[26] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[26] at LC6_13_J2
--operation mode is normal

JJ1_true_regB[26] = MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L56);


--TC1_readdata[2] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[2] at LC4_15_V2
--operation mode is normal

TC1_readdata[2]_lut_out = TC1L133 # TC1_control_register[2] & VD1L3;
TC1_readdata[2] = DFFE(TC1_readdata[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ZC1_readdata[2] is dual_processor:inst|opto_data:the_opto_data|readdata[2] at LC10_7_V2
--operation mode is normal

ZC1_readdata[2]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & ZC1_data_dir[2] # !TJ1_dc_address[2] & (opto_data[2]));
ZC1_readdata[2] = DFFE(ZC1_readdata[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--UC1_enet_nios_data_master_requests_o_scope_timer_s1 is dual_processor:inst|o_scope_timer_s1_arbitrator:the_o_scope_timer_s1|enet_nios_data_master_requests_o_scope_timer_s1 at LC5_11_G1
--operation mode is normal

UC1_enet_nios_data_master_requests_o_scope_timer_s1 = AD1L1 & !TJ1_dc_address[7] & QD1L5 & QD1L1;


--BC1L96 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~14935 at LC3_10_V1
--operation mode is normal

BC1L96 = ZC1_readdata[2] & (TC1_readdata[2] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1) # !ZC1_readdata[2] & !AD1_enet_nios_data_master_requests_opto_data_s1 & (TC1_readdata[2] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1);


--EK1_readdata[2] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[2] at LC2_2_N1
--operation mode is normal

EK1_readdata[2]_lut_out = !EK1L34;
EK1_readdata[2] = DFFE(EK1_readdata[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PD1_readdata[2] is dual_processor:inst|timer2:the_timer2|readdata[2] at LC3_2_N1
--operation mode is normal

PD1_readdata[2]_lut_out = PD1L172 # PD1L171 # PD1_period_l_register[2] & VD1L6;
PD1_readdata[2] = DFFE(PD1_readdata[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--QD1_enet_nios_data_master_requests_timer2_s1 is dual_processor:inst|timer2_s1_arbitrator:the_timer2_s1|enet_nios_data_master_requests_timer2_s1 at LC7_11_G1
--operation mode is normal

QD1_enet_nios_data_master_requests_timer2_s1 = QD1L3 & QD1L2 & (GH1_dc_write # GH1_dc_read);


--SD1_enet_nios_data_master_qualified_request_uart1_s1 is dual_processor:inst|uart1_s1_arbitrator:the_uart1_s1|enet_nios_data_master_qualified_request_uart1_s1 at LC4_9_G1
--operation mode is normal

SD1_enet_nios_data_master_qualified_request_uart1_s1 = SD1L1 & (GH1_dc_read # GH1_dc_write);


--BC1L97 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~14936 at LC7_3_N1
--operation mode is normal

BC1L97 = PD1_readdata[2] & (EK1_readdata[2] # !SD1_enet_nios_data_master_qualified_request_uart1_s1) # !PD1_readdata[2] & !QD1_enet_nios_data_master_requests_timer2_s1 & (EK1_readdata[2] # !SD1_enet_nios_data_master_qualified_request_uart1_s1);


--EC1_readdata[2] is dual_processor:inst|ls_int_input:the_ls_int_input|readdata[2] at LC8_7_V1
--operation mode is normal

EC1_readdata[2]_lut_out = EC1L40 # SK6_dffs[0] & !TJ1_dc_address[3] & !TJ1_dc_address[2];
EC1_readdata[2] = DFFE(EC1_readdata[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L98 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~14938 at LC10_2_N1
--operation mode is normal

BC1L98 = BC1L97 & BC1L107 & (EC1_readdata[2] # !FC1_enet_nios_data_master_requests_ls_int_input_s1);


--G1L5Q is prince_tie_bar_counter:inst73|data_output[2]~reg0 at LC6_7_E1
--operation mode is normal

G1L5Q_lut_out = AL7_pre_out[2];
G1L5Q = DFFE(G1L5Q_lut_out, GLOBAL(clk), , , G1L63);


--TB1_readdata[2] is dual_processor:inst|control_int:the_control_int|readdata[2] at LC4_6_M1
--operation mode is normal

TB1_readdata[2]_lut_out = TB1L53 # !TJ1_dc_address[2] & !TJ1_dc_address[3] & RB1_data_out[2];
TB1_readdata[2] = DFFE(TB1_readdata[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L99 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~14939 at LC4_7_E1
--operation mode is normal

BC1L99 = TB1_readdata[2] & (G1L5Q # !CD1_chipselect_to_the_pv_unit2) # !TB1_readdata[2] & !UB1_enet_nios_data_master_requests_control_int_s1 & (G1L5Q # !CD1_chipselect_to_the_pv_unit2);


--VB1_data_to_cpu[2] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[2] at LC7_9_Z1
--operation mode is normal

VB1_data_to_cpu[2]_lut_out = VB1L66 & (VD1L5 & VB1_endofpacketvalue_reg[2] # !VD1L5 & (VB1L69));
VB1_data_to_cpu[2] = DFFE(VB1_data_to_cpu[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L100 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~14940 at LC1_7_E1
--operation mode is normal

BC1L100 = BC1L99 & (VB1_data_to_cpu[2] # !WB1_dac_spi_spi_control_port_chipselect);


--E1L1788Q is position_velocity_interface_unit:inst18|data_output[2]~reg0 at LC9_7_T2
--operation mode is normal

E1L1788Q_lut_out = E1L1782 & (E1L514) # !E1L1782 & E1L1788Q;
E1L1788Q = DFFE(E1L1788Q_lut_out, GLOBAL(clk), , , );


--MD1_readdata[2] is dual_processor:inst|timer1:the_timer1|readdata[2] at LC4_2_W2
--operation mode is normal

MD1_readdata[2]_lut_out = MD1L171 # MD1L170 # VD1L6 & MD1_period_l_register[2];
MD1_readdata[2] = DFFE(MD1_readdata[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L101 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~14941 at LC3_14_G1
--operation mode is normal

BC1L101 = MD1_readdata[2] & (E1L1788Q # !BD1_chipselect_to_the_pv_unit1) # !MD1_readdata[2] & !ND1_enet_nios_data_master_requests_timer1_s1 & (E1L1788Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_dbs_16_reg_segment_0[2] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[2] at LC3_6_E1
--operation mode is normal

BC1_dbs_16_reg_segment_0[2]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & KE2_q[2] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L470);
BC1_dbs_16_reg_segment_0[2] = DFFE(BC1_dbs_16_reg_segment_0[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--BC1L102 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~14942 at LC1_6_E1
--operation mode is normal

BC1L102 = BC1_dbs_16_reg_segment_0[2] & (DC1_incoming_ext_ram_bus_data[2] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS) # !BC1_dbs_16_reg_segment_0[2] & !W1_enet_nios_data_master_requests_ad_ram_s1 & (DC1_incoming_ext_ram_bus_data[2] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS);


--BC1L103 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~14943 at LC5_6_E1
--operation mode is normal

BC1L103 = BC1L102 & (enet_D[2] # !SC1_enet_nios_data_master_requests_lan91c111_0_s1);


--BC1L104 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~14944 at LC4_6_E1
--operation mode is normal

BC1L104 = BC1L103 & (BC1_dbs_16_reg_segment_0[2] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--BC1L105 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~14946 at LC6_6_E1
--operation mode is normal

BC1L105 = BC1L108 & BC1L101 & BC1L104 & BC1L100;


--BC1_enet_nios_data_master_readdata[2] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2] at LC10_4_V1
--operation mode is normal

BC1_enet_nios_data_master_readdata[2] = BC1L158 & BC1L105 & BC1L96 & BC1L98;


--MJ3L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F2|the_apex20k_lcell~COMBOUT at LC4_3_V1
--operation mode is normal

MJ3L3 = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[2]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[2] # !JH1_p3_do_iRDCTL);

--MJ3_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F2|cascout at LC4_3_V1
--operation mode is normal

MJ3_cascout = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[2]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[2] # !JH1_p3_do_iRDCTL);


--JJ1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7173 at LC8_8_S1
--operation mode is normal

JJ1L57 = !MH1_byte_zero[0] & (WJ1_do_fwd_b_alu & (QJ1_alu_result[2]) # !WJ1_do_fwd_b_alu & AK6_regout);


--DB1_shift_reg[10] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[10] at LC5_12_I2
--operation mode is normal

DB1_shift_reg[10]_lut_out = DB1L176 & DB1_shift_reg[9] # !DB1L176 & (DB1L181);
DB1_shift_reg[10] = DFFE(DB1_shift_reg[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_tx_holding_reg[11] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[11] at LC4_11_I2
--operation mode is normal

DB1_tx_holding_reg[11]_lut_out = FG1_op_a[11];
DB1_tx_holding_reg[11] = DFFE(DB1_tx_holding_reg[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1L180 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3993 at LC1_12_I2
--operation mode is normal

DB1L180 = DB1_tx_holding_primed & (DB1_transmitting & (DB1_shift_reg[11]) # !DB1_transmitting & DB1_tx_holding_reg[11]) # !DB1_tx_holding_primed & (DB1_shift_reg[11]);


--KE3_q[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[13] at EC10_1_H2
KE3_q[13]_data_in = YF1_alu_result[13];
KE3_q[13]_write_enable = XE1L1;
KE3_q[13]_clock_0 = GLOBAL(clk);
KE3_q[13]_clock_1 = GLOBAL(clk);
KE3_q[13]_clock_enable_1 = RE1L6;
KE3_q[13]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[13]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[13] = MEMORY_SEGMENT(KE3_q[13]_data_in, KE3_q[13]_write_enable, KE3_q[13]_clock_0, KE3_q[13]_clock_1, , , , KE3_q[13]_clock_enable_1, VCC, KE3_q[13]_write_address, KE3_q[13]_read_address);


--VF16L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F15|the_apex20k_lcell~COMBOUT at LC2_2_K2
--operation mode is normal

VF16L3 = MF1L45 # !TE1_p3_do_iRDCTL;

--VF16_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F15|cascout at LC2_2_K2
--operation mode is normal

VF16_cascout = MF1L45 # !TE1_p3_do_iRDCTL;


--QE1_const[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[15] at LC6_14_L2
--operation mode is normal

QE1_const[15]_lut_out = QE1L75 # TE1_p1_op_b_from_2Ei5 & AG1L12;
QE1_const[15] = DFFE(QE1_const[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--HG16_the_apex20k_lcell is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F15|the_apex20k_lcell at LC5_15_L2
--operation mode is normal

HG16_the_apex20k_lcell = GG1L4 & KE4_q[15] & (!GG1L1) # !GG1L4 & (YF1_alu_result[15] # !GG1L1);

--HG16_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F15|cascout at LC5_15_L2
--operation mode is normal

HG16_cascout = GG1L4 & KE4_q[15] & (!GG1L1) # !GG1L4 & (YF1_alu_result[15] # !GG1L1);


--EF1_fifo_reg_1[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[5] at LC3_12_M2
--operation mode is normal

EF1_fifo_reg_1[5]_lut_out = AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & UG1_q[5] & (KE7_q[5] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE7_q[5] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_1[5] = DFFE(EF1_fifo_reg_1[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[5] at LC7_13_M2
--operation mode is normal

EF1_fifo_reg_0[5]_lut_out = KE7_q[5] & (UG1_q[5] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !KE7_q[5] & !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[5] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);
EF1_fifo_reg_0[5] = DFFE(EF1_fifo_reg_0[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[5]~2720 at LC1_12_M2
--operation mode is normal

EF1L12 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_1[5]) # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1_fifo_reg_0[5];


--UG1_q[5] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[5] at EC14_1_M2
UG1_q[5]_clock_0 = GLOBAL(clk);
UG1_q[5]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[5]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[5] = MEMORY_SEGMENT(, , UG1_q[5]_clock_0, , , , , , , UG1_q[5]_write_address, UG1_q[5]_read_address);


--KE7_q[5] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC1_1_I1
KE7_q[5]_data_in = W1L70;
KE7_q[5]_write_enable = W1L62;
KE7_q[5]_clock_0 = GLOBAL(clk);
KE7_q[5]_clock_1 = GLOBAL(clk);
KE7_q[5]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[5]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[5] = MEMORY_SEGMENT(KE7_q[5]_data_in, KE7_q[5]_write_enable, KE7_q[5]_clock_0, KE7_q[5]_clock_1, , , , , VCC, KE7_q[5]_write_address, KE7_q[5]_read_address);


--U1L7 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[5]~448 at LC6_13_M2
--operation mode is normal

U1L7 = KE7_q[5] & (UG1_q[5] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !KE7_q[5] & !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[5] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);


--EF1_fifo_reg_1[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[15] at LC6_12_M2
--operation mode is normal

EF1_fifo_reg_1[15]_lut_out = AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & UG1_q[15] & (KE6_q[7] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[7] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_1[15] = DFFE(EF1_fifo_reg_1[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[15] at LC5_13_M2
--operation mode is normal

EF1_fifo_reg_0[15]_lut_out = UG1_q[15] & (KE6_q[7] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[15] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[7] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_0[15] = DFFE(EF1_fifo_reg_0[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L22 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[15]~2722 at LC8_12_M2
--operation mode is normal

EF1L22 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1_fifo_reg_1[15] # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_0[15]);


--UG1_q[15] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[15] at EC7_1_M2
UG1_q[15]_clock_0 = GLOBAL(clk);
UG1_q[15]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[15]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[15] = MEMORY_SEGMENT(, , UG1_q[15]_clock_0, , , , , , , UG1_q[15]_write_address, UG1_q[15]_read_address);


--KE6_q[7] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC2_1_H1
KE6_q[7]_data_in = W1L80;
KE6_q[7]_write_enable = W1L64;
KE6_q[7]_clock_0 = GLOBAL(clk);
KE6_q[7]_clock_1 = GLOBAL(clk);
KE6_q[7]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[7]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[7] = MEMORY_SEGMENT(KE6_q[7]_data_in, KE6_q[7]_write_enable, KE6_q[7]_clock_0, KE6_q[7]_clock_1, , , , , VCC, KE6_q[7]_write_address, KE6_q[7]_read_address);


--U1L17 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[15]~449 at LC9_13_M2
--operation mode is normal

U1L17 = UG1_q[15] & (KE6_q[7] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[15] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[7] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--EF1_fifo_reg_1[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[14] at LC7_14_M2
--operation mode is normal

EF1_fifo_reg_1[14]_lut_out = AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & UG1_q[14] & (KE6_q[6] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[6] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_1[14] = DFFE(EF1_fifo_reg_1[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[14] at LC10_14_M2
--operation mode is normal

EF1_fifo_reg_0[14]_lut_out = AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & UG1_q[14] & (KE6_q[6] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[6] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_0[14] = DFFE(EF1_fifo_reg_0[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[14]~2724 at LC3_13_M2
--operation mode is normal

EF1L21 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_1[14]) # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1_fifo_reg_0[14];


--UG1_q[14] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[14] at EC13_1_M2
UG1_q[14]_clock_0 = GLOBAL(clk);
UG1_q[14]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[14]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[14] = MEMORY_SEGMENT(, , UG1_q[14]_clock_0, , , , , , , UG1_q[14]_write_address, UG1_q[14]_read_address);


--KE6_q[6] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC1_1_M1
KE6_q[6]_data_in = W1L79;
KE6_q[6]_write_enable = W1L64;
KE6_q[6]_clock_0 = GLOBAL(clk);
KE6_q[6]_clock_1 = GLOBAL(clk);
KE6_q[6]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[6]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[6] = MEMORY_SEGMENT(KE6_q[6]_data_in, KE6_q[6]_write_enable, KE6_q[6]_clock_0, KE6_q[6]_clock_1, , , , , VCC, KE6_q[6]_write_address, KE6_q[6]_read_address);


--U1L16 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[14]~450 at LC3_7_M2
--operation mode is normal

U1L16 = KE6_q[6] & (UG1_q[14] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !KE6_q[6] & !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[14] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);


--EF1_fifo_reg_1[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[11] at LC1_3_M2
--operation mode is normal

EF1_fifo_reg_1[11]_lut_out = W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & KE6_q[3] & (UG1_q[11] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[11] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);
EF1_fifo_reg_1[11] = DFFE(EF1_fifo_reg_1[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[11] at LC9_3_M2
--operation mode is normal

EF1_fifo_reg_0[11]_lut_out = W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & KE6_q[3] & (UG1_q[11] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[11] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);
EF1_fifo_reg_0[11] = DFFE(EF1_fifo_reg_0[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L18 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[11]~2726 at LC3_2_M2
--operation mode is normal

EF1L18 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_1[11]) # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1_fifo_reg_0[11];


--UG1_q[11] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[11] at EC10_1_M2
UG1_q[11]_clock_0 = GLOBAL(clk);
UG1_q[11]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[11]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[11] = MEMORY_SEGMENT(, , UG1_q[11]_clock_0, , , , , , , UG1_q[11]_write_address, UG1_q[11]_read_address);


--KE6_q[3] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC1_1_H1
KE6_q[3]_data_in = W1L76;
KE6_q[3]_write_enable = W1L64;
KE6_q[3]_clock_0 = GLOBAL(clk);
KE6_q[3]_clock_1 = GLOBAL(clk);
KE6_q[3]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[3]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[3] = MEMORY_SEGMENT(KE6_q[3]_data_in, KE6_q[3]_write_enable, KE6_q[3]_clock_0, KE6_q[3]_clock_1, , , , , VCC, KE6_q[3]_write_address, KE6_q[3]_read_address);


--U1L13 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[11]~451 at LC4_3_M2
--operation mode is normal

U1L13 = W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & KE6_q[3] & (UG1_q[11] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[11] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);


--EF1_fifo_reg_1[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[13] at LC2_3_M2
--operation mode is normal

EF1_fifo_reg_1[13]_lut_out = UG1_q[13] & (KE6_q[5] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[13] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[5] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_1[13] = DFFE(EF1_fifo_reg_1[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[13] at LC3_4_M2
--operation mode is normal

EF1_fifo_reg_0[13]_lut_out = AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & UG1_q[13] & (KE6_q[5] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[5] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_0[13] = DFFE(EF1_fifo_reg_0[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[13]~2728 at LC2_4_M2
--operation mode is normal

EF1L20 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_1[13]) # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1_fifo_reg_0[13];


--UG1_q[13] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[13] at EC9_1_M2
UG1_q[13]_clock_0 = GLOBAL(clk);
UG1_q[13]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[13]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[13] = MEMORY_SEGMENT(, , UG1_q[13]_clock_0, , , , , , , UG1_q[13]_write_address, UG1_q[13]_read_address);


--KE6_q[5] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC2_1_G1
KE6_q[5]_data_in = W1L78;
KE6_q[5]_write_enable = W1L64;
KE6_q[5]_clock_0 = GLOBAL(clk);
KE6_q[5]_clock_1 = GLOBAL(clk);
KE6_q[5]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[5]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[5] = MEMORY_SEGMENT(KE6_q[5]_data_in, KE6_q[5]_write_enable, KE6_q[5]_clock_0, KE6_q[5]_clock_1, , , , , VCC, KE6_q[5]_write_address, KE6_q[5]_read_address);


--U1L15 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[13]~452 at LC5_4_M2
--operation mode is normal

U1L15 = KE6_q[5] & (UG1_q[13] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !KE6_q[5] & !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[13] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);


--EF1_fifo_reg_1[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[12] at LC3_1_M2
--operation mode is normal

EF1_fifo_reg_1[12]_lut_out = UG1_q[12] & (KE6_q[4] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[12] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[4] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_1[12] = DFFE(EF1_fifo_reg_1[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[12] at LC8_1_M2
--operation mode is normal

EF1_fifo_reg_0[12]_lut_out = UG1_q[12] & (KE6_q[4] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[12] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[4] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_0[12] = DFFE(EF1_fifo_reg_0[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[12]~2730 at LC9_1_M2
--operation mode is normal

EF1L19 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1_fifo_reg_1[12] # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_0[12]);


--UG1_q[12] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[12] at EC8_1_M2
UG1_q[12]_clock_0 = GLOBAL(clk);
UG1_q[12]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[12]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[12] = MEMORY_SEGMENT(, , UG1_q[12]_clock_0, , , , , , , UG1_q[12]_write_address, UG1_q[12]_read_address);


--KE6_q[4] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC1_1_G1
KE6_q[4]_data_in = W1L77;
KE6_q[4]_write_enable = W1L64;
KE6_q[4]_clock_0 = GLOBAL(clk);
KE6_q[4]_clock_1 = GLOBAL(clk);
KE6_q[4]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[4]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[4] = MEMORY_SEGMENT(KE6_q[4]_data_in, KE6_q[4]_write_enable, KE6_q[4]_clock_0, KE6_q[4]_clock_1, , , , , VCC, KE6_q[4]_write_address, KE6_q[4]_read_address);


--U1L14 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[12]~453 at LC6_1_M2
--operation mode is normal

U1L14 = UG1_q[12] & (KE6_q[4] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[12] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[4] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--EF1_fifo_reg_1[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[10] at LC5_1_M2
--operation mode is normal

EF1_fifo_reg_1[10]_lut_out = UG1_q[10] & (KE6_q[2] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[10] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[2] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_1[10] = DFFE(EF1_fifo_reg_1[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[10] at LC4_1_M2
--operation mode is normal

EF1_fifo_reg_0[10]_lut_out = UG1_q[10] & (KE6_q[2] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[10] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[2] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_0[10] = DFFE(EF1_fifo_reg_0[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[10]~2732 at LC10_1_M2
--operation mode is normal

EF1L17 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_1[10]) # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1_fifo_reg_0[10];


--UG1_q[10] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[10] at EC11_1_M2
UG1_q[10]_clock_0 = GLOBAL(clk);
UG1_q[10]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[10]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[10] = MEMORY_SEGMENT(, , UG1_q[10]_clock_0, , , , , , , UG1_q[10]_write_address, UG1_q[10]_read_address);


--KE6_q[2] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC2_1_D1
KE6_q[2]_data_in = W1L75;
KE6_q[2]_write_enable = W1L64;
KE6_q[2]_clock_0 = GLOBAL(clk);
KE6_q[2]_clock_1 = GLOBAL(clk);
KE6_q[2]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[2]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[2] = MEMORY_SEGMENT(KE6_q[2]_data_in, KE6_q[2]_write_enable, KE6_q[2]_clock_0, KE6_q[2]_clock_1, , , , , VCC, KE6_q[2]_write_address, KE6_q[2]_read_address);


--U1L12 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[10]~454 at LC6_7_M2
--operation mode is normal

U1L12 = KE6_q[2] & (UG1_q[10] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !KE6_q[2] & !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[10] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);


--EF1_fifo_reg_1[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[6] at LC3_3_M2
--operation mode is normal

EF1_fifo_reg_1[6]_lut_out = KE7_q[6] & (UG1_q[6] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !KE7_q[6] & !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[6] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);
EF1_fifo_reg_1[6] = DFFE(EF1_fifo_reg_1[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[6] at LC4_4_M2
--operation mode is normal

EF1_fifo_reg_0[6]_lut_out = UG1_q[6] & (KE7_q[6] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[6] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE7_q[6] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_0[6] = DFFE(EF1_fifo_reg_0[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[6]~2734 at LC7_4_M2
--operation mode is normal

EF1L13 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_1[6]) # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1_fifo_reg_0[6];


--UG1_q[6] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[6] at EC6_1_M2
UG1_q[6]_clock_0 = GLOBAL(clk);
UG1_q[6]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[6]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[6] = MEMORY_SEGMENT(, , UG1_q[6]_clock_0, , , , , , , UG1_q[6]_write_address, UG1_q[6]_read_address);


--KE7_q[6] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC2_1_I1
KE7_q[6]_data_in = W1L71;
KE7_q[6]_write_enable = W1L62;
KE7_q[6]_clock_0 = GLOBAL(clk);
KE7_q[6]_clock_1 = GLOBAL(clk);
KE7_q[6]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[6]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[6] = MEMORY_SEGMENT(KE7_q[6]_data_in, KE7_q[6]_write_enable, KE7_q[6]_clock_0, KE7_q[6]_clock_1, , , , , VCC, KE7_q[6]_write_address, KE7_q[6]_read_address);


--U1L8 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[6]~455 at LC6_4_M2
--operation mode is normal

U1L8 = UG1_q[6] & (KE7_q[6] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[6] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE7_q[6] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--EF1_fifo_reg_1[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[8] at LC4_2_M2
--operation mode is normal

EF1_fifo_reg_1[8]_lut_out = AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & UG1_q[8] & (KE6_q[0] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[0] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_1[8] = DFFE(EF1_fifo_reg_1[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[8] at LC6_3_M2
--operation mode is normal

EF1_fifo_reg_0[8]_lut_out = KE6_q[0] & (UG1_q[8] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !KE6_q[0] & !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[8] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);
EF1_fifo_reg_0[8] = DFFE(EF1_fifo_reg_0[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[8]~2736 at LC5_2_M2
--operation mode is normal

EF1L15 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1_fifo_reg_1[8] # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_0[8]);


--UG1_q[8] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[8] at EC5_1_M2
UG1_q[8]_clock_0 = GLOBAL(clk);
UG1_q[8]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[8]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[8] = MEMORY_SEGMENT(, , UG1_q[8]_clock_0, , , , , , , UG1_q[8]_write_address, UG1_q[8]_read_address);


--KE6_q[0] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC2_1_M1
KE6_q[0]_data_in = W1L73;
KE6_q[0]_write_enable = W1L64;
KE6_q[0]_clock_0 = GLOBAL(clk);
KE6_q[0]_clock_1 = GLOBAL(clk);
KE6_q[0]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[0]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[0] = MEMORY_SEGMENT(KE6_q[0]_data_in, KE6_q[0]_write_enable, KE6_q[0]_clock_0, KE6_q[0]_clock_1, , , , , VCC, KE6_q[0]_write_address, KE6_q[0]_read_address);


--U1L10 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[8]~456 at LC10_2_M2
--operation mode is normal

U1L10 = W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & KE6_q[0] & (UG1_q[8] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[8] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);


--EF1_fifo_reg_1[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[7] at LC8_3_M2
--operation mode is normal

EF1_fifo_reg_1[7]_lut_out = UG1_q[7] & (KE7_q[7] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[7] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE7_q[7] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_1[7] = DFFE(EF1_fifo_reg_1[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[7] at LC5_3_M2
--operation mode is normal

EF1_fifo_reg_0[7]_lut_out = UG1_q[7] & (KE7_q[7] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[7] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE7_q[7] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_0[7] = DFFE(EF1_fifo_reg_0[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[7]~2738 at LC9_4_M2
--operation mode is normal

EF1L14 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_1[7]) # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1_fifo_reg_0[7];


--UG1_q[7] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[7] at EC4_1_M2
UG1_q[7]_clock_0 = GLOBAL(clk);
UG1_q[7]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[7]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[7] = MEMORY_SEGMENT(, , UG1_q[7]_clock_0, , , , , , , UG1_q[7]_write_address, UG1_q[7]_read_address);


--KE7_q[7] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC2_1_J1
KE7_q[7]_data_in = W1L72;
KE7_q[7]_write_enable = W1L62;
KE7_q[7]_clock_0 = GLOBAL(clk);
KE7_q[7]_clock_1 = GLOBAL(clk);
KE7_q[7]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[7]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[7] = MEMORY_SEGMENT(KE7_q[7]_data_in, KE7_q[7]_write_enable, KE7_q[7]_clock_0, KE7_q[7]_clock_1, , , , , VCC, KE7_q[7]_write_address, KE7_q[7]_read_address);


--U1L9 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[7]~457 at LC6_11_G2
--operation mode is normal

U1L9 = W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & KE7_q[7] & (UG1_q[7] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[7] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);


--EF1_fifo_reg_1[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[9] at LC7_1_M2
--operation mode is normal

EF1_fifo_reg_1[9]_lut_out = UG1_q[9] & (KE6_q[1] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[9] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[1] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_1[9] = DFFE(EF1_fifo_reg_1[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[9] at LC2_1_M2
--operation mode is normal

EF1_fifo_reg_0[9]_lut_out = UG1_q[9] & (KE6_q[1] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[9] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[1] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_0[9] = DFFE(EF1_fifo_reg_0[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L16 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[9]~2740 at LC6_2_M2
--operation mode is normal

EF1L16 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_1[9]) # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1_fifo_reg_0[9];


--UG1_q[9] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[9] at EC16_1_M2
UG1_q[9]_clock_0 = GLOBAL(clk);
UG1_q[9]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[9]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[9] = MEMORY_SEGMENT(, , UG1_q[9]_clock_0, , , , , , , UG1_q[9]_write_address, UG1_q[9]_read_address);


--KE6_q[1] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC1_1_D1
KE6_q[1]_data_in = W1L74;
KE6_q[1]_write_enable = W1L64;
KE6_q[1]_clock_0 = GLOBAL(clk);
KE6_q[1]_clock_1 = GLOBAL(clk);
KE6_q[1]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[1]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE6_q[1] = MEMORY_SEGMENT(KE6_q[1]_data_in, KE6_q[1]_write_enable, KE6_q[1]_clock_0, KE6_q[1]_clock_1, , , , , VCC, KE6_q[1]_write_address, KE6_q[1]_read_address);


--U1L11 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[9]~458 at LC7_7_M2
--operation mode is normal

U1L11 = UG1_q[9] & (KE6_q[1] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[9] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE6_q[1] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--TE1L73 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iPFXx~17 at LC1_4_L2
--operation mode is normal

TE1L73 = ZE1_d1_instruction_fifo_out[12] & !ZE1_d1_instruction_fifo_out[14] & !ZE1_d1_instruction_fifo_out[13] & ZE1_d1_instruction_fifo_out[15];


--EF1_fifo_reg_1[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[1] at LC9_4_E1
--operation mode is normal

EF1_fifo_reg_1[1]_lut_out = W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & KE7_q[1] & (UG1_q[1] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[1] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);
EF1_fifo_reg_1[1] = DFFE(EF1_fifo_reg_1[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[1] at LC6_4_E1
--operation mode is normal

EF1_fifo_reg_0[1]_lut_out = W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & KE7_q[1] & (UG1_q[1] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[1] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);
EF1_fifo_reg_0[1] = DFFE(EF1_fifo_reg_0[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[1]~2742 at LC2_4_E1
--operation mode is normal

EF1L8 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_1[1]) # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1_fifo_reg_0[1];


--UG1_q[1] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[1] at EC12_1_M2
UG1_q[1]_clock_0 = GLOBAL(clk);
UG1_q[1]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[1]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[1] = MEMORY_SEGMENT(, , UG1_q[1]_clock_0, , , , , , , UG1_q[1]_write_address, UG1_q[1]_read_address);


--KE7_q[1] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC1_1_L1
KE7_q[1]_data_in = W1L66;
KE7_q[1]_write_enable = W1L62;
KE7_q[1]_clock_0 = GLOBAL(clk);
KE7_q[1]_clock_1 = GLOBAL(clk);
KE7_q[1]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[1]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[1] = MEMORY_SEGMENT(KE7_q[1]_data_in, KE7_q[1]_write_enable, KE7_q[1]_clock_0, KE7_q[1]_clock_1, , , , , VCC, KE7_q[1]_write_address, KE7_q[1]_read_address);


--U1L3 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[1]~459 at LC7_4_E1
--operation mode is normal

U1L3 = W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & KE7_q[1] & (UG1_q[1] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[1] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);


--QE1_K[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[1] at LC1_2_D2
--operation mode is normal

QE1_K[1]_lut_out = TE1_p1_op_is_PFX & (LE1_instruction_1[1]);
QE1_K[1] = DFFE(QE1_K[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QE1_pipe_state_we);


--LE1_instruction_1[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[2] at LC3_8_G2
--operation mode is normal

LE1_instruction_1[2]_lut_out = ZE1_instruction[2];
LE1_instruction_1[2] = DFFE(LE1_instruction_1[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--QE1L39 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[1]~1321 at LC9_1_D2
--operation mode is normal

QE1L39 = TE1_p1_do_narrow_stack_offset & !LE1_instruction_1[2] & (!QE1_K[1] # !TE1_p1_do_normal_offset) # !TE1_p1_do_narrow_stack_offset & (!QE1_K[1] # !TE1_p1_do_normal_offset);

--QE1L41 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[1]~1377 at LC9_1_D2
--operation mode is normal

QE1L41 = TE1_p1_do_narrow_stack_offset & !LE1_instruction_1[2] & (!QE1_K[1] # !TE1_p1_do_normal_offset) # !TE1_p1_do_narrow_stack_offset & (!QE1_K[1] # !TE1_p1_do_normal_offset);


--AG1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1223 at LC9_8_D2
--operation mode is normal

AG1L7 = !LE1_instruction_1[7] & !LE1_instruction_1[8] & LE1_instruction_1[5] & !LE1_instruction_1[6];


--TE1_p1_do_iSAVE is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_iSAVE at LC8_9_G2
--operation mode is normal

TE1_p1_do_iSAVE_lut_out = !ZE1_d1_instruction_fifo_out[8] & FF1L9;
TE1_p1_do_iSAVE = DFFE(TE1_p1_do_iSAVE_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--QE1L40 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[1]~1355 at LC10_1_D2
--operation mode is normal

QE1L40 = (LE1_instruction_1[0] & !TE1_p1_do_iSAVE & (!AG1L7 # !TE1_p1_op_b_from_2Ei5) # !LE1_instruction_1[0] & (!AG1L7 # !TE1_p1_op_b_from_2Ei5)) & CASCADE(QE1L41);


--QE1_K[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[2] at LC5_13_D2
--operation mode is normal

QE1_K[2]_lut_out = LE1_instruction_1[2] & TE1_p1_op_is_PFX;
QE1_K[2] = DFFE(QE1_K[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QE1_pipe_state_we);


--LE1_instruction_1[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[3] at LC1_3_G2
--operation mode is normal

LE1_instruction_1[3]_lut_out = ZE1_instruction[3];
LE1_instruction_1[3] = DFFE(LE1_instruction_1[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--QE1L42 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[2]~1323 at LC9_9_D2
--operation mode is normal

QE1L42 = TE1_p1_do_narrow_stack_offset & !LE1_instruction_1[3] & (!TE1_p1_do_normal_offset # !QE1_K[2]) # !TE1_p1_do_narrow_stack_offset & (!TE1_p1_do_normal_offset # !QE1_K[2]);

--QE1L44 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[2]~1378 at LC9_9_D2
--operation mode is normal

QE1L44 = TE1_p1_do_narrow_stack_offset & !LE1_instruction_1[3] & (!TE1_p1_do_normal_offset # !QE1_K[2]) # !TE1_p1_do_narrow_stack_offset & (!TE1_p1_do_normal_offset # !QE1_K[2]);


--AG1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1224 at LC8_8_D2
--operation mode is normal

AG1L8 = !LE1_instruction_1[7] & !LE1_instruction_1[8] & !LE1_instruction_1[5] & LE1_instruction_1[6];


--QE1L43 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[2]~1356 at LC10_9_D2
--operation mode is normal

QE1L43 = (TE1_p1_op_b_from_2Ei5 & !AG1L8 & (!LE1_instruction_1[1] # !TE1_p1_do_iSAVE) # !TE1_p1_op_b_from_2Ei5 & (!LE1_instruction_1[1] # !TE1_p1_do_iSAVE)) & CASCADE(QE1L44);


--TE1L96 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_is_right_shift~54 at LC6_9_F2
--operation mode is normal

TE1L96 = !LE1_instruction_2[14] & LE1_subinstruction_2[0] & !LE1_instruction_2[15];


--KE5_q[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[12] at EC14_1_G2
KE5_q[12]_data_in = ~GND;
KE5_q[12]_clock_1 = GLOBAL(clk);
KE5_q[12]_clock_enable_1 = AF1L1;
KE5_q[12]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE5_q[12]_read_address = RD_ADDR(CG1L2, CG1L3, KE5L30, KE5L31, KE5L32, CG1_decoder_rom_address[5], CG1L14);
KE5_q[12] = MEMORY_SEGMENT(KE5_q[12]_data_in, GND, GND, KE5_q[12]_clock_1, , , , KE5_q[12]_clock_enable_1, VCC, KE5_q[12]_write_address, KE5_q[12]_read_address);


--LE1_instruction_1[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[12] at LC7_8_D2
--operation mode is normal

LE1_instruction_1[12]_lut_out = ZE1_d1_instruction_fifo_out[12];
LE1_instruction_1[12] = DFFE(LE1_instruction_1[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--TE1L65 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_dynamic_narrow_write~84 at LC5_16_D2
--operation mode is normal

TE1L65 = LE1_instruction_1[12] & LE1_instruction_1[10] & !LE1_instruction_1[7];


--LE1_instruction_1[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[11] at LC9_8_G2
--operation mode is normal

LE1_instruction_1[11]_lut_out = ZE1_d1_instruction_fifo_out[11];
LE1_instruction_1[11] = DFFE(LE1_instruction_1[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--LE1_instruction_1[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[13] at LC8_7_D2
--operation mode is normal

LE1_instruction_1[13]_lut_out = ZE1_d1_instruction_fifo_out[13];
LE1_instruction_1[13] = DFFE(LE1_instruction_1[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--LE1_instruction_1[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[14] at LC1_7_D2
--operation mode is normal

LE1_instruction_1[14]_lut_out = ZE1_d1_instruction_fifo_out[14];
LE1_instruction_1[14] = DFFE(LE1_instruction_1[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--LE1_instruction_1[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[15] at LC10_14_G2
--operation mode is normal

LE1_instruction_1[15]_lut_out = ZE1_d1_instruction_fifo_out[15];
LE1_instruction_1[15] = DFFE(LE1_instruction_1[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--TE1L66 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_dynamic_narrow_write~85 at LC9_16_D2
--operation mode is normal

TE1L66 = LE1_instruction_1[13] & !LE1_instruction_1[15] & !LE1_instruction_1[6] & LE1_instruction_1[14];


--TE1L67 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_dynamic_narrow_write~86 at LC6_16_D2
--operation mode is normal

TE1L67 = LE1_instruction_1[11] & !LE1_instruction_1[5] & TE1L66 & TE1L65;


--KE4_q[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[0] at EC5_1_L2
KE4_q[0]_data_in = YF1_alu_result[0];
KE4_q[0]_write_enable = XE1L1;
KE4_q[0]_clock_0 = GLOBAL(clk);
KE4_q[0]_clock_1 = GLOBAL(clk);
KE4_q[0]_clock_enable_1 = RE1L6;
KE4_q[0]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[0]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[0] = MEMORY_SEGMENT(KE4_q[0]_data_in, KE4_q[0]_write_enable, KE4_q[0]_clock_0, KE4_q[0]_clock_1, , , , KE4_q[0]_clock_enable_1, VCC, KE4_q[0]_write_address, KE4_q[0]_read_address);


--KE5_q[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[6] at EC9_1_G2
KE5_q[6]_data_in = ~GND;
KE5_q[6]_clock_1 = GLOBAL(clk);
KE5_q[6]_clock_enable_1 = AF1L1;
KE5_q[6]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE5_q[6]_read_address = RD_ADDR(CG1L2, CG1L3, KE5L30, KE5L31, KE5L32, CG1_decoder_rom_address[5], CG1L14);
KE5_q[6] = MEMORY_SEGMENT(KE5_q[6]_data_in, GND, GND, KE5_q[6]_clock_1, , , , KE5_q[6]_clock_enable_1, VCC, KE5_q[6]_write_address, KE5_q[6]_read_address);


--TE1_p2_sel_notb_x is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_sel_notb_x at LC10_12_K2
--operation mode is normal

TE1_p2_sel_notb_x_lut_out = KE5_q[5];
TE1_p2_sel_notb_x = DFFE(TE1_p2_sel_notb_x_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p3_do_iRDCTL is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iRDCTL at LC8_14_F2
--operation mode is normal

TE1_p3_do_iRDCTL_lut_out = !LE1_instruction_2[6] & TE1L74 & LE1_instruction_2[5];
TE1_p3_do_iRDCTL = DFFE(TE1_p3_do_iRDCTL_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1L92 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_is_eightie~170 at LC8_16_D2
--operation mode is normal

TE1L92 = TE1L94 # !LE1_instruction_1[13] & LE1_instruction_1[11] & !LE1_instruction_1[12];


--KE5_q[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[9] at EC7_1_G2
KE5_q[9]_data_in = ~GND;
KE5_q[9]_clock_1 = GLOBAL(clk);
KE5_q[9]_clock_enable_1 = AF1L1;
KE5_q[9]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE5_q[9]_read_address = RD_ADDR(CG1L2, CG1L3, KE5L30, KE5L31, KE5L32, CG1_decoder_rom_address[5], CG1L14);
KE5_q[9] = MEMORY_SEGMENT(KE5_q[9]_data_in, GND, GND, KE5_q[9]_clock_1, , , , KE5_q[9]_clock_enable_1, VCC, KE5_q[9]_write_address, KE5_q[9]_read_address);


--KE5_q[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[2] at EC10_1_G2
KE5_q[2]_data_in = ~GND;
KE5_q[2]_clock_1 = GLOBAL(clk);
KE5_q[2]_clock_enable_1 = AF1L1;
KE5_q[2]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE5_q[2]_read_address = RD_ADDR(CG1L2, CG1L3, KE5L30, KE5L31, KE5L32, CG1_decoder_rom_address[5], CG1L14);
KE5_q[2] = MEMORY_SEGMENT(KE5_q[2]_data_in, GND, GND, KE5_q[2]_clock_1, , , , KE5_q[2]_clock_enable_1, VCC, KE5_q[2]_write_address, KE5_q[2]_read_address);


--KE5_q[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[13] at EC3_1_G2
KE5_q[13]_data_in = ~GND;
KE5_q[13]_clock_1 = GLOBAL(clk);
KE5_q[13]_clock_enable_1 = AF1L1;
KE5_q[13]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE5_q[13]_read_address = RD_ADDR(CG1L2, CG1L3, KE5L30, KE5L31, KE5L32, CG1_decoder_rom_address[5], CG1L14);
KE5_q[13] = MEMORY_SEGMENT(KE5_q[13]_data_in, GND, GND, KE5_q[13]_clock_1, , , , KE5_q[13]_clock_enable_1, VCC, KE5_q[13]_write_address, KE5_q[13]_read_address);


--VF8L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F7|the_apex20k_lcell~COMBOUT at LC5_12_K2
--operation mode is normal

VF8L3 = MF1L44 # !TE1_p3_do_iRDCTL;

--VF8_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F7|cascout at LC5_12_K2
--operation mode is normal

VF8_cascout = MF1L44 # !TE1_p3_do_iRDCTL;


--ZE1_next_instruction_address[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[7] at LC2_10_H2
--operation mode is counter

ZE1_next_instruction_address[7]_lut_out = ZE1_next_instruction_address[7] $ (ZE1L35);
ZE1_next_instruction_address[7]_sload_eqn = (ZE1L48 & CF1L33) # (!ZE1L48 & ZE1_next_instruction_address[7]_lut_out);
ZE1_next_instruction_address[7] = DFFE(ZE1_next_instruction_address[7]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L47);

--ZE1L37 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[7]~110 at LC2_10_H2
--operation mode is counter

ZE1L37 = CARRY(!ZE1L35 # !ZE1_next_instruction_address[7]);


--KE5_q[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[4] at EC16_1_G2
KE5_q[4]_data_in = ~GND;
KE5_q[4]_clock_1 = GLOBAL(clk);
KE5_q[4]_clock_enable_1 = AF1L1;
KE5_q[4]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE5_q[4]_read_address = RD_ADDR(CG1L2, CG1L3, KE5L30, KE5L31, KE5L32, CG1_decoder_rom_address[5], CG1L14);
KE5_q[4] = MEMORY_SEGMENT(KE5_q[4]_data_in, GND, GND, KE5_q[4]_clock_1, , , , KE5_q[4]_clock_enable_1, VCC, KE5_q[4]_write_address, KE5_q[4]_read_address);


--TE1_reg_not_modified_delayed_for_non_write_op_2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|reg_not_modified_delayed_for_non_write_op_2 at LC5_1_G2
--operation mode is normal

TE1_reg_not_modified_delayed_for_non_write_op_2_lut_out = KE5_q[14];
TE1_reg_not_modified_delayed_for_non_write_op_2 = DFFE(TE1_reg_not_modified_delayed_for_non_write_op_2_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--EF1_fifo_reg_1[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[0] at LC7_3_M2
--operation mode is normal

EF1_fifo_reg_1[0]_lut_out = KE7_q[0] & (UG1_q[0] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !KE7_q[0] & !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[0] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);
EF1_fifo_reg_1[0] = DFFE(EF1_fifo_reg_1[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[0] at LC10_3_M2
--operation mode is normal

EF1_fifo_reg_0[0]_lut_out = KE7_q[0] & (UG1_q[0] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !KE7_q[0] & !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[0] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);
EF1_fifo_reg_0[0] = DFFE(EF1_fifo_reg_0[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[0]~2744 at LC10_4_M2
--operation mode is normal

EF1L7 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_1[0]) # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1_fifo_reg_0[0];


--UG1_q[0] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[0] at EC1_1_M2
UG1_q[0]_clock_0 = GLOBAL(clk);
UG1_q[0]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[0]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[0] = MEMORY_SEGMENT(, , UG1_q[0]_clock_0, , , , , , , UG1_q[0]_write_address, UG1_q[0]_read_address);


--KE7_q[0] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC1_1_J1
KE7_q[0]_data_in = W1L65;
KE7_q[0]_write_enable = W1L62;
KE7_q[0]_clock_0 = GLOBAL(clk);
KE7_q[0]_clock_1 = GLOBAL(clk);
KE7_q[0]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[0]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[0] = MEMORY_SEGMENT(KE7_q[0]_data_in, KE7_q[0]_write_enable, KE7_q[0]_clock_0, KE7_q[0]_clock_1, , , , , VCC, KE7_q[0]_write_address, KE7_q[0]_read_address);


--U1L2 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[0]~460 at LC8_11_G2
--operation mode is normal

U1L2 = W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & KE7_q[0] & (UG1_q[0] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[0] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);


--EF1_fifo_reg_1[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[2] at LC4_11_M2
--operation mode is normal

EF1_fifo_reg_1[2]_lut_out = UG1_q[2] & (KE7_q[2] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[2] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE7_q[2] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_1[2] = DFFE(EF1_fifo_reg_1[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[2] at LC3_11_M2
--operation mode is normal

EF1_fifo_reg_0[2]_lut_out = UG1_q[2] & (KE7_q[2] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[2] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE7_q[2] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_0[2] = DFFE(EF1_fifo_reg_0[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[2]~2746 at LC4_12_M2
--operation mode is normal

EF1L9 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_1[2]) # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1_fifo_reg_0[2];


--UG1_q[2] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[2] at EC15_1_M2
UG1_q[2]_clock_0 = GLOBAL(clk);
UG1_q[2]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[2]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[2] = MEMORY_SEGMENT(, , UG1_q[2]_clock_0, , , , , , , UG1_q[2]_write_address, UG1_q[2]_read_address);


--KE7_q[2] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC2_1_L1
KE7_q[2]_data_in = W1L67;
KE7_q[2]_write_enable = W1L62;
KE7_q[2]_clock_0 = GLOBAL(clk);
KE7_q[2]_clock_1 = GLOBAL(clk);
KE7_q[2]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[2]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[2] = MEMORY_SEGMENT(KE7_q[2]_data_in, KE7_q[2]_write_enable, KE7_q[2]_clock_0, KE7_q[2]_clock_1, , , , , VCC, KE7_q[2]_write_address, KE7_q[2]_read_address);


--U1L4 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[2]~461 at LC7_11_M2
--operation mode is normal

U1L4 = UG1_q[2] & (KE7_q[2] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !UG1_q[2] & !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE7_q[2] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--EF1_fifo_reg_1[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[3] at LC3_14_M2
--operation mode is normal

EF1_fifo_reg_1[3]_lut_out = AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & UG1_q[3] & (KE7_q[3] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE7_q[3] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_1[3] = DFFE(EF1_fifo_reg_1[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[3] at LC5_14_M2
--operation mode is normal

EF1_fifo_reg_0[3]_lut_out = AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & UG1_q[3] & (KE7_q[3] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (KE7_q[3] # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
EF1_fifo_reg_0[3] = DFFE(EF1_fifo_reg_0[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[3]~2748 at LC9_15_M2
--operation mode is normal

EF1L10 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_1[3]) # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & EF1_fifo_reg_0[3];


--UG1_q[3] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[3] at EC3_1_M2
UG1_q[3]_clock_0 = GLOBAL(clk);
UG1_q[3]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[3]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[3] = MEMORY_SEGMENT(, , UG1_q[3]_clock_0, , , , , , , UG1_q[3]_write_address, UG1_q[3]_read_address);


--KE7_q[3] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC1_1_K1
KE7_q[3]_data_in = W1L68;
KE7_q[3]_write_enable = W1L62;
KE7_q[3]_clock_0 = GLOBAL(clk);
KE7_q[3]_clock_1 = GLOBAL(clk);
KE7_q[3]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[3]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[3] = MEMORY_SEGMENT(KE7_q[3]_data_in, KE7_q[3]_write_enable, KE7_q[3]_clock_0, KE7_q[3]_clock_1, , , , , VCC, KE7_q[3]_write_address, KE7_q[3]_read_address);


--U1L5 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[3]~462 at LC4_7_M2
--operation mode is normal

U1L5 = KE7_q[3] & (UG1_q[3] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !KE7_q[3] & !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[3] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);


--EF1_fifo_reg_1[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[4] at LC4_14_M2
--operation mode is normal

EF1_fifo_reg_1[4]_lut_out = W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & KE7_q[4] & (UG1_q[4] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[4] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);
EF1_fifo_reg_1[4] = DFFE(EF1_fifo_reg_1[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L3);


--EF1_fifo_reg_0[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[4] at LC9_14_M2
--operation mode is normal

EF1_fifo_reg_0[4]_lut_out = W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & KE7_q[4] & (UG1_q[4] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[4] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);
EF1_fifo_reg_0[4] = DFFE(EF1_fifo_reg_0[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EF1L2);


--EF1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[4]~2750 at LC8_14_M2
--operation mode is normal

EF1L11 = EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_1[4]) # !EF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (EF1_fifo_reg_0[4]);


--UG1_q[4] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[4] at EC2_1_M2
UG1_q[4]_clock_0 = GLOBAL(clk);
UG1_q[4]_write_address = WR_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[4]_read_address = RD_ADDR(AB1L12, AB1L13, AB1L14, AB1L15, AB1L16, AB1L17, AB1L18);
UG1_q[4] = MEMORY_SEGMENT(, , UG1_q[4]_clock_0, , , , , , , UG1_q[4]_write_address, UG1_q[4]_read_address);


--KE7_q[4] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC2_1_K1
KE7_q[4]_data_in = W1L69;
KE7_q[4]_write_enable = W1L62;
KE7_q[4]_clock_0 = GLOBAL(clk);
KE7_q[4]_clock_1 = GLOBAL(clk);
KE7_q[4]_write_address = WR_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[4]_read_address = RD_ADDR(W1L15, W1L17, W1L19, W1L21, W1L23, W1L25, W1L27, W1L29, W1L31, W1L33);
KE7_q[4] = MEMORY_SEGMENT(KE7_q[4]_data_in, KE7_q[4]_write_enable, KE7_q[4]_clock_0, KE7_q[4]_clock_1, , , , , VCC, KE7_q[4]_write_address, KE7_q[4]_read_address);


--U1L6 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[4]~463 at LC6_14_M2
--operation mode is normal

U1L6 = W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & KE7_q[4] & (UG1_q[4] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register) # !W1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (UG1_q[4] # !AB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register);


--SE1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest2~42 at LC3_4_C2
--operation mode is normal

SE1L14 = WE1_a_local[0] & LE1_dest_local_3[0] & (LE1_dest_local_3[3] $ !WE1_a_local[3]) # !WE1_a_local[0] & !LE1_dest_local_3[0] & (LE1_dest_local_3[3] $ !WE1_a_local[3]);


--SE1_second_stage_modifies_register is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|second_stage_modifies_register at LC8_4_C2
--operation mode is normal

SE1_second_stage_modifies_register_lut_out = SE1_next_stage_modifies_register;
SE1_second_stage_modifies_register = DFFE(SE1_second_stage_modifies_register_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--SE1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest2~43 at LC5_4_C2
--operation mode is normal

SE1L15 = SE1_second_stage_modifies_register & SE1L14 & (LE1_dest_local_3[2] $ !WE1_a_local[2]);

--SE1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest2~47 at LC5_4_C2
--operation mode is normal

SE1L17 = SE1_second_stage_modifies_register & SE1L14 & (LE1_dest_local_3[2] $ !WE1_a_local[2]);


--SE1L16 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest2~45 at LC6_4_C2
--operation mode is normal

SE1L16 = (WE1_a_local[1] & LE1_dest_local_3[1] & (WE1_a_local[4] $ !LE1_dest_local_3[4]) # !WE1_a_local[1] & !LE1_dest_local_3[1] & (WE1_a_local[4] $ !LE1_dest_local_3[4])) & CASCADE(SE1L17);


--ZE1_next_instruction_address[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[8] at LC3_10_H2
--operation mode is counter

ZE1_next_instruction_address[8]_lut_out = ZE1_next_instruction_address[8] $ (!ZE1L37);
ZE1_next_instruction_address[8]_sload_eqn = (ZE1L48 & CF1L34) # (!ZE1L48 & ZE1_next_instruction_address[8]_lut_out);
ZE1_next_instruction_address[8] = DFFE(ZE1_next_instruction_address[8]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L47);

--ZE1L39 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[8]~113 at LC3_10_H2
--operation mode is counter

ZE1L39 = CARRY(ZE1_next_instruction_address[8] & (!ZE1L37));


--NJ44L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F43|the_apex20k_lcell~COMBOUT at LC3_10_K1
--operation mode is normal

NJ44L3 = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[21]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[21])) & CASCADE(MJ22_cascout);

--NJ44_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F43|cascout at LC3_10_K1
--operation mode is normal

NJ44_cascout = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[21]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[21])) & CASCADE(MJ22_cascout);


--RH1_next_instruction_address[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[20] at LC5_10_P1
--operation mode is counter

RH1_next_instruction_address[20]_lut_out = RH1_next_instruction_address[20] $ (!RH1L76);
RH1_next_instruction_address[20]_sload_eqn = (RH1L81 & UH1L64) # (!RH1L81 & RH1_next_instruction_address[20]_lut_out);
RH1_next_instruction_address[20] = DFFE(RH1_next_instruction_address[20]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , RH1L80);

--RH1L78 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[20]~218 at LC5_10_P1
--operation mode is counter

RH1L78 = CARRY(RH1_next_instruction_address[20] & (!RH1L76));


--DJ1_saved_status[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[10] at LC3_10_U1
--operation mode is normal

DJ1_saved_status[10]_lut_out = JH1_p3_do_iWRCTL & (DJ1L18 & HJ1_true_regA[10] # !DJ1L18 & (!DJ1_IPRI_out_pre_mask[1])) # !JH1_p3_do_iWRCTL & (!DJ1_IPRI_out_pre_mask[1]);
DJ1_saved_status[10] = DFFE(DJ1_saved_status[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--BH1_instruction_3[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_3[1] at LC5_10_Y1
--operation mode is normal

BH1_instruction_3[1]_lut_out = BH1_instruction_2[1];
BH1_instruction_3[1] = DFFE(BH1_instruction_3[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_IPRI_reg_in[1]~2178 at LC6_10_U1
--operation mode is normal

DJ1L45 = JH1_p3_do_iWRCTL & (DJ1L17 & HJ1_true_regA[10] # !DJ1L17 & (BH1_instruction_3[1])) # !JH1_p3_do_iWRCTL & (BH1_instruction_3[1]);


--DJ1L32 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IPRI_write_enable_3~50 at LC10_10_U1
--operation mode is normal

DJ1L32 = DJ1L24 & (JH1_p3_do_iTRET # JH1_p3_op_is_TRAP_0 # DJ1L7);


--DJ1_saved_status[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[14] at LC7_11_U1
--operation mode is normal

DJ1_saved_status[14]_lut_out = JH1_p3_do_iWRCTL & (DJ1L18 & (HJ1_true_regA[14]) # !DJ1L18 & !DJ1_IPRI_out_pre_mask[5]) # !JH1_p3_do_iWRCTL & !DJ1_IPRI_out_pre_mask[5];
DJ1_saved_status[14] = DFFE(DJ1_saved_status[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--BH1_instruction_3[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_3[5] at LC4_15_Z1
--operation mode is normal

BH1_instruction_3[5]_lut_out = BH1_instruction_2[5];
BH1_instruction_3[5] = DFFE(BH1_instruction_3[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_IPRI_reg_in[5]~2180 at LC9_11_U1
--operation mode is normal

DJ1L49 = JH1_p3_do_iWRCTL & (DJ1L17 & (HJ1_true_regA[14]) # !DJ1L17 & BH1_instruction_3[5]) # !JH1_p3_do_iWRCTL & BH1_instruction_3[5];


--DJ1_saved_status[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[13] at LC5_7_U1
--operation mode is normal

DJ1_saved_status[13]_lut_out = DJ1L18 & (JH1_p3_do_iWRCTL & (HJ1_true_regA[13]) # !JH1_p3_do_iWRCTL & !DJ1_IPRI_out_pre_mask[4]) # !DJ1L18 & !DJ1_IPRI_out_pre_mask[4];
DJ1_saved_status[13] = DFFE(DJ1_saved_status[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--BH1_instruction_3[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_3[4] at LC1_1_Y1
--operation mode is normal

BH1_instruction_3[4]_lut_out = BH1_instruction_2[4];
BH1_instruction_3[4] = DFFE(BH1_instruction_3[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_IPRI_reg_in[4]~2182 at LC3_8_U1
--operation mode is normal

DJ1L48 = JH1_p3_do_iWRCTL & (DJ1L17 & (HJ1_true_regA[13]) # !DJ1L17 & BH1_instruction_3[4]) # !JH1_p3_do_iWRCTL & BH1_instruction_3[4];


--DJ1_saved_status[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[12] at LC1_15_U1
--operation mode is normal

DJ1_saved_status[12]_lut_out = JH1_p3_do_iWRCTL & (DJ1L18 & (HJ1_true_regA[12]) # !DJ1L18 & !DJ1_IPRI_out_pre_mask[3]) # !JH1_p3_do_iWRCTL & !DJ1_IPRI_out_pre_mask[3];
DJ1_saved_status[12] = DFFE(DJ1_saved_status[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--BH1_instruction_3[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_3[3] at LC7_7_T2
--operation mode is normal

BH1_instruction_3[3]_lut_out = BH1_instruction_2[3];
BH1_instruction_3[3] = DFFE(BH1_instruction_3[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_IPRI_reg_in[3]~2184 at LC4_8_U1
--operation mode is normal

DJ1L47 = JH1_p3_do_iWRCTL & (DJ1L17 & (HJ1_true_regA[12]) # !DJ1L17 & BH1_instruction_3[3]) # !JH1_p3_do_iWRCTL & BH1_instruction_3[3];


--DJ1_saved_status[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[11] at LC5_8_U1
--operation mode is normal

DJ1_saved_status[11]_lut_out = JH1_p3_do_iWRCTL & (DJ1L18 & HJ1_true_regA[11] # !DJ1L18 & (!DJ1_IPRI_out_pre_mask[2])) # !JH1_p3_do_iWRCTL & (!DJ1_IPRI_out_pre_mask[2]);
DJ1_saved_status[11] = DFFE(DJ1_saved_status[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--BH1_instruction_3[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_3[2] at LC8_7_T2
--operation mode is normal

BH1_instruction_3[2]_lut_out = BH1_instruction_2[2];
BH1_instruction_3[2] = DFFE(BH1_instruction_3[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_IPRI_reg_in[2]~2186 at LC2_8_U1
--operation mode is normal

DJ1L46 = JH1_p3_do_iWRCTL & (DJ1L17 & HJ1_true_regA[11] # !DJ1L17 & (BH1_instruction_3[2])) # !JH1_p3_do_iWRCTL & (BH1_instruction_3[2]);


--DJ1_saved_status[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[9] at LC3_5_U1
--operation mode is normal

DJ1_saved_status[9]_lut_out = JH1_p3_do_iWRCTL & (DJ1L18 & (HJ1_true_regA[9]) # !DJ1L18 & !DJ1_IPRI_out_pre_mask[0]) # !JH1_p3_do_iWRCTL & (!DJ1_IPRI_out_pre_mask[0]);
DJ1_saved_status[9] = DFFE(DJ1_saved_status[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--BH1_instruction_3[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_3[0] at LC10_12_U1
--operation mode is normal

BH1_instruction_3[0]_lut_out = BH1_instruction_2[0];
BH1_instruction_3[0] = DFFE(BH1_instruction_3[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_IPRI_reg_in[0]~2188 at LC4_5_U1
--operation mode is normal

DJ1L44 = DJ1L17 & (JH1_p3_do_iWRCTL & (HJ1_true_regA[9]) # !JH1_p3_do_iWRCTL & BH1_instruction_3[0]) # !DJ1L17 & BH1_instruction_3[0];


--XH1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1709 at LC5_16_T1
--operation mode is normal

XH1L7 = !RH1_d1_instruction_fifo_out[5] & RH1_d1_instruction_fifo_out[6];


--XH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1710 at LC8_16_T1
--operation mode is normal

XH1L8 = RH1_d1_instruction_fifo_out[9] & !RH1_d1_instruction_fifo_out[7] & RH1_d1_instruction_fifo_out[10] & XH1L7 # !RH1_d1_instruction_fifo_out[9] & (!RH1_d1_instruction_fifo_out[10]);


--XH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1711 at LC9_16_T1
--operation mode is normal

XH1L9 = !XH1L8 # !RH1_d1_instruction_fifo_out[8];

--XH1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1724 at LC9_16_T1
--operation mode is normal

XH1L11 = !XH1L8 # !RH1_d1_instruction_fifo_out[8];


--XH1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1712 at LC3_6_P1
--operation mode is normal

XH1L15 = RH1_d1_instruction_fifo_out[10] & !RH1_d1_instruction_fifo_out[8] & (RH1_d1_instruction_fifo_out[7]);


--XH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1719 at LC10_16_T1
--operation mode is normal

XH1L10 = (RH1_d1_instruction_fifo_out[5] $ (!RH1_d1_instruction_fifo_out[6] & !RH1_d1_instruction_fifo_out[9]) # !XH1L15) & CASCADE(XH1L11);


--XH1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1714 at LC8_2_T1
--operation mode is normal

XH1L16 = RH1_d1_instruction_fifo_out[10] # RH1_d1_instruction_fifo_out[11] & (RH1_d1_instruction_fifo_out[9] # !RH1_d1_instruction_fifo_out[8]);

--XH1L19 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1725 at LC8_2_T1
--operation mode is normal

XH1L19 = RH1_d1_instruction_fifo_out[10] # RH1_d1_instruction_fifo_out[11] & (RH1_d1_instruction_fifo_out[9] # !RH1_d1_instruction_fifo_out[8]);


--XH1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1715 at LC10_2_T1
--operation mode is normal

XH1L17 = !RH1_d1_instruction_fifo_out[6] & (RH1_d1_instruction_fifo_out[5]);


--XH1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1720 at LC9_2_T1
--operation mode is normal

XH1L18 = (!XH1L17 # !RH1_d1_instruction_fifo_out[9] # !RH1_d1_instruction_fifo_out[11] # !XH1L15) & CASCADE(XH1L19);


--NH1_dest_local[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|dest_local[0] at LC2_14_T1
--operation mode is normal

NH1_dest_local[0]_lut_out = JH1_p_do_trap_offset # RH1L21 & !NH1L25 # !JH1L9;
NH1_dest_local[0] = DFFE(NH1_dest_local[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--NH1_dest_local[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|dest_local[3] at LC8_5_T1
--operation mode is normal

NH1_dest_local[3]_lut_out = JH1L81 # RH1L25 & !NH1L24 # !JH1L9;
NH1_dest_local[3] = DFFE(NH1_dest_local[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--NH1_dest_local[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|dest_local[2] at LC8_6_T1
--operation mode is normal

NH1_dest_local[2]_lut_out = JH1L81 # RH1L24 & !NH1L24 # !JH1L9;
NH1_dest_local[2] = DFFE(NH1_dest_local[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--NH1_dest_local[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|dest_local[4] at LC1_5_T1
--operation mode is normal

NH1_dest_local[4]_lut_out = !JH1L81 & !NH1L24 & RH1L27 & JH1L9;
NH1_dest_local[4] = DFFE(NH1_dest_local[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--NH1_dest_local[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|dest_local[1] at LC5_6_T1
--operation mode is normal

NH1_dest_local[1]_lut_out = JH1L81 # !NH1L24 & RH1L23 # !JH1L9;
NH1_dest_local[1] = DFFE(NH1_dest_local[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--JH1L103 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iSKP0x~40 at LC10_4_Z1
--operation mode is normal

JH1L103 = BH1_instruction_2[12] & BH1_instruction_2[14] & !BH1_instruction_2[11] & !BH1_instruction_2[15];


--VB1_ROE is dual_processor:inst|dac_spi:the_dac_spi|ROE at LC8_4_R1
--operation mode is normal

VB1_ROE_lut_out = VB1_ROE & (VB1_RRDY & VB1L240 # !VB1_status_wr_strobe) # !VB1_ROE & VB1_RRDY & (VB1L240);
VB1_ROE = DFFE(VB1_ROE_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_iROE_reg is dual_processor:inst|dac_spi:the_dac_spi|iROE_reg at LC1_10_R2
--operation mode is normal

VB1_iROE_reg_lut_out = XJ1_op_a[3];
VB1_iROE_reg = DFFE(VB1_iROE_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_control_wr_strobe);


--VB1_iE_reg is dual_processor:inst|dac_spi:the_dac_spi|iE_reg at LC4_10_R2
--operation mode is normal

VB1_iE_reg_lut_out = XJ1_op_a[8];
VB1_iE_reg = DFFE(VB1_iE_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_control_wr_strobe);


--VB1L128 is dual_processor:inst|dac_spi:the_dac_spi|irq_reg~200 at LC1_9_R2
--operation mode is normal

VB1L128 = VB1_ROE & (VB1_iE_reg # VB1_iROE_reg);


--VB1_iEOP_reg is dual_processor:inst|dac_spi:the_dac_spi|iEOP_reg at LC6_10_R2
--operation mode is normal

VB1_iEOP_reg_lut_out = XJ1_op_a[9];
VB1_iEOP_reg = DFFE(VB1_iEOP_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_control_wr_strobe);


--VB1_iRRDY_reg is dual_processor:inst|dac_spi:the_dac_spi|iRRDY_reg at LC8_10_R2
--operation mode is normal

VB1_iRRDY_reg_lut_out = XJ1_op_a[7];
VB1_iRRDY_reg = DFFE(VB1_iRRDY_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_control_wr_strobe);


--VB1_RRDY is dual_processor:inst|dac_spi:the_dac_spi|RRDY at LC7_4_R1
--operation mode is normal

VB1_RRDY_lut_out = VB1L240 # !VB1_status_wr_strobe & VB1_RRDY & !VB1_data_rd_strobe;
VB1_RRDY = DFFE(VB1_RRDY_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_EOP is dual_processor:inst|dac_spi:the_dac_spi|EOP at LC8_11_R1
--operation mode is normal

VB1_EOP_lut_out = !VB1_status_wr_strobe & (VB1_EOP # VB1L13 # VB1L12);
VB1_EOP = DFFE(VB1_EOP_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1L129 is dual_processor:inst|dac_spi:the_dac_spi|irq_reg~201 at LC3_9_R2
--operation mode is normal

VB1L129 = VB1_EOP & (VB1_iEOP_reg # VB1_iRRDY_reg & VB1_RRDY) # !VB1_EOP & VB1_iRRDY_reg & VB1_RRDY;


--VB1_TOE is dual_processor:inst|dac_spi:the_dac_spi|TOE at LC6_4_R1
--operation mode is normal

VB1_TOE_lut_out = !VB1_status_wr_strobe & (VB1_TOE # VB1_data_wr_strobe & !VB1L46);
VB1_TOE = DFFE(VB1_TOE_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_iTOE_reg is dual_processor:inst|dac_spi:the_dac_spi|iTOE_reg at LC10_10_R2
--operation mode is normal

VB1_iTOE_reg_lut_out = XJ1_op_a[4];
VB1_iTOE_reg = DFFE(VB1_iTOE_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_control_wr_strobe);


--VB1L130 is dual_processor:inst|dac_spi:the_dac_spi|irq_reg~202 at LC3_10_R2
--operation mode is normal

VB1L130 = VB1L129 # VB1_TOE & (VB1_iE_reg # VB1_iTOE_reg);


--VB1L46 is dual_processor:inst|dac_spi:the_dac_spi|TRDY~0 at LC9_5_R1
--operation mode is normal

VB1L46 = !VB1_transmitting # !VB1_tx_holding_primed;


--VB1_iTRDY_reg is dual_processor:inst|dac_spi:the_dac_spi|iTRDY_reg at LC9_11_R2
--operation mode is normal

VB1_iTRDY_reg_lut_out = XJ1_op_a[6];
VB1_iTRDY_reg = DFFE(VB1_iTRDY_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_control_wr_strobe);


--LK1_tx_overrun is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|tx_overrun at LC2_16_C2
--operation mode is normal

LK1_tx_overrun_lut_out = !JK1L52 & (LK1_tx_overrun # LK1_tx_ready & LK1L35);
LK1_tx_overrun = DFFE(LK1_tx_overrun_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--JK1_control_reg[4] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[4] at LC3_10_C2
--operation mode is normal

JK1_control_reg[4]_lut_out = XJ1_op_a[4];
JK1_control_reg[4] = DFFE(JK1_control_reg[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L12);


--JK1_control_reg[5] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[5] at LC10_10_C2
--operation mode is normal

JK1_control_reg[5]_lut_out = XJ1_op_a[5];
JK1_control_reg[5] = DFFE(JK1_control_reg[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L12);


--LK1_tx_shift_empty is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|tx_shift_empty at LC1_14_C2
--operation mode is normal

LK1_tx_shift_empty_lut_out = LK1_tx_ready # LK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] # !LK1L30;
LK1_tx_shift_empty = DFFE(LK1_tx_shift_empty_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--JK1L14 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|qualified_irq~115 at LC1_10_C2
--operation mode is normal

JK1L14 = LK1_tx_shift_empty & LK1_tx_overrun & (JK1_control_reg[4]) # !LK1_tx_shift_empty & (JK1_control_reg[5] # LK1_tx_overrun & JK1_control_reg[4]);


--KK1_framing_error is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|framing_error at LC2_12_C2
--operation mode is normal

KK1_framing_error_lut_out = KK1L41 & (!UD1L3 # !GH1_dc_write # !VD1L6);
KK1_framing_error = DFFE(KK1_framing_error_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--JK1_control_reg[1] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[1] at LC1_13_C2
--operation mode is normal

JK1_control_reg[1]_lut_out = XJ1_op_a[1];
JK1_control_reg[1] = DFFE(JK1_control_reg[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L12);


--JK1_control_reg[6] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[6] at LC6_13_C2
--operation mode is normal

JK1_control_reg[6]_lut_out = XJ1_op_a[6];
JK1_control_reg[6] = DFFE(JK1_control_reg[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L12);


--JK1L15 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|qualified_irq~116 at LC2_13_C2
--operation mode is normal

JK1L15 = KK1_framing_error & (JK1_control_reg[1] # !LK1_tx_ready & JK1_control_reg[6]) # !KK1_framing_error & !LK1_tx_ready & JK1_control_reg[6];


--JK1_control_reg[8] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[8] at LC8_13_C2
--operation mode is normal

JK1_control_reg[8]_lut_out = XJ1_op_a[8];
JK1_control_reg[8] = DFFE(JK1_control_reg[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L12);


--KK1_break_detect is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|break_detect at LC5_12_C2
--operation mode is normal

KK1_break_detect_lut_out = !JK1L52 & (KK1_break_detect # KK1_got_new_char & !KK1L45);
KK1_break_detect = DFFE(KK1_break_detect_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1_rx_overrun is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_overrun at LC10_11_C2
--operation mode is normal

KK1_rx_overrun_lut_out = !JK1L52 & (KK1_rx_overrun # KK1_rx_char_ready & KK1_got_new_char);
KK1_rx_overrun = DFFE(KK1_rx_overrun_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--JK1L51 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|status_reg[8]~18 at LC6_10_C2
--operation mode is normal

JK1L51 = KK1_break_detect # KK1_rx_overrun # KK1_framing_error # LK1_tx_overrun;


--JK1L16 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|qualified_irq~117 at LC9_9_C2
--operation mode is normal

JK1L16 = JK1L15 # JK1L14 # JK1L51 & JK1_control_reg[8];


--JK1_control_reg[3] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[3] at LC6_15_C2
--operation mode is normal

JK1_control_reg[3]_lut_out = XJ1_op_a[3];
JK1_control_reg[3] = DFFE(JK1_control_reg[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L12);


--JK1_control_reg[2] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[2] at LC5_13_C2
--operation mode is normal

JK1_control_reg[2]_lut_out = XJ1_op_a[2];
JK1_control_reg[2] = DFFE(JK1_control_reg[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L12);


--JK1L17 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|qualified_irq~118 at LC6_11_C2
--operation mode is normal

JK1L17 = JK1_control_reg[3] & (KK1_rx_overrun # JK1_control_reg[2] & KK1_break_detect) # !JK1_control_reg[3] & JK1_control_reg[2] & (KK1_break_detect);


--JK1_control_reg[7] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[7] at LC4_13_C2
--operation mode is normal

JK1_control_reg[7]_lut_out = XJ1_op_a[7];
JK1_control_reg[7] = DFFE(JK1_control_reg[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L12);


--KK1_rx_char_ready is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_char_ready at LC8_11_C2
--operation mode is normal

KK1_rx_char_ready_lut_out = KK1L47 & (KK1_rx_char_ready # KK1_delayed_unxrx_in_processxx3 & !KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]);
KK1_rx_char_ready = DFFE(KK1_rx_char_ready_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--GK1_tx_overrun is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_overrun at LC5_15_S2
--operation mode is normal

GK1_tx_overrun_lut_out = !EK1L52 & (GK1_tx_overrun # GK1_tx_ready & GK1L31);
GK1_tx_overrun = DFFE(GK1_tx_overrun_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EK1_control_reg[4] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[4] at LC2_10_S2
--operation mode is normal

EK1_control_reg[4]_lut_out = XJ1_op_a[4];
EK1_control_reg[4] = DFFE(EK1_control_reg[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L12);


--EK1_control_reg[5] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[5] at LC6_10_S2
--operation mode is normal

EK1_control_reg[5]_lut_out = XJ1_op_a[5];
EK1_control_reg[5] = DFFE(EK1_control_reg[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L12);


--GK1_tx_shift_empty is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_shift_empty at LC2_2_S2
--operation mode is normal

GK1_tx_shift_empty_lut_out = GK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] # GK1_tx_ready # !GK1L27;
GK1_tx_shift_empty = DFFE(GK1_tx_shift_empty_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EK1L14 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq~115 at LC9_6_S2
--operation mode is normal

EK1L14 = EK1_control_reg[5] & (EK1_control_reg[4] & GK1_tx_overrun # !GK1_tx_shift_empty) # !EK1_control_reg[5] & EK1_control_reg[4] & GK1_tx_overrun;


--FK1_framing_error is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|framing_error at LC6_15_S2
--operation mode is normal

FK1_framing_error_lut_out = FK1L38 & (!SD1L1 # !GH1_dc_write # !VD1L6);
FK1_framing_error = DFFE(FK1_framing_error_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EK1_control_reg[1] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[1] at LC1_12_S2
--operation mode is normal

EK1_control_reg[1]_lut_out = XJ1_op_a[1];
EK1_control_reg[1] = DFFE(EK1_control_reg[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L12);


--EK1_control_reg[6] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[6] at LC9_12_S2
--operation mode is normal

EK1_control_reg[6]_lut_out = XJ1_op_a[6];
EK1_control_reg[6] = DFFE(EK1_control_reg[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L12);


--EK1L15 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq~116 at LC9_11_S2
--operation mode is normal

EK1L15 = GK1_tx_ready & (FK1_framing_error & EK1_control_reg[1]) # !GK1_tx_ready & (EK1_control_reg[6] # FK1_framing_error & EK1_control_reg[1]);


--EK1_control_reg[8] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[8] at LC1_10_S2
--operation mode is normal

EK1_control_reg[8]_lut_out = XJ1_op_a[8];
EK1_control_reg[8] = DFFE(EK1_control_reg[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L12);


--FK1_break_detect is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|break_detect at LC2_16_S2
--operation mode is normal

FK1_break_detect_lut_out = !EK1L52 & (FK1_break_detect # !FK1L42 & FK1_got_new_char);
FK1_break_detect = DFFE(FK1_break_detect_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1_rx_overrun is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_overrun at LC4_15_S2
--operation mode is normal

FK1_rx_overrun_lut_out = !EK1L52 & (FK1_rx_overrun # FK1_rx_char_ready & FK1_got_new_char);
FK1_rx_overrun = DFFE(FK1_rx_overrun_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EK1L51 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|status_reg[8]~18 at LC9_10_S2
--operation mode is normal

EK1L51 = FK1_rx_overrun # GK1_tx_overrun # FK1_break_detect # FK1_framing_error;


--EK1L16 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq~117 at LC7_9_S2
--operation mode is normal

EK1L16 = EK1L15 # EK1L14 # EK1L51 & EK1_control_reg[8];


--EK1_control_reg[3] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[3] at LC5_10_S2
--operation mode is normal

EK1_control_reg[3]_lut_out = XJ1_op_a[3];
EK1_control_reg[3] = DFFE(EK1_control_reg[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L12);


--EK1_control_reg[2] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[2] at LC8_10_S2
--operation mode is normal

EK1_control_reg[2]_lut_out = XJ1_op_a[2];
EK1_control_reg[2] = DFFE(EK1_control_reg[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L12);


--EK1L17 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq~118 at LC6_9_S2
--operation mode is normal

EK1L17 = EK1_control_reg[3] & (FK1_rx_overrun # EK1_control_reg[2] & FK1_break_detect) # !EK1_control_reg[3] & (EK1_control_reg[2] & FK1_break_detect);


--EK1_control_reg[7] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[7] at LC7_10_S2
--operation mode is normal

EK1_control_reg[7]_lut_out = XJ1_op_a[7];
EK1_control_reg[7] = DFFE(EK1_control_reg[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L12);


--FK1_rx_char_ready is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_char_ready at LC7_11_S2
--operation mode is normal

FK1_rx_char_ready_lut_out = FK1L44 & (FK1_rx_char_ready # !FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & FK1_delayed_unxrx_in_processxx3);
FK1_rx_char_ready = DFFE(FK1_rx_char_ready_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TC1L11 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~384 at LC5_7_V2
--operation mode is normal

TC1L11 = TC1L16 & TC1L19 & TC1L17 & TC1L18;


--TC1_delayed_unxcounter_is_zeroxx0 is dual_processor:inst|o_scope_timer:the_o_scope_timer|delayed_unxcounter_is_zeroxx0 at LC9_7_V2
--operation mode is normal

TC1_delayed_unxcounter_is_zeroxx0_lut_out = TC1L16 & TC1L19 & TC1L17 & TC1L18;
TC1_delayed_unxcounter_is_zeroxx0 = DFFE(TC1_delayed_unxcounter_is_zeroxx0_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TC1L153 is dual_processor:inst|o_scope_timer:the_o_scope_timer|timeout_occurred~44 at LC7_7_V2
--operation mode is normal

TC1L153 = TC1_timeout_occurred # !TC1_delayed_unxcounter_is_zeroxx0 & TC1L11;


--TC1L126 is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_wr_strobe~27 at LC9_12_G1
--operation mode is normal

TC1L126 = AD1L1 & KD1L2 & !TJ1_dc_address[7] & QD1L1;


--TC1_control_wr_strobe is dual_processor:inst|o_scope_timer:the_o_scope_timer|control_wr_strobe at LC3_15_V2
--operation mode is normal

TC1_control_wr_strobe = TJ1_dc_address[2] & !TJ1_dc_address[4] & !TJ1_dc_address[3] & TC1L126;


--MD1L11 is dual_processor:inst|timer1:the_timer1|counter_is_zero~384 at LC5_4_W2
--operation mode is normal

MD1L11 = MD1L16 & MD1L19 & MD1L17 & MD1L18;


--MD1_delayed_unxcounter_is_zeroxx0 is dual_processor:inst|timer1:the_timer1|delayed_unxcounter_is_zeroxx0 at LC2_4_W2
--operation mode is normal

MD1_delayed_unxcounter_is_zeroxx0_lut_out = MD1L16 & MD1L19 & MD1L17 & MD1L18;
MD1_delayed_unxcounter_is_zeroxx0 = DFFE(MD1_delayed_unxcounter_is_zeroxx0_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--MD1L229 is dual_processor:inst|timer1:the_timer1|timeout_occurred~37 at LC3_14_N2
--operation mode is normal

MD1L229 = MD1_timeout_occurred # !MD1_delayed_unxcounter_is_zeroxx0 & MD1L11;


--MD1L159 is dual_processor:inst|timer1:the_timer1|period_l_wr_strobe~27 at LC9_16_G1
--operation mode is normal

MD1L159 = GH1_dc_write & !BC1_enet_nios_data_master_waitrequest & ND1L1 & WD1L3;


--MD1_control_wr_strobe is dual_processor:inst|timer1:the_timer1|control_wr_strobe at LC10_6_S2
--operation mode is normal

MD1_control_wr_strobe = TJ1_dc_address[2] & !TJ1_dc_address[4] & !TJ1_dc_address[3] & MD1L159;


--EC1L1 is dual_processor:inst|ls_int_input:the_ls_int_input|always1~21 at LC8_13_G1
--operation mode is normal

EC1L1 = TJ1_dc_address[3] & !BC1_enet_nios_data_master_waitrequest & !TJ1_dc_address[2] & GH1_dc_write;


--MB1_d1_data_in is dual_processor:inst|bounceback_int:the_bounceback_int|d1_data_in at LC6_13_G1
--operation mode is normal

MB1_d1_data_in_lut_out = E1L1780Q;
MB1_d1_data_in = DFFE(MB1_d1_data_in_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--MB1_d2_data_in is dual_processor:inst|bounceback_int:the_bounceback_int|d2_data_in at LC5_10_G1
--operation mode is normal

MB1_d2_data_in_lut_out = MB1_d1_data_in;
MB1_d2_data_in = DFFE(MB1_d2_data_in_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--MB1L4 is dual_processor:inst|bounceback_int:the_bounceback_int|edge_capture~27 at LC9_11_G1
--operation mode is normal

MB1L4 = MB1_edge_capture # !MB1_d2_data_in & MB1_d1_data_in;


--EC1L24 is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture_wr_strobe~11 at LC7_11_I1
--operation mode is normal

EC1L24 = GH1_dc_write & TJ1_dc_address[2] & !BC1_enet_nios_data_master_waitrequest & TJ1_dc_address[3];


--TB1_d1_data_in[7] is dual_processor:inst|control_int:the_control_int|d1_data_in[7] at LC9_5_M1
--operation mode is normal

TB1_d1_data_in[7]_lut_out = E1L1851Q;
TB1_d1_data_in[7] = DFFE(TB1_d1_data_in[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_d2_data_in[7] is dual_processor:inst|control_int:the_control_int|d2_data_in[7] at LC2_4_M1
--operation mode is normal

TB1_d2_data_in[7]_lut_out = TB1_d1_data_in[7];
TB1_d2_data_in[7] = DFFE(TB1_d2_data_in[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1L33 is dual_processor:inst|control_int:the_control_int|edge_capture~244 at LC1_4_M1
--operation mode is normal

TB1L33 = TB1_d1_data_in[7] & (!TB1_d2_data_in[7]);


--VC1L5 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~379 at LC10_4_R2
--operation mode is normal

VC1L5 = VC1L11 & VC1L10 & VC1L12 & VC1L13;


--VC1_delayed_unxcounter_is_zeroxx0 is dual_processor:inst|one_ms_timer:the_one_ms_timer|delayed_unxcounter_is_zeroxx0 at LC5_4_R2
--operation mode is normal

VC1_delayed_unxcounter_is_zeroxx0_lut_out = VC1L11 & VC1L10 & VC1L12 & VC1L13;
VC1_delayed_unxcounter_is_zeroxx0 = DFFE(VC1_delayed_unxcounter_is_zeroxx0_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VC1L143 is dual_processor:inst|one_ms_timer:the_one_ms_timer|timeout_occurred~37 at LC9_4_R2
--operation mode is normal

VC1L143 = VC1_timeout_occurred # !VC1_delayed_unxcounter_is_zeroxx0 & VC1L5;


--VC1L120 is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_wr_strobe~30 at LC4_7_R1
--operation mode is normal

VC1L120 = GH1_dc_write & !BC1_enet_nios_data_master_waitrequest & WC1L2;


--PD1L11 is dual_processor:inst|timer2:the_timer2|counter_is_zero~384 at LC1_14_N2
--operation mode is normal

PD1L11 = PD1L17 & PD1L19 & PD1L16 & PD1L18;


--PD1_delayed_unxcounter_is_zeroxx0 is dual_processor:inst|timer2:the_timer2|delayed_unxcounter_is_zeroxx0 at LC9_14_N2
--operation mode is normal

PD1_delayed_unxcounter_is_zeroxx0_lut_out = PD1L17 & PD1L18 & PD1L16 & PD1L19;
PD1_delayed_unxcounter_is_zeroxx0 = DFFE(PD1_delayed_unxcounter_is_zeroxx0_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PD1L230 is dual_processor:inst|timer2:the_timer2|timeout_occurred~37 at LC8_14_N2
--operation mode is normal

PD1L230 = PD1_timeout_occurred # !PD1_delayed_unxcounter_is_zeroxx0 & PD1L11;


--PD1L160 is dual_processor:inst|timer2:the_timer2|period_l_wr_strobe~27 at LC4_12_G1
--operation mode is normal

PD1L160 = !BC1_enet_nios_data_master_waitrequest & GH1_dc_write & QD1L3 & QD1L2;


--PD1_control_wr_strobe is dual_processor:inst|timer2:the_timer2|control_wr_strobe at LC3_15_N2
--operation mode is normal

PD1_control_wr_strobe = !TJ1_dc_address[4] & !TJ1_dc_address[3] & TJ1_dc_address[2] & PD1L160;


--N1_internal_counter[0] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[0] at LC4_4_F1
--operation mode is counter

N1_internal_counter[0]_lut_out = !N1_internal_counter[0];
N1_internal_counter[0]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[0]_lut_out);
N1_internal_counter[0] = DFFE(N1_internal_counter[0]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L20 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[0]~1289 at LC4_4_F1
--operation mode is counter

N1L20 = CARRY(!N1_internal_counter[0]);


--N1_internal_counter[1] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[1] at LC5_4_F1
--operation mode is counter

N1_internal_counter[1]_lut_out = N1_internal_counter[1] $ !N1L20;
N1_internal_counter[1]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[1]_lut_out);
N1_internal_counter[1] = DFFE(N1_internal_counter[1]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L22 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[1]~1292 at LC5_4_F1
--operation mode is counter

N1L22 = CARRY(N1_internal_counter[1] & !N1L20);


--N1_internal_counter[2] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[2] at LC6_4_F1
--operation mode is counter

N1_internal_counter[2]_lut_out = N1_internal_counter[2] $ (N1L22);
N1_internal_counter[2]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[2]_lut_out);
N1_internal_counter[2] = DFFE(N1_internal_counter[2]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L24 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[2]~1295 at LC6_4_F1
--operation mode is counter

N1L24 = CARRY(!N1L22 # !N1_internal_counter[2]);


--N1_internal_counter[3] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[3] at LC7_4_F1
--operation mode is counter

N1_internal_counter[3]_lut_out = N1_internal_counter[3] $ (!N1L24);
N1_internal_counter[3]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[3]_lut_out);
N1_internal_counter[3] = DFFE(N1_internal_counter[3]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L26 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[3]~1298 at LC7_4_F1
--operation mode is counter

N1L26 = CARRY(!N1_internal_counter[3] & (!N1L24));


--N1L7 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~271 at LC7_3_F1
--operation mode is normal

N1L7 = N1_internal_counter[1] & !N1_internal_counter[3] & N1_internal_counter[2] & N1_internal_counter[0];


--N1_internal_counter[5] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[5] at LC9_4_F1
--operation mode is counter

N1_internal_counter[5]_lut_out = N1_internal_counter[5] $ !N1L28;
N1_internal_counter[5]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[5]_lut_out);
N1_internal_counter[5] = DFFE(N1_internal_counter[5]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L30 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[5]~1301 at LC9_4_F1
--operation mode is counter

N1L30 = CARRY(N1_internal_counter[5] & !N1L28);


--N1_internal_counter[7] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[7] at LC1_6_F1
--operation mode is counter

N1_internal_counter[7]_lut_out = N1_internal_counter[7] $ (!N1L32);
N1_internal_counter[7]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[7]_lut_out);
N1_internal_counter[7] = DFFE(N1_internal_counter[7]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L34 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[7]~1304 at LC1_6_F1
--operation mode is counter

N1L34 = CARRY(N1_internal_counter[7] & (!N1L32));


--N1_internal_counter[4] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[4] at LC8_4_F1
--operation mode is counter

N1_internal_counter[4]_lut_out = N1_internal_counter[4] $ N1L26;
N1_internal_counter[4]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[4]_lut_out);
N1_internal_counter[4] = DFFE(N1_internal_counter[4]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L28 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[4]~1307 at LC8_4_F1
--operation mode is counter

N1L28 = CARRY(N1_internal_counter[4] # !N1L26);


--N1_internal_counter[6] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[6] at LC10_4_F1
--operation mode is counter

N1_internal_counter[6]_lut_out = N1_internal_counter[6] $ (N1L30);
N1_internal_counter[6]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[6]_lut_out);
N1_internal_counter[6] = DFFE(N1_internal_counter[6]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L32 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[6]~1310 at LC10_4_F1
--operation mode is counter

N1L32 = CARRY(N1_internal_counter[6] # !N1L30);


--N1L8 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~272 at LC9_5_F1
--operation mode is normal

N1L8 = N1_internal_counter[5] & !N1_internal_counter[6] & !N1_internal_counter[4] & N1_internal_counter[7];


--N1L9 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~275 at LC1_7_F1
--operation mode is normal

N1L9 = N1L8 & N1L13 & N1L7 & N1L12;


--N1_delayed_unxcounter_is_zeroxx0 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|delayed_unxcounter_is_zeroxx0 at LC10_7_F1
--operation mode is normal

N1_delayed_unxcounter_is_zeroxx0_lut_out = N1L8 & N1L12 & N1L7 & N1L13;
N1_delayed_unxcounter_is_zeroxx0 = DFFE(N1_delayed_unxcounter_is_zeroxx0_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--N1L69 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|status_wr_strobe~11 at LC3_3_F1
--operation mode is normal

N1L69 = VD1L2 & !BC1_enet_nios_data_master_waitrequest & GH1_dc_write & P1L1;


--TB1L1 is dual_processor:inst|control_int:the_control_int|always1~20 at LC9_16_M1
--operation mode is normal

TB1L1 = UB1L2 & EC1L1;


--TB1_d1_data_in[1] is dual_processor:inst|control_int:the_control_int|d1_data_in[1] at LC3_11_M1
--operation mode is normal

TB1_d1_data_in[1]_lut_out = RB1_data_out[1];
TB1_d1_data_in[1] = DFFE(TB1_d1_data_in[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_d2_data_in[1] is dual_processor:inst|control_int:the_control_int|d2_data_in[1] at LC6_11_M1
--operation mode is normal

TB1_d2_data_in[1]_lut_out = TB1_d1_data_in[1];
TB1_d2_data_in[1] = DFFE(TB1_d2_data_in[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1L32 is dual_processor:inst|control_int:the_control_int|edge_capture_wr_strobe~10 at LC10_3_M1
--operation mode is normal

TB1L32 = EC1L24 & UB1L2;


--KH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~81 at LC5_15_U1
--operation mode is arithmetic

KH1L4 = KH1_d1_irqnumber[3] & !DJ1_IPRI_out_pre_mask[3] & KH1L7 # !KH1_d1_irqnumber[3] & (KH1L7 # !DJ1_IPRI_out_pre_mask[3]);

--KH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~83 at LC5_15_U1
--operation mode is arithmetic

KH1L5 = CARRY(KH1_d1_irqnumber[3] & (DJ1_IPRI_out_pre_mask[3] # !KH1L7) # !KH1_d1_irqnumber[3] & DJ1_IPRI_out_pre_mask[3] & !KH1L7);


--DJ1L103 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|qualified_overflow_trap~49 at LC1_8_U1
--operation mode is normal

DJ1L103 = !BH1_instruction_3[4] & !BH1_instruction_3[2] & !BH1_instruction_3[3];


--DJ1L104 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|qualified_overflow_trap~50 at LC9_3_U1
--operation mode is normal

DJ1L104 = !BH1_instruction_3[5] & JH1_p3_op_is_TRAP_0 & QJ1L41 & DJ1L103;


--DJ1L136 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_underflow~62 at LC2_2_U1
--operation mode is normal

DJ1L136 = DJ1_IE_out_pre_mask & (BH1_instruction_3[1] # !DJ1L104 # !BH1_instruction_3[0]);

--DJ1L138 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_underflow~67 at LC2_2_U1
--operation mode is normal

DJ1L138 = DJ1_IE_out_pre_mask & (BH1_instruction_3[1] # !DJ1L104 # !BH1_instruction_3[0]);


--DJ1L137 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_underflow~65 at LC3_2_U1
--operation mode is normal

DJ1L137 = (DJ1_trap_request_underflow # JH1_p1_do_iSAVE & DJ1_trap_if_save & HH1L24) & CASCADE(DJ1L138);


--DJ1L132 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_overflow~64 at LC2_3_U1
--operation mode is normal

DJ1L132 = DJ1_IE_out_pre_mask & (BH1_instruction_3[0] # !DJ1L104 # !BH1_instruction_3[1]);

--DJ1L134 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_overflow~69 at LC2_3_U1
--operation mode is normal

DJ1L134 = DJ1_IE_out_pre_mask & (BH1_instruction_3[0] # !DJ1L104 # !BH1_instruction_3[1]);


--DJ1L133 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_overflow~67 at LC3_3_U1
--operation mode is normal

DJ1L133 = (DJ1_trap_request_overflow # DJ1_trap_if_restore & HH1L24 & JH1_p1_do_iRESTORE) & CASCADE(DJ1L134);


--VB1_shift_reg[10] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[10] at LC9_10_Z2
--operation mode is normal

VB1_shift_reg[10]_lut_out = VB1L175 & VB1_shift_reg[9] # !VB1L175 & (VB1L180);
VB1_shift_reg[10] = DFFE(VB1_shift_reg[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_tx_holding_reg[11] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[11] at LC8_10_Z2
--operation mode is normal

VB1_tx_holding_reg[11]_lut_out = XJ1_op_a[11];
VB1_tx_holding_reg[11] = DFFE(VB1_tx_holding_reg[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1L179 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3993 at LC6_10_Z2
--operation mode is normal

VB1L179 = VB1_transmitting & (VB1_shift_reg[11]) # !VB1_transmitting & (VB1_tx_holding_primed & VB1_tx_holding_reg[11] # !VB1_tx_holding_primed & (VB1_shift_reg[11]));


--AL1L39 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC1_8_F2
--operation mode is arithmetic

AL1L39 = GND;

--AL1_cout is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC1_8_F2
--operation mode is arithmetic

AL1_cout = CARRY(DL23_aeb_out # !AL1L21);


--AL2_sload_path[5] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_5_D2
--operation mode is counter

AL2_sload_path[5]_lut_out = AL2_sload_path[5] $ AL2L11;
AL2_sload_path[5]_reg_input = !AL2_pre_sclr & AL2_sload_path[5]_lut_out;
AL2_sload_path[5] = DFFE(AL2_sload_path[5]_reg_input, GLOBAL(clk), , , F1_inst8);

--AL2L13 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_5_D2
--operation mode is counter

AL2L13 = CARRY(!AL2L11 # !AL2_sload_path[5]);


--AL2_sload_path[4] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_5_D2
--operation mode is counter

AL2_sload_path[4]_lut_out = AL2_sload_path[4] $ (!AL2L9);
AL2_sload_path[4]_reg_input = !AL2_pre_sclr & AL2_sload_path[4]_lut_out;
AL2_sload_path[4] = DFFE(AL2_sload_path[4]_reg_input, GLOBAL(clk), , , F1_inst8);

--AL2L11 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_5_D2
--operation mode is counter

AL2L11 = CARRY(AL2_sload_path[4] & (!AL2L9));


--AL2_sload_path[3] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_5_D2
--operation mode is counter

AL2_sload_path[3]_lut_out = AL2_sload_path[3] $ AL2L7;
AL2_sload_path[3]_reg_input = !AL2_pre_sclr & AL2_sload_path[3]_lut_out;
AL2_sload_path[3] = DFFE(AL2_sload_path[3]_reg_input, GLOBAL(clk), , , F1_inst8);

--AL2L9 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_D2
--operation mode is counter

AL2L9 = CARRY(!AL2L7 # !AL2_sload_path[3]);


--AL2_sload_path[1] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_5_D2
--operation mode is counter

AL2_sload_path[1]_lut_out = AL2_sload_path[1] $ (AL2L3);
AL2_sload_path[1]_reg_input = !AL2_pre_sclr & AL2_sload_path[1]_lut_out;
AL2_sload_path[1] = DFFE(AL2_sload_path[1]_reg_input, GLOBAL(clk), , , F1_inst8);

--AL2L5 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_D2
--operation mode is counter

AL2L5 = CARRY(!AL2L3 # !AL2_sload_path[1]);


--AL2_sload_path[2] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_5_D2
--operation mode is counter

AL2_sload_path[2]_lut_out = AL2_sload_path[2] $ (!AL2L5);
AL2_sload_path[2]_reg_input = !AL2_pre_sclr & AL2_sload_path[2]_lut_out;
AL2_sload_path[2] = DFFE(AL2_sload_path[2]_reg_input, GLOBAL(clk), , , F1_inst8);

--AL2L7 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_D2
--operation mode is counter

AL2L7 = CARRY(AL2_sload_path[2] & (!AL2L5));


--AL2_sload_path[0] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_5_D2
--operation mode is qfbk_counter

AL2_sload_path[0]_lut_out = !AL2_sload_path[0];
AL2_sload_path[0]_reg_input = !AL2_pre_sclr & AL2_sload_path[0]_lut_out;
AL2_sload_path[0] = DFFE(AL2_sload_path[0]_reg_input, GLOBAL(clk), , , F1_inst8);

--AL2L3 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_D2
--operation mode is qfbk_counter

AL2L3 = CARRY(AL2_sload_path[0]);


--AL3_sload_path[5] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_9_T2
--operation mode is counter

AL3_sload_path[5]_lut_out = AL3_sload_path[5] $ (AL3L11);
AL3_sload_path[5]_reg_input = !AL3_pre_sclr & AL3_sload_path[5]_lut_out;
AL3_sload_path[5] = DFFE(AL3_sload_path[5]_reg_input, GLOBAL(clk), , , F1_inst12);

--AL3L13 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_9_T2
--operation mode is counter

AL3L13 = CARRY(!AL3L11 # !AL3_sload_path[5]);


--AL3_sload_path[4] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_9_T2
--operation mode is counter

AL3_sload_path[4]_lut_out = AL3_sload_path[4] $ !AL3L9;
AL3_sload_path[4]_reg_input = !AL3_pre_sclr & AL3_sload_path[4]_lut_out;
AL3_sload_path[4] = DFFE(AL3_sload_path[4]_reg_input, GLOBAL(clk), , , F1_inst12);

--AL3L11 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_T2
--operation mode is counter

AL3L11 = CARRY(AL3_sload_path[4] & !AL3L9);


--AL3_sload_path[3] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_T2
--operation mode is counter

AL3_sload_path[3]_lut_out = AL3_sload_path[3] $ AL3L7;
AL3_sload_path[3]_reg_input = !AL3_pre_sclr & AL3_sload_path[3]_lut_out;
AL3_sload_path[3] = DFFE(AL3_sload_path[3]_reg_input, GLOBAL(clk), , , F1_inst12);

--AL3L9 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_T2
--operation mode is counter

AL3L9 = CARRY(!AL3L7 # !AL3_sload_path[3]);


--AL3_sload_path[1] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_T2
--operation mode is counter

AL3_sload_path[1]_lut_out = AL3_sload_path[1] $ (AL3L3);
AL3_sload_path[1]_reg_input = !AL3_pre_sclr & AL3_sload_path[1]_lut_out;
AL3_sload_path[1] = DFFE(AL3_sload_path[1]_reg_input, GLOBAL(clk), , , F1_inst12);

--AL3L5 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_T2
--operation mode is counter

AL3L5 = CARRY(!AL3L3 # !AL3_sload_path[1]);


--AL3_sload_path[2] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_T2
--operation mode is counter

AL3_sload_path[2]_lut_out = AL3_sload_path[2] $ !AL3L5;
AL3_sload_path[2]_reg_input = !AL3_pre_sclr & AL3_sload_path[2]_lut_out;
AL3_sload_path[2] = DFFE(AL3_sload_path[2]_reg_input, GLOBAL(clk), , , F1_inst12);

--AL3L7 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_T2
--operation mode is counter

AL3L7 = CARRY(AL3_sload_path[2] & !AL3L5);


--AL3_sload_path[0] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_T2
--operation mode is qfbk_counter

AL3_sload_path[0]_lut_out = !AL3_sload_path[0];
AL3_sload_path[0]_reg_input = !AL3_pre_sclr & AL3_sload_path[0]_lut_out;
AL3_sload_path[0] = DFFE(AL3_sload_path[0]_reg_input, GLOBAL(clk), , , F1_inst12);

--AL3L3 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_T2
--operation mode is qfbk_counter

AL3L3 = CARRY(AL3_sload_path[0]);


--NJ57L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F56|the_apex20k_lcell~COMBOUT at LC8_7_O1
--operation mode is normal

NJ57L3 = (CJ1_rota3[2] & (HJ1_true_regA[20] & !CJ1L29) # !CJ1_rota3[2] & (HJ1_true_regA[28] # !CJ1L29)) & CASCADE(NJ58_cascout);

--NJ57_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F56|cascout at LC8_7_O1
--operation mode is normal

NJ57_cascout = (CJ1_rota3[2] & (HJ1_true_regA[20] & !CJ1L29) # !CJ1_rota3[2] & (HJ1_true_regA[28] # !CJ1L29)) & CASCADE(NJ58_cascout);


--AK25_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC24|regout at LC7_3_O1
--operation mode is normal

AK25_regout_lut_out = (YJ1L2 & (FH1_const[12] & !YJ1_sel_override_hi) # !YJ1L2 & (EJ1L7 # !YJ1_sel_override_hi)) & CASCADE(ZJ25_cascout);
AK25_regout = DFFE(AK25_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7174 at LC10_7_O1
--operation mode is normal

JJ1L58 = WJ1_do_fwd_b_alu & (KJ29_regout $ PJ29_regout) # !WJ1_do_fwd_b_alu & AK25_regout;


--JJ1_true_regB[28] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[28] at LC9_16_O1
--operation mode is normal

JJ1_true_regB[28] = MH1_byte_complement[3] $ (JJ1L58 & !MH1_byte_zero[3]);


--TC1_readdata[4] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[4] at LC6_11_V2
--operation mode is normal

TC1_readdata[4]_lut_out = VD1L1 & (TC1_period_h_register[4] # !TC1_period_l_register[4] & VD1L6) # !VD1L1 & !TC1_period_l_register[4] & (VD1L6);
TC1_readdata[4] = DFFE(TC1_readdata[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ZC1_readdata[4] is dual_processor:inst|opto_data:the_opto_data|readdata[4] at LC2_12_R1
--operation mode is normal

ZC1_readdata[4]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & ZC1_data_dir[4] # !TJ1_dc_address[2] & (opto_data[4]));
ZC1_readdata[4] = DFFE(ZC1_readdata[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L127 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~14947 at LC8_12_R1
--operation mode is normal

BC1L127 = TC1_readdata[4] & (ZC1_readdata[4] # !AD1_enet_nios_data_master_requests_opto_data_s1) # !TC1_readdata[4] & !UC1_enet_nios_data_master_requests_o_scope_timer_s1 & (ZC1_readdata[4] # !AD1_enet_nios_data_master_requests_opto_data_s1);


--EK1_readdata[4] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[4] at LC5_5_S2
--operation mode is normal

EK1_readdata[4]_lut_out = !EK1L40;
EK1_readdata[4] = DFFE(EK1_readdata[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PD1_readdata[4] is dual_processor:inst|timer2:the_timer2|readdata[4] at LC6_15_N1
--operation mode is normal

PD1_readdata[4]_lut_out = !PD1L176;
PD1_readdata[4] = DFFE(PD1_readdata[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L128 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~14948 at LC2_11_X1
--operation mode is normal

BC1L128 = PD1_readdata[4] & (EK1_readdata[4] # !SD1_enet_nios_data_master_qualified_request_uart1_s1) # !PD1_readdata[4] & !QD1_enet_nios_data_master_requests_timer2_s1 & (EK1_readdata[4] # !SD1_enet_nios_data_master_qualified_request_uart1_s1);


--EC1_readdata[4] is dual_processor:inst|ls_int_input:the_ls_int_input|readdata[4] at LC8_11_V1
--operation mode is normal

EC1_readdata[4]_lut_out = EC1L42 # !TJ1_dc_address[2] & SK8_dffs[0] & !TJ1_dc_address[3];
EC1_readdata[4] = DFFE(EC1_readdata[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L129 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~14950 at LC6_11_X1
--operation mode is normal

BC1L129 = BC1L128 & BC1L138 & (EC1_readdata[4] # !FC1_enet_nios_data_master_requests_ls_int_input_s1);


--G1L9Q is prince_tie_bar_counter:inst73|data_output[4]~reg0 at LC8_7_E1
--operation mode is normal

G1L9Q_lut_out = AL7_pre_out[4];
G1L9Q = DFFE(G1L9Q_lut_out, GLOBAL(clk), , , G1L63);


--TB1_readdata[4] is dual_processor:inst|control_int:the_control_int|readdata[4] at LC8_14_M1
--operation mode is normal

TB1_readdata[4]_lut_out = TB1L55 # !TJ1_dc_address[2] & RB1_data_out[3] & !TJ1_dc_address[3];
TB1_readdata[4] = DFFE(TB1_readdata[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L130 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~14951 at LC7_7_E1
--operation mode is normal

BC1L130 = G1L9Q & (TB1_readdata[4] # !UB1_enet_nios_data_master_requests_control_int_s1) # !G1L9Q & !CD1_chipselect_to_the_pv_unit2 & (TB1_readdata[4] # !UB1_enet_nios_data_master_requests_control_int_s1);


--VB1_data_to_cpu[4] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[4] at LC4_13_R2
--operation mode is normal

VB1_data_to_cpu[4]_lut_out = VD1L6 & VB1_TOE # !VD1L6 & (VB1L77);
VB1_data_to_cpu[4] = DFFE(VB1_data_to_cpu[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L131 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~14952 at LC9_7_E1
--operation mode is normal

BC1L131 = BC1L130 & (VB1_data_to_cpu[4] # !WB1_dac_spi_spi_control_port_chipselect);


--E1L1792Q is position_velocity_interface_unit:inst18|data_output[4]~reg0 at LC9_13_X1
--operation mode is normal

E1L1792Q_lut_out = E1L1782 & (E1L542) # !E1L1782 & E1L1792Q;
E1L1792Q = DFFE(E1L1792Q_lut_out, GLOBAL(clk), , , );


--MD1_readdata[4] is dual_processor:inst|timer1:the_timer1|readdata[4] at LC3_3_E1
--operation mode is normal

MD1_readdata[4]_lut_out = !MD1L175;
MD1_readdata[4] = DFFE(MD1_readdata[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L132 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~14953 at LC9_3_E1
--operation mode is normal

BC1L132 = E1L1792Q & (MD1_readdata[4] # !ND1_enet_nios_data_master_requests_timer1_s1) # !E1L1792Q & !BD1_chipselect_to_the_pv_unit1 & (MD1_readdata[4] # !ND1_enet_nios_data_master_requests_timer1_s1);


--BC1_dbs_16_reg_segment_0[4] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[4] at LC6_8_E1
--operation mode is normal

BC1_dbs_16_reg_segment_0[4]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & KE2_q[4] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L474);
BC1_dbs_16_reg_segment_0[4] = DFFE(BC1_dbs_16_reg_segment_0[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--BC1L133 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~14954 at LC4_8_E1
--operation mode is normal

BC1L133 = BC1_dbs_16_reg_segment_0[4] & (DC1_incoming_ext_ram_bus_data[4] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS) # !BC1_dbs_16_reg_segment_0[4] & !W1_enet_nios_data_master_requests_ad_ram_s1 & (DC1_incoming_ext_ram_bus_data[4] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS);


--BC1L134 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~14955 at LC2_8_E1
--operation mode is normal

BC1L134 = BC1L133 & (enet_D[4] # !SC1_enet_nios_data_master_requests_lan91c111_0_s1);


--BC1L135 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~14956 at LC5_8_E1
--operation mode is normal

BC1L135 = BC1L134 & (BC1_dbs_16_reg_segment_0[4] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--BC1L136 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~14958 at LC5_7_E1
--operation mode is normal

BC1L136 = BC1L132 & BC1L139 & BC1L131 & BC1L135;


--BC1_enet_nios_data_master_readdata[4] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4] at LC3_10_X1
--operation mode is normal

BC1_enet_nios_data_master_readdata[4] = BC1L127 & BC1L129 & BC1L158 & BC1L136;


--MJ5L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F4|the_apex20k_lcell~COMBOUT at LC4_10_X1
--operation mode is normal

MJ5L3 = JH1_p3_do_iRDCTL & DJ1_control_register_result[4] & !JH1_p3_do_custom_instruction # !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[4] # !JH1_p3_do_custom_instruction);

--MJ5_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F4|cascout at LC4_10_X1
--operation mode is normal

MJ5_cascout = JH1_p3_do_iRDCTL & DJ1_control_register_result[4] & !JH1_p3_do_custom_instruction # !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[4] # !JH1_p3_do_custom_instruction);


--JJ1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7175 at LC5_10_S1
--operation mode is normal

JJ1L59 = !MH1_byte_zero[0] & (WJ1_do_fwd_b_alu & (QJ1_alu_result[4]) # !WJ1_do_fwd_b_alu & AK10_regout);


--VF9L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F8|the_apex20k_lcell~COMBOUT at LC2_5_H2
--operation mode is normal

VF9L3 = !TE1_p3_do_iRDCTL;

--VF9_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F8|cascout at LC2_5_H2
--operation mode is normal

VF9_cascout = !TE1_p3_do_iRDCTL;


--MF1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|Equal~81 at LC7_16_K2
--operation mode is normal

MF1L14 = !JG9_regout & !JG6_regout;


--MF1_control_register_result[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[0] at LC8_16_K2
--operation mode is normal

MF1_control_register_result[0] = MF1L14 & !JG8_regout & (JG7_regout # MF1L12);


--TE1L74 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iRDCTL~60 at LC3_15_F2
--operation mode is normal

TE1L74 = LE1_instruction_2[9] & !LE1_instruction_2[7] & LE1_instruction_2[8] & TE1L69;


--NF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|Equal~560 at LC6_12_L2
--operation mode is normal

NF1L2 = VE1_shiftValue[0] & (VE1_shiftValue[1] & VE1_shiftValue[2] & !TE1_p3_is_right_shift # !VE1_shiftValue[1] & !VE1_shiftValue[2] & TE1_p3_is_right_shift);


--NF1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|overridden_opB[5]~222 at LC8_3_L2
--operation mode is normal

NF1L8 = TE1_p3_is_right_shift & !VE1_shiftValue[2] & (VE1_shiftValue[1] $ VE1_shiftValue[0]) # !TE1_p3_is_right_shift & VE1_shiftValue[1] & VE1_shiftValue[2];


--TE1_p2_V_update is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_V_update at LC8_15_F2
--operation mode is normal

TE1_p2_V_update_lut_out = KE5_q[1];
TE1_p2_V_update = DFFE(TE1_p2_V_update_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--FG1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[0]~484 at LC4_15_H2
--operation mode is normal

FG1L1 = SE1_a_matches_dest2 & (XF1_regout $ TF1_regout) # !SE1_a_matches_dest2 & (KE3_q[0]);


--CF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~195 at LC5_7_H2
--operation mode is arithmetic

CF1L6 = LE1_instruction_1[0] $ ZE1_next_instruction_address[0];

--CF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~197 at LC5_7_H2
--operation mode is arithmetic

CF1L7 = CARRY(LE1_instruction_1[0] & ZE1_next_instruction_address[0]);


--KE3_q[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[6] at EC12_1_H2
KE3_q[6]_data_in = YF1_alu_result[6];
KE3_q[6]_write_enable = XE1L1;
KE3_q[6]_clock_0 = GLOBAL(clk);
KE3_q[6]_clock_1 = GLOBAL(clk);
KE3_q[6]_clock_enable_1 = RE1L6;
KE3_q[6]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[6]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[6] = MEMORY_SEGMENT(KE3_q[6]_data_in, KE3_q[6]_write_enable, KE3_q[6]_clock_0, KE3_q[6]_clock_1, , , , KE3_q[6]_clock_enable_1, VCC, KE3_q[6]_write_address, KE3_q[6]_read_address);


--FG1L37 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[6]~707 at LC6_12_H2
--operation mode is normal

FG1L37 = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & (YF1_alu_result[6]) # !SE1_a_matches_dest2 & KE3_q[6]);


--VE1_next_instruction_address_2[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[6] at LC8_12_H2
--operation mode is normal

VE1_next_instruction_address_2[6]_lut_out = ZE1_next_instruction_address[6];
VE1_next_instruction_address_2[6] = DFFE(VE1_next_instruction_address_2[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VF7L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F6|the_apex20k_lcell~COMBOUT at LC7_11_K2
--operation mode is normal

VF7L3 = MF1L43 # !TE1_p3_do_iRDCTL;

--VF7_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F6|cascout at LC7_11_K2
--operation mode is normal

VF7_cascout = MF1L43 # !TE1_p3_do_iRDCTL;


--QE1L52 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[5]~1357 at LC10_14_D2
--operation mode is normal

QE1L52 = (LE1_instruction_1[10] & !TE1_p1_do_stack_offset & (!QE1_op_uses_Ki5 # !QE1_K[0]) # !LE1_instruction_1[10] & (!QE1_op_uses_Ki5 # !QE1_K[0])) & CASCADE(QE1L55);


--QE1L62 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[7]~1358 at LC4_9_D2
--operation mode is normal

QE1L62 = (TE1_p1_do_stack_offset & !LE1_instruction_1[12] & (!QE1_op_uses_Ki5 # !QE1_K[2]) # !TE1_p1_do_stack_offset & (!QE1_op_uses_Ki5 # !QE1_K[2])) & CASCADE(QE1L65);


--KE3_q[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[4] at EC9_1_H2
KE3_q[4]_data_in = YF1_alu_result[4];
KE3_q[4]_write_enable = XE1L1;
KE3_q[4]_clock_0 = GLOBAL(clk);
KE3_q[4]_clock_1 = GLOBAL(clk);
KE3_q[4]_clock_enable_1 = RE1L6;
KE3_q[4]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[4]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[4] = MEMORY_SEGMENT(KE3_q[4]_data_in, KE3_q[4]_write_enable, KE3_q[4]_clock_0, KE3_q[4]_clock_1, , , , KE3_q[4]_clock_enable_1, VCC, KE3_q[4]_write_address, KE3_q[4]_read_address);


--FG1L35 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[4]~709 at LC9_12_H2
--operation mode is normal

FG1L35 = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & YF1_alu_result[4] # !SE1_a_matches_dest2 & (KE3_q[4]));


--VE1_next_instruction_address_2[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[4] at LC1_7_H2
--operation mode is normal

VE1_next_instruction_address_2[4]_lut_out = ZE1_next_instruction_address[4];
VE1_next_instruction_address_2[4] = DFFE(VE1_next_instruction_address_2[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--FG1L43 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[12]~711 at LC2_8_K2
--operation mode is normal

FG1L43 = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & YF1_alu_result[12] # !SE1_a_matches_dest2 & (KE3_q[12]));


--VE1_next_instruction_address_2[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[12] at LC10_4_K2
--operation mode is normal

VE1_next_instruction_address_2[12]_lut_out = ZE1_next_instruction_address[12];
VE1_next_instruction_address_2[12] = DFFE(VE1_next_instruction_address_2[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VF5L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F4|the_apex20k_lcell~COMBOUT at LC2_12_K2
--operation mode is normal

VF5L3 = MF1_control_register_result[4] # !TE1_p3_do_iRDCTL;

--VF5_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F4|cascout at LC2_12_K2
--operation mode is normal

VF5_cascout = MF1_control_register_result[4] # !TE1_p3_do_iRDCTL;


--NF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|overridden_opB[4]~223 at LC7_3_L2
--operation mode is normal

NF1L7 = VE1_shiftValue[1] & (TE1_p3_is_right_shift $ VE1_shiftValue[2]) # !VE1_shiftValue[1] & VE1_shiftValue[0] & (TE1_p3_is_right_shift $ VE1_shiftValue[2]);


--QE1_K[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[3] at LC4_7_D2
--operation mode is normal

QE1_K[3]_lut_out = LE1_instruction_1[3] & TE1_p1_op_is_PFX;
QE1_K[3] = DFFE(QE1_K[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QE1_pipe_state_we);


--QE1L45 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[3]~1329 at LC8_6_D2
--operation mode is normal

QE1L45 = LE1_instruction_1[4] & !TE1_p1_do_narrow_stack_offset & (!TE1_p1_do_normal_offset # !QE1_K[3]) # !LE1_instruction_1[4] & (!TE1_p1_do_normal_offset # !QE1_K[3]);

--QE1L47 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[3]~1379 at LC8_6_D2
--operation mode is normal

QE1L47 = LE1_instruction_1[4] & !TE1_p1_do_narrow_stack_offset & (!TE1_p1_do_normal_offset # !QE1_K[3]) # !LE1_instruction_1[4] & (!TE1_p1_do_normal_offset # !QE1_K[3]);


--AG1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1225 at LC6_14_D2
--operation mode is normal

AG1L9 = !LE1_instruction_1[8] & !LE1_instruction_1[7] & LE1_instruction_1[6] & LE1_instruction_1[5];


--QE1L46 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[3]~1359 at LC9_6_D2
--operation mode is normal

QE1L46 = (TE1_p1_do_iSAVE & !LE1_instruction_1[2] & (!AG1L9 # !TE1_p1_op_b_from_2Ei5) # !TE1_p1_do_iSAVE & (!AG1L9 # !TE1_p1_op_b_from_2Ei5)) & CASCADE(QE1L47);


--KE3_q[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[5] at EC11_1_H2
KE3_q[5]_data_in = YF1_alu_result[5];
KE3_q[5]_write_enable = XE1L1;
KE3_q[5]_clock_0 = GLOBAL(clk);
KE3_q[5]_clock_1 = GLOBAL(clk);
KE3_q[5]_clock_enable_1 = RE1L6;
KE3_q[5]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE3_q[5]_read_address = RD_ADDR(WE1_a_local[0], WE1_a_local[1], WE1_a_local[2], WE1_a_local[3], MG1L2, MG1L3, MG1L4);
KE3_q[5] = MEMORY_SEGMENT(KE3_q[5]_data_in, KE3_q[5]_write_enable, KE3_q[5]_clock_0, KE3_q[5]_clock_1, , , , KE3_q[5]_clock_enable_1, VCC, KE3_q[5]_write_address, KE3_q[5]_read_address);


--FG1L36 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[5]~713 at LC3_4_H2
--operation mode is normal

FG1L36 = !TE1_op_subroutine_delayed_for_force_carryin_2 & (SE1_a_matches_dest2 & YF1_alu_result[5] # !SE1_a_matches_dest2 & (KE3_q[5]));


--VE1_next_instruction_address_2[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[5] at LC2_7_H2
--operation mode is normal

VE1_next_instruction_address_2[5]_lut_out = ZE1_next_instruction_address[5];
VE1_next_instruction_address_2[5] = DFFE(VE1_next_instruction_address_2[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VF6L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F5|the_apex20k_lcell~COMBOUT at LC7_4_K2
--operation mode is normal

VF6L3 = MF1_control_register_result[5] # !TE1_p3_do_iRDCTL;

--VF6_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F5|cascout at LC7_4_K2
--operation mode is normal

VF6_cascout = MF1_control_register_result[5] # !TE1_p3_do_iRDCTL;


--QE1L48 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[4]~1331 at LC6_9_D2
--operation mode is normal

QE1L48 = QE1_K[4] & !TE1_p1_do_normal_offset & (!LE1_instruction_1[5] # !TE1_p1_do_narrow_stack_offset) # !QE1_K[4] & (!LE1_instruction_1[5] # !TE1_p1_do_narrow_stack_offset);

--QE1L50 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[4]~1380 at LC6_9_D2
--operation mode is normal

QE1L50 = QE1_K[4] & !TE1_p1_do_normal_offset & (!LE1_instruction_1[5] # !TE1_p1_do_narrow_stack_offset) # !QE1_K[4] & (!LE1_instruction_1[5] # !TE1_p1_do_narrow_stack_offset);


--AG1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1226 at LC5_9_D2
--operation mode is normal

AG1L10 = !LE1_instruction_1[8] & !LE1_instruction_1[5] & !LE1_instruction_1[6] & LE1_instruction_1[7];


--QE1L49 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[4]~1360 at LC7_9_D2
--operation mode is normal

QE1L49 = (LE1_instruction_1[3] & !TE1_p1_do_iSAVE & (!AG1L10 # !TE1_p1_op_b_from_2Ei5) # !LE1_instruction_1[3] & (!AG1L10 # !TE1_p1_op_b_from_2Ei5)) & CASCADE(QE1L50);


--VF15L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F14|the_apex20k_lcell~COMBOUT at LC8_2_K2
--operation mode is normal

VF15L3 = !TE1_p3_do_iRDCTL;

--VF15_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F14|cascout at LC8_2_K2
--operation mode is normal

VF15_cascout = !TE1_p3_do_iRDCTL;


--QE1_const[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[14] at LC10_11_D2
--operation mode is normal

QE1_const[14]_lut_out = QE1L74 # QE1_K[9] & (TE1_p1_op_b_from_reg_or_const # KE5_q[11]);
QE1_const[14] = DFFE(QE1_const[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--VF12L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F11|the_apex20k_lcell~COMBOUT at LC3_15_D2
--operation mode is normal

VF12L3 = !TE1_p3_do_iRDCTL;

--VF12_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F11|cascout at LC3_15_D2
--operation mode is normal

VF12_cascout = !TE1_p3_do_iRDCTL;


--VF13L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F12|the_apex20k_lcell~COMBOUT at LC5_2_K2
--operation mode is normal

VF13L3 = MF1L45 # !TE1_p3_do_iRDCTL;

--VF13_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F12|cascout at LC5_2_K2
--operation mode is normal

VF13_cascout = MF1L45 # !TE1_p3_do_iRDCTL;


--VF14L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F13|the_apex20k_lcell~COMBOUT at LC3_4_K2
--operation mode is normal

VF14L3 = MF1L45 # !TE1_p3_do_iRDCTL;

--VF14_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F13|cascout at LC3_4_K2
--operation mode is normal

VF14_cascout = MF1L45 # !TE1_p3_do_iRDCTL;


--QE1L57 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[6]~1361 at LC7_1_D2
--operation mode is normal

QE1L57 = (QE1_op_uses_Ki5 & !QE1_K[1] & (!LE1_instruction_1[11] # !TE1_p1_do_stack_offset) # !QE1_op_uses_Ki5 & (!LE1_instruction_1[11] # !TE1_p1_do_stack_offset)) & CASCADE(QE1L60);


--TE1_p3_skip_is_active is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_skip_is_active at LC7_15_F2
--operation mode is normal

TE1_p3_skip_is_active_lut_out = LE1_subinstruction_2[0] & (LE1_instruction_2[5] & TE1L80) # !LE1_subinstruction_2[0] & TE1L107;
TE1_p3_skip_is_active = DFFE(TE1_p3_skip_is_active_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--WE1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|p1_dest_local~601 at LC3_4_G2
--operation mode is normal

WE1L21 = !TE1_op_subroutine_delayed_for_do_save_return_address_0 & (ZE1_d1_instruction_fifo_out[8] # !FF1L9);


--TE1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|dest_index_from_zero~5 at LC7_1_G2
--operation mode is normal

TE1L2 = !ZE1_d1_instruction_fifo_out[7] & !ZE1_d1_instruction_fifo_out[5] & ZE1_d1_instruction_fifo_out[6] & TE1L62;


--SE1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest1~43 at LC10_5_G2
--operation mode is normal

SE1L10 = LE1_dest_local_2[3] & WE1_a_local[3] & (WE1_a_local[0] $ !LE1_dest_local_2[0]) # !LE1_dest_local_2[3] & !WE1_a_local[3] & (WE1_a_local[0] $ !LE1_dest_local_2[0]);


--SE1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest1~44 at LC2_5_G2
--operation mode is normal

SE1L11 = SE1_next_stage_modifies_register & SE1L10 & (LE1_dest_local_2[2] $ !WE1_a_local[2]);

--SE1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest1~48 at LC2_5_G2
--operation mode is normal

SE1L13 = SE1_next_stage_modifies_register & SE1L10 & (LE1_dest_local_2[2] $ !WE1_a_local[2]);


--SE1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest1~46 at LC3_5_G2
--operation mode is normal

SE1L12 = (LE1_dest_local_2[4] & WE1_a_local[4] & (WE1_a_local[1] $ !LE1_dest_local_2[1]) # !LE1_dest_local_2[4] & !WE1_a_local[4] & (WE1_a_local[1] $ !LE1_dest_local_2[1])) & CASCADE(SE1L13);


--W1_ad_ram_s1_arb_share_counter[4] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter[4] at LC10_7_M1
--operation mode is normal

W1_ad_ram_s1_arb_share_counter[4]_lut_out = W1L99 $ (W1L113 # W1_ad_ram_s1_arb_share_counter[4] # !W1L54);
W1_ad_ram_s1_arb_share_counter[4] = DFFE(W1_ad_ram_s1_arb_share_counter[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , W1_ad_ram_s1_arb_counter_enable);


--W1_ad_ram_s1_arb_share_counter[3] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter[3] at LC8_8_M1
--operation mode is normal

W1_ad_ram_s1_arb_share_counter[3]_lut_out = W1L96 $ (W1L111 $ W1_ad_ram_s1_arb_share_counter[3] # !W1L54);
W1_ad_ram_s1_arb_share_counter[3] = DFFE(W1_ad_ram_s1_arb_share_counter[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , W1_ad_ram_s1_arb_counter_enable);


--W1_ad_ram_s1_arb_share_counter[0] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter[0] at LC9_8_M1
--operation mode is normal

W1_ad_ram_s1_arb_share_counter[0]_lut_out = W1L54 & (W1_ad_ram_s1_arb_share_counter[0] $ W1L111) # !W1L54 & (!W1L92);
W1_ad_ram_s1_arb_share_counter[0] = DFFE(W1_ad_ram_s1_arb_share_counter[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , W1_ad_ram_s1_arb_counter_enable);


--W1_ad_ram_s1_arb_share_counter[1] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter[1] at LC5_8_M1
--operation mode is normal

W1_ad_ram_s1_arb_share_counter[1]_lut_out = W1L94 $ W1L93 $ (W1L111 # !W1L54);
W1_ad_ram_s1_arb_share_counter[1] = DFFE(W1_ad_ram_s1_arb_share_counter[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , W1_ad_ram_s1_arb_counter_enable);


--W1_ad_ram_s1_arb_share_counter[2] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter[2] at LC10_8_M1
--operation mode is normal

W1_ad_ram_s1_arb_share_counter[2]_lut_out = W1L97 $ (W1L113 # W1_ad_ram_s1_arb_share_counter[4] # !W1L54);
W1_ad_ram_s1_arb_share_counter[2] = DFFE(W1_ad_ram_s1_arb_share_counter[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , W1_ad_ram_s1_arb_counter_enable);


--W1L113 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|reduce_or~72 at LC6_8_M1
--operation mode is normal

W1L113 = W1_ad_ram_s1_arb_share_counter[1] # W1_ad_ram_s1_arb_share_counter[2] # W1_ad_ram_s1_arb_share_counter[0] # W1_ad_ram_s1_arb_share_counter[3];


--W1L111 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|reduce_or~0 at LC7_7_M1
--operation mode is normal

W1L111 = W1L113 # W1_ad_ram_s1_arb_share_counter[4];


--W1L93 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~770 at LC8_9_M1
--operation mode is normal

W1L93 = W1L54 & W1_ad_ram_s1_arb_share_counter[0] # !W1L54 & (W1L92);


--W1L63 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writebyteenable[1]~116 at LC10_8_H1
--operation mode is normal

W1L63 = W1L104 & !W1L55 & (W1L90 # W1L88);


--W1L94 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~771 at LC5_9_M1
--operation mode is normal

W1L94 = W1L54 & W1_ad_ram_s1_arb_share_counter[1] # !W1L54 & (W1L63);


--W1L95 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~772 at LC6_9_M1
--operation mode is normal

W1L95 = W1L54 & W1_ad_ram_s1_arb_share_counter[2] # !W1L54 & (W1L55);


--W1L96 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~773 at LC9_9_M1
--operation mode is normal

W1L96 = W1L95 # W1L94 # W1L93;


--W1L48 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter_next_value[3]~475 at LC10_9_M1
--operation mode is normal

W1L48 = W1L96 $ (W1L111 $ W1_ad_ram_s1_arb_share_counter[3] # !W1L54);


--W1L97 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~774 at LC4_9_M1
--operation mode is normal

W1L97 = W1L95 $ (W1L94 # W1L93);


--W1L47 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter_next_value[2]~476 at LC1_9_M1
--operation mode is normal

W1L47 = W1L97 $ (W1_ad_ram_s1_arb_share_counter[4] # W1L113 # !W1L54);


--W1L45 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter_next_value[0]~477 at LC1_8_M1
--operation mode is normal

W1L45 = W1L54 & (W1_ad_ram_s1_arb_share_counter[0] $ W1L111) # !W1L54 & (!W1L92);


--W1L46 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter_next_value[1]~478 at LC3_8_M1
--operation mode is normal

W1L46 = W1L94 $ W1L93 $ (W1L111 # !W1L54);


--W1L114 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|reduce_or~73 at LC2_9_M1
--operation mode is normal

W1L114 = !W1L45 & !W1L47 & !W1L46 & !W1L48;

--W1L116 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|reduce_or~77 at LC2_9_M1
--operation mode is normal

W1L116 = !W1L45 & !W1L47 & !W1L46 & !W1L48;


--W1L98 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~775 at LC2_8_M1
--operation mode is normal

W1L98 = W1L54 & W1_ad_ram_s1_arb_share_counter[4] # !W1L54 & (W1L55);


--W1L99 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~776 at LC7_8_M1
--operation mode is normal

W1L99 = W1L98 $ (W1L96 # W1L54 & W1_ad_ram_s1_arb_share_counter[3]);


--W1L115 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|reduce_or~75 at LC3_9_M1
--operation mode is normal

W1L115 = (W1L99 $ (!W1L113 & !W1_ad_ram_s1_arb_share_counter[4] & W1L54)) & CASCADE(W1L116);


--TE1_p1_op_is_branch is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_op_is_branch at LC8_15_L2
--operation mode is normal

TE1_p1_op_is_branch_lut_out = ZE1_d1_instruction_fifo_out[15] & !ZE1_d1_instruction_fifo_out[13] & !ZE1_d1_instruction_fifo_out[14] & !ZE1_d1_instruction_fifo_out[12];
TE1_p1_op_is_branch = DFFE(TE1_p1_op_is_branch_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--ME1_do_branch is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_branch_unit:the_ad_nios_branch_unit|do_branch at LC1_8_L2
--operation mode is normal

ME1_do_branch = AF1_is_cancelled_from_commit_stage # !TE1_p1_op_is_branch # !AF1_is_neutrino;

--ME1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_branch_unit:the_ad_nios_branch_unit|do_branch~7 at LC1_8_L2
--operation mode is normal

ME1L2 = AF1_is_cancelled_from_commit_stage # !TE1_p1_op_is_branch # !AF1_is_neutrino;


--BF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|nonsequential_pc~62 at LC2_8_L2
--operation mode is normal

BF1L4 = (LE1_is_neutrino_2 # LE1_is_cancelled_2 # !RE1L6 # !TE1_p2_op_is_jump) & CASCADE(ME1L2);


--GF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2] at LC9_13_G2
--operation mode is normal

GF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2]_lut_out = !GF1L4 # !AF1L1;
GF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2] = DFFE(GF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GF1L1);


--GF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_in[2]~317 at LC8_13_G2
--operation mode is normal

GF1L4 = !TE1L5 & !TE1L98 & ZE1_d1_instruction_fifo_read_data_bad & !GF1L9;


--DF8_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_7|combout at LC8_11_H2
--operation mode is normal

DF8_combout = UE1_do_jump & (FG1L8) # !UE1_do_jump & CF1L16;

--DF8_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_7|regout at LC8_11_H2
--operation mode is normal

DF8_regout = DFFE(DF8_combout, GLOBAL(clk), GLOBAL(H1_data_out), , BF1_nonsequential_pc);


--CF1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[7]~1699 at LC2_11_H2
--operation mode is normal

CF1L33 = BF1L4 & (DF8_regout) # !BF1L4 & (DF8_combout);


--BF1_pc[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[6] at LC1_15_H1
--operation mode is counter

BF1_pc[6]_lut_out = BF1_pc[6] $ !BF1L17;
BF1_pc[6]_sload_eqn = (BF1L2 & CF1L32) # (!BF1L2 & BF1_pc[6]_lut_out);
BF1_pc[6] = DFFE(BF1_pc[6]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , BF1L31);

--BF1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[6]~632 at LC1_15_H1
--operation mode is counter

BF1L19 = CARRY(BF1_pc[6] & !BF1L17);


--DF9_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_8|combout at LC6_4_H2
--operation mode is normal

DF9_combout = UE1_do_jump & (FG1L9) # !UE1_do_jump & CF1L18;

--DF9_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_8|regout at LC6_4_H2
--operation mode is normal

DF9_regout = DFFE(DF9_combout, GLOBAL(clk), GLOBAL(H1_data_out), , BF1_nonsequential_pc);


--CF1L34 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[8]~1700 at LC2_4_H2
--operation mode is normal

CF1L34 = BF1L4 & (DF9_regout) # !BF1L4 & DF9_combout;


--AB1_ad_rom_s1_saved_chosen_master_vector[1] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_saved_chosen_master_vector[1] at LC3_13_L1
--operation mode is normal

AB1_ad_rom_s1_saved_chosen_master_vector[1]_lut_out = AB1L2 & (AB1_ad_rom_s1_arb_addend[1] # !AB1L8);
AB1_ad_rom_s1_saved_chosen_master_vector[1] = DFFE(AB1_ad_rom_s1_saved_chosen_master_vector[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AB1L35);


--AB1L37 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_firsttransfer~58 at LC9_3_L1
--operation mode is normal

AB1L37 = AB1_ad_rom_s1_slavearbiterlockenable & (AB1L1 # AB1_last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1 & AB1L11);


--AB1L49 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1~70 at LC1_13_L1
--operation mode is normal

AB1L49 = AB1L37 & AB1_ad_rom_s1_saved_chosen_master_vector[1] # !AB1L37 & (AB1_ad_rom_s1_saved_chosen_master_vector[1] & !AB1L7 # !AB1L43);


--AB1L36 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arbitration_holdoff_internal~69 at LC7_14_L1
--operation mode is normal

AB1L36 = !AB1L37 & (AB1L2 # AB1L8);


--AB1_ad_rom_s1_saved_chosen_master_vector[0] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_saved_chosen_master_vector[0] at LC10_14_L1
--operation mode is normal

AB1_ad_rom_s1_saved_chosen_master_vector[0]_lut_out = AB1L8 & (!AB1_ad_rom_s1_arb_addend[1] # !AB1L2);
AB1_ad_rom_s1_saved_chosen_master_vector[0] = DFFE(AB1_ad_rom_s1_saved_chosen_master_vector[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AB1L35);


--AB1L34 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_winner[0]~33 at LC4_13_L1
--operation mode is normal

AB1L34 = AB1L37 & AB1_ad_rom_s1_saved_chosen_master_vector[0] # !AB1L37 & (AB1L7 # AB1_ad_rom_s1_saved_chosen_master_vector[0] & AB1L43);


--U1L21 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|r_0~6 at LC3_15_L1
--operation mode is normal

U1L21 = !AB1L11 # !AB1L1 # !AB1_ad_rom_s1_slavearbiterlockenable;


--U1L22 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|r_0~117 at LC8_11_H1
--operation mode is normal

U1L22 = U1L21 & (!AB1_ad_rom_s1_arb_addend[1] # !AB1L2 # !AB1L8);

--U1L24 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|r_0~121 at LC8_11_H1
--operation mode is normal

U1L24 = U1L21 & (!AB1_ad_rom_s1_arb_addend[1] # !AB1L2 # !AB1L8);


--U1L23 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|r_0~119 at LC9_11_H1
--operation mode is normal

U1L23 = (!W1L11 & (W1L86 # W1L84) # !W1L13) & CASCADE(U1L24);


--CF1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~199 at LC4_9_H2
--operation mode is arithmetic

CF1L8 = LE1_instruction_1[9] $ ZE1_next_instruction_address[9] $ CF1L19;

--CF1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~201 at LC4_9_H2
--operation mode is arithmetic

CF1L9 = CARRY(LE1_instruction_1[9] & !ZE1_next_instruction_address[9] & !CF1L19 # !LE1_instruction_1[9] & (!CF1L19 # !ZE1_next_instruction_address[9]));


--TE1_op_jmpcall_delayed_for_op_is_jump_1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|op_jmpcall_delayed_for_op_is_jump_1 at LC8_1_G2
--operation mode is normal

TE1_op_jmpcall_delayed_for_op_is_jump_1_lut_out = ZE1_d1_instruction_fifo_out[7] & ZE1_d1_instruction_fifo_out[9] & ZE1_d1_instruction_fifo_out[6] & TE1L75;
TE1_op_jmpcall_delayed_for_op_is_jump_1 = DFFE(TE1_op_jmpcall_delayed_for_op_is_jump_1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--FG1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[9]~485 at LC9_3_H2
--operation mode is normal

FG1L10 = SE1_a_matches_dest2 & (TF10_regout $ XF10_regout) # !SE1_a_matches_dest2 & (KE3_q[9]);


--ZE1_next_instruction_address[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[11] at LC6_10_H2
--operation mode is counter

ZE1_next_instruction_address[11]_lut_out = ZE1_next_instruction_address[11] $ (ZE1L43);
ZE1_next_instruction_address[11]_sload_eqn = (ZE1L48 & CF1L37) # (!ZE1L48 & ZE1_next_instruction_address[11]_lut_out);
ZE1_next_instruction_address[11] = DFFE(ZE1_next_instruction_address[11]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L47);

--ZE1L45 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[11]~116 at LC6_10_H2
--operation mode is counter

ZE1L45 = CARRY(!ZE1L43 # !ZE1_next_instruction_address[11]);


--ZE1_next_instruction_address[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[12] at LC7_10_H2
--operation mode is normal

ZE1_next_instruction_address[12]_lut_out = ZE1_next_instruction_address[12] $ (!ZE1L45);
ZE1_next_instruction_address[12]_sload_eqn = (ZE1L48 & CF1L38) # (!ZE1L48 & ZE1_next_instruction_address[12]_lut_out);
ZE1_next_instruction_address[12] = DFFE(ZE1_next_instruction_address[12]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L47);


--CB1L18 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter_next_value[1]~287 at LC4_11_L1
--operation mode is normal

CB1L18 = CB1L76 $ CB1L85 $ !CB1L75 # !CB1L27;

--CB1L20 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter_next_value[1]~292 at LC4_11_L1
--operation mode is normal

CB1L20 = CB1L76 $ CB1L85 $ !CB1L75 # !CB1L27;


--VF10L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F9|the_apex20k_lcell~COMBOUT at LC5_5_H2
--operation mode is normal

VF10L3 = !TE1_p3_do_iRDCTL;

--VF10_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F9|cascout at LC5_5_H2
--operation mode is normal

VF10_cascout = !TE1_p3_do_iRDCTL;


--QE1L66 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[8]~1335 at LC1_6_D2
--operation mode is normal

QE1L66 = LE1_instruction_1[7] & !TE1_p1_do_iSAVE & (!QE1_op_uses_Ki5 # !QE1_K[3]) # !LE1_instruction_1[7] & (!QE1_op_uses_Ki5 # !QE1_K[3]);

--QE1L68 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[8]~1381 at LC1_6_D2
--operation mode is normal

QE1L68 = LE1_instruction_1[7] & !TE1_p1_do_iSAVE & (!QE1_op_uses_Ki5 # !QE1_K[3]) # !LE1_instruction_1[7] & (!QE1_op_uses_Ki5 # !QE1_K[3]);


--AG1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1227 at LC5_7_D2
--operation mode is normal

AG1L11 = !LE1_instruction_1[7] & LE1_instruction_1[8] & !LE1_instruction_1[6] & !LE1_instruction_1[5];


--QE1L67 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[8]~1362 at LC2_6_D2
--operation mode is normal

QE1L67 = (TE1_p1_op_b_from_2Ei5 & !AG1L11 & (!QE1_K[8] # !TE1_p1_do_normal_offset) # !TE1_p1_op_b_from_2Ei5 & (!QE1_K[8] # !TE1_p1_do_normal_offset)) & CASCADE(QE1L68);


--MF1_Z_stored is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|Z_stored at LC7_13_F2
--operation mode is normal

MF1_Z_stored_lut_out = MF1L11 & (RF1L4) # !MF1L11 & MF1L32;
MF1_Z_stored = DFFE(MF1_Z_stored_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MF1_Z_deferred_we);


--MF1_N_stored_is_stale is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|N_stored_is_stale at LC4_13_F2
--operation mode is normal

MF1_N_stored_is_stale_lut_out = !LE1_is_cancelled_3 & !LE1_is_neutrino_3 & TE1_p3_N_update;
MF1_N_stored_is_stale = DFFE(MF1_N_stored_is_stale_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--MF1L32 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|Z~20 at LC3_13_F2
--operation mode is normal

MF1L32 = MF1_N_stored_is_stale & (ZF1L4 & ZF1L3) # !MF1_N_stored_is_stale & MF1_Z_stored;


--MF1_control_register_result[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[1] at LC10_14_H2
--operation mode is normal

MF1_control_register_result[1] = MF1L13 & MF1L32;


--FG1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[1]~486 at LC8_13_H2
--operation mode is normal

FG1L2 = SE1_a_matches_dest2 & (XF2_regout $ TF2_regout) # !SE1_a_matches_dest2 & (KE3_q[1]);


--CF1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~203 at LC6_7_H2
--operation mode is arithmetic

CF1L10 = LE1_instruction_1[1] $ ZE1_next_instruction_address[1] $ CF1L7;

--CF1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~205 at LC6_7_H2
--operation mode is arithmetic

CF1L11 = CARRY(LE1_instruction_1[1] & !ZE1_next_instruction_address[1] & !CF1L7 # !LE1_instruction_1[1] & (!CF1L7 # !ZE1_next_instruction_address[1]));


--MF1_V_stored is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|V_stored at LC10_14_F2
--operation mode is normal

MF1_V_stored_lut_out = MF1L11 & (RF1L6) # !MF1L11 & MF1L29;
MF1_V_stored = DFFE(MF1_V_stored_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MF1_C_deferred_we);


--PE1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|V_result~0 at LC5_14_F2
--operation mode is normal

PE1L1 = PE1_p_true_regA_msb $ TF16_regout;


--PE1_msb_xor_sum is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|msb_xor_sum at LC3_16_L2
--operation mode is normal

PE1_msb_xor_sum_lut_out = VE1_byte_complement[1] $ RF1L32 $ (!VE1_byte_zero[1] & JG16_regout);
PE1_msb_xor_sum = DFFE(PE1_msb_xor_sum_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--MF1L29 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|V~69 at LC9_14_F2
--operation mode is normal

MF1L29 = MF1_V_stored_is_stale & PE1L1 & !PE1_msb_xor_sum # !MF1_V_stored_is_stale & (MF1_V_stored);


--MF1_control_register_result[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[2] at LC1_4_D2
--operation mode is normal

MF1_control_register_result[2] = MF1L13 & MF1L29;


--FG1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[2]~487 at LC8_1_H2
--operation mode is normal

FG1L3 = SE1_a_matches_dest2 & (XF3_regout $ TF3_regout) # !SE1_a_matches_dest2 & (KE3_q[2]);


--CF1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~207 at LC7_7_H2
--operation mode is arithmetic

CF1L12 = LE1_instruction_1[2] $ ZE1_next_instruction_address[2] $ !CF1L11;

--CF1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~209 at LC7_7_H2
--operation mode is arithmetic

CF1L13 = CARRY(LE1_instruction_1[2] & (ZE1_next_instruction_address[2] # !CF1L11) # !LE1_instruction_1[2] & ZE1_next_instruction_address[2] & !CF1L11);


--MF1_N_stored is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|N_stored at LC1_13_F2
--operation mode is normal

MF1_N_stored_lut_out = MF1L11 & (RF1L8) # !MF1L11 & MF1L17;
MF1_N_stored = DFFE(MF1_N_stored_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MF1_Z_deferred_we);


--MF1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|N~40 at LC9_12_F2
--operation mode is normal

MF1L17 = MF1_N_stored_is_stale & (TF16_regout $ XF16_regout) # !MF1_N_stored_is_stale & (MF1_N_stored);


--MF1_control_register_result[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[3] at LC4_16_K2
--operation mode is normal

MF1_control_register_result[3] = MF1L14 & (JG7_regout & (JG8_regout) # !JG7_regout & MF1L17 & !JG8_regout);


--FG1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[3]~488 at LC1_13_H2
--operation mode is normal

FG1L4 = SE1_a_matches_dest2 & (TF4_regout $ XF4_regout) # !SE1_a_matches_dest2 & (KE3_q[3]);


--CF1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~211 at LC8_7_H2
--operation mode is arithmetic

CF1L14 = LE1_instruction_1[3] $ ZE1_next_instruction_address[3] $ CF1L13;

--CF1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~213 at LC8_7_H2
--operation mode is arithmetic

CF1L15 = CARRY(LE1_instruction_1[3] & !ZE1_next_instruction_address[3] & !CF1L13 # !LE1_instruction_1[3] & (!CF1L13 # !ZE1_next_instruction_address[3]));


--LK1L34 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|tx_wr_strobe_onset~28 at LC5_15_G1
--operation mode is normal

LK1L34 = !TJ1_dc_address[11] & GH1_dc_write & !TJ1_dc_address[10] & VD1L3;


--SD1_d1_reasons_to_wait is dual_processor:inst|uart1_s1_arbitrator:the_uart1_s1|d1_reasons_to_wait at LC10_11_S2
--operation mode is normal

SD1_d1_reasons_to_wait_lut_out = !SD1_d1_reasons_to_wait & SD1L1 & (GH1_dc_write # GH1_dc_read);
SD1_d1_reasons_to_wait = DFFE(SD1_d1_reasons_to_wait_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--GK1L31 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_wr_strobe_onset~21 at LC8_15_G1
--operation mode is normal

GK1L31 = SD1L2 & !SD1_d1_reasons_to_wait & WD1L3 & LK1L34;


--GK1L1 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|always4~0 at LC5_2_S2
--operation mode is normal

GK1L1 = GK1_do_load_shifter # !GK1_baud_rate_counter[8] & GK1L21 & GK1L22;


--UD1_d1_reasons_to_wait is dual_processor:inst|uart2_s1_arbitrator:the_uart2_s1|d1_reasons_to_wait at LC9_13_C2
--operation mode is normal

UD1_d1_reasons_to_wait_lut_out = !UD1_d1_reasons_to_wait & UD1L3 & (GH1_dc_read # GH1_dc_write);
UD1_d1_reasons_to_wait = DFFE(UD1_d1_reasons_to_wait_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--LK1L35 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|tx_wr_strobe_onset~29 at LC10_15_G1
--operation mode is normal

LK1L35 = UD1L2 & !UD1_d1_reasons_to_wait & LK1L34;


--LK1L1 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|always4~0 at LC5_9_E2
--operation mode is normal

LK1L1 = LK1_do_load_shifter # LK1L25;


--AL4_sload_path[4] is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|sload_path[4] at LC5_4_P2
--operation mode is arithmetic

AL4_sload_path[4]_lut_out = AL4_sload_path[4] $ !AL4L9;
AL4_sload_path[4] = DFFE(AL4_sload_path[4]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );

--AL4L11 is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_4_P2
--operation mode is arithmetic

AL4L11 = CARRY(!AL4_sload_path[4] & !AL4L9);


--UG4_q[5] is lvdt_interface:inst61|look_up_rom:inst42|lpm_rom:lpm_rom_component|altrom:srom|q[5] at EC3_1_P2
UG4_q[5]_clock_0 = GLOBAL(clk);
UG4_q[5]_write_address = WR_ADDR(AL6_sload_path[3], AL6_sload_path[4], AL6_sload_path[5], AL6_sload_path[6], AL6_sload_path[7], AL6_sload_path[7], AL6_sload_path[7]);
UG4_q[5]_read_address = RD_ADDR(AL6_sload_path[3], AL6_sload_path[4], AL6_sload_path[5], AL6_sload_path[6], AL6_sload_path[7], AL6_sload_path[7], AL6_sload_path[7]);
UG4_q[5] = MEMORY_SEGMENT(, , UG4_q[5]_clock_0, , , , , , , UG4_q[5]_write_address, UG4_q[5]_read_address);


--F1_inst23 is lvdt_interface:inst61|inst23 at LC3_16_P2
--operation mode is normal

F1_inst23_lut_out = F1_inst22 & (!F1_inst23);
F1_inst23 = DFFE(F1_inst23_lut_out, GLOBAL(clk), , , );


--SK1_dffs[4] is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[4] at LC10_16_P2
--operation mode is normal

SK1_dffs[4]_lut_out = UG4_q[4];
SK1_dffs[4] = DFFE(SK1_dffs[4]_lut_out, GLOBAL(clk), !QC1_data_out[0], , F1_inst23);


--AL5_counter_cell[3] is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[3] at LC4_15_P2
--operation mode is counter

AL5_counter_cell[3]_lut_out = AL5_counter_cell[3] $ (AL5L9);
AL5_counter_cell[3]_sload_eqn = (AL4L14 & SK1_dffs[3]) # (!AL4L14 & AL5_counter_cell[3]_lut_out);
AL5_counter_cell[3] = DFFE(AL5_counter_cell[3]_sload_eqn, GLOBAL(clk), !QC1_data_out[0], , );

--AL5L12 is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_15_P2
--operation mode is counter

AL5L12 = CARRY(AL5_counter_cell[3] # !AL5L9);


--NJ59L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F58|the_apex20k_lcell~COMBOUT at LC3_13_K1
--operation mode is normal

NJ59L3 = (CJ1_rota3[2] & (HJ1_true_regA[21] & !CJ1L29) # !CJ1_rota3[2] & (HJ1_true_regA[29] # !CJ1L29)) & CASCADE(NJ60_cascout);

--NJ59_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F58|cascout at LC3_13_K1
--operation mode is normal

NJ59_cascout = (CJ1_rota3[2] & (HJ1_true_regA[21] & !CJ1L29) # !CJ1_rota3[2] & (HJ1_true_regA[29] # !CJ1L29)) & CASCADE(NJ60_cascout);


--AK27_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC26|regout at LC3_8_W1
--operation mode is normal

AK27_regout_lut_out = (YJ1L2 & (FH1_const[13] & !YJ1_sel_override_hi) # !YJ1L2 & (EJ1L8 # !YJ1_sel_override_hi)) & CASCADE(ZJ27_cascout);
AK27_regout = DFFE(AK27_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7176 at LC8_14_S1
--operation mode is normal

JJ1L60 = WJ1_do_fwd_b_alu & (KJ30_regout $ PJ30_regout) # !WJ1_do_fwd_b_alu & AK27_regout;


--JJ1_true_regB[29] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[29] at LC9_15_S1
--operation mode is normal

JJ1_true_regB[29] = MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L60);


--EK1_readdata[5] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[5] at LC1_6_S2
--operation mode is normal

EK1_readdata[5]_lut_out = !EK1L43;
EK1_readdata[5] = DFFE(EK1_readdata[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ZC1_readdata[5] is dual_processor:inst|opto_data:the_opto_data|readdata[5] at LC4_15_R1
--operation mode is normal

ZC1_readdata[5]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & ZC1_data_dir[5] # !TJ1_dc_address[2] & (opto_data[5]));
ZC1_readdata[5] = DFFE(ZC1_readdata[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L142 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~14959 at LC2_14_R1
--operation mode is normal

BC1L142 = EK1_readdata[5] & (ZC1_readdata[5] # !AD1_enet_nios_data_master_requests_opto_data_s1) # !EK1_readdata[5] & !SD1_enet_nios_data_master_qualified_request_uart1_s1 & (ZC1_readdata[5] # !AD1_enet_nios_data_master_requests_opto_data_s1);


--TC1_readdata[5] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[5] at LC5_15_V2
--operation mode is normal

TC1_readdata[5]_lut_out = VD1L6 & (TC1_period_h_register[5] & VD1L1 # !TC1_period_l_register[5]) # !VD1L6 & TC1_period_h_register[5] & (VD1L1);
TC1_readdata[5] = DFFE(TC1_readdata[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_data_to_cpu[5] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[5] at LC10_4_Z2
--operation mode is normal

VB1_data_to_cpu[5]_lut_out = VB1L132 # !VB1_tx_holding_primed & VD1L6 & !VB1_transmitting;
VB1_data_to_cpu[5] = DFFE(VB1_data_to_cpu[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L143 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~14960 at LC3_5_X1
--operation mode is normal

BC1L143 = TC1_readdata[5] & (VB1_data_to_cpu[5] # !WB1_dac_spi_spi_control_port_chipselect) # !TC1_readdata[5] & !UC1_enet_nios_data_master_requests_o_scope_timer_s1 & (VB1_data_to_cpu[5] # !WB1_dac_spi_spi_control_port_chipselect);


--EC1_readdata[5] is dual_processor:inst|ls_int_input:the_ls_int_input|readdata[5] at LC4_7_V1
--operation mode is normal

EC1_readdata[5]_lut_out = EC1L43 # !TJ1_dc_address[3] & !TJ1_dc_address[2] & SK9_dffs[0];
EC1_readdata[5] = DFFE(EC1_readdata[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L144 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~14962 at LC6_5_X1
--operation mode is normal

BC1L144 = BC1L143 & BC1L151 & (EC1_readdata[5] # !FC1_enet_nios_data_master_requests_ls_int_input_s1);


--G1L11Q is prince_tie_bar_counter:inst73|data_output[5]~reg0 at LC7_3_M1
--operation mode is normal

G1L11Q_lut_out = AL7_pre_out[5];
G1L11Q = DFFE(G1L11Q_lut_out, GLOBAL(clk), , , G1L63);


--TB1_readdata[5] is dual_processor:inst|control_int:the_control_int|readdata[5] at LC4_14_M1
--operation mode is normal

TB1_readdata[5]_lut_out = TB1L56 # !TJ1_dc_address[2] & SK3_dffs[0] & !TJ1_dc_address[3];
TB1_readdata[5] = DFFE(TB1_readdata[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L145 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~14963 at LC3_12_E1
--operation mode is normal

BC1L145 = G1L11Q & (TB1_readdata[5] # !UB1_enet_nios_data_master_requests_control_int_s1) # !G1L11Q & !CD1_chipselect_to_the_pv_unit2 & (TB1_readdata[5] # !UB1_enet_nios_data_master_requests_control_int_s1);


--BC1_dbs_16_reg_segment_0[5] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[5] at LC1_12_E1
--operation mode is normal

BC1_dbs_16_reg_segment_0[5]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & KE2_q[5] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L476);
BC1_dbs_16_reg_segment_0[5] = DFFE(BC1_dbs_16_reg_segment_0[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--BC1L146 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~14964 at LC10_12_E1
--operation mode is normal

BC1L146 = BC1L422 & BC1L145 & (BC1_dbs_16_reg_segment_0[5] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--MD1_readdata[5] is dual_processor:inst|timer1:the_timer1|readdata[5] at LC3_1_W2
--operation mode is normal

MD1_readdata[5]_lut_out = !MD1L178;
MD1_readdata[5] = DFFE(MD1_readdata[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L147 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~14965 at LC6_12_E1
--operation mode is normal

BC1L147 = MD1_readdata[5] & (BC1_dbs_16_reg_segment_0[5] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1) # !MD1_readdata[5] & !ND1_enet_nios_data_master_requests_timer1_s1 & (BC1_dbs_16_reg_segment_0[5] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--UG2_q[5] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[5] at EC5_1_C2
UG2_q[5]_clock_0 = GLOBAL(clk);
UG2_q[5]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[5]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[5] = MEMORY_SEGMENT(, , UG2_q[5]_clock_0, , , , , , , UG2_q[5]_write_address, UG2_q[5]_read_address);


--UG3_q[5] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[5] at EC9_1_C1
UG3_q[5]_clock_0 = GLOBAL(clk);
UG3_q[5]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[5]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[5] = MEMORY_SEGMENT(, , UG3_q[5]_clock_0, , , , , , , UG3_q[5]_write_address, UG3_q[5]_read_address);


--BC1L389 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~476 at LC9_14_C1
--operation mode is normal

BC1L389 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[5]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[5] # !YB1L49;


--BC1L148 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~14967 at LC7_12_E1
--operation mode is normal

BC1L148 = BC1L389 & BC1L152 & BC1L147 & BC1L146;


--BC1_enet_nios_data_master_readdata[5] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5] at LC3_14_X1
--operation mode is normal

BC1_enet_nios_data_master_readdata[5] = BC1L158 & BC1L144 & BC1L142 & BC1L148;


--MJ6L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F5|the_apex20k_lcell~COMBOUT at LC7_15_X1
--operation mode is normal

MJ6L3 = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[5]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[5] # !JH1_p3_do_iRDCTL);

--MJ6_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F5|cascout at LC7_15_X1
--operation mode is normal

MJ6_cascout = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[5]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[5] # !JH1_p3_do_iRDCTL);


--NJ47L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F46|the_apex20k_lcell~COMBOUT at LC8_6_C1
--operation mode is normal

NJ47L3 = (CJ1_rota2[3] & (HJ1_true_regA[31] & !CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[23] # !CJ1L28)) & CASCADE(NJ48_cascout);

--NJ47_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F46|cascout at LC8_6_C1
--operation mode is normal

NJ47_cascout = (CJ1_rota2[3] & (HJ1_true_regA[31] & !CJ1L28) # !CJ1_rota2[3] & (HJ1_true_regA[23] # !CJ1L28)) & CASCADE(NJ48_cascout);


--AK15_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC14|regout at LC4_4_W1
--operation mode is normal

AK15_regout_lut_out = (!YJ1_sel_override_hi & (FH1_const[7] # !YJ1L2)) & CASCADE(ZJ15_cascout);
AK15_regout = DFFE(AK15_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7177 at LC6_3_W1
--operation mode is normal

JJ1L61 = WJ1_do_fwd_b_alu & (KJ24_regout $ (PJ24_regout)) # !WJ1_do_fwd_b_alu & (AK15_regout);


--JJ1_true_regB[23] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[23] at LC4_3_W1
--operation mode is normal

JJ1_true_regB[23] = MH1_byte_complement[2] $ (!MH1_byte_zero[2] & JJ1L61);


--BC1L174 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~14968 at LC10_10_G1
--operation mode is normal

BC1L174 = !WD1_enet_nios_data_master_requests_watchdog_s1 & !FC1_enet_nios_data_master_requests_ls_int_input_s1 & !P1_enet_nios_data_master_requests_WD_rst_timer_s1 & BC1L77;


--BC1L159 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~14969 at LC9_10_G1
--operation mode is normal

BC1L159 = BC1L422 & BC1L174;


--BC1L205 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~14970 at LC7_10_G1
--operation mode is normal

BC1L205 = BC1L159 & (!GH1_dc_read & !GH1_dc_write # !UB1L2);


--UD1_enet_nios_data_master_qualified_request_uart2_s1 is dual_processor:inst|uart2_s1_arbitrator:the_uart2_s1|enet_nios_data_master_qualified_request_uart2_s1 at LC4_14_G1
--operation mode is normal

UD1_enet_nios_data_master_qualified_request_uart2_s1 = UD1L3 & (GH1_dc_read # GH1_dc_write);


--BC1L245 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~14971 at LC6_10_G1
--operation mode is normal

BC1L245 = BC1L423 & !UD1_enet_nios_data_master_qualified_request_uart2_s1 & !SD1_enet_nios_data_master_qualified_request_uart1_s1 & BC1L205;


--VB1_data_to_cpu[15] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[15] at LC5_9_Z1
--operation mode is normal

VB1_data_to_cpu[15]_lut_out = VB1L66 & (VD1L5 & VB1_endofpacketvalue_reg[15] # !VD1L5 & (VB1L101));
VB1_data_to_cpu[15] = DFFE(VB1_data_to_cpu[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ZC1_readdata[15] is dual_processor:inst|opto_data:the_opto_data|readdata[15] at LC9_11_R1
--operation mode is normal

ZC1_readdata[15]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & (ZC1_data_dir[15]) # !TJ1_dc_address[2] & opto_data[15]);
ZC1_readdata[15] = DFFE(ZC1_readdata[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L276 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~14972 at LC9_10_R1
--operation mode is normal

BC1L276 = AD1_enet_nios_data_master_requests_opto_data_s1 & ZC1_readdata[15] & (VB1_data_to_cpu[15] # !WB1_dac_spi_spi_control_port_chipselect) # !AD1_enet_nios_data_master_requests_opto_data_s1 & (VB1_data_to_cpu[15] # !WB1_dac_spi_spi_control_port_chipselect);


--TC1_readdata[15] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[15] at LC8_10_V2
--operation mode is normal

TC1_readdata[15]_lut_out = VD1L6 & (TC1_period_h_register[15] & VD1L1 # !TC1_period_l_register[15]) # !VD1L6 & (TC1_period_h_register[15] & VD1L1);
TC1_readdata[15] = DFFE(TC1_readdata[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PD1_readdata[15] is dual_processor:inst|timer2:the_timer2|readdata[15] at LC9_12_N1
--operation mode is normal

PD1_readdata[15]_lut_out = !PD1L209;
PD1_readdata[15] = DFFE(PD1_readdata[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L277 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~14973 at LC9_7_L1
--operation mode is normal

BC1L277 = PD1_readdata[15] & (TC1_readdata[15] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1) # !PD1_readdata[15] & !QD1_enet_nios_data_master_requests_timer2_s1 & (TC1_readdata[15] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1);


--BC1_dbs_16_reg_segment_0[15] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[15] at LC4_7_L1
--operation mode is normal

BC1_dbs_16_reg_segment_0[15]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & KE1_q[7] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L496);
BC1_dbs_16_reg_segment_0[15] = DFFE(BC1_dbs_16_reg_segment_0[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--MD1_readdata[15] is dual_processor:inst|timer1:the_timer1|readdata[15] at LC3_4_W2
--operation mode is normal

MD1_readdata[15]_lut_out = !MD1L208;
MD1_readdata[15] = DFFE(MD1_readdata[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L278 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~14974 at LC10_7_L1
--operation mode is normal

BC1L278 = MD1_readdata[15] & (BC1_dbs_16_reg_segment_0[15] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !MD1_readdata[15] & !ND1_enet_nios_data_master_requests_timer1_s1 & (BC1_dbs_16_reg_segment_0[15] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--VC1_readdata[15] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[15] at LC10_13_R2
--operation mode is normal

VC1_readdata[15]_lut_out = VC1_period_l_register[15] & (VC1_period_h_register[15] & VD1L1) # !VC1_period_l_register[15] & (VD1L6 # VC1_period_h_register[15] & VD1L1);
VC1_readdata[15] = DFFE(VC1_readdata[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L279 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~14975 at LC10_6_L1
--operation mode is normal

BC1L279 = BC1L278 & BC1L277 & (VC1_readdata[15] # !WC1_enet_nios_data_master_requests_one_ms_timer_s1);


--E1L1814Q is position_velocity_interface_unit:inst18|data_output[15]~reg0 at LC10_3_Q2
--operation mode is normal

E1L1814Q_lut_out = E1L1782 & (E1L696) # !E1L1782 & E1L1814Q;
E1L1814Q = DFFE(E1L1814Q_lut_out, GLOBAL(clk), , , );


--BC1L280 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~14976 at LC6_8_L1
--operation mode is normal

BC1L280 = BC1_dbs_16_reg_segment_0[15] & (E1L1814Q # !BD1_chipselect_to_the_pv_unit1) # !BC1_dbs_16_reg_segment_0[15] & !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (E1L1814Q # !BD1_chipselect_to_the_pv_unit1);


--BC1L281 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~14977 at LC9_8_L1
--operation mode is normal

BC1L281 = DC1_enet_nios_data_master_requests_SRAM1_avalonS & DC1_incoming_ext_ram_bus_data[15] & (BC1_dbs_16_reg_segment_0[15] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (BC1_dbs_16_reg_segment_0[15] # !W1_enet_nios_data_master_requests_ad_ram_s1);


--BC1L282 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~14979 at LC4_8_L1
--operation mode is normal

BC1L282 = BC1L281 & BC1L284 & (enet_D[15] # !SC1_enet_nios_data_master_requests_lan91c111_0_s1);


--G1L31Q is prince_tie_bar_counter:inst73|data_output[15]~reg0 at LC1_8_L1
--operation mode is normal

G1L31Q_lut_out = AL8_pre_out[7];
G1L31Q = DFFE(G1L31Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L283 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~14980 at LC3_8_L1
--operation mode is normal

BC1L283 = BC1L282 & BC1L280 & (G1L31Q # !CD1_chipselect_to_the_pv_unit2);


--BC1_enet_nios_data_master_readdata[15] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15] at LC5_9_R1
--operation mode is normal

BC1_enet_nios_data_master_readdata[15] = BC1L283 & BC1L276 & BC1L245 & BC1L279;


--MJ16L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F15|the_apex20k_lcell~COMBOUT at LC1_9_R1
--operation mode is normal

MJ16L3 = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[15]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[15] # !JH1_p3_do_iRDCTL);

--MJ16_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F15|cascout at LC1_9_R1
--operation mode is normal

MJ16_cascout = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[15]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[15] # !JH1_p3_do_iRDCTL);


--MH1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byte_complement[1]~683 at LC1_15_W1
--operation mode is normal

MH1L44 = !JH1_p2_is_eightie & (!JH1_p2_do_inv_all_b);


--NJ61L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F60|the_apex20k_lcell~COMBOUT at LC6_2_C1
--operation mode is normal

NJ61L3 = (CJ1_rota3[2] & HJ1_true_regA[22] & (!CJ1L29) # !CJ1_rota3[2] & (HJ1_true_regA[30] # !CJ1L29)) & CASCADE(NJ62_cascout);

--NJ61_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F60|cascout at LC6_2_C1
--operation mode is normal

NJ61_cascout = (CJ1_rota3[2] & HJ1_true_regA[22] & (!CJ1L29) # !CJ1_rota3[2] & (HJ1_true_regA[30] # !CJ1L29)) & CASCADE(NJ62_cascout);


--TC1_readdata[14] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[14] at LC1_13_V2
--operation mode is normal

TC1_readdata[14]_lut_out = VD1L1 & (TC1_period_h_register[14] # TC1_period_l_register[14] & VD1L6) # !VD1L1 & TC1_period_l_register[14] & (VD1L6);
TC1_readdata[14] = DFFE(TC1_readdata[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ZC1_readdata[14] is dual_processor:inst|opto_data:the_opto_data|readdata[14] at LC9_10_V1
--operation mode is normal

ZC1_readdata[14]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & ZC1_data_dir[14] # !TJ1_dc_address[2] & (opto_data[14]));
ZC1_readdata[14] = DFFE(ZC1_readdata[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L266 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~14981 at LC5_10_V1
--operation mode is normal

BC1L266 = ZC1_readdata[14] & (TC1_readdata[14] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1) # !ZC1_readdata[14] & !AD1_enet_nios_data_master_requests_opto_data_s1 & (TC1_readdata[14] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1);


--PD1_readdata[14] is dual_processor:inst|timer2:the_timer2|readdata[14] at LC3_14_N1
--operation mode is normal

PD1_readdata[14]_lut_out = !PD1L206;
PD1_readdata[14] = DFFE(PD1_readdata[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VC1_readdata[14] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[14] at LC7_12_R2
--operation mode is normal

VC1_readdata[14]_lut_out = VC1_period_l_register[14] & (VD1L6 # VC1_period_h_register[14] & VD1L1) # !VC1_period_l_register[14] & (VC1_period_h_register[14] & VD1L1);
VC1_readdata[14] = DFFE(VC1_readdata[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L267 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~14982 at LC9_7_R1
--operation mode is normal

BC1L267 = WC1_enet_nios_data_master_requests_one_ms_timer_s1 & VC1_readdata[14] & (PD1_readdata[14] # !QD1_enet_nios_data_master_requests_timer2_s1) # !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (PD1_readdata[14] # !QD1_enet_nios_data_master_requests_timer2_s1);


--BC1_dbs_16_reg_segment_0[14] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[14] at LC5_11_C1
--operation mode is normal

BC1_dbs_16_reg_segment_0[14]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & KE1_q[6] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L494);
BC1_dbs_16_reg_segment_0[14] = DFFE(BC1_dbs_16_reg_segment_0[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--MD1_readdata[14] is dual_processor:inst|timer1:the_timer1|readdata[14] at LC9_13_J2
--operation mode is normal

MD1_readdata[14]_lut_out = !MD1L205;
MD1_readdata[14] = DFFE(MD1_readdata[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L268 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~14983 at LC4_2_J1
--operation mode is normal

BC1L268 = MD1_readdata[14] & (BC1_dbs_16_reg_segment_0[14] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !MD1_readdata[14] & !ND1_enet_nios_data_master_requests_timer1_s1 & (BC1_dbs_16_reg_segment_0[14] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--VB1_data_to_cpu[14] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[14] at LC10_12_Z2
--operation mode is normal

VB1_data_to_cpu[14]_lut_out = VB1L66 & (VD1L5 & VB1_endofpacketvalue_reg[14] # !VD1L5 & (VB1L99));
VB1_data_to_cpu[14] = DFFE(VB1_data_to_cpu[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L269 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~14984 at LC9_10_U1
--operation mode is normal

BC1L269 = BC1L268 & BC1L267 & (VB1_data_to_cpu[14] # !WB1_dac_spi_spi_control_port_chipselect);


--E1L1812Q is position_velocity_interface_unit:inst18|data_output[14]~reg0 at LC2_13_O1
--operation mode is normal

E1L1812Q_lut_out = E1L1782 & (E1L682) # !E1L1782 & E1L1812Q;
E1L1812Q = DFFE(E1L1812Q_lut_out, GLOBAL(clk), , , );


--BC1L270 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~14985 at LC3_11_C1
--operation mode is normal

BC1L270 = BC1_dbs_16_reg_segment_0[14] & (E1L1812Q # !BD1_chipselect_to_the_pv_unit1) # !BC1_dbs_16_reg_segment_0[14] & !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (E1L1812Q # !BD1_chipselect_to_the_pv_unit1);


--KE12_q[6] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC6_1_B1
KE12_q[6]_data_in = CB1L57;
KE12_q[6]_write_enable = CB1L38;
KE12_q[6]_clock_0 = GLOBAL(clk);
KE12_q[6]_clock_1 = GLOBAL(clk);
KE12_q[6]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[6]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[6] = MEMORY_SEGMENT(KE12_q[6]_data_in, KE12_q[6]_write_enable, KE12_q[6]_clock_0, KE12_q[6]_clock_1, , , , , VCC, KE12_q[6]_write_address, KE12_q[6]_read_address);


--BC1L271 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~14986 at LC1_12_C1
--operation mode is normal

BC1L271 = DC1_enet_nios_data_master_requests_SRAM1_avalonS & DC1_incoming_ext_ram_bus_data[14] & (KE12_q[6] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE12_q[6] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--UG2_q[14] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[14] at EC6_1_C2
UG2_q[14]_clock_0 = GLOBAL(clk);
UG2_q[14]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[14]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[14] = MEMORY_SEGMENT(, , UG2_q[14]_clock_0, , , , , , , UG2_q[14]_write_address, UG2_q[14]_read_address);


--UG3_q[14] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[14] at EC10_1_C1
UG3_q[14]_clock_0 = GLOBAL(clk);
UG3_q[14]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[14]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[14] = MEMORY_SEGMENT(, , UG3_q[14]_clock_0, , , , , , , UG3_q[14]_write_address, UG3_q[14]_read_address);


--BC1L398 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~485 at LC2_14_C1
--operation mode is normal

BC1L398 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[14]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[14] # !YB1L49;


--BC1L272 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~14987 at LC2_11_C1
--operation mode is normal

BC1L272 = BC1L398 & (BC1_dbs_16_reg_segment_0[14] # !DC1L94 & !W1_enet_nios_data_master_requests_ad_ram_s1);


--BC1L273 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~14988 at LC7_11_C1
--operation mode is normal

BC1L273 = BC1L271 & BC1L272 & (enet_D[14] # !SC1_enet_nios_data_master_requests_lan91c111_0_s1);


--G1L29Q is prince_tie_bar_counter:inst73|data_output[14]~reg0 at LC8_12_C1
--operation mode is normal

G1L29Q_lut_out = AL8_pre_out[6];
G1L29Q = DFFE(G1L29Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L274 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~14989 at LC1_11_C1
--operation mode is normal

BC1L274 = BC1L273 & BC1L270 & (G1L29Q # !CD1_chipselect_to_the_pv_unit2);


--BC1_enet_nios_data_master_readdata[14] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14] at LC7_9_U1
--operation mode is normal

BC1_enet_nios_data_master_readdata[14] = BC1L266 & BC1L269 & BC1L274 & BC1L245;


--MJ15L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F14|the_apex20k_lcell~COMBOUT at LC3_9_U1
--operation mode is normal

MJ15L3 = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[14]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[14] # !JH1_p3_do_iRDCTL);

--MJ15_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F14|cascout at LC3_9_U1
--operation mode is normal

MJ15_cascout = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[14]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[14] # !JH1_p3_do_iRDCTL);


--AK30_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC29|regout at LC6_10_W1
--operation mode is normal

AK30_regout_lut_out = (YJ1L3 & FH1_const[14] & (!YJ1_sel_override_lo) # !YJ1L3 & (EJ1L2 # !YJ1_sel_override_lo)) & CASCADE(ZJ30_cascout);
AK30_regout = DFFE(AK30_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7178 at LC8_11_K1
--operation mode is normal

JJ1L62 = !MH1_byte_zero[1] & (WJ1_do_fwd_b_alu & (QJ1_alu_result[14]) # !WJ1_do_fwd_b_alu & AK30_regout);


--TC1_readdata[13] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[13] at LC10_11_V2
--operation mode is normal

TC1_readdata[13]_lut_out = TC1_period_h_register[13] & (VD1L1 # TC1_period_l_register[13] & VD1L6) # !TC1_period_h_register[13] & TC1_period_l_register[13] & (VD1L6);
TC1_readdata[13] = DFFE(TC1_readdata[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ZC1_readdata[13] is dual_processor:inst|opto_data:the_opto_data|readdata[13] at LC7_10_V1
--operation mode is normal

ZC1_readdata[13]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & ZC1_data_dir[13] # !TJ1_dc_address[2] & (opto_data[13]));
ZC1_readdata[13] = DFFE(ZC1_readdata[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L256 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~14990 at LC2_9_V1
--operation mode is normal

BC1L256 = TC1_readdata[13] & (ZC1_readdata[13] # !AD1_enet_nios_data_master_requests_opto_data_s1) # !TC1_readdata[13] & !UC1_enet_nios_data_master_requests_o_scope_timer_s1 & (ZC1_readdata[13] # !AD1_enet_nios_data_master_requests_opto_data_s1);


--PD1_readdata[13] is dual_processor:inst|timer2:the_timer2|readdata[13] at LC3_7_R1
--operation mode is normal

PD1_readdata[13]_lut_out = !PD1L203;
PD1_readdata[13] = DFFE(PD1_readdata[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VC1_readdata[13] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[13] at LC1_4_R1
--operation mode is normal

VC1_readdata[13]_lut_out = VD1L6 & (VC1_period_l_register[13] # VC1_period_h_register[13] & VD1L1) # !VD1L6 & VC1_period_h_register[13] & (VD1L1);
VC1_readdata[13] = DFFE(VC1_readdata[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L257 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~14991 at LC7_7_R1
--operation mode is normal

BC1L257 = VC1_readdata[13] & (PD1_readdata[13] # !QD1_enet_nios_data_master_requests_timer2_s1) # !VC1_readdata[13] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (PD1_readdata[13] # !QD1_enet_nios_data_master_requests_timer2_s1);


--BC1_dbs_16_reg_segment_0[13] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[13] at LC8_4_I1
--operation mode is normal

BC1_dbs_16_reg_segment_0[13]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & KE1_q[5] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L492);
BC1_dbs_16_reg_segment_0[13] = DFFE(BC1_dbs_16_reg_segment_0[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--MD1_readdata[13] is dual_processor:inst|timer1:the_timer1|readdata[13] at LC6_15_W2
--operation mode is normal

MD1_readdata[13]_lut_out = !MD1L202;
MD1_readdata[13] = DFFE(MD1_readdata[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L258 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~14992 at LC2_5_I1
--operation mode is normal

BC1L258 = MD1_readdata[13] & (BC1_dbs_16_reg_segment_0[13] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !MD1_readdata[13] & !ND1_enet_nios_data_master_requests_timer1_s1 & (BC1_dbs_16_reg_segment_0[13] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--VB1_data_to_cpu[13] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[13] at LC3_10_Z2
--operation mode is normal

VB1_data_to_cpu[13]_lut_out = VB1L66 & (VD1L5 & VB1_endofpacketvalue_reg[13] # !VD1L5 & (VB1L97));
VB1_data_to_cpu[13] = DFFE(VB1_data_to_cpu[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L259 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~14993 at LC7_4_P1
--operation mode is normal

BC1L259 = BC1L258 & BC1L257 & (VB1_data_to_cpu[13] # !WB1_dac_spi_spi_control_port_chipselect);


--E1L1810Q is position_velocity_interface_unit:inst18|data_output[13]~reg0 at LC9_3_S2
--operation mode is normal

E1L1810Q_lut_out = E1L1782 & (E1L668) # !E1L1782 & E1L1810Q;
E1L1810Q = DFFE(E1L1810Q_lut_out, GLOBAL(clk), , , );


--BC1L260 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~14994 at LC4_4_I1
--operation mode is normal

BC1L260 = BC1_dbs_16_reg_segment_0[13] & (E1L1810Q # !BD1_chipselect_to_the_pv_unit1) # !BC1_dbs_16_reg_segment_0[13] & !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (E1L1810Q # !BD1_chipselect_to_the_pv_unit1);


--KE12_q[5] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC11_1_B1
KE12_q[5]_data_in = CB1L56;
KE12_q[5]_write_enable = CB1L38;
KE12_q[5]_clock_0 = GLOBAL(clk);
KE12_q[5]_clock_1 = GLOBAL(clk);
KE12_q[5]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[5]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[5] = MEMORY_SEGMENT(KE12_q[5]_data_in, KE12_q[5]_write_enable, KE12_q[5]_clock_0, KE12_q[5]_clock_1, , , , , VCC, KE12_q[5]_write_address, KE12_q[5]_read_address);


--BC1L261 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~14995 at LC3_4_I1
--operation mode is normal

BC1L261 = DC1_enet_nios_data_master_requests_SRAM1_avalonS & DC1_incoming_ext_ram_bus_data[13] & (KE12_q[5] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE12_q[5] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--UG2_q[13] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[13] at EC3_1_C2
UG2_q[13]_clock_0 = GLOBAL(clk);
UG2_q[13]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[13]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[13] = MEMORY_SEGMENT(, , UG2_q[13]_clock_0, , , , , , , UG2_q[13]_write_address, UG2_q[13]_read_address);


--UG3_q[13] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[13] at EC8_1_C1
UG3_q[13]_clock_0 = GLOBAL(clk);
UG3_q[13]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[13]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[13] = MEMORY_SEGMENT(, , UG3_q[13]_clock_0, , , , , , , UG3_q[13]_write_address, UG3_q[13]_read_address);


--BC1L397 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~484 at LC2_5_C1
--operation mode is normal

BC1L397 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[13]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[13] # !YB1L49;


--BC1L262 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~14996 at LC2_4_I1
--operation mode is normal

BC1L262 = BC1L397 & (BC1_dbs_16_reg_segment_0[13] # !W1_enet_nios_data_master_requests_ad_ram_s1 & !DC1L94);


--BC1L263 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~14997 at LC9_4_I1
--operation mode is normal

BC1L263 = BC1L262 & BC1L261 & (enet_D[13] # !SC1_enet_nios_data_master_requests_lan91c111_0_s1);


--G1L27Q is prince_tie_bar_counter:inst73|data_output[13]~reg0 at LC10_3_I1
--operation mode is normal

G1L27Q_lut_out = AL8_pre_out[5];
G1L27Q = DFFE(G1L27Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L264 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~14998 at LC8_3_I1
--operation mode is normal

BC1L264 = BC1L263 & BC1L260 & (G1L27Q # !CD1_chipselect_to_the_pv_unit2);


--BC1_enet_nios_data_master_readdata[13] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13] at LC3_1_P1
--operation mode is normal

BC1_enet_nios_data_master_readdata[13] = BC1L259 & BC1L264 & BC1L256 & BC1L245;


--MJ14L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F13|the_apex20k_lcell~COMBOUT at LC6_1_P1
--operation mode is normal

MJ14L3 = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[13]) # !JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL # !DJ1L97);

--MJ14_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F13|cascout at LC6_1_P1
--operation mode is normal

MJ14_cascout = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[13]) # !JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL # !DJ1L97);


--TC1_readdata[12] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[12] at LC5_13_V2
--operation mode is normal

TC1_readdata[12]_lut_out = TC1_period_h_register[12] & (VD1L1 # VD1L6 & TC1_period_l_register[12]) # !TC1_period_h_register[12] & VD1L6 & TC1_period_l_register[12];
TC1_readdata[12] = DFFE(TC1_readdata[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ZC1_readdata[12] is dual_processor:inst|opto_data:the_opto_data|readdata[12] at LC6_5_S2
--operation mode is normal

ZC1_readdata[12]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & ZC1_data_dir[12] # !TJ1_dc_address[2] & (opto_data[12]));
ZC1_readdata[12] = DFFE(ZC1_readdata[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L246 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~14999 at LC2_11_N1
--operation mode is normal

BC1L246 = TC1_readdata[12] & (ZC1_readdata[12] # !AD1_enet_nios_data_master_requests_opto_data_s1) # !TC1_readdata[12] & !UC1_enet_nios_data_master_requests_o_scope_timer_s1 & (ZC1_readdata[12] # !AD1_enet_nios_data_master_requests_opto_data_s1);


--PD1_readdata[12] is dual_processor:inst|timer2:the_timer2|readdata[12] at LC3_7_N1
--operation mode is normal

PD1_readdata[12]_lut_out = !PD1L200;
PD1_readdata[12] = DFFE(PD1_readdata[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VC1_readdata[12] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[12] at LC4_4_R2
--operation mode is normal

VC1_readdata[12]_lut_out = VD1L6 & (VC1_period_l_register[12] # VC1_period_h_register[12] & VD1L1) # !VD1L6 & VC1_period_h_register[12] & (VD1L1);
VC1_readdata[12] = DFFE(VC1_readdata[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L247 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~15000 at LC6_7_N1
--operation mode is normal

BC1L247 = VC1_readdata[12] & (PD1_readdata[12] # !QD1_enet_nios_data_master_requests_timer2_s1) # !VC1_readdata[12] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (PD1_readdata[12] # !QD1_enet_nios_data_master_requests_timer2_s1);


--BC1_dbs_16_reg_segment_0[12] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[12] at LC3_9_F1
--operation mode is normal

BC1_dbs_16_reg_segment_0[12]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & KE1_q[4] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L490);
BC1_dbs_16_reg_segment_0[12] = DFFE(BC1_dbs_16_reg_segment_0[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--MD1_readdata[12] is dual_processor:inst|timer1:the_timer1|readdata[12] at LC10_6_W2
--operation mode is normal

MD1_readdata[12]_lut_out = !MD1L199;
MD1_readdata[12] = DFFE(MD1_readdata[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L248 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~15001 at LC8_8_F1
--operation mode is normal

BC1L248 = MD1_readdata[12] & (BC1_dbs_16_reg_segment_0[12] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !MD1_readdata[12] & !ND1_enet_nios_data_master_requests_timer1_s1 & (BC1_dbs_16_reg_segment_0[12] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--VB1_data_to_cpu[12] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[12] at LC1_9_Z1
--operation mode is normal

VB1_data_to_cpu[12]_lut_out = VB1L66 & (VD1L5 & VB1_endofpacketvalue_reg[12] # !VD1L5 & (VB1L95));
VB1_data_to_cpu[12] = DFFE(VB1_data_to_cpu[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L249 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~15002 at LC3_6_N1
--operation mode is normal

BC1L249 = BC1L248 & BC1L247 & (VB1_data_to_cpu[12] # !WB1_dac_spi_spi_control_port_chipselect);


--E1L1808Q is position_velocity_interface_unit:inst18|data_output[12]~reg0 at LC1_9_P2
--operation mode is normal

E1L1808Q_lut_out = E1L1782 & (E1L654) # !E1L1782 & (E1L1808Q);
E1L1808Q = DFFE(E1L1808Q_lut_out, GLOBAL(clk), , , );


--BC1L250 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~15003 at LC8_9_F1
--operation mode is normal

BC1L250 = E1L1808Q & (BC1_dbs_16_reg_segment_0[12] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1) # !E1L1808Q & !BD1_chipselect_to_the_pv_unit1 & (BC1_dbs_16_reg_segment_0[12] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--KE12_q[4] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC3_1_B1
KE12_q[4]_data_in = CB1L55;
KE12_q[4]_write_enable = CB1L38;
KE12_q[4]_clock_0 = GLOBAL(clk);
KE12_q[4]_clock_1 = GLOBAL(clk);
KE12_q[4]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[4]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[4] = MEMORY_SEGMENT(KE12_q[4]_data_in, KE12_q[4]_write_enable, KE12_q[4]_clock_0, KE12_q[4]_clock_1, , , , , VCC, KE12_q[4]_write_address, KE12_q[4]_read_address);


--BC1L251 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~15004 at LC6_15_F1
--operation mode is normal

BC1L251 = DC1_incoming_ext_ram_bus_data[12] & (KE12_q[4] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_incoming_ext_ram_bus_data[12] & !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE12_q[4] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--UG2_q[12] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[12] at EC5_1_B2
UG2_q[12]_clock_0 = GLOBAL(clk);
UG2_q[12]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[12]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[12] = MEMORY_SEGMENT(, , UG2_q[12]_clock_0, , , , , , , UG2_q[12]_write_address, UG2_q[12]_read_address);


--UG3_q[12] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[12] at EC16_1_C1
UG3_q[12]_clock_0 = GLOBAL(clk);
UG3_q[12]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[12]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[12] = MEMORY_SEGMENT(, , UG3_q[12]_clock_0, , , , , , , UG3_q[12]_write_address, UG3_q[12]_read_address);


--BC1L396 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~483 at LC5_9_F1
--operation mode is normal

BC1L396 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[12]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[12] # !YB1L49;


--BC1L252 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~15005 at LC10_9_F1
--operation mode is normal

BC1L252 = BC1L396 & (BC1_dbs_16_reg_segment_0[12] # !W1_enet_nios_data_master_requests_ad_ram_s1 & !DC1L94);


--BC1L253 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~15006 at LC7_9_F1
--operation mode is normal

BC1L253 = BC1L252 & BC1L251 & (enet_D[12] # !SC1_enet_nios_data_master_requests_lan91c111_0_s1);


--G1L25Q is prince_tie_bar_counter:inst73|data_output[12]~reg0 at LC8_3_F1
--operation mode is normal

G1L25Q_lut_out = AL8_pre_out[4];
G1L25Q = DFFE(G1L25Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L254 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~15007 at LC9_9_F1
--operation mode is normal

BC1L254 = BC1L253 & BC1L250 & (G1L25Q # !CD1_chipselect_to_the_pv_unit2);


--BC1_enet_nios_data_master_readdata[12] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12] at LC7_6_N1
--operation mode is normal

BC1_enet_nios_data_master_readdata[12] = BC1L249 & BC1L246 & BC1L254 & BC1L245;


--MJ13L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F12|the_apex20k_lcell~COMBOUT at LC1_5_N1
--operation mode is normal

MJ13L3 = JH1_p3_do_iRDCTL & !DJ1L94 & !JH1_p3_do_custom_instruction # !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[12] # !JH1_p3_do_custom_instruction);

--MJ13_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F12|cascout at LC1_5_N1
--operation mode is normal

MJ13_cascout = JH1_p3_do_iRDCTL & !DJ1L94 & !JH1_p3_do_custom_instruction # !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[12] # !JH1_p3_do_custom_instruction);


--AK26_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC25|regout at LC3_14_K1
--operation mode is normal

AK26_regout_lut_out = (YJ1_sel_override_lo & !YJ1L3 & (EJ1L7) # !YJ1_sel_override_lo & (FH1_const[12] # !YJ1L3)) & CASCADE(ZJ26_cascout);
AK26_regout = DFFE(AK26_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7179 at LC7_11_K1
--operation mode is normal

JJ1L63 = !MH1_byte_zero[1] & (WJ1_do_fwd_b_alu & QJ1_alu_result[12] # !WJ1_do_fwd_b_alu & (AK26_regout));


--BC1L220 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~15008 at LC6_9_G1
--operation mode is normal

BC1L220 = !SD1_enet_nios_data_master_qualified_request_uart1_s1 & !UD1_enet_nios_data_master_qualified_request_uart2_s1 & BC1L205;


--VB1_data_to_cpu[11] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[11] at LC5_15_R2
--operation mode is normal

VB1_data_to_cpu[11]_lut_out = VB1L66 & (VD1L5 & VB1_endofpacketvalue_reg[11] # !VD1L5 & (VB1L93));
VB1_data_to_cpu[11] = DFFE(VB1_data_to_cpu[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ZC1_readdata[11] is dual_processor:inst|opto_data:the_opto_data|readdata[11] at LC6_6_S2
--operation mode is normal

ZC1_readdata[11]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & ZC1_data_dir[11] # !TJ1_dc_address[2] & (opto_data[11]));
ZC1_readdata[11] = DFFE(ZC1_readdata[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L233 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~15009 at LC8_2_N1
--operation mode is normal

BC1L233 = VB1_data_to_cpu[11] & (ZC1_readdata[11] # !AD1_enet_nios_data_master_requests_opto_data_s1) # !VB1_data_to_cpu[11] & !WB1_dac_spi_spi_control_port_chipselect & (ZC1_readdata[11] # !AD1_enet_nios_data_master_requests_opto_data_s1);


--BC1_enet_nios_data_master_readdata[11] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11] at LC1_15_N1
--operation mode is normal

BC1_enet_nios_data_master_readdata[11] = BC1L241 & BC1L240 & BC1L233 & BC1L220;


--MJ12L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F11|the_apex20k_lcell~COMBOUT at LC2_16_N1
--operation mode is normal

MJ12L3 = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[11]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[11] # !JH1_p3_do_iRDCTL);

--MJ12_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F11|cascout at LC2_16_N1
--operation mode is normal

MJ12_cascout = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[11]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[11] # !JH1_p3_do_iRDCTL);


--VB1_data_to_cpu[10] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[10] at LC1_14_R2
--operation mode is normal

VB1_data_to_cpu[10]_lut_out = !VD1L6 & (VD1L1 & VB1_SSO_reg # !VD1L1 & (VB1L91));
VB1_data_to_cpu[10] = DFFE(VB1_data_to_cpu[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ZC1_readdata[10] is dual_processor:inst|opto_data:the_opto_data|readdata[10] at LC10_4_Q2
--operation mode is normal

ZC1_readdata[10]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & (ZC1_data_dir[10]) # !TJ1_dc_address[2] & opto_data[10]);
ZC1_readdata[10] = DFFE(ZC1_readdata[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L221 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~15012 at LC10_1_R1
--operation mode is normal

BC1L221 = VB1_data_to_cpu[10] & (ZC1_readdata[10] # !AD1_enet_nios_data_master_requests_opto_data_s1) # !VB1_data_to_cpu[10] & !WB1_dac_spi_spi_control_port_chipselect & (ZC1_readdata[10] # !AD1_enet_nios_data_master_requests_opto_data_s1);


--BC1_enet_nios_data_master_readdata[10] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10] at LC3_4_N1
--operation mode is normal

BC1_enet_nios_data_master_readdata[10] = BC1L229 & BC1L228 & BC1L221 & BC1L220;


--MJ11L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F10|the_apex20k_lcell~COMBOUT at LC5_4_N1
--operation mode is normal

MJ11L3 = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[10]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[10] # !JH1_p3_do_iRDCTL);

--MJ11_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F10|cascout at LC5_4_N1
--operation mode is normal

MJ11_cascout = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[10]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[10] # !JH1_p3_do_iRDCTL);


--AK22_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC21|regout at LC3_15_K1
--operation mode is normal

AK22_regout_lut_out = (YJ1_sel_override_lo & (!YJ1L3 & EJ1L5) # !YJ1_sel_override_lo & (FH1_const[10] # !YJ1L3)) & CASCADE(ZJ22_cascout);
AK22_regout = DFFE(AK22_regout_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JJ1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7180 at LC10_15_K1
--operation mode is normal

JJ1L64 = !MH1_byte_zero[1] & (WJ1_do_fwd_b_alu & (QJ1_alu_result[10]) # !WJ1_do_fwd_b_alu & AK22_regout);


--BC1_dbs_16_reg_segment_0[9] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[9] at LC6_8_C1
--operation mode is normal

BC1_dbs_16_reg_segment_0[9]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (KE1_q[1]) # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L484);
BC1_dbs_16_reg_segment_0[9] = DFFE(BC1_dbs_16_reg_segment_0[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--BC1L206 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~15017 at LC8_8_C1
--operation mode is normal

BC1L206 = DC1_enet_nios_data_master_requests_SRAM1_avalonS & DC1_incoming_ext_ram_bus_data[9] & (BC1_dbs_16_reg_segment_0[9] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (BC1_dbs_16_reg_segment_0[9] # !W1_enet_nios_data_master_requests_ad_ram_s1);


--BC1L207 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~15019 at LC3_8_C1
--operation mode is normal

BC1L207 = BC1L206 & BC1L214 & (BC1_dbs_16_reg_segment_0[9] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--BC1_enet_nios_data_master_readdata[9] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9] at LC3_13_N1
--operation mode is normal

BC1_enet_nios_data_master_readdata[9] = BC1L213 & BC1L212 & BC1L207 & BC1L205;


--MJ10L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F9|the_apex20k_lcell~COMBOUT at LC2_12_N1
--operation mode is normal

MJ10L3 = JH1_p3_do_iRDCTL & !DJ1L89 & !JH1_p3_do_custom_instruction # !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[9] # !JH1_p3_do_custom_instruction);

--MJ10_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F9|cascout at LC2_12_N1
--operation mode is normal

MJ10_cascout = JH1_p3_do_iRDCTL & !DJ1L89 & !JH1_p3_do_custom_instruction # !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[9] # !JH1_p3_do_custom_instruction);


--VB1_data_to_cpu[8] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[8] at LC3_5_R1
--operation mode is normal

VB1_data_to_cpu[8]_lut_out = VD1L6 & (VB1_ROE # VB1_TOE) # !VD1L6 & (VB1L138);
VB1_data_to_cpu[8] = DFFE(VB1_data_to_cpu[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ZC1_readdata[8] is dual_processor:inst|opto_data:the_opto_data|readdata[8] at LC3_4_R1
--operation mode is normal

ZC1_readdata[8]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & ZC1_data_dir[8] # !TJ1_dc_address[2] & (opto_data[8]));
ZC1_readdata[8] = DFFE(ZC1_readdata[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L191 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~15020 at LC9_4_R1
--operation mode is normal

BC1L191 = ZC1_readdata[8] & (VB1_data_to_cpu[8] # !WB1_dac_spi_spi_control_port_chipselect) # !ZC1_readdata[8] & !AD1_enet_nios_data_master_requests_opto_data_s1 & (VB1_data_to_cpu[8] # !WB1_dac_spi_spi_control_port_chipselect);


--VC1_readdata[8] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[8] at LC6_14_R2
--operation mode is normal

VC1_readdata[8]_lut_out = VD1L6 & (VC1_period_l_register[8] # VD1L1 & VC1_period_h_register[8]) # !VD1L6 & VD1L1 & VC1_period_h_register[8];
VC1_readdata[8] = DFFE(VC1_readdata[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PD1_readdata[8] is dual_processor:inst|timer2:the_timer2|readdata[8] at LC5_5_N2
--operation mode is normal

PD1_readdata[8]_lut_out = !PD1L188;
PD1_readdata[8] = DFFE(PD1_readdata[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L192 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~15022 at LC10_6_J1
--operation mode is normal

BC1L192 = PD1_readdata[8] & (VC1_readdata[8] # !WC1_enet_nios_data_master_requests_one_ms_timer_s1) # !PD1_readdata[8] & !QD1_enet_nios_data_master_requests_timer2_s1 & (VC1_readdata[8] # !WC1_enet_nios_data_master_requests_one_ms_timer_s1);


--BC1L193 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~15026 at LC4_6_J1
--operation mode is normal

BC1L193 = BC1L192 & BC1L200 & BC1L198 & BC1L199;


--BC1_enet_nios_data_master_readdata[8] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8] at LC5_3_P1
--operation mode is normal

BC1_enet_nios_data_master_readdata[8] = BC1L159 & BC1L191 & BC1L197 & BC1L193;


--MJ9L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F8|the_apex20k_lcell~COMBOUT at LC5_2_P1
--operation mode is normal

MJ9L3 = JH1_p3_do_iRDCTL & !DJ1L86 & !JH1_p3_do_custom_instruction # !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[8] # !JH1_p3_do_custom_instruction);

--MJ9_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F8|cascout at LC5_2_P1
--operation mode is normal

MJ9_cascout = JH1_p3_do_iRDCTL & !DJ1L86 & !JH1_p3_do_custom_instruction # !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[8] # !JH1_p3_do_custom_instruction);


--JJ1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7181 at LC6_8_K1
--operation mode is normal

JJ1L65 = !MH1_byte_zero[1] & (WJ1_do_fwd_b_alu & (QJ1_alu_result[8]) # !WJ1_do_fwd_b_alu & AK18_regout);


--VB1_data_to_cpu[7] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[7] at LC4_6_R2
--operation mode is normal

VB1_data_to_cpu[7]_lut_out = VD1L6 & VB1_RRDY # !VD1L6 & (VB1L83);
VB1_data_to_cpu[7] = DFFE(VB1_data_to_cpu[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EK1_readdata[7] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[7] at LC6_16_S2
--operation mode is normal

EK1_readdata[7]_lut_out = !EK1L49;
EK1_readdata[7] = DFFE(EK1_readdata[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L175 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~15028 at LC5_16_S2
--operation mode is normal

BC1L175 = VB1_data_to_cpu[7] & (EK1_readdata[7] # !SD1_enet_nios_data_master_qualified_request_uart1_s1) # !VB1_data_to_cpu[7] & !WB1_dac_spi_spi_control_port_chipselect & (EK1_readdata[7] # !SD1_enet_nios_data_master_qualified_request_uart1_s1);


--G1L15Q is prince_tie_bar_counter:inst73|data_output[7]~reg0 at LC3_3_M1
--operation mode is normal

G1L15Q_lut_out = AL7_pre_out[7];
G1L15Q = DFFE(G1L15Q_lut_out, GLOBAL(clk), , , G1L63);


--TB1_readdata[7] is dual_processor:inst|control_int:the_control_int|readdata[7] at LC9_3_M1
--operation mode is normal

TB1_readdata[7]_lut_out = TB1L58 # TJ1_dc_address[3] & TB1_edge_capture[7] & TJ1_dc_address[2];
TB1_readdata[7] = DFFE(TB1_readdata[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L176 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~15029 at LC1_3_M1
--operation mode is normal

BC1L176 = G1L15Q & (TB1_readdata[7] # !UB1_enet_nios_data_master_requests_control_int_s1) # !G1L15Q & !CD1_chipselect_to_the_pv_unit2 & (TB1_readdata[7] # !UB1_enet_nios_data_master_requests_control_int_s1);


--TC1_readdata[7] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[7] at LC10_12_V2
--operation mode is normal

TC1_readdata[7]_lut_out = TC1_period_h_register[7] & (VD1L1 # TC1_period_l_register[7] & VD1L6) # !TC1_period_h_register[7] & TC1_period_l_register[7] & VD1L6;
TC1_readdata[7] = DFFE(TC1_readdata[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L177 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~15030 at LC8_16_S2
--operation mode is normal

BC1L177 = BC1L176 & BC1L175 & (TC1_readdata[7] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1);


--BC1_enet_nios_data_master_readdata[7] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7] at LC3_12_S1
--operation mode is normal

BC1_enet_nios_data_master_readdata[7] = BC1L182 & BC1L183 & BC1L174 & BC1L177;


--MJ8L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F7|the_apex20k_lcell~COMBOUT at LC5_12_S1
--operation mode is normal

MJ8L3 = JH1_p3_do_iRDCTL & !DJ1L83 & !JH1_p3_do_custom_instruction # !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[7] # !JH1_p3_do_custom_instruction);

--MJ8_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F7|cascout at LC5_12_S1
--operation mode is normal

MJ8_cascout = JH1_p3_do_iRDCTL & !DJ1L83 & !JH1_p3_do_custom_instruction # !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[7] # !JH1_p3_do_custom_instruction);


--VB1_data_to_cpu[6] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[6] at LC5_5_R1
--operation mode is normal

VB1_data_to_cpu[6]_lut_out = VD1L6 & (!VB1_tx_holding_primed # !VB1_transmitting) # !VD1L6 & (VB1L135);
VB1_data_to_cpu[6] = DFFE(VB1_data_to_cpu[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ZC1_readdata[6] is dual_processor:inst|opto_data:the_opto_data|readdata[6] at LC7_6_R1
--operation mode is normal

ZC1_readdata[6]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & (ZC1_data_dir[6]) # !TJ1_dc_address[2] & opto_data[6]);
ZC1_readdata[6] = DFFE(ZC1_readdata[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L160 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~15032 at LC10_5_R1
--operation mode is normal

BC1L160 = VB1_data_to_cpu[6] & (ZC1_readdata[6] # !AD1_enet_nios_data_master_requests_opto_data_s1) # !VB1_data_to_cpu[6] & !WB1_dac_spi_spi_control_port_chipselect & (ZC1_readdata[6] # !AD1_enet_nios_data_master_requests_opto_data_s1);


--VC1_readdata[6] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[6] at LC5_6_R2
--operation mode is normal

VC1_readdata[6]_lut_out = VC1_period_l_register[6] & (VD1L6 # VC1_period_h_register[6] & VD1L1) # !VC1_period_l_register[6] & (VC1_period_h_register[6] & VD1L1);
VC1_readdata[6] = DFFE(VC1_readdata[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PD1_readdata[6] is dual_processor:inst|timer2:the_timer2|readdata[6] at LC5_16_R1
--operation mode is normal

PD1_readdata[6]_lut_out = !PD1L182;
PD1_readdata[6] = DFFE(PD1_readdata[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L161 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~15034 at LC1_6_R1
--operation mode is normal

BC1L161 = VC1_readdata[6] & (PD1_readdata[6] # !QD1_enet_nios_data_master_requests_timer2_s1) # !VC1_readdata[6] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (PD1_readdata[6] # !QD1_enet_nios_data_master_requests_timer2_s1);


--BC1L162 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~15038 at LC6_5_R1
--operation mode is normal

BC1L162 = BC1L169 & BC1L161 & BC1L167 & BC1L168;


--BC1_enet_nios_data_master_readdata[6] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6] at LC7_5_R1
--operation mode is normal

BC1_enet_nios_data_master_readdata[6] = BC1L160 & BC1L162 & BC1L159 & BC1L166;


--MJ7L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F6|the_apex20k_lcell~COMBOUT at LC6_15_P1
--operation mode is normal

MJ7L3 = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[6]) # !JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL # !DJ1L80);

--MJ7_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F6|cascout at LC6_15_P1
--operation mode is normal

MJ7_cascout = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[6]) # !JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL # !DJ1L80);


--JJ1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7182 at LC3_10_N1
--operation mode is normal

JJ1L66 = !MH1_byte_zero[0] & (WJ1_do_fwd_b_alu & (QJ1_alu_result[6]) # !WJ1_do_fwd_b_alu & AK14_regout);


--FB1_data_out[3] is dual_processor:inst|axis1_div_pio:the_axis1_div_pio|data_out[3] at LC1_8_P2
--operation mode is normal

FB1_data_out[3]_lut_out = XJ1_op_a[3];
FB1_data_out[3] = DFFE(FB1_data_out[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FB1L2);


--FB1_data_out[2] is dual_processor:inst|axis1_div_pio:the_axis1_div_pio|data_out[2] at LC4_8_P2
--operation mode is normal

FB1_data_out[2]_lut_out = XJ1_op_a[2];
FB1_data_out[2] = DFFE(FB1_data_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FB1L2);


--FB1_data_out[1] is dual_processor:inst|axis1_div_pio:the_axis1_div_pio|data_out[1] at LC3_8_P2
--operation mode is normal

FB1_data_out[1]_lut_out = XJ1_op_a[1];
FB1_data_out[1] = DFFE(FB1_data_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FB1L2);


--C1L7 is div_by_5:inst5|ch_a_out~52 at LC5_8_P2
--operation mode is normal

C1L7 = FB1_data_out[1] # FB1_data_out[2] # FB1_data_out[3] # !ch_a1_in;

--C1L9 is div_by_5:inst5|ch_a_out~56 at LC5_8_P2
--operation mode is normal

C1L9 = FB1_data_out[1] # FB1_data_out[2] # FB1_data_out[3] # !ch_a1_in;


--C1_A is div_by_5:inst5|A at LC7_1_P2
--operation mode is normal

C1_A_lut_out = C1_B $ !C1_UP_DN_INTERNAL;
C1_A = DFFE(C1_A_lut_out, GLOBAL(clk), !QC1_data_out[0], , C1_DIVIDED_X4);


--C1L8 is div_by_5:inst5|ch_a_out~54 at LC6_8_P2
--operation mode is normal

C1L8 = (!FB1_data_out[1] & !FB1_data_out[3] & !FB1_data_out[2] # !C1_A) & CASCADE(C1L9);


--C1L10 is div_by_5:inst5|ch_b_out~52 at LC4_9_P2
--operation mode is normal

C1L10 = FB1_data_out[2] # FB1_data_out[1] # FB1_data_out[3] # !ch_b1_in;

--C1L12 is div_by_5:inst5|ch_b_out~56 at LC4_9_P2
--operation mode is normal

C1L12 = FB1_data_out[2] # FB1_data_out[1] # FB1_data_out[3] # !ch_b1_in;


--C1_B is div_by_5:inst5|B at LC10_1_P2
--operation mode is normal

C1_B_lut_out = C1_A $ C1_UP_DN_INTERNAL;
C1_B = DFFE(C1_B_lut_out, GLOBAL(clk), !QC1_data_out[0], , C1_DIVIDED_X4);


--C1L11 is div_by_5:inst5|ch_b_out~54 at LC5_9_P2
--operation mode is normal

C1L11 = (!FB1_data_out[2] & !FB1_data_out[1] & !FB1_data_out[3] # !C1_B) & CASCADE(C1L12);


--BJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[0]~10580 at LC1_2_Q1
--operation mode is normal

BJ1L1 = FJ1L14 & !HJ1_true_regA[26] # !FJ1L14 & (!HJ1_true_regA[30]) # !FJ1L13;

--BJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[0]~10750 at LC1_2_Q1
--operation mode is normal

BJ1L3 = FJ1L14 & !HJ1_true_regA[26] # !FJ1L14 & (!HJ1_true_regA[30]) # !FJ1L13;


--BJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[0]~10686 at LC2_2_Q1
--operation mode is normal

BJ1L2 = (FJ1L13 # FJ1L14 & !HJ1_true_regA[28] # !FJ1L14 & (!HJ1_true_regA[0])) & CASCADE(BJ1L3);


--BJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[1]~10582 at LC9_12_Q1
--operation mode is normal

BJ1L4 = FJ1L14 & (!HJ1_true_regA[27]) # !FJ1L14 & !HJ1_true_regA[31] # !FJ1L13;

--BJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[1]~10751 at LC9_12_Q1
--operation mode is normal

BJ1L6 = FJ1L14 & (!HJ1_true_regA[27]) # !FJ1L14 & !HJ1_true_regA[31] # !FJ1L13;


--BJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[1]~10687 at LC10_12_Q1
--operation mode is normal

BJ1L5 = (FJ1L13 # FJ1L14 & !HJ1_true_regA[29] # !FJ1L14 & (!HJ1_true_regA[1])) & CASCADE(BJ1L6);


--BJ1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[8]~10584 at LC6_2_N1
--operation mode is normal

BJ1L25 = FJ1L14 & !HJ1_true_regA[2] # !FJ1L14 & (!HJ1_true_regA[6]) # !FJ1L13;

--BJ1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[8]~10752 at LC6_2_N1
--operation mode is normal

BJ1L27 = FJ1L14 & !HJ1_true_regA[2] # !FJ1L14 & (!HJ1_true_regA[6]) # !FJ1L13;


--BJ1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[8]~10688 at LC7_2_N1
--operation mode is normal

BJ1L26 = (FJ1L13 # FJ1L14 & (!HJ1_true_regA[4]) # !FJ1L14 & !HJ1_true_regA[8]) & CASCADE(BJ1L27);


--BJ1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[9]~10586 at LC9_6_N1
--operation mode is normal

BJ1L28 = FJ1L14 & (!HJ1_true_regA[3]) # !FJ1L14 & !HJ1_true_regA[7] # !FJ1L13;

--BJ1L30 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[9]~10753 at LC9_6_N1
--operation mode is normal

BJ1L30 = FJ1L14 & (!HJ1_true_regA[3]) # !FJ1L14 & !HJ1_true_regA[7] # !FJ1L13;


--BJ1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[9]~10689 at LC10_6_N1
--operation mode is normal

BJ1L29 = (FJ1L13 # FJ1L14 & !HJ1_true_regA[5] # !FJ1L14 & (!HJ1_true_regA[9])) & CASCADE(BJ1L30);


--BJ1L91 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[30]~10588 at LC3_2_Q1
--operation mode is normal

BJ1L91 = FJ1L14 & (!HJ1_true_regA[24]) # !FJ1L14 & !HJ1_true_regA[28] # !FJ1L13;

--BJ1L93 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[30]~10754 at LC3_2_Q1
--operation mode is normal

BJ1L93 = FJ1L14 & (!HJ1_true_regA[24]) # !FJ1L14 & !HJ1_true_regA[28] # !FJ1L13;


--BJ1L92 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[30]~10690 at LC4_2_Q1
--operation mode is normal

BJ1L92 = (FJ1L13 # FJ1L14 & !HJ1_true_regA[26] # !FJ1L14 & (!HJ1_true_regA[30])) & CASCADE(BJ1L93);


--BJ1L94 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[31]~10590 at LC1_12_Q1
--operation mode is normal

BJ1L94 = FJ1L14 & (!HJ1_true_regA[25]) # !FJ1L14 & !HJ1_true_regA[29] # !FJ1L13;

--BJ1L96 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[31]~10755 at LC1_12_Q1
--operation mode is normal

BJ1L96 = FJ1L14 & (!HJ1_true_regA[25]) # !FJ1L14 & !HJ1_true_regA[29] # !FJ1L13;


--BJ1L95 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[31]~10691 at LC2_12_Q1
--operation mode is normal

BJ1L95 = (FJ1L13 # FJ1L14 & !HJ1_true_regA[27] # !FJ1L14 & (!HJ1_true_regA[31])) & CASCADE(BJ1L96);


--JH1L107 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iSWAP~53 at LC5_3_O1
--operation mode is normal

JH1L107 = BH1_instruction_1[8] & !BH1_instruction_1[9] & BH1_instruction_1[11] & JH1L92;


--BC1L328 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~15039 at LC3_10_R1
--operation mode is normal

BC1L328 = !SC1_enet_nios_data_master_requests_lan91c111_0_s1 & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & !ND1_enet_nios_data_master_requests_timer1_s1 & !WB1_dac_spi_spi_control_port_chipselect;


--BC1L329 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~15040 at LC4_10_R1
--operation mode is normal

BC1L329 = !AD1_enet_nios_data_master_requests_opto_data_s1 & !QD1_enet_nios_data_master_requests_timer2_s1 & !UC1_enet_nios_data_master_requests_o_scope_timer_s1 & BC1L328;


--KE1_q[7] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC3_1_A2
KE1_q[7]_data_in = R1L46;
KE1_q[7]_write_enable = R1L30;
KE1_q[7]_clock_0 = GLOBAL(clk);
KE1_q[7]_clock_1 = GLOBAL(clk);
KE1_q[7]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[7]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[7] = MEMORY_SEGMENT(KE1_q[7]_data_in, KE1_q[7]_write_enable, KE1_q[7]_clock_0, KE1_q[7]_clock_1, , , , , VCC, KE1_q[7]_write_address, KE1_q[7]_read_address);


--KE8_q[7] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC5_1_K2
KE8_q[7]_data_in = Y1L56;
KE8_q[7]_write_enable = Y1L40;
KE8_q[7]_clock_0 = GLOBAL(clk);
KE8_q[7]_clock_1 = GLOBAL(clk);
KE8_q[7]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[7]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[7] = MEMORY_SEGMENT(KE8_q[7]_data_in, KE8_q[7]_write_enable, KE8_q[7]_clock_0, KE8_q[7]_clock_1, , , , , VCC, KE8_q[7]_write_address, KE8_q[7]_read_address);


--BC1L378 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[31]~15041 at LC3_7_L1
--operation mode is normal

BC1L378 = KE8_q[7] & (KE1_q[7] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !KE8_q[7] & !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (KE1_q[7] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--G1L67Q is prince_tie_bar_counter:inst73|data_output[31]~reg0 at LC10_8_L1
--operation mode is normal

G1L67Q_lut_out = AL10_pre_out[7];
G1L67Q = DFFE(G1L67Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L379 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[31]~15042 at LC8_7_L1
--operation mode is normal

BC1L379 = BC1L378 & (G1L67Q # !CD1_chipselect_to_the_pv_unit2);


--UG2_q[31] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[31] at EC3_1_B2
UG2_q[31]_clock_0 = GLOBAL(clk);
UG2_q[31]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[31]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[31] = MEMORY_SEGMENT(, , UG2_q[31]_clock_0, , , , , , , UG2_q[31]_write_address, UG2_q[31]_read_address);


--UG3_q[31] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[31] at EC3_1_C1
UG3_q[31]_clock_0 = GLOBAL(clk);
UG3_q[31]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[31]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[31] = MEMORY_SEGMENT(, , UG3_q[31]_clock_0, , , , , , , UG3_q[31]_write_address, UG3_q[31]_read_address);


--BC1L415 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~502 at LC2_16_C1
--operation mode is normal

BC1L415 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[31]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[31] # !YB1L49;


--BC1L380 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[31]~15043 at LC3_13_E1
--operation mode is normal

BC1L380 = BC1L415 & (DC1_incoming_ext_ram_bus_data[31] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS);


--KE10_q[7] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC6_1_A1
KE10_q[7]_data_in = CB1L74;
KE10_q[7]_write_enable = CB1L42;
KE10_q[7]_clock_0 = GLOBAL(clk);
KE10_q[7]_clock_1 = GLOBAL(clk);
KE10_q[7]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[7]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[7] = MEMORY_SEGMENT(KE10_q[7]_data_in, KE10_q[7]_write_enable, KE10_q[7]_clock_0, KE10_q[7]_clock_1, , , , , VCC, KE10_q[7]_write_address, KE10_q[7]_read_address);


--BC1L381 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[31]~15044 at LC10_13_E1
--operation mode is normal

BC1L381 = DC1L94 & DC1_incoming_ext_ram_bus_data[15] & (KE10_q[7] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1L94 & (KE10_q[7] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--BC1L382 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[31]~15045 at LC8_13_E1
--operation mode is normal

BC1L382 = BC1L381 & (KE6_q[7] # !W1_enet_nios_data_master_requests_ad_ram_s1);


--E1L1846Q is position_velocity_interface_unit:inst18|data_output[31]~reg0 at LC5_9_S2
--operation mode is normal

E1L1846Q_lut_out = E1L1782 & (E1L904) # !E1L1782 & E1L1846Q;
E1L1846Q = DFFE(E1L1846Q_lut_out, GLOBAL(clk), , , );


--BC1L383 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[31]~15046 at LC4_13_E1
--operation mode is normal

BC1L383 = BC1L382 & BC1L380 & (E1L1846Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[31] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[31] at LC5_5_K1
--operation mode is normal

BC1_enet_nios_data_master_readdata[31] = BC1L245 & BC1L379 & BC1L383 & BC1L329;


--MJ32L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F31|the_apex20k_lcell~COMBOUT at LC6_1_K1
--operation mode is normal

MJ32L3 = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[31] # !JH1_p3_do_custom_instruction);

--MJ32_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F31|cascout at LC6_1_K1
--operation mode is normal

MJ32_cascout = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[31] # !JH1_p3_do_custom_instruction);


--JH1L108 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iSWAP~54 at LC1_6_O1
--operation mode is normal

JH1L108 = !BH1_instruction_1[5] & !BH1_instruction_1[6];


--JH1L126 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_is_sixteenie~79 at LC10_6_O1
--operation mode is normal

JH1L126 = !BH1_instruction_1[9] & (JH1L120 # JH1L108 & JH1L93);


--KE16_q[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[4] at EC7_1_T1
KE16_q[4]_data_in = ~GND;
KE16_q[4]_clock_1 = GLOBAL(clk);
KE16_q[4]_clock_enable_1 = SH1L1;
KE16_q[4]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[4]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[4] = MEMORY_SEGMENT(KE16_q[4]_data_in, GND, GND, KE16_q[4]_clock_1, , , , KE16_q[4]_clock_enable_1, VCC, KE16_q[4]_write_address, KE16_q[4]_read_address);


--JH1L121 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_is_eightie~135 at LC6_6_O1
--operation mode is normal

JH1L121 = BH1_instruction_1[5] & BH1_instruction_1[6] & !BH1_instruction_1[9] & JH1L93;


--JH1L122 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_is_eightie~136 at LC4_5_O1
--operation mode is normal

JH1L122 = !BH1_instruction_1[7] & (JH1L121 # !BH1_instruction_1[9] & JH1L120);


--JH1L123 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_is_eightie~137 at LC9_5_O1
--operation mode is normal

JH1L123 = !BH1_instruction_1[12] & !BH1_instruction_1[13] & BH1_instruction_1[14] & BH1_instruction_1[10];


--JH1L99 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iMOVI~26 at LC1_5_O1
--operation mode is normal

JH1L99 = BH1_instruction_1[12] & BH1_instruction_1[13] & !BH1_instruction_1[15] & BH1_instruction_1[10];


--KE16_q[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[5] at EC3_1_T1
KE16_q[5]_data_in = ~GND;
KE16_q[5]_clock_1 = GLOBAL(clk);
KE16_q[5]_clock_enable_1 = SH1L1;
KE16_q[5]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[5]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[5] = MEMORY_SEGMENT(KE16_q[5]_data_in, GND, GND, KE16_q[5]_clock_1, , , , KE16_q[5]_clock_enable_1, VCC, KE16_q[5]_write_address, KE16_q[5]_read_address);


--FH1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|op_b_hi_from_zero~61 at LC9_6_Y1
--operation mode is normal

FH1L37 = !JH1_p1_op_is_trap & (KE16_q[8] # JH1_p1_op_b_from_reg_or_const & FH1_last_instruction_was_prefix);


--FH1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|op_b_hi_from_zero~62 at LC7_6_Y1
--operation mode is normal

FH1L38 = !JH1_p1_do_iMOVHI & !JH1_p1_do_iSTx & !JH1_p1_do_iLDx & FH1L37;


--KE15_q[31] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[31] at EC1_1_V1
KE15_q[31]_data_in = HJ1L41;
KE15_q[31]_write_enable = PH1L6;
KE15_q[31]_clock_0 = GLOBAL(clk);
KE15_q[31]_clock_1 = GLOBAL(clk);
KE15_q[31]_clock_enable_1 = GH1L8;
KE15_q[31]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[31]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[31] = MEMORY_SEGMENT(KE15_q[31]_data_in, KE15_q[31]_write_enable, KE15_q[31]_clock_0, KE15_q[31]_clock_1, , , , KE15_q[31]_clock_enable_1, VCC, KE15_q[31]_write_address, KE15_q[31]_read_address);


--ZJ29_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F28|the_apex20k_lcell at LC9_7_W1
--operation mode is normal

ZJ29_the_apex20k_lcell = YJ1_sel_alu_result & !YJ1_sel_raw_reg_b & (HJ1L40) # !YJ1_sel_alu_result & (KE15_q[30] # !YJ1_sel_raw_reg_b);

--ZJ29_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F28|cascout at LC9_7_W1
--operation mode is normal

ZJ29_cascout = YJ1_sel_alu_result & !YJ1_sel_raw_reg_b & (HJ1L40) # !YJ1_sel_alu_result & (KE15_q[30] # !YJ1_sel_raw_reg_b);


--NJ52L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F51|the_apex20k_lcell~COMBOUT at LC6_9_K1
--operation mode is normal

NJ52L3 = (AJ1_sel_notb & !JH1_p3_sel_memword & !JJ1_true_regB[25] # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[25] # !JH1_p3_sel_memword)) & CASCADE(MJ26_cascout);

--NJ52_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F51|cascout at LC6_9_K1
--operation mode is normal

NJ52_cascout = (AJ1_sel_notb & !JH1_p3_sel_memword & !JJ1_true_regB[25] # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[25] # !JH1_p3_sel_memword)) & CASCADE(MJ26_cascout);


--ZJ19_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F18|the_apex20k_lcell at LC2_7_W1
--operation mode is normal

ZJ19_the_apex20k_lcell = YJ1_sel_raw_reg_b & (KE15_q[25] & !YJ1_sel_alu_result) # !YJ1_sel_raw_reg_b & (HJ1L35 # !YJ1_sel_alu_result);

--ZJ19_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F18|cascout at LC2_7_W1
--operation mode is normal

ZJ19_cascout = YJ1_sel_raw_reg_b & (KE15_q[25] & !YJ1_sel_alu_result) # !YJ1_sel_raw_reg_b & (HJ1L35 # !YJ1_sel_alu_result);


--EC1_edge_capture[1] is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture[1] at LC8_2_V1
--operation mode is normal

EC1_edge_capture[1]_lut_out = !EC1L25 & (EC1_edge_capture[1] # EC1_d2_data_in[1] $ EC1_d1_data_in[1]);
EC1_edge_capture[1] = DFFE(EC1_edge_capture[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EC1_irq_mask[1] is dual_processor:inst|ls_int_input:the_ls_int_input|irq_mask[1] at LC8_12_V1
--operation mode is normal

EC1_irq_mask[1]_lut_out = XJ1_op_a[1];
EC1_irq_mask[1] = DFFE(EC1_irq_mask[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EC1L2);


--EC1L39 is dual_processor:inst|ls_int_input:the_ls_int_input|read_mux_out[1]~210 at LC5_2_V1
--operation mode is normal

EC1L39 = TJ1_dc_address[3] & (TJ1_dc_address[2] & EC1_edge_capture[1] # !TJ1_dc_address[2] & (EC1_irq_mask[1]));


--SK5_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:ls2_latch|lpm_ff:lpm_ff_component|dffs[0] at LC3_2_V1
--operation mode is normal

SK5_dffs[0]_lut_out = E1_LS_CAM_LATCH_DATA_INPUT[1] & (!QC1_data_out[0]);
SK5_dffs[0] = DFFE(SK5_dffs[0]_lut_out, GLOBAL(clk), , , );


--JH1_p2_sel_notb_x is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_sel_notb_x at LC9_2_C1
--operation mode is normal

JH1_p2_sel_notb_x_lut_out = KE16_q[6];
JH1_p2_sel_notb_x = DFFE(JH1_p2_sel_notb_x_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1_saved_status[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[1] at LC8_6_U1
--operation mode is normal

DJ1_saved_status[1]_lut_out = DJ1L18 & (JH1_p3_do_iWRCTL & (HJ1_true_regA[1]) # !JH1_p3_do_iWRCTL & DJ1L57) # !DJ1L18 & DJ1L57;
DJ1_saved_status[1] = DFFE(DJ1_saved_status[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--DJ1_Z_stored is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|Z_stored at LC2_5_U1
--operation mode is normal

DJ1_Z_stored_lut_out = DJ1L15 & (DJ1L54) # !DJ1L15 & DJ1L57;
DJ1_Z_stored = DFFE(DJ1_Z_stored_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1_Z_deferred_we);


--DJ1_N_stored_is_stale is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|N_stored_is_stale at LC3_7_Z1
--operation mode is normal

DJ1_N_stored_is_stale_lut_out = !BH1_is_cancelled_3 & (JH1_p3_N_update & !BH1_is_neutrino_3);
DJ1_N_stored_is_stale = DFFE(DJ1_N_stored_is_stale_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|Z~20 at LC4_4_S1
--operation mode is normal

DJ1L57 = DJ1_N_stored_is_stale & RJ1L1 # !DJ1_N_stored_is_stale & (DJ1_Z_stored);


--DJ1_control_register_result[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[1] at LC9_5_U1
--operation mode is normal

DJ1_control_register_result[1] = DJ1L18 & (DJ1_saved_status[1] # DJ1L17 & DJ1L57) # !DJ1L18 & (DJ1L17 & DJ1L57);


--CE2_drop_bits_node[0][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|drop_bits_node[0][3] at LC7_15_B2
--operation mode is normal

CE2_drop_bits_node[0][3]_lut_out = FE14L1;
CE2_drop_bits_node[0][3] = DFFE(CE2_drop_bits_node[0][3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p3_custom_instruction_start_mul is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_custom_instruction_start_mul at LC2_14_Z1
--operation mode is normal

JH1_p3_custom_instruction_start_mul_lut_out = JH1L91 & BH1_instruction_2[5] & !BH1_instruction_2[6] & JH1L147;
JH1_p3_custom_instruction_start_mul = DFFE(JH1_p3_custom_instruction_start_mul_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_MUL_enet_nios_s1_ci_cycle_counter[1] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|MUL_enet_nios_s1_ci_cycle_counter[1] at LC10_14_Z1
--operation mode is normal

AC1_MUL_enet_nios_s1_ci_cycle_counter[1]_lut_out = JH1_p3_custom_instruction_start_mul;
AC1_MUL_enet_nios_s1_ci_cycle_counter[1] = DFFE(AC1_MUL_enet_nios_s1_ci_cycle_counter[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_MUL_enet_nios_s1_ci_cycle_counter[0] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|MUL_enet_nios_s1_ci_cycle_counter[0] at LC7_14_Z1
--operation mode is normal

AC1_MUL_enet_nios_s1_ci_cycle_counter[0]_lut_out = AC1_MUL_enet_nios_s1_ci_cycle_counter[1];
AC1_MUL_enet_nios_s1_ci_cycle_counter[0] = DFFE(AC1_MUL_enet_nios_s1_ci_cycle_counter[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1L4 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|MUL_enet_nios_s1_select~13 at LC1_13_Z1
--operation mode is normal

AC1L4 = AC1_MUL_enet_nios_s1_ci_cycle_counter[1] # AC1_MUL_enet_nios_s1_ci_cycle_counter[0] # JH1_p3_custom_instruction_start_mul;


--L1L1 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9599 at LC6_9_B2
--operation mode is arithmetic

L1L1 = L1_q[1] $ L1_negate $ L1L6;

--L1L2 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9601 at LC6_9_B2
--operation mode is arithmetic

L1L2 = CARRY(L1_q[1] $ !L1_negate # !L1L6);


--AC1_enet_nios_custom_instruction_master_result[1] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[1] at LC3_8_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[1] = AC1L4 & (CE2_drop_bits_node[0][3] # !AC1L46 & L1L1) # !AC1L4 & (!AC1L46 & L1L1);


--JH1_p3_do_iRDCTL is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iRDCTL at LC6_15_Z1
--operation mode is normal

JH1_p3_do_iRDCTL_lut_out = JH1L101 & !BH1_instruction_2[6] & (BH1_instruction_2[5]);
JH1_p3_do_iRDCTL = DFFE(JH1_p3_do_iRDCTL_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p3_do_custom_instruction is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_custom_instruction at LC5_15_X1
--operation mode is normal

JH1_p3_do_custom_instruction_lut_out = JH1_p2_do_custom_instruction;
JH1_p3_do_custom_instruction = DFFE(JH1_p3_do_custom_instruction_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[14]~10604 at LC2_15_Q1
--operation mode is normal

BJ1L43 = FJ1L14 & (!HJ1_true_regA[8]) # !FJ1L14 & !HJ1_true_regA[12] # !FJ1L13;

--BJ1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[14]~10756 at LC2_15_Q1
--operation mode is normal

BJ1L45 = FJ1L14 & (!HJ1_true_regA[8]) # !FJ1L14 & !HJ1_true_regA[12] # !FJ1L13;


--BJ1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[14]~10692 at LC3_15_Q1
--operation mode is normal

BJ1L44 = (FJ1L13 # FJ1L14 & !HJ1_true_regA[10] # !FJ1L14 & (!HJ1_true_regA[14])) & CASCADE(BJ1L45);


--BJ1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[15]~10606 at LC1_1_N1
--operation mode is normal

BJ1L46 = FJ1L14 & !HJ1_true_regA[9] # !FJ1L14 & (!HJ1_true_regA[13]) # !FJ1L13;

--BJ1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[15]~10757 at LC1_1_N1
--operation mode is normal

BJ1L48 = FJ1L14 & !HJ1_true_regA[9] # !FJ1L14 & (!HJ1_true_regA[13]) # !FJ1L13;


--BJ1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[15]~10693 at LC2_1_N1
--operation mode is normal

BJ1L47 = (FJ1L13 # FJ1L14 & !HJ1_true_regA[11] # !FJ1L14 & (!HJ1_true_regA[15])) & CASCADE(BJ1L48);


--BJ1L19 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[6]~10608 at LC8_10_Q1
--operation mode is normal

BJ1L19 = FJ1L14 & !HJ1_true_regA[0] # !FJ1L14 & (!HJ1_true_regA[4]) # !FJ1L13;

--BJ1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[6]~10758 at LC8_10_Q1
--operation mode is normal

BJ1L21 = FJ1L14 & !HJ1_true_regA[0] # !FJ1L14 & (!HJ1_true_regA[4]) # !FJ1L13;


--BJ1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[6]~10694 at LC9_10_Q1
--operation mode is normal

BJ1L20 = (FJ1L13 # FJ1L14 & (!HJ1_true_regA[2]) # !FJ1L14 & !HJ1_true_regA[6]) & CASCADE(BJ1L21);


--BJ1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[7]~10610 at LC8_5_Q1
--operation mode is normal

BJ1L22 = FJ1L14 & (!HJ1_true_regA[1]) # !FJ1L14 & !HJ1_true_regA[5] # !FJ1L13;

--BJ1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[7]~10759 at LC8_5_Q1
--operation mode is normal

BJ1L24 = FJ1L14 & (!HJ1_true_regA[1]) # !FJ1L14 & !HJ1_true_regA[5] # !FJ1L13;


--BJ1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[7]~10695 at LC9_5_Q1
--operation mode is normal

BJ1L23 = (FJ1L13 # FJ1L14 & (!HJ1_true_regA[3]) # !FJ1L14 & !HJ1_true_regA[7]) & CASCADE(BJ1L24);


--DJ1L67 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~224 at LC5_2_U1
--operation mode is normal

DJ1L67 = JH1_p1_do_iSAVE # !HH1L24 # !JH1_p1_do_iRESTORE;


--MB1_irq is dual_processor:inst|bounceback_int:the_bounceback_int|irq at LC9_11_V1
--operation mode is normal

MB1_irq = MB1_irq_mask & MB1_edge_capture;


--PD1_irq is dual_processor:inst|timer2:the_timer2|irq at LC2_12_V2
--operation mode is normal

PD1_irq = PD1_timeout_occurred & PD1_control_register[0];


--BC1L41 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[0]~454 at LC6_15_V1
--operation mode is normal

BC1L41 = VB1_irq_reg # TC1_timeout_occurred & TC1_control_register[0] # !EK1_irq;


--BC1L42 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[0]~455 at LC8_16_V1
--operation mode is normal

BC1L42 = BC1L41 & (!VD1_control_register # !VD1_timeout_occurred);


--BC1L43 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[0]~456 at LC1_16_V1
--operation mode is normal

BC1L43 = !TB1_irq & (BC1L42 # N1_timeout_occurred & N1_control_register);


--BC1L44 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[0]~457 at LC7_13_V2
--operation mode is normal

BC1L44 = VC1_timeout_occurred & !VC1_control_register & (PD1_irq # BC1L43) # !VC1_timeout_occurred & (PD1_irq # BC1L43);


--BC1L45 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[0]~458 at LC9_14_V1
--operation mode is normal

BC1L45 = HB1_irq_mask & !HB1_edge_capture & (BC1L44 # !EC1L34) # !HB1_irq_mask & (BC1L44 # !EC1L34);


--BC1L51 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber~460 at LC2_16_V1
--operation mode is normal

BC1L51 = !TB1_irq & (!N1_control_register # !N1_timeout_occurred);


--BC1L52 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber~461 at LC6_14_V1
--operation mode is normal

BC1L52 = BC1L48 & VB1_irq_reg # !BC1L51;


--BC1L53 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber~462 at LC3_14_V1
--operation mode is normal

BC1L53 = EC1L34 & (!HB1_edge_capture # !HB1_irq_mask);


--JH1L134 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_subroutine~3 at LC4_1_T1
--operation mode is normal

JH1L134 = !JH1L135 # !RH1L28 # !RH1L29 # !RH1L30;

--JH1L136 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_subroutine~68 at LC4_1_T1
--operation mode is normal

JH1L136 = !JH1L135 # !RH1L28 # !RH1L29 # !RH1L30;


--JH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|op_subroutine_delayed_for_do_save_return_address_0~54 at LC5_1_T1
--operation mode is normal

JH1L9 = (RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[13] # !JH1L88 # !RH1_d1_instruction_fifo_out[11]) & CASCADE(JH1L136);


--YB1L7 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~489 at LC6_13_J1
--operation mode is normal

YB1L7 = YB1_enet_boot_rom_s1_arb_share_counter[1] # !YB1L40;


--YB1L8 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~490 at LC3_12_J1
--operation mode is arithmetic

YB1L8 = !YB1L16;

--YB1L9 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~492 at LC3_12_J1
--operation mode is arithmetic

YB1L9 = CARRY(YB1L16);


--YB1L10 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~494 at LC8_13_J1
--operation mode is normal

YB1L10 = YB1L40 & YB1_enet_boot_rom_s1_arb_share_counter[2] # !YB1L40 & (YB1L69);


--YB1L11 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~495 at LC6_12_J1
--operation mode is arithmetic

YB1L11 = YB1L40 $ YB1L17 $ YB1L6;

--YB1L12 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~497 at LC6_12_J1
--operation mode is arithmetic

YB1L12 = CARRY(YB1L40 & !YB1L17 & !YB1L6 # !YB1L40 & (!YB1L6 # !YB1L17));


--YB1L13 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~499 at LC7_12_J1
--operation mode is arithmetic

YB1L13 = YB1L18 $ (YB1L12);

--YB1L14 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~501 at LC7_12_J1
--operation mode is arithmetic

YB1L14 = CARRY(YB1L18 # !YB1L12);


--YB1L15 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~503 at LC8_12_J1
--operation mode is normal

YB1L15 = YB1L40 $ (YB1L14 $ YB1L19);


--YB1L54 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register_in~89 at LC7_15_D1
--operation mode is normal

YB1L54 = !TH1_pc[13] & !TH1_pc[12] & !TH1_pc[11] & !TH1_pc[10];

--YB1L57 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register_in~95 at LC7_15_D1
--operation mode is normal

YB1L57 = !TH1_pc[13] & !TH1_pc[12] & !TH1_pc[11] & !TH1_pc[10];


--YB1L56 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register_in~92 at LC8_15_D1
--operation mode is normal

YB1L56 = (!TH1_pc[15] & !TH1_pc[17] & !TH1_pc[14] & !TH1_pc[16]) & CASCADE(YB1L57);

--YB1L58 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register_in~96 at LC8_15_D1
--operation mode is normal

YB1L58 = (!TH1_pc[15] & !TH1_pc[17] & !TH1_pc[14] & !TH1_pc[16]) & CASCADE(YB1L57);


--DC1L38 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~904 at LC2_6_A1
--operation mode is normal

DC1L38 = !DC1L7 & !DC1L9;


--BC1L459 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~521 at LC7_6_A1
--operation mode is normal

BC1L459 = (!DC1_ext_ram_bus_avalon_slave_begins_xfer & !DC1L38 # !GH1_dc_read # !DC1L87) & CASCADE(BC1L464);


--HH1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest2~42 at LC6_14_Y1
--operation mode is normal

HH1L20 = BH1_dest_local_3[0] & NH1_b_local[0] & (NH1_b_local[3] $ !BH1_dest_local_3[3]) # !BH1_dest_local_3[0] & !NH1_b_local[0] & (NH1_b_local[3] $ !BH1_dest_local_3[3]);


--HH1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest2~43 at LC8_14_Y1
--operation mode is normal

HH1L21 = HH1L20 & HH1_second_stage_modifies_register & (BH1_dest_local_3[2] $ !NH1_b_local[2]);

--HH1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest2~47 at LC8_14_Y1
--operation mode is normal

HH1L23 = HH1L20 & HH1_second_stage_modifies_register & (BH1_dest_local_3[2] $ !NH1_b_local[2]);


--HH1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest2~45 at LC9_14_Y1
--operation mode is normal

HH1L22 = (NH1_b_local[4] & BH1_dest_local_3[4] & (BH1_dest_local_3[1] $ !NH1_b_local[1]) # !NH1_b_local[4] & !BH1_dest_local_3[4] & (BH1_dest_local_3[1] $ !NH1_b_local[1])) & CASCADE(HH1L23);


--XH1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value~1717 at LC5_4_Y1
--operation mode is normal

XH1L24 = RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[12] # RH1_d1_instruction_fifo_out[11] # !JH1L127;

--XH1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value~1726 at LC5_4_Y1
--operation mode is normal

XH1L26 = RH1_dont_forget_to_force_trap # RH1_d1_instruction_fifo_out[12] # RH1_d1_instruction_fifo_out[11] # !JH1L127;


--JH1L130 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_b_from_reg_or_const~89 at LC6_4_Y1
--operation mode is normal

JH1L130 = (RH1_d1_instruction_fifo_out[14] # RH1_dont_forget_to_force_trap # !JH1L129 # !RH1_d1_instruction_fifo_out[11]) & CASCADE(XH1L26);


--KE9_q[3] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC4_1_I2
KE9_q[3]_data_in = Y1L44;
KE9_q[3]_write_enable = Y1L37;
KE9_q[3]_clock_0 = GLOBAL(clk);
KE9_q[3]_clock_1 = GLOBAL(clk);
KE9_q[3]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[3]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[3] = MEMORY_SEGMENT(KE9_q[3]_data_in, KE9_q[3]_write_enable, KE9_q[3]_clock_0, KE9_q[3]_clock_1, , , , , VCC, KE9_q[3]_write_address, KE9_q[3]_read_address);


--KE2_q[3] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC11_1_E2
KE2_q[3]_data_in = R1L34;
KE2_q[3]_write_enable = R1L28;
KE2_q[3]_clock_0 = GLOBAL(clk);
KE2_q[3]_clock_1 = GLOBAL(clk);
KE2_q[3]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[3]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[3] = MEMORY_SEGMENT(KE2_q[3]_data_in, KE2_q[3]_write_enable, KE2_q[3]_clock_0, KE2_q[3]_clock_1, , , , , VCC, KE2_q[3]_write_address, KE2_q[3]_read_address);


--BC1L304 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[19]~15056 at LC7_5_F1
--operation mode is normal

BC1L304 = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & KE2_q[3] & (KE9_q[3] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1) # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (KE9_q[3] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--G1L39Q is prince_tie_bar_counter:inst73|data_output[19]~reg0 at LC8_9_E1
--operation mode is normal

G1L39Q_lut_out = AL9_pre_out[3];
G1L39Q = DFFE(G1L39Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L305 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[19]~15057 at LC1_4_F1
--operation mode is normal

BC1L305 = BC1L304 & (G1L39Q # !CD1_chipselect_to_the_pv_unit2);


--KE11_q[3] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC10_1_F1
KE11_q[3]_data_in = CB1L62;
KE11_q[3]_write_enable = CB1L40;
KE11_q[3]_clock_0 = GLOBAL(clk);
KE11_q[3]_clock_1 = GLOBAL(clk);
KE11_q[3]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[3]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[3] = MEMORY_SEGMENT(KE11_q[3]_data_in, KE11_q[3]_write_enable, KE11_q[3]_clock_0, KE11_q[3]_clock_1, , , , , VCC, KE11_q[3]_write_address, KE11_q[3]_read_address);


--BC1L306 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[19]~15058 at LC3_11_F1
--operation mode is normal

BC1L306 = KE11_q[3] & (DC1_incoming_ext_ram_bus_data[19] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS) # !KE11_q[3] & !CB1_enet_nios_data_master_requests_ad_setup_ram_s1 & (DC1_incoming_ext_ram_bus_data[19] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS);


--E1L1822Q is position_velocity_interface_unit:inst18|data_output[19]~reg0 at LC6_13_O2
--operation mode is normal

E1L1822Q_lut_out = E1L1782 & (E1L752) # !E1L1782 & E1L1822Q;
E1L1822Q = DFFE(E1L1822Q_lut_out, GLOBAL(clk), , , );


--BC1L307 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[19]~15060 at LC4_11_F1
--operation mode is normal

BC1L307 = BC1L308 & BC1L306 & (E1L1822Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[19] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[19] at LC2_3_B1
--operation mode is normal

BC1_enet_nios_data_master_readdata[19] = BC1L305 & BC1L307 & BC1L245 & BC1L329;


--MJ20L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F19|the_apex20k_lcell~COMBOUT at LC3_4_B1
--operation mode is normal

MJ20L3 = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[19] # !JH1_p3_do_custom_instruction);

--MJ20_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F19|cascout at LC3_4_B1
--operation mode is normal

MJ20_cascout = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[19] # !JH1_p3_do_custom_instruction);


--KE9_q[4] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC2_1_I2
KE9_q[4]_data_in = Y1L45;
KE9_q[4]_write_enable = Y1L37;
KE9_q[4]_clock_0 = GLOBAL(clk);
KE9_q[4]_clock_1 = GLOBAL(clk);
KE9_q[4]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[4]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[4] = MEMORY_SEGMENT(KE9_q[4]_data_in, KE9_q[4]_write_enable, KE9_q[4]_clock_0, KE9_q[4]_clock_1, , , , , VCC, KE9_q[4]_write_address, KE9_q[4]_read_address);


--KE2_q[4] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC8_1_E2
KE2_q[4]_data_in = R1L35;
KE2_q[4]_write_enable = R1L28;
KE2_q[4]_clock_0 = GLOBAL(clk);
KE2_q[4]_clock_1 = GLOBAL(clk);
KE2_q[4]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[4]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[4] = MEMORY_SEGMENT(KE2_q[4]_data_in, KE2_q[4]_write_enable, KE2_q[4]_clock_0, KE2_q[4]_clock_1, , , , , VCC, KE2_q[4]_write_address, KE2_q[4]_read_address);


--BC1L310 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[20]~15061 at LC1_8_E1
--operation mode is normal

BC1L310 = KE9_q[4] & (KE2_q[4] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !KE9_q[4] & !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (KE2_q[4] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--G1L41Q is prince_tie_bar_counter:inst73|data_output[20]~reg0 at LC8_8_E1
--operation mode is normal

G1L41Q_lut_out = AL9_pre_out[4];
G1L41Q = DFFE(G1L41Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L311 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[20]~15062 at LC10_7_E1
--operation mode is normal

BC1L311 = BC1L310 & (G1L41Q # !CD1_chipselect_to_the_pv_unit2);


--KE11_q[4] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC9_1_F1
KE11_q[4]_data_in = CB1L63;
KE11_q[4]_write_enable = CB1L40;
KE11_q[4]_clock_0 = GLOBAL(clk);
KE11_q[4]_clock_1 = GLOBAL(clk);
KE11_q[4]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[4]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[4] = MEMORY_SEGMENT(KE11_q[4]_data_in, KE11_q[4]_write_enable, KE11_q[4]_clock_0, KE11_q[4]_clock_1, , , , , VCC, KE11_q[4]_write_address, KE11_q[4]_read_address);


--BC1L312 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[20]~15063 at LC5_15_I1
--operation mode is normal

BC1L312 = KE11_q[4] & (DC1_incoming_ext_ram_bus_data[20] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS) # !KE11_q[4] & !CB1_enet_nios_data_master_requests_ad_setup_ram_s1 & (DC1_incoming_ext_ram_bus_data[20] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS);


--E1L1824Q is position_velocity_interface_unit:inst18|data_output[20]~reg0 at LC3_13_Q2
--operation mode is normal

E1L1824Q_lut_out = E1L1782 & (E1L766) # !E1L1782 & E1L1824Q;
E1L1824Q = DFFE(E1L1824Q_lut_out, GLOBAL(clk), , , );


--BC1L313 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[20]~15065 at LC3_14_I1
--operation mode is normal

BC1L313 = BC1L314 & BC1L312 & (E1L1824Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[20] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[20] at LC5_11_O1
--operation mode is normal

BC1_enet_nios_data_master_readdata[20] = BC1L311 & BC1L329 & BC1L313 & BC1L245;


--MJ21L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F20|the_apex20k_lcell~COMBOUT at LC1_11_O1
--operation mode is normal

MJ21L3 = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[20] # !JH1_p3_do_custom_instruction);

--MJ21_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F20|cascout at LC1_11_O1
--operation mode is normal

MJ21_cascout = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[20] # !JH1_p3_do_custom_instruction);


--KE9_q[1] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC1_1_I2
KE9_q[1]_data_in = Y1L42;
KE9_q[1]_write_enable = Y1L37;
KE9_q[1]_clock_0 = GLOBAL(clk);
KE9_q[1]_clock_1 = GLOBAL(clk);
KE9_q[1]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[1]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[1] = MEMORY_SEGMENT(KE9_q[1]_data_in, KE9_q[1]_write_enable, KE9_q[1]_clock_0, KE9_q[1]_clock_1, , , , , VCC, KE9_q[1]_write_address, KE9_q[1]_read_address);


--KE2_q[1] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC4_1_E2
KE2_q[1]_data_in = R1L32;
KE2_q[1]_write_enable = R1L28;
KE2_q[1]_clock_0 = GLOBAL(clk);
KE2_q[1]_clock_1 = GLOBAL(clk);
KE2_q[1]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[1]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[1] = MEMORY_SEGMENT(KE2_q[1]_data_in, KE2_q[1]_write_enable, KE2_q[1]_clock_0, KE2_q[1]_clock_1, , , , , VCC, KE2_q[1]_write_address, KE2_q[1]_read_address);


--BC1L292 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[17]~15066 at LC2_5_E1
--operation mode is normal

BC1L292 = KE2_q[1] & (KE9_q[1] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1) # !KE2_q[1] & !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (KE9_q[1] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--G1L35Q is prince_tie_bar_counter:inst73|data_output[17]~reg0 at LC7_5_E1
--operation mode is normal

G1L35Q_lut_out = AL9_pre_out[1];
G1L35Q = DFFE(G1L35Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L293 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[17]~15067 at LC8_5_E1
--operation mode is normal

BC1L293 = BC1L292 & (G1L35Q # !CD1_chipselect_to_the_pv_unit2);


--KE11_q[1] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC5_1_F1
KE11_q[1]_data_in = CB1L60;
KE11_q[1]_write_enable = CB1L40;
KE11_q[1]_clock_0 = GLOBAL(clk);
KE11_q[1]_clock_1 = GLOBAL(clk);
KE11_q[1]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[1]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[1] = MEMORY_SEGMENT(KE11_q[1]_data_in, KE11_q[1]_write_enable, KE11_q[1]_clock_0, KE11_q[1]_clock_1, , , , , VCC, KE11_q[1]_write_address, KE11_q[1]_read_address);


--BC1L294 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[17]~15068 at LC6_10_E1
--operation mode is normal

BC1L294 = KE11_q[1] & (DC1_incoming_ext_ram_bus_data[17] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS) # !KE11_q[1] & !CB1_enet_nios_data_master_requests_ad_setup_ram_s1 & (DC1_incoming_ext_ram_bus_data[17] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS);


--E1L1818Q is position_velocity_interface_unit:inst18|data_output[17]~reg0 at LC3_11_E1
--operation mode is normal

E1L1818Q_lut_out = E1L1782 & (E1L724) # !E1L1782 & E1L1818Q;
E1L1818Q = DFFE(E1L1818Q_lut_out, GLOBAL(clk), , , );


--BC1L295 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[17]~15070 at LC4_11_E1
--operation mode is normal

BC1L295 = BC1L294 & BC1L296 & (E1L1818Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[17] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[17] at LC1_9_O1
--operation mode is normal

BC1_enet_nios_data_master_readdata[17] = BC1L295 & BC1L329 & BC1L293 & BC1L245;


--MJ18L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F17|the_apex20k_lcell~COMBOUT at LC6_9_O1
--operation mode is normal

MJ18L3 = JH1_p3_do_iRDCTL & DJ1_control_register_result[17] & !JH1_p3_do_custom_instruction # !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[17] # !JH1_p3_do_custom_instruction);

--MJ18_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F17|cascout at LC6_9_O1
--operation mode is normal

MJ18_cascout = JH1_p3_do_iRDCTL & DJ1_control_register_result[17] & !JH1_p3_do_custom_instruction # !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[17] # !JH1_p3_do_custom_instruction);


--KE9_q[2] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC7_1_I2
KE9_q[2]_data_in = Y1L43;
KE9_q[2]_write_enable = Y1L37;
KE9_q[2]_clock_0 = GLOBAL(clk);
KE9_q[2]_clock_1 = GLOBAL(clk);
KE9_q[2]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[2]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[2] = MEMORY_SEGMENT(KE9_q[2]_data_in, KE9_q[2]_write_enable, KE9_q[2]_clock_0, KE9_q[2]_clock_1, , , , , VCC, KE9_q[2]_write_address, KE9_q[2]_read_address);


--KE2_q[2] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC5_1_E2
KE2_q[2]_data_in = R1L33;
KE2_q[2]_write_enable = R1L28;
KE2_q[2]_clock_0 = GLOBAL(clk);
KE2_q[2]_clock_1 = GLOBAL(clk);
KE2_q[2]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[2]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[2] = MEMORY_SEGMENT(KE2_q[2]_data_in, KE2_q[2]_write_enable, KE2_q[2]_clock_0, KE2_q[2]_clock_1, , , , , VCC, KE2_q[2]_write_address, KE2_q[2]_read_address);


--BC1L298 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[18]~15071 at LC8_6_E1
--operation mode is normal

BC1L298 = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & KE2_q[2] & (KE9_q[2] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1) # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (KE9_q[2] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--G1L37Q is prince_tie_bar_counter:inst73|data_output[18]~reg0 at LC6_5_E1
--operation mode is normal

G1L37Q_lut_out = AL9_pre_out[2];
G1L37Q = DFFE(G1L37Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L299 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[18]~15072 at LC9_5_E1
--operation mode is normal

BC1L299 = BC1L298 & (G1L37Q # !CD1_chipselect_to_the_pv_unit2);


--KE11_q[2] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC3_1_F1
KE11_q[2]_data_in = CB1L61;
KE11_q[2]_write_enable = CB1L40;
KE11_q[2]_clock_0 = GLOBAL(clk);
KE11_q[2]_clock_1 = GLOBAL(clk);
KE11_q[2]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[2]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[2] = MEMORY_SEGMENT(KE11_q[2]_data_in, KE11_q[2]_write_enable, KE11_q[2]_clock_0, KE11_q[2]_clock_1, , , , , VCC, KE11_q[2]_write_address, KE11_q[2]_read_address);


--BC1L300 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[18]~15073 at LC6_15_O2
--operation mode is normal

BC1L300 = DC1_enet_nios_data_master_requests_SRAM1_avalonS & DC1_incoming_ext_ram_bus_data[18] & (KE11_q[2] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE11_q[2] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--E1L1820Q is position_velocity_interface_unit:inst18|data_output[18]~reg0 at LC10_15_O2
--operation mode is normal

E1L1820Q_lut_out = E1L1782 & (E1L738) # !E1L1782 & E1L1820Q;
E1L1820Q = DFFE(E1L1820Q_lut_out, GLOBAL(clk), , , );


--BC1L301 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[18]~15075 at LC3_15_O2
--operation mode is normal

BC1L301 = BC1L300 & BC1L302 & (E1L1820Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[18] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[18] at LC3_15_O1
--operation mode is normal

BC1_enet_nios_data_master_readdata[18] = BC1L329 & BC1L301 & BC1L299 & BC1L245;


--MJ19L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F18|the_apex20k_lcell~COMBOUT at LC5_15_O1
--operation mode is normal

MJ19L3 = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[18] # !JH1_p3_do_custom_instruction);

--MJ19_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F18|cascout at LC5_15_O1
--operation mode is normal

MJ19_cascout = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[18] # !JH1_p3_do_custom_instruction);


--KE9_q[6] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC3_1_I2
KE9_q[6]_data_in = Y1L47;
KE9_q[6]_write_enable = Y1L37;
KE9_q[6]_clock_0 = GLOBAL(clk);
KE9_q[6]_clock_1 = GLOBAL(clk);
KE9_q[6]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[6]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[6] = MEMORY_SEGMENT(KE9_q[6]_data_in, KE9_q[6]_write_enable, KE9_q[6]_clock_0, KE9_q[6]_clock_1, , , , , VCC, KE9_q[6]_write_address, KE9_q[6]_read_address);


--KE2_q[6] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC7_1_E2
KE2_q[6]_data_in = R1L37;
KE2_q[6]_write_enable = R1L28;
KE2_q[6]_clock_0 = GLOBAL(clk);
KE2_q[6]_clock_1 = GLOBAL(clk);
KE2_q[6]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[6]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[6] = MEMORY_SEGMENT(KE2_q[6]_data_in, KE2_q[6]_write_enable, KE2_q[6]_clock_0, KE2_q[6]_clock_1, , , , , VCC, KE2_q[6]_write_address, KE2_q[6]_read_address);


--BC1L322 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[22]~15076 at LC4_5_I1
--operation mode is normal

BC1L322 = KE2_q[6] & (KE9_q[6] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1) # !KE2_q[6] & !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (KE9_q[6] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--G1L45Q is prince_tie_bar_counter:inst73|data_output[22]~reg0 at LC8_15_I1
--operation mode is normal

G1L45Q_lut_out = AL9_pre_out[6];
G1L45Q = DFFE(G1L45Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L323 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[22]~15077 at LC5_5_I1
--operation mode is normal

BC1L323 = BC1L322 & (G1L45Q # !CD1_chipselect_to_the_pv_unit2);


--KE11_q[6] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC11_1_F1
KE11_q[6]_data_in = CB1L65;
KE11_q[6]_write_enable = CB1L40;
KE11_q[6]_clock_0 = GLOBAL(clk);
KE11_q[6]_clock_1 = GLOBAL(clk);
KE11_q[6]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[6]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[6] = MEMORY_SEGMENT(KE11_q[6]_data_in, KE11_q[6]_write_enable, KE11_q[6]_clock_0, KE11_q[6]_clock_1, , , , , VCC, KE11_q[6]_write_address, KE11_q[6]_read_address);


--BC1L324 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[22]~15078 at LC3_15_Q2
--operation mode is normal

BC1L324 = DC1_incoming_ext_ram_bus_data[22] & (KE11_q[6] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_incoming_ext_ram_bus_data[22] & !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE11_q[6] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--E1L1828Q is position_velocity_interface_unit:inst18|data_output[22]~reg0 at LC8_9_Q2
--operation mode is normal

E1L1828Q_lut_out = E1L1782 & (E1L794) # !E1L1782 & (E1L1828Q);
E1L1828Q = DFFE(E1L1828Q_lut_out, GLOBAL(clk), , , );


--BC1L325 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[22]~15080 at LC7_15_Q2
--operation mode is normal

BC1L325 = BC1L324 & BC1L326 & (E1L1828Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[22] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[22] at LC9_10_W1
--operation mode is normal

BC1_enet_nios_data_master_readdata[22] = BC1L323 & BC1L325 & BC1L329 & BC1L245;


--MJ23L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F22|the_apex20k_lcell~COMBOUT at LC7_9_W1
--operation mode is normal

MJ23L3 = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[22] # !JH1_p3_do_custom_instruction);

--MJ23_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F22|cascout at LC7_9_W1
--operation mode is normal

MJ23_cascout = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[22] # !JH1_p3_do_custom_instruction);


--KE9_q[0] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC5_1_I2
KE9_q[0]_data_in = Y1L41;
KE9_q[0]_write_enable = Y1L37;
KE9_q[0]_clock_0 = GLOBAL(clk);
KE9_q[0]_clock_1 = GLOBAL(clk);
KE9_q[0]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[0]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[0] = MEMORY_SEGMENT(KE9_q[0]_data_in, KE9_q[0]_write_enable, KE9_q[0]_clock_0, KE9_q[0]_clock_1, , , , , VCC, KE9_q[0]_write_address, KE9_q[0]_read_address);


--KE2_q[0] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC3_1_E2
KE2_q[0]_data_in = R1L31;
KE2_q[0]_write_enable = R1L28;
KE2_q[0]_clock_0 = GLOBAL(clk);
KE2_q[0]_clock_1 = GLOBAL(clk);
KE2_q[0]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[0]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[0] = MEMORY_SEGMENT(KE2_q[0]_data_in, KE2_q[0]_write_enable, KE2_q[0]_clock_0, KE2_q[0]_clock_1, , , , , VCC, KE2_q[0]_write_address, KE2_q[0]_read_address);


--BC1L286 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[16]~15081 at LC3_1_I1
--operation mode is normal

BC1L286 = KE2_q[0] & (KE9_q[0] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1) # !KE2_q[0] & !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (KE9_q[0] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--G1L33Q is prince_tie_bar_counter:inst73|data_output[16]~reg0 at LC8_1_I1
--operation mode is normal

G1L33Q_lut_out = AL9_sload_path[0];
G1L33Q = DFFE(G1L33Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L287 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[16]~15082 at LC2_1_I1
--operation mode is normal

BC1L287 = BC1L286 & (G1L33Q # !CD1_chipselect_to_the_pv_unit2);


--KE11_q[0] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC6_1_F1
KE11_q[0]_data_in = CB1L59;
KE11_q[0]_write_enable = CB1L40;
KE11_q[0]_clock_0 = GLOBAL(clk);
KE11_q[0]_clock_1 = GLOBAL(clk);
KE11_q[0]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[0]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[0] = MEMORY_SEGMENT(KE11_q[0]_data_in, KE11_q[0]_write_enable, KE11_q[0]_clock_0, KE11_q[0]_clock_1, , , , , VCC, KE11_q[0]_write_address, KE11_q[0]_read_address);


--BC1L288 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[16]~15083 at LC7_6_J1
--operation mode is normal

BC1L288 = DC1_incoming_ext_ram_bus_data[16] & (KE11_q[0] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_incoming_ext_ram_bus_data[16] & !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE11_q[0] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--E1L1816Q is position_velocity_interface_unit:inst18|data_output[16]~reg0 at LC2_11_V2
--operation mode is normal

E1L1816Q_lut_out = E1L1782 & (E1L710) # !E1L1782 & E1L1816Q;
E1L1816Q = DFFE(E1L1816Q_lut_out, GLOBAL(clk), , , );


--BC1L289 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[16]~15085 at LC4_5_J1
--operation mode is normal

BC1L289 = BC1L290 & BC1L288 & (E1L1816Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[16] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[16] at LC10_14_O1
--operation mode is normal

BC1_enet_nios_data_master_readdata[16] = BC1L287 & BC1L289 & BC1L329 & BC1L245;


--MJ17L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F16|the_apex20k_lcell~COMBOUT at LC3_13_O1
--operation mode is normal

MJ17L3 = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[16]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[16] # !JH1_p3_do_iRDCTL);

--MJ17_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F16|cascout at LC3_13_O1
--operation mode is normal

MJ17_cascout = JH1_p3_do_custom_instruction & (!JH1_p3_do_iRDCTL & AC1_enet_nios_custom_instruction_master_result[16]) # !JH1_p3_do_custom_instruction & (DJ1_control_register_result[16] # !JH1_p3_do_iRDCTL);


--BJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[2]~10627 at LC1_10_Q1
--operation mode is normal

BJ1L7 = FJ1L13 # FJ1L14 & !HJ1_true_regA[30] # !FJ1L14 & (!HJ1_true_regA[2]);

--BJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[2]~10760 at LC1_10_Q1
--operation mode is normal

BJ1L9 = FJ1L13 # FJ1L14 & !HJ1_true_regA[30] # !FJ1L14 & (!HJ1_true_regA[2]);


--BJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[2]~10696 at LC2_10_Q1
--operation mode is normal

BJ1L8 = (FJ1L14 & (!HJ1_true_regA[28]) # !FJ1L14 & !HJ1_true_regA[0] # !FJ1L13) & CASCADE(BJ1L9);


--BJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[3]~10629 at LC6_12_Q1
--operation mode is normal

BJ1L10 = FJ1L13 # FJ1L14 & (!HJ1_true_regA[31]) # !FJ1L14 & !HJ1_true_regA[3];

--BJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[3]~10761 at LC6_12_Q1
--operation mode is normal

BJ1L12 = FJ1L13 # FJ1L14 & (!HJ1_true_regA[31]) # !FJ1L14 & !HJ1_true_regA[3];


--BJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[3]~10697 at LC7_12_Q1
--operation mode is normal

BJ1L11 = (FJ1L14 & !HJ1_true_regA[29] # !FJ1L14 & (!HJ1_true_regA[1]) # !FJ1L13) & CASCADE(BJ1L12);


--BJ1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[10]~10631 at LC4_2_N1
--operation mode is normal

BJ1L31 = FJ1L13 # FJ1L14 & !HJ1_true_regA[6] # !FJ1L14 & (!HJ1_true_regA[10]);

--BJ1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[10]~10762 at LC4_2_N1
--operation mode is normal

BJ1L33 = FJ1L13 # FJ1L14 & !HJ1_true_regA[6] # !FJ1L14 & (!HJ1_true_regA[10]);


--BJ1L32 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[10]~10698 at LC5_2_N1
--operation mode is normal

BJ1L32 = (FJ1L14 & (!HJ1_true_regA[4]) # !FJ1L14 & !HJ1_true_regA[8] # !FJ1L13) & CASCADE(BJ1L33);


--BJ1L34 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[11]~10633 at LC9_1_N1
--operation mode is normal

BJ1L34 = FJ1L13 # FJ1L14 & (!HJ1_true_regA[7]) # !FJ1L14 & !HJ1_true_regA[11];

--BJ1L36 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[11]~10763 at LC9_1_N1
--operation mode is normal

BJ1L36 = FJ1L13 # FJ1L14 & (!HJ1_true_regA[7]) # !FJ1L14 & !HJ1_true_regA[11];


--BJ1L35 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[11]~10699 at LC10_1_N1
--operation mode is normal

BJ1L35 = (FJ1L14 & (!HJ1_true_regA[5]) # !FJ1L14 & !HJ1_true_regA[9] # !FJ1L13) & CASCADE(BJ1L36);


--NJ56L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F55|the_apex20k_lcell~COMBOUT at LC6_7_B1
--operation mode is normal

NJ56L3 = (AJ1_sel_notb & !JJ1_true_regB[27] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[27] # !JH1_p3_sel_memword)) & CASCADE(MJ28_cascout);

--NJ56_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F55|cascout at LC6_7_B1
--operation mode is normal

NJ56_cascout = (AJ1_sel_notb & !JJ1_true_regB[27] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[27] # !JH1_p3_sel_memword)) & CASCADE(MJ28_cascout);


--ZJ23_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F22|the_apex20k_lcell at LC7_1_Z1
--operation mode is normal

ZJ23_the_apex20k_lcell = YJ1_sel_raw_reg_b & (KE15_q[27] & !YJ1_sel_alu_result) # !YJ1_sel_raw_reg_b & (HJ1L37 # !YJ1_sel_alu_result);

--ZJ23_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F22|cascout at LC7_1_Z1
--operation mode is normal

ZJ23_cascout = YJ1_sel_raw_reg_b & (KE15_q[27] & !YJ1_sel_alu_result) # !YJ1_sel_raw_reg_b & (HJ1L37 # !YJ1_sel_alu_result);


--VB1_endofpacketvalue_reg[3] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[3] at LC3_11_R2
--operation mode is normal

VB1_endofpacketvalue_reg[3]_lut_out = XJ1_op_a[3];
VB1_endofpacketvalue_reg[3] = DFFE(VB1_endofpacketvalue_reg[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_rx_holding_reg[3] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[3] at LC10_14_Z2
--operation mode is normal

VB1_rx_holding_reg[3]_lut_out = VB1_shift_reg[3];
VB1_rx_holding_reg[3] = DFFE(VB1_rx_holding_reg[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VD1L4 is dual_processor:inst|watchdog:the_watchdog|Equal~289 at LC5_13_W2
--operation mode is normal

VD1L4 = TJ1_dc_address[2] & !TJ1_dc_address[3] & TJ1_dc_address[4];


--VB1L71 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[3]~5282 at LC10_11_R2
--operation mode is normal

VB1L71 = VD1L4 & VB1_spi_slave_select_reg[3] # !VD1L4 & (VB1_rx_holding_reg[3]);


--VD1L5 is dual_processor:inst|watchdog:the_watchdog|Equal~290 at LC8_14_R2
--operation mode is normal

VD1L5 = !TJ1_dc_address[2] & TJ1_dc_address[3] & (TJ1_dc_address[4]);


--VB1L72 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[3]~5283 at LC4_11_R2
--operation mode is normal

VB1L72 = VD1L5 & VB1_endofpacketvalue_reg[3] # !VD1L5 & (VB1L71);


--VB1L73 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[3]~5284 at LC7_10_R2
--operation mode is normal

VB1L73 = VD1L1 & VB1_iROE_reg # !VD1L1 & (VB1L72);


--VD1L6 is dual_processor:inst|watchdog:the_watchdog|Equal~291 at LC7_13_R2
--operation mode is normal

VD1L6 = !TJ1_dc_address[2] & TJ1_dc_address[3] & !TJ1_dc_address[4];


--VC1_period_h_register[3] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[3] at LC2_6_R2
--operation mode is normal

VC1_period_h_register[3]_lut_out = XJ1_op_a[3];
VC1_period_h_register[3] = DFFE(VC1_period_h_register[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--VC1_period_l_register[3] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[3] at LC7_16_R2
--operation mode is normal

VC1_period_l_register[3]_lut_out = XJ1_op_a[3];
VC1_period_l_register[3] = DFFE(VC1_period_l_register[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--EC1_edge_capture[3] is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture[3] at LC6_7_V1
--operation mode is normal

EC1_edge_capture[3]_lut_out = !EC1L25 & (EC1_edge_capture[3] # EC1_d2_data_in[3] $ EC1_d1_data_in[3]);
EC1_edge_capture[3] = DFFE(EC1_edge_capture[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EC1_irq_mask[3] is dual_processor:inst|ls_int_input:the_ls_int_input|irq_mask[3] at LC2_14_V1
--operation mode is normal

EC1_irq_mask[3]_lut_out = XJ1_op_a[3];
EC1_irq_mask[3] = DFFE(EC1_irq_mask[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EC1L2);


--EC1L41 is dual_processor:inst|ls_int_input:the_ls_int_input|read_mux_out[3]~211 at LC3_7_V1
--operation mode is normal

EC1L41 = TJ1_dc_address[3] & (TJ1_dc_address[2] & EC1_edge_capture[3] # !TJ1_dc_address[2] & (EC1_irq_mask[3]));


--SK7_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:ls4_latch|lpm_ff:lpm_ff_component|dffs[0] at LC5_7_V1
--operation mode is normal

SK7_dffs[0]_lut_out = E1_LS_CAM_LATCH_DATA_INPUT[3] & !QC1_data_out[0];
SK7_dffs[0] = DFFE(SK7_dffs[0]_lut_out, GLOBAL(clk), , , );


--FE20_cs_buffer[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] at LC1_8_B2
--operation mode is arithmetic

FE20_cs_buffer[1] = FE20_sout_node[1];

--FE20_cout[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[1] at LC1_8_B2
--operation mode is arithmetic

FE20_cout[1] = CARRY(EE7L1);


--L1L3 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9603 at LC8_9_B2
--operation mode is arithmetic

L1L3 = L1_q[3] $ L1_negate $ L1L8;

--L1L4 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9605 at LC8_9_B2
--operation mode is arithmetic

L1L4 = CARRY(L1_q[3] $ !L1_negate # !L1L8);


--AC1_enet_nios_custom_instruction_master_result[3] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[3] at LC8_8_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[3] = FE20_cs_buffer[1] & (AC1L4 # L1L3 & !AC1L46) # !FE20_cs_buffer[1] & L1L3 & !AC1L46;


--NJ50L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F49|the_apex20k_lcell~COMBOUT at LC8_3_X1
--operation mode is normal

NJ50L3 = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[24]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[24])) & CASCADE(MJ25_cascout);

--NJ50_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F49|cascout at LC8_3_X1
--operation mode is normal

NJ50_cascout = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[24]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[24])) & CASCADE(MJ25_cascout);


--ZJ17_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F16|the_apex20k_lcell at LC3_4_X1
--operation mode is normal

ZJ17_the_apex20k_lcell = YJ1_sel_alu_result & HJ1L34 & (!YJ1_sel_raw_reg_b) # !YJ1_sel_alu_result & (KE15_q[24] # !YJ1_sel_raw_reg_b);

--ZJ17_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F16|cascout at LC3_4_X1
--operation mode is normal

ZJ17_cascout = YJ1_sel_alu_result & HJ1L34 & (!YJ1_sel_raw_reg_b) # !YJ1_sel_alu_result & (KE15_q[24] # !YJ1_sel_raw_reg_b);


--TB1_edge_capture[0] is dual_processor:inst|control_int:the_control_int|edge_capture[0] at LC2_12_M1
--operation mode is normal

TB1_edge_capture[0]_lut_out = !TB1L32 & (TB1_edge_capture[0] # !TB1_d2_data_in[0] & TB1_d1_data_in[0]);
TB1_edge_capture[0] = DFFE(TB1_edge_capture[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_irq_mask[0] is dual_processor:inst|control_int:the_control_int|irq_mask[0] at LC7_16_M1
--operation mode is normal

TB1_irq_mask[0]_lut_out = XJ1_op_a[0];
TB1_irq_mask[0] = DFFE(TB1_irq_mask[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TB1L1);


--TB1L51 is dual_processor:inst|control_int:the_control_int|read_mux_out[0]~312 at LC5_4_M1
--operation mode is normal

TB1L51 = TJ1_dc_address[3] & (TJ1_dc_address[2] & TB1_edge_capture[0] # !TJ1_dc_address[2] & (TB1_irq_mask[0]));


--RB1_data_out[0] is dual_processor:inst|cont_int_output:the_cont_int_output|data_out[0] at LC10_16_M1
--operation mode is normal

RB1_data_out[0]_lut_out = XJ1_op_a[0];
RB1_data_out[0] = DFFE(RB1_data_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RB1L3);


--AL7_sload_path[0] is prince_tie_bar_counter:inst73|up_down_counter:counter1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_13_M1
--operation mode is qfbk_counter

AL7_sload_path[0]_lut_out = !AL7_sload_path[0];
AL7_sload_path[0]_sload_eqn = (!FL2_X4_INTERNAL & AL7_sload_path[0]) # (FL2_X4_INTERNAL & AL7_sload_path[0]_lut_out);
AL7_sload_path[0]_reg_input = AL7_sload_path[0]_sload_eqn & !QC1_data_out[0];
AL7_sload_path[0] = DFFE(AL7_sload_path[0]_reg_input, GLOBAL(clk), , , );

--AL7_the_carries[1] is prince_tie_bar_counter:inst73|up_down_counter:counter1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_13_M1
--operation mode is qfbk_counter

AL7_the_carries[1] = CARRY(FL2_UP_DN_INTERNAL $ (AL7_sload_path[0]));


--G1L63 is prince_tie_bar_counter:inst73|data_output[30]~1299 at LC1_13_G1
--operation mode is normal

G1L63 = !TJ1_dc_address[4] & (!TJ1_dc_address[3] & G1L61);


--BC1L465 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[0]~7776 at LC2_5_M1
--operation mode is normal

BC1L465 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (KE9_q[0]) # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (DC1_incoming_ext_ram_bus_data[0]);


--BC1L466 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[0]~7777 at LC4_5_M1
--operation mode is normal

BC1L466 = W1_enet_nios_data_master_requests_ad_ram_s1 & KE7_q[0] # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L465);


--BC1L1 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|always2~0 at LC4_8_A1
--operation mode is normal

BC1L1 = !BC1_enet_nios_data_master_dbs_address[1] & BC1L20 & (!BC1L501);


--E1L1782 is position_velocity_interface_unit:inst18|data_output[0]~2332 at LC7_14_G1
--operation mode is normal

E1L1782 = BD1_chipselect_to_the_pv_unit1 & (!E1L486 & !BD1L4);


--E1L484 is position_velocity_interface_unit:inst18|Mux~3592 at LC8_13_U2
--operation mode is normal

E1L484 = TJ1_dc_address[5] & (E1L480 & E1L482 # !E1L480 & (E1L472)) # !TJ1_dc_address[5] & (E1L480);


--YB1L20 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[0]~72 at LC9_12_D1
--operation mode is normal

YB1L20 = YB1L69 & TJ1_dc_address[2] # !YB1L69 & (TH1_pc[1]);


--YB1L21 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[1]~73 at LC10_16_D1
--operation mode is normal

YB1L21 = YB1L69 & TJ1_dc_address[3] # !YB1L69 & (TH1_pc[2]);


--YB1L22 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[2]~74 at LC5_12_D1
--operation mode is normal

YB1L22 = YB1L69 & TJ1_dc_address[4] # !YB1L69 & (TH1_pc[3]);


--YB1L23 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[3]~75 at LC2_14_D1
--operation mode is normal

YB1L23 = YB1L69 & TJ1_dc_address[5] # !YB1L69 & (TH1_pc[4]);


--YB1L24 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[4]~76 at LC10_8_C1
--operation mode is normal

YB1L24 = YB1L69 & (TJ1_dc_address[6]) # !YB1L69 & TH1_pc[5];


--YB1L25 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[5]~77 at LC7_1_C1
--operation mode is normal

YB1L25 = YB1L69 & (TJ1_dc_address[7]) # !YB1L69 & TH1_pc[6];


--YB1L26 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[6]~78 at LC7_16_D1
--operation mode is normal

YB1L26 = YB1L69 & TJ1_dc_address[8] # !YB1L69 & (TH1_pc[7]);


--YB1L27 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[7]~79 at LC1_13_F1
--operation mode is normal

YB1L27 = YB1L69 & (TJ1_dc_address[9]) # !YB1L69 & TH1_pc[8];


--CB1L43 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[0]~448 at LC10_15_E1
--operation mode is normal

CB1L43 = CB1L29 & (FG1_op_a[0]) # !CB1L29 & XJ1_op_a[0];


--CB1L34 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[0]~67 at LC3_15_A1
--operation mode is normal

CB1L34 = GH1_dc_byteenable[0] & GH1_dc_write & !CB1L29 & CB1L28;


--CB1L35 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[0]~68 at LC1_16_A1
--operation mode is normal

CB1L35 = CB1L29 & (RE1_dc_write # GH1_dc_write & CB1L28);


--RE1_dc_byteenable[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_byteenable[0] at LC7_10_D2
--operation mode is normal

RE1_dc_byteenable[0]_lut_out = TE1_p2_do_dynamic_narrow_write & !HG1_combout # !TE1_p2_do_dynamic_narrow_write & (!QE1_offset_lsbs) # !TE1_p2_do_write_8;
RE1_dc_byteenable[0] = DFFE(RE1_dc_byteenable[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--CB1L36 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[0]~69 at LC8_15_A1
--operation mode is normal

CB1L36 = CB1L34 # RE1_dc_byteenable[0] & !BG1_dc_address[1] & CB1L35;


--CB1L5 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_address[0]~40 at LC9_16_A1
--operation mode is normal

CB1L5 = CB1L29 & (BG1_dc_address[2]) # !CB1L29 & TJ1_dc_address[2];


--CB1L6 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_address[1]~41 at LC8_16_E1
--operation mode is normal

CB1L6 = CB1L29 & BG1_dc_address[3] # !CB1L29 & (TJ1_dc_address[3]);


--CB1L7 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_address[2]~42 at LC10_16_E1
--operation mode is normal

CB1L7 = CB1L29 & BG1_dc_address[4] # !CB1L29 & (TJ1_dc_address[4]);


--CB1L8 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_address[3]~43 at LC6_16_E1
--operation mode is normal

CB1L8 = CB1L29 & BG1_dc_address[5] # !CB1L29 & (TJ1_dc_address[5]);


--CB1L9 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_address[4]~44 at LC10_16_L1
--operation mode is normal

CB1L9 = CB1L29 & BG1_dc_address[6] # !CB1L29 & (TJ1_dc_address[6]);


--CE2_drop_bits_node[0][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|drop_bits_node[0][2] at LC3_10_E2
--operation mode is normal

CE2_drop_bits_node[0][2]_lut_out = FE14L7;
CE2_drop_bits_node[0][2] = DFFE(CE2_drop_bits_node[0][2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L5 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9607 at LC5_9_B2
--operation mode is arithmetic

L1L5 = L1_negate $ L1L46;

--L1L6 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9609 at LC5_9_B2
--operation mode is arithmetic

L1L6 = CARRY(L1_negate & L1L46);


--AC1_enet_nios_custom_instruction_master_result[0] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[0] at LC2_7_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[0] = AC1L4 & (CE2_drop_bits_node[0][2] # L1L5 & !AC1L46) # !AC1L4 & (L1L5 & !AC1L46);


--NJ54L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F53|the_apex20k_lcell~COMBOUT at LC5_8_B1
--operation mode is normal

NJ54L3 = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[26]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[26])) & CASCADE(MJ27_cascout);

--NJ54_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F53|cascout at LC5_8_B1
--operation mode is normal

NJ54_cascout = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[26]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[26])) & CASCADE(MJ27_cascout);


--ZJ21_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F20|the_apex20k_lcell at LC1_7_Y1
--operation mode is normal

ZJ21_the_apex20k_lcell = YJ1_sel_alu_result & (HJ1L36 & !YJ1_sel_raw_reg_b) # !YJ1_sel_alu_result & (KE15_q[26] # !YJ1_sel_raw_reg_b);

--ZJ21_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F20|cascout at LC1_7_Y1
--operation mode is normal

ZJ21_cascout = YJ1_sel_alu_result & (HJ1L36 & !YJ1_sel_raw_reg_b) # !YJ1_sel_alu_result & (KE15_q[26] # !YJ1_sel_raw_reg_b);


--TC1_period_l_register[2] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[2] at LC2_16_V2
--operation mode is normal

TC1_period_l_register[2]_lut_out = XJ1_op_a[2];
TC1_period_l_register[2] = DFFE(TC1_period_l_register[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--TC1_period_h_register[2] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[2] at LC9_11_V2
--operation mode is normal

TC1_period_h_register[2]_lut_out = XJ1_op_a[2];
TC1_period_h_register[2] = DFFE(TC1_period_h_register[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--TC1L133 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[2]~504 at LC7_15_V2
--operation mode is normal

TC1L133 = VD1L6 & (TC1_period_l_register[2] # TC1_period_h_register[2] & VD1L1) # !VD1L6 & (TC1_period_h_register[2] & VD1L1);


--TC1_control_register[2] is dual_processor:inst|o_scope_timer:the_o_scope_timer|control_register[2] at LC6_15_V2
--operation mode is normal

TC1_control_register[2]_lut_out = XJ1_op_a[2];
TC1_control_register[2] = DFFE(TC1_control_register[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_control_wr_strobe);


--VD1L7 is dual_processor:inst|watchdog:the_watchdog|Equal~292 at LC5_12_T2
--operation mode is normal

VD1L7 = !TJ1_dc_address[2] & !TJ1_dc_address[3] & TJ1_dc_address[4];


--PD1_counter_snapshot[2] is dual_processor:inst|timer2:the_timer2|counter_snapshot[2] at LC3_3_N2
--operation mode is normal

PD1_counter_snapshot[2]_lut_out = PD1_internal_counter[2];
PD1_counter_snapshot[2] = DFFE(PD1_counter_snapshot[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1_period_h_register[2] is dual_processor:inst|timer2:the_timer2|period_h_register[2] at LC7_11_N2
--operation mode is normal

PD1_period_h_register[2]_lut_out = XJ1_op_a[2];
PD1_period_h_register[2] = DFFE(PD1_period_h_register[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--PD1L171 is dual_processor:inst|timer2:the_timer2|read_mux_out[2]~1266 at LC6_3_N2
--operation mode is normal

PD1L171 = VD1L7 & (PD1_counter_snapshot[2] # PD1_period_h_register[2] & VD1L1) # !VD1L7 & (PD1_period_h_register[2] & VD1L1);


--PD1_counter_snapshot[18] is dual_processor:inst|timer2:the_timer2|counter_snapshot[18] at LC1_7_N2
--operation mode is normal

PD1_counter_snapshot[18]_lut_out = PD1_internal_counter[18];
PD1_counter_snapshot[18] = DFFE(PD1_counter_snapshot[18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1_control_register[2] is dual_processor:inst|timer2:the_timer2|control_register[2] at LC8_15_N2
--operation mode is normal

PD1_control_register[2]_lut_out = XJ1_op_a[2];
PD1_control_register[2] = DFFE(PD1_control_register[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_control_wr_strobe);


--PD1L172 is dual_processor:inst|timer2:the_timer2|read_mux_out[2]~1267 at LC7_14_N2
--operation mode is normal

PD1L172 = PD1_counter_snapshot[18] & (VD1L4 # PD1_control_register[2] & VD1L3) # !PD1_counter_snapshot[18] & PD1_control_register[2] & (VD1L3);


--PD1_period_l_register[2] is dual_processor:inst|timer2:the_timer2|period_l_register[2] at LC2_3_N2
--operation mode is normal

PD1_period_l_register[2]_lut_out = XJ1_op_a[2];
PD1_period_l_register[2] = DFFE(PD1_period_l_register[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--EC1_edge_capture[2] is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture[2] at LC4_12_V1
--operation mode is normal

EC1_edge_capture[2]_lut_out = !EC1L25 & (EC1_edge_capture[2] # EC1_d1_data_in[2] $ EC1_d2_data_in[2]);
EC1_edge_capture[2] = DFFE(EC1_edge_capture[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EC1_irq_mask[2] is dual_processor:inst|ls_int_input:the_ls_int_input|irq_mask[2] at LC1_13_V1
--operation mode is normal

EC1_irq_mask[2]_lut_out = XJ1_op_a[2];
EC1_irq_mask[2] = DFFE(EC1_irq_mask[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EC1L2);


--EC1L40 is dual_processor:inst|ls_int_input:the_ls_int_input|read_mux_out[2]~212 at LC6_12_V1
--operation mode is normal

EC1L40 = TJ1_dc_address[3] & (TJ1_dc_address[2] & (EC1_edge_capture[2]) # !TJ1_dc_address[2] & EC1_irq_mask[2]);


--SK6_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:ls3_latch|lpm_ff:lpm_ff_component|dffs[0] at LC2_11_V1
--operation mode is normal

SK6_dffs[0]_lut_out = E1_LS_CAM_LATCH_DATA_INPUT[2] & !QC1_data_out[0];
SK6_dffs[0] = DFFE(SK6_dffs[0]_lut_out, GLOBAL(clk), , , );


--AL7_pre_out[2] is prince_tie_bar_counter:inst73|up_down_counter:counter1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_13_M1
--operation mode is counter

AL7_pre_out[2]_lut_out = AL7_pre_out[2] $ !AL7_the_carries[2];
AL7_pre_out[2]_sload_eqn = (!FL2_X4_INTERNAL & AL7_pre_out[2]) # (FL2_X4_INTERNAL & AL7_pre_out[2]_lut_out);
AL7_pre_out[2]_reg_input = AL7_pre_out[2]_sload_eqn & !QC1_data_out[0];
AL7_pre_out[2] = DFFE(AL7_pre_out[2]_reg_input, GLOBAL(clk), , , );

--AL7_the_carries[3] is prince_tie_bar_counter:inst73|up_down_counter:counter1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_13_M1
--operation mode is counter

AL7_the_carries[3] = CARRY(!AL7_the_carries[2] & (FL2_UP_DN_INTERNAL $ AL7_pre_out[2]));


--TB1_edge_capture[2] is dual_processor:inst|control_int:the_control_int|edge_capture[2] at LC3_7_M1
--operation mode is normal

TB1_edge_capture[2]_lut_out = !TB1L32 & (TB1_edge_capture[2] # !TB1_d2_data_in[2] & TB1_d1_data_in[2]);
TB1_edge_capture[2] = DFFE(TB1_edge_capture[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_irq_mask[2] is dual_processor:inst|control_int:the_control_int|irq_mask[2] at LC4_8_M1
--operation mode is normal

TB1_irq_mask[2]_lut_out = XJ1_op_a[2];
TB1_irq_mask[2] = DFFE(TB1_irq_mask[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TB1L1);


--TB1L53 is dual_processor:inst|control_int:the_control_int|read_mux_out[2]~313 at LC9_7_M1
--operation mode is normal

TB1L53 = TJ1_dc_address[3] & (TJ1_dc_address[2] & (TB1_edge_capture[2]) # !TJ1_dc_address[2] & TB1_irq_mask[2]);


--RB1_data_out[2] is dual_processor:inst|cont_int_output:the_cont_int_output|data_out[2] at LC2_11_M1
--operation mode is normal

RB1_data_out[2]_lut_out = XJ1_op_a[2];
RB1_data_out[2] = DFFE(RB1_data_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RB1L3);


--VB1L66 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[1]~5286 at LC8_11_Z2
--operation mode is normal

VB1L66 = TJ1_dc_address[4] # !TJ1_dc_address[3];


--VB1_endofpacketvalue_reg[2] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[2] at LC3_8_Z1
--operation mode is normal

VB1_endofpacketvalue_reg[2]_lut_out = XJ1_op_a[2];
VB1_endofpacketvalue_reg[2] = DFFE(VB1_endofpacketvalue_reg[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_rx_holding_reg[2] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[2] at LC3_15_Z2
--operation mode is normal

VB1_rx_holding_reg[2]_lut_out = VB1_shift_reg[2];
VB1_rx_holding_reg[2] = DFFE(VB1_rx_holding_reg[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VB1L69 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[2]~5287 at LC8_14_Z1
--operation mode is normal

VB1L69 = VD1L4 & VB1_spi_slave_select_reg[2] # !VD1L4 & (VB1_rx_holding_reg[2]);


--E1L514 is position_velocity_interface_unit:inst18|Mux~3607 at LC1_12_T2
--operation mode is normal

E1L514 = TJ1_dc_address[4] & (E1L510 & (E1L512) # !E1L510 & E1L502) # !TJ1_dc_address[4] & (E1L510);


--MD1_counter_snapshot[2] is dual_processor:inst|timer1:the_timer1|counter_snapshot[2] at LC3_2_W2
--operation mode is normal

MD1_counter_snapshot[2]_lut_out = MD1_internal_counter[2];
MD1_counter_snapshot[2] = DFFE(MD1_counter_snapshot[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1_period_h_register[2] is dual_processor:inst|timer1:the_timer1|period_h_register[2] at LC2_1_W2
--operation mode is normal

MD1_period_h_register[2]_lut_out = XJ1_op_a[2];
MD1_period_h_register[2] = DFFE(MD1_period_h_register[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--MD1L170 is dual_processor:inst|timer1:the_timer1|read_mux_out[2]~1266 at LC1_2_W2
--operation mode is normal

MD1L170 = VD1L7 & (MD1_counter_snapshot[2] # MD1_period_h_register[2] & VD1L1) # !VD1L7 & (MD1_period_h_register[2] & VD1L1);


--MD1_counter_snapshot[18] is dual_processor:inst|timer1:the_timer1|counter_snapshot[18] at LC5_6_W2
--operation mode is normal

MD1_counter_snapshot[18]_lut_out = MD1_internal_counter[18];
MD1_counter_snapshot[18] = DFFE(MD1_counter_snapshot[18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1_control_register[2] is dual_processor:inst|timer1:the_timer1|control_register[2] at LC7_5_S2
--operation mode is normal

MD1_control_register[2]_lut_out = XJ1_op_a[2];
MD1_control_register[2] = DFFE(MD1_control_register[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_control_wr_strobe);


--MD1L171 is dual_processor:inst|timer1:the_timer1|read_mux_out[2]~1267 at LC9_2_W2
--operation mode is normal

MD1L171 = MD1_counter_snapshot[18] & (VD1L4 # MD1_control_register[2] & VD1L3) # !MD1_counter_snapshot[18] & MD1_control_register[2] & VD1L3;


--MD1_period_l_register[2] is dual_processor:inst|timer1:the_timer1|period_l_register[2] at LC1_10_W2
--operation mode is normal

MD1_period_l_register[2]_lut_out = XJ1_op_a[2];
MD1_period_l_register[2] = DFFE(MD1_period_l_register[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--BC1L469 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[2]~7779 at LC7_6_E1
--operation mode is normal

BC1L469 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & KE9_q[2] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (DC1_incoming_ext_ram_bus_data[2]);


--BC1L470 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[2]~7780 at LC2_6_E1
--operation mode is normal

BC1L470 = W1_enet_nios_data_master_requests_ad_ram_s1 & (KE7_q[2]) # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L469);


--DJ1_saved_status[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[2] at LC6_5_U1
--operation mode is normal

DJ1_saved_status[2]_lut_out = JH1_p3_do_iWRCTL & (DJ1L18 & (HJ1_true_regA[2]) # !DJ1L18 & DJ1L53) # !JH1_p3_do_iWRCTL & (DJ1L53);
DJ1_saved_status[2] = DFFE(DJ1_saved_status[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--DJ1_V_stored is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|V_stored at LC10_3_Z1
--operation mode is normal

DJ1_V_stored_lut_out = DJ1L15 & (DJ1L50) # !DJ1L15 & DJ1L53;
DJ1_V_stored = DFFE(DJ1_V_stored_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1_C_deferred_we);


--EH1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|V_result~0 at LC6_7_Z1
--operation mode is normal

EH1L1 = KJ32_regout $ EH1_p_true_regA_msb;


--DJ1_V_stored_is_stale is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|V_stored_is_stale at LC5_3_Z1
--operation mode is normal

DJ1_V_stored_is_stale_lut_out = JH1_p3_V_update & !BH1_is_neutrino_3 & !BH1_is_cancelled_3;
DJ1_V_stored_is_stale = DFFE(DJ1_V_stored_is_stale_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--EH1_msb_xor_sum is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|msb_xor_sum at LC1_4_Z1
--operation mode is normal

EH1_msb_xor_sum_lut_out = HJ1_true_regA[31] $ MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L37);
EH1_msb_xor_sum = DFFE(EH1_msb_xor_sum_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|V~69 at LC8_3_Z1
--operation mode is normal

DJ1L53 = DJ1_V_stored_is_stale & !EH1_msb_xor_sum & EH1L1 # !DJ1_V_stored_is_stale & (DJ1_V_stored);


--DJ1_control_register_result[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[2] at LC1_5_U1
--operation mode is normal

DJ1_control_register_result[2] = DJ1L53 & (DJ1L17 # DJ1_saved_status[2] & DJ1L18) # !DJ1L53 & (DJ1_saved_status[2] & DJ1L18);


--FE20_sout_node[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[0] at LC7_8_B2
--operation mode is normal

FE20_sout_node[0]_lut_out = AE1_partial_product_node[1][0] $ !FE14L3;
FE20_sout_node[0] = DFFE(FE20_sout_node[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L7 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9611 at LC7_9_B2
--operation mode is arithmetic

L1L7 = L1_q[2] $ L1_negate $ !L1L2;

--L1L8 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9613 at LC7_9_B2
--operation mode is arithmetic

L1L8 = CARRY(!L1L2 & (L1_q[2] $ L1_negate));


--AC1_enet_nios_custom_instruction_master_result[2] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[2] at LC6_7_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[2] = AC1L4 & (FE20_sout_node[0] # L1L7 & !AC1L46) # !AC1L4 & (L1L7 & !AC1L46);


--DB1_shift_reg[9] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[9] at LC8_12_I2
--operation mode is normal

DB1_shift_reg[9]_lut_out = DB1L176 & DB1_shift_reg[8] # !DB1L176 & (DB1L182);
DB1_shift_reg[9] = DFFE(DB1_shift_reg[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_tx_holding_reg[10] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[10] at LC6_11_I2
--operation mode is normal

DB1_tx_holding_reg[10]_lut_out = FG1_op_a[10];
DB1_tx_holding_reg[10] = DFFE(DB1_tx_holding_reg[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1L181 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3995 at LC9_12_I2
--operation mode is normal

DB1L181 = DB1_transmitting & DB1_shift_reg[10] # !DB1_transmitting & (DB1_tx_holding_primed & (DB1_tx_holding_reg[10]) # !DB1_tx_holding_primed & DB1_shift_reg[10]);


--MF1L45 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[12]~388 at LC10_16_K2
--operation mode is normal

MF1L45 = JG8_regout & !JG6_regout & !JG9_regout & JG7_regout;


--QE1L75 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[15]~1337 at LC5_12_D2
--operation mode is normal

QE1L75 = QE1_K[10] & (KE5_q[11] # TE1_p1_do_normal_offset # TE1_p1_op_b_from_reg_or_const);


--AG1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1228 at LC2_14_L2
--operation mode is normal

AG1L12 = LE1_instruction_1[5] & LE1_instruction_1[8] & LE1_instruction_1[6] & LE1_instruction_1[7];


--KE4_q[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[15] at EC10_1_L2
KE4_q[15]_data_in = YF1_alu_result[15];
KE4_q[15]_write_enable = XE1L1;
KE4_q[15]_clock_0 = GLOBAL(clk);
KE4_q[15]_clock_1 = GLOBAL(clk);
KE4_q[15]_clock_enable_1 = RE1L6;
KE4_q[15]_write_address = WR_ADDR(LE1_dest_local_4[0], LE1_dest_local_4[1], LE1_dest_local_4[2], LE1_dest_local_4[3], MG3L2, MG3L3, MG3L4);
KE4_q[15]_read_address = RD_ADDR(WE1_b_local[0], WE1_b_local[1], WE1_b_local[2], WE1_b_local[3], MG2L2, MG2L3, MG2L4);
KE4_q[15] = MEMORY_SEGMENT(KE4_q[15]_data_in, KE4_q[15]_write_enable, KE4_q[15]_clock_0, KE4_q[15]_clock_1, , , , KE4_q[15]_clock_enable_1, VCC, KE4_q[15]_write_address, KE4_q[15]_read_address);


--SE1L18 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_b_matches_dest2~42 at LC7_4_C2
--operation mode is normal

SE1L18 = WE1_b_local[0] & LE1_dest_local_3[0] & (LE1_dest_local_3[3] $ !WE1_b_local[3]) # !WE1_b_local[0] & !LE1_dest_local_3[0] & (LE1_dest_local_3[3] $ !WE1_b_local[3]);


--SE1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_b_matches_dest2~43 at LC1_4_C2
--operation mode is normal

SE1L19 = SE1_second_stage_modifies_register & SE1L18 & (LE1_dest_local_3[2] $ !WE1_b_local[2]);

--SE1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_b_matches_dest2~47 at LC1_4_C2
--operation mode is normal

SE1L21 = SE1_second_stage_modifies_register & SE1L18 & (LE1_dest_local_3[2] $ !WE1_b_local[2]);


--SE1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_b_matches_dest2~45 at LC2_4_C2
--operation mode is normal

SE1L20 = (WE1_b_local[1] & LE1_dest_local_3[1] & (WE1_b_local[4] $ !LE1_dest_local_3[4]) # !WE1_b_local[1] & !LE1_dest_local_3[1] & (WE1_b_local[4] $ !LE1_dest_local_3[4])) & CASCADE(SE1L21);


--EF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|always5~0 at LC1_1_H1
--operation mode is normal

EF1L3 = EF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] & (U1_ad_nios_instruction_master_read_but_no_slave_selected # U1L18);


--EF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|always4~0 at LC4_12_H1
--operation mode is normal

EF1L2 = !EF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] & (U1L18 # U1_ad_nios_instruction_master_read_but_no_slave_selected);


--BF1_pc[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[0] at LC5_13_H1
--operation mode is counter

BF1_pc[0]_lut_out = !BF1_pc[0];
BF1_pc[0]_sload_eqn = (BF1L2 & CF1L26) # (!BF1L2 & BF1_pc[0]_lut_out);
BF1_pc[0] = DFFE(BF1_pc[0]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , BF1L31);

--BF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[0]~635 at LC5_13_H1
--operation mode is counter

BF1L7 = CARRY(BF1_pc[0]);


--AB1L12 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_address[0]~56 at LC8_16_M1
--operation mode is normal

AB1L12 = AB1L43 & (BF1_pc[0]) # !AB1L43 & BG1_dc_address[1];


--BF1_pc[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[1] at LC6_13_H1
--operation mode is counter

BF1_pc[1]_lut_out = BF1_pc[1] $ (BF1L7);
BF1_pc[1]_sload_eqn = (BF1L2 & CF1L27) # (!BF1L2 & BF1_pc[1]_lut_out);
BF1_pc[1] = DFFE(BF1_pc[1]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , BF1L31);

--BF1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[1]~638 at LC6_13_H1
--operation mode is counter

BF1L9 = CARRY(!BF1L7 # !BF1_pc[1]);


--AB1L13 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_address[1]~57 at LC5_12_H1
--operation mode is normal

AB1L13 = AB1L43 & BF1_pc[1] # !AB1L43 & (BG1_dc_address[2]);


--BF1_pc[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[2] at LC7_13_H1
--operation mode is counter

BF1_pc[2]_lut_out = BF1_pc[2] $ (!BF1L9);
BF1_pc[2]_sload_eqn = (BF1L2 & CF1L28) # (!BF1L2 & BF1_pc[2]_lut_out);
BF1_pc[2] = DFFE(BF1_pc[2]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , BF1L31);

--BF1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[2]~641 at LC7_13_H1
--operation mode is counter

BF1L11 = CARRY(BF1_pc[2] & (!BF1L9));


--AB1L14 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_address[2]~58 at LC8_16_J1
--operation mode is normal

AB1L14 = AB1L43 & (BF1_pc[2]) # !AB1L43 & BG1_dc_address[3];


--BF1_pc[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[3] at LC8_13_H1
--operation mode is counter

BF1_pc[3]_lut_out = BF1_pc[3] $ BF1L11;
BF1_pc[3]_sload_eqn = (BF1L2 & CF1L29) # (!BF1L2 & BF1_pc[3]_lut_out);
BF1_pc[3] = DFFE(BF1_pc[3]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , BF1L31);

--BF1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[3]~644 at LC8_13_H1
--operation mode is counter

BF1L13 = CARRY(!BF1L11 # !BF1_pc[3]);


--AB1L15 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_address[3]~59 at LC9_16_H1
--operation mode is normal

AB1L15 = AB1L43 & BF1_pc[3] # !AB1L43 & (BG1_dc_address[4]);


--BF1_pc[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[4] at LC9_13_H1
--operation mode is counter

BF1_pc[4]_lut_out = BF1_pc[4] $ !BF1L13;
BF1_pc[4]_sload_eqn = (BF1L2 & CF1L30) # (!BF1L2 & BF1_pc[4]_lut_out);
BF1_pc[4] = DFFE(BF1_pc[4]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , BF1L31);

--BF1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[4]~647 at LC9_13_H1
--operation mode is counter

BF1L15 = CARRY(BF1_pc[4] & !BF1L13);


--AB1L16 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_address[4]~60 at LC10_16_I1
--operation mode is normal

AB1L16 = AB1L43 & (BF1_pc[4]) # !AB1L43 & BG1_dc_address[5];


--BF1_pc[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[5] at LC10_13_H1
--operation mode is counter

BF1_pc[5]_lut_out = BF1_pc[5] $ BF1L15;
BF1_pc[5]_sload_eqn = (BF1L2 & CF1L31) # (!BF1L2 & BF1_pc[5]_lut_out);
BF1_pc[5] = DFFE(BF1_pc[5]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , BF1L31);

--BF1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[5]~650 at LC10_13_H1
--operation mode is counter

BF1L17 = CARRY(!BF1L15 # !BF1_pc[5]);


--AB1L17 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_address[5]~61 at LC7_7_L1
--operation mode is normal

AB1L17 = AB1L43 & BF1_pc[5] # !AB1L43 & (BG1_dc_address[6]);


--AB1L18 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_address[6]~62 at LC7_12_M1
--operation mode is normal

AB1L18 = AB1L43 & (BF1_pc[6]) # !AB1L43 & BG1_dc_address[7];


--BC1L30 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[5]~224 at LC6_9_I1
--operation mode is normal

BC1L30 = BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[21] # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[5]);


--W1L70 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[5]~128 at LC7_16_I1
--operation mode is normal

W1L70 = W1L55 & (FG1_op_a[5]) # !W1L55 & BC1L30;


--W1L61 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writebyteenable[0]~117 at LC2_12_I1
--operation mode is normal

W1L61 = W1L55 & (RE1_dc_write # GH1_dc_write & W1L101);


--Y1L35 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writebyteenable[0]~160 at LC5_12_I1
--operation mode is normal

Y1L35 = GH1_dc_write & (BC1_enet_nios_data_master_dbs_address[1] & (GH1_dc_byteenable[2]) # !BC1_enet_nios_data_master_dbs_address[1] & GH1_dc_byteenable[0]);


--W1L62 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writebyteenable[0]~118 at LC9_12_I1
--operation mode is normal

W1L62 = RE1_dc_byteenable[0] & (W1L61 # Y1L35 & W1L63) # !RE1_dc_byteenable[0] & Y1L35 & W1L63;


--W1L14 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[0]~1680 at LC1_16_I1
--operation mode is normal

W1L14 = W1L9 & (BF1_pc[0]) # !W1L9 & BC1_enet_nios_data_master_dbs_address[1];


--W1L15 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[0]~1681 at LC3_16_I1
--operation mode is normal

W1L15 = W1L55 & BG1_dc_address[1] # !W1L55 & (W1L14);


--W1L16 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[1]~1682 at LC8_15_H1
--operation mode is normal

W1L16 = W1L9 & (BF1_pc[1]) # !W1L9 & TJ1_dc_address[2];


--W1L17 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[1]~1683 at LC4_16_H1
--operation mode is normal

W1L17 = W1L55 & BG1_dc_address[2] # !W1L55 & (W1L16);


--W1L18 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[2]~1684 at LC3_16_J1
--operation mode is normal

W1L18 = W1L9 & (BF1_pc[2]) # !W1L9 & TJ1_dc_address[3];


--W1L19 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[2]~1685 at LC10_16_J1
--operation mode is normal

W1L19 = W1L55 & BG1_dc_address[3] # !W1L55 & (W1L18);


--W1L20 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[3]~1686 at LC3_16_H1
--operation mode is normal

W1L20 = W1L9 & (BF1_pc[3]) # !W1L9 & TJ1_dc_address[4];


--W1L21 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[3]~1687 at LC10_16_H1
--operation mode is normal

W1L21 = W1L55 & BG1_dc_address[4] # !W1L55 & (W1L20);


--W1L22 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[4]~1688 at LC6_16_I1
--operation mode is normal

W1L22 = W1L9 & (BF1_pc[4]) # !W1L9 & TJ1_dc_address[5];


--W1L23 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[4]~1689 at LC5_16_I1
--operation mode is normal

W1L23 = W1L55 & BG1_dc_address[5] # !W1L55 & (W1L22);


--W1L24 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[5]~1690 at LC3_16_L1
--operation mode is normal

W1L24 = W1L9 & BF1_pc[5] # !W1L9 & (TJ1_dc_address[6]);


--W1L25 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[5]~1691 at LC9_16_L1
--operation mode is normal

W1L25 = W1L55 & BG1_dc_address[6] # !W1L55 & (W1L24);


--W1L26 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[6]~1692 at LC5_16_J1
--operation mode is normal

W1L26 = W1L9 & BF1_pc[6] # !W1L9 & (TJ1_dc_address[7]);


--W1L27 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[6]~1693 at LC6_16_J1
--operation mode is normal

W1L27 = W1L55 & BG1_dc_address[7] # !W1L55 & (W1L26);


--W1L28 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[7]~1694 at LC8_16_L1
--operation mode is normal

W1L28 = W1L9 & (BF1_pc[7]) # !W1L9 & TJ1_dc_address[8];


--W1L29 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[7]~1695 at LC4_16_L1
--operation mode is normal

W1L29 = W1L55 & (BG1_dc_address[8]) # !W1L55 & (W1L28);


--W1L30 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[8]~1696 at LC2_16_L1
--operation mode is normal

W1L30 = W1L9 & (BF1_pc[8]) # !W1L9 & TJ1_dc_address[9];


--W1L31 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[8]~1697 at LC6_16_L1
--operation mode is normal

W1L31 = W1L55 & (BG1_dc_address[9]) # !W1L55 & (W1L30);


--W1L32 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[9]~1698 at LC5_16_H1
--operation mode is normal

W1L32 = W1L9 & BF1_pc[9] # !W1L9 & (TJ1_dc_address[10]);


--W1L33 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[9]~1699 at LC6_16_H1
--operation mode is normal

W1L33 = W1L55 & BG1_dc_address[10] # !W1L55 & (W1L32);


--BC1L40 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[15]~225 at LC1_1_G1
--operation mode is normal

BC1L40 = BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[31]) # !BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[15];


--W1L80 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[15]~129 at LC4_7_H1
--operation mode is normal

W1L80 = W1L55 & (FG1_op_a[15]) # !W1L55 & BC1L40;


--RE1_dc_byteenable[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_byteenable[1] at LC3_10_D2
--operation mode is normal

RE1_dc_byteenable[1]_lut_out = TE1_p2_do_dynamic_narrow_write & HG1_combout # !TE1_p2_do_dynamic_narrow_write & (QE1_offset_lsbs) # !TE1_p2_do_write_8;
RE1_dc_byteenable[1] = DFFE(RE1_dc_byteenable[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--Y1L39 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writebyteenable[1]~161 at LC10_9_A1
--operation mode is normal

Y1L39 = GH1_dc_write & (BC1_enet_nios_data_master_dbs_address[1] & (GH1_dc_byteenable[3]) # !BC1_enet_nios_data_master_dbs_address[1] & GH1_dc_byteenable[1]);


--W1L64 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writebyteenable[1]~119 at LC10_12_I1
--operation mode is normal

W1L64 = RE1_dc_byteenable[1] & (W1L61 # Y1L39 & W1L63) # !RE1_dc_byteenable[1] & Y1L39 & W1L63;


--BC1L39 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[14]~226 at LC3_11_A1
--operation mode is normal

BC1L39 = BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[30] # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[14]);


--W1L79 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[14]~130 at LC2_7_M1
--operation mode is normal

W1L79 = W1L55 & (FG1_op_a[14]) # !W1L55 & BC1L39;


--BC1L36 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[11]~227 at LC10_3_H1
--operation mode is normal

BC1L36 = BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[27] # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[11]);


--W1L76 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[11]~131 at LC8_7_H1
--operation mode is normal

W1L76 = W1L55 & (FG1_op_a[11]) # !W1L55 & BC1L36;


--BC1L38 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[13]~228 at LC10_11_A1
--operation mode is normal

BC1L38 = BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[29] # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[13]);


--W1L78 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[13]~132 at LC8_7_G1
--operation mode is normal

W1L78 = W1L55 & (FG1_op_a[13]) # !W1L55 & BC1L38;


--BC1L37 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[12]~229 at LC9_11_J1
--operation mode is normal

BC1L37 = BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[28] # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[12]);


--W1L77 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[12]~133 at LC10_13_G1
--operation mode is normal

W1L77 = W1L55 & FG1_op_a[12] # !W1L55 & (BC1L37);


--BC1L35 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[10]~230 at LC8_2_A1
--operation mode is normal

BC1L35 = BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[26]) # !BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[10];


--W1L75 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[10]~134 at LC8_16_D1
--operation mode is normal

W1L75 = W1L55 & (FG1_op_a[10]) # !W1L55 & BC1L35;


--BC1L31 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[6]~231 at LC8_10_I1
--operation mode is normal

BC1L31 = BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[22] # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[6]);


--W1L71 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[6]~135 at LC9_16_I1
--operation mode is normal

W1L71 = W1L55 & (FG1_op_a[6]) # !W1L55 & BC1L31;


--CG1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[2]~423 at LC5_15_G2
--operation mode is normal

CG1L4 = WE1L7 & (ZE1_d1_instruction_fifo_out[10] # ZE1_d1_instruction_fifo_out[11]) # !ZE1_d1_instruction_fifo_out[12];

--CG1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[2]~435 at LC5_15_G2
--operation mode is normal

CG1L6 = WE1L7 & (ZE1_d1_instruction_fifo_out[10] # ZE1_d1_instruction_fifo_out[11]) # !ZE1_d1_instruction_fifo_out[12];


--CG1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[2]~429 at LC6_15_G2
--operation mode is normal

CG1L5 = (!ZE1_d1_instruction_fifo_out[10] & !ZE1_d1_instruction_fifo_out[11] # !WE1L7 # !ZE1_d1_instruction_fifo_out[7]) & CASCADE(CG1L6);


--CG1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[3]~425 at LC4_2_G2
--operation mode is normal

CG1L7 = WE1L7 & (ZE1_d1_instruction_fifo_out[10] # ZE1_d1_instruction_fifo_out[11]) # !ZE1_d1_instruction_fifo_out[13];

--CG1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[3]~436 at LC4_2_G2
--operation mode is normal

CG1L9 = WE1L7 & (ZE1_d1_instruction_fifo_out[10] # ZE1_d1_instruction_fifo_out[11]) # !ZE1_d1_instruction_fifo_out[13];


--CG1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[3]~430 at LC5_2_G2
--operation mode is normal

CG1L8 = (!ZE1_d1_instruction_fifo_out[10] & !ZE1_d1_instruction_fifo_out[11] # !WE1L7 # !ZE1_d1_instruction_fifo_out[8]) & CASCADE(CG1L9);


--CG1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[4]~427 at LC9_15_G2
--operation mode is normal

CG1L10 = WE1L7 & (ZE1_d1_instruction_fifo_out[10] # ZE1_d1_instruction_fifo_out[11]) # !ZE1_d1_instruction_fifo_out[14];

--CG1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[4]~437 at LC9_15_G2
--operation mode is normal

CG1L12 = WE1L7 & (ZE1_d1_instruction_fifo_out[10] # ZE1_d1_instruction_fifo_out[11]) # !ZE1_d1_instruction_fifo_out[14];


--CG1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[4]~431 at LC10_15_G2
--operation mode is normal

CG1L11 = (!ZE1_d1_instruction_fifo_out[10] & !ZE1_d1_instruction_fifo_out[11] # !ZE1_d1_instruction_fifo_out[9] # !WE1L7) & CASCADE(CG1L12);


--BC1L33 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[8]~232 at LC5_13_A1
--operation mode is normal

BC1L33 = BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[24] # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[8]);


--W1L73 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[8]~136 at LC8_13_A1
--operation mode is normal

W1L73 = W1L55 & FG1_op_a[8] # !W1L55 & (BC1L33);


--BC1L32 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[7]~233 at LC5_3_J1
--operation mode is normal

BC1L32 = BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[23] # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[7]);


--W1L72 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[7]~137 at LC7_16_J1
--operation mode is normal

W1L72 = W1L55 & (FG1_op_a[7]) # !W1L55 & BC1L32;


--BC1L34 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[9]~234 at LC3_12_A1
--operation mode is normal

BC1L34 = BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[25] # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[9]);


--W1L74 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[9]~138 at LC6_16_D1
--operation mode is normal

W1L74 = W1L55 & (FG1_op_a[9]) # !W1L55 & BC1L34;


--BC1L26 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[1]~235 at LC3_4_L1
--operation mode is normal

BC1L26 = BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[17] # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[1]);


--W1L66 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[1]~139 at LC7_16_L1
--operation mode is normal

W1L66 = W1L55 & (FG1_op_a[1]) # !W1L55 & BC1L26;


--KF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[1]~3876 at LC3_5_K2
--operation mode is normal

KF1L4 = PF1L2 & !RF1L24 # !PF1L2 & (!RF1L32) # !PF1L1;

--KF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[1]~3952 at LC3_5_K2
--operation mode is normal

KF1L6 = PF1L2 & !RF1L24 # !PF1L2 & (!RF1L32) # !PF1L1;


--KF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[1]~3920 at LC4_5_K2
--operation mode is normal

KF1L5 = (PF1L1 # PF1L2 & (!RF1L28) # !PF1L2 & !RF1L4) & CASCADE(KF1L6);


--KF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[2]~3878 at LC9_7_K2
--operation mode is normal

KF1L7 = PF1L2 & (!RF1L26) # !PF1L2 & !RF1L2 # !PF1L1;

--KF1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[2]~3953 at LC9_7_K2
--operation mode is normal

KF1L9 = PF1L2 & (!RF1L26) # !PF1L2 & !RF1L2 # !PF1L1;


--KF1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[2]~3921 at LC10_7_K2
--operation mode is normal

KF1L8 = (PF1L1 # PF1L2 & !RF1L30 # !PF1L2 & (!RF1L6)) & CASCADE(KF1L9);


--KF1L28 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[9]~3880 at LC6_13_K2
--operation mode is normal

KF1L28 = PF1L2 & !RF1L8 # !PF1L2 & (!RF1L16) # !PF1L1;

--KF1L30 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[9]~3954 at LC6_13_K2
--operation mode is normal

KF1L30 = PF1L2 & !RF1L8 # !PF1L2 & (!RF1L16) # !PF1L1;


--KF1L29 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[9]~3922 at LC7_13_K2
--operation mode is normal

KF1L29 = (PF1L1 # PF1L2 & !RF1L12 # !PF1L2 & (!RF1L20)) & CASCADE(KF1L30);


--KF1L31 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[10]~3882 at LC4_9_K2
--operation mode is normal

KF1L31 = PF1L2 & !RF1L10 # !PF1L2 & (!RF1L18) # !PF1L1;

--KF1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[10]~3955 at LC4_9_K2
--operation mode is normal

KF1L33 = PF1L2 & !RF1L10 # !PF1L2 & (!RF1L18) # !PF1L1;


--KF1L32 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[10]~3923 at LC5_9_K2
--operation mode is normal

KF1L32 = (PF1L1 # PF1L2 & !RF1L14 # !PF1L2 & (!RF1L22)) & CASCADE(KF1L33);


--TE1L101 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_sel_dynamic_ext~144 at LC7_8_F2
--operation mode is normal

TE1L101 = TE1L90 & !LE1_instruction_2[11] & !LE1_instruction_2[7];


--TE1L102 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_sel_dynamic_ext~145 at LC6_8_F2
--operation mode is normal

TE1L102 = TE1L101 # LE1_instruction_2[11] & !LE1_instruction_2[13] & !LE1_instruction_2[12];


--TE1L103 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_sel_dynamic_ext~146 at LC8_11_F2
--operation mode is normal

TE1L103 = LE1_instruction_2[15] # !TE1L102 # !LE1_instruction_2[14] # !LE1_instruction_2[10];

--TE1L105 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_sel_dynamic_ext~150 at LC8_11_F2
--operation mode is normal

TE1L105 = LE1_instruction_2[15] # !TE1L102 # !LE1_instruction_2[14] # !LE1_instruction_2[10];


--TE1L79 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iSKPRzx~38 at LC10_12_F2
--operation mode is normal

TE1L79 = !LE1_instruction_2[8] & (LE1_instruction_2[9] & TE1L69);


--TE1L104 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_sel_dynamic_ext~148 at LC9_11_F2
--operation mode is normal

TE1L104 = (LE1_instruction_2[5] # LE1_instruction_2[7] # !TE1L79 # !LE1_instruction_2[6]) & CASCADE(TE1L105);


--KF1L43 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[14]~3884 at LC8_13_K2
--operation mode is normal

KF1L43 = PF1L2 & (!RF1L18) # !PF1L2 & !RF1L26 # !PF1L1;

--KF1L45 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[14]~3956 at LC8_13_K2
--operation mode is normal

KF1L45 = PF1L2 & (!RF1L18) # !PF1L2 & !RF1L26 # !PF1L1;


--KF1L44 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[14]~3924 at LC9_13_K2
--operation mode is normal

KF1L44 = (PF1L1 # PF1L2 & !RF1L22 # !PF1L2 & (!RF1L30)) & CASCADE(KF1L45);


--KF1L46 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[15]~3886 at LC3_14_K2
--operation mode is normal

KF1L46 = PF1L2 & !RF1L20 # !PF1L2 & (!RF1L28) # !PF1L1;

--KF1L48 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[15]~3957 at LC3_14_K2
--operation mode is normal

KF1L48 = PF1L2 & !RF1L20 # !PF1L2 & (!RF1L28) # !PF1L1;


--KF1L47 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[15]~3925 at LC4_14_K2
--operation mode is normal

KF1L47 = (PF1L1 # PF1L2 & (!RF1L24) # !PF1L2 & !RF1L32) & CASCADE(KF1L48);


--KE10_q[2] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC11_1_A1
KE10_q[2]_data_in = CB1L69;
KE10_q[2]_write_enable = CB1L42;
KE10_q[2]_clock_0 = GLOBAL(clk);
KE10_q[2]_clock_1 = GLOBAL(clk);
KE10_q[2]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[2]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[2] = MEMORY_SEGMENT(KE10_q[2]_data_in, KE10_q[2]_write_enable, KE10_q[2]_clock_0, KE10_q[2]_clock_1, , , , , VCC, KE10_q[2]_write_address, KE10_q[2]_read_address);


--KE12_q[2] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC1_1_B1
KE12_q[2]_data_in = CB1L53;
KE12_q[2]_write_enable = CB1L38;
KE12_q[2]_clock_0 = GLOBAL(clk);
KE12_q[2]_clock_1 = GLOBAL(clk);
KE12_q[2]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[2]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[2] = MEMORY_SEGMENT(KE12_q[2]_data_in, KE12_q[2]_write_enable, KE12_q[2]_clock_0, KE12_q[2]_clock_1, , , , , VCC, KE12_q[2]_write_address, KE12_q[2]_read_address);


--T1L75 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~122 at LC4_5_M2
--operation mode is normal

T1L75 = BG1_dc_address[1] & (KE10_q[2]) # !BG1_dc_address[1] & KE12_q[2] # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--KE1_q[2] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC11_1_A2
KE1_q[2]_data_in = R1L41;
KE1_q[2]_write_enable = R1L30;
KE1_q[2]_clock_0 = GLOBAL(clk);
KE1_q[2]_clock_1 = GLOBAL(clk);
KE1_q[2]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[2]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[2] = MEMORY_SEGMENT(KE1_q[2]_data_in, KE1_q[2]_write_enable, KE1_q[2]_clock_0, KE1_q[2]_clock_1, , , , , VCC, KE1_q[2]_write_address, KE1_q[2]_read_address);


--T1L41 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[10]~2418 at LC10_5_M2
--operation mode is normal

T1L41 = UG1_q[10] & (KE1_q[2] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !UG1_q[10] & !AB1L5 & (KE1_q[2] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--T1L42 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[10]~2419 at LC5_5_M2
--operation mode is normal

T1L42 = T1L41 & T1L75 & (KE6_q[2] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L44 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[10]~2528 at LC5_5_M2
--operation mode is normal

T1L44 = T1L41 & T1L75 & (KE6_q[2] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--KE8_q[2] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC6_1_K2
KE8_q[2]_data_in = Y1L51;
KE8_q[2]_write_enable = Y1L40;
KE8_q[2]_clock_0 = GLOBAL(clk);
KE8_q[2]_clock_1 = GLOBAL(clk);
KE8_q[2]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[2]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[2] = MEMORY_SEGMENT(KE8_q[2]_data_in, KE8_q[2]_write_enable, KE8_q[2]_clock_0, KE8_q[2]_clock_1, , , , , VCC, KE8_q[2]_write_address, KE8_q[2]_read_address);


--DB1_data_to_cpu[10] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[10] at LC2_5_M2
--operation mode is normal

DB1_data_to_cpu[10]_lut_out = !DB1L34 & (DB1L33 & DB1_SSO_reg # !DB1L33 & (DB1L132));
DB1_data_to_cpu[10] = DFFE(DB1_data_to_cpu[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port is dual_processor:inst|adc_spi_spi_control_port_arbitrator:the_adc_spi_spi_control_port|ad_nios_data_master_qualified_request_adc_spi_spi_control_port at LC7_11_L2
--operation mode is normal

EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port = EB1L4 & (RE1_dc_read # RE1_dc_write);


--T1L43 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[10]~2496 at LC6_5_M2
--operation mode is normal

T1L43 = (KE8_q[2] & (DB1_data_to_cpu[10] # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !KE8_q[2] & !Y1_ad_nios_data_master_requests_ad_result_ram_s1 & (DB1_data_to_cpu[10] # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(T1L44);


--KE5_q[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[5] at EC5_1_G2
KE5_q[5]_data_in = ~GND;
KE5_q[5]_clock_1 = GLOBAL(clk);
KE5_q[5]_clock_enable_1 = AF1L1;
KE5_q[5]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE5_q[5]_read_address = RD_ADDR(CG1L2, CG1L3, KE5L30, KE5L31, KE5L32, CG1_decoder_rom_address[5], CG1L14);
KE5_q[5] = MEMORY_SEGMENT(KE5_q[5]_data_in, GND, GND, KE5_q[5]_clock_1, , , , KE5_q[5]_clock_enable_1, VCC, KE5_q[5]_write_address, KE5_q[5]_read_address);


--KF1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[6]~3888 at LC2_6_K2
--operation mode is normal

KF1L19 = PF1L2 & (!RF1L2) # !PF1L2 & !RF1L10 # !PF1L1;

--KF1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[6]~3958 at LC2_6_K2
--operation mode is normal

KF1L21 = PF1L2 & (!RF1L2) # !PF1L2 & !RF1L10 # !PF1L1;


--KF1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[6]~3926 at LC3_6_K2
--operation mode is normal

KF1L20 = (PF1L1 # PF1L2 & (!RF1L6) # !PF1L2 & !RF1L14) & CASCADE(KF1L21);


--KF1L22 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[7]~3890 at LC9_5_K2
--operation mode is normal

KF1L22 = PF1L2 & !RF1L4 # !PF1L2 & (!RF1L12) # !PF1L1;

--KF1L24 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[7]~3959 at LC9_5_K2
--operation mode is normal

KF1L24 = PF1L2 & !RF1L4 # !PF1L2 & (!RF1L12) # !PF1L1;


--KF1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[7]~3927 at LC10_5_K2
--operation mode is normal

KF1L23 = (PF1L1 # PF1L2 & (!RF1L8) # !PF1L2 & !RF1L16) & CASCADE(KF1L24);


--MF1L44 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[7]~389 at LC2_16_K2
--operation mode is normal

MF1L44 = !JG8_regout & !JG6_regout & !JG9_regout & JG7_regout;


--ZE1_next_instruction_address[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[6] at LC1_10_H2
--operation mode is counter

ZE1_next_instruction_address[6]_lut_out = ZE1_next_instruction_address[6] $ (!ZE1L33);
ZE1_next_instruction_address[6]_sload_eqn = (ZE1L48 & CF1L32) # (!ZE1L48 & ZE1_next_instruction_address[6]_lut_out);
ZE1_next_instruction_address[6] = DFFE(ZE1_next_instruction_address[6]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L47);

--ZE1L35 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[6]~122 at LC1_10_H2
--operation mode is counter

ZE1L35 = CARRY(ZE1_next_instruction_address[6] & (!ZE1L33));


--BC1L25 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[0]~236 at LC8_12_A1
--operation mode is normal

BC1L25 = BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[16]) # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[0]);


--W1L65 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[0]~140 at LC9_16_J1
--operation mode is normal

W1L65 = W1L55 & (FG1_op_a[0]) # !W1L55 & BC1L25;


--BC1L27 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[2]~237 at LC7_14_E1
--operation mode is normal

BC1L27 = BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[18]) # !BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[2];


--W1L67 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[2]~141 at LC5_16_L1
--operation mode is normal

W1L67 = W1L55 & FG1_op_a[2] # !W1L55 & (BC1L27);


--BC1L28 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[3]~238 at LC6_9_E1
--operation mode is normal

BC1L28 = BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[19] # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[3]);


--W1L68 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[3]~142 at LC8_16_H1
--operation mode is normal

W1L68 = W1L55 & (FG1_op_a[3]) # !W1L55 & BC1L28;


--MF1L18 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[0]~351 at LC6_8_C2
--operation mode is normal

MF1L18 = SE1L22 & (TE1_p1_do_iRESTORE # TE1_p1_do_iSAVE) # !RF1L10;

--MF1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[0]~363 at LC6_8_C2
--operation mode is normal

MF1L20 = SE1L22 & (TE1_p1_do_iRESTORE # TE1_p1_do_iSAVE) # !RF1L10;


--MF1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[0]~357 at LC7_8_C2
--operation mode is normal

MF1L19 = (MF1_CWP_out_pre_mask[0] # !TE1_p1_do_iSAVE & !TE1_p1_do_iRESTORE # !SE1L22) & CASCADE(MF1L20);


--MF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|CWP_write_enable_2~123 at LC8_13_F2
--operation mode is normal

MF1L6 = MF1L13 & (TE1_p3_do_iWRCTL # TE1_p1_do_iSAVE & SE1L22) # !MF1L13 & (TE1_p1_do_iSAVE & SE1L22);

--MF1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|CWP_write_enable_2~127 at LC8_13_F2
--operation mode is normal

MF1L8 = MF1L13 & (TE1_p3_do_iWRCTL # TE1_p1_do_iSAVE & SE1L22) # !MF1L13 & (TE1_p1_do_iSAVE & SE1L22);


--MF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|CWP_write_enable_2~125 at LC9_13_F2
--operation mode is normal

MF1L7 = (LE1_is_cancelled_3 & (TE1_p1_do_iSAVE & SE1L22) # !LE1_is_cancelled_3 & (TE1_p1_do_iSAVE & SE1L22 # !LE1_is_neutrino_3)) & CASCADE(MF1L8);


--BC1L29 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[4]~239 at LC3_11_K1
--operation mode is normal

BC1L29 = BC1_enet_nios_data_master_dbs_address[1] & XJ1_op_a[20] # !BC1_enet_nios_data_master_dbs_address[1] & (XJ1_op_a[4]);


--W1L69 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[4]~143 at LC3_16_K1
--operation mode is normal

W1L69 = W1L55 & (FG1_op_a[4]) # !W1L55 & BC1L29;


--MF1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|add~231 at LC5_6_C2
--operation mode is normal

MF1L33 = MF1_CWP_out_pre_mask[1] $ MF1_CWP_out_pre_mask[0] $ (!TE1_p1_do_iSAVE # !SE1L22);


--MF1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[1]~353 at LC8_6_C2
--operation mode is normal

MF1L21 = !TE1_p1_do_iSAVE & !TE1_p1_do_iRESTORE # !MF1L33 # !SE1L22;

--MF1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[1]~364 at LC8_6_C2
--operation mode is normal

MF1L23 = !TE1_p1_do_iSAVE & !TE1_p1_do_iRESTORE # !MF1L33 # !SE1L22;


--MF1L22 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[1]~358 at LC9_6_C2
--operation mode is normal

MF1L22 = (SE1L22 & (TE1_p1_do_iRESTORE # TE1_p1_do_iSAVE) # !RF1L12) & CASCADE(MF1L23);


--MF1L34 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|add~232 at LC8_7_C2
--operation mode is normal

MF1L34 = MF1_CWP_out_pre_mask[0] & (TE1_p1_do_iSAVE & SE1L22 # !MF1_CWP_out_pre_mask[1]) # !MF1_CWP_out_pre_mask[0] & TE1_p1_do_iSAVE & !MF1_CWP_out_pre_mask[1] & SE1L22;


--MF1L35 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|add~233 at LC6_7_C2
--operation mode is normal

MF1L35 = MF1_CWP_out_pre_mask[2] $ MF1L34 $ (!SE1L22 # !TE1_p1_do_iSAVE);


--MF1L24 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[2]~355 at LC2_7_C2
--operation mode is normal

MF1L24 = !TE1_p1_do_iSAVE & !TE1_p1_do_iRESTORE # !MF1L35 # !SE1L22;

--MF1L26 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[2]~365 at LC2_7_C2
--operation mode is normal

MF1L26 = !TE1_p1_do_iSAVE & !TE1_p1_do_iRESTORE # !MF1L35 # !SE1L22;


--MF1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[2]~359 at LC3_7_C2
--operation mode is normal

MF1L25 = (SE1L22 & (TE1_p1_do_iSAVE # TE1_p1_do_iRESTORE) # !RF1L14) & CASCADE(MF1L26);


--KE9_q[5] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC6_1_I2
KE9_q[5]_data_in = Y1L46;
KE9_q[5]_write_enable = Y1L37;
KE9_q[5]_clock_0 = GLOBAL(clk);
KE9_q[5]_clock_1 = GLOBAL(clk);
KE9_q[5]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[5]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[5] = MEMORY_SEGMENT(KE9_q[5]_data_in, KE9_q[5]_write_enable, KE9_q[5]_clock_0, KE9_q[5]_clock_1, , , , , VCC, KE9_q[5]_write_address, KE9_q[5]_read_address);


--KE2_q[5] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC2_1_E2
KE2_q[5]_data_in = R1L36;
KE2_q[5]_write_enable = R1L28;
KE2_q[5]_clock_0 = GLOBAL(clk);
KE2_q[5]_clock_1 = GLOBAL(clk);
KE2_q[5]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[5]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[5] = MEMORY_SEGMENT(KE2_q[5]_data_in, KE2_q[5]_write_enable, KE2_q[5]_clock_0, KE2_q[5]_clock_1, , , , , VCC, KE2_q[5]_write_address, KE2_q[5]_read_address);


--BC1L316 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[21]~15107 at LC2_12_E1
--operation mode is normal

BC1L316 = KE2_q[5] & (KE9_q[5] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1) # !KE2_q[5] & !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (KE9_q[5] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--G1L43Q is prince_tie_bar_counter:inst73|data_output[21]~reg0 at LC5_12_E1
--operation mode is normal

G1L43Q_lut_out = AL9_pre_out[5];
G1L43Q = DFFE(G1L43Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L317 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[21]~15108 at LC9_12_E1
--operation mode is normal

BC1L317 = BC1L316 & (G1L43Q # !CD1_chipselect_to_the_pv_unit2);


--KE11_q[5] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC1_1_F1
KE11_q[5]_data_in = CB1L64;
KE11_q[5]_write_enable = CB1L40;
KE11_q[5]_clock_0 = GLOBAL(clk);
KE11_q[5]_clock_1 = GLOBAL(clk);
KE11_q[5]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[5]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[5] = MEMORY_SEGMENT(KE11_q[5]_data_in, KE11_q[5]_write_enable, KE11_q[5]_clock_0, KE11_q[5]_clock_1, , , , , VCC, KE11_q[5]_write_address, KE11_q[5]_read_address);


--BC1L318 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[21]~15109 at LC1_15_F1
--operation mode is normal

BC1L318 = DC1_incoming_ext_ram_bus_data[21] & (KE11_q[5] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_incoming_ext_ram_bus_data[21] & !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE11_q[5] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--E1L1826Q is position_velocity_interface_unit:inst18|data_output[21]~reg0 at LC3_8_T2
--operation mode is normal

E1L1826Q_lut_out = E1L1782 & (E1L780) # !E1L1782 & E1L1826Q;
E1L1826Q = DFFE(E1L1826Q_lut_out, GLOBAL(clk), , , );


--BC1L319 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[21]~15111 at LC5_15_F1
--operation mode is normal

BC1L319 = BC1L320 & BC1L318 & (E1L1826Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[21] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[21] at LC6_11_K1
--operation mode is normal

BC1_enet_nios_data_master_readdata[21] = BC1L317 & BC1L319 & BC1L245 & BC1L329;


--MJ22L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F21|the_apex20k_lcell~COMBOUT at LC2_10_K1
--operation mode is normal

MJ22L3 = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[21] # !JH1_p3_do_custom_instruction);

--MJ22_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F21|cascout at LC2_10_K1
--operation mode is normal

MJ22_cascout = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[21] # !JH1_p3_do_custom_instruction);


--JH1_op_jmpcall_delayed_for_op_is_jump_1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|op_jmpcall_delayed_for_op_is_jump_1 at LC4_7_Z1
--operation mode is normal

JH1_op_jmpcall_delayed_for_op_is_jump_1_lut_out = !RH1_dont_forget_to_force_trap & RH1_d1_instruction_fifo_out[7] & RH1_d1_instruction_fifo_out[6] & JH1L135;
JH1_op_jmpcall_delayed_for_op_is_jump_1 = DFFE(JH1_op_jmpcall_delayed_for_op_is_jump_1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , SH1L1);


--JH1L131 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_is_jump~55 at LC1_6_Z1
--operation mode is normal

JH1L131 = !JH1_op_jmpcall_delayed_for_op_is_jump_1 & (XH1_subinstruction[1] # XH1_subinstruction[0] # !JH1L109);

--JH1L133 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_is_jump~59 at LC1_6_Z1
--operation mode is normal

JH1L133 = !JH1_op_jmpcall_delayed_for_op_is_jump_1 & (XH1_subinstruction[1] # XH1_subinstruction[0] # !JH1L109);


--JH1L132 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_is_jump~57 at LC2_6_Z1
--operation mode is normal

JH1L132 = (BH1_instruction_1[5] # !JH1L107 # !BH1_instruction_1[7] # !BH1_instruction_1[6]) & CASCADE(JH1L133);


--WH1_fifo_reg_0[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[5] at LC4_4_C1
--operation mode is normal

WH1_fifo_reg_0[5]_lut_out = CC1L8 & (DC1_incoming_ext_ram_bus_data[5] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[5] = DFFE(WH1_fifo_reg_0[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[5] at LC10_7_C1
--operation mode is normal

WH1_fifo_reg_1[5]_lut_out = CC1L8 & (DC1_incoming_ext_ram_bus_data[5] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[5] = DFFE(WH1_fifo_reg_1[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[5] at LC3_4_C1
--operation mode is normal

WH1_fifo_reg_2[5]_lut_out = CC1L8 & (DC1_incoming_ext_ram_bus_data[5] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[5] = DFFE(WH1_fifo_reg_2[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[5]~7104 at LC5_5_C1
--operation mode is normal

WH1L28 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_1[5]) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & WH1_fifo_reg_2[5];


--WH1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[5]~7105 at LC1_4_C1
--operation mode is normal

WH1L29 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L28) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[5] # !WH1_internal_fifo_empty;

--WH1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[5]~7184 at LC1_4_C1
--operation mode is normal

WH1L31 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L28) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[5] # !WH1_internal_fifo_empty;


--CC1_selecto_1_1 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|selecto_1_1 at LC2_12_D1
--operation mode is normal

CC1_selecto_1_1_lut_out = TH1_pc[0];
CC1_selecto_1_1 = DFFE(CC1_selecto_1_1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--CC1L21 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~6993 at LC9_15_F1
--operation mode is normal

CC1L21 = CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[21] # !CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[5]) # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[21] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[21] at EC6_1_C1
UG3_q[21]_clock_0 = GLOBAL(clk);
UG3_q[21]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[21]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[21] = MEMORY_SEGMENT(, , UG3_q[21]_clock_0, , , , , , , UG3_q[21]_write_address, UG3_q[21]_read_address);


--CC1L22 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~6994 at LC3_14_C1
--operation mode is normal

CC1L22 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG3_q[21]) # !CC1_selecto_1_1 & UG3_q[5]);


--UG2_q[21] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[21] at EC7_1_C2
UG2_q[21]_clock_0 = GLOBAL(clk);
UG2_q[21]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[21]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[21] = MEMORY_SEGMENT(, , UG2_q[21]_clock_0, , , , , , , UG2_q[21]_write_address, UG2_q[21]_read_address);


--CC1L23 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~6995 at LC10_14_C1
--operation mode is normal

CC1L23 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & UG2_q[21] # !CC1_selecto_1_1 & (UG2_q[5]));


--CC1L8 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[5]~6996 at LC1_14_C1
--operation mode is normal

CC1L8 = CC1L21 & (CC1L22 # CC1L23 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L30 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[5]~7152 at LC2_4_C1
--operation mode is normal

WH1L30 = (WH1_internal_fifo_empty # !DC1_incoming_ext_ram_bus_data[5] & DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register # !CC1L8) & CASCADE(WH1L31);


--WH1_fifo_reg_0[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[6] at LC9_3_C1
--operation mode is normal

WH1_fifo_reg_0[6]_lut_out = CC1L9 & (DC1_incoming_ext_ram_bus_data[6] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[6] = DFFE(WH1_fifo_reg_0[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[6] at LC7_10_C1
--operation mode is normal

WH1_fifo_reg_1[6]_lut_out = CC1L9 & (DC1_incoming_ext_ram_bus_data[6] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[6] = DFFE(WH1_fifo_reg_1[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[6] at LC6_10_C1
--operation mode is normal

WH1_fifo_reg_2[6]_lut_out = CC1L9 & (DC1_incoming_ext_ram_bus_data[6] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[6] = DFFE(WH1_fifo_reg_2[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L32 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[6]~7107 at LC2_10_C1
--operation mode is normal

WH1L32 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & WH1_fifo_reg_1[6] # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_2[6]);


--WH1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[6]~7108 at LC2_3_C1
--operation mode is normal

WH1L33 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1L32 # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1_fifo_reg_0[6]) # !WH1_internal_fifo_empty;

--WH1L35 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[6]~7185 at LC2_3_C1
--operation mode is normal

WH1L35 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1L32 # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1_fifo_reg_0[6]) # !WH1_internal_fifo_empty;


--CC1L24 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~6997 at LC9_15_C1
--operation mode is normal

CC1L24 = CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[22] # !CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[6]) # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[22] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[22] at EC7_1_C1
UG3_q[22]_clock_0 = GLOBAL(clk);
UG3_q[22]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[22]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[22] = MEMORY_SEGMENT(, , UG3_q[22]_clock_0, , , , , , , UG3_q[22]_write_address, UG3_q[22]_read_address);


--UG3_q[6] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[6] at EC11_1_C1
UG3_q[6]_clock_0 = GLOBAL(clk);
UG3_q[6]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[6]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[6] = MEMORY_SEGMENT(, , UG3_q[6]_clock_0, , , , , , , UG3_q[6]_write_address, UG3_q[6]_read_address);


--CC1L25 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~6998 at LC3_15_C1
--operation mode is normal

CC1L25 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & UG3_q[22] # !CC1_selecto_1_1 & (UG3_q[6]));


--UG2_q[22] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[22] at EC1_1_C2
UG2_q[22]_clock_0 = GLOBAL(clk);
UG2_q[22]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[22]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[22] = MEMORY_SEGMENT(, , UG2_q[22]_clock_0, , , , , , , UG2_q[22]_write_address, UG2_q[22]_read_address);


--UG2_q[6] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[6] at EC2_1_C2
UG2_q[6]_clock_0 = GLOBAL(clk);
UG2_q[6]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[6]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[6] = MEMORY_SEGMENT(, , UG2_q[6]_clock_0, , , , , , , UG2_q[6]_write_address, UG2_q[6]_read_address);


--CC1L26 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~6999 at LC8_15_C1
--operation mode is normal

CC1L26 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG2_q[22]) # !CC1_selecto_1_1 & UG2_q[6]);


--CC1L9 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[6]~7000 at LC4_15_C1
--operation mode is normal

CC1L9 = CC1L24 & (CC1L25 # CC1L26 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L34 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[6]~7153 at LC3_3_C1
--operation mode is normal

WH1L34 = (WH1_internal_fifo_empty # DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !DC1_incoming_ext_ram_bus_data[6] # !CC1L9) & CASCADE(WH1L35);


--WH1_fifo_reg_0[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[13] at LC4_12_C1
--operation mode is normal

WH1_fifo_reg_0[13]_lut_out = CC1L16 & (DC1_incoming_ext_ram_bus_data[13] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[13] = DFFE(WH1_fifo_reg_0[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[13] at LC8_13_F1
--operation mode is normal

WH1_fifo_reg_1[13]_lut_out = CC1L16 & (DC1_incoming_ext_ram_bus_data[13] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[13] = DFFE(WH1_fifo_reg_1[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[13] at LC10_13_F1
--operation mode is normal

WH1_fifo_reg_2[13]_lut_out = CC1L16 & (DC1_incoming_ext_ram_bus_data[13] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[13] = DFFE(WH1_fifo_reg_2[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[13]~7110 at LC7_13_F1
--operation mode is normal

WH1L60 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & WH1_fifo_reg_1[13] # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_2[13]);


--WH1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[13]~7111 at LC9_12_C1
--operation mode is normal

WH1L61 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1L60 # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1_fifo_reg_0[13]) # !WH1_internal_fifo_empty;

--WH1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[13]~7186 at LC9_12_C1
--operation mode is normal

WH1L63 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1L60 # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1_fifo_reg_0[13]) # !WH1_internal_fifo_empty;


--CC1L27 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7001 at LC10_13_C1
--operation mode is normal

CC1L27 = CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[29] # !CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[13]) # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[29] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[29] at EC13_1_C1
UG3_q[29]_clock_0 = GLOBAL(clk);
UG3_q[29]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[29]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[29] = MEMORY_SEGMENT(, , UG3_q[29]_clock_0, , , , , , , UG3_q[29]_write_address, UG3_q[29]_read_address);


--CC1L28 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7002 at LC7_13_C1
--operation mode is normal

CC1L28 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG3_q[29]) # !CC1_selecto_1_1 & UG3_q[13]);


--UG2_q[29] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[29] at EC4_1_C2
UG2_q[29]_clock_0 = GLOBAL(clk);
UG2_q[29]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[29]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[29] = MEMORY_SEGMENT(, , UG2_q[29]_clock_0, , , , , , , UG2_q[29]_write_address, UG2_q[29]_read_address);


--CC1L29 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7003 at LC6_13_C1
--operation mode is normal

CC1L29 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG2_q[29]) # !CC1_selecto_1_1 & UG2_q[13]);


--CC1L16 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[13]~7004 at LC8_13_C1
--operation mode is normal

CC1L16 = CC1L27 & (CC1L28 # CC1L29 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[13]~7154 at LC10_12_C1
--operation mode is normal

WH1L62 = (WH1_internal_fifo_empty # DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !DC1_incoming_ext_ram_bus_data[13] # !CC1L16) & CASCADE(WH1L63);


--WH1_fifo_reg_0[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[14] at LC5_3_C1
--operation mode is normal

WH1_fifo_reg_0[14]_lut_out = CC1L17 & (DC1_incoming_ext_ram_bus_data[14] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[14] = DFFE(WH1_fifo_reg_0[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[14] at LC7_9_J1
--operation mode is normal

WH1_fifo_reg_1[14]_lut_out = CC1L17 & (DC1_incoming_ext_ram_bus_data[14] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[14] = DFFE(WH1_fifo_reg_1[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[14] at LC8_9_J1
--operation mode is normal

WH1_fifo_reg_2[14]_lut_out = CC1L17 & (DC1_incoming_ext_ram_bus_data[14] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[14] = DFFE(WH1_fifo_reg_2[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[14]~7113 at LC1_9_J1
--operation mode is normal

WH1L64 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & WH1_fifo_reg_1[14] # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_2[14]);


--WH1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[14]~7114 at LC7_3_C1
--operation mode is normal

WH1L65 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L64) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[14] # !WH1_internal_fifo_empty;

--WH1L67 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[14]~7187 at LC7_3_C1
--operation mode is normal

WH1L67 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L64) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[14] # !WH1_internal_fifo_empty;


--CC1L30 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7005 at LC7_12_C1
--operation mode is normal

CC1L30 = CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[30]) # !CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[14] # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[30] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[30] at EC1_1_C1
UG3_q[30]_clock_0 = GLOBAL(clk);
UG3_q[30]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[30]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[30] = MEMORY_SEGMENT(, , UG3_q[30]_clock_0, , , , , , , UG3_q[30]_write_address, UG3_q[30]_read_address);


--CC1L31 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7006 at LC6_14_C1
--operation mode is normal

CC1L31 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG3_q[30]) # !CC1_selecto_1_1 & UG3_q[14]);


--UG2_q[30] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[30] at EC8_1_C2
UG2_q[30]_clock_0 = GLOBAL(clk);
UG2_q[30]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[30]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[30] = MEMORY_SEGMENT(, , UG2_q[30]_clock_0, , , , , , , UG2_q[30]_write_address, UG2_q[30]_read_address);


--CC1L32 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7007 at LC4_14_C1
--operation mode is normal

CC1L32 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG2_q[30]) # !CC1_selecto_1_1 & UG2_q[14]);


--CC1L17 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[14]~7008 at LC5_14_C1
--operation mode is normal

CC1L17 = CC1L30 & (CC1L32 # CC1L31 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[14]~7155 at LC8_3_C1
--operation mode is normal

WH1L66 = (WH1_internal_fifo_empty # !DC1_incoming_ext_ram_bus_data[14] & DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register # !CC1L17) & CASCADE(WH1L67);


--WH1_fifo_reg_0[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[15] at LC8_16_C1
--operation mode is normal

WH1_fifo_reg_0[15]_lut_out = CC1L18 & (DC1_incoming_ext_ram_bus_data[15] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[15] = DFFE(WH1_fifo_reg_0[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[15] at LC7_16_C1
--operation mode is normal

WH1_fifo_reg_1[15]_lut_out = CC1L18 & (DC1_incoming_ext_ram_bus_data[15] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[15] = DFFE(WH1_fifo_reg_1[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[15] at LC2_15_C1
--operation mode is normal

WH1_fifo_reg_2[15]_lut_out = CC1L18 & (DC1_incoming_ext_ram_bus_data[15] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[15] = DFFE(WH1_fifo_reg_2[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L68 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[15]~7116 at LC6_16_C1
--operation mode is normal

WH1L68 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_1[15]) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & WH1_fifo_reg_2[15];


--WH1L69 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[15]~7117 at LC3_16_C1
--operation mode is normal

WH1L69 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1L68 # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1_fifo_reg_0[15]) # !WH1_internal_fifo_empty;

--WH1L71 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[15]~7188 at LC3_16_C1
--operation mode is normal

WH1L71 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1L68 # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1_fifo_reg_0[15]) # !WH1_internal_fifo_empty;


--CC1L33 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7009 at LC10_15_C1
--operation mode is normal

CC1L33 = CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[31] # !CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[15]) # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[15] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[15] at EC15_1_C1
UG3_q[15]_clock_0 = GLOBAL(clk);
UG3_q[15]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[15]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[15] = MEMORY_SEGMENT(, , UG3_q[15]_clock_0, , , , , , , UG3_q[15]_write_address, UG3_q[15]_read_address);


--CC1L34 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7010 at LC10_16_C1
--operation mode is normal

CC1L34 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & UG3_q[31] # !CC1_selecto_1_1 & (UG3_q[15]));


--UG2_q[15] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[15] at EC4_1_B2
UG2_q[15]_clock_0 = GLOBAL(clk);
UG2_q[15]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[15]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[15] = MEMORY_SEGMENT(, , UG2_q[15]_clock_0, , , , , , , UG2_q[15]_write_address, UG2_q[15]_read_address);


--CC1L35 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7011 at LC9_16_C1
--operation mode is normal

CC1L35 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & UG2_q[31] # !CC1_selecto_1_1 & (UG2_q[15]));


--CC1L18 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[15]~7012 at LC5_16_C1
--operation mode is normal

CC1L18 = CC1L33 & (CC1L35 # CC1L34 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L70 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[15]~7156 at LC4_16_C1
--operation mode is normal

WH1L70 = (WH1_internal_fifo_empty # DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !DC1_incoming_ext_ram_bus_data[15] # !CC1L18) & CASCADE(WH1L71);


--WH1_fifo_reg_0[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[10] at LC1_6_B1
--operation mode is normal

WH1_fifo_reg_0[10]_lut_out = CC1L13 & (DC1_incoming_ext_ram_bus_data[10] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[10] = DFFE(WH1_fifo_reg_0[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[10] at LC6_6_B1
--operation mode is normal

WH1_fifo_reg_1[10]_lut_out = CC1L13 & (DC1_incoming_ext_ram_bus_data[10] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[10] = DFFE(WH1_fifo_reg_1[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[10] at LC10_2_J1
--operation mode is normal

WH1_fifo_reg_2[10]_lut_out = CC1L13 & (DC1_incoming_ext_ram_bus_data[10] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[10] = DFFE(WH1_fifo_reg_2[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[10]~7119 at LC4_6_B1
--operation mode is normal

WH1L48 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_1[10]) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & WH1_fifo_reg_2[10];


--WH1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[10]~7120 at LC8_6_B1
--operation mode is normal

WH1L49 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1L48 # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1_fifo_reg_0[10]) # !WH1_internal_fifo_empty;

--WH1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[10]~7189 at LC8_6_B1
--operation mode is normal

WH1L51 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1L48 # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1_fifo_reg_0[10]) # !WH1_internal_fifo_empty;


--CC1L36 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7013 at LC5_16_B1
--operation mode is normal

CC1L36 = CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[26]) # !CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[10] # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[26] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[26] at EC12_1_C1
UG3_q[26]_clock_0 = GLOBAL(clk);
UG3_q[26]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[26]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[26] = MEMORY_SEGMENT(, , UG3_q[26]_clock_0, , , , , , , UG3_q[26]_write_address, UG3_q[26]_read_address);


--UG3_q[10] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[10] at EC4_1_C1
UG3_q[10]_clock_0 = GLOBAL(clk);
UG3_q[10]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[10]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[10] = MEMORY_SEGMENT(, , UG3_q[10]_clock_0, , , , , , , UG3_q[10]_write_address, UG3_q[10]_read_address);


--CC1L37 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7014 at LC4_16_B1
--operation mode is normal

CC1L37 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG3_q[26]) # !CC1_selecto_1_1 & UG3_q[10]);


--UG2_q[26] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[26] at EC7_1_B2
UG2_q[26]_clock_0 = GLOBAL(clk);
UG2_q[26]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[26]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[26] = MEMORY_SEGMENT(, , UG2_q[26]_clock_0, , , , , , , UG2_q[26]_write_address, UG2_q[26]_read_address);


--UG2_q[10] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[10] at EC8_1_B2
UG2_q[10]_clock_0 = GLOBAL(clk);
UG2_q[10]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[10]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[10] = MEMORY_SEGMENT(, , UG2_q[10]_clock_0, , , , , , , UG2_q[10]_write_address, UG2_q[10]_read_address);


--CC1L38 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7015 at LC6_16_B1
--operation mode is normal

CC1L38 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG2_q[26]) # !CC1_selecto_1_1 & UG2_q[10]);


--CC1L13 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[10]~7016 at LC1_16_B1
--operation mode is normal

CC1L13 = CC1L36 & (CC1L37 # CC1L38 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[10]~7157 at LC9_6_B1
--operation mode is normal

WH1L50 = (WH1_internal_fifo_empty # DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !DC1_incoming_ext_ram_bus_data[10] # !CC1L13) & CASCADE(WH1L51);


--WH1_fifo_reg_0[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[12] at LC9_16_F1
--operation mode is normal

WH1_fifo_reg_0[12]_lut_out = CC1L15 & (DC1_incoming_ext_ram_bus_data[12] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[12] = DFFE(WH1_fifo_reg_0[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[12] at LC10_15_F1
--operation mode is normal

WH1_fifo_reg_1[12]_lut_out = CC1L15 & (DC1_incoming_ext_ram_bus_data[12] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[12] = DFFE(WH1_fifo_reg_1[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[12] at LC7_16_F1
--operation mode is normal

WH1_fifo_reg_2[12]_lut_out = CC1L15 & (DC1_incoming_ext_ram_bus_data[12] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[12] = DFFE(WH1_fifo_reg_2[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[12]~7122 at LC6_16_F1
--operation mode is normal

WH1L56 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & WH1_fifo_reg_1[12] # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_2[12]);


--WH1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[12]~7123 at LC4_16_F1
--operation mode is normal

WH1L57 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L56) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[12] # !WH1_internal_fifo_empty;

--WH1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[12]~7190 at LC4_16_F1
--operation mode is normal

WH1L59 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L56) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[12] # !WH1_internal_fifo_empty;


--CC1L39 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7017 at LC4_15_F1
--operation mode is normal

CC1L39 = CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[28] # !CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[12]) # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[28] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[28] at EC14_1_C1
UG3_q[28]_clock_0 = GLOBAL(clk);
UG3_q[28]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[28]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[28] = MEMORY_SEGMENT(, , UG3_q[28]_clock_0, , , , , , , UG3_q[28]_write_address, UG3_q[28]_read_address);


--CC1L40 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7018 at LC10_16_F1
--operation mode is normal

CC1L40 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG3_q[28]) # !CC1_selecto_1_1 & UG3_q[12]);


--UG2_q[28] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[28] at EC6_1_B2
UG2_q[28]_clock_0 = GLOBAL(clk);
UG2_q[28]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[28]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[28] = MEMORY_SEGMENT(, , UG2_q[28]_clock_0, , , , , , , UG2_q[28]_write_address, UG2_q[28]_read_address);


--CC1L41 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7019 at LC8_16_F1
--operation mode is normal

CC1L41 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG2_q[28]) # !CC1_selecto_1_1 & UG2_q[12]);


--CC1L15 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[12]~7020 at LC3_16_F1
--operation mode is normal

CC1L15 = CC1L39 & (CC1L41 # CC1L40 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[12]~7158 at LC5_16_F1
--operation mode is normal

WH1L58 = (WH1_internal_fifo_empty # DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !DC1_incoming_ext_ram_bus_data[12] # !CC1L15) & CASCADE(WH1L59);


--WH1_fifo_reg_0[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[11] at LC6_4_C1
--operation mode is normal

WH1_fifo_reg_0[11]_lut_out = CC1L14 & (DC1_incoming_ext_ram_bus_data[11] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[11] = DFFE(WH1_fifo_reg_0[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[11] at LC9_10_C1
--operation mode is normal

WH1_fifo_reg_1[11]_lut_out = CC1L14 & (DC1_incoming_ext_ram_bus_data[11] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[11] = DFFE(WH1_fifo_reg_1[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[11] at LC1_10_C1
--operation mode is normal

WH1_fifo_reg_2[11]_lut_out = CC1L14 & (DC1_incoming_ext_ram_bus_data[11] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[11] = DFFE(WH1_fifo_reg_2[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[11]~7125 at LC6_9_C1
--operation mode is normal

WH1L52 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & WH1_fifo_reg_1[11] # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_2[11]);


--WH1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[11]~7126 at LC7_5_C1
--operation mode is normal

WH1L53 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L52) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[11] # !WH1_internal_fifo_empty;

--WH1L55 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[11]~7191 at LC7_5_C1
--operation mode is normal

WH1L55 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L52) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[11] # !WH1_internal_fifo_empty;


--CC1L42 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7021 at LC6_15_B1
--operation mode is normal

CC1L42 = CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[27] # !CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[11]) # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[27] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[27] at EC5_1_C1
UG3_q[27]_clock_0 = GLOBAL(clk);
UG3_q[27]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[27]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[27] = MEMORY_SEGMENT(, , UG3_q[27]_clock_0, , , , , , , UG3_q[27]_write_address, UG3_q[27]_read_address);


--UG3_q[11] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[11] at EC2_1_C1
UG3_q[11]_clock_0 = GLOBAL(clk);
UG3_q[11]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[11]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[11] = MEMORY_SEGMENT(, , UG3_q[11]_clock_0, , , , , , , UG3_q[11]_write_address, UG3_q[11]_read_address);


--CC1L43 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7022 at LC5_15_B1
--operation mode is normal

CC1L43 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & UG3_q[27] # !CC1_selecto_1_1 & (UG3_q[11]));


--UG2_q[27] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[27] at EC1_1_B2
UG2_q[27]_clock_0 = GLOBAL(clk);
UG2_q[27]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[27]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[27] = MEMORY_SEGMENT(, , UG2_q[27]_clock_0, , , , , , , UG2_q[27]_write_address, UG2_q[27]_read_address);


--UG2_q[11] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[11] at EC2_1_B2
UG2_q[11]_clock_0 = GLOBAL(clk);
UG2_q[11]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[11]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[11] = MEMORY_SEGMENT(, , UG2_q[11]_clock_0, , , , , , , UG2_q[11]_write_address, UG2_q[11]_read_address);


--CC1L44 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7023 at LC7_15_B1
--operation mode is normal

CC1L44 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & UG2_q[27] # !CC1_selecto_1_1 & (UG2_q[11]));


--CC1L14 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[11]~7024 at LC3_15_B1
--operation mode is normal

CC1L14 = CC1L42 & (CC1L43 # CC1L44 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[11]~7159 at LC8_5_C1
--operation mode is normal

WH1L54 = (WH1_internal_fifo_empty # !DC1_incoming_ext_ram_bus_data[11] & DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register # !CC1L14) & CASCADE(WH1L55);


--WH1_fifo_reg_0[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[9] at LC5_4_C1
--operation mode is normal

WH1_fifo_reg_0[9]_lut_out = CC1L12 & (DC1_incoming_ext_ram_bus_data[9] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[9] = DFFE(WH1_fifo_reg_0[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[9] at LC5_10_C1
--operation mode is normal

WH1_fifo_reg_1[9]_lut_out = CC1L12 & (DC1_incoming_ext_ram_bus_data[9] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[9] = DFFE(WH1_fifo_reg_1[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[9] at LC5_9_C1
--operation mode is normal

WH1_fifo_reg_2[9]_lut_out = CC1L12 & (DC1_incoming_ext_ram_bus_data[9] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[9] = DFFE(WH1_fifo_reg_2[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[9]~7128 at LC7_9_C1
--operation mode is normal

WH1L44 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_1[9]) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & WH1_fifo_reg_2[9];


--WH1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[9]~7129 at LC9_4_C1
--operation mode is normal

WH1L45 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L44) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[9] # !WH1_internal_fifo_empty;

--WH1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[9]~7192 at LC9_4_C1
--operation mode is normal

WH1L47 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L44) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[9] # !WH1_internal_fifo_empty;


--CC1L45 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7025 at LC10_10_C1
--operation mode is normal

CC1L45 = CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[25] # !CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[9]) # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[25] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[25] at EC4_1_J2
UG3_q[25]_clock_0 = GLOBAL(clk);
UG3_q[25]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[25]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[25] = MEMORY_SEGMENT(, , UG3_q[25]_clock_0, , , , , , , UG3_q[25]_write_address, UG3_q[25]_read_address);


--UG3_q[9] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[9] at EC5_1_J2
UG3_q[9]_clock_0 = GLOBAL(clk);
UG3_q[9]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[9]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[9] = MEMORY_SEGMENT(, , UG3_q[9]_clock_0, , , , , , , UG3_q[9]_write_address, UG3_q[9]_read_address);


--CC1L46 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7026 at LC8_10_C1
--operation mode is normal

CC1L46 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG3_q[25]) # !CC1_selecto_1_1 & UG3_q[9]);


--UG2_q[25] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[25] at EC6_1_D2
UG2_q[25]_clock_0 = GLOBAL(clk);
UG2_q[25]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[25]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[25] = MEMORY_SEGMENT(, , UG2_q[25]_clock_0, , , , , , , UG2_q[25]_write_address, UG2_q[25]_read_address);


--UG2_q[9] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[9] at EC1_1_D2
UG2_q[9]_clock_0 = GLOBAL(clk);
UG2_q[9]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[9]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[9] = MEMORY_SEGMENT(, , UG2_q[9]_clock_0, , , , , , , UG2_q[9]_write_address, UG2_q[9]_read_address);


--CC1L47 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7027 at LC3_10_C1
--operation mode is normal

CC1L47 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG2_q[25]) # !CC1_selecto_1_1 & UG2_q[9]);


--CC1L12 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[9]~7028 at LC4_10_C1
--operation mode is normal

CC1L12 = CC1L45 & (CC1L46 # CC1L47 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[9]~7160 at LC10_4_C1
--operation mode is normal

WH1L46 = (WH1_internal_fifo_empty # !DC1_incoming_ext_ram_bus_data[9] & DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register # !CC1L12) & CASCADE(WH1L47);


--WH1_fifo_reg_0[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[8] at LC4_10_J1
--operation mode is normal

WH1_fifo_reg_0[8]_lut_out = CC1L11 & (DC1_incoming_ext_ram_bus_data[8] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[8] = DFFE(WH1_fifo_reg_0[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[8] at LC3_1_J1
--operation mode is normal

WH1_fifo_reg_1[8]_lut_out = CC1L11 & (DC1_incoming_ext_ram_bus_data[8] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[8] = DFFE(WH1_fifo_reg_1[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[8] at LC10_9_J1
--operation mode is normal

WH1_fifo_reg_2[8]_lut_out = CC1L11 & (DC1_incoming_ext_ram_bus_data[8] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[8] = DFFE(WH1_fifo_reg_2[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[8]~7131 at LC5_1_J1
--operation mode is normal

WH1L40 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & WH1_fifo_reg_1[8] # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_2[8]);


--WH1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[8]~7132 at LC8_1_J1
--operation mode is normal

WH1L41 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L40) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[8] # !WH1_internal_fifo_empty;

--WH1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[8]~7193 at LC8_1_J1
--operation mode is normal

WH1L43 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L40) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[8] # !WH1_internal_fifo_empty;


--CC1L48 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7029 at LC2_9_J1
--operation mode is normal

CC1L48 = CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[24] # !CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[8]) # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[24] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[24] at EC16_1_J2
UG3_q[24]_clock_0 = GLOBAL(clk);
UG3_q[24]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[24]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[24] = MEMORY_SEGMENT(, , UG3_q[24]_clock_0, , , , , , , UG3_q[24]_write_address, UG3_q[24]_read_address);


--UG3_q[8] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[8] at EC6_1_J2
UG3_q[8]_clock_0 = GLOBAL(clk);
UG3_q[8]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[8]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[8] = MEMORY_SEGMENT(, , UG3_q[8]_clock_0, , , , , , , UG3_q[8]_write_address, UG3_q[8]_read_address);


--CC1L49 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7030 at LC4_1_J1
--operation mode is normal

CC1L49 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG3_q[24]) # !CC1_selecto_1_1 & UG3_q[8]);


--UG2_q[24] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[24] at EC5_1_D2
UG2_q[24]_clock_0 = GLOBAL(clk);
UG2_q[24]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[24]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[24] = MEMORY_SEGMENT(, , UG2_q[24]_clock_0, , , , , , , UG2_q[24]_write_address, UG2_q[24]_read_address);


--UG2_q[8] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[8] at EC3_1_D2
UG2_q[8]_clock_0 = GLOBAL(clk);
UG2_q[8]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[8]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[8] = MEMORY_SEGMENT(, , UG2_q[8]_clock_0, , , , , , , UG2_q[8]_write_address, UG2_q[8]_read_address);


--CC1L50 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7031 at LC10_1_J1
--operation mode is normal

CC1L50 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & UG2_q[24] # !CC1_selecto_1_1 & (UG2_q[8]));


--CC1L11 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[8]~7032 at LC6_1_J1
--operation mode is normal

CC1L11 = CC1L48 & (CC1L50 # CC1L49 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[8]~7161 at LC9_1_J1
--operation mode is normal

WH1L42 = (WH1_internal_fifo_empty # !DC1_incoming_ext_ram_bus_data[8] & DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register # !CC1L11) & CASCADE(WH1L43);


--WH1_fifo_reg_0[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[7] at LC10_3_J1
--operation mode is normal

WH1_fifo_reg_0[7]_lut_out = CC1L10 & (DC1_incoming_ext_ram_bus_data[7] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[7] = DFFE(WH1_fifo_reg_0[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[7] at LC1_3_J1
--operation mode is normal

WH1_fifo_reg_1[7]_lut_out = CC1L10 & (DC1_incoming_ext_ram_bus_data[7] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[7] = DFFE(WH1_fifo_reg_1[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[7] at LC1_2_J1
--operation mode is normal

WH1_fifo_reg_2[7]_lut_out = CC1L10 & (DC1_incoming_ext_ram_bus_data[7] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[7] = DFFE(WH1_fifo_reg_2[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L36 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[7]~7134 at LC2_3_J1
--operation mode is normal

WH1L36 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & WH1_fifo_reg_1[7] # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_2[7]);


--WH1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[7]~7135 at LC7_3_J1
--operation mode is normal

WH1L37 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L36) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[7] # !WH1_internal_fifo_empty;

--WH1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[7]~7194 at LC7_3_J1
--operation mode is normal

WH1L39 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L36) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[7] # !WH1_internal_fifo_empty;


--CC1L51 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7033 at LC6_3_J1
--operation mode is normal

CC1L51 = CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[23] # !CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[7]) # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[23] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[23] at EC7_1_J2
UG3_q[23]_clock_0 = GLOBAL(clk);
UG3_q[23]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[23]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[23] = MEMORY_SEGMENT(, , UG3_q[23]_clock_0, , , , , , , UG3_q[23]_write_address, UG3_q[23]_read_address);


--UG3_q[7] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[7] at EC10_1_J2
UG3_q[7]_clock_0 = GLOBAL(clk);
UG3_q[7]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[7]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[7] = MEMORY_SEGMENT(, , UG3_q[7]_clock_0, , , , , , , UG3_q[7]_write_address, UG3_q[7]_read_address);


--CC1L52 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7034 at LC9_3_J1
--operation mode is normal

CC1L52 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG3_q[23]) # !CC1_selecto_1_1 & UG3_q[7]);


--UG2_q[23] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[23] at EC4_1_D2
UG2_q[23]_clock_0 = GLOBAL(clk);
UG2_q[23]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[23]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[23] = MEMORY_SEGMENT(, , UG2_q[23]_clock_0, , , , , , , UG2_q[23]_write_address, UG2_q[23]_read_address);


--UG2_q[7] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[7] at EC8_1_D2
UG2_q[7]_clock_0 = GLOBAL(clk);
UG2_q[7]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[7]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[7] = MEMORY_SEGMENT(, , UG2_q[7]_clock_0, , , , , , , UG2_q[7]_write_address, UG2_q[7]_read_address);


--CC1L53 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7035 at LC4_3_J1
--operation mode is normal

CC1L53 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG2_q[23]) # !CC1_selecto_1_1 & UG2_q[7]);


--CC1L10 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[7]~7036 at LC3_3_J1
--operation mode is normal

CC1L10 = CC1L51 & (CC1L53 # CC1L52 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[7]~7162 at LC8_3_J1
--operation mode is normal

WH1L38 = (WH1_internal_fifo_empty # DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !DC1_incoming_ext_ram_bus_data[7] # !CC1L10) & CASCADE(WH1L39);


--BH1_instruction_2[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[1] at LC3_6_Y1
--operation mode is normal

BH1_instruction_2[1]_lut_out = BH1_instruction_1[1];
BH1_instruction_2[1] = DFFE(BH1_instruction_2[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_instruction_2[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[4] at LC2_1_Y1
--operation mode is normal

BH1_instruction_2[4]_lut_out = BH1_instruction_1[4];
BH1_instruction_2[4] = DFFE(BH1_instruction_2[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_instruction_2[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[3] at LC2_6_T2
--operation mode is normal

BH1_instruction_2[3]_lut_out = BH1_instruction_1[3];
BH1_instruction_2[3] = DFFE(BH1_instruction_2[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_instruction_2[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[2] at LC8_1_T2
--operation mode is normal

BH1_instruction_2[2]_lut_out = BH1_instruction_1[2];
BH1_instruction_2[2] = DFFE(BH1_instruction_2[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BH1_instruction_2[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[0] at LC5_14_U1
--operation mode is normal

BH1_instruction_2[0]_lut_out = BH1_instruction_1[0];
BH1_instruction_2[0] = DFFE(BH1_instruction_2[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--NH1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|p1_dest_local~807 at LC2_1_T1
--operation mode is normal

NH1L24 = JH1L84 & (RH1L30 & !RH1L29 & RH1L28 # !RH1L30 & RH1L29);


--NH1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|p1_dest_local~808 at LC4_14_T1
--operation mode is normal

NH1L25 = JH1L81 # NH1L24 # !JH1L9;


--RJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~484 at LC4_3_S1
--operation mode is normal

RJ1L2 = !QJ1_alu_result[4] & !QJ1_alu_result[14] & !QJ1_alu_result[15] & !QJ1_alu_result[5];

--RJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~500 at LC4_3_S1
--operation mode is normal

RJ1L10 = !QJ1_alu_result[4] & !QJ1_alu_result[14] & !QJ1_alu_result[15] & !QJ1_alu_result[5];


--RJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~492 at LC5_3_S1
--operation mode is normal

RJ1L6 = (!QJ1_alu_result[2] & !QJ1_alu_result[3] & !QJ1_alu_result[1] & !QJ1_alu_result[0]) & CASCADE(RJ1L10);


--RJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~486 at LC9_10_N1
--operation mode is normal

RJ1L3 = !QJ1_alu_result[8] & !QJ1_alu_result[9] & !QJ1_alu_result[7] & !QJ1_alu_result[6];

--RJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~501 at LC9_10_N1
--operation mode is normal

RJ1L11 = !QJ1_alu_result[8] & !QJ1_alu_result[9] & !QJ1_alu_result[7] & !QJ1_alu_result[6];


--RJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~493 at LC10_10_N1
--operation mode is normal

RJ1L7 = (!QJ1_alu_result[10] & !QJ1_alu_result[11] & !QJ1_alu_result[12] & !QJ1_alu_result[13]) & CASCADE(RJ1L11);


--RJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~488 at LC9_4_S1
--operation mode is normal

RJ1L4 = !QJ1_alu_result[20] & !QJ1_alu_result[19] & !QJ1_alu_result[22] & !QJ1_alu_result[21];

--RJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~502 at LC9_4_S1
--operation mode is normal

RJ1L12 = !QJ1_alu_result[20] & !QJ1_alu_result[19] & !QJ1_alu_result[22] & !QJ1_alu_result[21];


--RJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~494 at LC10_4_S1
--operation mode is normal

RJ1L8 = (!HJ1L41 & !QJ1_alu_result[18] & !QJ1_alu_result[17] & !QJ1_alu_result[16]) & CASCADE(RJ1L12);


--RJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~490 at LC1_1_Q1
--operation mode is normal

RJ1L5 = !HJ1L34 & !QJ1_alu_result[23] & !HJ1L40 & !HJ1L35;

--RJ1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~503 at LC1_1_Q1
--operation mode is normal

RJ1L13 = !HJ1L34 & !QJ1_alu_result[23] & !HJ1L40 & !HJ1L35;


--RJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~495 at LC2_1_Q1
--operation mode is normal

RJ1L9 = (!HJ1L38 & !HJ1L36 & !HJ1L37 & !HJ1L39) & CASCADE(RJ1L13);


--QJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~300 at LC9_9_X1
--operation mode is normal

QJ1L1 = !BH1_instruction_3[1] & !BH1_instruction_3[2] & !BH1_instruction_3[0] & BH1_instruction_3[3];


--QJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~301 at LC5_9_X1
--operation mode is normal

QJ1L2 = !BH1_instruction_3[0] & BH1_instruction_3[2] & !BH1_instruction_3[1] & BH1_instruction_3[3];


--QJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~302 at LC7_12_X1
--operation mode is normal

QJ1L3 = BH1_instruction_3[1] & !BH1_instruction_3[3] & !BH1_instruction_3[0] & !BH1_instruction_3[2];


--QJ1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1090 at LC6_8_X1
--operation mode is normal

QJ1L43 = DJ1L57 & (QJ1L3 # QJ1L1 # QJ1L2);


--QJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~303 at LC2_9_X1
--operation mode is normal

QJ1L4 = BH1_instruction_3[1] & BH1_instruction_3[2] & !BH1_instruction_3[0] & !BH1_instruction_3[3];


--DJ1_N_stored is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|N_stored at LC4_6_U1
--operation mode is normal

DJ1_N_stored_lut_out = DJ1L15 & (DJ1L34) # !DJ1L15 & DJ1L37;
DJ1_N_stored = DFFE(DJ1_N_stored_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1_Z_deferred_we);


--DJ1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|N~40 at LC10_6_U1
--operation mode is normal

DJ1L37 = DJ1_N_stored_is_stale & (KJ32_regout $ (PJ32_regout)) # !DJ1_N_stored_is_stale & (DJ1_N_stored);


--QJ1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~18 at LC5_8_X1
--operation mode is normal

QJ1L42 = DJ1L37 $ DJ1L53;


--QJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~304 at LC6_12_X1
--operation mode is normal

QJ1L5 = BH1_instruction_3[1] & !BH1_instruction_3[3] & BH1_instruction_3[0] & BH1_instruction_3[2];


--QJ1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1091 at LC9_8_X1
--operation mode is normal

QJ1L44 = QJ1L42 & (QJ1L5 # QJ1L1) # !QJ1L42 & (QJ1L4);


--DJ1_C_stored is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|C_stored at LC1_3_Z1
--operation mode is normal

DJ1_C_stored_lut_out = DJ1L15 & (DJ1L12) # !DJ1L15 & DJ1L16;
DJ1_C_stored = DFFE(DJ1_C_stored_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1_C_deferred_we);


--EH1_d1_c_is_borrow is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|d1_c_is_borrow at LC2_4_Z1
--operation mode is normal

EH1_d1_c_is_borrow_lut_out = JH1_p3_c_is_borrow;
EH1_d1_c_is_borrow = DFFE(EH1_d1_c_is_borrow_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--LJ1_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4CEF:carryout_reg|regout at LC7_15_S1
--operation mode is normal

LJ1_regout_lut_out = KJ32_cout;
LJ1_regout_sload_eqn = (GJ1L1 & ~GND) # (!GJ1L1 & LJ1_regout_lut_out);
LJ1_regout_reg_input = LJ1_regout_sload_eqn & !EH1L6;
LJ1_regout = DFFE(LJ1_regout_reg_input, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DJ1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|C~63 at LC4_3_Z1
--operation mode is normal

DJ1L16 = DJ1_V_stored_is_stale & (EH1_d1_c_is_borrow $ LJ1_regout) # !DJ1_V_stored_is_stale & DJ1_C_stored;


--QJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~305 at LC1_9_X1
--operation mode is normal

QJ1L6 = !BH1_instruction_3[0] & !BH1_instruction_3[2] & !BH1_instruction_3[1] & !BH1_instruction_3[3];


--QJ1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1092 at LC10_8_X1
--operation mode is normal

QJ1L45 = DJ1L16 & (QJ1L6 # QJ1L2);


--QJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~306 at LC3_9_X1
--operation mode is normal

QJ1L7 = !BH1_instruction_3[1] & BH1_instruction_3[2] & !BH1_instruction_3[0] & !BH1_instruction_3[3];


--QJ1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1093 at LC7_8_X1
--operation mode is normal

QJ1L46 = QJ1L45 # DJ1L37 & QJ1L7;


--QJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~307 at LC6_9_X1
--operation mode is normal

QJ1L8 = BH1_instruction_3[1] & !BH1_instruction_3[2] & !BH1_instruction_3[0] & BH1_instruction_3[3];


--QJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~308 at LC10_9_X1
--operation mode is normal

QJ1L9 = BH1_instruction_3[1] & !BH1_instruction_3[2] & BH1_instruction_3[0] & BH1_instruction_3[3];


--QJ1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1094 at LC2_8_X1
--operation mode is normal

QJ1L47 = QJ1L46 # DJ1L53 & (QJ1L8) # !DJ1L53 & QJ1L9;


--QJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~309 at LC8_9_X1
--operation mode is normal

QJ1L10 = !BH1_instruction_3[1] & BH1_instruction_3[2] & BH1_instruction_3[0] & !BH1_instruction_3[3];


--QJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~310 at LC6_7_X1
--operation mode is normal

QJ1L11 = BH1_instruction_3[0] & !BH1_instruction_3[1] & !BH1_instruction_3[2] & !BH1_instruction_3[3];


--QJ1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1095 at LC8_8_X1
--operation mode is normal

QJ1L48 = DJ1L37 & !DJ1L16 & QJ1L11 # !DJ1L37 & (QJ1L10 # !DJ1L16 & QJ1L11);


--QJ1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1096 at LC3_8_X1
--operation mode is normal

QJ1L49 = !QJ1L44 & !QJ1L48 & !QJ1L47 & !QJ1L43;

--QJ1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1101 at LC3_8_X1
--operation mode is normal

QJ1L52 = !QJ1L44 & !QJ1L48 & !QJ1L47 & !QJ1L43;


--QJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~311 at LC4_12_X1
--operation mode is normal

QJ1L12 = !BH1_instruction_3[1] & BH1_instruction_3[3] & BH1_instruction_3[0] & !BH1_instruction_3[2];


--QJ1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~312 at LC7_9_X1
--operation mode is normal

QJ1L13 = BH1_instruction_3[1] & !BH1_instruction_3[2] & BH1_instruction_3[0] & !BH1_instruction_3[3];


--QJ1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~313 at LC4_9_X1
--operation mode is normal

QJ1L14 = !BH1_instruction_3[1] & BH1_instruction_3[2] & BH1_instruction_3[0] & BH1_instruction_3[3];


--QJ1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1097 at LC1_8_X1
--operation mode is normal

QJ1L50 = QJ1L13 # QJ1L14 & !DJ1L16;


--QJ1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1099 at LC4_8_X1
--operation mode is normal

QJ1L51 = (DJ1L57 # !QJ1L50 & (QJ1L42 # !QJ1L12)) & CASCADE(QJ1L52);


--VB1_status_wr_strobe is dual_processor:inst|dac_spi:the_dac_spi|status_wr_strobe at LC4_4_R1
--operation mode is normal

VB1_status_wr_strobe = !TJ1_dc_address[4] & !TJ1_dc_address[2] & VB1_wr_strobe & TJ1_dc_address[3];


--VB1_data_rd_strobe is dual_processor:inst|dac_spi:the_dac_spi|data_rd_strobe at LC7_11_R1
--operation mode is normal

VB1_data_rd_strobe_lut_out = VD1L2 & !VB1_rd_strobe & GH1_dc_read & WB1L1;
VB1_data_rd_strobe = DFFE(VB1_data_rd_strobe_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--JK1L52 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|status_wr_strobe~11 at LC6_12_C2
--operation mode is normal

JK1L52 = VD1L6 & GH1_dc_write & UD1L3;


--KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] at LC10_16_X1
--operation mode is normal

KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]_lut_out = KK1_do_start_rx # KK1L59 & KK1_sync_rxd # !KK1L59 & (KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]);
KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] = DFFE(KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] at LC2_8_C2
--operation mode is normal

KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] # KK1_do_start_rx;
KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] = DFFE(KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1L70);


--KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] at LC10_2_C2
--operation mode is normal

KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] # KK1_do_start_rx;
KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] = DFFE(KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1L70);


--KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] at LC3_2_C2
--operation mode is normal

KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]_lut_out = KK1_do_start_rx # KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8];
KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] = DFFE(KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1L70);


--KK1L43 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|reduce_or~61 at LC6_2_C2
--operation mode is normal

KK1L43 = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] # KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] # KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] # KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7];


--KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] at LC5_2_C2
--operation mode is normal

KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] # KK1_do_start_rx;
KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] = DFFE(KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1L70);


--KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] at LC10_8_C2
--operation mode is normal

KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] # KK1_do_start_rx;
KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] = DFFE(KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1L70);


--KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] at LC1_8_C2
--operation mode is normal

KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] # KK1_do_start_rx;
KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] = DFFE(KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1L70);


--KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] at LC3_8_C2
--operation mode is normal

KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] # KK1_do_start_rx;
KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] = DFFE(KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1L70);


--KK1L44 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|reduce_or~62 at LC9_8_C2
--operation mode is normal

KK1L44 = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] # KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] # KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] # KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3];


--KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] at LC5_7_C2
--operation mode is normal

KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]_lut_out = KK1_do_start_rx # KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3];
KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] = DFFE(KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1L70);


--KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] at LC10_6_C2
--operation mode is normal

KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] # KK1_do_start_rx;
KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] = DFFE(KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1L70);


--KK1L45 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|reduce_or~63 at LC4_8_C2
--operation mode is normal

KK1L45 = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] # KK1L44 # KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] # KK1L43;


--KK1_delayed_unxrx_in_processxx3 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|delayed_unxrx_in_processxx3 at LC7_11_C2
--operation mode is normal

KK1_delayed_unxrx_in_processxx3_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0];
KK1_delayed_unxrx_in_processxx3 = DFFE(KK1_delayed_unxrx_in_processxx3_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1_got_new_char is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|got_new_char at LC9_11_C2
--operation mode is normal

KK1_got_new_char = !KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & KK1_delayed_unxrx_in_processxx3;


--KK1L41 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|framing_error~94 at LC3_12_C2
--operation mode is normal

KK1L41 = KK1_framing_error # !KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] & KK1_got_new_char & KK1L45;


--KK1L47 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_char_ready~54 at LC1_12_C2
--operation mode is normal

KK1L47 = UD1_d1_reasons_to_wait # !UD1L3 # !GH1_dc_read # !VD1L2;


--EK1L52 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|status_wr_strobe~11 at LC3_15_S2
--operation mode is normal

EK1L52 = VD1L6 & GH1_dc_write & SD1L1;


--FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] at LC10_2_T2
--operation mode is normal

FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]_lut_out = FK1_do_start_rx # FK1L56 & (FK1_sync_rxd) # !FK1L56 & FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9];
FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] = DFFE(FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] at LC2_6_S2
--operation mode is normal

FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]_lut_out = FK1_do_start_rx # FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1];
FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] = DFFE(FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1L67);


--FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] at LC3_14_S2
--operation mode is normal

FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] # FK1_do_start_rx;
FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] = DFFE(FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1L67);


--FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] at LC10_14_S2
--operation mode is normal

FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]_lut_out = FK1_do_start_rx # FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8];
FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] = DFFE(FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1L67);


--FK1L40 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|reduce_or~61 at LC6_14_S2
--operation mode is normal

FK1L40 = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] # FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] # FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] # FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8];


--FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] at LC7_13_S2
--operation mode is normal

FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] # FK1_do_start_rx;
FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] = DFFE(FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1L67);


--FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] at LC9_13_S2
--operation mode is normal

FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] # FK1_do_start_rx;
FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] = DFFE(FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1L67);


--FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] at LC7_14_S2
--operation mode is normal

FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] # FK1_do_start_rx;
FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] = DFFE(FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1L67);


--FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] at LC5_13_S2
--operation mode is normal

FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] # FK1_do_start_rx;
FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] = DFFE(FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1L67);


--FK1L41 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|reduce_or~62 at LC4_13_S2
--operation mode is normal

FK1L41 = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] # FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] # FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] # FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5];


--FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] at LC1_13_S2
--operation mode is normal

FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] # FK1_do_start_rx;
FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] = DFFE(FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1L67);


--FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] at LC3_13_S2
--operation mode is normal

FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] # FK1_do_start_rx;
FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] = DFFE(FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1L67);


--FK1L42 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|reduce_or~63 at LC8_14_S2
--operation mode is normal

FK1L42 = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] # FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] # FK1L41 # FK1L40;


--FK1_delayed_unxrx_in_processxx3 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|delayed_unxrx_in_processxx3 at LC5_11_S2
--operation mode is normal

FK1_delayed_unxrx_in_processxx3_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0];
FK1_delayed_unxrx_in_processxx3 = DFFE(FK1_delayed_unxrx_in_processxx3_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1_got_new_char is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|got_new_char at LC7_15_S2
--operation mode is normal

FK1_got_new_char = FK1_delayed_unxrx_in_processxx3 & (!FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]);


--FK1L38 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|framing_error~94 at LC1_14_S2
--operation mode is normal

FK1L38 = FK1_framing_error # !FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] & FK1_got_new_char & FK1L42;


--FK1L44 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_char_ready~52 at LC6_11_S2
--operation mode is normal

FK1L44 = SD1_d1_reasons_to_wait # !SD1L1 # !GH1_dc_read # !VD1L2;


--E1L1780Q is position_velocity_interface_unit:inst18|bounceback_int~reg0 at LC9_4_Y2
--operation mode is normal

E1L1780Q_lut_out = E1L62 & E1L1780Q # !E1L62 & (E1L144 # E1L1780Q & !E1L64);
E1L1780Q = DFFE(E1L1780Q_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--EC1_irq_mask[5] is dual_processor:inst|ls_int_input:the_ls_int_input|irq_mask[5] at LC7_13_V1
--operation mode is normal

EC1_irq_mask[5]_lut_out = XJ1_op_a[5];
EC1_irq_mask[5] = DFFE(EC1_irq_mask[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EC1L2);


--EC1_edge_capture[5] is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture[5] at LC9_8_V1
--operation mode is normal

EC1_edge_capture[5]_lut_out = !EC1L25 & (EC1_edge_capture[5] # EC1_d1_data_in[5] $ EC1_d2_data_in[5]);
EC1_edge_capture[5] = DFFE(EC1_edge_capture[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EC1L34 is dual_processor:inst|ls_int_input:the_ls_int_input|irq~73 at LC5_13_V1
--operation mode is normal

EC1L34 = (EC1_edge_capture[5] & !EC1_irq_mask[5] & (!EC1_edge_capture[2] # !EC1_irq_mask[2]) # !EC1_edge_capture[5] & (!EC1_edge_capture[2] # !EC1_irq_mask[2])) & CASCADE(EC1L37);


--E1L1851Q is position_velocity_interface_unit:inst18|pb_int~reg0 at LC8_4_Y2
--operation mode is normal

E1L1851Q_lut_out = E1L62 # E1L1851Q & (E1L144 # !E1L64);
E1L1851Q = DFFE(E1L1851Q_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--N1_force_reload is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|force_reload at LC3_16_D1
--operation mode is normal

N1_force_reload_lut_out = KD1L2 & TJ1_dc_address[3] & !TJ1_dc_address[4] & P1L1;
N1_force_reload = DFFE(N1_force_reload_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--N1L1 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|always0~0 at LC4_7_F1
--operation mode is normal

N1L1 = N1_force_reload # VC1_counter_is_running;


--N1L2 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|always0~1 at LC5_7_F1
--operation mode is normal

N1L2 = N1_force_reload # N1L9;


--RB1_data_out[1] is dual_processor:inst|cont_int_output:the_cont_int_output|data_out[1] at LC9_10_M1
--operation mode is normal

RB1_data_out[1]_lut_out = XJ1_op_a[1];
RB1_data_out[1] = DFFE(RB1_data_out[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RB1L3);


--TB1_irq_mask[7] is dual_processor:inst|control_int:the_control_int|irq_mask[7] at LC2_6_M1
--operation mode is normal

TB1_irq_mask[7]_lut_out = XJ1_op_a[7];
TB1_irq_mask[7] = DFFE(TB1_irq_mask[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TB1L1);


--TB1_edge_capture[7] is dual_processor:inst|control_int:the_control_int|edge_capture[7] at LC6_4_M1
--operation mode is normal

TB1_edge_capture[7]_lut_out = EC1L24 & !UB1L2 & (TB1_edge_capture[7] # TB1L33) # !EC1L24 & (TB1_edge_capture[7] # TB1L33);
TB1_edge_capture[7] = DFFE(TB1_edge_capture[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1L45 is dual_processor:inst|control_int:the_control_int|irq~91 at LC5_7_M1
--operation mode is normal

TB1L45 = TB1_edge_capture[7] & !TB1_irq_mask[7] & (!TB1_edge_capture[2] # !TB1_irq_mask[2]) # !TB1_edge_capture[7] & (!TB1_edge_capture[2] # !TB1_irq_mask[2]);

--TB1L49 is dual_processor:inst|control_int:the_control_int|irq~99 at LC5_7_M1
--operation mode is normal

TB1L49 = TB1_edge_capture[7] & !TB1_irq_mask[7] & (!TB1_edge_capture[2] # !TB1_irq_mask[2]) # !TB1_edge_capture[7] & (!TB1_edge_capture[2] # !TB1_irq_mask[2]);


--TB1_irq_mask[8] is dual_processor:inst|control_int:the_control_int|irq_mask[8] at LC10_6_M1
--operation mode is normal

TB1_irq_mask[8]_lut_out = XJ1_op_a[8];
TB1_irq_mask[8] = DFFE(TB1_irq_mask[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TB1L1);


--TB1_edge_capture[8] is dual_processor:inst|control_int:the_control_int|edge_capture[8] at LC8_7_M1
--operation mode is normal

TB1_edge_capture[8]_lut_out = !TB1L32 & (TB1_edge_capture[8] # !TB1_d2_data_in[8] & TB1_d1_data_in[8]);
TB1_edge_capture[8] = DFFE(TB1_edge_capture[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_irq_mask[6] is dual_processor:inst|control_int:the_control_int|irq_mask[6] at LC5_16_M1
--operation mode is normal

TB1_irq_mask[6]_lut_out = XJ1_op_a[6];
TB1_irq_mask[6] = DFFE(TB1_irq_mask[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TB1L1);


--TB1_edge_capture[6] is dual_processor:inst|control_int:the_control_int|edge_capture[6] at LC1_7_M1
--operation mode is normal

TB1_edge_capture[6]_lut_out = !TB1L32 & (TB1_edge_capture[6] # !TB1_d2_data_in[6] & TB1_d1_data_in[6]);
TB1_edge_capture[6] = DFFE(TB1_edge_capture[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1L47 is dual_processor:inst|control_int:the_control_int|irq~95 at LC6_7_M1
--operation mode is normal

TB1L47 = (TB1_irq_mask[8] & !TB1_edge_capture[8] & (!TB1_edge_capture[6] # !TB1_irq_mask[6]) # !TB1_irq_mask[8] & (!TB1_edge_capture[6] # !TB1_irq_mask[6])) & CASCADE(TB1L49);


--TB1_irq_mask[3] is dual_processor:inst|control_int:the_control_int|irq_mask[3] at LC6_15_M1
--operation mode is normal

TB1_irq_mask[3]_lut_out = XJ1_op_a[3];
TB1_irq_mask[3] = DFFE(TB1_irq_mask[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TB1L1);


--TB1_edge_capture[3] is dual_processor:inst|control_int:the_control_int|edge_capture[3] at LC3_15_M1
--operation mode is normal

TB1_edge_capture[3]_lut_out = !TB1L32 & (TB1_edge_capture[3] # !TB1_d2_data_in[3] & TB1_d1_data_in[3]);
TB1_edge_capture[3] = DFFE(TB1_edge_capture[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_irq_mask[4] is dual_processor:inst|control_int:the_control_int|irq_mask[4] at LC1_16_M1
--operation mode is normal

TB1_irq_mask[4]_lut_out = XJ1_op_a[4];
TB1_irq_mask[4] = DFFE(TB1_irq_mask[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TB1L1);


--TB1_edge_capture[4] is dual_processor:inst|control_int:the_control_int|edge_capture[4] at LC2_15_M1
--operation mode is normal

TB1_edge_capture[4]_lut_out = !TB1L32 & (TB1_edge_capture[4] # !TB1_d2_data_in[4] & TB1_d1_data_in[4]);
TB1_edge_capture[4] = DFFE(TB1_edge_capture[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1L46 is dual_processor:inst|control_int:the_control_int|irq~93 at LC7_15_M1
--operation mode is normal

TB1L46 = TB1_edge_capture[4] & !TB1_irq_mask[4] & (!TB1_edge_capture[3] # !TB1_irq_mask[3]) # !TB1_edge_capture[4] & (!TB1_edge_capture[3] # !TB1_irq_mask[3]);

--TB1L50 is dual_processor:inst|control_int:the_control_int|irq~100 at LC7_15_M1
--operation mode is normal

TB1L50 = TB1_edge_capture[4] & !TB1_irq_mask[4] & (!TB1_edge_capture[3] # !TB1_irq_mask[3]) # !TB1_edge_capture[4] & (!TB1_edge_capture[3] # !TB1_irq_mask[3]);


--TB1_irq_mask[5] is dual_processor:inst|control_int:the_control_int|irq_mask[5] at LC3_16_M1
--operation mode is normal

TB1_irq_mask[5]_lut_out = XJ1_op_a[5];
TB1_irq_mask[5] = DFFE(TB1_irq_mask[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TB1L1);


--TB1_edge_capture[5] is dual_processor:inst|control_int:the_control_int|edge_capture[5] at LC9_15_M1
--operation mode is normal

TB1_edge_capture[5]_lut_out = !TB1L32 & (TB1_edge_capture[5] # !TB1_d2_data_in[5] & TB1_d1_data_in[5]);
TB1_edge_capture[5] = DFFE(TB1_edge_capture[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1L48 is dual_processor:inst|control_int:the_control_int|irq~96 at LC8_15_M1
--operation mode is normal

TB1L48 = (TB1_edge_capture[0] & !TB1_irq_mask[0] & (!TB1_irq_mask[5] # !TB1_edge_capture[5]) # !TB1_edge_capture[0] & (!TB1_irq_mask[5] # !TB1_edge_capture[5])) & CASCADE(TB1L50);


--KH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~85 at LC4_15_U1
--operation mode is arithmetic

KH1L6 = KH1_d1_irqnumber[2] & !DJ1_IPRI_out_pre_mask[2] & !KH1L9 # !KH1_d1_irqnumber[2] & (!KH1L9 # !DJ1_IPRI_out_pre_mask[2]);

--KH1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~87 at LC4_15_U1
--operation mode is arithmetic

KH1L7 = CARRY(KH1_d1_irqnumber[2] & !DJ1_IPRI_out_pre_mask[2] & !KH1L9 # !KH1_d1_irqnumber[2] & (!KH1L9 # !DJ1_IPRI_out_pre_mask[2]));


--VB1_shift_reg[9] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[9] at LC2_10_Z2
--operation mode is normal

VB1_shift_reg[9]_lut_out = VB1L175 & VB1_shift_reg[8] # !VB1L175 & (VB1L181);
VB1_shift_reg[9] = DFFE(VB1_shift_reg[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_tx_holding_reg[10] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[10] at LC10_10_Z2
--operation mode is normal

VB1_tx_holding_reg[10]_lut_out = XJ1_op_a[10];
VB1_tx_holding_reg[10] = DFFE(VB1_tx_holding_reg[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1L180 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3995 at LC9_11_Z2
--operation mode is normal

VB1L180 = VB1_tx_holding_primed & (VB1_transmitting & VB1_shift_reg[10] # !VB1_transmitting & (VB1_tx_holding_reg[10])) # !VB1_tx_holding_primed & VB1_shift_reg[10];


--DL23_aeb_out is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC6_7_F2
--operation mode is normal

DL23_aeb_out = DL7_aeb_out & DL8_aeb_out & DL24_aeb_out;


--AL1_sload_path[9] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_6_F2
--operation mode is counter

AL1_sload_path[9]_lut_out = AL1_sload_path[9] $ AL1L19;
AL1_sload_path[9]_reg_input = !AL1_pre_sclr & AL1_sload_path[9]_lut_out;
AL1_sload_path[9] = DFFE(AL1_sload_path[9]_reg_input, GLOBAL(clk), , , );

--AL1L21 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_6_F2
--operation mode is counter

AL1L21 = CARRY(!AL1L19 # !AL1_sload_path[9]);


--BJ1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[4]~10644 at LC3_10_Q1
--operation mode is normal

BJ1L13 = FJ1L14 & !HJ1_true_regA[30] # !FJ1L14 & (!HJ1_true_regA[2]) # !FJ1L13;

--BJ1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[4]~10764 at LC3_10_Q1
--operation mode is normal

BJ1L15 = FJ1L14 & !HJ1_true_regA[30] # !FJ1L14 & (!HJ1_true_regA[2]) # !FJ1L13;


--BJ1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[4]~10700 at LC4_10_Q1
--operation mode is normal

BJ1L14 = (FJ1L13 # FJ1L14 & !HJ1_true_regA[0] # !FJ1L14 & (!HJ1_true_regA[4])) & CASCADE(BJ1L15);


--BJ1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[12]~10646 at LC9_13_U1
--operation mode is normal

BJ1L37 = FJ1L14 & (!HJ1_true_regA[6]) # !FJ1L14 & !HJ1_true_regA[10] # !FJ1L13;

--BJ1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[12]~10765 at LC9_13_U1
--operation mode is normal

BJ1L39 = FJ1L14 & (!HJ1_true_regA[6]) # !FJ1L14 & !HJ1_true_regA[10] # !FJ1L13;


--BJ1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[12]~10701 at LC10_13_U1
--operation mode is normal

BJ1L38 = (FJ1L13 # FJ1L14 & (!HJ1_true_regA[8]) # !FJ1L14 & !HJ1_true_regA[12]) & CASCADE(BJ1L39);


--NJ58L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F57|the_apex20k_lcell~COMBOUT at LC7_7_O1
--operation mode is normal

NJ58L3 = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[28]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[28])) & CASCADE(MJ29_cascout);

--NJ58_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F57|cascout at LC7_7_O1
--operation mode is normal

NJ58_cascout = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[28]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[28])) & CASCADE(MJ29_cascout);


--ZJ25_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F24|the_apex20k_lcell at LC6_3_O1
--operation mode is normal

ZJ25_the_apex20k_lcell = YJ1_sel_alu_result & HJ1L38 & !YJ1_sel_raw_reg_b # !YJ1_sel_alu_result & (KE15_q[28] # !YJ1_sel_raw_reg_b);

--ZJ25_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F24|cascout at LC6_3_O1
--operation mode is normal

ZJ25_cascout = YJ1_sel_alu_result & HJ1L38 & !YJ1_sel_raw_reg_b # !YJ1_sel_alu_result & (KE15_q[28] # !YJ1_sel_raw_reg_b);


--TC1_period_h_register[4] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[4] at LC5_11_V2
--operation mode is normal

TC1_period_h_register[4]_lut_out = XJ1_op_a[4];
TC1_period_h_register[4] = DFFE(TC1_period_h_register[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--TC1_period_l_register[4] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[4] at LC1_16_V2
--operation mode is normal

TC1_period_l_register[4]_lut_out = !XJ1_op_a[4];
TC1_period_l_register[4] = DFFE(TC1_period_l_register[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--EC1_edge_capture[4] is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture[4] at LC6_13_V1
--operation mode is normal

EC1_edge_capture[4]_lut_out = !EC1L25 & (EC1_edge_capture[4] # EC1_d2_data_in[4] $ EC1_d1_data_in[4]);
EC1_edge_capture[4] = DFFE(EC1_edge_capture[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EC1_irq_mask[4] is dual_processor:inst|ls_int_input:the_ls_int_input|irq_mask[4] at LC2_13_V1
--operation mode is normal

EC1_irq_mask[4]_lut_out = XJ1_op_a[4];
EC1_irq_mask[4] = DFFE(EC1_irq_mask[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EC1L2);


--EC1L42 is dual_processor:inst|ls_int_input:the_ls_int_input|read_mux_out[4]~213 at LC2_12_V1
--operation mode is normal

EC1L42 = TJ1_dc_address[3] & (TJ1_dc_address[2] & (EC1_edge_capture[4]) # !TJ1_dc_address[2] & EC1_irq_mask[4]);


--SK8_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:ls5_latch|lpm_ff:lpm_ff_component|dffs[0] at LC6_11_V1
--operation mode is normal

SK8_dffs[0]_lut_out = E1_LS_CAM_LATCH_DATA_INPUT[4] & (!QC1_data_out[0]);
SK8_dffs[0] = DFFE(SK8_dffs[0]_lut_out, GLOBAL(clk), , , );


--AL7_pre_out[4] is prince_tie_bar_counter:inst73|up_down_counter:counter1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_13_M1
--operation mode is counter

AL7_pre_out[4]_lut_out = AL7_pre_out[4] $ !AL7_the_carries[4];
AL7_pre_out[4]_sload_eqn = (!FL2_X4_INTERNAL & AL7_pre_out[4]) # (FL2_X4_INTERNAL & AL7_pre_out[4]_lut_out);
AL7_pre_out[4]_reg_input = AL7_pre_out[4]_sload_eqn & !QC1_data_out[0];
AL7_pre_out[4] = DFFE(AL7_pre_out[4]_reg_input, GLOBAL(clk), , , );

--AL7_the_carries[5] is prince_tie_bar_counter:inst73|up_down_counter:counter1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_13_M1
--operation mode is counter

AL7_the_carries[5] = CARRY(!AL7_the_carries[4] & (FL2_UP_DN_INTERNAL $ AL7_pre_out[4]));


--TB1L55 is dual_processor:inst|control_int:the_control_int|read_mux_out[4]~314 at LC4_15_M1
--operation mode is normal

TB1L55 = TJ1_dc_address[3] & (TJ1_dc_address[2] & TB1_edge_capture[4] # !TJ1_dc_address[2] & (TB1_irq_mask[4]));


--RB1_data_out[3] is dual_processor:inst|cont_int_output:the_cont_int_output|data_out[3] at LC10_11_M1
--operation mode is normal

RB1_data_out[3]_lut_out = XJ1_op_a[3];
RB1_data_out[3] = DFFE(RB1_data_out[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RB1L3);


--VB1_endofpacketvalue_reg[4] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[4] at LC8_11_R2
--operation mode is normal

VB1_endofpacketvalue_reg[4]_lut_out = XJ1_op_a[4];
VB1_endofpacketvalue_reg[4] = DFFE(VB1_endofpacketvalue_reg[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_spi_slave_select_reg[4] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[4] at LC8_1_V2
--operation mode is normal

VB1_spi_slave_select_reg[4]_lut_out = VB1_spi_slave_select_holding_reg[4];
VB1_spi_slave_select_reg[4] = DFFE(VB1_spi_slave_select_reg[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1_rx_holding_reg[4] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[4] at LC9_14_Z2
--operation mode is normal

VB1_rx_holding_reg[4]_lut_out = VB1_shift_reg[4];
VB1_rx_holding_reg[4] = DFFE(VB1_rx_holding_reg[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VB1L75 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[4]~5289 at LC1_13_R2
--operation mode is normal

VB1L75 = VD1L4 & (VB1_spi_slave_select_reg[4]) # !VD1L4 & VB1_rx_holding_reg[4];


--VB1L76 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[4]~5290 at LC5_13_R2
--operation mode is normal

VB1L76 = VD1L5 & VB1_endofpacketvalue_reg[4] # !VD1L5 & (VB1L75);


--VB1L77 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[4]~5291 at LC6_13_R2
--operation mode is normal

VB1L77 = VD1L1 & VB1_iTOE_reg # !VD1L1 & (VB1L76);


--E1L542 is position_velocity_interface_unit:inst18|Mux~3621 at LC3_13_X1
--operation mode is normal

E1L542 = TJ1_dc_address[4] & (E1L538 & E1L540 # !E1L538 & (E1L530)) # !TJ1_dc_address[4] & (E1L538);


--BC1L473 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[4]~7782 at LC7_8_E1
--operation mode is normal

BC1L473 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & KE9_q[4] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (DC1_incoming_ext_ram_bus_data[4]);


--BC1L474 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[4]~7783 at LC3_8_E1
--operation mode is normal

BC1L474 = W1_enet_nios_data_master_requests_ad_ram_s1 & KE7_q[4] # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L473);


--DJ1_control_register_result[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[4] at LC2_7_U1
--operation mode is normal

DJ1_control_register_result[4] = DJ1L18 & (DJ1_saved_status[4] # DJ1_CWP_out_pre_mask[0] & DJ1L17) # !DJ1L18 & (DJ1_CWP_out_pre_mask[0] & DJ1L17);


--FE20_sout_node[2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[2] at LC7_3_E2
--operation mode is arithmetic

FE20_sout_node[2]_lut_out = FE14L9 $ FE11_cs_buffer[0] $ FE20L12;
FE20_sout_node[2] = DFFE(FE20_sout_node[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~131 at LC7_3_E2
--operation mode is arithmetic

FE20L10 = CARRY(FE14L9 & !FE11_cs_buffer[0] & !FE20L12 # !FE14L9 & (!FE20L12 # !FE11_cs_buffer[0]));


--L1L9 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9615 at LC9_9_B2
--operation mode is arithmetic

L1L9 = L1_q[4] $ L1_negate $ !L1L4;

--L1L10 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9617 at LC9_9_B2
--operation mode is arithmetic

L1L10 = CARRY(!L1L4 & (L1_q[4] $ L1_negate));


--AC1_enet_nios_custom_instruction_master_result[4] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[4] at LC9_8_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[4] = AC1L4 & (FE20_sout_node[2] # !AC1L46 & L1L9) # !AC1L4 & (!AC1L46 & L1L9);


--KF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[0]~3892 at LC1_7_K2
--operation mode is normal

KF1L1 = PF1L2 & !RF1L22 # !PF1L2 & (!RF1L30) # !PF1L1;

--KF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[0]~3960 at LC1_7_K2
--operation mode is normal

KF1L3 = PF1L2 & !RF1L22 # !PF1L2 & (!RF1L30) # !PF1L1;


--KF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[0]~3928 at LC2_7_K2
--operation mode is normal

KF1L2 = (PF1L1 # PF1L2 & (!RF1L26) # !PF1L2 & !RF1L2) & CASCADE(KF1L3);


--KF1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[8]~3894 at LC2_9_K2
--operation mode is normal

KF1L25 = PF1L2 & !RF1L6 # !PF1L2 & (!RF1L14) # !PF1L1;

--KF1L27 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[8]~3961 at LC2_9_K2
--operation mode is normal

KF1L27 = PF1L2 & !RF1L6 # !PF1L2 & (!RF1L14) # !PF1L1;


--KF1L26 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[8]~3929 at LC3_9_K2
--operation mode is normal

KF1L26 = (PF1L1 # PF1L2 & !RF1L10 # !PF1L2 & (!RF1L18)) & CASCADE(KF1L27);


--T1L65 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~112 at LC10_15_I1
--operation mode is normal

T1L65 = BG1_dc_address[1] & KE11_q[0] # !BG1_dc_address[1] & (KE13_q[0]) # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--T1L1 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[0]~2427 at LC3_16_I2
--operation mode is normal

T1L1 = KE2_q[0] & (UG1_q[0] # !AB1L5) # !KE2_q[0] & !R1_ad_nios_data_master_requests_ad_cmd_ram_s1 & (UG1_q[0] # !AB1L5);


--T1L2 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[0]~2428 at LC9_16_I2
--operation mode is normal

T1L2 = T1L1 & T1L65 & (KE7_q[0] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L4 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[0]~2529 at LC9_16_I2
--operation mode is normal

T1L4 = T1L1 & T1L65 & (KE7_q[0] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--DB1_data_to_cpu[0] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[0] at LC8_16_I2
--operation mode is normal

DB1_data_to_cpu[0]_lut_out = !DB1L107 & (DB1L32 & DB1_endofpacketvalue_reg[0] # !DB1L32 & (DB1L106));
DB1_data_to_cpu[0] = DFFE(DB1_data_to_cpu[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--T1L3 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[0]~2497 at LC10_16_I2
--operation mode is normal

T1L3 = (DB1_data_to_cpu[0] & (KE9_q[0] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1) # !DB1_data_to_cpu[0] & !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port & (KE9_q[0] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1)) & CASCADE(T1L4);


--KE5_q[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[1] at EC8_1_G2
KE5_q[1]_data_in = ~GND;
KE5_q[1]_clock_1 = GLOBAL(clk);
KE5_q[1]_clock_enable_1 = AF1L1;
KE5_q[1]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE5_q[1]_read_address = RD_ADDR(CG1L2, CG1L3, KE5L30, KE5L31, KE5L32, CG1_decoder_rom_address[5], CG1L14);
KE5_q[1] = MEMORY_SEGMENT(KE5_q[1]_data_in, GND, GND, KE5_q[1]_clock_1, , , , KE5_q[1]_clock_enable_1, VCC, KE5_q[1]_write_address, KE5_q[1]_read_address);


--MF1L43 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[6]~390 at LC9_16_K2
--operation mode is normal

MF1L43 = MF1L14 & (JG7_regout # !JG8_regout & !MF1_CWP_out_pre_mask[2]);


--ZE1_next_instruction_address[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[4] at LC9_8_H2
--operation mode is counter

ZE1_next_instruction_address[4]_lut_out = ZE1_next_instruction_address[4] $ (!ZE1L29);
ZE1_next_instruction_address[4]_sload_eqn = (ZE1L48 & CF1L30) # (!ZE1L48 & ZE1_next_instruction_address[4]_lut_out);
ZE1_next_instruction_address[4] = DFFE(ZE1_next_instruction_address[4]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L47);

--ZE1L31 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[4]~125 at LC9_8_H2
--operation mode is counter

ZE1L31 = CARRY(ZE1_next_instruction_address[4] & (!ZE1L29));


--MF1_control_register_result[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[4] at LC8_12_K2
--operation mode is normal

MF1_control_register_result[4] = MF1L13 & (MF1_CWP_out_pre_mask[0]);


--ZE1_next_instruction_address[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[5] at LC10_8_H2
--operation mode is counter

ZE1_next_instruction_address[5]_lut_out = ZE1_next_instruction_address[5] $ (ZE1L31);
ZE1_next_instruction_address[5]_sload_eqn = (ZE1L48 & CF1L31) # (!ZE1L48 & ZE1_next_instruction_address[5]_lut_out);
ZE1_next_instruction_address[5] = DFFE(ZE1_next_instruction_address[5]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , ZE1L47);

--ZE1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[5]~128 at LC10_8_H2
--operation mode is counter

ZE1L33 = CARRY(!ZE1L31 # !ZE1_next_instruction_address[5]);


--MF1_control_register_result[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[5] at LC7_5_K2
--operation mode is normal

MF1_control_register_result[5] = !MF1_CWP_out_pre_mask[1] & MF1L13;


--AG1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1229 at LC5_11_D2
--operation mode is normal

AG1L13 = !LE1_instruction_1[5] & LE1_instruction_1[6] & LE1_instruction_1[7] & LE1_instruction_1[8];


--QE1L74 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[14]~1345 at LC1_11_D2
--operation mode is normal

QE1L74 = TE1_p1_op_b_from_2Ei5 & (AG1L13 # QE1_K[10] & TE1_p1_do_normal_offset) # !TE1_p1_op_b_from_2Ei5 & (QE1_K[10] & TE1_p1_do_normal_offset);


--TE1L80 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iSKPRzx~39 at LC5_15_F2
--operation mode is normal

TE1L80 = LE1_instruction_2[6] & (TE1L79 & LE1_instruction_2[7]);


--TE1L106 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_skip_is_active~211 at LC10_15_F2
--operation mode is normal

TE1L106 = LE1_instruction_2[5] & LE1_instruction_2[7] & TE1L79 # !LE1_instruction_2[5] & (TE1L74 # LE1_instruction_2[7] & TE1L79);


--TE1L78 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iSKP0x~55 at LC8_9_F2
--operation mode is normal

TE1L78 = !LE1_instruction_2[11] & LE1_instruction_2[12] & !LE1_instruction_2[13] & !LE1_instruction_2[15];


--TE1L107 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_skip_is_active~212 at LC6_15_F2
--operation mode is normal

TE1L107 = LE1_instruction_2[6] & (TE1L106 # TE1L78 & LE1_instruction_2[14]) # !LE1_instruction_2[6] & TE1L78 & LE1_instruction_2[14];


--W1_ad_ram_s1_arb_counter_enable is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_counter_enable at LC5_2_H1
--operation mode is normal

W1_ad_ram_s1_arb_counter_enable = W1L112 # !W1L104 & !W1L3 & !W1L10;


--FF1L16 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subinstruction[1]~1018 at LC6_9_G2
--operation mode is normal

FF1L16 = FF1L10 & (!AF1_is_neutrino # !FF1_subinstruction[0]) # !FF1_subinstruction[1];

--FF1L18 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subinstruction[1]~1023 at LC6_9_G2
--operation mode is normal

FF1L18 = FF1L10 & (!AF1_is_neutrino # !FF1_subinstruction[0]) # !FF1_subinstruction[1];


--FF1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subinstruction[1]~1021 at LC7_9_G2
--operation mode is normal

FF1L17 = (!FF1L9 # !FF1L10 # !ZE1_d1_instruction_fifo_out[8] # !FF1L13) & CASCADE(FF1L18);


--TE1L100 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_op_subroutine~58 at LC5_14_G2
--operation mode is normal

TE1L100 = ZE1_d1_instruction_fifo_out[9] & TE1L75;


--TE1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|must_run_to_completion~221 at LC6_13_G2
--operation mode is normal

TE1L4 = ZE1_d1_instruction_fifo_out[7] # ZE1_d1_instruction_fifo_out[5] & ZE1_d1_instruction_fifo_out[6] # !TE1L100;

--TE1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|must_run_to_completion~225 at LC6_13_G2
--operation mode is normal

TE1L6 = ZE1_d1_instruction_fifo_out[7] # ZE1_d1_instruction_fifo_out[5] & ZE1_d1_instruction_fifo_out[6] # !TE1L100;


--TE1L82 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iSKPx~43 at LC5_8_D2
--operation mode is normal

TE1L82 = !ZE1_d1_instruction_fifo_out[11] & TE1L81;


--TE1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|must_run_to_completion~223 at LC7_13_G2
--operation mode is normal

TE1L5 = (!TE1L82 & (!ZE1_d1_instruction_fifo_out[6] # !TE1L62 # !ZE1_d1_instruction_fifo_out[7])) & CASCADE(TE1L6);


--FG1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[7]~489 at LC4_2_H2
--operation mode is normal

FG1L8 = SE1_a_matches_dest2 & (XF8_regout $ TF8_regout) # !SE1_a_matches_dest2 & (KE3_q[7]);


--CF1L16 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~215 at LC2_9_H2
--operation mode is arithmetic

CF1L16 = LE1_instruction_1[7] $ ZE1_next_instruction_address[7] $ CF1L21;

--CF1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~217 at LC2_9_H2
--operation mode is arithmetic

CF1L17 = CARRY(LE1_instruction_1[7] & !ZE1_next_instruction_address[7] & !CF1L21 # !LE1_instruction_1[7] & (!CF1L21 # !ZE1_next_instruction_address[7]));


--DF7_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_6|combout at LC10_15_H2
--operation mode is normal

DF7_combout = UE1_do_jump & (FG1L7) # !UE1_do_jump & CF1L20;

--DF7_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_6|regout at LC10_15_H2
--operation mode is normal

DF7_regout = DFFE(DF7_combout, GLOBAL(clk), GLOBAL(H1_data_out), , BF1_nonsequential_pc);


--CF1L32 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[6]~1701 at LC2_15_H2
--operation mode is normal

CF1L32 = BF1L4 & DF7_regout # !BF1L4 & (DF7_combout);


--FG1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[8]~490 at LC7_4_H2
--operation mode is normal

FG1L9 = SE1_a_matches_dest2 & (XF9_regout $ TF9_regout) # !SE1_a_matches_dest2 & KE3_q[8];


--CF1L18 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~219 at LC3_9_H2
--operation mode is arithmetic

CF1L18 = LE1_instruction_1[8] $ ZE1_next_instruction_address[8] $ !CF1L17;

--CF1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~221 at LC3_9_H2
--operation mode is arithmetic

CF1L19 = CARRY(LE1_instruction_1[8] & (ZE1_next_instruction_address[8] # !CF1L17) # !LE1_instruction_1[8] & ZE1_next_instruction_address[8] & !CF1L17);


--AB1L35 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_winner~34 at LC7_13_L1
--operation mode is normal

AB1L35 = !AB1L37 & (AB1L7 # !AB1L43);


--KE13_q[1] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC16_1_E1
KE13_q[1]_data_in = CB1L44;
KE13_q[1]_write_enable = CB1L36;
KE13_q[1]_clock_0 = GLOBAL(clk);
KE13_q[1]_clock_1 = GLOBAL(clk);
KE13_q[1]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[1]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[1] = MEMORY_SEGMENT(KE13_q[1]_data_in, KE13_q[1]_write_enable, KE13_q[1]_clock_0, KE13_q[1]_clock_1, , , , , VCC, KE13_q[1]_write_address, KE13_q[1]_read_address);


--T1L66 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~113 at LC1_5_E1
--operation mode is normal

T1L66 = BG1_dc_address[1] & (KE11_q[1]) # !BG1_dc_address[1] & KE13_q[1] # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--T1L5 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[1]~2454 at LC8_4_E1
--operation mode is normal

T1L5 = UG1_q[1] & (KE2_q[1] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !UG1_q[1] & !AB1L5 & (KE2_q[1] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--T1L6 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[1]~2455 at LC3_4_E1
--operation mode is normal

T1L6 = T1L5 & T1L66 & (KE7_q[1] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L8 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[1]~2530 at LC3_4_E1
--operation mode is normal

T1L8 = T1L5 & T1L66 & (KE7_q[1] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--DB1_data_to_cpu[1] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[1] at LC1_15_J2
--operation mode is normal

DB1_data_to_cpu[1]_lut_out = !DB1L107 & (DB1L32 & DB1_endofpacketvalue_reg[1] # !DB1L32 & (DB1L108));
DB1_data_to_cpu[1] = DFFE(DB1_data_to_cpu[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--T1L7 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[1]~2498 at LC4_4_E1
--operation mode is normal

T1L7 = (KE9_q[1] & (DB1_data_to_cpu[1] # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !KE9_q[1] & !Y1_ad_nios_data_master_requests_ad_result_ram_s1 & (DB1_data_to_cpu[1] # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(T1L8);


--MF1_Z_deferred_we is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|Z_deferred_we at LC10_13_F2
--operation mode is normal

MF1_Z_deferred_we = MF1L11 # RE1L6 & MF1_N_stored_is_stale;


--TE1_p3_N_update is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_N_update at LC6_12_F2
--operation mode is normal

TE1_p3_N_update_lut_out = TE1_p2_N_update;
TE1_p3_N_update = DFFE(TE1_p3_N_update_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--KE13_q[2] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC5_1_E1
KE13_q[2]_data_in = CB1L45;
KE13_q[2]_write_enable = CB1L36;
KE13_q[2]_clock_0 = GLOBAL(clk);
KE13_q[2]_clock_1 = GLOBAL(clk);
KE13_q[2]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[2]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[2] = MEMORY_SEGMENT(KE13_q[2]_data_in, KE13_q[2]_write_enable, KE13_q[2]_clock_0, KE13_q[2]_clock_1, , , , , VCC, KE13_q[2]_write_address, KE13_q[2]_read_address);


--T1L67 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~114 at LC8_11_M2
--operation mode is normal

T1L67 = BG1_dc_address[1] & KE11_q[2] # !BG1_dc_address[1] & (KE13_q[2]) # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--T1L9 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[2]~2457 at LC9_11_M2
--operation mode is normal

T1L9 = AB1L5 & UG1_q[2] & (KE2_q[2] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !AB1L5 & (KE2_q[2] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--T1L10 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[2]~2458 at LC5_11_M2
--operation mode is normal

T1L10 = T1L9 & T1L67 & (KE7_q[2] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L12 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[2]~2531 at LC5_11_M2
--operation mode is normal

T1L12 = T1L9 & T1L67 & (KE7_q[2] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--DB1_data_to_cpu[2] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[2] at LC8_8_I2
--operation mode is normal

DB1_data_to_cpu[2]_lut_out = !DB1L107 & (DB1L32 & (DB1_endofpacketvalue_reg[2]) # !DB1L32 & DB1L109);
DB1_data_to_cpu[2] = DFFE(DB1_data_to_cpu[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--T1L11 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[2]~2499 at LC6_11_M2
--operation mode is normal

T1L11 = (DB1_data_to_cpu[2] & (KE9_q[2] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1) # !DB1_data_to_cpu[2] & !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port & (KE9_q[2] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1)) & CASCADE(T1L12);


--KF1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[3]~3908 at LC1_5_K2
--operation mode is normal

KF1L10 = PF1L1 # PF1L2 & !RF1L32 # !PF1L2 & (!RF1L8);

--KF1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[3]~3962 at LC1_5_K2
--operation mode is normal

KF1L12 = PF1L1 # PF1L2 & !RF1L32 # !PF1L2 & (!RF1L8);


--KF1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[3]~3930 at LC2_5_K2
--operation mode is normal

KF1L11 = (PF1L2 & (!RF1L28) # !PF1L2 & !RF1L4 # !PF1L1) & CASCADE(KF1L12);


--KF1L34 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[11]~3910 at LC9_9_K2
--operation mode is normal

KF1L34 = PF1L1 # PF1L2 & !RF1L16 # !PF1L2 & (!RF1L24);

--KF1L36 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[11]~3963 at LC9_9_K2
--operation mode is normal

KF1L36 = PF1L1 # PF1L2 & !RF1L16 # !PF1L2 & (!RF1L24);


--KF1L35 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[11]~3931 at LC10_9_K2
--operation mode is normal

KF1L35 = (PF1L2 & !RF1L12 # !PF1L2 & (!RF1L20) # !PF1L1) & CASCADE(KF1L36);


--KE13_q[3] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC3_1_E1
KE13_q[3]_data_in = CB1L46;
KE13_q[3]_write_enable = CB1L36;
KE13_q[3]_clock_0 = GLOBAL(clk);
KE13_q[3]_clock_1 = GLOBAL(clk);
KE13_q[3]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[3]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[3] = MEMORY_SEGMENT(KE13_q[3]_data_in, KE13_q[3]_write_enable, KE13_q[3]_clock_0, KE13_q[3]_clock_1, , , , , VCC, KE13_q[3]_write_address, KE13_q[3]_read_address);


--T1L68 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~115 at LC5_11_F1
--operation mode is normal

T1L68 = BG1_dc_address[1] & (KE11_q[3]) # !BG1_dc_address[1] & KE13_q[3] # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--T1L13 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[3]~2460 at LC5_16_M2
--operation mode is normal

T1L13 = AB1L5 & UG1_q[3] & (KE2_q[3] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !AB1L5 & (KE2_q[3] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--T1L14 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[3]~2461 at LC5_15_M2
--operation mode is normal

T1L14 = T1L13 & T1L68 & (KE7_q[3] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L16 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[3]~2532 at LC5_15_M2
--operation mode is normal

T1L16 = T1L13 & T1L68 & (KE7_q[3] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--DB1_data_to_cpu[3] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[3] at LC3_15_M2
--operation mode is normal

DB1_data_to_cpu[3]_lut_out = DB1L34 & DB1_ROE # !DB1L34 & (DB1L112);
DB1_data_to_cpu[3] = DFFE(DB1_data_to_cpu[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--T1L15 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[3]~2500 at LC6_15_M2
--operation mode is normal

T1L15 = (Y1_ad_nios_data_master_requests_ad_result_ram_s1 & KE9_q[3] & (DB1_data_to_cpu[3] # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !Y1_ad_nios_data_master_requests_ad_result_ram_s1 & (DB1_data_to_cpu[3] # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(T1L16);


--AL4_sload_path[3] is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|sload_path[3] at LC4_4_P2
--operation mode is arithmetic

AL4_sload_path[3]_lut_out = AL4_sload_path[3] $ AL4L7;
AL4_sload_path[3] = DFFE(AL4_sload_path[3]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );

--AL4L9 is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_4_P2
--operation mode is arithmetic

AL4L9 = CARRY(AL4_sload_path[3] # !AL4L7);


--F1_inst22 is lvdt_interface:inst61|inst22 at LC5_16_P2
--operation mode is normal

F1_inst22_lut_out = F1_inst21 & !F1_inst22;
F1_inst22 = DFFE(F1_inst22_lut_out, GLOBAL(clk), , , );


--UG4_q[4] is lvdt_interface:inst61|look_up_rom:inst42|lpm_rom:lpm_rom_component|altrom:srom|q[4] at EC13_1_P2
UG4_q[4]_clock_0 = GLOBAL(clk);
UG4_q[4]_write_address = WR_ADDR(AL6_sload_path[3], AL6_sload_path[4], AL6_sload_path[5], AL6_sload_path[6], AL6_sload_path[7], AL6_sload_path[7], AL6_sload_path[7]);
UG4_q[4]_read_address = RD_ADDR(AL6_sload_path[3], AL6_sload_path[4], AL6_sload_path[5], AL6_sload_path[6], AL6_sload_path[7], AL6_sload_path[7], AL6_sload_path[7]);
UG4_q[4] = MEMORY_SEGMENT(, , UG4_q[4]_clock_0, , , , , , , UG4_q[4]_write_address, UG4_q[4]_read_address);


--SK1_dffs[3] is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[3] at LC9_16_P2
--operation mode is normal

SK1_dffs[3]_lut_out = UG4_q[3];
SK1_dffs[3] = DFFE(SK1_dffs[3]_lut_out, GLOBAL(clk), !QC1_data_out[0], , F1_inst23);


--AL5_counter_cell[2] is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[2] at LC3_15_P2
--operation mode is counter

AL5_counter_cell[2]_lut_out = AL5_counter_cell[2] $ !AL5L6;
AL5_counter_cell[2]_sload_eqn = (AL4L14 & SK1L9) # (!AL4L14 & AL5_counter_cell[2]_lut_out);
AL5_counter_cell[2] = DFFE(AL5_counter_cell[2]_sload_eqn, GLOBAL(clk), !QC1_data_out[0], , );

--AL5L9 is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_15_P2
--operation mode is counter

AL5L9 = CARRY(!AL5_counter_cell[2] & !AL5L6);


--BJ1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[5]~10651 at LC3_5_Q1
--operation mode is normal

BJ1L16 = FJ1L14 & !HJ1_true_regA[31] # !FJ1L14 & (!HJ1_true_regA[3]) # !FJ1L13;

--BJ1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[5]~10766 at LC3_5_Q1
--operation mode is normal

BJ1L18 = FJ1L14 & !HJ1_true_regA[31] # !FJ1L14 & (!HJ1_true_regA[3]) # !FJ1L13;


--BJ1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[5]~10702 at LC4_5_Q1
--operation mode is normal

BJ1L17 = (FJ1L13 # FJ1L14 & (!HJ1_true_regA[1]) # !FJ1L14 & !HJ1_true_regA[5]) & CASCADE(BJ1L18);


--BJ1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[13]~10653 at LC4_1_N1
--operation mode is normal

BJ1L40 = FJ1L14 & (!HJ1_true_regA[7]) # !FJ1L14 & !HJ1_true_regA[11] # !FJ1L13;

--BJ1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[13]~10767 at LC4_1_N1
--operation mode is normal

BJ1L42 = FJ1L14 & (!HJ1_true_regA[7]) # !FJ1L14 & !HJ1_true_regA[11] # !FJ1L13;


--BJ1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[13]~10703 at LC5_1_N1
--operation mode is normal

BJ1L41 = (FJ1L13 # FJ1L14 & !HJ1_true_regA[9] # !FJ1L14 & (!HJ1_true_regA[13])) & CASCADE(BJ1L42);


--NJ60L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F59|the_apex20k_lcell~COMBOUT at LC2_13_K1
--operation mode is normal

NJ60L3 = (AJ1_sel_notb & !JH1_p3_sel_memword & (!JJ1_true_regB[29]) # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[29] # !JH1_p3_sel_memword)) & CASCADE(MJ30_cascout);

--NJ60_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F59|cascout at LC2_13_K1
--operation mode is normal

NJ60_cascout = (AJ1_sel_notb & !JH1_p3_sel_memword & (!JJ1_true_regB[29]) # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[29] # !JH1_p3_sel_memword)) & CASCADE(MJ30_cascout);


--ZJ27_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F26|the_apex20k_lcell at LC2_8_W1
--operation mode is normal

ZJ27_the_apex20k_lcell = YJ1_sel_alu_result & !YJ1_sel_raw_reg_b & (HJ1L39) # !YJ1_sel_alu_result & (KE15_q[29] # !YJ1_sel_raw_reg_b);

--ZJ27_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F26|cascout at LC2_8_W1
--operation mode is normal

ZJ27_cascout = YJ1_sel_alu_result & !YJ1_sel_raw_reg_b & (HJ1L39) # !YJ1_sel_alu_result & (KE15_q[29] # !YJ1_sel_raw_reg_b);


--TC1_period_h_register[5] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[5] at LC6_9_V2
--operation mode is normal

TC1_period_h_register[5]_lut_out = XJ1_op_a[5];
TC1_period_h_register[5] = DFFE(TC1_period_h_register[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--TC1_period_l_register[5] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[5] at LC3_16_V2
--operation mode is normal

TC1_period_l_register[5]_lut_out = !XJ1_op_a[5];
TC1_period_l_register[5] = DFFE(TC1_period_l_register[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--VB1_endofpacketvalue_reg[5] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[5] at LC9_5_Z2
--operation mode is normal

VB1_endofpacketvalue_reg[5]_lut_out = XJ1_op_a[5];
VB1_endofpacketvalue_reg[5] = DFFE(VB1_endofpacketvalue_reg[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_spi_slave_select_reg[5] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[5] at LC2_3_Z2
--operation mode is normal

VB1_spi_slave_select_reg[5]_lut_out = VB1_spi_slave_select_holding_reg[5];
VB1_spi_slave_select_reg[5] = DFFE(VB1_spi_slave_select_reg[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1_rx_holding_reg[5] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[5] at LC1_12_Z2
--operation mode is normal

VB1_rx_holding_reg[5]_lut_out = VB1_shift_reg[5];
VB1_rx_holding_reg[5] = DFFE(VB1_rx_holding_reg[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VB1L131 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[5]~2872 at LC3_11_Z2
--operation mode is normal

VB1L131 = VD1L4 & (VB1_spi_slave_select_reg[5]) # !VD1L4 & VB1_rx_holding_reg[5];


--VB1L132 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[5]~2873 at LC1_10_Z2
--operation mode is normal

VB1L132 = VB1L66 & (VD1L5 & VB1_endofpacketvalue_reg[5] # !VD1L5 & (VB1L131));


--EC1L43 is dual_processor:inst|ls_int_input:the_ls_int_input|read_mux_out[5]~214 at LC10_12_V1
--operation mode is normal

EC1L43 = TJ1_dc_address[3] & (TJ1_dc_address[2] & EC1_edge_capture[5] # !TJ1_dc_address[2] & (EC1_irq_mask[5]));


--SK9_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:ls6_latch|lpm_ff:lpm_ff_component|dffs[0] at LC9_9_V1
--operation mode is normal

SK9_dffs[0]_lut_out = E1_LS_CAM_LATCH_DATA_INPUT[5] & !QC1_data_out[0];
SK9_dffs[0] = DFFE(SK9_dffs[0]_lut_out, GLOBAL(clk), , , );


--AL7_pre_out[5] is prince_tie_bar_counter:inst73|up_down_counter:counter1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_13_M1
--operation mode is counter

AL7_pre_out[5]_lut_out = AL7_pre_out[5] $ AL7_the_carries[5];
AL7_pre_out[5]_sload_eqn = (!FL2_X4_INTERNAL & AL7_pre_out[5]) # (FL2_X4_INTERNAL & AL7_pre_out[5]_lut_out);
AL7_pre_out[5]_reg_input = AL7_pre_out[5]_sload_eqn & !QC1_data_out[0];
AL7_pre_out[5] = DFFE(AL7_pre_out[5]_reg_input, GLOBAL(clk), , , );

--AL7_the_carries[6] is prince_tie_bar_counter:inst73|up_down_counter:counter1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_13_M1
--operation mode is counter

AL7_the_carries[6] = CARRY(FL2_UP_DN_INTERNAL $ !AL7_pre_out[5] # !AL7_the_carries[5]);


--TB1L56 is dual_processor:inst|control_int:the_control_int|read_mux_out[5]~315 at LC1_15_M1
--operation mode is normal

TB1L56 = TJ1_dc_address[3] & (TJ1_dc_address[2] & (TB1_edge_capture[5]) # !TJ1_dc_address[2] & TB1_irq_mask[5]);


--SK3_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:gp_pos_latch_inst2|lpm_ff:lpm_ff_component|dffs[0] at LC8_12_M1
--operation mode is normal

SK3_dffs[0]_lut_out = RK2_matchout_node[0];
SK3_dffs[0] = DFFE(SK3_dffs[0]_lut_out, GLOBAL(clk), , , E1_GP_CAM2_LATCH_ENBL);


--BC1L475 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[5]~7785 at LC8_12_E1
--operation mode is normal

BC1L475 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & KE9_q[5] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (DC1_incoming_ext_ram_bus_data[5]);


--BC1L476 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[5]~7786 at LC4_12_E1
--operation mode is normal

BC1L476 = W1_enet_nios_data_master_requests_ad_ram_s1 & (KE7_q[5]) # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L475);


--DJ1_control_register_result[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[5] at LC3_12_U1
--operation mode is normal

DJ1_control_register_result[5] = DJ1_saved_status[5] & (DJ1L18 # !DJ1_CWP_out_pre_mask[1] & DJ1L17) # !DJ1_saved_status[5] & !DJ1_CWP_out_pre_mask[1] & DJ1L17;


--FE20_sout_node[3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[3] at LC8_3_E2
--operation mode is arithmetic

FE20_sout_node[3]_lut_out = FE14L11 $ FE11L5 $ !FE20L10;
FE20_sout_node[3] = DFFE(FE20_sout_node[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[3]~134 at LC8_3_E2
--operation mode is arithmetic

FE20L15 = CARRY(FE14L11 & (FE11L5 # !FE20L10) # !FE14L11 & FE11L5 & !FE20L10);


--L1L11 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9619 at LC10_9_B2
--operation mode is arithmetic

L1L11 = L1_q[5] $ L1_negate $ L1L10;

--L1L12 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9621 at LC10_9_B2
--operation mode is arithmetic

L1L12 = CARRY(L1_q[5] $ !L1_negate # !L1L10);


--AC1_enet_nios_custom_instruction_master_result[5] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[5] at LC7_7_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[5] = L1L11 & (FE20_sout_node[3] & AC1L4 # !AC1L46) # !L1L11 & FE20_sout_node[3] & AC1L4;


--NJ48L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F47|the_apex20k_lcell~COMBOUT at LC7_6_C1
--operation mode is normal

NJ48L3 = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[23]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[23])) & CASCADE(MJ24_cascout);

--NJ48_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F47|cascout at LC7_6_C1
--operation mode is normal

NJ48_cascout = (JH1_p3_sel_memword & (!AJ1_sel_notb & BC1_enet_nios_data_master_readdata[23]) # !JH1_p3_sel_memword & (!AJ1_sel_notb # !JJ1_true_regB[23])) & CASCADE(MJ24_cascout);


--ZJ15_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F14|the_apex20k_lcell at LC3_4_W1
--operation mode is normal

ZJ15_the_apex20k_lcell = YJ1_sel_raw_reg_b & (!YJ1_sel_alu_result & KE15_q[23]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[23] # !YJ1_sel_alu_result);

--ZJ15_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F14|cascout at LC3_4_W1
--operation mode is normal

ZJ15_cascout = YJ1_sel_raw_reg_b & (!YJ1_sel_alu_result & KE15_q[23]) # !YJ1_sel_raw_reg_b & (QJ1_alu_result[23] # !YJ1_sel_alu_result);


--VB1_endofpacketvalue_reg[15] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[15] at LC10_8_Z1
--operation mode is normal

VB1_endofpacketvalue_reg[15]_lut_out = XJ1_op_a[15];
VB1_endofpacketvalue_reg[15] = DFFE(VB1_endofpacketvalue_reg[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_spi_slave_select_reg[15] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[15] at LC5_6_Z2
--operation mode is normal

VB1_spi_slave_select_reg[15]_lut_out = VB1_spi_slave_select_holding_reg[15];
VB1_spi_slave_select_reg[15] = DFFE(VB1_spi_slave_select_reg[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1_rx_holding_reg[15] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[15] at LC4_9_Z1
--operation mode is normal

VB1_rx_holding_reg[15]_lut_out = VB1_shift_reg[15];
VB1_rx_holding_reg[15] = DFFE(VB1_rx_holding_reg[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VB1L101 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[15]~5293 at LC1_10_Z1
--operation mode is normal

VB1L101 = VD1L4 & (VB1_spi_slave_select_reg[15]) # !VD1L4 & VB1_rx_holding_reg[15];


--TC1_period_h_register[15] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[15] at LC3_9_V2
--operation mode is normal

TC1_period_h_register[15]_lut_out = XJ1_op_a[15];
TC1_period_h_register[15] = DFFE(TC1_period_h_register[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--TC1_period_l_register[15] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[15] at LC4_16_V2
--operation mode is normal

TC1_period_l_register[15]_lut_out = !XJ1_op_a[15];
TC1_period_l_register[15] = DFFE(TC1_period_l_register[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--BC1L495 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[15]~7788 at LC5_7_L1
--operation mode is normal

BC1L495 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (KE8_q[7]) # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & DC1_incoming_ext_ram_bus_data[15];


--BC1L496 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[15]~7789 at LC6_7_L1
--operation mode is normal

BC1L496 = W1_enet_nios_data_master_requests_ad_ram_s1 & (KE6_q[7]) # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L495);


--VC1_period_h_register[15] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[15] at LC3_12_R2
--operation mode is normal

VC1_period_h_register[15]_lut_out = XJ1_op_a[15];
VC1_period_h_register[15] = DFFE(VC1_period_h_register[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--VC1_period_l_register[15] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[15] at LC1_4_R2
--operation mode is normal

VC1_period_l_register[15]_lut_out = !XJ1_op_a[15];
VC1_period_l_register[15] = DFFE(VC1_period_l_register[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--E1L696 is position_velocity_interface_unit:inst18|Mux~3698 at LC3_3_Q2
--operation mode is normal

E1L696 = TJ1_dc_address[5] & (E1L692 & E1L694 # !E1L692 & (E1L686)) # !TJ1_dc_address[5] & (E1L692);


--AL8_pre_out[7] is prince_tie_bar_counter:inst73|up_down_counter:counter2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_2_F1
--operation mode is normal

AL8_pre_out[7]_lut_out = AL8_pre_out[7] $ (AL8_the_carries[7]);
AL8_pre_out[7]_sload_eqn = (!FL1_X4_INTERNAL & AL8_pre_out[7]) # (FL1_X4_INTERNAL & AL8_pre_out[7]_lut_out);
AL8_pre_out[7]_reg_input = AL8_pre_out[7]_sload_eqn & !QC1_data_out[0];
AL8_pre_out[7] = DFFE(AL8_pre_out[7]_reg_input, GLOBAL(clk), , , );


--DJ1_control_register_result[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[15] at LC8_12_U1
--operation mode is normal

DJ1_control_register_result[15] = DJ1L17 & (DJ1_IE_out_pre_mask # DJ1_saved_status[15] & DJ1L18) # !DJ1L17 & (DJ1_saved_status[15] & DJ1L18);


--FE26L1 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1070 at LC3_2_B2
--operation mode is arithmetic

FE26L1 = CE2_single_input_node[1] $ FE23L17 $ FE26L4;

--FE26L2 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1072 at LC3_2_B2
--operation mode is arithmetic

FE26L2 = CARRY(CE2_single_input_node[1] & !FE23L17 & !FE26L4 # !CE2_single_input_node[1] & (!FE26L4 # !FE23L17));


--L1L13 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9623 at LC10_11_B2
--operation mode is arithmetic

L1L13 = L1_negate $ L1_q[15] $ L1L16;

--L1L14 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9625 at LC10_11_B2
--operation mode is arithmetic

L1L14 = CARRY(L1_negate $ !L1_q[15] # !L1L16);


--AC1_enet_nios_custom_instruction_master_result[15] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[15] at LC10_12_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[15] = AC1L4 & (FE26L1 # L1L13 & !AC1L46) # !AC1L4 & (L1L13 & !AC1L46);


--NJ62L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F61|the_apex20k_lcell~COMBOUT at LC5_2_C1
--operation mode is normal

NJ62L3 = (AJ1_sel_notb & !JJ1_true_regB[30] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[30] # !JH1_p3_sel_memword)) & CASCADE(MJ31_cascout);

--NJ62_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F61|cascout at LC5_2_C1
--operation mode is normal

NJ62_cascout = (AJ1_sel_notb & !JJ1_true_regB[30] & !JH1_p3_sel_memword # !AJ1_sel_notb & (BC1_enet_nios_data_master_readdata[30] # !JH1_p3_sel_memword)) & CASCADE(MJ31_cascout);


--TC1_period_h_register[14] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[14] at LC2_9_V2
--operation mode is normal

TC1_period_h_register[14]_lut_out = XJ1_op_a[14];
TC1_period_h_register[14] = DFFE(TC1_period_h_register[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--TC1_period_l_register[14] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[14] at LC8_13_V2
--operation mode is normal

TC1_period_l_register[14]_lut_out = XJ1_op_a[14];
TC1_period_l_register[14] = DFFE(TC1_period_l_register[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--VC1_period_h_register[14] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[14] at LC9_12_R2
--operation mode is normal

VC1_period_h_register[14]_lut_out = XJ1_op_a[14];
VC1_period_h_register[14] = DFFE(VC1_period_h_register[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--VC1_period_l_register[14] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[14] at LC2_16_R2
--operation mode is normal

VC1_period_l_register[14]_lut_out = XJ1_op_a[14];
VC1_period_l_register[14] = DFFE(VC1_period_l_register[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--KE1_q[6] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC12_1_A2
KE1_q[6]_data_in = R1L45;
KE1_q[6]_write_enable = R1L30;
KE1_q[6]_clock_0 = GLOBAL(clk);
KE1_q[6]_clock_1 = GLOBAL(clk);
KE1_q[6]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[6]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[6] = MEMORY_SEGMENT(KE1_q[6]_data_in, KE1_q[6]_write_enable, KE1_q[6]_clock_0, KE1_q[6]_clock_1, , , , , VCC, KE1_q[6]_write_address, KE1_q[6]_read_address);


--KE8_q[6] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC12_1_K2
KE8_q[6]_data_in = Y1L55;
KE8_q[6]_write_enable = Y1L40;
KE8_q[6]_clock_0 = GLOBAL(clk);
KE8_q[6]_clock_1 = GLOBAL(clk);
KE8_q[6]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[6]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[6] = MEMORY_SEGMENT(KE8_q[6]_data_in, KE8_q[6]_write_enable, KE8_q[6]_clock_0, KE8_q[6]_clock_1, , , , , VCC, KE8_q[6]_write_address, KE8_q[6]_read_address);


--BC1L493 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[14]~7791 at LC10_11_C1
--operation mode is normal

BC1L493 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & KE8_q[6] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (DC1_incoming_ext_ram_bus_data[14]);


--BC1L494 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[14]~7792 at LC6_11_C1
--operation mode is normal

BC1L494 = W1_enet_nios_data_master_requests_ad_ram_s1 & KE6_q[6] # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L493);


--VB1_endofpacketvalue_reg[14] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[14] at LC7_16_Z2
--operation mode is normal

VB1_endofpacketvalue_reg[14]_lut_out = XJ1_op_a[14];
VB1_endofpacketvalue_reg[14] = DFFE(VB1_endofpacketvalue_reg[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_spi_slave_select_reg[14] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[14] at LC1_6_Z2
--operation mode is normal

VB1_spi_slave_select_reg[14]_lut_out = VB1_spi_slave_select_holding_reg[14];
VB1_spi_slave_select_reg[14] = DFFE(VB1_spi_slave_select_reg[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1_rx_holding_reg[14] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[14] at LC2_13_Z2
--operation mode is normal

VB1_rx_holding_reg[14]_lut_out = VB1_shift_reg[14];
VB1_rx_holding_reg[14] = DFFE(VB1_rx_holding_reg[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VB1L99 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[14]~5295 at LC2_7_Z2
--operation mode is normal

VB1L99 = VD1L4 & (VB1_spi_slave_select_reg[14]) # !VD1L4 & VB1_rx_holding_reg[14];


--E1L682 is position_velocity_interface_unit:inst18|Mux~3691 at LC6_7_O2
--operation mode is normal

E1L682 = TJ1_dc_address[4] & (E1L678 & E1L680 # !E1L678 & (E1L670)) # !TJ1_dc_address[4] & (E1L678);


--CB1L57 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[14]~449 at LC1_15_A1
--operation mode is normal

CB1L57 = CB1L29 & FG1_op_a[14] # !CB1L29 & (XJ1_op_a[14]);


--CB1L37 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[1]~70 at LC5_16_A1
--operation mode is normal

CB1L37 = GH1_dc_write & GH1_dc_byteenable[1] & CB1L28 & !CB1L29;


--CB1L38 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[1]~71 at LC2_16_A1
--operation mode is normal

CB1L38 = CB1L37 # !BG1_dc_address[1] & RE1_dc_byteenable[1] & CB1L35;


--AL8_pre_out[6] is prince_tie_bar_counter:inst73|up_down_counter:counter2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_2_F1
--operation mode is counter

AL8_pre_out[6]_lut_out = AL8_pre_out[6] $ !AL8_the_carries[6];
AL8_pre_out[6]_sload_eqn = (!FL1_X4_INTERNAL & AL8_pre_out[6]) # (FL1_X4_INTERNAL & AL8_pre_out[6]_lut_out);
AL8_pre_out[6]_reg_input = AL8_pre_out[6]_sload_eqn & !QC1_data_out[0];
AL8_pre_out[6] = DFFE(AL8_pre_out[6]_reg_input, GLOBAL(clk), , , );

--AL8_the_carries[7] is prince_tie_bar_counter:inst73|up_down_counter:counter2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_2_F1
--operation mode is counter

AL8_the_carries[7] = CARRY(!AL8_the_carries[6] & (FL1_UP_DN_INTERNAL $ AL8_pre_out[6]));


--DJ1_control_register_result[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[14] at LC2_10_U1
--operation mode is normal

DJ1_control_register_result[14] = DJ1_saved_status[14] & (DJ1L18 # !DJ1_IPRI_out_pre_mask[5] & DJ1L17) # !DJ1_saved_status[14] & !DJ1_IPRI_out_pre_mask[5] & DJ1L17;


--FE26L3 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1074 at LC2_2_B2
--operation mode is arithmetic

FE26L3 = CE2_single_input_node[0] $ FE23L19;

--FE26L4 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1076 at LC2_2_B2
--operation mode is arithmetic

FE26L4 = CARRY(CE2_single_input_node[0] & FE23L19);


--L1L15 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9627 at LC9_11_B2
--operation mode is arithmetic

L1L15 = L1_negate $ L1_q[14] $ !L1L18;

--L1L16 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9629 at LC9_11_B2
--operation mode is arithmetic

L1L16 = CARRY(!L1L18 & (L1_negate $ L1_q[14]));


--AC1_enet_nios_custom_instruction_master_result[14] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[14] at LC3_6_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[14] = FE26L3 & (AC1L4 # L1L15 & !AC1L46) # !FE26L3 & (L1L15 & !AC1L46);


--TC1_period_h_register[13] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[13] at LC8_9_V2
--operation mode is normal

TC1_period_h_register[13]_lut_out = XJ1_op_a[13];
TC1_period_h_register[13] = DFFE(TC1_period_h_register[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--TC1_period_l_register[13] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[13] at LC6_16_V2
--operation mode is normal

TC1_period_l_register[13]_lut_out = XJ1_op_a[13];
TC1_period_l_register[13] = DFFE(TC1_period_l_register[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--VC1_period_h_register[13] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[13] at LC10_6_R1
--operation mode is normal

VC1_period_h_register[13]_lut_out = XJ1_op_a[13];
VC1_period_h_register[13] = DFFE(VC1_period_h_register[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--VC1_period_l_register[13] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[13] at LC8_3_R1
--operation mode is normal

VC1_period_l_register[13]_lut_out = XJ1_op_a[13];
VC1_period_l_register[13] = DFFE(VC1_period_l_register[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--KE1_q[5] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC16_1_A2
KE1_q[5]_data_in = R1L44;
KE1_q[5]_write_enable = R1L30;
KE1_q[5]_clock_0 = GLOBAL(clk);
KE1_q[5]_clock_1 = GLOBAL(clk);
KE1_q[5]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[5]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[5] = MEMORY_SEGMENT(KE1_q[5]_data_in, KE1_q[5]_write_enable, KE1_q[5]_clock_0, KE1_q[5]_clock_1, , , , , VCC, KE1_q[5]_write_address, KE1_q[5]_read_address);


--KE8_q[5] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC3_1_K2
KE8_q[5]_data_in = Y1L54;
KE8_q[5]_write_enable = Y1L40;
KE8_q[5]_clock_0 = GLOBAL(clk);
KE8_q[5]_clock_1 = GLOBAL(clk);
KE8_q[5]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[5]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[5] = MEMORY_SEGMENT(KE8_q[5]_data_in, KE8_q[5]_write_enable, KE8_q[5]_clock_0, KE8_q[5]_clock_1, , , , , VCC, KE8_q[5]_write_address, KE8_q[5]_read_address);


--BC1L491 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[13]~7794 at LC1_4_I1
--operation mode is normal

BC1L491 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & KE8_q[5] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (DC1_incoming_ext_ram_bus_data[13]);


--BC1L492 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[13]~7795 at LC10_4_I1
--operation mode is normal

BC1L492 = W1_enet_nios_data_master_requests_ad_ram_s1 & KE6_q[5] # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L491);


--VB1_endofpacketvalue_reg[13] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[13] at LC10_5_Z2
--operation mode is normal

VB1_endofpacketvalue_reg[13]_lut_out = XJ1_op_a[13];
VB1_endofpacketvalue_reg[13] = DFFE(VB1_endofpacketvalue_reg[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_spi_slave_select_reg[13] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[13] at LC5_3_Z2
--operation mode is normal

VB1_spi_slave_select_reg[13]_lut_out = VB1_spi_slave_select_holding_reg[13];
VB1_spi_slave_select_reg[13] = DFFE(VB1_spi_slave_select_reg[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1_rx_holding_reg[13] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[13] at LC8_15_Z2
--operation mode is normal

VB1_rx_holding_reg[13]_lut_out = VB1_shift_reg[13];
VB1_rx_holding_reg[13] = DFFE(VB1_rx_holding_reg[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VB1L97 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[13]~5297 at LC1_11_Z2
--operation mode is normal

VB1L97 = VD1L4 & (VB1_spi_slave_select_reg[13]) # !VD1L4 & VB1_rx_holding_reg[13];


--E1L668 is position_velocity_interface_unit:inst18|Mux~3684 at LC7_4_S2
--operation mode is normal

E1L668 = E1L664 & (E1L666 # !TJ1_dc_address[5]) # !E1L664 & E1L658 & TJ1_dc_address[5];


--CB1L56 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[13]~450 at LC7_16_H1
--operation mode is normal

CB1L56 = CB1L29 & (FG1_op_a[13]) # !CB1L29 & XJ1_op_a[13];


--AL8_pre_out[5] is prince_tie_bar_counter:inst73|up_down_counter:counter2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_2_F1
--operation mode is counter

AL8_pre_out[5]_lut_out = AL8_pre_out[5] $ AL8_the_carries[5];
AL8_pre_out[5]_sload_eqn = (!FL1_X4_INTERNAL & AL8_pre_out[5]) # (FL1_X4_INTERNAL & AL8_pre_out[5]_lut_out);
AL8_pre_out[5]_reg_input = AL8_pre_out[5]_sload_eqn & !QC1_data_out[0];
AL8_pre_out[5] = DFFE(AL8_pre_out[5]_reg_input, GLOBAL(clk), , , );

--AL8_the_carries[6] is prince_tie_bar_counter:inst73|up_down_counter:counter2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_2_F1
--operation mode is counter

AL8_the_carries[6] = CARRY(FL1_UP_DN_INTERNAL $ !AL8_pre_out[5] # !AL8_the_carries[5]);


--FE23L1 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~562 at LC10_1_B2
--operation mode is arithmetic

FE23L1 = FE20_sout_node[11] $ FE17_sout_node[3] $ FE23L4;

--FE23L2 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~564 at LC10_1_B2
--operation mode is arithmetic

FE23L2 = CARRY(FE20_sout_node[11] & !FE17_sout_node[3] & !FE23L4 # !FE20_sout_node[11] & (!FE23L4 # !FE17_sout_node[3]));


--L1L17 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9631 at LC8_11_B2
--operation mode is arithmetic

L1L17 = L1_negate $ L1_q[13] $ L1L20;

--L1L18 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9633 at LC8_11_B2
--operation mode is arithmetic

L1L18 = CARRY(L1_negate $ !L1_q[13] # !L1L20);


--AC1_enet_nios_custom_instruction_master_result[13] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[13] at LC9_7_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[13] = FE23L1 & (AC1L4 # L1L17 & !AC1L46) # !FE23L1 & (L1L17 & !AC1L46);


--TC1_period_h_register[12] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[12] at LC3_3_V2
--operation mode is normal

TC1_period_h_register[12]_lut_out = XJ1_op_a[12];
TC1_period_h_register[12] = DFFE(TC1_period_h_register[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--TC1_period_l_register[12] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[12] at LC5_16_V2
--operation mode is normal

TC1_period_l_register[12]_lut_out = XJ1_op_a[12];
TC1_period_l_register[12] = DFFE(TC1_period_l_register[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--VC1_period_h_register[12] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[12] at LC1_6_R2
--operation mode is normal

VC1_period_h_register[12]_lut_out = XJ1_op_a[12];
VC1_period_h_register[12] = DFFE(VC1_period_h_register[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--VC1_period_l_register[12] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[12] at LC6_4_R2
--operation mode is normal

VC1_period_l_register[12]_lut_out = XJ1_op_a[12];
VC1_period_l_register[12] = DFFE(VC1_period_l_register[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--KE1_q[4] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC6_1_A2
KE1_q[4]_data_in = R1L43;
KE1_q[4]_write_enable = R1L30;
KE1_q[4]_clock_0 = GLOBAL(clk);
KE1_q[4]_clock_1 = GLOBAL(clk);
KE1_q[4]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[4]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[4] = MEMORY_SEGMENT(KE1_q[4]_data_in, KE1_q[4]_write_enable, KE1_q[4]_clock_0, KE1_q[4]_clock_1, , , , , VCC, KE1_q[4]_write_address, KE1_q[4]_read_address);


--KE8_q[4] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC9_1_K2
KE8_q[4]_data_in = Y1L53;
KE8_q[4]_write_enable = Y1L40;
KE8_q[4]_clock_0 = GLOBAL(clk);
KE8_q[4]_clock_1 = GLOBAL(clk);
KE8_q[4]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[4]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[4] = MEMORY_SEGMENT(KE8_q[4]_data_in, KE8_q[4]_write_enable, KE8_q[4]_clock_0, KE8_q[4]_clock_1, , , , , VCC, KE8_q[4]_write_address, KE8_q[4]_read_address);


--BC1L489 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[12]~7797 at LC6_9_F1
--operation mode is normal

BC1L489 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (KE8_q[4]) # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & DC1_incoming_ext_ram_bus_data[12];


--BC1L490 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[12]~7798 at LC4_9_F1
--operation mode is normal

BC1L490 = W1_enet_nios_data_master_requests_ad_ram_s1 & (KE6_q[4]) # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L489);


--VB1_endofpacketvalue_reg[12] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[12] at LC5_8_Z1
--operation mode is normal

VB1_endofpacketvalue_reg[12]_lut_out = XJ1_op_a[12];
VB1_endofpacketvalue_reg[12] = DFFE(VB1_endofpacketvalue_reg[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_spi_slave_select_reg[12] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[12] at LC6_3_Z2
--operation mode is normal

VB1_spi_slave_select_reg[12]_lut_out = VB1_spi_slave_select_holding_reg[12];
VB1_spi_slave_select_reg[12] = DFFE(VB1_spi_slave_select_reg[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1_rx_holding_reg[12] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[12] at LC6_15_Z2
--operation mode is normal

VB1_rx_holding_reg[12]_lut_out = VB1_shift_reg[12];
VB1_rx_holding_reg[12] = DFFE(VB1_rx_holding_reg[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VB1L95 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[12]~5299 at LC9_10_Z1
--operation mode is normal

VB1L95 = VD1L4 & (VB1_spi_slave_select_reg[12]) # !VD1L4 & VB1_rx_holding_reg[12];


--E1L654 is position_velocity_interface_unit:inst18|Mux~3677 at LC6_5_P2
--operation mode is normal

E1L654 = TJ1_dc_address[4] & (E1L650 & E1L652 # !E1L650 & (E1L642)) # !TJ1_dc_address[4] & (E1L650);


--CB1L55 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[12]~451 at LC9_10_B1
--operation mode is normal

CB1L55 = CB1L29 & FG1_op_a[12] # !CB1L29 & (XJ1_op_a[12]);


--AL8_pre_out[4] is prince_tie_bar_counter:inst73|up_down_counter:counter2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_2_F1
--operation mode is counter

AL8_pre_out[4]_lut_out = AL8_pre_out[4] $ !AL8_the_carries[4];
AL8_pre_out[4]_sload_eqn = (!FL1_X4_INTERNAL & AL8_pre_out[4]) # (FL1_X4_INTERNAL & AL8_pre_out[4]_lut_out);
AL8_pre_out[4]_reg_input = AL8_pre_out[4]_sload_eqn & !QC1_data_out[0];
AL8_pre_out[4] = DFFE(AL8_pre_out[4]_reg_input, GLOBAL(clk), , , );

--AL8_the_carries[5] is prince_tie_bar_counter:inst73|up_down_counter:counter2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_2_F1
--operation mode is counter

AL8_the_carries[5] = CARRY(!AL8_the_carries[4] & (FL1_UP_DN_INTERNAL $ AL8_pre_out[4]));


--FE23L3 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~566 at LC9_1_B2
--operation mode is arithmetic

FE23L3 = FE20_sout_node[10] $ FE17_sout_node[2] $ !FE23L6;

--FE23L4 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~568 at LC9_1_B2
--operation mode is arithmetic

FE23L4 = CARRY(FE20_sout_node[10] & (FE17_sout_node[2] # !FE23L6) # !FE20_sout_node[10] & FE17_sout_node[2] & !FE23L6);


--L1L19 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9635 at LC7_11_B2
--operation mode is arithmetic

L1L19 = L1_negate $ L1_q[12] $ !L1L22;

--L1L20 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9637 at LC7_11_B2
--operation mode is arithmetic

L1L20 = CARRY(!L1L22 & (L1_negate $ L1_q[12]));


--AC1_enet_nios_custom_instruction_master_result[12] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[12] at LC1_6_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[12] = FE23L3 & (AC1L4 # L1L19 & !AC1L46) # !FE23L3 & (L1L19 & !AC1L46);


--VB1_endofpacketvalue_reg[11] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[11] at LC5_11_R2
--operation mode is normal

VB1_endofpacketvalue_reg[11]_lut_out = XJ1_op_a[11];
VB1_endofpacketvalue_reg[11] = DFFE(VB1_endofpacketvalue_reg[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_spi_slave_select_reg[11] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[11] at LC4_1_V2
--operation mode is normal

VB1_spi_slave_select_reg[11]_lut_out = VB1_spi_slave_select_holding_reg[11];
VB1_spi_slave_select_reg[11] = DFFE(VB1_spi_slave_select_reg[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1_rx_holding_reg[11] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[11] at LC9_15_R2
--operation mode is normal

VB1_rx_holding_reg[11]_lut_out = VB1_shift_reg[11];
VB1_rx_holding_reg[11] = DFFE(VB1_rx_holding_reg[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VB1L93 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[11]~5301 at LC3_15_R2
--operation mode is normal

VB1L93 = VD1L4 & VB1_spi_slave_select_reg[11] # !VD1L4 & (VB1_rx_holding_reg[11]);


--DJ1_control_register_result[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[11] at LC10_8_U1
--operation mode is normal

DJ1_control_register_result[11] = DJ1L17 & (DJ1L18 & DJ1_saved_status[11] # !DJ1_IPRI_out_pre_mask[2]) # !DJ1L17 & DJ1L18 & (DJ1_saved_status[11]);


--FE23L5 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~570 at LC8_1_B2
--operation mode is arithmetic

FE23L5 = FE17_cs_buffer[1] $ FE20_sout_node[9] $ FE23L8;

--FE23L6 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~572 at LC8_1_B2
--operation mode is arithmetic

FE23L6 = CARRY(FE17_cs_buffer[1] & !FE20_sout_node[9] & !FE23L8 # !FE17_cs_buffer[1] & (!FE23L8 # !FE20_sout_node[9]));


--L1L21 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9639 at LC6_11_B2
--operation mode is arithmetic

L1L21 = L1_negate $ L1_q[11] $ L1L24;

--L1L22 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9641 at LC6_11_B2
--operation mode is arithmetic

L1L22 = CARRY(L1_negate $ !L1_q[11] # !L1L24);


--AC1_enet_nios_custom_instruction_master_result[11] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[11] at LC2_6_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[11] = FE23L5 & (AC1L4 # L1L21 & !AC1L46) # !FE23L5 & (L1L21 & !AC1L46);


--VB1_endofpacketvalue_reg[10] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[10] at LC3_16_R2
--operation mode is normal

VB1_endofpacketvalue_reg[10]_lut_out = XJ1_op_a[10];
VB1_endofpacketvalue_reg[10] = DFFE(VB1_endofpacketvalue_reg[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_spi_slave_select_reg[10] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[10] at LC9_1_V2
--operation mode is normal

VB1_spi_slave_select_reg[10]_lut_out = VB1_spi_slave_select_holding_reg[10];
VB1_spi_slave_select_reg[10] = DFFE(VB1_spi_slave_select_reg[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1_rx_holding_reg[10] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[10] at LC2_14_R2
--operation mode is normal

VB1_rx_holding_reg[10]_lut_out = VB1_shift_reg[10];
VB1_rx_holding_reg[10] = DFFE(VB1_rx_holding_reg[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VB1L90 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[10]~5303 at LC7_14_R2
--operation mode is normal

VB1L90 = VD1L4 & (VB1_spi_slave_select_reg[10]) # !VD1L4 & VB1_rx_holding_reg[10];


--VB1L91 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[10]~5304 at LC5_14_R2
--operation mode is normal

VB1L91 = VD1L5 & VB1_endofpacketvalue_reg[10] # !VD1L5 & (VB1L90);


--DJ1_control_register_result[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[10] at LC1_10_U1
--operation mode is normal

DJ1_control_register_result[10] = DJ1_IPRI_out_pre_mask[1] & DJ1L18 & DJ1_saved_status[10] # !DJ1_IPRI_out_pre_mask[1] & (DJ1L17 # DJ1L18 & DJ1_saved_status[10]);


--FE23L7 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~574 at LC7_1_B2
--operation mode is arithmetic

FE23L7 = FE20_sout_node[8] $ FE17_sout_node[0] $ !FE23L10;

--FE23L8 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~576 at LC7_1_B2
--operation mode is arithmetic

FE23L8 = CARRY(FE20_sout_node[8] & (FE17_sout_node[0] # !FE23L10) # !FE20_sout_node[8] & FE17_sout_node[0] & !FE23L10);


--L1L23 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9643 at LC5_11_B2
--operation mode is arithmetic

L1L23 = L1_negate $ L1_q[10] $ !L1L26;

--L1L24 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9645 at LC5_11_B2
--operation mode is arithmetic

L1L24 = CARRY(!L1L26 & (L1_negate $ L1_q[10]));


--AC1_enet_nios_custom_instruction_master_result[10] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[10] at LC9_6_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[10] = FE23L7 & (AC1L4 # L1L23 & !AC1L46) # !FE23L7 & (L1L23 & !AC1L46);


--KE1_q[1] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC9_1_A2
KE1_q[1]_data_in = R1L40;
KE1_q[1]_write_enable = R1L30;
KE1_q[1]_clock_0 = GLOBAL(clk);
KE1_q[1]_clock_1 = GLOBAL(clk);
KE1_q[1]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[1]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[1] = MEMORY_SEGMENT(KE1_q[1]_data_in, KE1_q[1]_write_enable, KE1_q[1]_clock_0, KE1_q[1]_clock_1, , , , , VCC, KE1_q[1]_write_address, KE1_q[1]_read_address);


--KE8_q[1] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC11_1_K2
KE8_q[1]_data_in = Y1L50;
KE8_q[1]_write_enable = Y1L40;
KE8_q[1]_clock_0 = GLOBAL(clk);
KE8_q[1]_clock_1 = GLOBAL(clk);
KE8_q[1]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[1]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[1] = MEMORY_SEGMENT(KE8_q[1]_data_in, KE8_q[1]_write_enable, KE8_q[1]_clock_0, KE8_q[1]_clock_1, , , , , VCC, KE8_q[1]_write_address, KE8_q[1]_read_address);


--BC1L483 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[9]~7800 at LC8_2_C1
--operation mode is normal

BC1L483 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & KE8_q[1] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (DC1_incoming_ext_ram_bus_data[9]);


--BC1L484 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[9]~7801 at LC9_8_C1
--operation mode is normal

BC1L484 = W1_enet_nios_data_master_requests_ad_ram_s1 & KE6_q[1] # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L483);


--FE23L9 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578 at LC6_1_B2
--operation mode is arithmetic

FE23L9 = FE20_sout_node[7] $ CE2_drop_bits_node[1][3] $ FE23L12;

--FE23L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 at LC6_1_B2
--operation mode is arithmetic

FE23L10 = CARRY(FE20_sout_node[7] & !CE2_drop_bits_node[1][3] & !FE23L12 # !FE20_sout_node[7] & (!FE23L12 # !CE2_drop_bits_node[1][3]));


--L1L25 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9647 at LC4_11_B2
--operation mode is arithmetic

L1L25 = L1_negate $ L1_q[9] $ L1L28;

--L1L26 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9649 at LC4_11_B2
--operation mode is arithmetic

L1L26 = CARRY(L1_negate $ !L1_q[9] # !L1L28);


--AC1_enet_nios_custom_instruction_master_result[9] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[9] at LC7_13_N1
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[9] = AC1L4 & (FE23L9 # !AC1L46 & L1L25) # !AC1L4 & (!AC1L46 & L1L25);


--VB1_endofpacketvalue_reg[8] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[8] at LC4_9_R2
--operation mode is normal

VB1_endofpacketvalue_reg[8]_lut_out = XJ1_op_a[8];
VB1_endofpacketvalue_reg[8] = DFFE(VB1_endofpacketvalue_reg[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_spi_slave_select_reg[8] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[8] at LC1_8_R2
--operation mode is normal

VB1_spi_slave_select_reg[8]_lut_out = VB1_spi_slave_select_holding_reg[8];
VB1_spi_slave_select_reg[8] = DFFE(VB1_spi_slave_select_reg[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1_rx_holding_reg[8] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[8] at LC5_11_Z2
--operation mode is normal

VB1_rx_holding_reg[8]_lut_out = VB1_shift_reg[8];
VB1_rx_holding_reg[8] = DFFE(VB1_rx_holding_reg[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VB1L136 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[8]~2875 at LC2_9_R2
--operation mode is normal

VB1L136 = VD1L4 & (VB1_spi_slave_select_reg[8]) # !VD1L4 & VB1_rx_holding_reg[8];


--VB1L137 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[8]~2876 at LC6_8_R2
--operation mode is normal

VB1L137 = VD1L5 & VB1_endofpacketvalue_reg[8] # !VD1L5 & (VB1L136);


--VB1L138 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[8]~2877 at LC2_8_R2
--operation mode is normal

VB1L138 = VD1L1 & VB1_iE_reg # !VD1L1 & (VB1L137);


--VC1_period_h_register[8] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[8] at LC2_5_R1
--operation mode is normal

VC1_period_h_register[8]_lut_out = XJ1_op_a[8];
VC1_period_h_register[8] = DFFE(VC1_period_h_register[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--VC1_period_l_register[8] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[8] at LC9_2_R2
--operation mode is normal

VC1_period_l_register[8]_lut_out = XJ1_op_a[8];
VC1_period_l_register[8] = DFFE(VC1_period_l_register[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--FE23L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 at LC5_1_B2
--operation mode is arithmetic

FE23L11 = FE20_sout_node[6] $ CE2_drop_bits_node[1][2] $ !FE23L14;

--FE23L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 at LC5_1_B2
--operation mode is arithmetic

FE23L12 = CARRY(FE20_sout_node[6] & (CE2_drop_bits_node[1][2] # !FE23L14) # !FE20_sout_node[6] & CE2_drop_bits_node[1][2] & !FE23L14);


--L1L27 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9651 at LC3_11_B2
--operation mode is arithmetic

L1L27 = L1_negate $ L1_q[8] $ !L1L30;

--L1L28 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9653 at LC3_11_B2
--operation mode is arithmetic

L1L28 = CARRY(!L1L30 & (L1_negate $ L1_q[8]));


--AC1_enet_nios_custom_instruction_master_result[8] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[8] at LC2_12_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[8] = AC1L4 & (FE23L11 # L1L27 & !AC1L46) # !AC1L4 & (L1L27 & !AC1L46);


--VB1_endofpacketvalue_reg[7] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[7] at LC10_9_R2
--operation mode is normal

VB1_endofpacketvalue_reg[7]_lut_out = XJ1_op_a[7];
VB1_endofpacketvalue_reg[7] = DFFE(VB1_endofpacketvalue_reg[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_spi_slave_select_reg[7] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[7] at LC10_8_R2
--operation mode is normal

VB1_spi_slave_select_reg[7]_lut_out = VB1_spi_slave_select_holding_reg[7];
VB1_spi_slave_select_reg[7] = DFFE(VB1_spi_slave_select_reg[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1_rx_holding_reg[7] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[7] at LC5_12_Z2
--operation mode is normal

VB1_rx_holding_reg[7]_lut_out = VB1_shift_reg[7];
VB1_rx_holding_reg[7] = DFFE(VB1_rx_holding_reg[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VB1L81 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[7]~5306 at LC9_8_R2
--operation mode is normal

VB1L81 = VD1L4 & (VB1_spi_slave_select_reg[7]) # !VD1L4 & VB1_rx_holding_reg[7];


--VB1L82 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[7]~5307 at LC3_8_R2
--operation mode is normal

VB1L82 = VD1L5 & VB1_endofpacketvalue_reg[7] # !VD1L5 & (VB1L81);


--VB1L83 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[7]~5308 at LC4_8_R2
--operation mode is normal

VB1L83 = VD1L1 & VB1_iRRDY_reg # !VD1L1 & (VB1L82);


--AL7_pre_out[7] is prince_tie_bar_counter:inst73|up_down_counter:counter1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_13_M1
--operation mode is normal

AL7_pre_out[7]_lut_out = AL7_pre_out[7] $ (AL7_the_carries[7]);
AL7_pre_out[7]_sload_eqn = (!FL2_X4_INTERNAL & AL7_pre_out[7]) # (FL2_X4_INTERNAL & AL7_pre_out[7]_lut_out);
AL7_pre_out[7]_reg_input = AL7_pre_out[7]_sload_eqn & !QC1_data_out[0];
AL7_pre_out[7] = DFFE(AL7_pre_out[7]_reg_input, GLOBAL(clk), , , );


--TB1L58 is dual_processor:inst|control_int:the_control_int|read_mux_out[7]~316 at LC9_4_M1
--operation mode is normal

TB1L58 = !TJ1_dc_address[2] & (TJ1_dc_address[3] & TB1_irq_mask[7] # !TJ1_dc_address[3] & (E1L1851Q));


--TC1_period_h_register[7] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[7] at LC4_9_V2
--operation mode is normal

TC1_period_h_register[7]_lut_out = XJ1_op_a[7];
TC1_period_h_register[7] = DFFE(TC1_period_h_register[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--TC1_period_l_register[7] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[7] at LC9_13_V2
--operation mode is normal

TC1_period_l_register[7]_lut_out = XJ1_op_a[7];
TC1_period_l_register[7] = DFFE(TC1_period_l_register[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--FE23L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~586 at LC4_1_B2
--operation mode is arithmetic

FE23L13 = FE20_sout_node[5] $ CE2_drop_bits_node[1][1] $ FE23L16;

--FE23L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~588 at LC4_1_B2
--operation mode is arithmetic

FE23L14 = CARRY(FE20_sout_node[5] & !CE2_drop_bits_node[1][1] & !FE23L16 # !FE20_sout_node[5] & (!FE23L16 # !CE2_drop_bits_node[1][1]));


--L1L29 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9655 at LC2_11_B2
--operation mode is arithmetic

L1L29 = L1_q[7] $ L1_negate $ L1L32;

--L1L30 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9657 at LC2_11_B2
--operation mode is arithmetic

L1L30 = CARRY(L1_q[7] $ !L1_negate # !L1L32);


--AC1_enet_nios_custom_instruction_master_result[7] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[7] at LC8_12_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[7] = AC1L4 & (FE23L13 # L1L29 & !AC1L46) # !AC1L4 & (L1L29 & !AC1L46);


--VB1_endofpacketvalue_reg[6] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[6] at LC6_5_Z2
--operation mode is normal

VB1_endofpacketvalue_reg[6]_lut_out = XJ1_op_a[6];
VB1_endofpacketvalue_reg[6] = DFFE(VB1_endofpacketvalue_reg[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_spi_slave_select_reg[6] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[6] at LC7_1_V2
--operation mode is normal

VB1_spi_slave_select_reg[6]_lut_out = VB1_spi_slave_select_holding_reg[6];
VB1_spi_slave_select_reg[6] = DFFE(VB1_spi_slave_select_reg[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1_rx_holding_reg[6] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[6] at LC2_11_Z2
--operation mode is normal

VB1_rx_holding_reg[6]_lut_out = VB1_shift_reg[6];
VB1_rx_holding_reg[6] = DFFE(VB1_rx_holding_reg[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VB1L133 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[6]~2879 at LC2_12_Z2
--operation mode is normal

VB1L133 = VD1L4 & VB1_spi_slave_select_reg[6] # !VD1L4 & (VB1_rx_holding_reg[6]);


--VB1L134 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[6]~2880 at LC8_12_Z2
--operation mode is normal

VB1L134 = VD1L5 & VB1_endofpacketvalue_reg[6] # !VD1L5 & (VB1L133);


--VB1L135 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[6]~2881 at LC8_5_R1
--operation mode is normal

VB1L135 = VD1L1 & (VB1_iTRDY_reg) # !VD1L1 & (VB1L134);


--VC1_period_h_register[6] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[6] at LC5_12_R2
--operation mode is normal

VC1_period_h_register[6]_lut_out = XJ1_op_a[6];
VC1_period_h_register[6] = DFFE(VC1_period_h_register[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--VC1_period_l_register[6] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[6] at LC7_2_R2
--operation mode is normal

VC1_period_l_register[6]_lut_out = XJ1_op_a[6];
VC1_period_l_register[6] = DFFE(VC1_period_l_register[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--FE23L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~590 at LC3_1_B2
--operation mode is arithmetic

FE23L15 = CE2_drop_bits_node[1][0] $ FE20_sout_node[4];

--FE23L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~592 at LC3_1_B2
--operation mode is arithmetic

FE23L16 = CARRY(CE2_drop_bits_node[1][0] & FE20_sout_node[4]);


--L1L31 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9659 at LC1_11_B2
--operation mode is arithmetic

L1L31 = L1_q[6] $ L1_negate $ !L1L12;

--L1L32 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9661 at LC1_11_B2
--operation mode is arithmetic

L1L32 = CARRY(!L1L12 & (L1_q[6] $ L1_negate));


--AC1_enet_nios_custom_instruction_master_result[6] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[6] at LC3_15_P1
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[6] = FE23L15 & (AC1L4 # L1L31 & !AC1L46) # !FE23L15 & L1L31 & (!AC1L46);


--FB1L2 is dual_processor:inst|axis1_div_pio:the_axis1_div_pio|always0~34 at LC8_12_G1
--operation mode is normal

FB1L2 = !BC1_enet_nios_data_master_waitrequest & GH1_dc_write & FB1L1 & R1L3;


--C1_UP_DN_INTERNAL is div_by_5:inst5|UP_DN_INTERNAL at LC7_2_P2
--operation mode is normal

C1_UP_DN_INTERNAL_lut_out = C1L32 & (C1_UP_DN_INTERNAL) # !C1L32 & (!C1L31);
C1_UP_DN_INTERNAL = DFFE(C1_UP_DN_INTERNAL_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--C1_DIVIDED_X4 is div_by_5:inst5|DIVIDED_X4 at LC7_3_P2
--operation mode is normal

C1_DIVIDED_X4_lut_out = C1L27 & (C1_UP_DN_INTERNAL $ C1_PREV_UD) # !C1L27 & (C1L22 # C1_UP_DN_INTERNAL $ C1_PREV_UD);
C1_DIVIDED_X4 = DFFE(C1_DIVIDED_X4_lut_out, GLOBAL(clk), , , !QC1_data_out[0]);


--R1L46 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[15]~128 at LC1_8_A1
--operation mode is normal

R1L46 = R1L22 & FG1_op_a[15] # !R1L22 & (BC1L40);


--R1L27 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writebyteenable[0]~117 at LC4_12_I1
--operation mode is normal

R1L27 = R1L22 & (RE1_dc_write # GH1_dc_write & R1L29);


--R1L30 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writebyteenable[1]~118 at LC8_12_I1
--operation mode is normal

R1L30 = RE1_dc_byteenable[1] & (R1L27 # R1L29 & Y1L39) # !RE1_dc_byteenable[1] & R1L29 & Y1L39;


--R1L5 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_address~8 at LC1_14_E1
--operation mode is normal

R1L5 = R1L22 & (BG1_dc_address[1]) # !R1L22 & BC1_enet_nios_data_master_dbs_address[1];


--Y1L56 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[15]~128 at LC9_13_K1
--operation mode is normal

Y1L56 = Y1L30 & FG1_op_a[15] # !Y1L30 & (BC1L40);


--Y1L36 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writebyteenable[0]~162 at LC3_12_I1
--operation mode is normal

Y1L36 = Y1L30 & (RE1_dc_write # GH1_dc_write & Y1L38);


--Y1L40 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writebyteenable[1]~163 at LC1_12_I1
--operation mode is normal

Y1L40 = RE1_dc_byteenable[1] & (Y1L36 # Y1L39 & Y1L38) # !RE1_dc_byteenable[1] & Y1L39 & Y1L38;


--Y1L9 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_address[0]~40 at LC4_16_I1
--operation mode is normal

Y1L9 = Y1L30 & (BG1_dc_address[1]) # !Y1L30 & BC1_enet_nios_data_master_dbs_address[1];


--Y1L10 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_address[1]~41 at LC5_16_I2
--operation mode is normal

Y1L10 = Y1L30 & (BG1_dc_address[2]) # !Y1L30 & TJ1_dc_address[2];


--Y1L11 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_address[2]~42 at LC7_15_I2
--operation mode is normal

Y1L11 = Y1L30 & (BG1_dc_address[3]) # !Y1L30 & TJ1_dc_address[3];


--Y1L12 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_address[3]~43 at LC4_15_I2
--operation mode is normal

Y1L12 = Y1L30 & (BG1_dc_address[4]) # !Y1L30 & TJ1_dc_address[4];


--Y1L13 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_address[4]~44 at LC8_16_I1
--operation mode is normal

Y1L13 = Y1L30 & BG1_dc_address[5] # !Y1L30 & (TJ1_dc_address[5]);


--AL10_pre_out[7] is prince_tie_bar_counter:inst73|up_down_counter:counter4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_1_L1
--operation mode is normal

AL10_pre_out[7]_lut_out = AL10_the_carries[7] $ AL10_pre_out[7];
AL10_pre_out[7]_sload_eqn = (!FL4_X4_INTERNAL & AL10_pre_out[7]) # (FL4_X4_INTERNAL & AL10_pre_out[7]_lut_out);
AL10_pre_out[7]_reg_input = AL10_pre_out[7]_sload_eqn & !QC1_data_out[0];
AL10_pre_out[7] = DFFE(AL10_pre_out[7]_reg_input, GLOBAL(clk), , , );


--CB1L74 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[31]~452 at LC8_16_A1
--operation mode is normal

CB1L74 = CB1L29 & (FG1_op_a[15]) # !CB1L29 & XJ1_op_a[31];


--CB1L41 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[3]~72 at LC3_16_A1
--operation mode is normal

CB1L41 = GH1_dc_write & GH1_dc_byteenable[3] & CB1L28 & !CB1L29;


--CB1L42 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[3]~73 at LC6_16_A1
--operation mode is normal

CB1L42 = CB1L41 # BG1_dc_address[1] & RE1_dc_byteenable[1] & CB1L35;


--E1L904 is position_velocity_interface_unit:inst18|Mux~3802 at LC10_7_U2
--operation mode is normal

E1L904 = TJ1_dc_address[5] & (E1L900 & E1L902 # !E1L900 & (E1L896)) # !TJ1_dc_address[5] & (E1L900);


--FE26L5 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1078 at LC9_4_B2
--operation mode is normal

FE26L5 = CE2_single_input_node[17] $ FE26L21 $ FE23L21;


--L1L33 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9663 at LC6_15_B2
--operation mode is normal

L1L33 = L1_negate $ (L1L50 $ L1_q[31]);


--AC1_enet_nios_custom_instruction_master_result[31] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[31] at LC10_14_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[31] = AC1L4 & (FE26L5 # !AC1L46 & L1L33) # !AC1L4 & !AC1L46 & (L1L33);


--KE15_q[30] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[30] at EC1_1_W1
KE15_q[30]_data_in = HJ1L40;
KE15_q[30]_write_enable = PH1L6;
KE15_q[30]_clock_0 = GLOBAL(clk);
KE15_q[30]_clock_1 = GLOBAL(clk);
KE15_q[30]_clock_enable_1 = GH1L8;
KE15_q[30]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[30]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[30] = MEMORY_SEGMENT(KE15_q[30]_data_in, KE15_q[30]_write_enable, KE15_q[30]_clock_0, KE15_q[30]_clock_1, , , , KE15_q[30]_clock_enable_1, VCC, KE15_q[30]_write_address, KE15_q[30]_read_address);


--BJ1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[16]~10658 at LC5_15_Q1
--operation mode is normal

BJ1L49 = FJ1L13 # FJ1L14 & !HJ1_true_regA[12] # !FJ1L14 & (!HJ1_true_regA[16]);

--BJ1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[16]~10768 at LC5_15_Q1
--operation mode is normal

BJ1L51 = FJ1L13 # FJ1L14 & !HJ1_true_regA[12] # !FJ1L14 & (!HJ1_true_regA[16]);


--BJ1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[16]~10704 at LC6_15_Q1
--operation mode is normal

BJ1L50 = (FJ1L14 & !HJ1_true_regA[10] # !FJ1L14 & (!HJ1_true_regA[14]) # !FJ1L13) & CASCADE(BJ1L51);


--BJ1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[17]~10660 at LC9_12_X1
--operation mode is normal

BJ1L52 = FJ1L13 # FJ1L14 & !HJ1_true_regA[13] # !FJ1L14 & (!HJ1_true_regA[17]);

--BJ1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[17]~10769 at LC9_12_X1
--operation mode is normal

BJ1L54 = FJ1L13 # FJ1L14 & !HJ1_true_regA[13] # !FJ1L14 & (!HJ1_true_regA[17]);


--BJ1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[17]~10705 at LC10_12_X1
--operation mode is normal

BJ1L53 = (FJ1L14 & !HJ1_true_regA[11] # !FJ1L14 & (!HJ1_true_regA[15]) # !FJ1L13) & CASCADE(BJ1L54);


--BJ1L73 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[24]~10662 at LC1_8_Q1
--operation mode is normal

BJ1L73 = FJ1L14 & !HJ1_true_regA[18] # !FJ1L14 & (!HJ1_true_regA[22]) # !FJ1L13;

--BJ1L75 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[24]~10770 at LC1_8_Q1
--operation mode is normal

BJ1L75 = FJ1L14 & !HJ1_true_regA[18] # !FJ1L14 & (!HJ1_true_regA[22]) # !FJ1L13;


--BJ1L74 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[24]~10706 at LC2_8_Q1
--operation mode is normal

BJ1L74 = (FJ1L13 # FJ1L14 & (!HJ1_true_regA[20]) # !FJ1L14 & !HJ1_true_regA[24]) & CASCADE(BJ1L75);


--BJ1L76 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[25]~10664 at LC5_14_Q1
--operation mode is normal

BJ1L76 = FJ1L14 & (!HJ1_true_regA[19]) # !FJ1L14 & !HJ1_true_regA[23] # !FJ1L13;

--BJ1L78 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[25]~10771 at LC5_14_Q1
--operation mode is normal

BJ1L78 = FJ1L14 & (!HJ1_true_regA[19]) # !FJ1L14 & !HJ1_true_regA[23] # !FJ1L13;


--BJ1L77 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[25]~10707 at LC6_14_Q1
--operation mode is normal

BJ1L77 = (FJ1L13 # FJ1L14 & !HJ1_true_regA[21] # !FJ1L14 & (!HJ1_true_regA[25])) & CASCADE(BJ1L78);


--BC1L342 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[25]~15178 at LC6_7_C1
--operation mode is normal

BC1L342 = KE8_q[1] & (KE1_q[1] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !KE8_q[1] & !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (KE1_q[1] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--G1L51Q is prince_tie_bar_counter:inst73|data_output[25]~reg0 at LC5_7_C1
--operation mode is normal

G1L51Q_lut_out = AL10_pre_out[1];
G1L51Q = DFFE(G1L51Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L343 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[25]~15179 at LC4_7_C1
--operation mode is normal

BC1L343 = BC1L342 & (G1L51Q # !CD1_chipselect_to_the_pv_unit2);


--KE10_q[1] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC14_1_A1
KE10_q[1]_data_in = CB1L68;
KE10_q[1]_write_enable = CB1L42;
KE10_q[1]_clock_0 = GLOBAL(clk);
KE10_q[1]_clock_1 = GLOBAL(clk);
KE10_q[1]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[1]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[1] = MEMORY_SEGMENT(KE10_q[1]_data_in, KE10_q[1]_write_enable, KE10_q[1]_clock_0, KE10_q[1]_clock_1, , , , , VCC, KE10_q[1]_write_address, KE10_q[1]_read_address);


--BC1L344 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[25]~15180 at LC10_9_I1
--operation mode is normal

BC1L344 = DC1_enet_nios_data_master_requests_SRAM1_avalonS & DC1_incoming_ext_ram_bus_data[25] & (KE10_q[1] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE10_q[1] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--E1L1834Q is position_velocity_interface_unit:inst18|data_output[25]~reg0 at LC6_7_K1
--operation mode is normal

E1L1834Q_lut_out = E1L1782 & (E1L832) # !E1L1782 & E1L1834Q;
E1L1834Q = DFFE(E1L1834Q_lut_out, GLOBAL(clk), , , );


--BC1L345 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[25]~15182 at LC1_8_K1
--operation mode is normal

BC1L345 = BC1L346 & BC1L344 & (E1L1834Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[25] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[25] at LC3_9_K1
--operation mode is normal

BC1_enet_nios_data_master_readdata[25] = BC1L343 & BC1L245 & BC1L345 & BC1L329;


--MJ26L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F25|the_apex20k_lcell~COMBOUT at LC5_9_K1
--operation mode is normal

MJ26L3 = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[25] # !JH1_p3_do_custom_instruction);

--MJ26_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F25|cascout at LC5_9_K1
--operation mode is normal

MJ26_cascout = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[25] # !JH1_p3_do_custom_instruction);


--KE15_q[25] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[25] at EC4_1_Z1
KE15_q[25]_data_in = HJ1L35;
KE15_q[25]_write_enable = PH1L6;
KE15_q[25]_clock_0 = GLOBAL(clk);
KE15_q[25]_clock_1 = GLOBAL(clk);
KE15_q[25]_clock_enable_1 = GH1L8;
KE15_q[25]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[25]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[25] = MEMORY_SEGMENT(KE15_q[25]_data_in, KE15_q[25]_write_enable, KE15_q[25]_clock_0, KE15_q[25]_clock_1, , , , KE15_q[25]_clock_enable_1, VCC, KE15_q[25]_write_address, KE15_q[25]_read_address);


--EC1_d1_data_in[1] is dual_processor:inst|ls_int_input:the_ls_int_input|d1_data_in[1] at LC1_3_V1
--operation mode is normal

EC1_d1_data_in[1]_lut_out = SK5_dffs[0];
EC1_d1_data_in[1] = DFFE(EC1_d1_data_in[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EC1_d2_data_in[1] is dual_processor:inst|ls_int_input:the_ls_int_input|d2_data_in[1] at LC9_2_V1
--operation mode is normal

EC1_d2_data_in[1]_lut_out = EC1_d1_data_in[1];
EC1_d2_data_in[1] = DFFE(EC1_d2_data_in[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EC1L25 is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture_wr_strobe~12 at LC3_3_G1
--operation mode is normal

EC1L25 = EC1L24 & TJ1_dc_address[8] & TJ1_dc_address[4] & FB1L1;


--EC1L2 is dual_processor:inst|ls_int_input:the_ls_int_input|always1~22 at LC6_12_G1
--operation mode is normal

EC1L2 = TJ1_dc_address[8] & TJ1_dc_address[4] & FB1L1 & EC1L1;


--E1_LS_CAM_LATCH_DATA_INPUT[1] is position_velocity_interface_unit:inst18|LS_CAM_LATCH_DATA_INPUT[1] at LC4_2_V1
--operation mode is normal

E1_LS_CAM_LATCH_DATA_INPUT[1]_lut_out = RK3_matchout_node[1] & (!D1_UP_DN_INTERNAL) # !RK3_matchout_node[1] & E1_LS_CAM_LATCH_DATA_INPUT[1];
E1_LS_CAM_LATCH_DATA_INPUT[1] = DFFE(E1_LS_CAM_LATCH_DATA_INPUT[1]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--VC1_readdata[1] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[1] at LC5_2_R1
--operation mode is normal

VC1_readdata[1]_lut_out = VC1L124 # VC1_counter_is_running & VD1L2;
VC1_readdata[1] = DFFE(VC1_readdata[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_data_to_cpu[1] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[1] at LC3_9_Z1
--operation mode is normal

VB1_data_to_cpu[1]_lut_out = VB1L66 & (VD1L5 & VB1_endofpacketvalue_reg[1] # !VD1L5 & (VB1L67));
VB1_data_to_cpu[1] = DFFE(VB1_data_to_cpu[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L80 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~15183 at LC7_2_R1
--operation mode is normal

BC1L80 = VB1_data_to_cpu[1] & (VC1_readdata[1] # !WC1_enet_nios_data_master_requests_one_ms_timer_s1) # !VB1_data_to_cpu[1] & !WB1_dac_spi_spi_control_port_chipselect & (VC1_readdata[1] # !WC1_enet_nios_data_master_requests_one_ms_timer_s1);

--BC1L91 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~15492 at LC7_2_R1
--operation mode is normal

BC1L91 = VB1_data_to_cpu[1] & (VC1_readdata[1] # !WC1_enet_nios_data_master_requests_one_ms_timer_s1) # !VB1_data_to_cpu[1] & !WB1_dac_spi_spi_control_port_chipselect & (VC1_readdata[1] # !WC1_enet_nios_data_master_requests_one_ms_timer_s1);


--N1_readdata[1] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|readdata[1] at LC6_3_R1
--operation mode is normal

N1_readdata[1]_lut_out = !TJ1_dc_address[3] & !TJ1_dc_address[2] & VC1_counter_is_running & !TJ1_dc_address[4];
N1_readdata[1] = DFFE(N1_readdata[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PB1_readdata[1] is dual_processor:inst|button_pio:the_button_pio|readdata[1] at LC7_3_R1
--operation mode is normal

PB1_readdata[1]_lut_out = !TJ1_dc_address[2] & !TJ1_dc_address[3] & DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[1];
PB1_readdata[1] = DFFE(PB1_readdata[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L87 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~15386 at LC8_2_R1
--operation mode is normal

BC1L87 = (N1_readdata[1] & (PB1_readdata[1] # BC1L423) # !N1_readdata[1] & !P1_enet_nios_data_master_requests_WD_rst_timer_s1 & (PB1_readdata[1] # BC1L423)) & CASCADE(BC1L91);


--JK1_readdata[1] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[1] at LC4_12_C2
--operation mode is normal

JK1_readdata[1]_lut_out = !JK1L31;
JK1_readdata[1] = DFFE(JK1_readdata[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PD1_readdata[1] is dual_processor:inst|timer2:the_timer2|readdata[1] at LC2_13_N1
--operation mode is normal

PD1_readdata[1]_lut_out = !PD1L167;
PD1_readdata[1] = DFFE(PD1_readdata[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L81 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~15185 at LC3_1_M1
--operation mode is normal

BC1L81 = JK1_readdata[1] & (PD1_readdata[1] # !QD1_enet_nios_data_master_requests_timer2_s1) # !JK1_readdata[1] & !UD1_enet_nios_data_master_qualified_request_uart2_s1 & (PD1_readdata[1] # !QD1_enet_nios_data_master_requests_timer2_s1);

--BC1L92 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~15493 at LC3_1_M1
--operation mode is normal

BC1L92 = JK1_readdata[1] & (PD1_readdata[1] # !QD1_enet_nios_data_master_requests_timer2_s1) # !JK1_readdata[1] & !UD1_enet_nios_data_master_qualified_request_uart2_s1 & (PD1_readdata[1] # !QD1_enet_nios_data_master_requests_timer2_s1);


--EK1_readdata[1] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[1] at LC2_11_S2
--operation mode is normal

EK1_readdata[1]_lut_out = !EK1L31;
EK1_readdata[1] = DFFE(EK1_readdata[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VD1_readdata[1] is dual_processor:inst|watchdog:the_watchdog|readdata[1] at LC4_11_M1
--operation mode is normal

VD1_readdata[1]_lut_out = !TJ1_dc_address[2] & VD1_counter_is_running & !TJ1_dc_address[3] & !TJ1_dc_address[4];
VD1_readdata[1] = DFFE(VD1_readdata[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L88 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~15387 at LC4_1_M1
--operation mode is normal

BC1L88 = (EK1_readdata[1] & (VD1_readdata[1] # !WD1_enet_nios_data_master_requests_watchdog_s1) # !EK1_readdata[1] & !SD1_enet_nios_data_master_qualified_request_uart1_s1 & (VD1_readdata[1] # !WD1_enet_nios_data_master_requests_watchdog_s1)) & CASCADE(BC1L92);


--TB1_readdata[1] is dual_processor:inst|control_int:the_control_int|readdata[1] at LC5_11_M1
--operation mode is normal

TB1_readdata[1]_lut_out = TB1L52 # !TJ1_dc_address[3] & !TJ1_dc_address[2] & RB1_data_out[1];
TB1_readdata[1] = DFFE(TB1_readdata[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--G1L3Q is prince_tie_bar_counter:inst73|data_output[1]~reg0 at LC2_2_M1
--operation mode is normal

G1L3Q_lut_out = AL7_pre_out[1];
G1L3Q = DFFE(G1L3Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L82 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~15187 at LC4_2_M1
--operation mode is normal

BC1L82 = G1L3Q & (TB1_readdata[1] # !UB1_enet_nios_data_master_requests_control_int_s1) # !G1L3Q & !CD1_chipselect_to_the_pv_unit2 & (TB1_readdata[1] # !UB1_enet_nios_data_master_requests_control_int_s1);


--TC1_readdata[1] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[1] at LC7_7_V1
--operation mode is normal

TC1_readdata[1]_lut_out = !TC1L131;
TC1_readdata[1] = DFFE(TC1_readdata[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L83 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~15189 at LC6_3_E1
--operation mode is normal

BC1L83 = BC1L82 & BC1L90 & (TC1_readdata[1] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1);

--BC1L93 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~15494 at LC6_3_E1
--operation mode is normal

BC1L93 = BC1L82 & BC1L90 & (TC1_readdata[1] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1);


--UG2_q[1] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[1] at EC2_1_D2
UG2_q[1]_clock_0 = GLOBAL(clk);
UG2_q[1]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[1]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[1] = MEMORY_SEGMENT(, , UG2_q[1]_clock_0, , , , , , , UG2_q[1]_write_address, UG2_q[1]_read_address);


--UG3_q[1] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[1] at EC14_1_J2
UG3_q[1]_clock_0 = GLOBAL(clk);
UG3_q[1]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[1]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[1] = MEMORY_SEGMENT(, , UG3_q[1]_clock_0, , , , , , , UG3_q[1]_write_address, UG3_q[1]_read_address);


--BC1L385 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~472 at LC7_10_J1
--operation mode is normal

BC1L385 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[1] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[1]) # !YB1L49;


--BC1_dbs_16_reg_segment_0[1] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[1] at LC4_3_E1
--operation mode is normal

BC1_dbs_16_reg_segment_0[1]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (KE2_q[1]) # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L468);
BC1_dbs_16_reg_segment_0[1] = DFFE(BC1_dbs_16_reg_segment_0[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--BC1L89 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~15388 at LC7_3_E1
--operation mode is normal

BC1L89 = (BC1L385 & (BC1_dbs_16_reg_segment_0[1] # !DC1L94 & !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L93);


--KE16_q[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[6] at EC12_1_T1
KE16_q[6]_data_in = ~GND;
KE16_q[6]_clock_1 = GLOBAL(clk);
KE16_q[6]_clock_enable_1 = SH1L1;
KE16_q[6]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[6]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[6] = MEMORY_SEGMENT(KE16_q[6]_data_in, GND, GND, KE16_q[6]_clock_1, , , , KE16_q[6]_clock_enable_1, VCC, KE16_q[6]_write_address, KE16_q[6]_read_address);


--DJ1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|Z_deferred_reg_in~264 at LC1_6_U1
--operation mode is normal

DJ1L54 = JH1_p3_do_iTRET & DJ1_saved_status[1] # !JH1_p3_do_iTRET & (HJ1_true_regA[1]);


--DJ1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|C_write_enable_8~55 at LC9_6_U1
--operation mode is normal

DJ1L15 = DJ1L24 & (JH1_p3_do_iTRET # DJ1L17 & JH1_p3_do_iWRCTL);


--DJ1_Z_deferred_we is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|Z_deferred_we at LC2_6_U1
--operation mode is normal

DJ1_Z_deferred_we = DJ1L15 # DJ1_N_stored_is_stale & GH1L8;


--JH1_p3_N_update is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_N_update at LC5_7_Z1
--operation mode is normal

JH1_p3_N_update_lut_out = !BH1_instruction_2[15] & JH1L79;
JH1_p3_N_update = DFFE(JH1_p3_N_update_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FE14L1 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~461 at LC3_11_E2
--operation mode is arithmetic

FE14L1 = AE1_partial_product_node[0][1] $ (!FE14L8);

--FE14L2 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~463 at LC3_11_E2
--operation mode is arithmetic

FE14L2 = CARRY(AE1_partial_product_node[0][1] # !FE14L8);


--JH1L91 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_custom_instruction_start_mul~93 at LC6_14_Z1
--operation mode is normal

JH1L91 = !BH1_instruction_2[8] & BH1_instruction_2[7] & BH1_instruction_2[9] & JH1L95;


--JH1L147 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_unqualified_custom_instruction_start_0~65 at LC4_10_Z1
--operation mode is normal

JH1L147 = !BH1_subinstruction_2[0] & BH1_subinstruction_2[1];


--L1_negate is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|negate at LC1_10_B2
--operation mode is normal

L1_negate_lut_out = MH1_byte_complement[3] $ HJ1_true_regA[31] $ (!MH1_byte_zero[3] & JJ1L37);
L1_negate = DFFE(L1_negate_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1_q[1] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[1] at LC3_12_J2
--operation mode is normal

L1_q[1]_lut_out = AJ1_custom_instruction_start[0] & (L1L55) # !AJ1_custom_instruction_start[0] & L1_q[0];
L1_q[1] = DFFE(L1_q[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p2_do_custom_instruction is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_custom_instruction at LC3_15_X1
--operation mode is normal

JH1_p2_do_custom_instruction_lut_out = KE16_q[12];
JH1_p2_do_custom_instruction = DFFE(JH1_p2_do_custom_instruction_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--WH1_fifo_reg_0[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[0] at LC8_2_J1
--operation mode is normal

WH1_fifo_reg_0[0]_lut_out = CC1L3 & (DC1_incoming_ext_ram_bus_data[0] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[0] = DFFE(WH1_fifo_reg_0[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[0] at LC1_1_J1
--operation mode is normal

WH1_fifo_reg_1[0]_lut_out = CC1L3 & (DC1_incoming_ext_ram_bus_data[0] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[0] = DFFE(WH1_fifo_reg_1[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[0] at LC2_2_J1
--operation mode is normal

WH1_fifo_reg_2[0]_lut_out = CC1L3 & (DC1_incoming_ext_ram_bus_data[0] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[0] = DFFE(WH1_fifo_reg_2[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[0]~7137 at LC5_2_J1
--operation mode is normal

WH1L8 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & WH1_fifo_reg_1[0] # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_2[0]);


--WH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[0]~7138 at LC6_2_J1
--operation mode is normal

WH1L9 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L8) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[0] # !WH1_internal_fifo_empty;

--WH1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[0]~7195 at LC6_2_J1
--operation mode is normal

WH1L11 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L8) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[0] # !WH1_internal_fifo_empty;


--CC1L54 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7037 at LC1_5_J1
--operation mode is normal

CC1L54 = CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[16]) # !CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[0] # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[16] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[16] at EC3_1_J2
UG3_q[16]_clock_0 = GLOBAL(clk);
UG3_q[16]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[16]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[16] = MEMORY_SEGMENT(, , UG3_q[16]_clock_0, , , , , , , UG3_q[16]_write_address, UG3_q[16]_read_address);


--CC1L55 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7038 at LC6_5_J1
--operation mode is normal

CC1L55 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & UG3_q[16] # !CC1_selecto_1_1 & (UG3_q[0]));


--UG2_q[16] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[16] at EC5_1_F2
UG2_q[16]_clock_0 = GLOBAL(clk);
UG2_q[16]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[16]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[16] = MEMORY_SEGMENT(, , UG2_q[16]_clock_0, , , , , , , UG2_q[16]_write_address, UG2_q[16]_read_address);


--CC1L56 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7039 at LC5_5_J1
--operation mode is normal

CC1L56 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & UG2_q[16] # !CC1_selecto_1_1 & (UG2_q[0]));


--CC1L3 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[0]~7040 at LC10_5_J1
--operation mode is normal

CC1L3 = CC1L54 & (CC1L56 # CC1L55 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[0]~7163 at LC7_2_J1
--operation mode is normal

WH1L10 = (WH1_internal_fifo_empty # DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !DC1_incoming_ext_ram_bus_data[0] # !CC1L3) & CASCADE(WH1L11);


--WH1_fifo_reg_0[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[1] at LC2_10_J1
--operation mode is normal

WH1_fifo_reg_0[1]_lut_out = CC1L4 & (DC1_incoming_ext_ram_bus_data[1] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[1] = DFFE(WH1_fifo_reg_0[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[1] at LC6_9_J1
--operation mode is normal

WH1_fifo_reg_1[1]_lut_out = CC1L4 & (DC1_incoming_ext_ram_bus_data[1] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[1] = DFFE(WH1_fifo_reg_1[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[1] at LC3_9_J1
--operation mode is normal

WH1_fifo_reg_2[1]_lut_out = CC1L4 & (DC1_incoming_ext_ram_bus_data[1] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[1] = DFFE(WH1_fifo_reg_2[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[1]~7140 at LC9_9_J1
--operation mode is normal

WH1L12 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & WH1_fifo_reg_1[1] # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_2[1]);


--WH1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[1]~7141 at LC4_9_J1
--operation mode is normal

WH1L13 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1L12 # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1_fifo_reg_0[1]) # !WH1_internal_fifo_empty;

--WH1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[1]~7196 at LC4_9_J1
--operation mode is normal

WH1L15 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1L12 # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1_fifo_reg_0[1]) # !WH1_internal_fifo_empty;


--CC1L57 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7041 at LC3_10_J1
--operation mode is normal

CC1L57 = CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[17] # !CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[1]) # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[17] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[17] at EC11_1_J2
UG3_q[17]_clock_0 = GLOBAL(clk);
UG3_q[17]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[17]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[17] = MEMORY_SEGMENT(, , UG3_q[17]_clock_0, , , , , , , UG3_q[17]_write_address, UG3_q[17]_read_address);


--CC1L58 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7042 at LC5_10_J1
--operation mode is normal

CC1L58 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG3_q[17]) # !CC1_selecto_1_1 & UG3_q[1]);


--UG2_q[17] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[17] at EC7_1_D2
UG2_q[17]_clock_0 = GLOBAL(clk);
UG2_q[17]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[17]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[17] = MEMORY_SEGMENT(, , UG2_q[17]_clock_0, , , , , , , UG2_q[17]_write_address, UG2_q[17]_read_address);


--CC1L59 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7043 at LC9_10_J1
--operation mode is normal

CC1L59 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG2_q[17]) # !CC1_selecto_1_1 & UG2_q[1]);


--CC1L4 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[1]~7044 at LC10_10_J1
--operation mode is normal

CC1L4 = CC1L57 & (CC1L58 # CC1L59 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[1]~7164 at LC5_9_J1
--operation mode is normal

WH1L14 = (WH1_internal_fifo_empty # !DC1_incoming_ext_ram_bus_data[1] & DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register # !CC1L4) & CASCADE(WH1L15);


--WH1_fifo_reg_0[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[2] at LC6_4_J1
--operation mode is normal

WH1_fifo_reg_0[2]_lut_out = CC1L5 & (DC1_incoming_ext_ram_bus_data[2] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[2] = DFFE(WH1_fifo_reg_0[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[2] at LC4_4_J1
--operation mode is normal

WH1_fifo_reg_1[2]_lut_out = CC1L5 & (DC1_incoming_ext_ram_bus_data[2] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[2] = DFFE(WH1_fifo_reg_1[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[2] at LC3_2_J1
--operation mode is normal

WH1_fifo_reg_2[2]_lut_out = CC1L5 & (DC1_incoming_ext_ram_bus_data[2] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[2] = DFFE(WH1_fifo_reg_2[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[2]~7143 at LC9_2_J1
--operation mode is normal

WH1L16 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_1[2]) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & WH1_fifo_reg_2[2];


--WH1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[2]~7144 at LC9_4_J1
--operation mode is normal

WH1L17 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L16) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[2] # !WH1_internal_fifo_empty;

--WH1L19 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[2]~7197 at LC9_4_J1
--operation mode is normal

WH1L19 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L16) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[2] # !WH1_internal_fifo_empty;


--CC1L60 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7045 at LC2_4_J1
--operation mode is normal

CC1L60 = CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[18] # !CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[2]) # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[18] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[18] at EC15_1_J2
UG3_q[18]_clock_0 = GLOBAL(clk);
UG3_q[18]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[18]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[18] = MEMORY_SEGMENT(, , UG3_q[18]_clock_0, , , , , , , UG3_q[18]_write_address, UG3_q[18]_read_address);


--UG3_q[2] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[2] at EC12_1_J2
UG3_q[2]_clock_0 = GLOBAL(clk);
UG3_q[2]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[2]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[2] = MEMORY_SEGMENT(, , UG3_q[2]_clock_0, , , , , , , UG3_q[2]_write_address, UG3_q[2]_read_address);


--CC1L61 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7046 at LC5_4_J1
--operation mode is normal

CC1L61 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & UG3_q[18] # !CC1_selecto_1_1 & (UG3_q[2]));


--UG2_q[18] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[18] at EC6_1_F2
UG2_q[18]_clock_0 = GLOBAL(clk);
UG2_q[18]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[18]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[18] = MEMORY_SEGMENT(, , UG2_q[18]_clock_0, , , , , , , UG2_q[18]_write_address, UG2_q[18]_read_address);


--UG2_q[2] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[2] at EC4_1_F2
UG2_q[2]_clock_0 = GLOBAL(clk);
UG2_q[2]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[2]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[2] = MEMORY_SEGMENT(, , UG2_q[2]_clock_0, , , , , , , UG2_q[2]_write_address, UG2_q[2]_read_address);


--CC1L62 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7047 at LC3_4_J1
--operation mode is normal

CC1L62 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG2_q[18]) # !CC1_selecto_1_1 & UG2_q[2]);


--CC1L5 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[2]~7048 at LC1_4_J1
--operation mode is normal

CC1L5 = CC1L60 & (CC1L61 # CC1L62 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[2]~7165 at LC10_4_J1
--operation mode is normal

WH1L18 = (WH1_internal_fifo_empty # DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !DC1_incoming_ext_ram_bus_data[2] # !CC1L5) & CASCADE(WH1L19);


--WH1_fifo_reg_0[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[3] at LC5_12_F1
--operation mode is normal

WH1_fifo_reg_0[3]_lut_out = CC1L6 & (DC1_incoming_ext_ram_bus_data[3] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[3] = DFFE(WH1_fifo_reg_0[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[3] at LC9_12_F1
--operation mode is normal

WH1_fifo_reg_1[3]_lut_out = CC1L6 & (DC1_incoming_ext_ram_bus_data[3] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[3] = DFFE(WH1_fifo_reg_1[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[3] at LC6_13_F1
--operation mode is normal

WH1_fifo_reg_2[3]_lut_out = CC1L6 & (DC1_incoming_ext_ram_bus_data[3] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[3] = DFFE(WH1_fifo_reg_2[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[3]~7146 at LC4_13_F1
--operation mode is normal

WH1L20 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_1[3]) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_2[3]);


--WH1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[3]~7147 at LC3_12_F1
--operation mode is normal

WH1L21 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L20) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[3] # !WH1_internal_fifo_empty;

--WH1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[3]~7198 at LC3_12_F1
--operation mode is normal

WH1L23 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L20) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[3] # !WH1_internal_fifo_empty;


--CC1L63 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7049 at LC2_13_F1
--operation mode is normal

CC1L63 = CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[19] # !CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[3]) # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[19] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[19] at EC9_1_J2
UG3_q[19]_clock_0 = GLOBAL(clk);
UG3_q[19]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[19]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[19] = MEMORY_SEGMENT(, , UG3_q[19]_clock_0, , , , , , , UG3_q[19]_write_address, UG3_q[19]_read_address);


--UG3_q[3] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[3] at EC13_1_J2
UG3_q[3]_clock_0 = GLOBAL(clk);
UG3_q[3]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[3]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[3] = MEMORY_SEGMENT(, , UG3_q[3]_clock_0, , , , , , , UG3_q[3]_write_address, UG3_q[3]_read_address);


--CC1L64 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7050 at LC10_12_F1
--operation mode is normal

CC1L64 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG3_q[19]) # !CC1_selecto_1_1 & UG3_q[3]);


--UG2_q[19] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[19] at EC1_1_F2
UG2_q[19]_clock_0 = GLOBAL(clk);
UG2_q[19]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[19]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[19] = MEMORY_SEGMENT(, , UG2_q[19]_clock_0, , , , , , , UG2_q[19]_write_address, UG2_q[19]_read_address);


--UG2_q[3] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[3] at EC2_1_F2
UG2_q[3]_clock_0 = GLOBAL(clk);
UG2_q[3]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[3]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[3] = MEMORY_SEGMENT(, , UG2_q[3]_clock_0, , , , , , , UG2_q[3]_write_address, UG2_q[3]_read_address);


--CC1L65 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7051 at LC8_12_F1
--operation mode is normal

CC1L65 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & (UG2_q[19]) # !CC1_selecto_1_1 & UG2_q[3]);


--CC1L6 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[3]~7052 at LC7_12_F1
--operation mode is normal

CC1L6 = CC1L63 & (CC1L65 # CC1L64 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[3]~7166 at LC4_12_F1
--operation mode is normal

WH1L22 = (WH1_internal_fifo_empty # !DC1_incoming_ext_ram_bus_data[3] & DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register # !CC1L6) & CASCADE(WH1L23);


--WH1_fifo_reg_0[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[4] at LC4_14_F1
--operation mode is normal

WH1_fifo_reg_0[4]_lut_out = CC1L7 & (DC1_incoming_ext_ram_bus_data[4] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_0[4] = DFFE(WH1_fifo_reg_0[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L1);


--WH1_fifo_reg_1[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[4] at LC3_13_F1
--operation mode is normal

WH1_fifo_reg_1[4]_lut_out = CC1L7 & (DC1_incoming_ext_ram_bus_data[4] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_1[4] = DFFE(WH1_fifo_reg_1[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L2);


--WH1_fifo_reg_2[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[4] at LC5_13_F1
--operation mode is normal

WH1_fifo_reg_2[4]_lut_out = CC1L7 & (DC1_incoming_ext_ram_bus_data[4] # !DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
WH1_fifo_reg_2[4] = DFFE(WH1_fifo_reg_2[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , WH1L3);


--WH1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[4]~7149 at LC9_13_F1
--operation mode is normal

WH1L24 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_1[4]) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (WH1_fifo_reg_2[4]);


--WH1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[4]~7150 at LC8_14_F1
--operation mode is normal

WH1L25 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L24) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[4] # !WH1_internal_fifo_empty;

--WH1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[4]~7199 at LC8_14_F1
--operation mode is normal

WH1L27 = WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!WH1L24) # !WH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !WH1_fifo_reg_0[4] # !WH1_internal_fifo_empty;


--CC1L66 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7053 at LC2_14_F1
--operation mode is normal

CC1L66 = CC1_selecto_1_1 & (DC1_incoming_ext_ram_bus_data[20]) # !CC1_selecto_1_1 & DC1_incoming_ext_ram_bus_data[4] # !DC1_enet_nios_instruction_master_read_data_valid_SRAM1_avalonS_shift_register;


--UG3_q[20] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[20] at EC8_1_J2
UG3_q[20]_clock_0 = GLOBAL(clk);
UG3_q[20]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[20]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[20] = MEMORY_SEGMENT(, , UG3_q[20]_clock_0, , , , , , , UG3_q[20]_write_address, UG3_q[20]_read_address);


--UG3_q[4] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[4] at EC2_1_J2
UG3_q[4]_clock_0 = GLOBAL(clk);
UG3_q[4]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[4]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26);
UG3_q[4] = MEMORY_SEGMENT(, , UG3_q[4]_clock_0, , , , , , , UG3_q[4]_write_address, UG3_q[4]_read_address);


--CC1L67 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7054 at LC3_14_F1
--operation mode is normal

CC1L67 = !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & UG3_q[20] # !CC1_selecto_1_1 & (UG3_q[4]));


--UG2_q[20] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[20] at EC8_1_F2
UG2_q[20]_clock_0 = GLOBAL(clk);
UG2_q[20]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[20]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[20] = MEMORY_SEGMENT(, , UG2_q[20]_clock_0, , , , , , , UG2_q[20]_write_address, UG2_q[20]_read_address);


--UG2_q[4] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[4] at EC7_1_F2
UG2_q[4]_clock_0 = GLOBAL(clk);
UG2_q[4]_write_address = WR_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[4]_read_address = RD_ADDR(YB1L20, YB1L21, YB1L22, YB1L23, YB1L24, YB1L25, YB1L26, YB1L27);
UG2_q[4] = MEMORY_SEGMENT(, , UG2_q[4]_clock_0, , , , , , , UG2_q[4]_write_address, UG2_q[4]_read_address);


--CC1L68 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7055 at LC10_14_F1
--operation mode is normal

CC1L68 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (CC1_selecto_1_1 & UG2_q[20] # !CC1_selecto_1_1 & (UG2_q[4]));


--CC1L7 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[4]~7056 at LC7_14_F1
--operation mode is normal

CC1L7 = CC1L66 & (CC1L68 # CC1L67 # !YB1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--WH1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[4]~7167 at LC9_14_F1
--operation mode is normal

WH1L26 = (WH1_internal_fifo_empty # !DC1_incoming_ext_ram_bus_data[4] & DC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register # !CC1L7) & CASCADE(WH1L27);


--YB1L64 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|reduce_or~110 at LC4_11_J1
--operation mode is normal

YB1L64 = YB1L13 & YB1L40 & !YB1L62 & YB1L15 # !YB1L13 & !YB1L15 & (YB1L62 # !YB1L40);

--YB1L67 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|reduce_or~116 at LC4_11_J1
--operation mode is normal

YB1L67 = YB1L13 & YB1L40 & !YB1L62 & YB1L15 # !YB1L13 & !YB1L15 & (YB1L62 # !YB1L40);


--YB1L66 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|reduce_or~113 at LC5_11_J1
--operation mode is normal

YB1L66 = (YB1L8 & YB1L40 & !YB1L62 & YB1L11 # !YB1L8 & !YB1L11 & (YB1L62 # !YB1L40)) & CASCADE(YB1L67);

--YB1L68 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|reduce_or~117 at LC5_11_J1
--operation mode is normal

YB1L68 = (YB1L8 & YB1L40 & !YB1L62 & YB1L11 # !YB1L8 & !YB1L11 & (YB1L62 # !YB1L40)) & CASCADE(YB1L67);


--YB1L16 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~507 at LC2_12_J1
--operation mode is normal

YB1L16 = YB1L40 & YB1_enet_boot_rom_s1_arb_share_counter[0] # !YB1L40 & (!YB1L69);


--YB1L17 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~508 at LC7_13_J1
--operation mode is normal

YB1L17 = YB1_enet_boot_rom_s1_arb_share_counter[3] # !YB1L40;


--YB1L18 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~509 at LC3_9_D1
--operation mode is normal

YB1L18 = YB1L40 & YB1_enet_boot_rom_s1_arb_share_counter[4] # !YB1L40 & (YB1L69);


--YB1L19 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~510 at LC10_12_J1
--operation mode is normal

YB1L19 = YB1_enet_boot_rom_s1_arb_share_counter[5] # !YB1L40;


--FH1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[6]~1240 at LC5_12_Y1
--operation mode is normal

FH1L60 = BH1_instruction_1[8] & !JH1_p1_do_narrow_stack_offset & (!KE16_q[13] # !FH1_K[6]) # !BH1_instruction_1[8] & (!KE16_q[13] # !FH1_K[6]);

--FH1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[6]~1267 at LC5_12_Y1
--operation mode is normal

FH1L63 = BH1_instruction_1[8] & !JH1_p1_do_narrow_stack_offset & (!KE16_q[13] # !FH1_K[6]) # !BH1_instruction_1[8] & (!KE16_q[13] # !FH1_K[6]);


--SJ1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1231 at LC1_11_Y1
--operation mode is normal

SJ1L15 = BH1_instruction_1[6] & BH1_instruction_1[7] & !BH1_instruction_1[5] & !BH1_instruction_1[8];


--FH1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[6]~1251 at LC6_12_Y1
--operation mode is normal

FH1L62 = (JH1_p1_op_b_from_2Ei5 & !SJ1L15 & (!JH1_p1_do_iSAVE # !BH1_instruction_1[4]) # !JH1_p1_op_b_from_2Ei5 & (!JH1_p1_do_iSAVE # !BH1_instruction_1[4])) & CASCADE(FH1L63);

--FH1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[6]~1268 at LC6_12_Y1
--operation mode is normal

FH1L64 = (JH1_p1_op_b_from_2Ei5 & !SJ1L15 & (!JH1_p1_do_iSAVE # !BH1_instruction_1[4]) # !JH1_p1_op_b_from_2Ei5 & (!JH1_p1_do_iSAVE # !BH1_instruction_1[4])) & CASCADE(FH1L63);


--FH1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[7]~1242 at LC2_2_Y1
--operation mode is normal

FH1L65 = JH1_p1_do_narrow_stack_offset & !BH1_instruction_1[9] & (!KE16_q[13] # !FH1_K[7]) # !JH1_p1_do_narrow_stack_offset & (!KE16_q[13] # !FH1_K[7]);

--FH1L68 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[7]~1269 at LC2_2_Y1
--operation mode is normal

FH1L68 = JH1_p1_do_narrow_stack_offset & !BH1_instruction_1[9] & (!KE16_q[13] # !FH1_K[7]) # !JH1_p1_do_narrow_stack_offset & (!KE16_q[13] # !FH1_K[7]);


--SJ1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1232 at LC6_3_Y1
--operation mode is normal

SJ1L16 = BH1_instruction_1[6] & !BH1_instruction_1[8] & BH1_instruction_1[7] & BH1_instruction_1[5];


--FH1L67 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[7]~1252 at LC3_2_Y1
--operation mode is normal

FH1L67 = (BH1_instruction_1[5] & !JH1_p1_do_iSAVE & (!SJ1L16 # !JH1_p1_op_b_from_2Ei5) # !BH1_instruction_1[5] & (!SJ1L16 # !JH1_p1_op_b_from_2Ei5)) & CASCADE(FH1L68);

--FH1L69 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[7]~1270 at LC3_2_Y1
--operation mode is normal

FH1L69 = (BH1_instruction_1[5] & !JH1_p1_do_iSAVE & (!SJ1L16 # !JH1_p1_op_b_from_2Ei5) # !BH1_instruction_1[5] & (!SJ1L16 # !JH1_p1_op_b_from_2Ei5)) & CASCADE(FH1L68);


--Y1L44 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[3]~129 at LC2_16_I1
--operation mode is normal

Y1L44 = Y1L30 & (FG1_op_a[3]) # !Y1L30 & BC1L28;


--Y1L37 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writebyteenable[0]~164 at LC9_11_I1
--operation mode is normal

Y1L37 = RE1_dc_byteenable[0] & (Y1L36 # Y1L35 & Y1L38) # !RE1_dc_byteenable[0] & Y1L35 & Y1L38;


--R1L34 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[3]~129 at LC3_9_E1
--operation mode is normal

R1L34 = R1L22 & (FG1_op_a[3]) # !R1L22 & BC1L28;


--R1L28 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writebyteenable[0]~119 at LC7_12_I1
--operation mode is normal

R1L28 = RE1_dc_byteenable[0] & (R1L27 # Y1L35 & R1L29) # !RE1_dc_byteenable[0] & Y1L35 & R1L29;


--AL9_pre_out[3] is prince_tie_bar_counter:inst73|up_down_counter:counter3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_15_E1
--operation mode is counter

AL9_pre_out[3]_lut_out = AL9_pre_out[3] $ AL9_the_carries[3];
AL9_pre_out[3]_sload_eqn = (!FL3_X4_INTERNAL & AL9_pre_out[3]) # (FL3_X4_INTERNAL & AL9_pre_out[3]_lut_out);
AL9_pre_out[3]_reg_input = AL9_pre_out[3]_sload_eqn & !QC1_data_out[0];
AL9_pre_out[3] = DFFE(AL9_pre_out[3]_reg_input, GLOBAL(clk), , , );

--AL9_the_carries[4] is prince_tie_bar_counter:inst73|up_down_counter:counter3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_15_E1
--operation mode is counter

AL9_the_carries[4] = CARRY(FL3_UP_DN_INTERNAL $ !AL9_pre_out[3] # !AL9_the_carries[3]);


--CB1L62 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[19]~453 at LC5_12_L1
--operation mode is normal

CB1L62 = CB1L29 & FG1_op_a[3] # !CB1L29 & (XJ1_op_a[19]);


--CB1L39 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[2]~74 at LC10_16_A1
--operation mode is normal

CB1L39 = GH1_dc_byteenable[2] & GH1_dc_write & CB1L28 & !CB1L29;


--CB1L40 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[2]~75 at LC10_15_A1
--operation mode is normal

CB1L40 = CB1L39 # RE1_dc_byteenable[0] & BG1_dc_address[1] & CB1L35;


--E1L752 is position_velocity_interface_unit:inst18|Mux~3726 at LC10_14_O2
--operation mode is normal

E1L752 = TJ1_dc_address[5] & (E1L748 & E1L750 # !E1L748 & (E1L742)) # !TJ1_dc_address[5] & (E1L748);


--FE26L6 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1082 at LC7_2_B2
--operation mode is arithmetic

FE26L6 = CE2_single_input_node[5] $ FE23L22 $ FE26L13;

--FE26L7 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1084 at LC7_2_B2
--operation mode is arithmetic

FE26L7 = CARRY(CE2_single_input_node[5] & !FE23L22 & !FE26L13 # !CE2_single_input_node[5] & (!FE26L13 # !FE23L22));


--L1L34 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9667 at LC4_13_B2
--operation mode is arithmetic

L1L34 = L1_negate $ L1_q[19] $ L1L41;

--L1L35 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9669 at LC4_13_B2
--operation mode is arithmetic

L1L35 = CARRY(L1_negate $ !L1_q[19] # !L1L41);


--AC1_enet_nios_custom_instruction_master_result[19] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[19] at LC4_14_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[19] = AC1L4 & (FE26L6 # L1L34 & !AC1L46) # !AC1L4 & (L1L34 & !AC1L46);


--BJ1L55 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[18]~10666 at LC7_15_Q1
--operation mode is normal

BJ1L55 = FJ1L13 # FJ1L14 & !HJ1_true_regA[14] # !FJ1L14 & (!HJ1_true_regA[18]);

--BJ1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[18]~10772 at LC7_15_Q1
--operation mode is normal

BJ1L57 = FJ1L13 # FJ1L14 & !HJ1_true_regA[14] # !FJ1L14 & (!HJ1_true_regA[18]);


--BJ1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[18]~10708 at LC8_15_Q1
--operation mode is normal

BJ1L56 = (FJ1L14 & !HJ1_true_regA[12] # !FJ1L14 & (!HJ1_true_regA[16]) # !FJ1L13) & CASCADE(BJ1L57);


--BJ1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[19]~10668 at LC3_14_Q1
--operation mode is normal

BJ1L58 = FJ1L13 # FJ1L14 & !HJ1_true_regA[15] # !FJ1L14 & (!HJ1_true_regA[19]);

--BJ1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[19]~10773 at LC3_14_Q1
--operation mode is normal

BJ1L60 = FJ1L13 # FJ1L14 & !HJ1_true_regA[15] # !FJ1L14 & (!HJ1_true_regA[19]);


--BJ1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[19]~10709 at LC4_14_Q1
--operation mode is normal

BJ1L59 = (FJ1L14 & !HJ1_true_regA[13] # !FJ1L14 & (!HJ1_true_regA[17]) # !FJ1L13) & CASCADE(BJ1L60);


--Y1L45 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[4]~130 at LC8_7_I1
--operation mode is normal

Y1L45 = Y1L30 & (FG1_op_a[4]) # !Y1L30 & BC1L29;


--R1L35 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[4]~130 at LC8_4_H1
--operation mode is normal

R1L35 = R1L22 & (FG1_op_a[4]) # !R1L22 & BC1L29;


--AL9_pre_out[4] is prince_tie_bar_counter:inst73|up_down_counter:counter3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_15_E1
--operation mode is counter

AL9_pre_out[4]_lut_out = AL9_pre_out[4] $ !AL9_the_carries[4];
AL9_pre_out[4]_sload_eqn = (!FL3_X4_INTERNAL & AL9_pre_out[4]) # (FL3_X4_INTERNAL & AL9_pre_out[4]_lut_out);
AL9_pre_out[4]_reg_input = AL9_pre_out[4]_sload_eqn & !QC1_data_out[0];
AL9_pre_out[4] = DFFE(AL9_pre_out[4]_reg_input, GLOBAL(clk), , , );

--AL9_the_carries[5] is prince_tie_bar_counter:inst73|up_down_counter:counter3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_15_E1
--operation mode is counter

AL9_the_carries[5] = CARRY(!AL9_the_carries[4] & (FL3_UP_DN_INTERNAL $ AL9_pre_out[4]));


--CB1L63 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[20]~454 at LC10_9_L1
--operation mode is normal

CB1L63 = CB1L29 & FG1_op_a[4] # !CB1L29 & (XJ1_op_a[20]);


--E1L766 is position_velocity_interface_unit:inst18|Mux~3733 at LC5_13_Q2
--operation mode is normal

E1L766 = TJ1_dc_address[4] & (E1L762 & (E1L764) # !E1L762 & E1L754) # !TJ1_dc_address[4] & (E1L762);


--FE26L8 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1086 at LC8_2_B2
--operation mode is arithmetic

FE26L8 = CE2_single_input_node[6] $ FE23L24 $ !FE26L7;

--FE26L9 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1088 at LC8_2_B2
--operation mode is arithmetic

FE26L9 = CARRY(CE2_single_input_node[6] & (FE23L24 # !FE26L7) # !CE2_single_input_node[6] & FE23L24 & !FE26L7);


--L1L36 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9671 at LC5_13_B2
--operation mode is arithmetic

L1L36 = L1_negate $ L1_q[20] $ !L1L35;

--L1L37 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9673 at LC5_13_B2
--operation mode is arithmetic

L1L37 = CARRY(!L1L35 & (L1_negate $ L1_q[20]));


--AC1_enet_nios_custom_instruction_master_result[20] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[20] at LC7_12_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[20] = AC1L4 & (FE26L8 # L1L36 & !AC1L46) # !AC1L4 & L1L36 & (!AC1L46);


--BJ1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[20]~10670 at LC3_8_Q1
--operation mode is normal

BJ1L61 = FJ1L13 # FJ1L14 & !HJ1_true_regA[16] # !FJ1L14 & (!HJ1_true_regA[20]);

--BJ1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[20]~10774 at LC3_8_Q1
--operation mode is normal

BJ1L63 = FJ1L13 # FJ1L14 & !HJ1_true_regA[16] # !FJ1L14 & (!HJ1_true_regA[20]);


--BJ1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[20]~10710 at LC4_8_Q1
--operation mode is normal

BJ1L62 = (FJ1L14 & (!HJ1_true_regA[14]) # !FJ1L14 & !HJ1_true_regA[18] # !FJ1L13) & CASCADE(BJ1L63);


--Y1L42 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[1]~131 at LC7_15_I1
--operation mode is normal

Y1L42 = Y1L30 & (FG1_op_a[1]) # !Y1L30 & BC1L26;


--R1L32 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[1]~131 at LC4_4_H1
--operation mode is normal

R1L32 = R1L22 & (FG1_op_a[1]) # !R1L22 & BC1L26;


--AL9_pre_out[1] is prince_tie_bar_counter:inst73|up_down_counter:counter3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_15_E1
--operation mode is counter

AL9_pre_out[1]_lut_out = AL9_pre_out[1] $ AL9_the_carries[1];
AL9_pre_out[1]_sload_eqn = (!FL3_X4_INTERNAL & AL9_pre_out[1]) # (FL3_X4_INTERNAL & AL9_pre_out[1]_lut_out);
AL9_pre_out[1]_reg_input = AL9_pre_out[1]_sload_eqn & !QC1_data_out[0];
AL9_pre_out[1] = DFFE(AL9_pre_out[1]_reg_input, GLOBAL(clk), , , );

--AL9_the_carries[2] is prince_tie_bar_counter:inst73|up_down_counter:counter3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_15_E1
--operation mode is counter

AL9_the_carries[2] = CARRY(FL3_UP_DN_INTERNAL $ !AL9_pre_out[1] # !AL9_the_carries[1]);


--CB1L60 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[17]~455 at LC4_9_L1
--operation mode is normal

CB1L60 = CB1L29 & (FG1_op_a[1]) # !CB1L29 & XJ1_op_a[17];


--E1L724 is position_velocity_interface_unit:inst18|Mux~3712 at LC4_9_O2
--operation mode is normal

E1L724 = TJ1_dc_address[5] & (E1L720 & E1L722 # !E1L720 & (E1L714)) # !TJ1_dc_address[5] & (E1L720);


--DJ1_saved_status[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[17] at LC7_14_U1
--operation mode is normal

DJ1_saved_status[17]_lut_out = DJ1L18 & HJ1_true_regA[17] & JH1_p3_do_iWRCTL;
DJ1_saved_status[17] = DFFE(DJ1_saved_status[17]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--DJ1_control_register_result[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[17] at LC4_14_U1
--operation mode is normal

DJ1_control_register_result[17] = DJ1L18 & (DJ1_saved_status[17]);


--FE26L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1090 at LC5_2_B2
--operation mode is arithmetic

FE26L10 = CE2_single_input_node[3] $ FE23L26 $ FE26L17;

--FE26L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1092 at LC5_2_B2
--operation mode is arithmetic

FE26L11 = CARRY(CE2_single_input_node[3] & !FE23L26 & !FE26L17 # !CE2_single_input_node[3] & (!FE26L17 # !FE23L26));


--L1L38 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9675 at LC2_13_B2
--operation mode is arithmetic

L1L38 = L1_negate $ L1_q[17] $ L1L45;

--L1L39 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9677 at LC2_13_B2
--operation mode is arithmetic

L1L39 = CARRY(L1_negate $ !L1_q[17] # !L1L45);


--AC1_enet_nios_custom_instruction_master_result[17] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[17] at LC4_12_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[17] = AC1L4 & (FE26L10 # L1L38 & !AC1L46) # !AC1L4 & L1L38 & (!AC1L46);


--Y1L43 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[2]~132 at LC7_14_I1
--operation mode is normal

Y1L43 = Y1L30 & (FG1_op_a[2]) # !Y1L30 & BC1L27;


--R1L33 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[2]~132 at LC9_13_E1
--operation mode is normal

R1L33 = R1L22 & (FG1_op_a[2]) # !R1L22 & BC1L27;


--AL9_pre_out[2] is prince_tie_bar_counter:inst73|up_down_counter:counter3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_15_E1
--operation mode is counter

AL9_pre_out[2]_lut_out = AL9_pre_out[2] $ !AL9_the_carries[2];
AL9_pre_out[2]_sload_eqn = (!FL3_X4_INTERNAL & AL9_pre_out[2]) # (FL3_X4_INTERNAL & AL9_pre_out[2]_lut_out);
AL9_pre_out[2]_reg_input = AL9_pre_out[2]_sload_eqn & !QC1_data_out[0];
AL9_pre_out[2] = DFFE(AL9_pre_out[2]_reg_input, GLOBAL(clk), , , );

--AL9_the_carries[3] is prince_tie_bar_counter:inst73|up_down_counter:counter3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_15_E1
--operation mode is counter

AL9_the_carries[3] = CARRY(!AL9_the_carries[2] & (FL3_UP_DN_INTERNAL $ AL9_pre_out[2]));


--CB1L61 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[18]~456 at LC4_14_E1
--operation mode is normal

CB1L61 = CB1L29 & (FG1_op_a[2]) # !CB1L29 & XJ1_op_a[18];


--E1L738 is position_velocity_interface_unit:inst18|Mux~3719 at LC4_14_U2
--operation mode is normal

E1L738 = E1L734 & (E1L736 # !TJ1_dc_address[4]) # !E1L734 & E1L726 & TJ1_dc_address[4];


--FE26L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1094 at LC6_2_B2
--operation mode is arithmetic

FE26L12 = CE2_single_input_node[4] $ FE23L28 $ !FE26L11;

--FE26L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1096 at LC6_2_B2
--operation mode is arithmetic

FE26L13 = CARRY(CE2_single_input_node[4] & (FE23L28 # !FE26L11) # !CE2_single_input_node[4] & FE23L28 & !FE26L11);


--L1L40 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9679 at LC3_13_B2
--operation mode is arithmetic

L1L40 = L1_negate $ L1_q[18] $ !L1L39;

--L1L41 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9681 at LC3_13_B2
--operation mode is arithmetic

L1L41 = CARRY(!L1L39 & (L1_negate $ L1_q[18]));


--AC1_enet_nios_custom_instruction_master_result[18] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[18] at LC1_14_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[18] = AC1L4 & (FE26L12 # L1L40 & !AC1L46) # !AC1L4 & (L1L40 & !AC1L46);


--Y1L47 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[6]~133 at LC5_8_I1
--operation mode is normal

Y1L47 = Y1L30 & FG1_op_a[6] # !Y1L30 & (BC1L31);


--R1L37 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[6]~133 at LC9_9_I1
--operation mode is normal

R1L37 = R1L22 & (FG1_op_a[6]) # !R1L22 & BC1L31;


--AL9_pre_out[6] is prince_tie_bar_counter:inst73|up_down_counter:counter3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_15_E1
--operation mode is counter

AL9_pre_out[6]_lut_out = AL9_pre_out[6] $ !AL9_the_carries[6];
AL9_pre_out[6]_sload_eqn = (!FL3_X4_INTERNAL & AL9_pre_out[6]) # (FL3_X4_INTERNAL & AL9_pre_out[6]_lut_out);
AL9_pre_out[6]_reg_input = AL9_pre_out[6]_sload_eqn & !QC1_data_out[0];
AL9_pre_out[6] = DFFE(AL9_pre_out[6]_reg_input, GLOBAL(clk), , , );

--AL9_the_carries[7] is prince_tie_bar_counter:inst73|up_down_counter:counter3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_15_E1
--operation mode is counter

AL9_the_carries[7] = CARRY(!AL9_the_carries[6] & (FL3_UP_DN_INTERNAL $ AL9_pre_out[6]));


--CB1L65 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[22]~457 at LC9_3_F1
--operation mode is normal

CB1L65 = CB1L29 & FG1_op_a[6] # !CB1L29 & (XJ1_op_a[22]);


--E1L794 is position_velocity_interface_unit:inst18|Mux~3747 at LC3_9_Q2
--operation mode is normal

E1L794 = TJ1_dc_address[4] & (E1L790 & E1L792 # !E1L790 & (E1L782)) # !TJ1_dc_address[4] & (E1L790);


--FE26L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1098 at LC10_2_B2
--operation mode is arithmetic

FE26L14 = CE2_single_input_node[8] $ FE23L30 $ !FE26L19;

--FE26L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1100 at LC10_2_B2
--operation mode is arithmetic

FE26L15 = CARRY(CE2_single_input_node[8] & (FE23L30 # !FE26L19) # !CE2_single_input_node[8] & FE23L30 & !FE26L19);


--L1L42 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9683 at LC7_13_B2
--operation mode is arithmetic

L1L42 = L1_negate $ L1_q[22] $ !L1L48;

--L1L43 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9685 at LC7_13_B2
--operation mode is arithmetic

L1L43 = CARRY(!L1L48 & (L1_negate $ L1_q[22]));


--AC1_enet_nios_custom_instruction_master_result[22] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[22] at LC5_12_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[22] = AC1L4 & (FE26L14 # L1L42 & !AC1L46) # !AC1L4 & L1L42 & (!AC1L46);


--BJ1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[21]~10672 at LC1_6_Q1
--operation mode is normal

BJ1L64 = FJ1L14 & !HJ1_true_regA[15] # !FJ1L14 & (!HJ1_true_regA[19]) # !FJ1L13;

--BJ1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[21]~10775 at LC1_6_Q1
--operation mode is normal

BJ1L66 = FJ1L14 & !HJ1_true_regA[15] # !FJ1L14 & (!HJ1_true_regA[19]) # !FJ1L13;


--BJ1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[21]~10711 at LC2_6_Q1
--operation mode is normal

BJ1L65 = (FJ1L13 # FJ1L14 & (!HJ1_true_regA[17]) # !FJ1L14 & !HJ1_true_regA[21]) & CASCADE(BJ1L66);


--BJ1L67 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[22]~10674 at LC5_8_Q1
--operation mode is normal

BJ1L67 = FJ1L14 & !HJ1_true_regA[16] # !FJ1L14 & (!HJ1_true_regA[20]) # !FJ1L13;

--BJ1L69 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[22]~10776 at LC5_8_Q1
--operation mode is normal

BJ1L69 = FJ1L14 & !HJ1_true_regA[16] # !FJ1L14 & (!HJ1_true_regA[20]) # !FJ1L13;


--BJ1L68 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[22]~10712 at LC6_8_Q1
--operation mode is normal

BJ1L68 = (FJ1L13 # FJ1L14 & !HJ1_true_regA[18] # !FJ1L14 & (!HJ1_true_regA[22])) & CASCADE(BJ1L69);


--Y1L41 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[0]~134 at LC3_15_I1
--operation mode is normal

Y1L41 = Y1L30 & (FG1_op_a[0]) # !Y1L30 & BC1L25;


--R1L31 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[0]~134 at LC3_5_H1
--operation mode is normal

R1L31 = R1L22 & (FG1_op_a[0]) # !R1L22 & BC1L25;


--AL9_sload_path[0] is prince_tie_bar_counter:inst73|up_down_counter:counter3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_15_E1
--operation mode is qfbk_counter

AL9_sload_path[0]_lut_out = !AL9_sload_path[0];
AL9_sload_path[0]_sload_eqn = (!FL3_X4_INTERNAL & AL9_sload_path[0]) # (FL3_X4_INTERNAL & AL9_sload_path[0]_lut_out);
AL9_sload_path[0]_reg_input = AL9_sload_path[0]_sload_eqn & !QC1_data_out[0];
AL9_sload_path[0] = DFFE(AL9_sload_path[0]_reg_input, GLOBAL(clk), , , );

--AL9_the_carries[1] is prince_tie_bar_counter:inst73|up_down_counter:counter3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_15_E1
--operation mode is qfbk_counter

AL9_the_carries[1] = CARRY(FL3_UP_DN_INTERNAL $ (AL9_sload_path[0]));


--CB1L59 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[16]~458 at LC6_7_F1
--operation mode is normal

CB1L59 = CB1L29 & FG1_op_a[0] # !CB1L29 & (XJ1_op_a[16]);


--E1L710 is position_velocity_interface_unit:inst18|Mux~3705 at LC6_10_V2
--operation mode is normal

E1L710 = TJ1_dc_address[4] & (E1L706 & E1L708 # !E1L706 & (E1L698)) # !TJ1_dc_address[4] & (E1L706);


--DJ1_saved_status[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[16] at LC6_11_U1
--operation mode is normal

DJ1_saved_status[16]_lut_out = JH1_p3_do_iWRCTL & DJ1L18 & HJ1_true_regA[16];
DJ1_saved_status[16] = DFFE(DJ1_saved_status[16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--DJ1_control_register_result[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[16] at LC8_11_U1
--operation mode is normal

DJ1_control_register_result[16] = DJ1L18 & DJ1_saved_status[16];


--FE26L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1102 at LC4_2_B2
--operation mode is arithmetic

FE26L16 = CE2_single_input_node[2] $ FE23L32 $ !FE26L2;

--FE26L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1104 at LC4_2_B2
--operation mode is arithmetic

FE26L17 = CARRY(CE2_single_input_node[2] & (FE23L32 # !FE26L2) # !CE2_single_input_node[2] & FE23L32 & !FE26L2);


--L1L44 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9687 at LC1_13_B2
--operation mode is arithmetic

L1L44 = L1_negate $ L1_q[16] $ !L1L14;

--L1L45 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9689 at LC1_13_B2
--operation mode is arithmetic

L1L45 = CARRY(!L1L14 & (L1_negate $ L1_q[16]));


--AC1_enet_nios_custom_instruction_master_result[16] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[16] at LC9_14_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[16] = AC1L4 & (FE26L16 # L1L44 & !AC1L46) # !AC1L4 & (L1L44 & !AC1L46);


--BJ1L79 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[26]~10676 at LC9_8_Q1
--operation mode is normal

BJ1L79 = FJ1L14 & (!HJ1_true_regA[20]) # !FJ1L14 & !HJ1_true_regA[24] # !FJ1L13;

--BJ1L81 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[26]~10777 at LC9_8_Q1
--operation mode is normal

BJ1L81 = FJ1L14 & (!HJ1_true_regA[20]) # !FJ1L14 & !HJ1_true_regA[24] # !FJ1L13;


--BJ1L80 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[26]~10713 at LC10_8_Q1
--operation mode is normal

BJ1L80 = (FJ1L13 # FJ1L14 & (!HJ1_true_regA[22]) # !FJ1L14 & !HJ1_true_regA[26]) & CASCADE(BJ1L81);


--BJ1L82 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[27]~10678 at LC9_14_Q1
--operation mode is normal

BJ1L82 = FJ1L14 & !HJ1_true_regA[21] # !FJ1L14 & (!HJ1_true_regA[25]) # !FJ1L13;

--BJ1L84 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[27]~10778 at LC9_14_Q1
--operation mode is normal

BJ1L84 = FJ1L14 & !HJ1_true_regA[21] # !FJ1L14 & (!HJ1_true_regA[25]) # !FJ1L13;


--BJ1L83 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[27]~10714 at LC10_14_Q1
--operation mode is normal

BJ1L83 = (FJ1L13 # FJ1L14 & !HJ1_true_regA[23] # !FJ1L14 & (!HJ1_true_regA[27])) & CASCADE(BJ1L84);


--KE8_q[3] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC10_1_K2
KE8_q[3]_data_in = Y1L52;
KE8_q[3]_write_enable = Y1L40;
KE8_q[3]_clock_0 = GLOBAL(clk);
KE8_q[3]_clock_1 = GLOBAL(clk);
KE8_q[3]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[3]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[3] = MEMORY_SEGMENT(KE8_q[3]_data_in, KE8_q[3]_write_enable, KE8_q[3]_clock_0, KE8_q[3]_clock_1, , , , , VCC, KE8_q[3]_write_address, KE8_q[3]_read_address);


--KE1_q[3] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC7_1_A2
KE1_q[3]_data_in = R1L42;
KE1_q[3]_write_enable = R1L30;
KE1_q[3]_clock_0 = GLOBAL(clk);
KE1_q[3]_clock_1 = GLOBAL(clk);
KE1_q[3]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[3]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[3] = MEMORY_SEGMENT(KE1_q[3]_data_in, KE1_q[3]_write_enable, KE1_q[3]_clock_0, KE1_q[3]_clock_1, , , , , VCC, KE1_q[3]_write_address, KE1_q[3]_read_address);


--BC1L354 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[27]~15209 at LC6_10_F1
--operation mode is normal

BC1L354 = KE1_q[3] & (KE8_q[3] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1) # !KE1_q[3] & !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (KE8_q[3] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--G1L55Q is prince_tie_bar_counter:inst73|data_output[27]~reg0 at LC6_2_L1
--operation mode is normal

G1L55Q_lut_out = AL10_pre_out[3];
G1L55Q = DFFE(G1L55Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L355 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[27]~15210 at LC2_7_F1
--operation mode is normal

BC1L355 = BC1L354 & (G1L55Q # !CD1_chipselect_to_the_pv_unit2);


--KE10_q[3] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC10_1_A1
KE10_q[3]_data_in = CB1L70;
KE10_q[3]_write_enable = CB1L42;
KE10_q[3]_clock_0 = GLOBAL(clk);
KE10_q[3]_clock_1 = GLOBAL(clk);
KE10_q[3]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[3]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[3] = MEMORY_SEGMENT(KE10_q[3]_data_in, KE10_q[3]_write_enable, KE10_q[3]_clock_0, KE10_q[3]_clock_1, , , , , VCC, KE10_q[3]_write_address, KE10_q[3]_read_address);


--BC1L356 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[27]~15211 at LC2_15_B1
--operation mode is normal

BC1L356 = KE10_q[3] & (DC1_incoming_ext_ram_bus_data[27] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS) # !KE10_q[3] & !CB1_enet_nios_data_master_requests_ad_setup_ram_s1 & (DC1_incoming_ext_ram_bus_data[27] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS);


--E1L1838Q is position_velocity_interface_unit:inst18|data_output[27]~reg0 at LC4_10_S2
--operation mode is normal

E1L1838Q_lut_out = E1L1782 & (E1L856) # !E1L1782 & E1L1838Q;
E1L1838Q = DFFE(E1L1838Q_lut_out, GLOBAL(clk), , , );


--BC1L357 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[27]~15213 at LC4_15_B1
--operation mode is normal

BC1L357 = BC1L358 & BC1L356 & (E1L1838Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[27] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[27] at LC4_7_B1
--operation mode is normal

BC1_enet_nios_data_master_readdata[27] = BC1L355 & BC1L357 & BC1L245 & BC1L329;


--MJ28L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F27|the_apex20k_lcell~COMBOUT at LC5_7_B1
--operation mode is normal

MJ28L3 = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[27] # !JH1_p3_do_custom_instruction);

--MJ28_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F27|cascout at LC5_7_B1
--operation mode is normal

MJ28_cascout = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[27] # !JH1_p3_do_custom_instruction);


--KE15_q[27] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[27] at EC1_1_Z1
KE15_q[27]_data_in = HJ1L37;
KE15_q[27]_write_enable = PH1L6;
KE15_q[27]_clock_0 = GLOBAL(clk);
KE15_q[27]_clock_1 = GLOBAL(clk);
KE15_q[27]_clock_enable_1 = GH1L8;
KE15_q[27]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[27]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[27] = MEMORY_SEGMENT(KE15_q[27]_data_in, KE15_q[27]_write_enable, KE15_q[27]_clock_0, KE15_q[27]_clock_1, , , , KE15_q[27]_clock_enable_1, VCC, KE15_q[27]_write_address, KE15_q[27]_read_address);


--VB1_endofpacketvalue_wr_strobe is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_wr_strobe at LC5_16_R2
--operation mode is normal

VB1_endofpacketvalue_wr_strobe = TJ1_dc_address[3] & VB1_wr_strobe & !TJ1_dc_address[2] & TJ1_dc_address[4];


--VB1_shift_reg[3] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[3] at LC10_15_Z2
--operation mode is normal

VB1_shift_reg[3]_lut_out = VB1L175 & (VB1_shift_reg[2]) # !VB1L175 & VB1L182;
VB1_shift_reg[3] = DFFE(VB1_shift_reg[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VC1_period_h_wr_strobe is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_wr_strobe at LC6_7_R1
--operation mode is normal

VC1_period_h_wr_strobe = TJ1_dc_address[2] & !TJ1_dc_address[4] & TJ1_dc_address[3] & VC1L120;


--VC1_period_l_wr_strobe is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_wr_strobe at LC6_12_R1
--operation mode is normal

VC1_period_l_wr_strobe = !BC1_enet_nios_data_master_waitrequest & GH1_dc_write & VD1L6 & WC1L2;


--PD1_readdata[3] is dual_processor:inst|timer2:the_timer2|readdata[3] at LC6_14_N2
--operation mode is normal

PD1_readdata[3]_lut_out = PD1L173 # PD1L174 # PD1_period_l_register[3] & VD1L6;
PD1_readdata[3] = DFFE(PD1_readdata[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PB1_readdata[3] is dual_processor:inst|button_pio:the_button_pio|readdata[3] at LC10_3_R1
--operation mode is normal

PB1_readdata[3]_lut_out = !TJ1_dc_address[3] & !TJ1_dc_address[2] & DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[3];
PB1_readdata[3] = DFFE(PB1_readdata[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L114 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15214 at LC6_16_R1
--operation mode is normal

BC1L114 = PB1_readdata[3] & (PD1_readdata[3] # !QD1_enet_nios_data_master_requests_timer2_s1) # !PB1_readdata[3] & BC1L423 & (PD1_readdata[3] # !QD1_enet_nios_data_master_requests_timer2_s1);

--BC1L123 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15495 at LC6_16_R1
--operation mode is normal

BC1L123 = PB1_readdata[3] & (PD1_readdata[3] # !QD1_enet_nios_data_master_requests_timer2_s1) # !PB1_readdata[3] & BC1L423 & (PD1_readdata[3] # !QD1_enet_nios_data_master_requests_timer2_s1);


--TC1_readdata[3] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[3] at LC1_11_V2
--operation mode is normal

TC1_readdata[3]_lut_out = TC1L134 # VD1L3 & TC1_control_register[3];
TC1_readdata[3] = DFFE(TC1_readdata[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--JK1_readdata[3] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[3] at LC8_10_C2
--operation mode is normal

JK1_readdata[3]_lut_out = !JK1L37;
JK1_readdata[3] = DFFE(JK1_readdata[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L120 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15389 at LC7_16_R1
--operation mode is normal

BC1L120 = (JK1_readdata[3] & (TC1_readdata[3] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1) # !JK1_readdata[3] & !UD1_enet_nios_data_master_qualified_request_uart2_s1 & (TC1_readdata[3] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1)) & CASCADE(BC1L123);


--EC1_d1_data_in[3] is dual_processor:inst|ls_int_input:the_ls_int_input|d1_data_in[3] at LC7_8_V1
--operation mode is normal

EC1_d1_data_in[3]_lut_out = SK7_dffs[0];
EC1_d1_data_in[3] = DFFE(EC1_d1_data_in[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EC1_d2_data_in[3] is dual_processor:inst|ls_int_input:the_ls_int_input|d2_data_in[3] at LC10_8_V1
--operation mode is normal

EC1_d2_data_in[3]_lut_out = EC1_d1_data_in[3];
EC1_d2_data_in[3] = DFFE(EC1_d2_data_in[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--E1_LS_CAM_LATCH_DATA_INPUT[3] is position_velocity_interface_unit:inst18|LS_CAM_LATCH_DATA_INPUT[3] at LC9_7_V1
--operation mode is normal

E1_LS_CAM_LATCH_DATA_INPUT[3]_lut_out = RK3_matchout_node[3] & (!D1_UP_DN_INTERNAL) # !RK3_matchout_node[3] & E1_LS_CAM_LATCH_DATA_INPUT[3];
E1_LS_CAM_LATCH_DATA_INPUT[3] = DFFE(E1_LS_CAM_LATCH_DATA_INPUT[3]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--TB1_readdata[3] is dual_processor:inst|control_int:the_control_int|readdata[3] at LC2_14_M1
--operation mode is normal

TB1_readdata[3]_lut_out = TB1L54 # !TJ1_dc_address[3] & !TJ1_dc_address[2] & SK2_dffs[0];
TB1_readdata[3] = DFFE(TB1_readdata[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--G1L7Q is prince_tie_bar_counter:inst73|data_output[3]~reg0 at LC5_3_M1
--operation mode is normal

G1L7Q_lut_out = AL7_pre_out[3];
G1L7Q = DFFE(G1L7Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L115 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15216 at LC4_3_M1
--operation mode is normal

BC1L115 = TB1_readdata[3] & (G1L7Q # !CD1_chipselect_to_the_pv_unit2) # !TB1_readdata[3] & !UB1_enet_nios_data_master_requests_control_int_s1 & (G1L7Q # !CD1_chipselect_to_the_pv_unit2);


--EK1_readdata[3] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[3] at LC3_5_F1
--operation mode is normal

EK1_readdata[3]_lut_out = !EK1L37;
EK1_readdata[3] = DFFE(EK1_readdata[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L116 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15218 at LC2_4_F1
--operation mode is normal

BC1L116 = BC1L115 & BC1L122 & (EK1_readdata[3] # !SD1_enet_nios_data_master_qualified_request_uart1_s1);

--BC1L124 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15496 at LC2_4_F1
--operation mode is normal

BC1L124 = BC1L115 & BC1L122 & (EK1_readdata[3] # !SD1_enet_nios_data_master_qualified_request_uart1_s1);


--BC1L387 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~474 at LC6_12_F1
--operation mode is normal

BC1L387 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[3] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[3]) # !YB1L49;


--BC1_dbs_16_reg_segment_0[3] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[3] at LC4_5_F1
--operation mode is normal

BC1_dbs_16_reg_segment_0[3]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (KE2_q[3]) # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L472);
BC1_dbs_16_reg_segment_0[3] = DFFE(BC1_dbs_16_reg_segment_0[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--BC1L121 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15390 at LC3_4_F1
--operation mode is normal

BC1L121 = (BC1L387 & (BC1_dbs_16_reg_segment_0[3] # !DC1L94 & !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L124);


--FE20_sout_node[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[1] at LC2_9_B2
--operation mode is normal

FE20_sout_node[1]_lut_out = FE20L4 $ !EE7L2;
FE20_sout_node[1] = DFFE(FE20_sout_node[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FE14L3 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~465 at LC4_11_E2
--operation mode is arithmetic

FE14L3 = AE1_partial_product_node[0][2] $ AE1_pp_carry_reg_node[1] $ FE14L2;

--FE14L4 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~467 at LC4_11_E2
--operation mode is arithmetic

FE14L4 = CARRY(AE1_partial_product_node[0][2] & AE1_pp_carry_reg_node[1] & !FE14L2 # !AE1_partial_product_node[0][2] & (AE1_pp_carry_reg_node[1] # !FE14L2));


--AE1_partial_product_node[1][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][0] at LC6_15_K2
--operation mode is normal

AE1_partial_product_node[1][0]_lut_out = BE1L30 $ !HJ1_true_regA[0] # !BE1L16;
AE1_partial_product_node[1][0] = DFFE(AE1_partial_product_node[1][0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[1][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][1] at LC5_15_K2
--operation mode is normal

AE1_partial_product_node[1][1]_lut_out = BE1L16 & (BE1L30 $ !HJ1_true_regA[1]) # !BE1L16 & (!HJ1_true_regA[0] # !BE1L30);
AE1_partial_product_node[1][1] = DFFE(AE1_partial_product_node[1][1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FE14L5 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~469 at LC5_11_E2
--operation mode is arithmetic

FE14L5 = AE1_partial_product_node[0][3] $ !FE14L4;

--FE14L6 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~471 at LC5_11_E2
--operation mode is arithmetic

FE14L6 = CARRY(AE1_partial_product_node[0][3] # !FE14L4);


--EE7L1 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|_~124 at LC1_9_B2
--operation mode is normal

EE7L1 = FE14L5 & (FE14L3 & !AE1_partial_product_node[1][0] # !AE1_partial_product_node[1][1]) # !FE14L5 & FE14L3 & !AE1_partial_product_node[1][0] & !AE1_partial_product_node[1][1];


--L1_q[3] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[3] at LC4_15_Q1
--operation mode is normal

L1_q[3]_lut_out = AJ1_custom_instruction_start[0] & (L1L60) # !AJ1_custom_instruction_start[0] & L1_q[2];
L1_q[3] = DFFE(L1_q[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BJ1L70 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[23]~10680 at LC4_3_Q1
--operation mode is normal

BJ1L70 = FJ1L14 & (!HJ1_true_regA[17]) # !FJ1L14 & !HJ1_true_regA[21] # !FJ1L13;

--BJ1L72 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[23]~10779 at LC4_3_Q1
--operation mode is normal

BJ1L72 = FJ1L14 & (!HJ1_true_regA[17]) # !FJ1L14 & !HJ1_true_regA[21] # !FJ1L13;


--BJ1L71 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[23]~10715 at LC5_3_Q1
--operation mode is normal

BJ1L71 = (FJ1L13 # FJ1L14 & (!HJ1_true_regA[19]) # !FJ1L14 & !HJ1_true_regA[23]) & CASCADE(BJ1L72);


--KE8_q[0] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC7_1_K2
KE8_q[0]_data_in = Y1L49;
KE8_q[0]_write_enable = Y1L40;
KE8_q[0]_clock_0 = GLOBAL(clk);
KE8_q[0]_clock_1 = GLOBAL(clk);
KE8_q[0]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[0]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE8_q[0] = MEMORY_SEGMENT(KE8_q[0]_data_in, KE8_q[0]_write_enable, KE8_q[0]_clock_0, KE8_q[0]_clock_1, , , , , VCC, KE8_q[0]_write_address, KE8_q[0]_read_address);


--KE1_q[0] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC5_1_A2
KE1_q[0]_data_in = R1L39;
KE1_q[0]_write_enable = R1L30;
KE1_q[0]_clock_0 = GLOBAL(clk);
KE1_q[0]_clock_1 = GLOBAL(clk);
KE1_q[0]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[0]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE1_q[0] = MEMORY_SEGMENT(KE1_q[0]_data_in, KE1_q[0]_write_enable, KE1_q[0]_clock_0, KE1_q[0]_clock_1, , , , , VCC, KE1_q[0]_write_address, KE1_q[0]_read_address);


--BC1L336 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[24]~15220 at LC6_1_I1
--operation mode is normal

BC1L336 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & KE8_q[0] & (KE1_q[0] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (KE1_q[0] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--G1L49Q is prince_tie_bar_counter:inst73|data_output[24]~reg0 at LC9_1_I1
--operation mode is normal

G1L49Q_lut_out = AL10_sload_path[0];
G1L49Q = DFFE(G1L49Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L337 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[24]~15221 at LC5_1_I1
--operation mode is normal

BC1L337 = BC1L336 & (G1L49Q # !CD1_chipselect_to_the_pv_unit2);


--KE10_q[0] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC3_1_A1
KE10_q[0]_data_in = CB1L67;
KE10_q[0]_write_enable = CB1L42;
KE10_q[0]_clock_0 = GLOBAL(clk);
KE10_q[0]_clock_1 = GLOBAL(clk);
KE10_q[0]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[0]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[0] = MEMORY_SEGMENT(KE10_q[0]_data_in, KE10_q[0]_write_enable, KE10_q[0]_clock_0, KE10_q[0]_clock_1, , , , , VCC, KE10_q[0]_write_address, KE10_q[0]_read_address);


--BC1L338 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[24]~15222 at LC3_14_J1
--operation mode is normal

BC1L338 = DC1_incoming_ext_ram_bus_data[24] & (KE10_q[0] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_incoming_ext_ram_bus_data[24] & !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE10_q[0] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--E1L1832Q is position_velocity_interface_unit:inst18|data_output[24]~reg0 at LC10_14_J1
--operation mode is normal

E1L1832Q_lut_out = E1L1782 & (E1L820) # !E1L1782 & E1L1832Q;
E1L1832Q = DFFE(E1L1832Q_lut_out, GLOBAL(clk), , , );


--BC1L339 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[24]~15224 at LC5_14_J1
--operation mode is normal

BC1L339 = BC1L340 & BC1L338 & (E1L1832Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[24] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[24] at LC6_3_X1
--operation mode is normal

BC1_enet_nios_data_master_readdata[24] = BC1L337 & BC1L329 & BC1L339 & BC1L245;


--MJ25L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F24|the_apex20k_lcell~COMBOUT at LC7_3_X1
--operation mode is normal

MJ25L3 = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[24] # !JH1_p3_do_custom_instruction);

--MJ25_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F24|cascout at LC7_3_X1
--operation mode is normal

MJ25_cascout = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[24] # !JH1_p3_do_custom_instruction);


--KE15_q[24] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[24] at EC1_1_X1
KE15_q[24]_data_in = HJ1L34;
KE15_q[24]_write_enable = PH1L6;
KE15_q[24]_clock_0 = GLOBAL(clk);
KE15_q[24]_clock_1 = GLOBAL(clk);
KE15_q[24]_clock_enable_1 = GH1L8;
KE15_q[24]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[24]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[24] = MEMORY_SEGMENT(KE15_q[24]_data_in, KE15_q[24]_write_enable, KE15_q[24]_clock_0, KE15_q[24]_clock_1, , , , KE15_q[24]_clock_enable_1, VCC, KE15_q[24]_write_address, KE15_q[24]_read_address);


--VB1_data_to_cpu[0] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[0] at LC8_15_R2
--operation mode is normal

VB1_data_to_cpu[0]_lut_out = VB1L66 & (VD1L5 & VB1_endofpacketvalue_reg[0] # !VD1L5 & (VB1L64));
VB1_data_to_cpu[0] = DFFE(VB1_data_to_cpu[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ZC1_readdata[0] is dual_processor:inst|opto_data:the_opto_data|readdata[0] at LC8_8_V1
--operation mode is normal

ZC1_readdata[0]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & (ZC1_data_dir[0]) # !TJ1_dc_address[2] & opto_data[0]);
ZC1_readdata[0] = DFFE(ZC1_readdata[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L67 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~15225 at LC4_9_V1
--operation mode is normal

BC1L67 = ZC1_readdata[0] & (VB1_data_to_cpu[0] # !WB1_dac_spi_spi_control_port_chipselect) # !ZC1_readdata[0] & !AD1_enet_nios_data_master_requests_opto_data_s1 & (VB1_data_to_cpu[0] # !WB1_dac_spi_spi_control_port_chipselect);

--BC1L73 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~15497 at LC4_9_V1
--operation mode is normal

BC1L73 = ZC1_readdata[0] & (VB1_data_to_cpu[0] # !WB1_dac_spi_spi_control_port_chipselect) # !ZC1_readdata[0] & !AD1_enet_nios_data_master_requests_opto_data_s1 & (VB1_data_to_cpu[0] # !WB1_dac_spi_spi_control_port_chipselect);


--EC1_readdata[0] is dual_processor:inst|ls_int_input:the_ls_int_input|readdata[0] at LC10_10_V1
--operation mode is normal

EC1_readdata[0]_lut_out = EC1L38 # !TJ1_dc_address[3] & !TJ1_dc_address[2] & SK4_dffs[0];
EC1_readdata[0] = DFFE(EC1_readdata[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--MB1_readdata is dual_processor:inst|bounceback_int:the_bounceback_int|readdata at LC8_10_V1
--operation mode is normal

MB1_readdata_lut_out = MB1L7 # !TJ1_dc_address[3] & !TJ1_dc_address[2] & E1L1780Q;
MB1_readdata = DFFE(MB1_readdata_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--NB1_enet_nios_data_master_requests_bounceback_int_s1 is dual_processor:inst|bounceback_int_s1_arbitrator:the_bounceback_int_s1|enet_nios_data_master_requests_bounceback_int_s1 at LC3_9_V1
--operation mode is normal

NB1_enet_nios_data_master_requests_bounceback_int_s1 = NB1L1 & (GH1_dc_read # GH1_dc_write);


--BC1L70 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~15391 at LC5_9_V1
--operation mode is normal

BC1L70 = (MB1_readdata & (EC1_readdata[0] # !FC1_enet_nios_data_master_requests_ls_int_input_s1) # !MB1_readdata & !NB1_enet_nios_data_master_requests_bounceback_int_s1 & (EC1_readdata[0] # !FC1_enet_nios_data_master_requests_ls_int_input_s1)) & CASCADE(BC1L73);


--TC1_readdata[0] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[0] at LC6_4_V1
--operation mode is normal

TC1_readdata[0]_lut_out = !TC1L128;
TC1_readdata[0] = DFFE(TC1_readdata[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--HB1_readdata is dual_processor:inst|axis1_int:the_axis1_int|readdata at LC3_8_V1
--operation mode is normal

HB1_readdata_lut_out = HB1L3 # HB1_irq_mask & TJ1_dc_address[3] & !TJ1_dc_address[2];
HB1_readdata = DFFE(HB1_readdata_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--JB1_enet_nios_data_master_requests_axis1_int_s1 is dual_processor:inst|axis1_int_s1_arbitrator:the_axis1_int_s1|enet_nios_data_master_requests_axis1_int_s1 at LC9_5_V1
--operation mode is normal

JB1_enet_nios_data_master_requests_axis1_int_s1 = JB1L1 & (GH1_dc_read # GH1_dc_write);


--BC1L68 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~15227 at LC1_5_V1
--operation mode is normal

BC1L68 = TC1_readdata[0] & (HB1_readdata # !JB1_enet_nios_data_master_requests_axis1_int_s1) # !TC1_readdata[0] & !UC1_enet_nios_data_master_requests_o_scope_timer_s1 & (HB1_readdata # !JB1_enet_nios_data_master_requests_axis1_int_s1);

--BC1L74 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~15498 at LC1_5_V1
--operation mode is normal

BC1L74 = TC1_readdata[0] & (HB1_readdata # !JB1_enet_nios_data_master_requests_axis1_int_s1) # !TC1_readdata[0] & !UC1_enet_nios_data_master_requests_o_scope_timer_s1 & (HB1_readdata # !JB1_enet_nios_data_master_requests_axis1_int_s1);


--EK1_readdata[0] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[0] at LC10_12_S2
--operation mode is normal

EK1_readdata[0]_lut_out = EK1L29 # EK1_control_reg[0] & VD1L1;
EK1_readdata[0] = DFFE(EK1_readdata[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--NC1_readdata[0] is dual_processor:inst|misc_ins:the_misc_ins|readdata[0] at LC10_5_V1
--operation mode is normal

NC1_readdata[0]_lut_out = !DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[0] & !TJ1_dc_address[3] & !TJ1_dc_address[2];
NC1_readdata[0] = DFFE(NC1_readdata[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L71 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~15392 at LC2_5_V1
--operation mode is normal

BC1L71 = (EK1_readdata[0] & (NC1_readdata[0] # BC1L422) # !EK1_readdata[0] & !SD1_enet_nios_data_master_qualified_request_uart1_s1 & (NC1_readdata[0] # BC1L422)) & CASCADE(BC1L74);


--PD1_readdata[0] is dual_processor:inst|timer2:the_timer2|readdata[0] at LC8_6_R1
--operation mode is normal

PD1_readdata[0]_lut_out = !PD1L162;
PD1_readdata[0] = DFFE(PD1_readdata[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VC1_readdata[0] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[0] at LC4_6_R1
--operation mode is normal

VC1_readdata[0]_lut_out = !VC1L122;
VC1_readdata[0] = DFFE(VC1_readdata[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L69 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~15229 at LC1_7_R1
--operation mode is normal

BC1L69 = VC1_readdata[0] & (PD1_readdata[0] # !QD1_enet_nios_data_master_requests_timer2_s1) # !VC1_readdata[0] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (PD1_readdata[0] # !QD1_enet_nios_data_master_requests_timer2_s1);

--BC1L75 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~15499 at LC1_7_R1
--operation mode is normal

BC1L75 = VC1_readdata[0] & (PD1_readdata[0] # !QD1_enet_nios_data_master_requests_timer2_s1) # !VC1_readdata[0] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (PD1_readdata[0] # !QD1_enet_nios_data_master_requests_timer2_s1);


--JK1_readdata[0] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[0] at LC5_10_C2
--operation mode is normal

JK1_readdata[0]_lut_out = JK1L29 # VD1L1 & JK1_control_reg[0];
JK1_readdata[0] = DFFE(JK1_readdata[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--N1_readdata[0] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|readdata[0] at LC4_16_V1
--operation mode is normal

N1_readdata[0]_lut_out = VD1L3 & (N1_control_register # N1_timeout_occurred & VD1L2) # !VD1L3 & (N1_timeout_occurred & VD1L2);
N1_readdata[0] = DFFE(N1_readdata[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L72 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~15393 at LC2_7_R1
--operation mode is normal

BC1L72 = (N1_readdata[0] & (JK1_readdata[0] # !UD1_enet_nios_data_master_qualified_request_uart2_s1) # !N1_readdata[0] & !P1_enet_nios_data_master_requests_WD_rst_timer_s1 & (JK1_readdata[0] # !UD1_enet_nios_data_master_qualified_request_uart2_s1)) & CASCADE(BC1L75);


--TB1_d1_data_in[0] is dual_processor:inst|control_int:the_control_int|d1_data_in[0] at LC5_1_M1
--operation mode is normal

TB1_d1_data_in[0]_lut_out = RB1_data_out[0];
TB1_d1_data_in[0] = DFFE(TB1_d1_data_in[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_d2_data_in[0] is dual_processor:inst|control_int:the_control_int|d2_data_in[0] at LC10_12_M1
--operation mode is normal

TB1_d2_data_in[0]_lut_out = TB1_d1_data_in[0];
TB1_d2_data_in[0] = DFFE(TB1_d2_data_in[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--RB1L2 is dual_processor:inst|cont_int_output:the_cont_int_output|always0~37 at LC3_13_G1
--operation mode is normal

RB1L2 = !BC1_enet_nios_data_master_waitrequest & TJ1_dc_address[6] & GH1_dc_write & !TJ1_dc_address[7];


--RB1L3 is dual_processor:inst|cont_int_output:the_cont_int_output|always0~38 at LC2_13_G1
--operation mode is normal

RB1L3 = RB1L1 & RB1L2 & UB1L1 & VD1L2;


--FL2_UP_DN_INTERNAL is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder1|UP_DN_INTERNAL at LC6_12_M1
--operation mode is normal

FL2_UP_DN_INTERNAL_lut_out = FL2L7 & (FL2_UP_DN_INTERNAL) # !FL2L7 & !FL2L5;
FL2_UP_DN_INTERNAL = DFFE(FL2_UP_DN_INTERNAL_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL2_X4_INTERNAL is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder1|X4_INTERNAL at LC7_2_M1
--operation mode is normal

FL2_X4_INTERNAL_lut_out = !FL2L9 & (!FL2_REQUEST_FOR_X4_PULSE & FL2_OK_FOR_X4_PULSE);
FL2_X4_INTERNAL = DFFE(FL2_X4_INTERNAL_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--G1L61 is prince_tie_bar_counter:inst73|data_output[30]~1298 at LC7_13_G1
--operation mode is normal

G1L61 = !TJ1_dc_address[2] & CD1_chipselect_to_the_pv_unit2 & !TJ1_dc_address[5] & !CD1L3;


--BD1L4 is dual_processor:inst|pv_unit1_avalonS_arbitrator:the_pv_unit1_avalonS|pv_unit1_avalonS_in_a_read_cycle~10 at LC6_15_G1
--operation mode is normal

BD1L4 = !BD1L2 # !WD1L5 # !GH1_dc_read;


--E1L486 is position_velocity_interface_unit:inst18|Mux~3593 at LC9_13_G1
--operation mode is normal

E1L486 = TJ1_dc_address[4] & (TJ1_dc_address[3] & (TJ1_dc_address[5] # !TJ1_dc_address[2]) # !TJ1_dc_address[3] & (TJ1_dc_address[2] # !TJ1_dc_address[5])) # !TJ1_dc_address[4] & !TJ1_dc_address[5] & (TJ1_dc_address[3] # TJ1_dc_address[2]);


--E1L472 is position_velocity_interface_unit:inst18|Mux~3586 at LC9_14_U2
--operation mode is normal

E1L472 = TJ1_dc_address[2] & (E1L470 & E1_VELOCITY[0] # !E1L470 & (E1_LATCHED_V_COUNT_Q3[0])) # !TJ1_dc_address[2] & (E1L470);


--E1L482 is position_velocity_interface_unit:inst18|Mux~3591 at LC3_14_U2
--operation mode is normal

E1L482 = E1_VELOCITY_COUNT[0] & (!TJ1_dc_address[3] & !TJ1_dc_address[2]);


--E1L480 is position_velocity_interface_unit:inst18|Mux~3590 at LC4_13_U2
--operation mode is normal

E1L480 = TJ1_dc_address[4] & (E1L474 # TJ1_dc_address[5]) # !TJ1_dc_address[4] & (!TJ1_dc_address[5] & E1L478);


--TE1_p2_do_dynamic_narrow_write is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_do_dynamic_narrow_write at LC9_10_D2
--operation mode is normal

TE1_p2_do_dynamic_narrow_write_lut_out = TE1L67 & LE1_instruction_1[9] & !LE1_instruction_1[8];
TE1_p2_do_dynamic_narrow_write = DFFE(TE1_p2_do_dynamic_narrow_write_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--QE1_offset_lsbs is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|offset_lsbs at LC1_9_D2
--operation mode is normal

QE1_offset_lsbs_lut_out = TE1_p1_do_narrow_stack_offset & LE1_instruction_1[0] # !TE1_p1_do_narrow_stack_offset & (LE1_instruction_1[6] & TE1_p1_do_normal_static_write);
QE1_offset_lsbs = DFFE(QE1_offset_lsbs_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p2_do_write_8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_do_write_8 at LC5_10_D2
--operation mode is normal

TE1_p2_do_write_8_lut_out = TE1L87 # !LE1_instruction_1[8] & LE1_instruction_1[9] & TE1L67;
TE1_p2_do_write_8 = DFFE(TE1_p2_do_write_8_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--FE14L7 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~473 at LC2_11_E2
--operation mode is arithmetic

FE14L7 = AE1_partial_product_node[0][0] $ !AE1_pp_carry_reg_node[0];

--FE14L8 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~475 at LC2_11_E2
--operation mode is arithmetic

FE14L8 = CARRY(!AE1_partial_product_node[0][0] & AE1_pp_carry_reg_node[0]);


--L1_q[0] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[0] at LC10_11_J2
--operation mode is normal

L1_q[0]_lut_out = AJ1_custom_instruction_start[0] & (L1L65) # !AJ1_custom_instruction_start[0] & (L1L66);
L1_q[0] = DFFE(L1_q[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L46 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9691 at LC5_10_B2
--operation mode is normal

L1L46 = L1_negate $ (L1_q[0]);


--BC1L348 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[26]~15231 at LC5_9_B1
--operation mode is normal

BC1L348 = KE1_q[2] & (KE8_q[2] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1) # !KE1_q[2] & !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (KE8_q[2] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--G1L53Q is prince_tie_bar_counter:inst73|data_output[26]~reg0 at LC5_2_L1
--operation mode is normal

G1L53Q_lut_out = AL10_pre_out[2];
G1L53Q = DFFE(G1L53Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L349 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[26]~15232 at LC8_9_B1
--operation mode is normal

BC1L349 = BC1L348 & (G1L53Q # !CD1_chipselect_to_the_pv_unit2);


--BC1L350 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[26]~15233 at LC9_16_B1
--operation mode is normal

BC1L350 = DC1_enet_nios_data_master_requests_SRAM1_avalonS & DC1_incoming_ext_ram_bus_data[26] & (KE10_q[2] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE10_q[2] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--E1L1836Q is position_velocity_interface_unit:inst18|data_output[26]~reg0 at LC7_9_P2
--operation mode is normal

E1L1836Q_lut_out = E1L1782 & (E1L844) # !E1L1782 & E1L1836Q;
E1L1836Q = DFFE(E1L1836Q_lut_out, GLOBAL(clk), , , );


--BC1L351 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[26]~15235 at LC10_16_B1
--operation mode is normal

BC1L351 = BC1L352 & BC1L350 & (E1L1836Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[26] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[26] at LC4_9_B1
--operation mode is normal

BC1_enet_nios_data_master_readdata[26] = BC1L351 & BC1L245 & BC1L349 & BC1L329;


--MJ27L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F26|the_apex20k_lcell~COMBOUT at LC4_8_B1
--operation mode is normal

MJ27L3 = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[26] # !JH1_p3_do_custom_instruction);

--MJ27_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F26|cascout at LC4_8_B1
--operation mode is normal

MJ27_cascout = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[26] # !JH1_p3_do_custom_instruction);


--KE15_q[26] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[26] at EC1_1_Y1
KE15_q[26]_data_in = HJ1L36;
KE15_q[26]_write_enable = PH1L6;
KE15_q[26]_clock_0 = GLOBAL(clk);
KE15_q[26]_clock_1 = GLOBAL(clk);
KE15_q[26]_clock_enable_1 = GH1L8;
KE15_q[26]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[26]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[26] = MEMORY_SEGMENT(KE15_q[26]_data_in, KE15_q[26]_write_enable, KE15_q[26]_clock_0, KE15_q[26]_clock_1, , , , KE15_q[26]_clock_enable_1, VCC, KE15_q[26]_write_address, KE15_q[26]_read_address);


--TC1_period_l_wr_strobe is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_wr_strobe at LC10_16_V2
--operation mode is normal

TC1_period_l_wr_strobe = !TJ1_dc_address[2] & TJ1_dc_address[3] & !TJ1_dc_address[4] & TC1L126;


--TC1_period_h_wr_strobe is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_wr_strobe at LC4_10_V2
--operation mode is normal

TC1_period_h_wr_strobe = TJ1_dc_address[3] & TJ1_dc_address[2] & !TJ1_dc_address[4] & TC1L126;


--PD1_internal_counter[2] is dual_processor:inst|timer2:the_timer2|internal_counter[2] at LC7_4_N2
--operation mode is counter

PD1_internal_counter[2]_lut_out = PD1_internal_counter[2] $ PD1L63;
PD1_internal_counter[2]_sload_eqn = (PD1L2 & PD1_period_l_register[2]) # (!PD1L2 & PD1_internal_counter[2]_lut_out);
PD1_internal_counter[2] = DFFE(PD1_internal_counter[2]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L65 is dual_processor:inst|timer2:the_timer2|internal_counter[2]~1553 at LC7_4_N2
--operation mode is counter

PD1L65 = CARRY(PD1_internal_counter[2] # !PD1L63);


--PD1L228 is dual_processor:inst|timer2:the_timer2|snap_strobe~25 at LC1_13_N2
--operation mode is normal

PD1L228 = TJ1_dc_address[4] & (!TJ1_dc_address[3] & PD1L160);


--PD1_period_h_wr_strobe is dual_processor:inst|timer2:the_timer2|period_h_wr_strobe at LC2_12_N2
--operation mode is normal

PD1_period_h_wr_strobe = TJ1_dc_address[3] & !TJ1_dc_address[4] & TJ1_dc_address[2] & PD1L160;


--PD1_internal_counter[18] is dual_processor:inst|timer2:the_timer2|internal_counter[18] at LC3_8_N2
--operation mode is counter

PD1_internal_counter[18]_lut_out = PD1_internal_counter[18] $ (PD1L95);
PD1_internal_counter[18]_sload_eqn = (PD1L2 & PD1_period_h_register[2]) # (!PD1L2 & PD1_internal_counter[18]_lut_out);
PD1_internal_counter[18] = DFFE(PD1_internal_counter[18]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L97 is dual_processor:inst|timer2:the_timer2|internal_counter[18]~1556 at LC3_8_N2
--operation mode is counter

PD1L97 = CARRY(PD1_internal_counter[18] # !PD1L95);


--PD1_period_l_wr_strobe is dual_processor:inst|timer2:the_timer2|period_l_wr_strobe at LC7_13_N2
--operation mode is normal

PD1_period_l_wr_strobe = !TJ1_dc_address[4] & !TJ1_dc_address[2] & TJ1_dc_address[3] & PD1L160;


--VC1_readdata[2] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[2] at LC6_15_R2
--operation mode is normal

VC1_readdata[2]_lut_out = VD1L6 & (VC1_period_l_register[2] # VD1L1 & VC1_period_h_register[2]) # !VD1L6 & (VD1L1 & VC1_period_h_register[2]);
VC1_readdata[2] = DFFE(VC1_readdata[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PB1_readdata[2] is dual_processor:inst|button_pio:the_button_pio|readdata[2] at LC4_3_R1
--operation mode is normal

PB1_readdata[2]_lut_out = !TJ1_dc_address[3] & !TJ1_dc_address[2] & DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[2];
PB1_readdata[2] = DFFE(PB1_readdata[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L106 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~15236 at LC1_1_R1
--operation mode is normal

BC1L106 = VC1_readdata[2] & (PB1_readdata[2] # BC1L423) # !VC1_readdata[2] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (PB1_readdata[2] # BC1L423);

--BC1L109 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~15500 at LC1_1_R1
--operation mode is normal

BC1L109 = VC1_readdata[2] & (PB1_readdata[2] # BC1L423) # !VC1_readdata[2] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (PB1_readdata[2] # BC1L423);


--JK1_readdata[2] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[2] at LC3_11_C2
--operation mode is normal

JK1_readdata[2]_lut_out = !JK1L34;
JK1_readdata[2] = DFFE(JK1_readdata[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--NC1_readdata[2] is dual_processor:inst|misc_ins:the_misc_ins|readdata[2] at LC3_1_R1
--operation mode is normal

NC1_readdata[2]_lut_out = !DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[1] & (!TJ1_dc_address[2] & !TJ1_dc_address[3]);
NC1_readdata[2] = DFFE(NC1_readdata[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L107 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~15394 at LC2_1_R1
--operation mode is normal

BC1L107 = (NC1_readdata[2] & (JK1_readdata[2] # !UD1_enet_nios_data_master_qualified_request_uart2_s1) # !NC1_readdata[2] & BC1L422 & (JK1_readdata[2] # !UD1_enet_nios_data_master_qualified_request_uart2_s1)) & CASCADE(BC1L109);


--EC1_d1_data_in[2] is dual_processor:inst|ls_int_input:the_ls_int_input|d1_data_in[2] at LC5_12_V1
--operation mode is normal

EC1_d1_data_in[2]_lut_out = SK6_dffs[0];
EC1_d1_data_in[2] = DFFE(EC1_d1_data_in[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EC1_d2_data_in[2] is dual_processor:inst|ls_int_input:the_ls_int_input|d2_data_in[2] at LC7_11_V1
--operation mode is normal

EC1_d2_data_in[2]_lut_out = EC1_d1_data_in[2];
EC1_d2_data_in[2] = DFFE(EC1_d2_data_in[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--E1_LS_CAM_LATCH_DATA_INPUT[2] is position_velocity_interface_unit:inst18|LS_CAM_LATCH_DATA_INPUT[2] at LC6_10_V1
--operation mode is normal

E1_LS_CAM_LATCH_DATA_INPUT[2]_lut_out = RK3_matchout_node[2] & !D1_UP_DN_INTERNAL # !RK3_matchout_node[2] & (E1_LS_CAM_LATCH_DATA_INPUT[2]);
E1_LS_CAM_LATCH_DATA_INPUT[2] = DFFE(E1_LS_CAM_LATCH_DATA_INPUT[2]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--AL7_pre_out[1] is prince_tie_bar_counter:inst73|up_down_counter:counter1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_13_M1
--operation mode is counter

AL7_pre_out[1]_lut_out = AL7_pre_out[1] $ AL7_the_carries[1];
AL7_pre_out[1]_sload_eqn = (!FL2_X4_INTERNAL & AL7_pre_out[1]) # (FL2_X4_INTERNAL & AL7_pre_out[1]_lut_out);
AL7_pre_out[1]_reg_input = AL7_pre_out[1]_sload_eqn & !QC1_data_out[0];
AL7_pre_out[1] = DFFE(AL7_pre_out[1]_reg_input, GLOBAL(clk), , , );

--AL7_the_carries[2] is prince_tie_bar_counter:inst73|up_down_counter:counter1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_13_M1
--operation mode is counter

AL7_the_carries[2] = CARRY(FL2_UP_DN_INTERNAL $ !AL7_pre_out[1] # !AL7_the_carries[1]);


--TB1_d1_data_in[2] is dual_processor:inst|control_int:the_control_int|d1_data_in[2] at LC6_6_M1
--operation mode is normal

TB1_d1_data_in[2]_lut_out = RB1_data_out[2];
TB1_d1_data_in[2] = DFFE(TB1_d1_data_in[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_d2_data_in[2] is dual_processor:inst|control_int:the_control_int|d2_data_in[2] at LC4_7_M1
--operation mode is normal

TB1_d2_data_in[2]_lut_out = TB1_d1_data_in[2];
TB1_d2_data_in[2] = DFFE(TB1_d2_data_in[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_shift_reg[2] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[2] at LC2_15_Z2
--operation mode is normal

VB1_shift_reg[2]_lut_out = VB1L175 & VB1_shift_reg[1] # !VB1L175 & (VB1L183);
VB1_shift_reg[2] = DFFE(VB1_shift_reg[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--E1L512 is position_velocity_interface_unit:inst18|Mux~3606 at LC9_12_T2
--operation mode is normal

E1L512 = !TJ1_dc_address[3] & E1_VELOCITY_COUNT[2] & !TJ1_dc_address[2];


--E1L502 is position_velocity_interface_unit:inst18|Mux~3601 at LC7_12_T2
--operation mode is normal

E1L502 = TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q1[2] & TJ1_dc_address[2];


--E1L510 is position_velocity_interface_unit:inst18|Mux~3605 at LC2_12_T2
--operation mode is normal

E1L510 = TJ1_dc_address[4] & (TJ1_dc_address[5]) # !TJ1_dc_address[4] & (TJ1_dc_address[5] & E1L506 # !TJ1_dc_address[5] & (E1L508));


--MD1_internal_counter[2] is dual_processor:inst|timer1:the_timer1|internal_counter[2] at LC7_3_W2
--operation mode is counter

MD1_internal_counter[2]_lut_out = MD1_internal_counter[2] $ (MD1L63);
MD1_internal_counter[2]_sload_eqn = (MD1L2 & MD1_period_l_register[2]) # (!MD1L2 & MD1_internal_counter[2]_lut_out);
MD1_internal_counter[2] = DFFE(MD1_internal_counter[2]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L65 is dual_processor:inst|timer1:the_timer1|internal_counter[2]~1553 at LC7_3_W2
--operation mode is counter

MD1L65 = CARRY(MD1_internal_counter[2] # !MD1L63);


--MD1L227 is dual_processor:inst|timer1:the_timer1|snap_strobe~11 at LC10_13_W2
--operation mode is normal

MD1L227 = TJ1_dc_address[4] & !TJ1_dc_address[3] & MD1L159;


--MD1_period_h_wr_strobe is dual_processor:inst|timer1:the_timer1|period_h_wr_strobe at LC7_14_W2
--operation mode is normal

MD1_period_h_wr_strobe = TJ1_dc_address[2] & TJ1_dc_address[3] & !TJ1_dc_address[4] & MD1L159;


--MD1_internal_counter[18] is dual_processor:inst|timer1:the_timer1|internal_counter[18] at LC3_7_W2
--operation mode is counter

MD1_internal_counter[18]_lut_out = MD1_internal_counter[18] $ (MD1L95);
MD1_internal_counter[18]_sload_eqn = (MD1L2 & MD1_period_h_register[2]) # (!MD1L2 & MD1_internal_counter[18]_lut_out);
MD1_internal_counter[18] = DFFE(MD1_internal_counter[18]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L97 is dual_processor:inst|timer1:the_timer1|internal_counter[18]~1556 at LC3_7_W2
--operation mode is counter

MD1L97 = CARRY(MD1_internal_counter[18] # !MD1L95);


--MD1_period_l_wr_strobe is dual_processor:inst|timer1:the_timer1|period_l_wr_strobe at LC6_11_W2
--operation mode is normal

MD1_period_l_wr_strobe = !TJ1_dc_address[4] & !TJ1_dc_address[2] & TJ1_dc_address[3] & MD1L159;


--BC1L386 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~473 at LC9_6_E1
--operation mode is normal

BC1L386 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[2]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[2] # !YB1L49;

--BC1L424 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15501 at LC9_6_E1
--operation mode is normal

BC1L424 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[2]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[2] # !YB1L49;


--BC1L108 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~15395 at LC10_6_E1
--operation mode is normal

BC1L108 = (DC1L94 & BC1_dbs_16_reg_segment_0[2] & (KE13_q[2] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1L94 & (KE13_q[2] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1)) & CASCADE(BC1L424);


--DJ1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|V_deferred_reg_in~264 at LC10_5_U1
--operation mode is normal

DJ1L50 = JH1_p3_do_iTRET & DJ1_saved_status[2] # !JH1_p3_do_iTRET & (HJ1_true_regA[2]);


--DJ1_C_deferred_we is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|C_deferred_we at LC7_3_Z1
--operation mode is normal

DJ1_C_deferred_we = DJ1L15 # DJ1_V_stored_is_stale & GH1L8;


--JH1_p3_V_update is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_V_update at LC7_4_Z1
--operation mode is normal

JH1_p3_V_update_lut_out = JH1L119 & (!BH1_instruction_2[11] # !BH1_instruction_2[12]);
JH1_p3_V_update = DFFE(JH1_p3_V_update_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1_q[2] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[2] at LC8_12_J2
--operation mode is normal

L1_q[2]_lut_out = AJ1_custom_instruction_start[0] & (L1L71) # !AJ1_custom_instruction_start[0] & L1_q[1];
L1_q[2] = DFFE(L1_q[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--DB1_shift_reg[8] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[8] at LC1_9_I2
--operation mode is normal

DB1_shift_reg[8]_lut_out = DB1L176 & DB1_shift_reg[7] # !DB1L176 & (DB1L183);
DB1_shift_reg[8] = DFFE(DB1_shift_reg[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_tx_holding_reg[9] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[9] at LC9_11_I2
--operation mode is normal

DB1_tx_holding_reg[9]_lut_out = FG1_op_a[9];
DB1_tx_holding_reg[9] = DFFE(DB1_tx_holding_reg[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1L182 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3997 at LC4_12_I2
--operation mode is normal

DB1L182 = DB1_transmitting & DB1_shift_reg[9] # !DB1_transmitting & (DB1_tx_holding_primed & (DB1_tx_holding_reg[9]) # !DB1_tx_holding_primed & DB1_shift_reg[9]);


--KE12_q[7] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC9_1_B1
KE12_q[7]_data_in = CB1L58;
KE12_q[7]_write_enable = CB1L38;
KE12_q[7]_clock_0 = GLOBAL(clk);
KE12_q[7]_clock_1 = GLOBAL(clk);
KE12_q[7]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[7]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[7] = MEMORY_SEGMENT(KE12_q[7]_data_in, KE12_q[7]_write_enable, KE12_q[7]_clock_0, KE12_q[7]_clock_1, , , , , VCC, KE12_q[7]_write_address, KE12_q[7]_read_address);


--T1L80 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~127 at LC6_3_L1
--operation mode is normal

T1L80 = BG1_dc_address[1] & KE10_q[7] # !BG1_dc_address[1] & (KE12_q[7]) # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--T1L61 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[15]~2463 at LC9_2_L1
--operation mode is normal

T1L61 = UG1_q[15] & (KE1_q[7] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !UG1_q[15] & !AB1L5 & (KE1_q[7] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--T1L62 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[15]~2464 at LC1_2_L1
--operation mode is normal

T1L62 = T1L61 & T1L80 & (KE6_q[7] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L64 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[15]~2533 at LC1_2_L1
--operation mode is normal

T1L64 = T1L61 & T1L80 & (KE6_q[7] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--DB1_data_to_cpu[15] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[15] at LC5_14_I2
--operation mode is normal

DB1_data_to_cpu[15]_lut_out = !DB1L107 & (DB1L32 & (DB1_endofpacketvalue_reg[15]) # !DB1L32 & DB1L137);
DB1_data_to_cpu[15] = DFFE(DB1_data_to_cpu[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--T1L63 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[15]~2501 at LC2_2_L1
--operation mode is normal

T1L63 = (DB1_data_to_cpu[15] & (KE8_q[7] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1) # !DB1_data_to_cpu[15] & !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port & (KE8_q[7] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1)) & CASCADE(T1L64);


--DF5_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_4|combout at LC9_9_H2
--operation mode is normal

DF5_combout = UE1_do_jump & FG1L5 # !UE1_do_jump & (CF1L22);

--DF5_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_4|regout at LC9_9_H2
--operation mode is normal

DF5_regout = DFFE(DF5_combout, GLOBAL(clk), GLOBAL(H1_data_out), , BF1_nonsequential_pc);


--CF1L30 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[4]~1702 at LC10_9_H2
--operation mode is normal

CF1L30 = BF1L4 & (DF5_regout) # !BF1L4 & (DF5_combout);


--DF6_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_5|combout at LC5_4_H2
--operation mode is normal

DF6_combout = UE1_do_jump & (FG1L6) # !UE1_do_jump & CF1L24;

--DF6_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_5|regout at LC5_4_H2
--operation mode is normal

DF6_regout = DFFE(DF6_combout, GLOBAL(clk), GLOBAL(H1_data_out), , BF1_nonsequential_pc);


--CF1L31 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[5]~1703 at LC4_4_H2
--operation mode is normal

CF1L31 = BF1L4 & DF6_regout # !BF1L4 & (DF6_combout);


--CB1L69 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[26]~459 at LC10_14_A1
--operation mode is normal

CB1L69 = CB1L29 & (FG1_op_a[10]) # !CB1L29 & XJ1_op_a[26];


--CB1L53 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[10]~460 at LC5_13_I1
--operation mode is normal

CB1L53 = CB1L29 & FG1_op_a[10] # !CB1L29 & (XJ1_op_a[10]);


--R1L41 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[10]~135 at LC9_13_A1
--operation mode is normal

R1L41 = R1L22 & FG1_op_a[10] # !R1L22 & (BC1L35);


--Y1L51 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[10]~135 at LC9_13_I1
--operation mode is normal

Y1L51 = Y1L30 & FG1_op_a[10] # !Y1L30 & (BC1L35);


--DB1_endofpacketvalue_reg[10] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[10] at LC6_6_I2
--operation mode is normal

DB1_endofpacketvalue_reg[10]_lut_out = FG1_op_a[10];
DB1_endofpacketvalue_reg[10] = DFFE(DB1_endofpacketvalue_reg[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_spi_slave_select_reg[10] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[10] at LC9_3_J2
--operation mode is normal

DB1_spi_slave_select_reg[10]_lut_out = DB1_spi_slave_select_holding_reg[10];
DB1_spi_slave_select_reg[10] = DFFE(DB1_spi_slave_select_reg[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_rx_holding_reg[10] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[10] at LC4_7_I2
--operation mode is normal

DB1_rx_holding_reg[10]_lut_out = DB1_shift_reg[10];
DB1_rx_holding_reg[10] = DFFE(DB1_rx_holding_reg[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L31 is dual_processor:inst|adc_spi:the_adc_spi|Equal~981 at LC8_5_M2
--operation mode is normal

DB1L31 = BG1_dc_address[3] & (BG1_dc_address[1] & !BG1_dc_address[2]);


--DB1L131 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[10]~8101 at LC7_5_M2
--operation mode is normal

DB1L131 = DB1L31 & DB1_spi_slave_select_reg[10] # !DB1L31 & (DB1_rx_holding_reg[10]);


--DB1L32 is dual_processor:inst|adc_spi:the_adc_spi|Equal~982 at LC1_5_M2
--operation mode is normal

DB1L32 = BG1_dc_address[3] & (!BG1_dc_address[1] & BG1_dc_address[2]);


--DB1L132 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[10]~8102 at LC3_5_M2
--operation mode is normal

DB1L132 = DB1L32 & DB1_endofpacketvalue_reg[10] # !DB1L32 & (DB1L131);


--DB1L33 is dual_processor:inst|adc_spi:the_adc_spi|Equal~983 at LC7_7_I2
--operation mode is normal

DB1L33 = BG1_dc_address[1] & (!BG1_dc_address[3] & BG1_dc_address[2]);


--DB1L34 is dual_processor:inst|adc_spi:the_adc_spi|Equal~984 at LC9_5_M2
--operation mode is normal

DB1L34 = !BG1_dc_address[3] & BG1_dc_address[2] & !BG1_dc_address[1];


--TE1L93 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_is_eightie~175 at LC7_2_D2
--operation mode is normal

TE1L93 = LE1_instruction_1[12] & !LE1_instruction_1[7] & !LE1_instruction_1[9] & LE1_instruction_1[13];

--TE1L95 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_is_eightie~179 at LC7_2_D2
--operation mode is normal

TE1L95 = LE1_instruction_1[12] & !LE1_instruction_1[7] & !LE1_instruction_1[9] & LE1_instruction_1[13];


--TE1L94 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_is_eightie~177 at LC8_2_D2
--operation mode is normal

TE1L94 = (!LE1_instruction_1[8] & (LE1_instruction_1[5] & LE1_instruction_1[6] # !LE1_instruction_1[11])) & CASCADE(TE1L95);


--KE11_q[7] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC7_1_F1
KE11_q[7]_data_in = CB1L66;
KE11_q[7]_write_enable = CB1L40;
KE11_q[7]_clock_0 = GLOBAL(clk);
KE11_q[7]_clock_1 = GLOBAL(clk);
KE11_q[7]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[7]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE11_q[7] = MEMORY_SEGMENT(KE11_q[7]_data_in, KE11_q[7]_write_enable, KE11_q[7]_clock_0, KE11_q[7]_clock_1, , , , , VCC, KE11_q[7]_write_address, KE11_q[7]_read_address);


--KE13_q[7] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC7_1_E1
KE13_q[7]_data_in = CB1L50;
KE13_q[7]_write_enable = CB1L36;
KE13_q[7]_clock_0 = GLOBAL(clk);
KE13_q[7]_clock_1 = GLOBAL(clk);
KE13_q[7]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[7]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[7] = MEMORY_SEGMENT(KE13_q[7]_data_in, KE13_q[7]_write_enable, KE13_q[7]_clock_0, KE13_q[7]_clock_1, , , , , VCC, KE13_q[7]_write_address, KE13_q[7]_read_address);


--T1L72 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~119 at LC1_16_L1
--operation mode is normal

T1L72 = BG1_dc_address[1] & (KE11_q[7]) # !BG1_dc_address[1] & KE13_q[7] # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--KE2_q[7] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC6_1_E2
KE2_q[7]_data_in = R1L38;
KE2_q[7]_write_enable = R1L28;
KE2_q[7]_clock_0 = GLOBAL(clk);
KE2_q[7]_clock_1 = GLOBAL(clk);
KE2_q[7]_write_address = WR_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[7]_read_address = RD_ADDR(R1L5, R1L5, R1L5, R1L5, R1L5, R1L5, R1L5);
KE2_q[7] = MEMORY_SEGMENT(KE2_q[7]_data_in, KE2_q[7]_write_enable, KE2_q[7]_clock_0, KE2_q[7]_clock_1, , , , , VCC, KE2_q[7]_write_address, KE2_q[7]_read_address);


--T1L29 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[7]~2466 at LC2_15_L1
--operation mode is normal

T1L29 = UG1_q[7] & (KE2_q[7] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !UG1_q[7] & !AB1L5 & (KE2_q[7] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--T1L30 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[7]~2467 at LC8_15_L1
--operation mode is normal

T1L30 = T1L29 & T1L72 & (KE7_q[7] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L32 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[7]~2534 at LC8_15_L1
--operation mode is normal

T1L32 = T1L29 & T1L72 & (KE7_q[7] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--KE9_q[7] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC14_1_I2
KE9_q[7]_data_in = Y1L48;
KE9_q[7]_write_enable = Y1L37;
KE9_q[7]_clock_0 = GLOBAL(clk);
KE9_q[7]_clock_1 = GLOBAL(clk);
KE9_q[7]_write_address = WR_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[7]_read_address = RD_ADDR(Y1L9, Y1L10, Y1L11, Y1L12, Y1L13, Y1L13, Y1L13);
KE9_q[7] = MEMORY_SEGMENT(KE9_q[7]_data_in, KE9_q[7]_write_enable, KE9_q[7]_clock_0, KE9_q[7]_clock_1, , , , , VCC, KE9_q[7]_write_address, KE9_q[7]_read_address);


--DB1_data_to_cpu[7] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[7] at LC2_9_M2
--operation mode is normal

DB1_data_to_cpu[7]_lut_out = DB1L34 & DB1_RRDY # !DB1L34 & (DB1L124);
DB1_data_to_cpu[7] = DFFE(DB1_data_to_cpu[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--T1L31 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[7]~2502 at LC9_15_L1
--operation mode is normal

T1L31 = (Y1_ad_nios_data_master_requests_ad_result_ram_s1 & KE9_q[7] & (DB1_data_to_cpu[7] # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !Y1_ad_nios_data_master_requests_ad_result_ram_s1 & (DB1_data_to_cpu[7] # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(T1L32);


--Y1L46 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[5]~136 at LC4_7_I1
--operation mode is normal

Y1L46 = Y1L30 & (FG1_op_a[5]) # !Y1L30 & BC1L30;


--R1L36 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[5]~136 at LC1_10_I1
--operation mode is normal

R1L36 = R1L22 & FG1_op_a[5] # !R1L22 & (BC1L30);


--AL9_pre_out[5] is prince_tie_bar_counter:inst73|up_down_counter:counter3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_15_E1
--operation mode is counter

AL9_pre_out[5]_lut_out = AL9_pre_out[5] $ AL9_the_carries[5];
AL9_pre_out[5]_sload_eqn = (!FL3_X4_INTERNAL & AL9_pre_out[5]) # (FL3_X4_INTERNAL & AL9_pre_out[5]_lut_out);
AL9_pre_out[5]_reg_input = AL9_pre_out[5]_sload_eqn & !QC1_data_out[0];
AL9_pre_out[5] = DFFE(AL9_pre_out[5]_reg_input, GLOBAL(clk), , , );

--AL9_the_carries[6] is prince_tie_bar_counter:inst73|up_down_counter:counter3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_15_E1
--operation mode is counter

AL9_the_carries[6] = CARRY(FL3_UP_DN_INTERNAL $ !AL9_pre_out[5] # !AL9_the_carries[5]);


--CB1L64 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[21]~461 at LC10_10_I1
--operation mode is normal

CB1L64 = CB1L29 & (FG1_op_a[5]) # !CB1L29 & XJ1_op_a[21];


--E1L780 is position_velocity_interface_unit:inst18|Mux~3740 at LC9_10_T2
--operation mode is normal

E1L780 = TJ1_dc_address[5] & (E1L776 & (E1L778) # !E1L776 & E1L770) # !TJ1_dc_address[5] & (E1L776);


--FE26L18 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1106 at LC9_2_B2
--operation mode is arithmetic

FE26L18 = CE2_single_input_node[7] $ FE23L34 $ FE26L9;

--FE26L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1108 at LC9_2_B2
--operation mode is arithmetic

FE26L19 = CARRY(CE2_single_input_node[7] & !FE23L34 & !FE26L9 # !CE2_single_input_node[7] & (!FE26L9 # !FE23L34));


--L1L47 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9692 at LC6_13_B2
--operation mode is arithmetic

L1L47 = L1_negate $ L1_q[21] $ L1L37;

--L1L48 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9694 at LC6_13_B2
--operation mode is arithmetic

L1L48 = CARRY(L1_negate $ !L1_q[21] # !L1L37);


--AC1_enet_nios_custom_instruction_master_result[21] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[21] at LC8_14_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[21] = AC1L4 & (FE26L18 # L1L47 & !AC1L46) # !AC1L4 & (L1L47 & !AC1L46);


--WH1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|always4~0 at LC6_10_B1
--operation mode is normal

WH1L1 = !WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] & CC1L20;


--WH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|always5~0 at LC2_6_B1
--operation mode is normal

WH1L2 = CC1L20 & WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1];


--WH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|always6~0 at LC10_5_B1
--operation mode is normal

WH1L3 = WH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2] & CC1L20;


--DJ1_saved_status[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[3] at LC3_7_U1
--operation mode is normal

DJ1_saved_status[3]_lut_out = JH1_p3_do_iWRCTL & (DJ1L18 & (HJ1_true_regA[3]) # !DJ1L18 & DJ1L37) # !JH1_p3_do_iWRCTL & (DJ1L37);
DJ1_saved_status[3] = DFFE(DJ1_saved_status[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--DJ1L34 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|N_deferred_reg_in~264 at LC7_6_U1
--operation mode is normal

DJ1L34 = JH1_p3_do_iTRET & DJ1_saved_status[3] # !JH1_p3_do_iTRET & (HJ1_true_regA[3]);


--DJ1_saved_status[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[0] at LC5_10_U1
--operation mode is normal

DJ1_saved_status[0]_lut_out = JH1_p3_do_iWRCTL & (DJ1L18 & HJ1_true_regA[0] # !DJ1L18 & (DJ1L16)) # !JH1_p3_do_iWRCTL & (DJ1L16);
DJ1_saved_status[0] = DFFE(DJ1_saved_status[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DJ1L124);


--DJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|C_deferred_reg_in~264 at LC6_3_Z1
--operation mode is normal

DJ1L12 = JH1_p3_do_iTRET & DJ1_saved_status[0] # !JH1_p3_do_iTRET & (HJ1_true_regA[0]);


--JH1_p3_c_is_borrow is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_c_is_borrow at LC9_4_Z1
--operation mode is normal

JH1_p3_c_is_borrow_lut_out = JH1L119 & (BH1_instruction_2[12] $ BH1_instruction_2[11]);
JH1_p3_c_is_borrow = DFFE(JH1_p3_c_is_borrow_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1L143 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_skip_is_active~219 at LC7_13_Z1
--operation mode is normal

JH1L143 = BH1_instruction_2[6] & (JH1L91 # JH1L101 & !BH1_instruction_2[5]);


--JH1L144 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_skip_is_active~220 at LC6_5_Z1
--operation mode is normal

JH1L144 = BH1_subinstruction_2[0] # !JH1L143 & (BH1_instruction_2[13] # !JH1L103);

--JH1L146 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_skip_is_active~224 at LC6_5_Z1
--operation mode is normal

JH1L146 = BH1_subinstruction_2[0] # !JH1L143 & (BH1_instruction_2[13] # !JH1L103);


--JH1L145 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_skip_is_active~222 at LC7_5_Z1
--operation mode is normal

JH1L145 = (!JH1L140 # !BH1_instruction_2[7] # !BH1_instruction_2[5] # !BH1_subinstruction_2[0]) & CASCADE(JH1L146);


--VB1_rd_strobe is dual_processor:inst|dac_spi:the_dac_spi|rd_strobe at LC3_11_R1
--operation mode is normal

VB1_rd_strobe_lut_out = !VB1_rd_strobe & GH1_dc_read & WB1L1;
VB1_rd_strobe = DFFE(VB1_rd_strobe_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1L13 is dual_processor:inst|dac_spi:the_dac_spi|EOP~379 at LC6_11_R1
--operation mode is normal

VB1L13 = (VD1L2 & !VB1_rd_strobe & GH1_dc_read & WB1L1) & CASCADE(VB1L23);


--KK1_do_start_rx is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|do_start_rx at LC8_16_X1
--operation mode is normal

KK1_do_start_rx_lut_out = !KK1_sync_rxd & KK1_delayed_unxsync_rxdxx1 & !KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0];
KK1_do_start_rx = DFFE(KK1_do_start_rx_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1_sync_rxd is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|sync_rxd at LC10_9_P2
--operation mode is normal

KK1_sync_rxd_lut_out = KK1_d1_source_rxd;
KK1_sync_rxd = DFFE(KK1_sync_rxd_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1_baud_clk_en is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_clk_en at LC5_16_X1
--operation mode is normal

KK1_baud_clk_en_lut_out = KK1L34 & (KK1_sync_rxd $ !KK1_delayed_unxsync_rxdxx1);
KK1_baud_clk_en = DFFE(KK1_baud_clk_en_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1L59 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in~77 at LC2_16_X1
--operation mode is normal

KK1L59 = KK1_baud_clk_en & (KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]);


--KK1L70 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]~1109 at LC9_7_C2
--operation mode is normal

KK1L70 = KK1_do_start_rx # KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & KK1_baud_clk_en;


--FK1_do_start_rx is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|do_start_rx at LC9_3_T2
--operation mode is normal

FK1_do_start_rx_lut_out = !FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & !FK1_sync_rxd & FK1_delayed_unxsync_rxdxx1;
FK1_do_start_rx = DFFE(FK1_do_start_rx_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1_sync_rxd is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|sync_rxd at LC4_3_T2
--operation mode is normal

FK1_sync_rxd_lut_out = FK1_d1_source_rxd;
FK1_sync_rxd = DFFE(FK1_sync_rxd_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1_baud_clk_en is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_clk_en at LC4_2_T2
--operation mode is normal

FK1_baud_clk_en_lut_out = FK1L31 & (FK1_sync_rxd $ !FK1_delayed_unxsync_rxdxx1);
FK1_baud_clk_en = DFFE(FK1_baud_clk_en_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1L56 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in~77 at LC1_3_T2
--operation mode is normal

FK1L56 = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & (FK1_baud_clk_en);


--FK1L67 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]~1109 at LC5_3_T2
--operation mode is normal

FK1L67 = FK1_do_start_rx # FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & FK1_baud_clk_en;


--TC1_internal_counter[4] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[4] at LC9_2_V2
--operation mode is counter

TC1_internal_counter[4]_lut_out = TC1_internal_counter[4] $ TC1L34;
TC1_internal_counter[4]_sload_eqn = (TC1L2 & TC1_period_l_register[4]) # (!TC1L2 & TC1_internal_counter[4]_lut_out);
TC1_internal_counter[4] = DFFE(TC1_internal_counter[4]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L36 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[4]~1553 at LC9_2_V2
--operation mode is counter

TC1L36 = CARRY(!TC1L34 # !TC1_internal_counter[4]);


--TC1_internal_counter[5] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[5] at LC10_2_V2
--operation mode is counter

TC1_internal_counter[5]_lut_out = TC1_internal_counter[5] $ !TC1L36;
TC1_internal_counter[5]_sload_eqn = (TC1L2 & TC1_period_l_register[5]) # (!TC1L2 & TC1_internal_counter[5]_lut_out);
TC1_internal_counter[5] = DFFE(TC1_internal_counter[5]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L38 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[5]~1556 at LC10_2_V2
--operation mode is counter

TC1L38 = CARRY(TC1_internal_counter[5] & !TC1L36);


--TC1_internal_counter[6] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[6] at LC1_4_V2
--operation mode is counter

TC1_internal_counter[6]_lut_out = TC1_internal_counter[6] $ (TC1L38);
TC1_internal_counter[6]_sload_eqn = (TC1L2 & TC1_period_l_register[6]) # (!TC1L2 & TC1_internal_counter[6]_lut_out);
TC1_internal_counter[6] = DFFE(TC1_internal_counter[6]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L40 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[6]~1559 at LC1_4_V2
--operation mode is counter

TC1L40 = CARRY(TC1_internal_counter[6] # !TC1L38);


--TC1_internal_counter[7] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[7] at LC2_4_V2
--operation mode is counter

TC1_internal_counter[7]_lut_out = TC1_internal_counter[7] $ (!TC1L40);
TC1_internal_counter[7]_sload_eqn = (TC1L2 & TC1_period_l_register[7]) # (!TC1L2 & TC1_internal_counter[7]_lut_out);
TC1_internal_counter[7] = DFFE(TC1_internal_counter[7]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L42 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[7]~1562 at LC2_4_V2
--operation mode is counter

TC1L42 = CARRY(!TC1_internal_counter[7] & (!TC1L40));


--TC1L12 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~397 at LC1_3_V2
--operation mode is normal

TC1L12 = TC1_internal_counter[4] & !TC1_internal_counter[6] & TC1_internal_counter[5] & !TC1_internal_counter[7];

--TC1L20 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~414 at LC1_3_V2
--operation mode is normal

TC1L20 = TC1_internal_counter[4] & !TC1_internal_counter[6] & TC1_internal_counter[5] & !TC1_internal_counter[7];


--TC1_internal_counter[0] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[0] at LC5_2_V2
--operation mode is counter

TC1_internal_counter[0]_lut_out = !TC1_internal_counter[0];
TC1_internal_counter[0]_sload_eqn = (TC1L2 & TC1_period_l_register[0]) # (!TC1L2 & TC1_internal_counter[0]_lut_out);
TC1_internal_counter[0] = DFFE(TC1_internal_counter[0]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L28 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[0]~1565 at LC5_2_V2
--operation mode is counter

TC1L28 = CARRY(!TC1_internal_counter[0]);


--TC1_internal_counter[1] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[1] at LC6_2_V2
--operation mode is counter

TC1_internal_counter[1]_lut_out = TC1_internal_counter[1] $ !TC1L28;
TC1_internal_counter[1]_sload_eqn = (TC1L2 & TC1_period_l_register[1]) # (!TC1L2 & TC1_internal_counter[1]_lut_out);
TC1_internal_counter[1] = DFFE(TC1_internal_counter[1]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L30 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[1]~1568 at LC6_2_V2
--operation mode is counter

TC1L30 = CARRY(!TC1_internal_counter[1] & !TC1L28);


--TC1_internal_counter[2] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[2] at LC7_2_V2
--operation mode is counter

TC1_internal_counter[2]_lut_out = TC1_internal_counter[2] $ TC1L30;
TC1_internal_counter[2]_sload_eqn = (TC1L2 & TC1_period_l_register[2]) # (!TC1L2 & TC1_internal_counter[2]_lut_out);
TC1_internal_counter[2] = DFFE(TC1_internal_counter[2]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L32 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[2]~1571 at LC7_2_V2
--operation mode is counter

TC1L32 = CARRY(TC1_internal_counter[2] # !TC1L30);


--TC1_internal_counter[3] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[3] at LC8_2_V2
--operation mode is counter

TC1_internal_counter[3]_lut_out = TC1_internal_counter[3] $ !TC1L32;
TC1_internal_counter[3]_sload_eqn = (TC1L2 & TC1_period_l_register[3]) # (!TC1L2 & TC1_internal_counter[3]_lut_out);
TC1_internal_counter[3] = DFFE(TC1_internal_counter[3]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L34 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[3]~1574 at LC8_2_V2
--operation mode is counter

TC1L34 = CARRY(!TC1_internal_counter[3] & !TC1L32);


--TC1L16 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~406 at LC2_3_V2
--operation mode is normal

TC1L16 = (!TC1_internal_counter[1] & TC1_internal_counter[0] & !TC1_internal_counter[3] & !TC1_internal_counter[2]) & CASCADE(TC1L20);


--TC1_internal_counter[15] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[15] at LC10_4_V2
--operation mode is counter

TC1_internal_counter[15]_lut_out = TC1_internal_counter[15] $ (!TC1L56);
TC1_internal_counter[15]_sload_eqn = (TC1L2 & TC1_period_l_register[15]) # (!TC1L2 & TC1_internal_counter[15]_lut_out);
TC1_internal_counter[15] = DFFE(TC1_internal_counter[15]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L58 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[15]~1577 at LC10_4_V2
--operation mode is counter

TC1L58 = CARRY(TC1_internal_counter[15] & (!TC1L56));


--TC1_internal_counter[12] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[12] at LC7_4_V2
--operation mode is counter

TC1_internal_counter[12]_lut_out = TC1_internal_counter[12] $ (TC1L50);
TC1_internal_counter[12]_sload_eqn = (TC1L2 & TC1_period_l_register[12]) # (!TC1L2 & TC1_internal_counter[12]_lut_out);
TC1_internal_counter[12] = DFFE(TC1_internal_counter[12]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L52 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[12]~1580 at LC7_4_V2
--operation mode is counter

TC1L52 = CARRY(TC1_internal_counter[12] # !TC1L50);


--TC1_internal_counter[13] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[13] at LC8_4_V2
--operation mode is counter

TC1_internal_counter[13]_lut_out = TC1_internal_counter[13] $ !TC1L52;
TC1_internal_counter[13]_sload_eqn = (TC1L2 & TC1_period_l_register[13]) # (!TC1L2 & TC1_internal_counter[13]_lut_out);
TC1_internal_counter[13] = DFFE(TC1_internal_counter[13]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L54 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[13]~1583 at LC8_4_V2
--operation mode is counter

TC1L54 = CARRY(!TC1_internal_counter[13] & !TC1L52);


--TC1_internal_counter[14] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[14] at LC9_4_V2
--operation mode is counter

TC1_internal_counter[14]_lut_out = TC1_internal_counter[14] $ TC1L54;
TC1_internal_counter[14]_sload_eqn = (TC1L2 & TC1_period_l_register[14]) # (!TC1L2 & TC1_internal_counter[14]_lut_out);
TC1_internal_counter[14] = DFFE(TC1_internal_counter[14]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L56 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[14]~1586 at LC9_4_V2
--operation mode is counter

TC1L56 = CARRY(TC1_internal_counter[14] # !TC1L54);


--TC1L13 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~399 at LC5_3_V2
--operation mode is normal

TC1L13 = !TC1_internal_counter[14] & TC1_internal_counter[15] & !TC1_internal_counter[13] & !TC1_internal_counter[12];

--TC1L21 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~415 at LC5_3_V2
--operation mode is normal

TC1L21 = !TC1_internal_counter[14] & TC1_internal_counter[15] & !TC1_internal_counter[13] & !TC1_internal_counter[12];


--TC1_internal_counter[9] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[9] at LC4_4_V2
--operation mode is counter

TC1_internal_counter[9]_lut_out = TC1_internal_counter[9] $ !TC1L44;
TC1_internal_counter[9]_sload_eqn = (TC1L2 & TC1_period_l_register[9]) # (!TC1L2 & TC1_internal_counter[9]_lut_out);
TC1_internal_counter[9] = DFFE(TC1_internal_counter[9]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L46 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[9]~1589 at LC4_4_V2
--operation mode is counter

TC1L46 = CARRY(TC1_internal_counter[9] & !TC1L44);


--TC1_internal_counter[8] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[8] at LC3_4_V2
--operation mode is counter

TC1_internal_counter[8]_lut_out = TC1_internal_counter[8] $ (TC1L42);
TC1_internal_counter[8]_sload_eqn = (TC1L2 & TC1_period_l_register[8]) # (!TC1L2 & TC1_internal_counter[8]_lut_out);
TC1_internal_counter[8] = DFFE(TC1_internal_counter[8]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L44 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[8]~1592 at LC3_4_V2
--operation mode is counter

TC1L44 = CARRY(TC1_internal_counter[8] # !TC1L42);


--TC1_internal_counter[10] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[10] at LC5_4_V2
--operation mode is counter

TC1_internal_counter[10]_lut_out = TC1_internal_counter[10] $ (TC1L46);
TC1_internal_counter[10]_sload_eqn = (TC1L2 & TC1_period_l_register[10]) # (!TC1L2 & TC1_internal_counter[10]_lut_out);
TC1_internal_counter[10] = DFFE(TC1_internal_counter[10]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L48 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[10]~1595 at LC5_4_V2
--operation mode is counter

TC1L48 = CARRY(TC1_internal_counter[10] # !TC1L46);


--TC1_internal_counter[11] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[11] at LC6_4_V2
--operation mode is counter

TC1_internal_counter[11]_lut_out = TC1_internal_counter[11] $ (!TC1L48);
TC1_internal_counter[11]_sload_eqn = (TC1L2 & TC1_period_l_register[11]) # (!TC1L2 & TC1_internal_counter[11]_lut_out);
TC1_internal_counter[11] = DFFE(TC1_internal_counter[11]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L50 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[11]~1598 at LC6_4_V2
--operation mode is counter

TC1L50 = CARRY(!TC1_internal_counter[11] & (!TC1L48));


--TC1L17 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~407 at LC6_3_V2
--operation mode is normal

TC1L17 = (TC1_internal_counter[9] & !TC1_internal_counter[10] & !TC1_internal_counter[8] & !TC1_internal_counter[11]) & CASCADE(TC1L21);


--TC1_internal_counter[20] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[20] at LC5_6_V2
--operation mode is counter

TC1_internal_counter[20]_lut_out = TC1_internal_counter[20] $ TC1L66;
TC1_internal_counter[20]_sload_eqn = (TC1L2 & TC1_period_h_register[4]) # (!TC1L2 & TC1_internal_counter[20]_lut_out);
TC1_internal_counter[20] = DFFE(TC1_internal_counter[20]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L68 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[20]~1601 at LC5_6_V2
--operation mode is counter

TC1L68 = CARRY(TC1_internal_counter[20] # !TC1L66);


--TC1_internal_counter[21] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[21] at LC6_6_V2
--operation mode is counter

TC1_internal_counter[21]_lut_out = TC1_internal_counter[21] $ !TC1L68;
TC1_internal_counter[21]_sload_eqn = (TC1L2 & TC1_period_h_register[5]) # (!TC1L2 & TC1_internal_counter[21]_lut_out);
TC1_internal_counter[21] = DFFE(TC1_internal_counter[21]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L70 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[21]~1604 at LC6_6_V2
--operation mode is counter

TC1L70 = CARRY(!TC1_internal_counter[21] & !TC1L68);


--TC1_internal_counter[22] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[22] at LC7_6_V2
--operation mode is counter

TC1_internal_counter[22]_lut_out = TC1_internal_counter[22] $ TC1L70;
TC1_internal_counter[22]_sload_eqn = (TC1L2 & TC1_period_h_register[6]) # (!TC1L2 & TC1_internal_counter[22]_lut_out);
TC1_internal_counter[22] = DFFE(TC1_internal_counter[22]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L72 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[22]~1607 at LC7_6_V2
--operation mode is counter

TC1L72 = CARRY(TC1_internal_counter[22] # !TC1L70);


--TC1_internal_counter[23] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[23] at LC8_6_V2
--operation mode is counter

TC1_internal_counter[23]_lut_out = TC1_internal_counter[23] $ (!TC1L72);
TC1_internal_counter[23]_sload_eqn = (TC1L2 & TC1_period_h_register[7]) # (!TC1L2 & TC1_internal_counter[23]_lut_out);
TC1_internal_counter[23] = DFFE(TC1_internal_counter[23]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L74 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[23]~1610 at LC8_6_V2
--operation mode is counter

TC1L74 = CARRY(!TC1_internal_counter[23] & (!TC1L72));


--TC1L14 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~401 at LC3_7_V2
--operation mode is normal

TC1L14 = !TC1_internal_counter[21] & !TC1_internal_counter[23] & !TC1_internal_counter[20] & !TC1_internal_counter[22];

--TC1L22 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~416 at LC3_7_V2
--operation mode is normal

TC1L22 = !TC1_internal_counter[21] & !TC1_internal_counter[23] & !TC1_internal_counter[20] & !TC1_internal_counter[22];


--TC1_internal_counter[16] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[16] at LC1_6_V2
--operation mode is counter

TC1_internal_counter[16]_lut_out = TC1_internal_counter[16] $ TC1L58;
TC1_internal_counter[16]_sload_eqn = (TC1L2 & TC1_period_h_register[0]) # (!TC1L2 & TC1_internal_counter[16]_lut_out);
TC1_internal_counter[16] = DFFE(TC1_internal_counter[16]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L60 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[16]~1613 at LC1_6_V2
--operation mode is counter

TC1L60 = CARRY(TC1_internal_counter[16] # !TC1L58);


--TC1_internal_counter[17] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[17] at LC2_6_V2
--operation mode is counter

TC1_internal_counter[17]_lut_out = TC1_internal_counter[17] $ (!TC1L60);
TC1_internal_counter[17]_sload_eqn = (TC1L2 & TC1_period_h_register[1]) # (!TC1L2 & TC1_internal_counter[17]_lut_out);
TC1_internal_counter[17] = DFFE(TC1_internal_counter[17]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L62 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[17]~1616 at LC2_6_V2
--operation mode is counter

TC1L62 = CARRY(!TC1_internal_counter[17] & (!TC1L60));


--TC1_internal_counter[18] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[18] at LC3_6_V2
--operation mode is counter

TC1_internal_counter[18]_lut_out = TC1_internal_counter[18] $ TC1L62;
TC1_internal_counter[18]_sload_eqn = (TC1L2 & TC1_period_h_register[2]) # (!TC1L2 & TC1_internal_counter[18]_lut_out);
TC1_internal_counter[18] = DFFE(TC1_internal_counter[18]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L64 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[18]~1619 at LC3_6_V2
--operation mode is counter

TC1L64 = CARRY(TC1_internal_counter[18] # !TC1L62);


--TC1_internal_counter[19] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[19] at LC4_6_V2
--operation mode is counter

TC1_internal_counter[19]_lut_out = TC1_internal_counter[19] $ !TC1L64;
TC1_internal_counter[19]_sload_eqn = (TC1L2 & TC1_period_h_register[3]) # (!TC1L2 & TC1_internal_counter[19]_lut_out);
TC1_internal_counter[19] = DFFE(TC1_internal_counter[19]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L66 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[19]~1622 at LC4_6_V2
--operation mode is counter

TC1L66 = CARRY(!TC1_internal_counter[19] & !TC1L64);


--TC1L18 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~408 at LC4_7_V2
--operation mode is normal

TC1L18 = (!TC1_internal_counter[18] & !TC1_internal_counter[19] & !TC1_internal_counter[16] & !TC1_internal_counter[17]) & CASCADE(TC1L22);


--TC1_internal_counter[28] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[28] at LC3_8_V2
--operation mode is counter

TC1_internal_counter[28]_lut_out = TC1_internal_counter[28] $ TC1L82;
TC1_internal_counter[28]_sload_eqn = (TC1L2 & TC1_period_h_register[12]) # (!TC1L2 & TC1_internal_counter[28]_lut_out);
TC1_internal_counter[28] = DFFE(TC1_internal_counter[28]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L84 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[28]~1625 at LC3_8_V2
--operation mode is counter

TC1L84 = CARRY(TC1_internal_counter[28] # !TC1L82);


--TC1_internal_counter[29] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[29] at LC4_8_V2
--operation mode is counter

TC1_internal_counter[29]_lut_out = TC1_internal_counter[29] $ !TC1L84;
TC1_internal_counter[29]_sload_eqn = (TC1L2 & TC1_period_h_register[13]) # (!TC1L2 & TC1_internal_counter[29]_lut_out);
TC1_internal_counter[29] = DFFE(TC1_internal_counter[29]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L86 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[29]~1628 at LC4_8_V2
--operation mode is counter

TC1L86 = CARRY(!TC1_internal_counter[29] & !TC1L84);


--TC1_internal_counter[30] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[30] at LC5_8_V2
--operation mode is counter

TC1_internal_counter[30]_lut_out = TC1_internal_counter[30] $ (TC1L86);
TC1_internal_counter[30]_sload_eqn = (TC1L2 & TC1_period_h_register[14]) # (!TC1L2 & TC1_internal_counter[30]_lut_out);
TC1_internal_counter[30] = DFFE(TC1_internal_counter[30]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L88 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[30]~1631 at LC5_8_V2
--operation mode is counter

TC1L88 = CARRY(TC1_internal_counter[30] # !TC1L86);


--TC1_internal_counter[31] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[31] at LC6_8_V2
--operation mode is normal

TC1_internal_counter[31]_lut_out = TC1_internal_counter[31] $ (!TC1L88);
TC1_internal_counter[31]_sload_eqn = (TC1L2 & TC1_period_h_register[15]) # (!TC1L2 & TC1_internal_counter[31]_lut_out);
TC1_internal_counter[31] = DFFE(TC1_internal_counter[31]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);


--TC1L15 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~403 at LC8_8_V2
--operation mode is normal

TC1L15 = !TC1_internal_counter[30] & !TC1_internal_counter[29] & !TC1_internal_counter[31] & !TC1_internal_counter[28];

--TC1L23 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~417 at LC8_8_V2
--operation mode is normal

TC1L23 = !TC1_internal_counter[30] & !TC1_internal_counter[29] & !TC1_internal_counter[31] & !TC1_internal_counter[28];


--TC1_internal_counter[24] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[24] at LC9_6_V2
--operation mode is counter

TC1_internal_counter[24]_lut_out = TC1_internal_counter[24] $ (TC1L74);
TC1_internal_counter[24]_sload_eqn = (TC1L2 & TC1_period_h_register[8]) # (!TC1L2 & TC1_internal_counter[24]_lut_out);
TC1_internal_counter[24] = DFFE(TC1_internal_counter[24]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L76 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[24]~1637 at LC9_6_V2
--operation mode is counter

TC1L76 = CARRY(TC1_internal_counter[24] # !TC1L74);


--TC1_internal_counter[25] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[25] at LC10_6_V2
--operation mode is counter

TC1_internal_counter[25]_lut_out = TC1_internal_counter[25] $ !TC1L76;
TC1_internal_counter[25]_sload_eqn = (TC1L2 & TC1_period_h_register[9]) # (!TC1L2 & TC1_internal_counter[25]_lut_out);
TC1_internal_counter[25] = DFFE(TC1_internal_counter[25]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L78 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[25]~1640 at LC10_6_V2
--operation mode is counter

TC1L78 = CARRY(!TC1_internal_counter[25] & !TC1L76);


--TC1_internal_counter[26] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[26] at LC1_8_V2
--operation mode is counter

TC1_internal_counter[26]_lut_out = TC1_internal_counter[26] $ TC1L78;
TC1_internal_counter[26]_sload_eqn = (TC1L2 & TC1_period_h_register[10]) # (!TC1L2 & TC1_internal_counter[26]_lut_out);
TC1_internal_counter[26] = DFFE(TC1_internal_counter[26]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L80 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[26]~1643 at LC1_8_V2
--operation mode is counter

TC1L80 = CARRY(TC1_internal_counter[26] # !TC1L78);


--TC1_internal_counter[27] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[27] at LC2_8_V2
--operation mode is counter

TC1_internal_counter[27]_lut_out = TC1_internal_counter[27] $ !TC1L80;
TC1_internal_counter[27]_sload_eqn = (TC1L2 & TC1_period_h_register[11]) # (!TC1L2 & TC1_internal_counter[27]_lut_out);
TC1_internal_counter[27] = DFFE(TC1_internal_counter[27]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , TC1L1);

--TC1L82 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[27]~1646 at LC2_8_V2
--operation mode is counter

TC1L82 = CARRY(!TC1_internal_counter[27] & !TC1L80);


--TC1L19 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~409 at LC9_8_V2
--operation mode is normal

TC1L19 = (!TC1_internal_counter[24] & !TC1_internal_counter[27] & !TC1_internal_counter[25] & !TC1_internal_counter[26]) & CASCADE(TC1L23);


--MD1_internal_counter[4] is dual_processor:inst|timer1:the_timer1|internal_counter[4] at LC9_3_W2
--operation mode is counter

MD1_internal_counter[4]_lut_out = MD1_internal_counter[4] $ (MD1L67);
MD1_internal_counter[4]_sload_eqn = (MD1L2 & MD1_period_l_register[4]) # (!MD1L2 & MD1_internal_counter[4]_lut_out);
MD1_internal_counter[4] = DFFE(MD1_internal_counter[4]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L69 is dual_processor:inst|timer1:the_timer1|internal_counter[4]~1559 at LC9_3_W2
--operation mode is counter

MD1L69 = CARRY(!MD1L67 # !MD1_internal_counter[4]);


--MD1_internal_counter[5] is dual_processor:inst|timer1:the_timer1|internal_counter[5] at LC10_3_W2
--operation mode is counter

MD1_internal_counter[5]_lut_out = MD1_internal_counter[5] $ !MD1L69;
MD1_internal_counter[5]_sload_eqn = (MD1L2 & MD1_period_l_register[5]) # (!MD1L2 & MD1_internal_counter[5]_lut_out);
MD1_internal_counter[5] = DFFE(MD1_internal_counter[5]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L71 is dual_processor:inst|timer1:the_timer1|internal_counter[5]~1562 at LC10_3_W2
--operation mode is counter

MD1L71 = CARRY(MD1_internal_counter[5] & !MD1L69);


--MD1_internal_counter[6] is dual_processor:inst|timer1:the_timer1|internal_counter[6] at LC1_5_W2
--operation mode is counter

MD1_internal_counter[6]_lut_out = MD1_internal_counter[6] $ (MD1L71);
MD1_internal_counter[6]_sload_eqn = (MD1L2 & MD1_period_l_register[6]) # (!MD1L2 & MD1_internal_counter[6]_lut_out);
MD1_internal_counter[6] = DFFE(MD1_internal_counter[6]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L73 is dual_processor:inst|timer1:the_timer1|internal_counter[6]~1565 at LC1_5_W2
--operation mode is counter

MD1L73 = CARRY(MD1_internal_counter[6] # !MD1L71);


--MD1_internal_counter[7] is dual_processor:inst|timer1:the_timer1|internal_counter[7] at LC2_5_W2
--operation mode is counter

MD1_internal_counter[7]_lut_out = MD1_internal_counter[7] $ !MD1L73;
MD1_internal_counter[7]_sload_eqn = (MD1L2 & MD1_period_l_register[7]) # (!MD1L2 & MD1_internal_counter[7]_lut_out);
MD1_internal_counter[7] = DFFE(MD1_internal_counter[7]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L75 is dual_processor:inst|timer1:the_timer1|internal_counter[7]~1568 at LC2_5_W2
--operation mode is counter

MD1L75 = CARRY(!MD1_internal_counter[7] & !MD1L73);


--MD1L12 is dual_processor:inst|timer1:the_timer1|counter_is_zero~397 at LC1_3_W2
--operation mode is normal

MD1L12 = !MD1_internal_counter[7] & !MD1_internal_counter[6] & MD1_internal_counter[4] & MD1_internal_counter[5];

--MD1L20 is dual_processor:inst|timer1:the_timer1|counter_is_zero~414 at LC1_3_W2
--operation mode is normal

MD1L20 = !MD1_internal_counter[7] & !MD1_internal_counter[6] & MD1_internal_counter[4] & MD1_internal_counter[5];


--MD1_internal_counter[0] is dual_processor:inst|timer1:the_timer1|internal_counter[0] at LC5_3_W2
--operation mode is counter

MD1_internal_counter[0]_lut_out = !MD1_internal_counter[0];
MD1_internal_counter[0]_sload_eqn = (MD1L2 & MD1_period_l_register[0]) # (!MD1L2 & MD1_internal_counter[0]_lut_out);
MD1_internal_counter[0] = DFFE(MD1_internal_counter[0]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L61 is dual_processor:inst|timer1:the_timer1|internal_counter[0]~1571 at LC5_3_W2
--operation mode is counter

MD1L61 = CARRY(!MD1_internal_counter[0]);


--MD1_internal_counter[1] is dual_processor:inst|timer1:the_timer1|internal_counter[1] at LC6_3_W2
--operation mode is counter

MD1_internal_counter[1]_lut_out = MD1_internal_counter[1] $ !MD1L61;
MD1_internal_counter[1]_sload_eqn = (MD1L2 & MD1_period_l_register[1]) # (!MD1L2 & MD1_internal_counter[1]_lut_out);
MD1_internal_counter[1] = DFFE(MD1_internal_counter[1]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L63 is dual_processor:inst|timer1:the_timer1|internal_counter[1]~1574 at LC6_3_W2
--operation mode is counter

MD1L63 = CARRY(!MD1_internal_counter[1] & !MD1L61);


--MD1_internal_counter[3] is dual_processor:inst|timer1:the_timer1|internal_counter[3] at LC8_3_W2
--operation mode is counter

MD1_internal_counter[3]_lut_out = MD1_internal_counter[3] $ !MD1L65;
MD1_internal_counter[3]_sload_eqn = (MD1L2 & MD1_period_l_register[3]) # (!MD1L2 & MD1_internal_counter[3]_lut_out);
MD1_internal_counter[3] = DFFE(MD1_internal_counter[3]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L67 is dual_processor:inst|timer1:the_timer1|internal_counter[3]~1577 at LC8_3_W2
--operation mode is counter

MD1L67 = CARRY(!MD1_internal_counter[3] & !MD1L65);


--MD1L16 is dual_processor:inst|timer1:the_timer1|counter_is_zero~406 at LC2_3_W2
--operation mode is normal

MD1L16 = (MD1_internal_counter[0] & !MD1_internal_counter[1] & !MD1_internal_counter[2] & !MD1_internal_counter[3]) & CASCADE(MD1L20);


--MD1_internal_counter[15] is dual_processor:inst|timer1:the_timer1|internal_counter[15] at LC10_5_W2
--operation mode is counter

MD1_internal_counter[15]_lut_out = MD1_internal_counter[15] $ (!MD1L89);
MD1_internal_counter[15]_sload_eqn = (MD1L2 & MD1_period_l_register[15]) # (!MD1L2 & MD1_internal_counter[15]_lut_out);
MD1_internal_counter[15] = DFFE(MD1_internal_counter[15]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L91 is dual_processor:inst|timer1:the_timer1|internal_counter[15]~1580 at LC10_5_W2
--operation mode is counter

MD1L91 = CARRY(MD1_internal_counter[15] & (!MD1L89));


--MD1_internal_counter[12] is dual_processor:inst|timer1:the_timer1|internal_counter[12] at LC7_5_W2
--operation mode is counter

MD1_internal_counter[12]_lut_out = MD1_internal_counter[12] $ (MD1L83);
MD1_internal_counter[12]_sload_eqn = (MD1L2 & MD1_period_l_register[12]) # (!MD1L2 & MD1_internal_counter[12]_lut_out);
MD1_internal_counter[12] = DFFE(MD1_internal_counter[12]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L85 is dual_processor:inst|timer1:the_timer1|internal_counter[12]~1583 at LC7_5_W2
--operation mode is counter

MD1L85 = CARRY(MD1_internal_counter[12] # !MD1L83);


--MD1_internal_counter[13] is dual_processor:inst|timer1:the_timer1|internal_counter[13] at LC8_5_W2
--operation mode is counter

MD1_internal_counter[13]_lut_out = MD1_internal_counter[13] $ (!MD1L85);
MD1_internal_counter[13]_sload_eqn = (MD1L2 & MD1_period_l_register[13]) # (!MD1L2 & MD1_internal_counter[13]_lut_out);
MD1_internal_counter[13] = DFFE(MD1_internal_counter[13]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L87 is dual_processor:inst|timer1:the_timer1|internal_counter[13]~1586 at LC8_5_W2
--operation mode is counter

MD1L87 = CARRY(!MD1_internal_counter[13] & (!MD1L85));


--MD1_internal_counter[14] is dual_processor:inst|timer1:the_timer1|internal_counter[14] at LC9_5_W2
--operation mode is counter

MD1_internal_counter[14]_lut_out = MD1_internal_counter[14] $ (MD1L87);
MD1_internal_counter[14]_sload_eqn = (MD1L2 & MD1_period_l_register[14]) # (!MD1L2 & MD1_internal_counter[14]_lut_out);
MD1_internal_counter[14] = DFFE(MD1_internal_counter[14]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L89 is dual_processor:inst|timer1:the_timer1|internal_counter[14]~1589 at LC9_5_W2
--operation mode is counter

MD1L89 = CARRY(MD1_internal_counter[14] # !MD1L87);


--MD1L13 is dual_processor:inst|timer1:the_timer1|counter_is_zero~399 at LC6_4_W2
--operation mode is normal

MD1L13 = !MD1_internal_counter[14] & MD1_internal_counter[15] & !MD1_internal_counter[12] & !MD1_internal_counter[13];

--MD1L21 is dual_processor:inst|timer1:the_timer1|counter_is_zero~415 at LC6_4_W2
--operation mode is normal

MD1L21 = !MD1_internal_counter[14] & MD1_internal_counter[15] & !MD1_internal_counter[12] & !MD1_internal_counter[13];


--MD1_internal_counter[9] is dual_processor:inst|timer1:the_timer1|internal_counter[9] at LC4_5_W2
--operation mode is counter

MD1_internal_counter[9]_lut_out = MD1_internal_counter[9] $ (!MD1L77);
MD1_internal_counter[9]_sload_eqn = (MD1L2 & MD1_period_l_register[9]) # (!MD1L2 & MD1_internal_counter[9]_lut_out);
MD1_internal_counter[9] = DFFE(MD1_internal_counter[9]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L79 is dual_processor:inst|timer1:the_timer1|internal_counter[9]~1592 at LC4_5_W2
--operation mode is counter

MD1L79 = CARRY(MD1_internal_counter[9] & (!MD1L77));


--MD1_internal_counter[8] is dual_processor:inst|timer1:the_timer1|internal_counter[8] at LC3_5_W2
--operation mode is counter

MD1_internal_counter[8]_lut_out = MD1_internal_counter[8] $ (MD1L75);
MD1_internal_counter[8]_sload_eqn = (MD1L2 & MD1_period_l_register[8]) # (!MD1L2 & MD1_internal_counter[8]_lut_out);
MD1_internal_counter[8] = DFFE(MD1_internal_counter[8]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L77 is dual_processor:inst|timer1:the_timer1|internal_counter[8]~1595 at LC3_5_W2
--operation mode is counter

MD1L77 = CARRY(MD1_internal_counter[8] # !MD1L75);


--MD1_internal_counter[10] is dual_processor:inst|timer1:the_timer1|internal_counter[10] at LC5_5_W2
--operation mode is counter

MD1_internal_counter[10]_lut_out = MD1_internal_counter[10] $ (MD1L79);
MD1_internal_counter[10]_sload_eqn = (MD1L2 & MD1_period_l_register[10]) # (!MD1L2 & MD1_internal_counter[10]_lut_out);
MD1_internal_counter[10] = DFFE(MD1_internal_counter[10]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L81 is dual_processor:inst|timer1:the_timer1|internal_counter[10]~1598 at LC5_5_W2
--operation mode is counter

MD1L81 = CARRY(MD1_internal_counter[10] # !MD1L79);


--MD1_internal_counter[11] is dual_processor:inst|timer1:the_timer1|internal_counter[11] at LC6_5_W2
--operation mode is counter

MD1_internal_counter[11]_lut_out = MD1_internal_counter[11] $ (!MD1L81);
MD1_internal_counter[11]_sload_eqn = (MD1L2 & MD1_period_l_register[11]) # (!MD1L2 & MD1_internal_counter[11]_lut_out);
MD1_internal_counter[11] = DFFE(MD1_internal_counter[11]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L83 is dual_processor:inst|timer1:the_timer1|internal_counter[11]~1601 at LC6_5_W2
--operation mode is counter

MD1L83 = CARRY(!MD1_internal_counter[11] & (!MD1L81));


--MD1L17 is dual_processor:inst|timer1:the_timer1|counter_is_zero~407 at LC7_4_W2
--operation mode is normal

MD1L17 = (!MD1_internal_counter[10] & MD1_internal_counter[9] & !MD1_internal_counter[8] & !MD1_internal_counter[11]) & CASCADE(MD1L21);


--MD1_internal_counter[20] is dual_processor:inst|timer1:the_timer1|internal_counter[20] at LC5_7_W2
--operation mode is counter

MD1_internal_counter[20]_lut_out = MD1_internal_counter[20] $ (MD1L99);
MD1_internal_counter[20]_sload_eqn = (MD1L2 & MD1_period_h_register[4]) # (!MD1L2 & MD1_internal_counter[20]_lut_out);
MD1_internal_counter[20] = DFFE(MD1_internal_counter[20]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L101 is dual_processor:inst|timer1:the_timer1|internal_counter[20]~1604 at LC5_7_W2
--operation mode is counter

MD1L101 = CARRY(MD1_internal_counter[20] # !MD1L99);


--MD1_internal_counter[21] is dual_processor:inst|timer1:the_timer1|internal_counter[21] at LC6_7_W2
--operation mode is counter

MD1_internal_counter[21]_lut_out = MD1_internal_counter[21] $ (!MD1L101);
MD1_internal_counter[21]_sload_eqn = (MD1L2 & MD1_period_h_register[5]) # (!MD1L2 & MD1_internal_counter[21]_lut_out);
MD1_internal_counter[21] = DFFE(MD1_internal_counter[21]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L103 is dual_processor:inst|timer1:the_timer1|internal_counter[21]~1607 at LC6_7_W2
--operation mode is counter

MD1L103 = CARRY(!MD1_internal_counter[21] & (!MD1L101));


--MD1_internal_counter[22] is dual_processor:inst|timer1:the_timer1|internal_counter[22] at LC7_7_W2
--operation mode is counter

MD1_internal_counter[22]_lut_out = MD1_internal_counter[22] $ MD1L103;
MD1_internal_counter[22]_sload_eqn = (MD1L2 & MD1_period_h_register[6]) # (!MD1L2 & MD1_internal_counter[22]_lut_out);
MD1_internal_counter[22] = DFFE(MD1_internal_counter[22]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L105 is dual_processor:inst|timer1:the_timer1|internal_counter[22]~1610 at LC7_7_W2
--operation mode is counter

MD1L105 = CARRY(MD1_internal_counter[22] # !MD1L103);


--MD1_internal_counter[23] is dual_processor:inst|timer1:the_timer1|internal_counter[23] at LC8_7_W2
--operation mode is counter

MD1_internal_counter[23]_lut_out = MD1_internal_counter[23] $ (!MD1L105);
MD1_internal_counter[23]_sload_eqn = (MD1L2 & MD1_period_h_register[7]) # (!MD1L2 & MD1_internal_counter[23]_lut_out);
MD1_internal_counter[23] = DFFE(MD1_internal_counter[23]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L107 is dual_processor:inst|timer1:the_timer1|internal_counter[23]~1613 at LC8_7_W2
--operation mode is counter

MD1L107 = CARRY(!MD1_internal_counter[23] & (!MD1L105));


--MD1L14 is dual_processor:inst|timer1:the_timer1|counter_is_zero~401 at LC6_6_W2
--operation mode is normal

MD1L14 = !MD1_internal_counter[22] & !MD1_internal_counter[20] & !MD1_internal_counter[23] & !MD1_internal_counter[21];

--MD1L22 is dual_processor:inst|timer1:the_timer1|counter_is_zero~416 at LC6_6_W2
--operation mode is normal

MD1L22 = !MD1_internal_counter[22] & !MD1_internal_counter[20] & !MD1_internal_counter[23] & !MD1_internal_counter[21];


--MD1_internal_counter[16] is dual_processor:inst|timer1:the_timer1|internal_counter[16] at LC1_7_W2
--operation mode is counter

MD1_internal_counter[16]_lut_out = MD1_internal_counter[16] $ (MD1L91);
MD1_internal_counter[16]_sload_eqn = (MD1L2 & MD1_period_h_register[0]) # (!MD1L2 & MD1_internal_counter[16]_lut_out);
MD1_internal_counter[16] = DFFE(MD1_internal_counter[16]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L93 is dual_processor:inst|timer1:the_timer1|internal_counter[16]~1616 at LC1_7_W2
--operation mode is counter

MD1L93 = CARRY(MD1_internal_counter[16] # !MD1L91);


--MD1_internal_counter[17] is dual_processor:inst|timer1:the_timer1|internal_counter[17] at LC2_7_W2
--operation mode is counter

MD1_internal_counter[17]_lut_out = MD1_internal_counter[17] $ !MD1L93;
MD1_internal_counter[17]_sload_eqn = (MD1L2 & MD1_period_h_register[1]) # (!MD1L2 & MD1_internal_counter[17]_lut_out);
MD1_internal_counter[17] = DFFE(MD1_internal_counter[17]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L95 is dual_processor:inst|timer1:the_timer1|internal_counter[17]~1619 at LC2_7_W2
--operation mode is counter

MD1L95 = CARRY(!MD1_internal_counter[17] & !MD1L93);


--MD1_internal_counter[19] is dual_processor:inst|timer1:the_timer1|internal_counter[19] at LC4_7_W2
--operation mode is counter

MD1_internal_counter[19]_lut_out = MD1_internal_counter[19] $ (!MD1L97);
MD1_internal_counter[19]_sload_eqn = (MD1L2 & MD1_period_h_register[3]) # (!MD1L2 & MD1_internal_counter[19]_lut_out);
MD1_internal_counter[19] = DFFE(MD1_internal_counter[19]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L99 is dual_processor:inst|timer1:the_timer1|internal_counter[19]~1622 at LC4_7_W2
--operation mode is counter

MD1L99 = CARRY(!MD1_internal_counter[19] & (!MD1L97));


--MD1L18 is dual_processor:inst|timer1:the_timer1|counter_is_zero~408 at LC7_6_W2
--operation mode is normal

MD1L18 = (!MD1_internal_counter[19] & !MD1_internal_counter[16] & !MD1_internal_counter[17] & !MD1_internal_counter[18]) & CASCADE(MD1L22);


--MD1_internal_counter[28] is dual_processor:inst|timer1:the_timer1|internal_counter[28] at LC3_9_W2
--operation mode is counter

MD1_internal_counter[28]_lut_out = MD1_internal_counter[28] $ MD1L115;
MD1_internal_counter[28]_sload_eqn = (MD1L2 & MD1_period_h_register[12]) # (!MD1L2 & MD1_internal_counter[28]_lut_out);
MD1_internal_counter[28] = DFFE(MD1_internal_counter[28]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L117 is dual_processor:inst|timer1:the_timer1|internal_counter[28]~1625 at LC3_9_W2
--operation mode is counter

MD1L117 = CARRY(MD1_internal_counter[28] # !MD1L115);


--MD1_internal_counter[29] is dual_processor:inst|timer1:the_timer1|internal_counter[29] at LC4_9_W2
--operation mode is counter

MD1_internal_counter[29]_lut_out = MD1_internal_counter[29] $ (!MD1L117);
MD1_internal_counter[29]_sload_eqn = (MD1L2 & MD1_period_h_register[13]) # (!MD1L2 & MD1_internal_counter[29]_lut_out);
MD1_internal_counter[29] = DFFE(MD1_internal_counter[29]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L119 is dual_processor:inst|timer1:the_timer1|internal_counter[29]~1628 at LC4_9_W2
--operation mode is counter

MD1L119 = CARRY(!MD1_internal_counter[29] & (!MD1L117));


--MD1_internal_counter[30] is dual_processor:inst|timer1:the_timer1|internal_counter[30] at LC5_9_W2
--operation mode is counter

MD1_internal_counter[30]_lut_out = MD1_internal_counter[30] $ (MD1L119);
MD1_internal_counter[30]_sload_eqn = (MD1L2 & MD1_period_h_register[14]) # (!MD1L2 & MD1_internal_counter[30]_lut_out);
MD1_internal_counter[30] = DFFE(MD1_internal_counter[30]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L121 is dual_processor:inst|timer1:the_timer1|internal_counter[30]~1631 at LC5_9_W2
--operation mode is counter

MD1L121 = CARRY(MD1_internal_counter[30] # !MD1L119);


--MD1_internal_counter[31] is dual_processor:inst|timer1:the_timer1|internal_counter[31] at LC6_9_W2
--operation mode is normal

MD1_internal_counter[31]_lut_out = MD1L121 $ !MD1_internal_counter[31];
MD1_internal_counter[31]_sload_eqn = (MD1L2 & MD1_period_h_register[15]) # (!MD1L2 & MD1_internal_counter[31]_lut_out);
MD1_internal_counter[31] = DFFE(MD1_internal_counter[31]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);


--MD1L15 is dual_processor:inst|timer1:the_timer1|counter_is_zero~403 at LC9_8_W2
--operation mode is normal

MD1L15 = !MD1_internal_counter[31] & !MD1_internal_counter[29] & !MD1_internal_counter[28] & !MD1_internal_counter[30];

--MD1L23 is dual_processor:inst|timer1:the_timer1|counter_is_zero~417 at LC9_8_W2
--operation mode is normal

MD1L23 = !MD1_internal_counter[31] & !MD1_internal_counter[29] & !MD1_internal_counter[28] & !MD1_internal_counter[30];


--MD1_internal_counter[24] is dual_processor:inst|timer1:the_timer1|internal_counter[24] at LC9_7_W2
--operation mode is counter

MD1_internal_counter[24]_lut_out = MD1_internal_counter[24] $ MD1L107;
MD1_internal_counter[24]_sload_eqn = (MD1L2 & MD1_period_h_register[8]) # (!MD1L2 & MD1_internal_counter[24]_lut_out);
MD1_internal_counter[24] = DFFE(MD1_internal_counter[24]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L109 is dual_processor:inst|timer1:the_timer1|internal_counter[24]~1637 at LC9_7_W2
--operation mode is counter

MD1L109 = CARRY(MD1_internal_counter[24] # !MD1L107);


--MD1_internal_counter[25] is dual_processor:inst|timer1:the_timer1|internal_counter[25] at LC10_7_W2
--operation mode is counter

MD1_internal_counter[25]_lut_out = MD1_internal_counter[25] $ !MD1L109;
MD1_internal_counter[25]_sload_eqn = (MD1L2 & MD1_period_h_register[9]) # (!MD1L2 & MD1_internal_counter[25]_lut_out);
MD1_internal_counter[25] = DFFE(MD1_internal_counter[25]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L111 is dual_processor:inst|timer1:the_timer1|internal_counter[25]~1640 at LC10_7_W2
--operation mode is counter

MD1L111 = CARRY(!MD1_internal_counter[25] & !MD1L109);


--MD1_internal_counter[26] is dual_processor:inst|timer1:the_timer1|internal_counter[26] at LC1_9_W2
--operation mode is counter

MD1_internal_counter[26]_lut_out = MD1_internal_counter[26] $ (MD1L111);
MD1_internal_counter[26]_sload_eqn = (MD1L2 & MD1_period_h_register[10]) # (!MD1L2 & MD1_internal_counter[26]_lut_out);
MD1_internal_counter[26] = DFFE(MD1_internal_counter[26]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L113 is dual_processor:inst|timer1:the_timer1|internal_counter[26]~1643 at LC1_9_W2
--operation mode is counter

MD1L113 = CARRY(MD1_internal_counter[26] # !MD1L111);


--MD1_internal_counter[27] is dual_processor:inst|timer1:the_timer1|internal_counter[27] at LC2_9_W2
--operation mode is counter

MD1_internal_counter[27]_lut_out = MD1_internal_counter[27] $ (!MD1L113);
MD1_internal_counter[27]_sload_eqn = (MD1L2 & MD1_period_h_register[11]) # (!MD1L2 & MD1_internal_counter[27]_lut_out);
MD1_internal_counter[27] = DFFE(MD1_internal_counter[27]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L1);

--MD1L115 is dual_processor:inst|timer1:the_timer1|internal_counter[27]~1646 at LC2_9_W2
--operation mode is counter

MD1L115 = CARRY(!MD1_internal_counter[27] & (!MD1L113));


--MD1L19 is dual_processor:inst|timer1:the_timer1|counter_is_zero~409 at LC10_8_W2
--operation mode is normal

MD1L19 = (!MD1_internal_counter[25] & !MD1_internal_counter[26] & !MD1_internal_counter[24] & !MD1_internal_counter[27]) & CASCADE(MD1L23);


--E1L144 is position_velocity_interface_unit:inst18|Equal~2721 at LC9_9_Y2
--operation mode is normal

E1L144 = (!E1L98 & E1L96 & E1L160 & E1L158) & CASCADE(E1L164);


--E1L62 is position_velocity_interface_unit:inst18|Equal~2628 at LC2_6_Y2
--operation mode is normal

E1L62 = E1L140 & E1L142;


--E1L64 is position_velocity_interface_unit:inst18|Equal~2631 at LC10_4_Y2
--operation mode is normal

E1L64 = E1L148 & E1L146;


--EC1_d1_data_in[5] is dual_processor:inst|ls_int_input:the_ls_int_input|d1_data_in[5] at LC3_4_V1
--operation mode is normal

EC1_d1_data_in[5]_lut_out = SK9_dffs[0];
EC1_d1_data_in[5] = DFFE(EC1_d1_data_in[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EC1_d2_data_in[5] is dual_processor:inst|ls_int_input:the_ls_int_input|d2_data_in[5] at LC6_5_V1
--operation mode is normal

EC1_d2_data_in[5]_lut_out = EC1_d1_data_in[5];
EC1_d2_data_in[5] = DFFE(EC1_d2_data_in[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VC1_internal_counter[4] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[4] at LC9_1_R2
--operation mode is counter

VC1_internal_counter[4]_lut_out = VC1_internal_counter[4] $ VC1L28;
VC1_internal_counter[4]_sload_eqn = (VC1L2 & VC1_period_l_register[4]) # (!VC1L2 & VC1_internal_counter[4]_lut_out);
VC1_internal_counter[4] = DFFE(VC1_internal_counter[4]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L30 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[4]~1553 at LC9_1_R2
--operation mode is counter

VC1L30 = CARRY(!VC1L28 # !VC1_internal_counter[4]);


--VC1_internal_counter[5] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[5] at LC10_1_R2
--operation mode is counter

VC1_internal_counter[5]_lut_out = VC1_internal_counter[5] $ !VC1L30;
VC1_internal_counter[5]_sload_eqn = (VC1L2 & VC1_period_l_register[5]) # (!VC1L2 & VC1_internal_counter[5]_lut_out);
VC1_internal_counter[5] = DFFE(VC1_internal_counter[5]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L32 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[5]~1556 at LC10_1_R2
--operation mode is counter

VC1L32 = CARRY(VC1_internal_counter[5] & !VC1L30);


--VC1_internal_counter[6] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[6] at LC1_3_R2
--operation mode is counter

VC1_internal_counter[6]_lut_out = VC1_internal_counter[6] $ VC1L32;
VC1_internal_counter[6]_sload_eqn = (VC1L2 & VC1_period_l_register[6]) # (!VC1L2 & VC1_internal_counter[6]_lut_out);
VC1_internal_counter[6] = DFFE(VC1_internal_counter[6]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L34 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[6]~1559 at LC1_3_R2
--operation mode is counter

VC1L34 = CARRY(VC1_internal_counter[6] # !VC1L32);


--VC1_internal_counter[7] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[7] at LC2_3_R2
--operation mode is counter

VC1_internal_counter[7]_lut_out = VC1_internal_counter[7] $ !VC1L34;
VC1_internal_counter[7]_sload_eqn = (VC1L2 & VC1_period_l_register[7]) # (!VC1L2 & VC1_internal_counter[7]_lut_out);
VC1_internal_counter[7] = DFFE(VC1_internal_counter[7]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L36 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[7]~1562 at LC2_3_R2
--operation mode is counter

VC1L36 = CARRY(!VC1_internal_counter[7] & !VC1L34);


--VC1L6 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~392 at LC2_1_R2
--operation mode is normal

VC1L6 = !VC1_internal_counter[7] & VC1_internal_counter[5] & !VC1_internal_counter[6] & VC1_internal_counter[4];

--VC1L14 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~409 at LC2_1_R2
--operation mode is normal

VC1L14 = !VC1_internal_counter[7] & VC1_internal_counter[5] & !VC1_internal_counter[6] & VC1_internal_counter[4];


--VC1_internal_counter[0] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[0] at LC5_1_R2
--operation mode is counter

VC1_internal_counter[0]_lut_out = !VC1_internal_counter[0];
VC1_internal_counter[0]_sload_eqn = (VC1L2 & VC1_period_l_register[0]) # (!VC1L2 & VC1_internal_counter[0]_lut_out);
VC1_internal_counter[0] = DFFE(VC1_internal_counter[0]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L22 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[0]~1565 at LC5_1_R2
--operation mode is counter

VC1L22 = CARRY(!VC1_internal_counter[0]);


--VC1_internal_counter[1] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[1] at LC6_1_R2
--operation mode is counter

VC1_internal_counter[1]_lut_out = VC1_internal_counter[1] $ !VC1L22;
VC1_internal_counter[1]_sload_eqn = (VC1L2 & VC1_period_l_register[1]) # (!VC1L2 & VC1_internal_counter[1]_lut_out);
VC1_internal_counter[1] = DFFE(VC1_internal_counter[1]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L24 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[1]~1568 at LC6_1_R2
--operation mode is counter

VC1L24 = CARRY(!VC1_internal_counter[1] & !VC1L22);


--VC1_internal_counter[2] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[2] at LC7_1_R2
--operation mode is counter

VC1_internal_counter[2]_lut_out = VC1_internal_counter[2] $ VC1L24;
VC1_internal_counter[2]_sload_eqn = (VC1L2 & VC1_period_l_register[2]) # (!VC1L2 & VC1_internal_counter[2]_lut_out);
VC1_internal_counter[2] = DFFE(VC1_internal_counter[2]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L26 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[2]~1571 at LC7_1_R2
--operation mode is counter

VC1L26 = CARRY(VC1_internal_counter[2] # !VC1L24);


--VC1_internal_counter[3] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[3] at LC8_1_R2
--operation mode is counter

VC1_internal_counter[3]_lut_out = VC1_internal_counter[3] $ !VC1L26;
VC1_internal_counter[3]_sload_eqn = (VC1L2 & VC1_period_l_register[3]) # (!VC1L2 & VC1_internal_counter[3]_lut_out);
VC1_internal_counter[3] = DFFE(VC1_internal_counter[3]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L28 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[3]~1574 at LC8_1_R2
--operation mode is counter

VC1L28 = CARRY(!VC1_internal_counter[3] & !VC1L26);


--VC1L10 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~401 at LC3_1_R2
--operation mode is normal

VC1L10 = (!VC1_internal_counter[1] & VC1_internal_counter[0] & !VC1_internal_counter[3] & !VC1_internal_counter[2]) & CASCADE(VC1L14);


--VC1_internal_counter[15] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[15] at LC10_3_R2
--operation mode is counter

VC1_internal_counter[15]_lut_out = VC1_internal_counter[15] $ !VC1L50;
VC1_internal_counter[15]_sload_eqn = (VC1L2 & VC1_period_l_register[15]) # (!VC1L2 & VC1_internal_counter[15]_lut_out);
VC1_internal_counter[15] = DFFE(VC1_internal_counter[15]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L52 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[15]~1577 at LC10_3_R2
--operation mode is counter

VC1L52 = CARRY(VC1_internal_counter[15] & !VC1L50);


--VC1_internal_counter[12] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[12] at LC7_3_R2
--operation mode is counter

VC1_internal_counter[12]_lut_out = VC1_internal_counter[12] $ (VC1L44);
VC1_internal_counter[12]_sload_eqn = (VC1L2 & VC1_period_l_register[12]) # (!VC1L2 & VC1_internal_counter[12]_lut_out);
VC1_internal_counter[12] = DFFE(VC1_internal_counter[12]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L46 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[12]~1580 at LC7_3_R2
--operation mode is counter

VC1L46 = CARRY(VC1_internal_counter[12] # !VC1L44);


--VC1_internal_counter[13] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[13] at LC8_3_R2
--operation mode is counter

VC1_internal_counter[13]_lut_out = VC1_internal_counter[13] $ (!VC1L46);
VC1_internal_counter[13]_sload_eqn = (VC1L2 & VC1_period_l_register[13]) # (!VC1L2 & VC1_internal_counter[13]_lut_out);
VC1_internal_counter[13] = DFFE(VC1_internal_counter[13]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L48 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[13]~1583 at LC8_3_R2
--operation mode is counter

VC1L48 = CARRY(!VC1_internal_counter[13] & (!VC1L46));


--VC1_internal_counter[14] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[14] at LC9_3_R2
--operation mode is counter

VC1_internal_counter[14]_lut_out = VC1_internal_counter[14] $ (VC1L48);
VC1_internal_counter[14]_sload_eqn = (VC1L2 & VC1_period_l_register[14]) # (!VC1L2 & VC1_internal_counter[14]_lut_out);
VC1_internal_counter[14] = DFFE(VC1_internal_counter[14]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L50 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[14]~1586 at LC9_3_R2
--operation mode is counter

VC1L50 = CARRY(VC1_internal_counter[14] # !VC1L48);


--VC1L7 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~394 at LC5_2_R2
--operation mode is normal

VC1L7 = !VC1_internal_counter[14] & !VC1_internal_counter[13] & VC1_internal_counter[15] & !VC1_internal_counter[12];

--VC1L15 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~410 at LC5_2_R2
--operation mode is normal

VC1L15 = !VC1_internal_counter[14] & !VC1_internal_counter[13] & VC1_internal_counter[15] & !VC1_internal_counter[12];


--VC1_internal_counter[9] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[9] at LC4_3_R2
--operation mode is counter

VC1_internal_counter[9]_lut_out = VC1_internal_counter[9] $ (!VC1L38);
VC1_internal_counter[9]_sload_eqn = (VC1L2 & VC1_period_l_register[9]) # (!VC1L2 & VC1_internal_counter[9]_lut_out);
VC1_internal_counter[9] = DFFE(VC1_internal_counter[9]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L40 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[9]~1589 at LC4_3_R2
--operation mode is counter

VC1L40 = CARRY(VC1_internal_counter[9] & (!VC1L38));


--VC1_internal_counter[8] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[8] at LC3_3_R2
--operation mode is counter

VC1_internal_counter[8]_lut_out = VC1_internal_counter[8] $ (VC1L36);
VC1_internal_counter[8]_sload_eqn = (VC1L2 & VC1_period_l_register[8]) # (!VC1L2 & VC1_internal_counter[8]_lut_out);
VC1_internal_counter[8] = DFFE(VC1_internal_counter[8]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L38 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[8]~1592 at LC3_3_R2
--operation mode is counter

VC1L38 = CARRY(VC1_internal_counter[8] # !VC1L36);


--VC1_internal_counter[10] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[10] at LC5_3_R2
--operation mode is counter

VC1_internal_counter[10]_lut_out = VC1_internal_counter[10] $ (VC1L40);
VC1_internal_counter[10]_sload_eqn = (VC1L2 & VC1_period_l_register[10]) # (!VC1L2 & VC1_internal_counter[10]_lut_out);
VC1_internal_counter[10] = DFFE(VC1_internal_counter[10]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L42 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[10]~1595 at LC5_3_R2
--operation mode is counter

VC1L42 = CARRY(VC1_internal_counter[10] # !VC1L40);


--VC1_internal_counter[11] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[11] at LC6_3_R2
--operation mode is counter

VC1_internal_counter[11]_lut_out = VC1_internal_counter[11] $ (!VC1L42);
VC1_internal_counter[11]_sload_eqn = (VC1L2 & VC1_period_l_register[11]) # (!VC1L2 & VC1_internal_counter[11]_lut_out);
VC1_internal_counter[11] = DFFE(VC1_internal_counter[11]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L44 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[11]~1598 at LC6_3_R2
--operation mode is counter

VC1L44 = CARRY(!VC1_internal_counter[11] & (!VC1L42));


--VC1L11 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~402 at LC6_2_R2
--operation mode is normal

VC1L11 = (!VC1_internal_counter[11] & !VC1_internal_counter[10] & VC1_internal_counter[9] & !VC1_internal_counter[8]) & CASCADE(VC1L15);


--VC1_internal_counter[20] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[20] at LC5_5_R2
--operation mode is counter

VC1_internal_counter[20]_lut_out = VC1_internal_counter[20] $ (VC1L60);
VC1_internal_counter[20]_sload_eqn = (VC1L2 & VC1_period_h_register[4]) # (!VC1L2 & VC1_internal_counter[20]_lut_out);
VC1_internal_counter[20] = DFFE(VC1_internal_counter[20]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L62 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[20]~1601 at LC5_5_R2
--operation mode is counter

VC1L62 = CARRY(VC1_internal_counter[20] # !VC1L60);


--VC1_internal_counter[21] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[21] at LC6_5_R2
--operation mode is counter

VC1_internal_counter[21]_lut_out = VC1_internal_counter[21] $ !VC1L62;
VC1_internal_counter[21]_sload_eqn = (VC1L2 & VC1_period_h_register[5]) # (!VC1L2 & VC1_internal_counter[21]_lut_out);
VC1_internal_counter[21] = DFFE(VC1_internal_counter[21]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L64 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[21]~1604 at LC6_5_R2
--operation mode is counter

VC1L64 = CARRY(!VC1_internal_counter[21] & !VC1L62);


--VC1_internal_counter[22] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[22] at LC7_5_R2
--operation mode is counter

VC1_internal_counter[22]_lut_out = VC1_internal_counter[22] $ (VC1L64);
VC1_internal_counter[22]_sload_eqn = (VC1L2 & VC1_period_h_register[6]) # (!VC1L2 & VC1_internal_counter[22]_lut_out);
VC1_internal_counter[22] = DFFE(VC1_internal_counter[22]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L66 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[22]~1607 at LC7_5_R2
--operation mode is counter

VC1L66 = CARRY(VC1_internal_counter[22] # !VC1L64);


--VC1_internal_counter[23] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[23] at LC8_5_R2
--operation mode is counter

VC1_internal_counter[23]_lut_out = VC1_internal_counter[23] $ (!VC1L66);
VC1_internal_counter[23]_sload_eqn = (VC1L2 & VC1_period_h_register[7]) # (!VC1L2 & VC1_internal_counter[23]_lut_out);
VC1_internal_counter[23] = DFFE(VC1_internal_counter[23]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L68 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[23]~1610 at LC8_5_R2
--operation mode is counter

VC1L68 = CARRY(!VC1_internal_counter[23] & (!VC1L66));


--VC1L8 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~396 at LC7_4_R2
--operation mode is normal

VC1L8 = !VC1_internal_counter[21] & !VC1_internal_counter[22] & !VC1_internal_counter[23] & !VC1_internal_counter[20];

--VC1L16 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~411 at LC7_4_R2
--operation mode is normal

VC1L16 = !VC1_internal_counter[21] & !VC1_internal_counter[22] & !VC1_internal_counter[23] & !VC1_internal_counter[20];


--VC1_internal_counter[16] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[16] at LC1_5_R2
--operation mode is counter

VC1_internal_counter[16]_lut_out = VC1_internal_counter[16] $ (VC1L52);
VC1_internal_counter[16]_sload_eqn = (VC1L2 & VC1_period_h_register[0]) # (!VC1L2 & VC1_internal_counter[16]_lut_out);
VC1_internal_counter[16] = DFFE(VC1_internal_counter[16]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L54 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[16]~1613 at LC1_5_R2
--operation mode is counter

VC1L54 = CARRY(VC1_internal_counter[16] # !VC1L52);


--VC1_internal_counter[17] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[17] at LC2_5_R2
--operation mode is counter

VC1_internal_counter[17]_lut_out = VC1_internal_counter[17] $ (!VC1L54);
VC1_internal_counter[17]_sload_eqn = (VC1L2 & VC1_period_h_register[1]) # (!VC1L2 & VC1_internal_counter[17]_lut_out);
VC1_internal_counter[17] = DFFE(VC1_internal_counter[17]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L56 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[17]~1616 at LC2_5_R2
--operation mode is counter

VC1L56 = CARRY(!VC1_internal_counter[17] & (!VC1L54));


--VC1_internal_counter[18] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[18] at LC3_5_R2
--operation mode is counter

VC1_internal_counter[18]_lut_out = VC1_internal_counter[18] $ VC1L56;
VC1_internal_counter[18]_sload_eqn = (VC1L2 & VC1_period_h_register[2]) # (!VC1L2 & VC1_internal_counter[18]_lut_out);
VC1_internal_counter[18] = DFFE(VC1_internal_counter[18]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L58 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[18]~1619 at LC3_5_R2
--operation mode is counter

VC1L58 = CARRY(VC1_internal_counter[18] # !VC1L56);


--VC1_internal_counter[19] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[19] at LC4_5_R2
--operation mode is counter

VC1_internal_counter[19]_lut_out = VC1_internal_counter[19] $ (!VC1L58);
VC1_internal_counter[19]_sload_eqn = (VC1L2 & VC1_period_h_register[3]) # (!VC1L2 & VC1_internal_counter[19]_lut_out);
VC1_internal_counter[19] = DFFE(VC1_internal_counter[19]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L60 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[19]~1622 at LC4_5_R2
--operation mode is counter

VC1L60 = CARRY(!VC1_internal_counter[19] & (!VC1L58));


--VC1L12 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~403 at LC8_4_R2
--operation mode is normal

VC1L12 = (!VC1_internal_counter[19] & !VC1_internal_counter[17] & !VC1_internal_counter[18] & !VC1_internal_counter[16]) & CASCADE(VC1L16);


--VC1_internal_counter[28] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[28] at LC3_7_R2
--operation mode is counter

VC1_internal_counter[28]_lut_out = VC1_internal_counter[28] $ VC1L76;
VC1_internal_counter[28]_sload_eqn = (VC1L2 & VC1_period_h_register[12]) # (!VC1L2 & VC1_internal_counter[28]_lut_out);
VC1_internal_counter[28] = DFFE(VC1_internal_counter[28]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L78 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[28]~1625 at LC3_7_R2
--operation mode is counter

VC1L78 = CARRY(VC1_internal_counter[28] # !VC1L76);


--VC1_internal_counter[29] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[29] at LC4_7_R2
--operation mode is counter

VC1_internal_counter[29]_lut_out = VC1_internal_counter[29] $ (!VC1L78);
VC1_internal_counter[29]_sload_eqn = (VC1L2 & VC1_period_h_register[13]) # (!VC1L2 & VC1_internal_counter[29]_lut_out);
VC1_internal_counter[29] = DFFE(VC1_internal_counter[29]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L80 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[29]~1628 at LC4_7_R2
--operation mode is counter

VC1L80 = CARRY(!VC1_internal_counter[29] & (!VC1L78));


--VC1_internal_counter[30] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[30] at LC5_7_R2
--operation mode is counter

VC1_internal_counter[30]_lut_out = VC1_internal_counter[30] $ (VC1L80);
VC1_internal_counter[30]_sload_eqn = (VC1L2 & VC1_period_h_register[14]) # (!VC1L2 & VC1_internal_counter[30]_lut_out);
VC1_internal_counter[30] = DFFE(VC1_internal_counter[30]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L82 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[30]~1631 at LC5_7_R2
--operation mode is counter

VC1L82 = CARRY(VC1_internal_counter[30] # !VC1L80);


--VC1_internal_counter[31] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[31] at LC6_7_R2
--operation mode is normal

VC1_internal_counter[31]_lut_out = VC1L82 $ !VC1_internal_counter[31];
VC1_internal_counter[31]_sload_eqn = (VC1L2 & VC1_period_h_register[15]) # (!VC1L2 & VC1_internal_counter[31]_lut_out);
VC1_internal_counter[31] = DFFE(VC1_internal_counter[31]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);


--VC1L9 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~398 at LC7_7_R2
--operation mode is normal

VC1L9 = !VC1_internal_counter[29] & !VC1_internal_counter[31] & !VC1_internal_counter[30] & !VC1_internal_counter[28];

--VC1L17 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~412 at LC7_7_R2
--operation mode is normal

VC1L17 = !VC1_internal_counter[29] & !VC1_internal_counter[31] & !VC1_internal_counter[30] & !VC1_internal_counter[28];


--VC1_internal_counter[24] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[24] at LC9_5_R2
--operation mode is counter

VC1_internal_counter[24]_lut_out = VC1_internal_counter[24] $ VC1L68;
VC1_internal_counter[24]_sload_eqn = (VC1L2 & VC1_period_h_register[8]) # (!VC1L2 & VC1_internal_counter[24]_lut_out);
VC1_internal_counter[24] = DFFE(VC1_internal_counter[24]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L70 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[24]~1637 at LC9_5_R2
--operation mode is counter

VC1L70 = CARRY(VC1_internal_counter[24] # !VC1L68);


--VC1_internal_counter[25] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[25] at LC10_5_R2
--operation mode is counter

VC1_internal_counter[25]_lut_out = VC1_internal_counter[25] $ !VC1L70;
VC1_internal_counter[25]_sload_eqn = (VC1L2 & VC1_period_h_register[9]) # (!VC1L2 & VC1_internal_counter[25]_lut_out);
VC1_internal_counter[25] = DFFE(VC1_internal_counter[25]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L72 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[25]~1640 at LC10_5_R2
--operation mode is counter

VC1L72 = CARRY(!VC1_internal_counter[25] & !VC1L70);


--VC1_internal_counter[26] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[26] at LC1_7_R2
--operation mode is counter

VC1_internal_counter[26]_lut_out = VC1_internal_counter[26] $ VC1L72;
VC1_internal_counter[26]_sload_eqn = (VC1L2 & VC1_period_h_register[10]) # (!VC1L2 & VC1_internal_counter[26]_lut_out);
VC1_internal_counter[26] = DFFE(VC1_internal_counter[26]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L74 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[26]~1643 at LC1_7_R2
--operation mode is counter

VC1L74 = CARRY(VC1_internal_counter[26] # !VC1L72);


--VC1_internal_counter[27] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[27] at LC2_7_R2
--operation mode is counter

VC1_internal_counter[27]_lut_out = VC1_internal_counter[27] $ (!VC1L74);
VC1_internal_counter[27]_sload_eqn = (VC1L2 & VC1_period_h_register[11]) # (!VC1L2 & VC1_internal_counter[27]_lut_out);
VC1_internal_counter[27] = DFFE(VC1_internal_counter[27]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , VC1L1);

--VC1L76 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[27]~1646 at LC2_7_R2
--operation mode is counter

VC1L76 = CARRY(!VC1_internal_counter[27] & (!VC1L74));


--VC1L13 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~404 at LC8_7_R2
--operation mode is normal

VC1L13 = (!VC1_internal_counter[27] & !VC1_internal_counter[25] & !VC1_internal_counter[24] & !VC1_internal_counter[26]) & CASCADE(VC1L17);


--PD1_internal_counter[4] is dual_processor:inst|timer2:the_timer2|internal_counter[4] at LC9_4_N2
--operation mode is counter

PD1_internal_counter[4]_lut_out = PD1_internal_counter[4] $ (PD1L67);
PD1_internal_counter[4]_sload_eqn = (PD1L2 & PD1_period_l_register[4]) # (!PD1L2 & PD1_internal_counter[4]_lut_out);
PD1_internal_counter[4] = DFFE(PD1_internal_counter[4]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L69 is dual_processor:inst|timer2:the_timer2|internal_counter[4]~1559 at LC9_4_N2
--operation mode is counter

PD1L69 = CARRY(!PD1L67 # !PD1_internal_counter[4]);


--PD1_internal_counter[5] is dual_processor:inst|timer2:the_timer2|internal_counter[5] at LC10_4_N2
--operation mode is counter

PD1_internal_counter[5]_lut_out = PD1_internal_counter[5] $ !PD1L69;
PD1_internal_counter[5]_sload_eqn = (PD1L2 & PD1_period_l_register[5]) # (!PD1L2 & PD1_internal_counter[5]_lut_out);
PD1_internal_counter[5] = DFFE(PD1_internal_counter[5]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L71 is dual_processor:inst|timer2:the_timer2|internal_counter[5]~1562 at LC10_4_N2
--operation mode is counter

PD1L71 = CARRY(PD1_internal_counter[5] & !PD1L69);


--PD1_internal_counter[6] is dual_processor:inst|timer2:the_timer2|internal_counter[6] at LC1_6_N2
--operation mode is counter

PD1_internal_counter[6]_lut_out = PD1_internal_counter[6] $ PD1L71;
PD1_internal_counter[6]_sload_eqn = (PD1L2 & PD1_period_l_register[6]) # (!PD1L2 & PD1_internal_counter[6]_lut_out);
PD1_internal_counter[6] = DFFE(PD1_internal_counter[6]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L73 is dual_processor:inst|timer2:the_timer2|internal_counter[6]~1565 at LC1_6_N2
--operation mode is counter

PD1L73 = CARRY(PD1_internal_counter[6] # !PD1L71);


--PD1_internal_counter[7] is dual_processor:inst|timer2:the_timer2|internal_counter[7] at LC2_6_N2
--operation mode is counter

PD1_internal_counter[7]_lut_out = PD1_internal_counter[7] $ (!PD1L73);
PD1_internal_counter[7]_sload_eqn = (PD1L2 & PD1_period_l_register[7]) # (!PD1L2 & PD1_internal_counter[7]_lut_out);
PD1_internal_counter[7] = DFFE(PD1_internal_counter[7]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L75 is dual_processor:inst|timer2:the_timer2|internal_counter[7]~1568 at LC2_6_N2
--operation mode is counter

PD1L75 = CARRY(!PD1_internal_counter[7] & (!PD1L73));


--PD1L12 is dual_processor:inst|timer2:the_timer2|counter_is_zero~397 at LC3_4_N2
--operation mode is normal

PD1L12 = PD1_internal_counter[4] & !PD1_internal_counter[6] & !PD1_internal_counter[7] & PD1_internal_counter[5];

--PD1L20 is dual_processor:inst|timer2:the_timer2|counter_is_zero~414 at LC3_4_N2
--operation mode is normal

PD1L20 = PD1_internal_counter[4] & !PD1_internal_counter[6] & !PD1_internal_counter[7] & PD1_internal_counter[5];


--PD1_internal_counter[0] is dual_processor:inst|timer2:the_timer2|internal_counter[0] at LC5_4_N2
--operation mode is counter

PD1_internal_counter[0]_lut_out = !PD1_internal_counter[0];
PD1_internal_counter[0]_sload_eqn = (PD1L2 & PD1_period_l_register[0]) # (!PD1L2 & PD1_internal_counter[0]_lut_out);
PD1_internal_counter[0] = DFFE(PD1_internal_counter[0]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L61 is dual_processor:inst|timer2:the_timer2|internal_counter[0]~1571 at LC5_4_N2
--operation mode is counter

PD1L61 = CARRY(!PD1_internal_counter[0]);


--PD1_internal_counter[1] is dual_processor:inst|timer2:the_timer2|internal_counter[1] at LC6_4_N2
--operation mode is counter

PD1_internal_counter[1]_lut_out = PD1_internal_counter[1] $ (!PD1L61);
PD1_internal_counter[1]_sload_eqn = (PD1L2 & PD1_period_l_register[1]) # (!PD1L2 & PD1_internal_counter[1]_lut_out);
PD1_internal_counter[1] = DFFE(PD1_internal_counter[1]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L63 is dual_processor:inst|timer2:the_timer2|internal_counter[1]~1574 at LC6_4_N2
--operation mode is counter

PD1L63 = CARRY(!PD1_internal_counter[1] & (!PD1L61));


--PD1_internal_counter[3] is dual_processor:inst|timer2:the_timer2|internal_counter[3] at LC8_4_N2
--operation mode is counter

PD1_internal_counter[3]_lut_out = PD1_internal_counter[3] $ !PD1L65;
PD1_internal_counter[3]_sload_eqn = (PD1L2 & PD1_period_l_register[3]) # (!PD1L2 & PD1_internal_counter[3]_lut_out);
PD1_internal_counter[3] = DFFE(PD1_internal_counter[3]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L67 is dual_processor:inst|timer2:the_timer2|internal_counter[3]~1577 at LC8_4_N2
--operation mode is counter

PD1L67 = CARRY(!PD1_internal_counter[3] & !PD1L65);


--PD1L16 is dual_processor:inst|timer2:the_timer2|counter_is_zero~406 at LC4_4_N2
--operation mode is normal

PD1L16 = (PD1_internal_counter[0] & !PD1_internal_counter[3] & !PD1_internal_counter[1] & !PD1_internal_counter[2]) & CASCADE(PD1L20);


--PD1_internal_counter[15] is dual_processor:inst|timer2:the_timer2|internal_counter[15] at LC10_6_N2
--operation mode is counter

PD1_internal_counter[15]_lut_out = PD1_internal_counter[15] $ (!PD1L89);
PD1_internal_counter[15]_sload_eqn = (PD1L2 & PD1_period_l_register[15]) # (!PD1L2 & PD1_internal_counter[15]_lut_out);
PD1_internal_counter[15] = DFFE(PD1_internal_counter[15]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L91 is dual_processor:inst|timer2:the_timer2|internal_counter[15]~1580 at LC10_6_N2
--operation mode is counter

PD1L91 = CARRY(PD1_internal_counter[15] & (!PD1L89));


--PD1_internal_counter[12] is dual_processor:inst|timer2:the_timer2|internal_counter[12] at LC7_6_N2
--operation mode is counter

PD1_internal_counter[12]_lut_out = PD1_internal_counter[12] $ (PD1L83);
PD1_internal_counter[12]_sload_eqn = (PD1L2 & PD1_period_l_register[12]) # (!PD1L2 & PD1_internal_counter[12]_lut_out);
PD1_internal_counter[12] = DFFE(PD1_internal_counter[12]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L85 is dual_processor:inst|timer2:the_timer2|internal_counter[12]~1583 at LC7_6_N2
--operation mode is counter

PD1L85 = CARRY(PD1_internal_counter[12] # !PD1L83);


--PD1_internal_counter[13] is dual_processor:inst|timer2:the_timer2|internal_counter[13] at LC8_6_N2
--operation mode is counter

PD1_internal_counter[13]_lut_out = PD1_internal_counter[13] $ (!PD1L85);
PD1_internal_counter[13]_sload_eqn = (PD1L2 & PD1_period_l_register[13]) # (!PD1L2 & PD1_internal_counter[13]_lut_out);
PD1_internal_counter[13] = DFFE(PD1_internal_counter[13]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L87 is dual_processor:inst|timer2:the_timer2|internal_counter[13]~1586 at LC8_6_N2
--operation mode is counter

PD1L87 = CARRY(!PD1_internal_counter[13] & (!PD1L85));


--PD1_internal_counter[14] is dual_processor:inst|timer2:the_timer2|internal_counter[14] at LC9_6_N2
--operation mode is counter

PD1_internal_counter[14]_lut_out = PD1_internal_counter[14] $ (PD1L87);
PD1_internal_counter[14]_sload_eqn = (PD1L2 & PD1_period_l_register[14]) # (!PD1L2 & PD1_internal_counter[14]_lut_out);
PD1_internal_counter[14] = DFFE(PD1_internal_counter[14]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L89 is dual_processor:inst|timer2:the_timer2|internal_counter[14]~1589 at LC9_6_N2
--operation mode is counter

PD1L89 = CARRY(PD1_internal_counter[14] # !PD1L87);


--PD1L13 is dual_processor:inst|timer2:the_timer2|counter_is_zero~399 at LC7_5_N2
--operation mode is normal

PD1L13 = PD1_internal_counter[15] & !PD1_internal_counter[13] & !PD1_internal_counter[14] & !PD1_internal_counter[12];

--PD1L21 is dual_processor:inst|timer2:the_timer2|counter_is_zero~415 at LC7_5_N2
--operation mode is normal

PD1L21 = PD1_internal_counter[15] & !PD1_internal_counter[13] & !PD1_internal_counter[14] & !PD1_internal_counter[12];


--PD1_internal_counter[9] is dual_processor:inst|timer2:the_timer2|internal_counter[9] at LC4_6_N2
--operation mode is counter

PD1_internal_counter[9]_lut_out = PD1_internal_counter[9] $ (!PD1L77);
PD1_internal_counter[9]_sload_eqn = (PD1L2 & PD1_period_l_register[9]) # (!PD1L2 & PD1_internal_counter[9]_lut_out);
PD1_internal_counter[9] = DFFE(PD1_internal_counter[9]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L79 is dual_processor:inst|timer2:the_timer2|internal_counter[9]~1592 at LC4_6_N2
--operation mode is counter

PD1L79 = CARRY(PD1_internal_counter[9] & (!PD1L77));


--PD1_internal_counter[8] is dual_processor:inst|timer2:the_timer2|internal_counter[8] at LC3_6_N2
--operation mode is counter

PD1_internal_counter[8]_lut_out = PD1_internal_counter[8] $ (PD1L75);
PD1_internal_counter[8]_sload_eqn = (PD1L2 & PD1_period_l_register[8]) # (!PD1L2 & PD1_internal_counter[8]_lut_out);
PD1_internal_counter[8] = DFFE(PD1_internal_counter[8]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L77 is dual_processor:inst|timer2:the_timer2|internal_counter[8]~1595 at LC3_6_N2
--operation mode is counter

PD1L77 = CARRY(PD1_internal_counter[8] # !PD1L75);


--PD1_internal_counter[10] is dual_processor:inst|timer2:the_timer2|internal_counter[10] at LC5_6_N2
--operation mode is counter

PD1_internal_counter[10]_lut_out = PD1_internal_counter[10] $ (PD1L79);
PD1_internal_counter[10]_sload_eqn = (PD1L2 & PD1_period_l_register[10]) # (!PD1L2 & PD1_internal_counter[10]_lut_out);
PD1_internal_counter[10] = DFFE(PD1_internal_counter[10]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L81 is dual_processor:inst|timer2:the_timer2|internal_counter[10]~1598 at LC5_6_N2
--operation mode is counter

PD1L81 = CARRY(PD1_internal_counter[10] # !PD1L79);


--PD1_internal_counter[11] is dual_processor:inst|timer2:the_timer2|internal_counter[11] at LC6_6_N2
--operation mode is counter

PD1_internal_counter[11]_lut_out = PD1_internal_counter[11] $ (!PD1L81);
PD1_internal_counter[11]_sload_eqn = (PD1L2 & PD1_period_l_register[11]) # (!PD1L2 & PD1_internal_counter[11]_lut_out);
PD1_internal_counter[11] = DFFE(PD1_internal_counter[11]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L83 is dual_processor:inst|timer2:the_timer2|internal_counter[11]~1601 at LC6_6_N2
--operation mode is counter

PD1L83 = CARRY(!PD1_internal_counter[11] & (!PD1L81));


--PD1L17 is dual_processor:inst|timer2:the_timer2|counter_is_zero~407 at LC8_5_N2
--operation mode is normal

PD1L17 = (!PD1_internal_counter[11] & PD1_internal_counter[9] & !PD1_internal_counter[10] & !PD1_internal_counter[8]) & CASCADE(PD1L21);


--PD1_internal_counter[20] is dual_processor:inst|timer2:the_timer2|internal_counter[20] at LC5_8_N2
--operation mode is counter

PD1_internal_counter[20]_lut_out = PD1_internal_counter[20] $ (PD1L99);
PD1_internal_counter[20]_sload_eqn = (PD1L2 & PD1_period_h_register[4]) # (!PD1L2 & PD1_internal_counter[20]_lut_out);
PD1_internal_counter[20] = DFFE(PD1_internal_counter[20]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L101 is dual_processor:inst|timer2:the_timer2|internal_counter[20]~1604 at LC5_8_N2
--operation mode is counter

PD1L101 = CARRY(PD1_internal_counter[20] # !PD1L99);


--PD1_internal_counter[21] is dual_processor:inst|timer2:the_timer2|internal_counter[21] at LC6_8_N2
--operation mode is counter

PD1_internal_counter[21]_lut_out = PD1_internal_counter[21] $ (!PD1L101);
PD1_internal_counter[21]_sload_eqn = (PD1L2 & PD1_period_h_register[5]) # (!PD1L2 & PD1_internal_counter[21]_lut_out);
PD1_internal_counter[21] = DFFE(PD1_internal_counter[21]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L103 is dual_processor:inst|timer2:the_timer2|internal_counter[21]~1607 at LC6_8_N2
--operation mode is counter

PD1L103 = CARRY(!PD1_internal_counter[21] & (!PD1L101));


--PD1_internal_counter[22] is dual_processor:inst|timer2:the_timer2|internal_counter[22] at LC7_8_N2
--operation mode is counter

PD1_internal_counter[22]_lut_out = PD1_internal_counter[22] $ PD1L103;
PD1_internal_counter[22]_sload_eqn = (PD1L2 & PD1_period_h_register[6]) # (!PD1L2 & PD1_internal_counter[22]_lut_out);
PD1_internal_counter[22] = DFFE(PD1_internal_counter[22]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L105 is dual_processor:inst|timer2:the_timer2|internal_counter[22]~1610 at LC7_8_N2
--operation mode is counter

PD1L105 = CARRY(PD1_internal_counter[22] # !PD1L103);


--PD1_internal_counter[23] is dual_processor:inst|timer2:the_timer2|internal_counter[23] at LC8_8_N2
--operation mode is counter

PD1_internal_counter[23]_lut_out = PD1_internal_counter[23] $ !PD1L105;
PD1_internal_counter[23]_sload_eqn = (PD1L2 & PD1_period_h_register[7]) # (!PD1L2 & PD1_internal_counter[23]_lut_out);
PD1_internal_counter[23] = DFFE(PD1_internal_counter[23]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L107 is dual_processor:inst|timer2:the_timer2|internal_counter[23]~1613 at LC8_8_N2
--operation mode is counter

PD1L107 = CARRY(!PD1_internal_counter[23] & !PD1L105);


--PD1L14 is dual_processor:inst|timer2:the_timer2|counter_is_zero~401 at LC4_7_N2
--operation mode is normal

PD1L14 = !PD1_internal_counter[23] & !PD1_internal_counter[20] & !PD1_internal_counter[22] & !PD1_internal_counter[21];

--PD1L22 is dual_processor:inst|timer2:the_timer2|counter_is_zero~416 at LC4_7_N2
--operation mode is normal

PD1L22 = !PD1_internal_counter[23] & !PD1_internal_counter[20] & !PD1_internal_counter[22] & !PD1_internal_counter[21];


--PD1_internal_counter[16] is dual_processor:inst|timer2:the_timer2|internal_counter[16] at LC1_8_N2
--operation mode is counter

PD1_internal_counter[16]_lut_out = PD1_internal_counter[16] $ (PD1L91);
PD1_internal_counter[16]_sload_eqn = (PD1L2 & PD1_period_h_register[0]) # (!PD1L2 & PD1_internal_counter[16]_lut_out);
PD1_internal_counter[16] = DFFE(PD1_internal_counter[16]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L93 is dual_processor:inst|timer2:the_timer2|internal_counter[16]~1616 at LC1_8_N2
--operation mode is counter

PD1L93 = CARRY(PD1_internal_counter[16] # !PD1L91);


--PD1_internal_counter[17] is dual_processor:inst|timer2:the_timer2|internal_counter[17] at LC2_8_N2
--operation mode is counter

PD1_internal_counter[17]_lut_out = PD1_internal_counter[17] $ (!PD1L93);
PD1_internal_counter[17]_sload_eqn = (PD1L2 & PD1_period_h_register[1]) # (!PD1L2 & PD1_internal_counter[17]_lut_out);
PD1_internal_counter[17] = DFFE(PD1_internal_counter[17]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L95 is dual_processor:inst|timer2:the_timer2|internal_counter[17]~1619 at LC2_8_N2
--operation mode is counter

PD1L95 = CARRY(!PD1_internal_counter[17] & (!PD1L93));


--PD1_internal_counter[19] is dual_processor:inst|timer2:the_timer2|internal_counter[19] at LC4_8_N2
--operation mode is counter

PD1_internal_counter[19]_lut_out = PD1_internal_counter[19] $ !PD1L97;
PD1_internal_counter[19]_sload_eqn = (PD1L2 & PD1_period_h_register[3]) # (!PD1L2 & PD1_internal_counter[19]_lut_out);
PD1_internal_counter[19] = DFFE(PD1_internal_counter[19]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L99 is dual_processor:inst|timer2:the_timer2|internal_counter[19]~1622 at LC4_8_N2
--operation mode is counter

PD1L99 = CARRY(!PD1_internal_counter[19] & !PD1L97);


--PD1L18 is dual_processor:inst|timer2:the_timer2|counter_is_zero~408 at LC5_7_N2
--operation mode is normal

PD1L18 = (!PD1_internal_counter[19] & !PD1_internal_counter[16] & !PD1_internal_counter[17] & !PD1_internal_counter[18]) & CASCADE(PD1L22);


--PD1_internal_counter[28] is dual_processor:inst|timer2:the_timer2|internal_counter[28] at LC3_10_N2
--operation mode is counter

PD1_internal_counter[28]_lut_out = PD1_internal_counter[28] $ PD1L115;
PD1_internal_counter[28]_sload_eqn = (PD1L2 & PD1_period_h_register[12]) # (!PD1L2 & PD1_internal_counter[28]_lut_out);
PD1_internal_counter[28] = DFFE(PD1_internal_counter[28]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L117 is dual_processor:inst|timer2:the_timer2|internal_counter[28]~1625 at LC3_10_N2
--operation mode is counter

PD1L117 = CARRY(PD1_internal_counter[28] # !PD1L115);


--PD1_internal_counter[29] is dual_processor:inst|timer2:the_timer2|internal_counter[29] at LC4_10_N2
--operation mode is counter

PD1_internal_counter[29]_lut_out = PD1_internal_counter[29] $ (!PD1L117);
PD1_internal_counter[29]_sload_eqn = (PD1L2 & PD1_period_h_register[13]) # (!PD1L2 & PD1_internal_counter[29]_lut_out);
PD1_internal_counter[29] = DFFE(PD1_internal_counter[29]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L119 is dual_processor:inst|timer2:the_timer2|internal_counter[29]~1628 at LC4_10_N2
--operation mode is counter

PD1L119 = CARRY(!PD1_internal_counter[29] & (!PD1L117));


--PD1_internal_counter[30] is dual_processor:inst|timer2:the_timer2|internal_counter[30] at LC5_10_N2
--operation mode is counter

PD1_internal_counter[30]_lut_out = PD1_internal_counter[30] $ PD1L119;
PD1_internal_counter[30]_sload_eqn = (PD1L2 & PD1_period_h_register[14]) # (!PD1L2 & PD1_internal_counter[30]_lut_out);
PD1_internal_counter[30] = DFFE(PD1_internal_counter[30]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L121 is dual_processor:inst|timer2:the_timer2|internal_counter[30]~1631 at LC5_10_N2
--operation mode is counter

PD1L121 = CARRY(PD1_internal_counter[30] # !PD1L119);


--PD1_internal_counter[31] is dual_processor:inst|timer2:the_timer2|internal_counter[31] at LC6_10_N2
--operation mode is normal

PD1_internal_counter[31]_lut_out = PD1_internal_counter[31] $ (!PD1L121);
PD1_internal_counter[31]_sload_eqn = (PD1L2 & PD1_period_h_register[15]) # (!PD1L2 & PD1_internal_counter[31]_lut_out);
PD1_internal_counter[31] = DFFE(PD1_internal_counter[31]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);


--PD1L15 is dual_processor:inst|timer2:the_timer2|counter_is_zero~403 at LC7_10_N2
--operation mode is normal

PD1L15 = !PD1_internal_counter[31] & !PD1_internal_counter[28] & !PD1_internal_counter[29] & !PD1_internal_counter[30];

--PD1L23 is dual_processor:inst|timer2:the_timer2|counter_is_zero~417 at LC7_10_N2
--operation mode is normal

PD1L23 = !PD1_internal_counter[31] & !PD1_internal_counter[28] & !PD1_internal_counter[29] & !PD1_internal_counter[30];


--PD1_internal_counter[24] is dual_processor:inst|timer2:the_timer2|internal_counter[24] at LC9_8_N2
--operation mode is counter

PD1_internal_counter[24]_lut_out = PD1_internal_counter[24] $ PD1L107;
PD1_internal_counter[24]_sload_eqn = (PD1L2 & PD1_period_h_register[8]) # (!PD1L2 & PD1_internal_counter[24]_lut_out);
PD1_internal_counter[24] = DFFE(PD1_internal_counter[24]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L109 is dual_processor:inst|timer2:the_timer2|internal_counter[24]~1637 at LC9_8_N2
--operation mode is counter

PD1L109 = CARRY(PD1_internal_counter[24] # !PD1L107);


--PD1_internal_counter[25] is dual_processor:inst|timer2:the_timer2|internal_counter[25] at LC10_8_N2
--operation mode is counter

PD1_internal_counter[25]_lut_out = PD1_internal_counter[25] $ !PD1L109;
PD1_internal_counter[25]_sload_eqn = (PD1L2 & PD1_period_h_register[9]) # (!PD1L2 & PD1_internal_counter[25]_lut_out);
PD1_internal_counter[25] = DFFE(PD1_internal_counter[25]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L111 is dual_processor:inst|timer2:the_timer2|internal_counter[25]~1640 at LC10_8_N2
--operation mode is counter

PD1L111 = CARRY(!PD1_internal_counter[25] & !PD1L109);


--PD1_internal_counter[26] is dual_processor:inst|timer2:the_timer2|internal_counter[26] at LC1_10_N2
--operation mode is counter

PD1_internal_counter[26]_lut_out = PD1_internal_counter[26] $ PD1L111;
PD1_internal_counter[26]_sload_eqn = (PD1L2 & PD1_period_h_register[10]) # (!PD1L2 & PD1_internal_counter[26]_lut_out);
PD1_internal_counter[26] = DFFE(PD1_internal_counter[26]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L113 is dual_processor:inst|timer2:the_timer2|internal_counter[26]~1643 at LC1_10_N2
--operation mode is counter

PD1L113 = CARRY(PD1_internal_counter[26] # !PD1L111);


--PD1_internal_counter[27] is dual_processor:inst|timer2:the_timer2|internal_counter[27] at LC2_10_N2
--operation mode is counter

PD1_internal_counter[27]_lut_out = PD1_internal_counter[27] $ (!PD1L113);
PD1_internal_counter[27]_sload_eqn = (PD1L2 & PD1_period_h_register[11]) # (!PD1L2 & PD1_internal_counter[27]_lut_out);
PD1_internal_counter[27] = DFFE(PD1_internal_counter[27]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L1);

--PD1L115 is dual_processor:inst|timer2:the_timer2|internal_counter[27]~1646 at LC2_10_N2
--operation mode is counter

PD1L115 = CARRY(!PD1_internal_counter[27] & (!PD1L113));


--PD1L19 is dual_processor:inst|timer2:the_timer2|counter_is_zero~409 at LC8_10_N2
--operation mode is normal

PD1L19 = (!PD1_internal_counter[25] & !PD1_internal_counter[26] & !PD1_internal_counter[27] & !PD1_internal_counter[24]) & CASCADE(PD1L23);


--N1_internal_counter[14] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[14] at LC8_6_F1
--operation mode is counter

N1_internal_counter[14]_lut_out = N1_internal_counter[14] $ N1L46;
N1_internal_counter[14]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[14]_lut_out);
N1_internal_counter[14] = DFFE(N1_internal_counter[14]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L48 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[14]~1313 at LC8_6_F1
--operation mode is counter

N1L48 = CARRY(!N1L46 # !N1_internal_counter[14]);


--N1_internal_counter[12] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[12] at LC6_6_F1
--operation mode is counter

N1_internal_counter[12]_lut_out = N1_internal_counter[12] $ N1L42;
N1_internal_counter[12]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[12]_lut_out);
N1_internal_counter[12] = DFFE(N1_internal_counter[12]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L44 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[12]~1316 at LC6_6_F1
--operation mode is counter

N1L44 = CARRY(N1_internal_counter[12] # !N1L42);


--N1_internal_counter[13] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[13] at LC7_6_F1
--operation mode is counter

N1_internal_counter[13]_lut_out = N1_internal_counter[13] $ !N1L44;
N1_internal_counter[13]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[13]_lut_out);
N1_internal_counter[13] = DFFE(N1_internal_counter[13]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L46 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[13]~1319 at LC7_6_F1
--operation mode is counter

N1L46 = CARRY(!N1_internal_counter[13] & !N1L44);


--N1_internal_counter[15] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[15] at LC9_6_F1
--operation mode is counter

N1_internal_counter[15]_lut_out = N1_internal_counter[15] $ (!N1L48);
N1_internal_counter[15]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[15]_lut_out);
N1_internal_counter[15] = DFFE(N1_internal_counter[15]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L50 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[15]~1322 at LC9_6_F1
--operation mode is counter

N1L50 = CARRY(!N1_internal_counter[15] & (!N1L48));


--N1L10 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~282 at LC7_7_F1
--operation mode is normal

N1L10 = !N1_internal_counter[13] & !N1_internal_counter[15] & N1_internal_counter[14] & !N1_internal_counter[12];

--N1L14 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~291 at LC7_7_F1
--operation mode is normal

N1L14 = !N1_internal_counter[13] & !N1_internal_counter[15] & N1_internal_counter[14] & !N1_internal_counter[12];


--N1_internal_counter[8] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[8] at LC2_6_F1
--operation mode is counter

N1_internal_counter[8]_lut_out = N1_internal_counter[8] $ (N1L34);
N1_internal_counter[8]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[8]_lut_out);
N1_internal_counter[8] = DFFE(N1_internal_counter[8]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L36 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[8]~1325 at LC2_6_F1
--operation mode is counter

N1L36 = CARRY(!N1L34 # !N1_internal_counter[8]);


--N1_internal_counter[11] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[11] at LC5_6_F1
--operation mode is counter

N1_internal_counter[11]_lut_out = N1_internal_counter[11] $ !N1L40;
N1_internal_counter[11]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[11]_lut_out);
N1_internal_counter[11] = DFFE(N1_internal_counter[11]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L42 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[11]~1328 at LC5_6_F1
--operation mode is counter

N1L42 = CARRY(N1_internal_counter[11] & !N1L40);


--N1_internal_counter[9] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[9] at LC3_6_F1
--operation mode is counter

N1_internal_counter[9]_lut_out = N1_internal_counter[9] $ !N1L36;
N1_internal_counter[9]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[9]_lut_out);
N1_internal_counter[9] = DFFE(N1_internal_counter[9]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L38 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[9]~1331 at LC3_6_F1
--operation mode is counter

N1L38 = CARRY(!N1_internal_counter[9] & !N1L36);


--N1_internal_counter[10] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[10] at LC4_6_F1
--operation mode is counter

N1_internal_counter[10]_lut_out = N1_internal_counter[10] $ N1L38;
N1_internal_counter[10]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[10]_lut_out);
N1_internal_counter[10] = DFFE(N1_internal_counter[10]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L40 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[10]~1334 at LC4_6_F1
--operation mode is counter

N1L40 = CARRY(N1_internal_counter[10] # !N1L38);


--N1L12 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~287 at LC8_7_F1
--operation mode is normal

N1L12 = (!N1_internal_counter[9] & N1_internal_counter[8] & !N1_internal_counter[10] & N1_internal_counter[11]) & CASCADE(N1L14);


--N1_internal_counter[20] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[20] at LC4_8_F1
--operation mode is counter

N1_internal_counter[20]_lut_out = N1_internal_counter[20] $ N1L58;
N1_internal_counter[20]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[20]_lut_out);
N1_internal_counter[20] = DFFE(N1_internal_counter[20]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L60 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[20]~1337 at LC4_8_F1
--operation mode is counter

N1L60 = CARRY(!N1L58 # !N1_internal_counter[20]);


--N1_internal_counter[21] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[21] at LC5_8_F1
--operation mode is counter

N1_internal_counter[21]_lut_out = N1_internal_counter[21] $ (!N1L60);
N1_internal_counter[21]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[21]_lut_out);
N1_internal_counter[21] = DFFE(N1_internal_counter[21]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L62 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[21]~1340 at LC5_8_F1
--operation mode is counter

N1L62 = CARRY(N1_internal_counter[21] & (!N1L60));


--N1_internal_counter[22] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[22] at LC6_8_F1
--operation mode is counter

N1_internal_counter[22]_lut_out = N1_internal_counter[22] $ (N1L62);
N1_internal_counter[22]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[22]_lut_out);
N1_internal_counter[22] = DFFE(N1_internal_counter[22]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L64 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[22]~1343 at LC6_8_F1
--operation mode is counter

N1L64 = CARRY(!N1L62 # !N1_internal_counter[22]);


--N1_internal_counter[23] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[23] at LC7_8_F1
--operation mode is normal

N1_internal_counter[23]_lut_out = N1L64 $ !N1_internal_counter[23];
N1_internal_counter[23]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[23]_lut_out);
N1_internal_counter[23] = DFFE(N1_internal_counter[23]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);


--N1L11 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~284 at LC9_8_F1
--operation mode is normal

N1L11 = N1_internal_counter[21] & N1_internal_counter[23] & N1_internal_counter[22] & N1_internal_counter[20];

--N1L15 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~292 at LC9_8_F1
--operation mode is normal

N1L15 = N1_internal_counter[21] & N1_internal_counter[23] & N1_internal_counter[22] & N1_internal_counter[20];


--N1_internal_counter[17] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[17] at LC1_8_F1
--operation mode is counter

N1_internal_counter[17]_lut_out = N1_internal_counter[17] $ !N1L52;
N1_internal_counter[17]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[17]_lut_out);
N1_internal_counter[17] = DFFE(N1_internal_counter[17]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L54 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[17]~1349 at LC1_8_F1
--operation mode is counter

N1L54 = CARRY(N1_internal_counter[17] & !N1L52);


--N1_internal_counter[18] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[18] at LC2_8_F1
--operation mode is counter

N1_internal_counter[18]_lut_out = N1_internal_counter[18] $ N1L54;
N1_internal_counter[18]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[18]_lut_out);
N1_internal_counter[18] = DFFE(N1_internal_counter[18]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L56 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[18]~1352 at LC2_8_F1
--operation mode is counter

N1L56 = CARRY(!N1L54 # !N1_internal_counter[18]);


--N1_internal_counter[19] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[19] at LC3_8_F1
--operation mode is counter

N1_internal_counter[19]_lut_out = N1_internal_counter[19] $ (!N1L56);
N1_internal_counter[19]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[19]_lut_out);
N1_internal_counter[19] = DFFE(N1_internal_counter[19]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L58 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[19]~1355 at LC3_8_F1
--operation mode is counter

N1L58 = CARRY(N1_internal_counter[19] & (!N1L56));


--N1_internal_counter[16] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[16] at LC10_6_F1
--operation mode is counter

N1_internal_counter[16]_lut_out = N1_internal_counter[16] $ N1L50;
N1_internal_counter[16]_sload_eqn = (N1L2 & ~GND) # (!N1L2 & N1_internal_counter[16]_lut_out);
N1_internal_counter[16] = DFFE(N1_internal_counter[16]_sload_eqn, GLOBAL(clk), GLOBAL(H1_data_out), , N1L1);

--N1L52 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[16]~1358 at LC10_6_F1
--operation mode is counter

N1L52 = CARRY(N1_internal_counter[16] # !N1L50);


--N1L13 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~288 at LC10_8_F1
--operation mode is normal

N1L13 = (N1_internal_counter[19] & N1_internal_counter[18] & !N1_internal_counter[16] & N1_internal_counter[17]) & CASCADE(N1L15);


--N1L4 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|control_register~81 at LC5_16_V1
--operation mode is normal

N1L4 = KD1L2 & VD1L3 & P1L1 # !N1_control_register;

--N1L6 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|control_register~86 at LC5_16_V1
--operation mode is normal

N1L6 = KD1L2 & VD1L3 & P1L1 # !N1_control_register;


--N1L5 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|control_register~84 at LC6_16_V1
--operation mode is normal

N1L5 = (!P1L1 # !VD1L3 # !XJ1_op_a[0] # !KD1L2) & CASCADE(N1L6);


--TB1_d1_data_in[8] is dual_processor:inst|control_int:the_control_int|d1_data_in[8] at LC10_10_M1
--operation mode is normal

TB1_d1_data_in[8]_lut_out = RB1_data_out[5];
TB1_d1_data_in[8] = DFFE(TB1_d1_data_in[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_d2_data_in[8] is dual_processor:inst|control_int:the_control_int|d2_data_in[8] at LC2_10_M1
--operation mode is normal

TB1_d2_data_in[8]_lut_out = TB1_d1_data_in[8];
TB1_d2_data_in[8] = DFFE(TB1_d2_data_in[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_d1_data_in[6] is dual_processor:inst|control_int:the_control_int|d1_data_in[6] at LC7_6_M1
--operation mode is normal

TB1_d1_data_in[6]_lut_out = RB1_data_out[4];
TB1_d1_data_in[6] = DFFE(TB1_d1_data_in[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_d2_data_in[6] is dual_processor:inst|control_int:the_control_int|d2_data_in[6] at LC3_6_M1
--operation mode is normal

TB1_d2_data_in[6]_lut_out = TB1_d1_data_in[6];
TB1_d2_data_in[6] = DFFE(TB1_d2_data_in[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_d1_data_in[3] is dual_processor:inst|control_int:the_control_int|d1_data_in[3] at LC6_14_M1
--operation mode is normal

TB1_d1_data_in[3]_lut_out = SK2_dffs[0];
TB1_d1_data_in[3] = DFFE(TB1_d1_data_in[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_d2_data_in[3] is dual_processor:inst|control_int:the_control_int|d2_data_in[3] at LC5_15_M1
--operation mode is normal

TB1_d2_data_in[3]_lut_out = TB1_d1_data_in[3];
TB1_d2_data_in[3] = DFFE(TB1_d2_data_in[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_d1_data_in[4] is dual_processor:inst|control_int:the_control_int|d1_data_in[4] at LC10_14_M1
--operation mode is normal

TB1_d1_data_in[4]_lut_out = RB1_data_out[3];
TB1_d1_data_in[4] = DFFE(TB1_d1_data_in[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_d2_data_in[4] is dual_processor:inst|control_int:the_control_int|d2_data_in[4] at LC10_15_M1
--operation mode is normal

TB1_d2_data_in[4]_lut_out = TB1_d1_data_in[4];
TB1_d2_data_in[4] = DFFE(TB1_d2_data_in[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_d1_data_in[5] is dual_processor:inst|control_int:the_control_int|d1_data_in[5] at LC7_14_M1
--operation mode is normal

TB1_d1_data_in[5]_lut_out = SK3_dffs[0];
TB1_d1_data_in[5] = DFFE(TB1_d1_data_in[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TB1_d2_data_in[5] is dual_processor:inst|control_int:the_control_int|d2_data_in[5] at LC5_14_M1
--operation mode is normal

TB1_d2_data_in[5]_lut_out = TB1_d1_data_in[5];
TB1_d2_data_in[5] = DFFE(TB1_d2_data_in[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~89 at LC3_15_U1
--operation mode is arithmetic

KH1L8 = KH1_d1_irqnumber[1] & !DJ1_IPRI_out_pre_mask[1] & KH1L11 # !KH1_d1_irqnumber[1] & (KH1L11 # !DJ1_IPRI_out_pre_mask[1]);

--KH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~91 at LC3_15_U1
--operation mode is arithmetic

KH1L9 = CARRY(KH1_d1_irqnumber[1] & (DJ1_IPRI_out_pre_mask[1] # !KH1L11) # !KH1_d1_irqnumber[1] & DJ1_IPRI_out_pre_mask[1] & !KH1L11);


--VB1_shift_reg[8] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[8] at LC4_11_Z2
--operation mode is normal

VB1_shift_reg[8]_lut_out = VB1L175 & VB1_shift_reg[7] # !VB1L175 & (VB1L184);
VB1_shift_reg[8] = DFFE(VB1_shift_reg[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_tx_holding_reg[9] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[9] at LC4_10_Z2
--operation mode is normal

VB1_tx_holding_reg[9]_lut_out = XJ1_op_a[9];
VB1_tx_holding_reg[9] = DFFE(VB1_tx_holding_reg[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1L181 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3997 at LC5_10_Z2
--operation mode is normal

VB1L181 = VB1_transmitting & (VB1_shift_reg[9]) # !VB1_transmitting & (VB1_tx_holding_primed & VB1_tx_holding_reg[9] # !VB1_tx_holding_primed & (VB1_shift_reg[9]));


--DL24_aeb_out is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC3_7_F2
--operation mode is normal

DL24_aeb_out = !AL1_sload_path[9] & (!AL1_sload_path[8]);


--DL7_aeb_out is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC2_7_F2
--operation mode is normal

DL7_aeb_out = AL1_sload_path[3] & !AL1_sload_path[0] & AL1_sload_path[2] & AL1_sload_path[1];


--DL8_aeb_out is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out at LC8_7_F2
--operation mode is normal

DL8_aeb_out = AL1_sload_path[5] & !AL1_sload_path[7] & AL1_sload_path[4] & !AL1_sload_path[6];


--AL1_sload_path[8] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_6_F2
--operation mode is counter

AL1_sload_path[8]_lut_out = AL1_sload_path[8] $ !AL1L17;
AL1_sload_path[8]_reg_input = !AL1_pre_sclr & AL1_sload_path[8]_lut_out;
AL1_sload_path[8] = DFFE(AL1_sload_path[8]_reg_input, GLOBAL(clk), , , );

--AL1L19 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_6_F2
--operation mode is counter

AL1L19 = CARRY(AL1_sload_path[8] & !AL1L17);


--AL1_pre_sclr is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr at LC1_7_F2
--operation mode is normal

AL1_pre_sclr = QC1_data_out[0] # DL23_aeb_out;


--BJ1L85 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[28]~10682 at LC5_10_Q1
--operation mode is normal

BJ1L85 = FJ1L14 & (!HJ1_true_regA[22]) # !FJ1L14 & !HJ1_true_regA[26] # !FJ1L13;

--BJ1L87 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[28]~10780 at LC5_10_Q1
--operation mode is normal

BJ1L87 = FJ1L14 & (!HJ1_true_regA[22]) # !FJ1L14 & !HJ1_true_regA[26] # !FJ1L13;


--BJ1L86 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[28]~10716 at LC6_10_Q1
--operation mode is normal

BJ1L86 = (FJ1L13 # FJ1L14 & !HJ1_true_regA[24] # !FJ1L14 & (!HJ1_true_regA[28])) & CASCADE(BJ1L87);


--BC1L360 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[28]~15242 at LC3_5_L1
--operation mode is normal

BC1L360 = KE8_q[4] & (KE1_q[4] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !KE8_q[4] & !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (KE1_q[4] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--G1L57Q is prince_tie_bar_counter:inst73|data_output[28]~reg0 at LC1_6_L1
--operation mode is normal

G1L57Q_lut_out = AL10_pre_out[4];
G1L57Q = DFFE(G1L57Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L361 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[28]~15243 at LC8_5_L1
--operation mode is normal

BC1L361 = BC1L360 & (G1L57Q # !CD1_chipselect_to_the_pv_unit2);


--KE10_q[4] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC7_1_A1
KE10_q[4]_data_in = CB1L71;
KE10_q[4]_write_enable = CB1L42;
KE10_q[4]_clock_0 = GLOBAL(clk);
KE10_q[4]_clock_1 = GLOBAL(clk);
KE10_q[4]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[4]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[4] = MEMORY_SEGMENT(KE10_q[4]_data_in, KE10_q[4]_write_enable, KE10_q[4]_clock_0, KE10_q[4]_clock_1, , , , , VCC, KE10_q[4]_write_address, KE10_q[4]_read_address);


--BC1L362 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[28]~15244 at LC7_15_F1
--operation mode is normal

BC1L362 = DC1_enet_nios_data_master_requests_SRAM1_avalonS & DC1_incoming_ext_ram_bus_data[28] & (KE10_q[4] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE10_q[4] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--E1L1840Q is position_velocity_interface_unit:inst18|data_output[28]~reg0 at LC8_15_F1
--operation mode is normal

E1L1840Q_lut_out = E1L1782 & (E1L868) # !E1L1782 & (E1L1840Q);
E1L1840Q = DFFE(E1L1840Q_lut_out, GLOBAL(clk), , , );


--BC1L363 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[28]~15246 at LC2_15_F1
--operation mode is normal

BC1L363 = BC1L364 & BC1L362 & (E1L1840Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[28] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[28] at LC8_8_O1
--operation mode is normal

BC1_enet_nios_data_master_readdata[28] = BC1L361 & BC1L329 & BC1L363 & BC1L245;


--MJ29L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F28|the_apex20k_lcell~COMBOUT at LC6_7_O1
--operation mode is normal

MJ29L3 = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[28] # !JH1_p3_do_custom_instruction);

--MJ29_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F28|cascout at LC6_7_O1
--operation mode is normal

MJ29_cascout = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[28] # !JH1_p3_do_custom_instruction);


--KE15_q[28] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[28] at EC4_1_X1
KE15_q[28]_data_in = HJ1L38;
KE15_q[28]_write_enable = PH1L6;
KE15_q[28]_clock_0 = GLOBAL(clk);
KE15_q[28]_clock_1 = GLOBAL(clk);
KE15_q[28]_clock_enable_1 = GH1L8;
KE15_q[28]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[28]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[28] = MEMORY_SEGMENT(KE15_q[28]_data_in, KE15_q[28]_write_enable, KE15_q[28]_clock_0, KE15_q[28]_clock_1, , , , KE15_q[28]_clock_enable_1, VCC, KE15_q[28]_write_address, KE15_q[28]_read_address);


--VC1_readdata[4] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[4] at LC4_2_R1
--operation mode is normal

VC1_readdata[4]_lut_out = VD1L6 & (VC1_period_h_register[4] & VD1L1 # !VC1_period_l_register[4]) # !VD1L6 & (VC1_period_h_register[4] & VD1L1);
VC1_readdata[4] = DFFE(VC1_readdata[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PB1_readdata[4] is dual_processor:inst|button_pio:the_button_pio|readdata[4] at LC10_11_X1
--operation mode is normal

PB1_readdata[4]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[4] & !TJ1_dc_address[2] & !TJ1_dc_address[3];
PB1_readdata[4] = DFFE(PB1_readdata[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L137 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~15247 at LC2_1_X1
--operation mode is normal

BC1L137 = VC1_readdata[4] & (PB1_readdata[4] # BC1L423) # !VC1_readdata[4] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (PB1_readdata[4] # BC1L423);

--BC1L140 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~15502 at LC2_1_X1
--operation mode is normal

BC1L140 = VC1_readdata[4] & (PB1_readdata[4] # BC1L423) # !VC1_readdata[4] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (PB1_readdata[4] # BC1L423);


--JK1_readdata[4] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[4] at LC4_9_C2
--operation mode is normal

JK1_readdata[4]_lut_out = !JK1L40;
JK1_readdata[4] = DFFE(JK1_readdata[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--NC1_readdata[4] is dual_processor:inst|misc_ins:the_misc_ins|readdata[4] at LC8_11_X1
--operation mode is normal

NC1_readdata[4]_lut_out = !TJ1_dc_address[3] & (!DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[3] & !TJ1_dc_address[2]);
NC1_readdata[4] = DFFE(NC1_readdata[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L138 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~15396 at LC3_1_X1
--operation mode is normal

BC1L138 = (NC1_readdata[4] & (JK1_readdata[4] # !UD1_enet_nios_data_master_qualified_request_uart2_s1) # !NC1_readdata[4] & BC1L422 & (JK1_readdata[4] # !UD1_enet_nios_data_master_qualified_request_uart2_s1)) & CASCADE(BC1L140);


--EC1_d1_data_in[4] is dual_processor:inst|ls_int_input:the_ls_int_input|d1_data_in[4] at LC3_12_V1
--operation mode is normal

EC1_d1_data_in[4]_lut_out = SK8_dffs[0];
EC1_d1_data_in[4] = DFFE(EC1_d1_data_in[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EC1_d2_data_in[4] is dual_processor:inst|ls_int_input:the_ls_int_input|d2_data_in[4] at LC9_13_V1
--operation mode is normal

EC1_d2_data_in[4]_lut_out = EC1_d1_data_in[4];
EC1_d2_data_in[4] = DFFE(EC1_d2_data_in[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--E1_LS_CAM_LATCH_DATA_INPUT[4] is position_velocity_interface_unit:inst18|LS_CAM_LATCH_DATA_INPUT[4] at LC3_11_V1
--operation mode is normal

E1_LS_CAM_LATCH_DATA_INPUT[4]_lut_out = RK3_matchout_node[4] & (!D1_UP_DN_INTERNAL) # !RK3_matchout_node[4] & E1_LS_CAM_LATCH_DATA_INPUT[4];
E1_LS_CAM_LATCH_DATA_INPUT[4] = DFFE(E1_LS_CAM_LATCH_DATA_INPUT[4]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--AL7_pre_out[3] is prince_tie_bar_counter:inst73|up_down_counter:counter1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_13_M1
--operation mode is counter

AL7_pre_out[3]_lut_out = AL7_pre_out[3] $ AL7_the_carries[3];
AL7_pre_out[3]_sload_eqn = (!FL2_X4_INTERNAL & AL7_pre_out[3]) # (FL2_X4_INTERNAL & AL7_pre_out[3]_lut_out);
AL7_pre_out[3]_reg_input = AL7_pre_out[3]_sload_eqn & !QC1_data_out[0];
AL7_pre_out[3] = DFFE(AL7_pre_out[3]_reg_input, GLOBAL(clk), , , );

--AL7_the_carries[4] is prince_tie_bar_counter:inst73|up_down_counter:counter1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_13_M1
--operation mode is counter

AL7_the_carries[4] = CARRY(FL2_UP_DN_INTERNAL $ !AL7_pre_out[3] # !AL7_the_carries[3]);


--VB1_spi_slave_select_holding_reg[4] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[4] at LC2_1_V2
--operation mode is normal

VB1_spi_slave_select_holding_reg[4]_lut_out = XJ1_op_a[4];
VB1_spi_slave_select_holding_reg[4] = DFFE(VB1_spi_slave_select_holding_reg[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--VB1_shift_reg[4] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[4] at LC1_15_Z2
--operation mode is normal

VB1_shift_reg[4]_lut_out = VB1L175 & (VB1_shift_reg[3]) # !VB1L175 & VB1L185;
VB1_shift_reg[4] = DFFE(VB1_shift_reg[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--E1L540 is position_velocity_interface_unit:inst18|Mux~3620 at LC10_13_X1
--operation mode is normal

E1L540 = !TJ1_dc_address[2] & E1_VELOCITY_COUNT[4] & !TJ1_dc_address[3];


--E1L530 is position_velocity_interface_unit:inst18|Mux~3615 at LC1_13_X1
--operation mode is normal

E1L530 = TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q1[4] & TJ1_dc_address[2];


--E1L538 is position_velocity_interface_unit:inst18|Mux~3619 at LC2_13_X1
--operation mode is normal

E1L538 = TJ1_dc_address[5] & (E1L534 # TJ1_dc_address[4]) # !TJ1_dc_address[5] & (!TJ1_dc_address[4] & E1L536);


--BC1L388 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~475 at LC9_8_E1
--operation mode is normal

BC1L388 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[4]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[4] # !YB1L49;

--BC1L425 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15503 at LC9_8_E1
--operation mode is normal

BC1L425 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[4]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[4] # !YB1L49;


--KE13_q[4] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC1_1_E1
KE13_q[4]_data_in = CB1L47;
KE13_q[4]_write_enable = CB1L36;
KE13_q[4]_clock_0 = GLOBAL(clk);
KE13_q[4]_clock_1 = GLOBAL(clk);
KE13_q[4]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[4]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[4] = MEMORY_SEGMENT(KE13_q[4]_data_in, KE13_q[4]_write_enable, KE13_q[4]_clock_0, KE13_q[4]_clock_1, , , , , VCC, KE13_q[4]_write_address, KE13_q[4]_read_address);


--BC1L139 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~15397 at LC10_8_E1
--operation mode is normal

BC1L139 = (KE13_q[4] & (BC1_dbs_16_reg_segment_0[4] # !DC1L94) # !KE13_q[4] & !CB1_enet_nios_data_master_requests_ad_setup_ram_s1 & (BC1_dbs_16_reg_segment_0[4] # !DC1L94)) & CASCADE(BC1L425);


--FE14L9 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~477 at LC6_11_E2
--operation mode is arithmetic

FE14L9 = AE1_partial_product_node[0][4] $ AE1_pp_carry_reg_node[2] $ FE14L6;

--FE14L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~479 at LC6_11_E2
--operation mode is arithmetic

FE14L10 = CARRY(AE1_partial_product_node[0][4] & AE1_pp_carry_reg_node[2] & !FE14L6 # !AE1_partial_product_node[0][4] & (AE1_pp_carry_reg_node[2] # !FE14L6));


--FE11_cs_buffer[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] at LC1_3_E2
--operation mode is arithmetic

FE11_cs_buffer[0] = AE1_partial_product_node[2][0] $ AE1_partial_product_node[1][2];

--FE11_cout[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[0] at LC1_3_E2
--operation mode is arithmetic

FE11_cout[0] = CARRY(!AE1_partial_product_node[2][0] & !AE1_partial_product_node[1][2]);


--FE20L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~136COMB at LC6_3_E2
--operation mode is arithmetic

FE20L11 = VCC;

--FE20L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~138 at LC6_3_E2
--operation mode is arithmetic

FE20L12 = CARRY(FE20L13);


--L1_q[4] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[4] at LC1_14_Q1
--operation mode is normal

L1_q[4]_lut_out = AJ1_custom_instruction_start[0] & (L1L76) # !AJ1_custom_instruction_start[0] & L1_q[3];
L1_q[4] = DFFE(L1_q[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--KE12_q[0] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC7_1_B1
KE12_q[0]_data_in = CB1L51;
KE12_q[0]_write_enable = CB1L38;
KE12_q[0]_clock_0 = GLOBAL(clk);
KE12_q[0]_clock_1 = GLOBAL(clk);
KE12_q[0]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[0]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[0] = MEMORY_SEGMENT(KE12_q[0]_data_in, KE12_q[0]_write_enable, KE12_q[0]_clock_0, KE12_q[0]_clock_1, , , , , VCC, KE12_q[0]_write_address, KE12_q[0]_read_address);


--T1L73 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~120 at LC1_14_L1
--operation mode is normal

T1L73 = BG1_dc_address[1] & KE10_q[0] # !BG1_dc_address[1] & (KE12_q[0]) # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--T1L33 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[8]~2469 at LC10_16_M2
--operation mode is normal

T1L33 = AB1L5 & UG1_q[8] & (KE1_q[0] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !AB1L5 & (KE1_q[0] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--T1L34 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[8]~2470 at LC7_16_M2
--operation mode is normal

T1L34 = T1L33 & T1L73 & (KE6_q[0] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L36 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[8]~2535 at LC7_16_M2
--operation mode is normal

T1L36 = T1L33 & T1L73 & (KE6_q[0] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--DB1_data_to_cpu[8] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[8] at LC7_15_M2
--operation mode is normal

DB1_data_to_cpu[8]_lut_out = DB1L34 & (DB1_ROE # DB1_TOE) # !DB1L34 & DB1L127;
DB1_data_to_cpu[8] = DFFE(DB1_data_to_cpu[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--T1L35 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[8]~2503 at LC8_16_M2
--operation mode is normal

T1L35 = (DB1_data_to_cpu[8] & (KE8_q[0] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1) # !DB1_data_to_cpu[8] & !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port & (KE8_q[0] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1)) & CASCADE(T1L36);


--DB1_endofpacketvalue_reg[0] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[0] at LC6_13_I2
--operation mode is normal

DB1_endofpacketvalue_reg[0]_lut_out = FG1_op_a[0];
DB1_endofpacketvalue_reg[0] = DFFE(DB1_endofpacketvalue_reg[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_rx_holding_reg[0] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[0] at LC5_2_I2
--operation mode is normal

DB1_rx_holding_reg[0]_lut_out = DB1_shift_reg[0];
DB1_rx_holding_reg[0] = DFFE(DB1_rx_holding_reg[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L106 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[0]~8104 at LC7_2_I2
--operation mode is normal

DB1L106 = DB1L31 & (!DB1_spi_slave_select_reg[0]) # !DB1L31 & DB1_rx_holding_reg[0];


--DB1L107 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[0]~8105 at LC10_7_I2
--operation mode is normal

DB1L107 = !BG1_dc_address[3] & BG1_dc_address[2];


--KF1L16 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[5]~3912 at LC3_7_K2
--operation mode is normal

KF1L16 = PF1L2 & (!RF1L32) # !PF1L2 & !RF1L8 # !PF1L1;

--KF1L18 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[5]~3964 at LC3_7_K2
--operation mode is normal

KF1L18 = PF1L2 & (!RF1L32) # !PF1L2 & !RF1L8 # !PF1L1;


--KF1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[5]~3932 at LC4_7_K2
--operation mode is normal

KF1L17 = (PF1L1 # PF1L2 & !RF1L4 # !PF1L2 & (!RF1L12)) & CASCADE(KF1L18);


--KF1L40 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[13]~3914 at LC1_14_K2
--operation mode is normal

KF1L40 = PF1L2 & !RF1L16 # !PF1L2 & (!RF1L24) # !PF1L1;

--KF1L42 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[13]~3965 at LC1_14_K2
--operation mode is normal

KF1L42 = PF1L2 & !RF1L16 # !PF1L2 & (!RF1L24) # !PF1L1;


--KF1L41 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[13]~3933 at LC2_14_K2
--operation mode is normal

KF1L41 = (PF1L1 # PF1L2 & !RF1L20 # !PF1L2 & (!RF1L28)) & CASCADE(KF1L42);


--KE13_q[6] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC9_1_E1
KE13_q[6]_data_in = CB1L49;
KE13_q[6]_write_enable = CB1L36;
KE13_q[6]_clock_0 = GLOBAL(clk);
KE13_q[6]_clock_1 = GLOBAL(clk);
KE13_q[6]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[6]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[6] = MEMORY_SEGMENT(KE13_q[6]_data_in, KE13_q[6]_write_enable, KE13_q[6]_clock_0, KE13_q[6]_clock_1, , , , , VCC, KE13_q[6]_write_address, KE13_q[6]_read_address);


--T1L71 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~118 at LC3_14_E2
--operation mode is normal

T1L71 = BG1_dc_address[1] & (KE11_q[6]) # !BG1_dc_address[1] & KE13_q[6] # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--T1L25 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[6]~2472 at LC9_14_E2
--operation mode is normal

T1L25 = UG1_q[6] & (KE2_q[6] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !UG1_q[6] & !AB1L5 & (KE2_q[6] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--T1L26 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[6]~2473 at LC5_14_E2
--operation mode is normal

T1L26 = T1L25 & T1L71 & (KE7_q[6] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L28 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[6]~2536 at LC5_14_E2
--operation mode is normal

T1L28 = T1L25 & T1L71 & (KE7_q[6] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--DB1_data_to_cpu[6] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[6] at LC4_14_E2
--operation mode is normal

DB1_data_to_cpu[6]_lut_out = DB1L34 & (!DB1_tx_holding_primed # !DB1_transmitting) # !DB1L34 & (DB1L121);
DB1_data_to_cpu[6] = DFFE(DB1_data_to_cpu[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--T1L27 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[6]~2504 at LC6_14_E2
--operation mode is normal

T1L27 = (EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port & DB1_data_to_cpu[6] & (KE9_q[6] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1) # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port & (KE9_q[6] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1)) & CASCADE(T1L28);


--QE1L51 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[5]~1349 at LC8_14_D2
--operation mode is normal

QE1L51 = TE1_p1_do_narrow_stack_offset & !LE1_instruction_1[6] & (!QE1_K[5] # !TE1_p1_do_normal_offset) # !TE1_p1_do_narrow_stack_offset & (!QE1_K[5] # !TE1_p1_do_normal_offset);

--QE1L54 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[5]~1382 at LC8_14_D2
--operation mode is normal

QE1L54 = TE1_p1_do_narrow_stack_offset & !LE1_instruction_1[6] & (!QE1_K[5] # !TE1_p1_do_normal_offset) # !TE1_p1_do_narrow_stack_offset & (!QE1_K[5] # !TE1_p1_do_normal_offset);


--AG1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1230 at LC2_14_D2
--operation mode is normal

AG1L14 = !LE1_instruction_1[8] & LE1_instruction_1[7] & !LE1_instruction_1[6] & LE1_instruction_1[5];


--QE1L53 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[5]~1363 at LC9_14_D2
--operation mode is normal

QE1L53 = (TE1_p1_op_b_from_2Ei5 & !AG1L14 & (!LE1_instruction_1[4] # !TE1_p1_do_iSAVE) # !TE1_p1_op_b_from_2Ei5 & (!LE1_instruction_1[4] # !TE1_p1_do_iSAVE)) & CASCADE(QE1L54);

--QE1L55 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[5]~1383 at LC9_14_D2
--operation mode is normal

QE1L55 = (TE1_p1_op_b_from_2Ei5 & !AG1L14 & (!LE1_instruction_1[4] # !TE1_p1_do_iSAVE) # !TE1_p1_op_b_from_2Ei5 & (!LE1_instruction_1[4] # !TE1_p1_do_iSAVE)) & CASCADE(QE1L54);


--QE1L61 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[7]~1351 at LC2_9_D2
--operation mode is normal

QE1L61 = TE1_p1_do_narrow_stack_offset & !LE1_instruction_1[8] & (!QE1_K[7] # !TE1_p1_do_normal_offset) # !TE1_p1_do_narrow_stack_offset & (!QE1_K[7] # !TE1_p1_do_normal_offset);

--QE1L64 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[7]~1384 at LC2_9_D2
--operation mode is normal

QE1L64 = TE1_p1_do_narrow_stack_offset & !LE1_instruction_1[8] & (!QE1_K[7] # !TE1_p1_do_normal_offset) # !TE1_p1_do_narrow_stack_offset & (!QE1_K[7] # !TE1_p1_do_normal_offset);


--AG1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1231 at LC8_9_D2
--operation mode is normal

AG1L15 = !LE1_instruction_1[8] & LE1_instruction_1[7] & LE1_instruction_1[6] & LE1_instruction_1[5];


--QE1L63 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[7]~1364 at LC3_9_D2
--operation mode is normal

QE1L63 = (TE1_p1_op_b_from_2Ei5 & !AG1L15 & (!LE1_instruction_1[6] # !TE1_p1_do_iSAVE) # !TE1_p1_op_b_from_2Ei5 & (!LE1_instruction_1[6] # !TE1_p1_do_iSAVE)) & CASCADE(QE1L64);

--QE1L65 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[7]~1385 at LC3_9_D2
--operation mode is normal

QE1L65 = (TE1_p1_op_b_from_2Ei5 & !AG1L15 & (!LE1_instruction_1[6] # !TE1_p1_do_iSAVE) # !TE1_p1_op_b_from_2Ei5 & (!LE1_instruction_1[6] # !TE1_p1_do_iSAVE)) & CASCADE(QE1L64);


--KF1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[4]~3916 at LC6_7_K2
--operation mode is normal

KF1L13 = PF1L1 # PF1L2 & !RF1L2 # !PF1L2 & (!RF1L10);

--KF1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[4]~3966 at LC6_7_K2
--operation mode is normal

KF1L15 = PF1L1 # PF1L2 & !RF1L2 # !PF1L2 & (!RF1L10);


--KF1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[4]~3934 at LC7_7_K2
--operation mode is normal

KF1L14 = (PF1L2 & !RF1L30 # !PF1L2 & (!RF1L6) # !PF1L1) & CASCADE(KF1L15);


--KF1L37 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[12]~3918 at LC6_9_K2
--operation mode is normal

KF1L37 = PF1L1 # PF1L2 & (!RF1L18) # !PF1L2 & !RF1L26;

--KF1L39 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[12]~3967 at LC6_9_K2
--operation mode is normal

KF1L39 = PF1L1 # PF1L2 & (!RF1L18) # !PF1L2 & !RF1L26;


--KF1L38 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[12]~3935 at LC7_9_K2
--operation mode is normal

KF1L38 = (PF1L2 & (!RF1L14) # !PF1L2 & !RF1L22 # !PF1L1) & CASCADE(KF1L39);


--T1L69 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~116 at LC9_15_E1
--operation mode is normal

T1L69 = BG1_dc_address[1] & (KE11_q[4]) # !BG1_dc_address[1] & KE13_q[4] # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--T1L17 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[4]~2475 at LC5_16_E1
--operation mode is normal

T1L17 = AB1L5 & UG1_q[4] & (KE2_q[4] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !AB1L5 & (KE2_q[4] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--T1L18 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[4]~2476 at LC2_16_E1
--operation mode is normal

T1L18 = T1L69 & T1L17 & (KE7_q[4] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L20 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[4]~2537 at LC2_16_E1
--operation mode is normal

T1L20 = T1L69 & T1L17 & (KE7_q[4] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--DB1_data_to_cpu[4] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[4] at LC2_15_M2
--operation mode is normal

DB1_data_to_cpu[4]_lut_out = DB1L34 & DB1_TOE # !DB1L34 & (DB1L115);
DB1_data_to_cpu[4] = DFFE(DB1_data_to_cpu[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--T1L19 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[4]~2505 at LC3_16_E1
--operation mode is normal

T1L19 = (DB1_data_to_cpu[4] & (KE9_q[4] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1) # !DB1_data_to_cpu[4] & !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port & (KE9_q[4] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1)) & CASCADE(T1L20);


--KE13_q[5] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC10_1_E1
KE13_q[5]_data_in = CB1L48;
KE13_q[5]_write_enable = CB1L36;
KE13_q[5]_clock_0 = GLOBAL(clk);
KE13_q[5]_clock_1 = GLOBAL(clk);
KE13_q[5]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[5]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE13_q[5] = MEMORY_SEGMENT(KE13_q[5]_data_in, KE13_q[5]_write_enable, KE13_q[5]_clock_0, KE13_q[5]_clock_1, , , , , VCC, KE13_q[5]_write_address, KE13_q[5]_read_address);


--T1L70 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~117 at LC5_1_E2
--operation mode is normal

T1L70 = BG1_dc_address[1] & KE11_q[5] # !BG1_dc_address[1] & (KE13_q[5]) # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--T1L21 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[5]~2478 at LC3_1_E2
--operation mode is normal

T1L21 = KE2_q[5] & (UG1_q[5] # !AB1L5) # !KE2_q[5] & !R1_ad_nios_data_master_requests_ad_cmd_ram_s1 & (UG1_q[5] # !AB1L5);


--T1L22 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[5]~2479 at LC7_1_E2
--operation mode is normal

T1L22 = T1L21 & T1L70 & (KE7_q[5] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L24 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[5]~2538 at LC7_1_E2
--operation mode is normal

T1L24 = T1L21 & T1L70 & (KE7_q[5] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--DB1_data_to_cpu[5] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[5] at LC9_1_E2
--operation mode is normal

DB1_data_to_cpu[5]_lut_out = DB1L34 & (DB1L116) # !DB1L34 & !DB1L33 & (DB1L118);
DB1_data_to_cpu[5] = DFFE(DB1_data_to_cpu[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--T1L23 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[5]~2506 at LC8_1_E2
--operation mode is normal

T1L23 = (DB1_data_to_cpu[5] & (KE9_q[5] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1) # !DB1_data_to_cpu[5] & !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port & (KE9_q[5] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1)) & CASCADE(T1L24);


--KE10_q[6] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC5_1_A1
KE10_q[6]_data_in = CB1L73;
KE10_q[6]_write_enable = CB1L42;
KE10_q[6]_clock_0 = GLOBAL(clk);
KE10_q[6]_clock_1 = GLOBAL(clk);
KE10_q[6]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[6]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[6] = MEMORY_SEGMENT(KE10_q[6]_data_in, KE10_q[6]_write_enable, KE10_q[6]_clock_0, KE10_q[6]_clock_1, , , , , VCC, KE10_q[6]_write_address, KE10_q[6]_read_address);


--T1L79 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~126 at LC1_11_I1
--operation mode is normal

T1L79 = BG1_dc_address[1] & (KE10_q[6]) # !BG1_dc_address[1] & KE12_q[6] # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--T1L57 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[14]~2481 at LC6_12_I1
--operation mode is normal

T1L57 = AB1L5 & UG1_q[14] & (KE1_q[6] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !AB1L5 & (KE1_q[6] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--T1L58 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[14]~2482 at LC5_11_I1
--operation mode is normal

T1L58 = T1L57 & T1L79 & (KE6_q[6] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L60 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[14]~2539 at LC5_11_I1
--operation mode is normal

T1L60 = T1L57 & T1L79 & (KE6_q[6] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--DB1_data_to_cpu[14] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[14] at LC6_14_I2
--operation mode is normal

DB1_data_to_cpu[14]_lut_out = !DB1L107 & (DB1L32 & DB1_endofpacketvalue_reg[14] # !DB1L32 & (DB1L136));
DB1_data_to_cpu[14] = DFFE(DB1_data_to_cpu[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--T1L59 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[14]~2507 at LC6_11_I1
--operation mode is normal

T1L59 = (DB1_data_to_cpu[14] & (KE8_q[6] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1) # !DB1_data_to_cpu[14] & !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port & (KE8_q[6] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1)) & CASCADE(T1L60);


--KE12_q[3] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC10_1_B1
KE12_q[3]_data_in = CB1L54;
KE12_q[3]_write_enable = CB1L38;
KE12_q[3]_clock_0 = GLOBAL(clk);
KE12_q[3]_clock_1 = GLOBAL(clk);
KE12_q[3]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[3]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[3] = MEMORY_SEGMENT(KE12_q[3]_data_in, KE12_q[3]_write_enable, KE12_q[3]_clock_0, KE12_q[3]_clock_1, , , , , VCC, KE12_q[3]_write_address, KE12_q[3]_read_address);


--T1L76 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~123 at LC3_6_L1
--operation mode is normal

T1L76 = BG1_dc_address[1] & KE10_q[3] # !BG1_dc_address[1] & (KE12_q[3]) # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--T1L45 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[11]~2484 at LC10_11_M2
--operation mode is normal

T1L45 = KE1_q[3] & (UG1_q[11] # !AB1L5) # !KE1_q[3] & !R1_ad_nios_data_master_requests_ad_cmd_ram_s1 & (UG1_q[11] # !AB1L5);


--T1L46 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[11]~2485 at LC9_15_D2
--operation mode is normal

T1L46 = T1L45 & T1L76 & (KE6_q[3] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L48 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[11]~2540 at LC9_15_D2
--operation mode is normal

T1L48 = T1L45 & T1L76 & (KE6_q[3] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--DB1_data_to_cpu[11] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[11] at LC4_14_I2
--operation mode is normal

DB1_data_to_cpu[11]_lut_out = !DB1L107 & (DB1L32 & (DB1_endofpacketvalue_reg[11]) # !DB1L32 & DB1L133);
DB1_data_to_cpu[11] = DFFE(DB1_data_to_cpu[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--T1L47 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[11]~2508 at LC10_15_D2
--operation mode is normal

T1L47 = (Y1_ad_nios_data_master_requests_ad_result_ram_s1 & KE8_q[3] & (DB1_data_to_cpu[11] # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !Y1_ad_nios_data_master_requests_ad_result_ram_s1 & (DB1_data_to_cpu[11] # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(T1L48);


--T1L77 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~124 at LC8_15_J1
--operation mode is normal

T1L77 = BG1_dc_address[1] & KE10_q[4] # !BG1_dc_address[1] & (KE12_q[4]) # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--T1L49 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[12]~2487 at LC9_16_J2
--operation mode is normal

T1L49 = KE1_q[4] & (UG1_q[12] # !AB1L5) # !KE1_q[4] & !R1_ad_nios_data_master_requests_ad_cmd_ram_s1 & (UG1_q[12] # !AB1L5);


--T1L50 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[12]~2488 at LC2_15_J2
--operation mode is normal

T1L50 = T1L49 & T1L77 & (KE6_q[4] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L52 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[12]~2541 at LC2_15_J2
--operation mode is normal

T1L52 = T1L49 & T1L77 & (KE6_q[4] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--DB1_data_to_cpu[12] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[12] at LC9_15_J2
--operation mode is normal

DB1_data_to_cpu[12]_lut_out = !DB1L107 & (DB1L32 & DB1_endofpacketvalue_reg[12] # !DB1L32 & (DB1L134));
DB1_data_to_cpu[12] = DFFE(DB1_data_to_cpu[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--T1L51 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[12]~2509 at LC3_15_J2
--operation mode is normal

T1L51 = (EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port & DB1_data_to_cpu[12] & (KE8_q[4] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1) # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port & (KE8_q[4] # !Y1_ad_nios_data_master_requests_ad_result_ram_s1)) & CASCADE(T1L52);


--KE10_q[5] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC9_1_A1
KE10_q[5]_data_in = CB1L72;
KE10_q[5]_write_enable = CB1L42;
KE10_q[5]_clock_0 = GLOBAL(clk);
KE10_q[5]_clock_1 = GLOBAL(clk);
KE10_q[5]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[5]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE10_q[5] = MEMORY_SEGMENT(KE10_q[5]_data_in, KE10_q[5]_write_enable, KE10_q[5]_clock_0, KE10_q[5]_clock_1, , , , , VCC, KE10_q[5]_write_address, KE10_q[5]_read_address);


--T1L78 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~125 at LC9_14_I1
--operation mode is normal

T1L78 = BG1_dc_address[1] & KE10_q[5] # !BG1_dc_address[1] & (KE12_q[5]) # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--T1L53 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[13]~2490 at LC2_10_I2
--operation mode is normal

T1L53 = KE1_q[5] & (UG1_q[13] # !AB1L5) # !KE1_q[5] & !R1_ad_nios_data_master_requests_ad_cmd_ram_s1 & (UG1_q[13] # !AB1L5);


--T1L54 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[13]~2491 at LC3_9_I2
--operation mode is normal

T1L54 = T1L53 & T1L78 & (KE6_q[5] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L56 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[13]~2542 at LC3_9_I2
--operation mode is normal

T1L56 = T1L53 & T1L78 & (KE6_q[5] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--DB1_data_to_cpu[13] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[13] at LC6_8_I2
--operation mode is normal

DB1_data_to_cpu[13]_lut_out = !DB1L107 & (DB1L32 & DB1_endofpacketvalue_reg[13] # !DB1L32 & (DB1L135));
DB1_data_to_cpu[13] = DFFE(DB1_data_to_cpu[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--T1L55 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[13]~2510 at LC4_9_I2
--operation mode is normal

T1L55 = (KE8_q[5] & (DB1_data_to_cpu[13] # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !KE8_q[5] & !Y1_ad_nios_data_master_requests_ad_result_ram_s1 & (DB1_data_to_cpu[13] # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(T1L56);


--QE1L56 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[6]~1353 at LC5_1_D2
--operation mode is normal

QE1L56 = TE1_p1_do_narrow_stack_offset & !LE1_instruction_1[7] & (!QE1_K[6] # !TE1_p1_do_normal_offset) # !TE1_p1_do_narrow_stack_offset & (!QE1_K[6] # !TE1_p1_do_normal_offset);

--QE1L59 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[6]~1386 at LC5_1_D2
--operation mode is normal

QE1L59 = TE1_p1_do_narrow_stack_offset & !LE1_instruction_1[7] & (!QE1_K[6] # !TE1_p1_do_normal_offset) # !TE1_p1_do_narrow_stack_offset & (!QE1_K[6] # !TE1_p1_do_normal_offset);


--AG1L16 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1232 at LC5_2_D2
--operation mode is normal

AG1L16 = !LE1_instruction_1[5] & LE1_instruction_1[6] & !LE1_instruction_1[8] & LE1_instruction_1[7];


--QE1L58 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[6]~1365 at LC6_1_D2
--operation mode is normal

QE1L58 = (LE1_instruction_1[5] & !TE1_p1_do_iSAVE & (!AG1L16 # !TE1_p1_op_b_from_2Ei5) # !LE1_instruction_1[5] & (!AG1L16 # !TE1_p1_op_b_from_2Ei5)) & CASCADE(QE1L59);

--QE1L60 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[6]~1387 at LC6_1_D2
--operation mode is normal

QE1L60 = (LE1_instruction_1[5] & !TE1_p1_do_iSAVE & (!AG1L16 # !TE1_p1_op_b_from_2Ei5) # !LE1_instruction_1[5] & (!AG1L16 # !TE1_p1_op_b_from_2Ei5)) & CASCADE(QE1L59);


--TE1_p3_do_iSKPS is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iSKPS at LC4_12_F2
--operation mode is normal

TE1_p3_do_iSKPS_lut_out = LE1_instruction_2[7] & LE1_instruction_2[5] & TE1L79 & LE1_instruction_2[6];
TE1_p3_do_iSKPS = DFFE(TE1_p3_do_iSKPS_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p3_do_iSKP1x is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iSKP1x at LC2_1_F2
--operation mode is normal

TE1_p3_do_iSKP1x_lut_out = LE1_instruction_2[10] & LE1_instruction_2[14] & TE1L78;
TE1_p3_do_iSKP1x = DFFE(TE1_p3_do_iSKP1x_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p3_do_iSKPRzx is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iSKPRzx at LC5_11_F2
--operation mode is normal

TE1_p3_do_iSKPRzx_lut_out = !LE1_instruction_2[5] & LE1_instruction_2[7] & LE1_instruction_2[6] & TE1L79;
TE1_p3_do_iSKPRzx = DFFE(TE1_p3_do_iSKPRzx_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--TE1_p3_do_iSKP0x is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iSKP0x at LC10_1_F2
--operation mode is normal

TE1_p3_do_iSKP0x_lut_out = !LE1_instruction_2[10] & LE1_instruction_2[14] & TE1L78;
TE1_p3_do_iSKP0x = DFFE(TE1_p3_do_iSKP0x_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--YF1L43 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result~924 at LC7_1_F2
--operation mode is normal

YF1L43 = !TE1_p3_do_iSKP0x & (TE1_p3_do_iSKP1x # !TE1_p3_do_iSKPRzx);


--YF1L44 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result~925 at LC8_1_F2
--operation mode is normal

YF1L44 = TE1_p3_do_iSKPS # YF1L43 $ (!ZF1L3 # !ZF1L4);

--YF1L46 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result~929 at LC8_1_F2
--operation mode is normal

YF1L46 = TE1_p3_do_iSKPS # YF1L43 $ (!ZF1L3 # !ZF1L4);


--LE1_instruction_3[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_3[0] at LC8_3_F2
--operation mode is normal

LE1_instruction_3[0]_lut_out = LE1_instruction_2[0];
LE1_instruction_3[0] = DFFE(LE1_instruction_3[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_instruction_3[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_3[1] at LC9_2_D2
--operation mode is normal

LE1_instruction_3[1]_lut_out = LE1_instruction_2[1];
LE1_instruction_3[1] = DFFE(LE1_instruction_3[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_instruction_3[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_3[2] at LC10_4_F2
--operation mode is normal

LE1_instruction_3[2]_lut_out = LE1_instruction_2[2];
LE1_instruction_3[2] = DFFE(LE1_instruction_3[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_instruction_3[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_3[3] at LC7_3_F2
--operation mode is normal

LE1_instruction_3[3]_lut_out = LE1_instruction_2[3];
LE1_instruction_3[3] = DFFE(LE1_instruction_3[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--YF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~300 at LC1_4_F2
--operation mode is normal

YF1L1 = LE1_instruction_3[0] & LE1_instruction_3[1] & !LE1_instruction_3[2] & !LE1_instruction_3[3];


--YF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~301 at LC5_4_F2
--operation mode is normal

YF1L2 = LE1_instruction_3[0] & !LE1_instruction_3[1] & LE1_instruction_3[2] & LE1_instruction_3[3];


--YF1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1085 at LC5_3_F2
--operation mode is normal

YF1L33 = YF1L1 # YF1L2 & !MF1L12;


--YF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~302 at LC1_2_F2
--operation mode is normal

YF1L3 = LE1_instruction_3[0] & LE1_instruction_3[3] & !LE1_instruction_3[2] & !LE1_instruction_3[1];


--YF1L32 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~18 at LC5_2_F2
--operation mode is normal

YF1L32 = MF1L17 $ MF1L29;


--YF1L34 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1086 at LC6_2_F2
--operation mode is normal

YF1L34 = !MF1L32 & (YF1L33 # !YF1L32 & YF1L3);


--YF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~303 at LC8_4_F2
--operation mode is normal

YF1L4 = LE1_instruction_3[0] & !LE1_instruction_3[1] & LE1_instruction_3[2] & !LE1_instruction_3[3];


--YF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~304 at LC2_4_F2
--operation mode is normal

YF1L5 = LE1_instruction_3[0] & !LE1_instruction_3[1] & !LE1_instruction_3[2] & !LE1_instruction_3[3];


--YF1L35 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1087 at LC5_1_F2
--operation mode is normal

YF1L35 = YF1L5 & (!MF1L17 & YF1L4 # !MF1L12) # !YF1L5 & !MF1L17 & YF1L4;


--YF1L45 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result~927 at LC9_1_F2
--operation mode is normal

YF1L45 = (!YF1L34 & !YF1L35 & YF1L39 # !TE1_p3_do_iSKPS) & CASCADE(YF1L46);


--CF1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~223 at LC1_9_H2
--operation mode is arithmetic

CF1L20 = LE1_instruction_1[6] $ ZE1_next_instruction_address[6] $ !CF1L25;

--CF1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~225 at LC1_9_H2
--operation mode is arithmetic

CF1L21 = CARRY(LE1_instruction_1[6] & (ZE1_next_instruction_address[6] # !CF1L25) # !LE1_instruction_1[6] & ZE1_next_instruction_address[6] & !CF1L25);


--FG1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[6]~491 at LC1_11_K2
--operation mode is normal

FG1L7 = SE1_a_matches_dest2 & (XF7_regout $ TF7_regout) # !SE1_a_matches_dest2 & (KE3_q[6]);


--AB1_ad_rom_s1_arb_share_counter[1] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter[1] at LC8_2_B1
--operation mode is normal

AB1_ad_rom_s1_arb_share_counter[1]_lut_out = AB1L44 $ (AB1L51 $ AB1_ad_rom_s1_arb_share_counter[1] # !AB1L37);
AB1_ad_rom_s1_arb_share_counter[1] = DFFE(AB1_ad_rom_s1_arb_share_counter[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--AB1_ad_rom_s1_arb_share_counter[0] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter[0] at LC9_2_B1
--operation mode is normal

AB1_ad_rom_s1_arb_share_counter[0]_lut_out = AB1L37 & (AB1L51 $ AB1_ad_rom_s1_arb_share_counter[0]) # !AB1L37 & (!AB1L43);
AB1_ad_rom_s1_arb_share_counter[0] = DFFE(AB1_ad_rom_s1_arb_share_counter[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--AB1L44 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|add~671 at LC4_2_B1
--operation mode is normal

AB1L44 = AB1L37 & AB1_ad_rom_s1_arb_share_counter[0] # !AB1L37 & (AB1L43);


--AB1_ad_rom_s1_arb_share_counter[2] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter[2] at LC5_2_B1
--operation mode is normal

AB1_ad_rom_s1_arb_share_counter[2]_lut_out = AB1L46 $ (AB1L52 # AB1_ad_rom_s1_arb_share_counter[4] # !AB1L37);
AB1_ad_rom_s1_arb_share_counter[2] = DFFE(AB1_ad_rom_s1_arb_share_counter[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--AB1L45 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|add~672 at LC2_2_B1
--operation mode is normal

AB1L45 = AB1L37 & AB1_ad_rom_s1_arb_share_counter[2] # !AB1L37 & (!AB1L43);


--AB1L46 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|add~673 at LC7_2_B1
--operation mode is normal

AB1L46 = AB1L45 $ (AB1L44 # AB1L37 & AB1_ad_rom_s1_arb_share_counter[1]);


--AB1_ad_rom_s1_arb_share_counter[4] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter[4] at LC5_1_B1
--operation mode is normal

AB1_ad_rom_s1_arb_share_counter[4]_lut_out = !AB1L32;
AB1_ad_rom_s1_arb_share_counter[4] = DFFE(AB1_ad_rom_s1_arb_share_counter[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--AB1_ad_rom_s1_arb_share_counter[3] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter[3] at LC10_2_B1
--operation mode is normal

AB1_ad_rom_s1_arb_share_counter[3]_lut_out = AB1L47 $ (AB1_ad_rom_s1_arb_share_counter[3] $ AB1L51 # !AB1L37);
AB1_ad_rom_s1_arb_share_counter[3] = DFFE(AB1_ad_rom_s1_arb_share_counter[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--AB1L52 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|reduce_or~79 at LC10_1_B1
--operation mode is normal

AB1L52 = AB1_ad_rom_s1_arb_share_counter[3] # AB1_ad_rom_s1_arb_share_counter[2] # AB1_ad_rom_s1_arb_share_counter[0] # AB1_ad_rom_s1_arb_share_counter[1];


--AB1L51 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|reduce_or~0 at LC1_9_B1
--operation mode is normal

AB1L51 = AB1L52 # AB1_ad_rom_s1_arb_share_counter[4];


--AB1L54 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|reduce_or~86 at LC8_1_B1
--operation mode is normal

AB1L54 = (AB1L32 & (AB1L46 $ (AB1L37 & !AB1L51))) & CASCADE(AB1L57);


--KE12_q[1] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC13_1_B1
KE12_q[1]_data_in = CB1L52;
KE12_q[1]_write_enable = CB1L38;
KE12_q[1]_clock_0 = GLOBAL(clk);
KE12_q[1]_clock_1 = GLOBAL(clk);
KE12_q[1]_write_address = WR_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[1]_read_address = RD_ADDR(CB1L5, CB1L6, CB1L7, CB1L8, CB1L9, CB1L9, CB1L9);
KE12_q[1] = MEMORY_SEGMENT(KE12_q[1]_data_in, KE12_q[1]_write_enable, KE12_q[1]_clock_0, KE12_q[1]_clock_1, , , , , VCC, KE12_q[1]_write_address, KE12_q[1]_read_address);


--T1L74 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~121 at LC6_14_I1
--operation mode is normal

T1L74 = BG1_dc_address[1] & KE10_q[1] # !BG1_dc_address[1] & (KE12_q[1]) # !CB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--T1L37 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[9]~2493 at LC10_14_I1
--operation mode is normal

T1L37 = AB1L5 & UG1_q[9] & (KE1_q[1] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !AB1L5 & (KE1_q[1] # !R1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--T1L38 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[9]~2494 at LC2_13_I1
--operation mode is normal

T1L38 = T1L37 & T1L74 & (KE6_q[1] # !W1_ad_nios_data_master_requests_ad_ram_s1);

--T1L40 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[9]~2543 at LC2_13_I1
--operation mode is normal

T1L40 = T1L37 & T1L74 & (KE6_q[1] # !W1_ad_nios_data_master_requests_ad_ram_s1);


--DB1_data_to_cpu[9] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[9] at LC9_7_I2
--operation mode is normal

DB1_data_to_cpu[9]_lut_out = DB1L34 & DB1_EOP # !DB1L34 & (DB1L130);
DB1_data_to_cpu[9] = DFFE(DB1_data_to_cpu[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--T1L39 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[9]~2511 at LC3_13_I1
--operation mode is normal

T1L39 = (Y1_ad_nios_data_master_requests_ad_result_ram_s1 & KE8_q[1] & (DB1_data_to_cpu[9] # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !Y1_ad_nios_data_master_requests_ad_result_ram_s1 & (DB1_data_to_cpu[9] # !EB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(T1L40);


--CB1L44 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[1]~462 at LC9_10_E1
--operation mode is normal

CB1L44 = CB1L29 & (FG1_op_a[1]) # !CB1L29 & XJ1_op_a[1];


--DB1_endofpacketvalue_reg[1] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[1] at LC6_4_D2
--operation mode is normal

DB1_endofpacketvalue_reg[1]_lut_out = FG1_op_a[1];
DB1_endofpacketvalue_reg[1] = DFFE(DB1_endofpacketvalue_reg[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_spi_slave_select_reg[1] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[1] at LC6_3_J2
--operation mode is normal

DB1_spi_slave_select_reg[1]_lut_out = DB1_spi_slave_select_holding_reg[1];
DB1_spi_slave_select_reg[1] = DFFE(DB1_spi_slave_select_reg[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_rx_holding_reg[1] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[1] at LC4_2_I2
--operation mode is normal

DB1_rx_holding_reg[1]_lut_out = DB1_shift_reg[1];
DB1_rx_holding_reg[1] = DFFE(DB1_rx_holding_reg[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L108 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[1]~8107 at LC10_15_J2
--operation mode is normal

DB1L108 = DB1L31 & (DB1_spi_slave_select_reg[1]) # !DB1L31 & DB1_rx_holding_reg[1];


--ZF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|ad_nios_aluzerocheck:the_ad_nios_aluzerocheck|Z_result~201 at LC1_1_H2
--operation mode is normal

ZF1L1 = !YF1_alu_result[8] & !RF1L33 & !YF1_alu_result[15] & !YF1_alu_result[3];

--ZF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|ad_nios_aluzerocheck:the_ad_nios_aluzerocheck|Z_result~209 at LC1_1_H2
--operation mode is normal

ZF1L5 = !YF1_alu_result[8] & !RF1L33 & !YF1_alu_result[15] & !YF1_alu_result[3];


--ZF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|ad_nios_aluzerocheck:the_ad_nios_aluzerocheck|Z_result~205 at LC2_1_H2
--operation mode is normal

ZF1L3 = (!YF1_alu_result[2] & !YF1_alu_result[0] & !YF1_alu_result[1] & !YF1_alu_result[10]) & CASCADE(ZF1L5);


--ZF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|ad_nios_aluzerocheck:the_ad_nios_aluzerocheck|Z_result~203 at LC1_12_H2
--operation mode is normal

ZF1L2 = !YF1_alu_result[5] & !YF1_alu_result[4] & !YF1_alu_result[13] & !YF1_alu_result[6];

--ZF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|ad_nios_aluzerocheck:the_ad_nios_aluzerocheck|Z_result~210 at LC1_12_H2
--operation mode is normal

ZF1L6 = !YF1_alu_result[5] & !YF1_alu_result[4] & !YF1_alu_result[13] & !YF1_alu_result[6];


--ZF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|ad_nios_aluzerocheck:the_ad_nios_aluzerocheck|Z_result~206 at LC2_12_H2
--operation mode is normal

ZF1L4 = (!YF1_alu_result[14] & !YF1_alu_result[9] & !YF1_alu_result[12] & !YF1_alu_result[11]) & CASCADE(ZF1L6);


--TE1_p2_N_update is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_N_update at LC7_12_F2
--operation mode is normal

TE1_p2_N_update_lut_out = KE5_q[7];
TE1_p2_N_update = DFFE(TE1_p2_N_update_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--CB1L45 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[2]~463 at LC2_14_E1
--operation mode is normal

CB1L45 = CB1L29 & (FG1_op_a[2]) # !CB1L29 & XJ1_op_a[2];


--DB1_endofpacketvalue_reg[2] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[2] at LC2_15_I2
--operation mode is normal

DB1_endofpacketvalue_reg[2]_lut_out = FG1_op_a[2];
DB1_endofpacketvalue_reg[2] = DFFE(DB1_endofpacketvalue_reg[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_spi_slave_select_reg[2] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[2] at LC1_4_I2
--operation mode is normal

DB1_spi_slave_select_reg[2]_lut_out = DB1_spi_slave_select_holding_reg[2];
DB1_spi_slave_select_reg[2] = DFFE(DB1_spi_slave_select_reg[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_rx_holding_reg[2] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[2] at LC10_2_I2
--operation mode is normal

DB1_rx_holding_reg[2]_lut_out = DB1_shift_reg[2];
DB1_rx_holding_reg[2] = DFFE(DB1_rx_holding_reg[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L109 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[2]~8109 at LC2_3_I2
--operation mode is normal

DB1L109 = DB1L31 & (DB1_spi_slave_select_reg[2]) # !DB1L31 & (DB1_rx_holding_reg[2]);


--CB1L46 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[3]~464 at LC5_9_E1
--operation mode is normal

CB1L46 = CB1L29 & FG1_op_a[3] # !CB1L29 & (XJ1_op_a[3]);


--DB1_ROE is dual_processor:inst|adc_spi:the_adc_spi|ROE at LC1_15_M2
--operation mode is normal

DB1_ROE_lut_out = DB1_status_wr_strobe & (DB1_RRDY & DB1L236) # !DB1_status_wr_strobe & (DB1_ROE # DB1_RRDY & DB1L236);
DB1_ROE = DFFE(DB1_ROE_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_iROE_reg is dual_processor:inst|adc_spi:the_adc_spi|iROE_reg at LC9_16_M2
--operation mode is normal

DB1_iROE_reg_lut_out = FG1_op_a[3];
DB1_iROE_reg = DFFE(DB1_iROE_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_control_wr_strobe);


--DB1_endofpacketvalue_reg[3] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[3] at LC7_13_I2
--operation mode is normal

DB1_endofpacketvalue_reg[3]_lut_out = FG1_op_a[3];
DB1_endofpacketvalue_reg[3] = DFFE(DB1_endofpacketvalue_reg[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_spi_slave_select_reg[3] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[3] at LC8_4_I2
--operation mode is normal

DB1_spi_slave_select_reg[3]_lut_out = DB1_spi_slave_select_holding_reg[3];
DB1_spi_slave_select_reg[3] = DFFE(DB1_spi_slave_select_reg[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_rx_holding_reg[3] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[3] at LC5_9_I2
--operation mode is normal

DB1_rx_holding_reg[3]_lut_out = DB1_shift_reg[3];
DB1_rx_holding_reg[3] = DFFE(DB1_rx_holding_reg[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L110 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[3]~8111 at LC7_4_I2
--operation mode is normal

DB1L110 = DB1L31 & (DB1_spi_slave_select_reg[3]) # !DB1L31 & DB1_rx_holding_reg[3];


--DB1L111 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[3]~8112 at LC5_4_I2
--operation mode is normal

DB1L111 = DB1L32 & DB1_endofpacketvalue_reg[3] # !DB1L32 & (DB1L110);


--DB1L112 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[3]~8113 at LC6_16_M2
--operation mode is normal

DB1L112 = DB1L33 & DB1_iROE_reg # !DB1L33 & (DB1L111);


--AL4_sload_path[2] is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|sload_path[2] at LC3_4_P2
--operation mode is arithmetic

AL4_sload_path[2]_lut_out = AL4_sload_path[2] $ !AL4L5;
AL4_sload_path[2] = DFFE(AL4_sload_path[2]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );

--AL4L7 is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_4_P2
--operation mode is arithmetic

AL4L7 = CARRY(!AL4_sload_path[2] & !AL4L5);


--F1_inst21 is lvdt_interface:inst61|inst21 at LC4_16_P2
--operation mode is normal

F1_inst21_lut_out = !F1_inst21 & AL1L23;
F1_inst21 = DFFE(F1_inst21_lut_out, GLOBAL(clk), , , );


--UG4_q[3] is lvdt_interface:inst61|look_up_rom:inst42|lpm_rom:lpm_rom_component|altrom:srom|q[3] at EC1_1_P2
UG4_q[3]_clock_0 = GLOBAL(clk);
UG4_q[3]_write_address = WR_ADDR(AL6_sload_path[3], AL6_sload_path[4], AL6_sload_path[5], AL6_sload_path[6], AL6_sload_path[7], AL6_sload_path[7], AL6_sload_path[7]);
UG4_q[3]_read_address = RD_ADDR(AL6_sload_path[3], AL6_sload_path[4], AL6_sload_path[5], AL6_sload_path[6], AL6_sload_path[7], AL6_sload_path[7], AL6_sload_path[7]);
UG4_q[3] = MEMORY_SEGMENT(, , UG4_q[3]_clock_0, , , , , , , UG4_q[3]_write_address, UG4_q[3]_read_address);


--SK1L9 is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[2]~31 at LC2_16_P2
--operation mode is normal

SK1L9 = !SK1_dffs[2];


--AL5_counter_cell[1] is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[1] at LC2_15_P2
--operation mode is counter

AL5_counter_cell[1]_lut_out = AL5_counter_cell[1] $ AL5L3;
AL5_counter_cell[1]_sload_eqn = (AL4L14 & SK1L5) # (!AL4L14 & AL5_counter_cell[1]_lut_out);
AL5_counter_cell[1] = DFFE(AL5_counter_cell[1]_sload_eqn, GLOBAL(clk), !QC1_data_out[0], , );

--AL5L6 is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_15_P2
--operation mode is counter

AL5L6 = CARRY(AL5_counter_cell[1] # !AL5L3);


--BJ1L88 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[29]~10684 at LC3_12_Q1
--operation mode is normal

BJ1L88 = FJ1L14 & !HJ1_true_regA[23] # !FJ1L14 & (!HJ1_true_regA[27]) # !FJ1L13;

--BJ1L90 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[29]~10781 at LC3_12_Q1
--operation mode is normal

BJ1L90 = FJ1L14 & !HJ1_true_regA[23] # !FJ1L14 & (!HJ1_true_regA[27]) # !FJ1L13;


--BJ1L89 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[29]~10717 at LC4_12_Q1
--operation mode is normal

BJ1L89 = (FJ1L13 # FJ1L14 & !HJ1_true_regA[25] # !FJ1L14 & (!HJ1_true_regA[29])) & CASCADE(BJ1L90);


--BC1L366 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[29]~15250 at LC5_4_I1
--operation mode is normal

BC1L366 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & KE8_q[5] & (KE1_q[5] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (KE1_q[5] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--G1L59Q is prince_tie_bar_counter:inst73|data_output[29]~reg0 at LC7_2_L1
--operation mode is normal

G1L59Q_lut_out = AL10_pre_out[5];
G1L59Q = DFFE(G1L59Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L367 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[29]~15251 at LC7_4_I1
--operation mode is normal

BC1L367 = BC1L366 & (G1L59Q # !CD1_chipselect_to_the_pv_unit2);


--BC1L368 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[29]~15252 at LC9_15_I1
--operation mode is normal

BC1L368 = KE10_q[5] & (DC1_incoming_ext_ram_bus_data[29] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS) # !KE10_q[5] & !CB1_enet_nios_data_master_requests_ad_setup_ram_s1 & (DC1_incoming_ext_ram_bus_data[29] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS);


--E1L1842Q is position_velocity_interface_unit:inst18|data_output[29]~reg0 at LC6_15_I1
--operation mode is normal

E1L1842Q_lut_out = E1L1782 & (E1L880) # !E1L1782 & (E1L1842Q);
E1L1842Q = DFFE(E1L1842Q_lut_out, GLOBAL(clk), , , );


--BC1L369 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[29]~15254 at LC5_14_I1
--operation mode is normal

BC1L369 = BC1L370 & BC1L368 & (E1L1842Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[29] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[29] at LC6_12_K1
--operation mode is normal

BC1_enet_nios_data_master_readdata[29] = BC1L367 & BC1L369 & BC1L245 & BC1L329;


--MJ30L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F29|the_apex20k_lcell~COMBOUT at LC1_13_K1
--operation mode is normal

MJ30L3 = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[29] # !JH1_p3_do_custom_instruction);

--MJ30_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F29|cascout at LC1_13_K1
--operation mode is normal

MJ30_cascout = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[29] # !JH1_p3_do_custom_instruction);


--KE15_q[29] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[29] at EC2_1_Y1
KE15_q[29]_data_in = HJ1L39;
KE15_q[29]_write_enable = PH1L6;
KE15_q[29]_clock_0 = GLOBAL(clk);
KE15_q[29]_clock_1 = GLOBAL(clk);
KE15_q[29]_clock_enable_1 = GH1L8;
KE15_q[29]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[29]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[29] = MEMORY_SEGMENT(KE15_q[29]_data_in, KE15_q[29]_write_enable, KE15_q[29]_clock_0, KE15_q[29]_clock_1, , , , KE15_q[29]_clock_enable_1, VCC, KE15_q[29]_write_address, KE15_q[29]_read_address);


--VB1_spi_slave_select_holding_reg[5] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[5] at LC7_3_Z2
--operation mode is normal

VB1_spi_slave_select_holding_reg[5]_lut_out = XJ1_op_a[5];
VB1_spi_slave_select_holding_reg[5] = DFFE(VB1_spi_slave_select_holding_reg[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--VB1_shift_reg[5] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[5] at LC8_2_Z2
--operation mode is normal

VB1_shift_reg[5]_lut_out = VB1L175 & VB1_shift_reg[4] # !VB1L175 & (VB1L186);
VB1_shift_reg[5] = DFFE(VB1_shift_reg[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VC1_readdata[5] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[5] at LC5_4_R1
--operation mode is normal

VC1_readdata[5]_lut_out = VD1L6 & (VC1_period_h_register[5] & VD1L1 # !VC1_period_l_register[5]) # !VD1L6 & VC1_period_h_register[5] & (VD1L1);
VC1_readdata[5] = DFFE(VC1_readdata[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PB1_readdata[5] is dual_processor:inst|button_pio:the_button_pio|readdata[5] at LC9_5_X1
--operation mode is normal

PB1_readdata[5]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[5] & !TJ1_dc_address[3] & !TJ1_dc_address[2];
PB1_readdata[5] = DFFE(PB1_readdata[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L149 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~15255 at LC7_5_X1
--operation mode is normal

BC1L149 = VC1_readdata[5] & (PB1_readdata[5] # BC1L423) # !VC1_readdata[5] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (PB1_readdata[5] # BC1L423);

--BC1L154 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~15504 at LC7_5_X1
--operation mode is normal

BC1L154 = VC1_readdata[5] & (PB1_readdata[5] # BC1L423) # !VC1_readdata[5] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (PB1_readdata[5] # BC1L423);


--PD1_readdata[5] is dual_processor:inst|timer2:the_timer2|readdata[5] at LC5_5_X1
--operation mode is normal

PD1_readdata[5]_lut_out = !PD1L179;
PD1_readdata[5] = DFFE(PD1_readdata[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--JK1_readdata[5] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[5] at LC8_16_C2
--operation mode is normal

JK1_readdata[5]_lut_out = !JK1L43;
JK1_readdata[5] = DFFE(JK1_readdata[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L151 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~15398 at LC8_5_X1
--operation mode is normal

BC1L151 = (PD1_readdata[5] & (JK1_readdata[5] # !UD1_enet_nios_data_master_qualified_request_uart2_s1) # !PD1_readdata[5] & !QD1_enet_nios_data_master_requests_timer2_s1 & (JK1_readdata[5] # !UD1_enet_nios_data_master_qualified_request_uart2_s1)) & CASCADE(BC1L154);


--E1_LS_CAM_LATCH_DATA_INPUT[5] is position_velocity_interface_unit:inst18|LS_CAM_LATCH_DATA_INPUT[5] at LC2_10_V1
--operation mode is normal

E1_LS_CAM_LATCH_DATA_INPUT[5]_lut_out = RK3_matchout_node[5] & !D1_UP_DN_INTERNAL # !RK3_matchout_node[5] & (E1_LS_CAM_LATCH_DATA_INPUT[5]);
E1_LS_CAM_LATCH_DATA_INPUT[5] = DFFE(E1_LS_CAM_LATCH_DATA_INPUT[5]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--RK2_matchout_node[0] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0] at ESB_1_O2
RK2_matchout_node[0]_data_in = RK2_WS2;
RK2_matchout_node[0]_clock_0 = GLOBAL(clk);
RK2_matchout_node[0]_write_enable = E1L181;
RK2_matchout_node[0]_write_invert = RK2_WS2;
RK2_matchout_node[0]_write_address = WR_ADDR(RK2L2, E1_~GND, RK2L2, RK2L2, RK2L2);
RK2_matchout_node[0]_literals = LITERALS(RK2_pattern_reg_node[0], RK2_pattern_reg_node[1], RK2_pattern_reg_node[2], RK2_pattern_reg_node[3], RK2_pattern_reg_node[4], RK2_pattern_reg_node[5], RK2_pattern_reg_node[6], RK2_pattern_reg_node[7], RK2_pattern_reg_node[8], RK2_pattern_reg_node[9], RK2_pattern_reg_node[10], RK2_pattern_reg_node[11], RK2_pattern_reg_node[12], RK2_pattern_reg_node[13], RK2_pattern_reg_node[14], RK2_pattern_reg_node[15], RK2_pattern_reg_node[16], RK2_pattern_reg_node[17], RK2_pattern_reg_node[18], RK2_pattern_reg_node[19], RK2_pattern_reg_node[20], RK2_pattern_reg_node[21], RK2_pattern_reg_node[22], RK2_pattern_reg_node[23]);
RK2_matchout_node[0] = CAM_SLICE(RK2_matchout_node[0]_data_in, RK2_matchout_node[0]_clock_0, , , , RK2_matchout_node[0]_write_enable, , , , RK2_matchout_node[0]_write_invertRK2_matchout_node[0]_write_address, RK2_matchout_node[0]_literals);


--E1_GP_CAM2_LATCH_ENBL is position_velocity_interface_unit:inst18|GP_CAM2_LATCH_ENBL at LC5_11_Q2
--operation mode is normal

E1_GP_CAM2_LATCH_ENBL_lut_out = TJ1_dc_address[5] # !E1L464 # !TJ1_dc_address[2] # !E1L466;
E1_GP_CAM2_LATCH_ENBL = DFFE(E1_GP_CAM2_LATCH_ENBL_lut_out, GLOBAL(clk), , , );


--E1L1794Q is position_velocity_interface_unit:inst18|data_output[5]~reg0 at LC6_14_E1
--operation mode is normal

E1L1794Q_lut_out = E1L1782 & (E1L556) # !E1L1782 & (E1L1794Q);
E1L1794Q = DFFE(E1L1794Q_lut_out, GLOBAL(clk), , , );


--BC1L152 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~15399 at LC7_13_E1
--operation mode is normal

BC1L152 = (enet_D[5] & (E1L1794Q # !BD1_chipselect_to_the_pv_unit1) # !enet_D[5] & !SC1_enet_nios_data_master_requests_lan91c111_0_s1 & (E1L1794Q # !BD1_chipselect_to_the_pv_unit1)) & CASCADE(BC1L156);


--FE14L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~481 at LC7_11_E2
--operation mode is arithmetic

FE14L11 = AE1_partial_product_node[0][5] $ (!FE14L10);

--FE14L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~483 at LC7_11_E2
--operation mode is arithmetic

FE14L12 = CARRY(AE1_partial_product_node[0][5] # !FE14L10);


--FE11L5 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~466 at LC3_4_E2
--operation mode is arithmetic

FE11L5 = AE1_partial_product_node[1][3] $ AE1_partial_product_node[2][1] $ FE11L8;

--FE11L6 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~468 at LC3_4_E2
--operation mode is arithmetic

FE11L6 = CARRY(AE1_partial_product_node[1][3] & (AE1_partial_product_node[2][1] # !FE11L8) # !AE1_partial_product_node[1][3] & AE1_partial_product_node[2][1] & !FE11L8);


--L1_q[5] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[5] at LC3_9_B2
--operation mode is normal

L1_q[5]_lut_out = AJ1_custom_instruction_start[0] & (L1L81) # !AJ1_custom_instruction_start[0] & L1_q[4];
L1_q[5] = DFFE(L1_q[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BC1L330 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~15259 at LC3_7_C1
--operation mode is normal

BC1L330 = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & KE2_q[7] & (KE9_q[7] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1) # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (KE9_q[7] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--G1L47Q is prince_tie_bar_counter:inst73|data_output[23]~reg0 at LC2_7_E1
--operation mode is normal

G1L47Q_lut_out = AL9_pre_out[7];
G1L47Q = DFFE(G1L47Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L331 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~15260 at LC7_7_C1
--operation mode is normal

BC1L331 = BC1L330 & (G1L47Q # !CD1_chipselect_to_the_pv_unit2);


--BC1L332 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~15261 at LC3_10_M1
--operation mode is normal

BC1L332 = DC1_enet_nios_data_master_requests_SRAM1_avalonS & DC1_incoming_ext_ram_bus_data[23] & (KE11_q[7] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE11_q[7] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--E1L1830Q is position_velocity_interface_unit:inst18|data_output[23]~reg0 at LC5_7_G2
--operation mode is normal

E1L1830Q_lut_out = E1L1782 & (E1L808) # !E1L1782 & E1L1830Q;
E1L1830Q = DFFE(E1L1830Q_lut_out, GLOBAL(clk), , , );


--BC1L333 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~15263 at LC5_10_M1
--operation mode is normal

BC1L333 = BC1L334 & BC1L332 & (E1L1830Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[23] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23] at LC8_7_C1
--operation mode is normal

BC1_enet_nios_data_master_readdata[23] = BC1L333 & BC1L245 & BC1L331 & BC1L329;


--MJ24L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F23|the_apex20k_lcell~COMBOUT at LC6_6_C1
--operation mode is normal

MJ24L3 = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[23] # !JH1_p3_do_custom_instruction);

--MJ24_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F23|cascout at LC6_6_C1
--operation mode is normal

MJ24_cascout = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[23] # !JH1_p3_do_custom_instruction);


--KE15_q[23] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[23] at EC2_1_X1
KE15_q[23]_data_in = QJ1_alu_result[23];
KE15_q[23]_write_enable = PH1L6;
KE15_q[23]_clock_0 = GLOBAL(clk);
KE15_q[23]_clock_1 = GLOBAL(clk);
KE15_q[23]_clock_enable_1 = GH1L8;
KE15_q[23]_write_address = WR_ADDR(BH1_dest_local_4[0], BH1_dest_local_4[1], BH1_dest_local_4[2], BH1_dest_local_4[3], DK3L3, DK3L6, DK3L9, DK3L12, DK3L14);
KE15_q[23]_read_address = RD_ADDR(NH1_b_local[0], NH1_b_local[1], NH1_b_local[2], NH1_b_local[3], DK2L3, DK2L6, DK2L9, DK2L12, DK2L14);
KE15_q[23] = MEMORY_SEGMENT(KE15_q[23]_data_in, KE15_q[23]_write_enable, KE15_q[23]_clock_0, KE15_q[23]_clock_1, , , , KE15_q[23]_clock_enable_1, VCC, KE15_q[23]_write_address, KE15_q[23]_read_address);


--VB1_spi_slave_select_holding_reg[15] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[15] at LC6_6_Z2
--operation mode is normal

VB1_spi_slave_select_holding_reg[15]_lut_out = XJ1_op_a[15];
VB1_spi_slave_select_holding_reg[15] = DFFE(VB1_spi_slave_select_holding_reg[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--E1L686 is position_velocity_interface_unit:inst18|Mux~3693 at LC8_3_Q2
--operation mode is normal

E1L686 = TJ1_dc_address[3] & (E1L684 & (E1_VELOCITY[15]) # !E1L684 & E1_LATCHED_V_COUNT_Q4[15]) # !TJ1_dc_address[3] & (E1L684);


--E1L694 is position_velocity_interface_unit:inst18|Mux~3697 at LC2_3_Q2
--operation mode is normal

E1L694 = E1_VELOCITY_COUNT[15] & !TJ1_dc_address[2] & !TJ1_dc_address[3];


--E1L692 is position_velocity_interface_unit:inst18|Mux~3696 at LC9_3_Q2
--operation mode is normal

E1L692 = TJ1_dc_address[5] & (TJ1_dc_address[4]) # !TJ1_dc_address[5] & (TJ1_dc_address[4] & E1L688 # !TJ1_dc_address[4] & (E1L690));


--BC1L399 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~486 at LC7_8_L1
--operation mode is normal

BC1L399 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[15]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[15] # !YB1L49;

--BC1L426 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15505 at LC7_8_L1
--operation mode is normal

BC1L426 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[15]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[15] # !YB1L49;


--BC1L284 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~15400 at LC8_8_L1
--operation mode is normal

BC1L284 = (DC1L94 & BC1_dbs_16_reg_segment_0[15] & (KE12_q[7] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1L94 & (KE12_q[7] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1)) & CASCADE(BC1L426);


--FL1_X4_INTERNAL is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder2|X4_INTERNAL at LC6_11_F1
--operation mode is normal

FL1_X4_INTERNAL_lut_out = !FL1_REQUEST_FOR_X4_PULSE & FL1_OK_FOR_X4_PULSE & (!FL1L9);
FL1_X4_INTERNAL = DFFE(FL1_X4_INTERNAL_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FE23L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~594 at LC2_3_B2
--operation mode is arithmetic

FE23L17 = FE20_sout_node[13] $ FE17_sout_node[5] $ FE23L20;

--FE23L18 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~596 at LC2_3_B2
--operation mode is arithmetic

FE23L18 = CARRY(FE20_sout_node[13] & !FE17_sout_node[5] & !FE23L20 # !FE20_sout_node[13] & (!FE23L20 # !FE17_sout_node[5]));


--CE2_single_input_node[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[1] at LC5_11_K1
--operation mode is normal

CE2_single_input_node[1]_lut_out = !AE1_partial_product_node[7][1];
CE2_single_input_node[1] = DFFE(CE2_single_input_node[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1_q[15] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[15] at LC9_16_B2
--operation mode is normal

L1_q[15]_lut_out = AJ1_custom_instruction_start[0] & (L1L86) # !AJ1_custom_instruction_start[0] & (L1_q[14]);
L1_q[15] = DFFE(L1_q[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BC1L372 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[30]~15265 at LC7_8_C1
--operation mode is normal

BC1L372 = KE1_q[6] & (KE8_q[6] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1) # !KE1_q[6] & !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (KE8_q[6] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--G1L65Q is prince_tie_bar_counter:inst73|data_output[30]~reg0 at LC4_8_C1
--operation mode is normal

G1L65Q_lut_out = AL10_pre_out[6];
G1L65Q = DFFE(G1L65Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L373 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[30]~15266 at LC5_8_C1
--operation mode is normal

BC1L373 = BC1L372 & (G1L65Q # !CD1_chipselect_to_the_pv_unit2);


--BC1L374 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[30]~15267 at LC6_12_C1
--operation mode is normal

BC1L374 = DC1_enet_nios_data_master_requests_SRAM1_avalonS & DC1_incoming_ext_ram_bus_data[30] & (KE10_q[6] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE10_q[6] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--E1L1844Q is position_velocity_interface_unit:inst18|data_output[30]~reg0 at LC5_2_L2
--operation mode is normal

E1L1844Q_lut_out = E1L1782 & (E1L892) # !E1L1782 & E1L1844Q;
E1L1844Q = DFFE(E1L1844Q_lut_out, GLOBAL(clk), , , );


--BC1L375 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[30]~15269 at LC5_12_C1
--operation mode is normal

BC1L375 = BC1L376 & BC1L374 & (E1L1844Q # !BD1_chipselect_to_the_pv_unit1);


--BC1_enet_nios_data_master_readdata[30] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[30] at LC4_3_C1
--operation mode is normal

BC1_enet_nios_data_master_readdata[30] = BC1L373 & BC1L375 & BC1L245 & BC1L329;


--MJ31L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F30|the_apex20k_lcell~COMBOUT at LC4_2_C1
--operation mode is normal

MJ31L3 = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[30] # !JH1_p3_do_custom_instruction);

--MJ31_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F30|cascout at LC4_2_C1
--operation mode is normal

MJ31_cascout = !JH1_p3_do_iRDCTL & (AC1_enet_nios_custom_instruction_master_result[30] # !JH1_p3_do_custom_instruction);


--R1L45 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[14]~137 at LC3_10_A1
--operation mode is normal

R1L45 = R1L22 & (FG1_op_a[14]) # !R1L22 & BC1L39;


--Y1L55 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[14]~137 at LC8_11_A1
--operation mode is normal

Y1L55 = Y1L30 & (FG1_op_a[14]) # !Y1L30 & BC1L39;


--VB1_spi_slave_select_holding_reg[14] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[14] at LC10_6_Z2
--operation mode is normal

VB1_spi_slave_select_holding_reg[14]_lut_out = XJ1_op_a[14];
VB1_spi_slave_select_holding_reg[14] = DFFE(VB1_spi_slave_select_holding_reg[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--E1L670 is position_velocity_interface_unit:inst18|Mux~3685 at LC1_7_O2
--operation mode is normal

E1L670 = E1_LATCHED_V_COUNT_Q1[14] & TJ1_dc_address[3] & TJ1_dc_address[2];


--E1L680 is position_velocity_interface_unit:inst18|Mux~3690 at LC5_7_O2
--operation mode is normal

E1L680 = E1_VELOCITY_COUNT[14] & (!TJ1_dc_address[3] & !TJ1_dc_address[2]);


--E1L678 is position_velocity_interface_unit:inst18|Mux~3689 at LC4_7_O2
--operation mode is normal

E1L678 = TJ1_dc_address[4] & TJ1_dc_address[5] # !TJ1_dc_address[4] & (TJ1_dc_address[5] & E1L674 # !TJ1_dc_address[5] & (E1L676));


--FL1_UP_DN_INTERNAL is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder2|UP_DN_INTERNAL at LC10_1_F1
--operation mode is normal

FL1_UP_DN_INTERNAL_lut_out = FL1L7 & FL1_UP_DN_INTERNAL # !FL1L7 & (!FL1L5);
FL1_UP_DN_INTERNAL = DFFE(FL1_UP_DN_INTERNAL_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FE23L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~598 at LC1_3_B2
--operation mode is arithmetic

FE23L19 = FE20_sout_node[12] $ FE17_sout_node[4] $ !FE23L2;

--FE23L20 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~600 at LC1_3_B2
--operation mode is arithmetic

FE23L20 = CARRY(FE20_sout_node[12] & (FE17_sout_node[4] # !FE23L2) # !FE20_sout_node[12] & FE17_sout_node[4] & !FE23L2);


--CE2_single_input_node[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[0] at LC10_15_B2
--operation mode is normal

CE2_single_input_node[0]_lut_out = !AE1_partial_product_node[7][0];
CE2_single_input_node[0] = DFFE(CE2_single_input_node[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1_q[14] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[14] at LC4_16_B2
--operation mode is normal

L1_q[14]_lut_out = AJ1_custom_instruction_start[0] & (L1L89) # !AJ1_custom_instruction_start[0] & L1_q[13];
L1_q[14] = DFFE(L1_q[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--R1L44 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[13]~138 at LC6_10_A1
--operation mode is normal

R1L44 = R1L22 & (FG1_op_a[13]) # !R1L22 & BC1L38;


--Y1L54 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[13]~138 at LC7_9_I1
--operation mode is normal

Y1L54 = Y1L30 & (FG1_op_a[13]) # !Y1L30 & BC1L38;


--VB1_spi_slave_select_holding_reg[13] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[13] at LC8_3_Z2
--operation mode is normal

VB1_spi_slave_select_holding_reg[13]_lut_out = XJ1_op_a[13];
VB1_spi_slave_select_holding_reg[13] = DFFE(VB1_spi_slave_select_holding_reg[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--E1L666 is position_velocity_interface_unit:inst18|Mux~3683 at LC9_4_S2
--operation mode is normal

E1L666 = !TJ1_dc_address[3] & !TJ1_dc_address[2] & E1_VELOCITY_COUNT[13];


--E1L658 is position_velocity_interface_unit:inst18|Mux~3679 at LC6_4_S2
--operation mode is normal

E1L658 = TJ1_dc_address[3] & (E1L656 & (E1_VELOCITY[13]) # !E1L656 & E1_LATCHED_V_COUNT_Q4[13]) # !TJ1_dc_address[3] & (E1L656);


--E1L664 is position_velocity_interface_unit:inst18|Mux~3682 at LC4_4_S2
--operation mode is normal

E1L664 = TJ1_dc_address[5] & TJ1_dc_address[4] # !TJ1_dc_address[5] & (TJ1_dc_address[4] & (E1L660) # !TJ1_dc_address[4] & E1L662);


--FE20_sout_node[11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[11] at LC6_5_E2
--operation mode is arithmetic

FE20_sout_node[11]_lut_out = FE14L13 $ FE11L9 $ !FE20L29;
FE20_sout_node[11] = DFFE(FE20_sout_node[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[11]~141 at LC6_5_E2
--operation mode is arithmetic

FE20L31 = CARRY(FE14L13 & (FE11L9 # !FE20L29) # !FE14L13 & FE11L9 & !FE20L29);


--FE17_sout_node[3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[3] at LC8_9_A2
--operation mode is arithmetic

FE17_sout_node[3]_lut_out = FE5L5 $ FE8L3 $ !FE17L10;
FE17_sout_node[3] = DFFE(FE17_sout_node[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[3]~130 at LC8_9_A2
--operation mode is arithmetic

FE17L15 = CARRY(FE5L5 & (FE8L3 # !FE17L10) # !FE5L5 & FE8L3 & !FE17L10);


--L1_q[13] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[13] at LC2_16_B2
--operation mode is normal

L1_q[13]_lut_out = AJ1_custom_instruction_start[0] & (L1L92) # !AJ1_custom_instruction_start[0] & L1_q[12];
L1_q[13] = DFFE(L1_q[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--R1L43 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[12]~139 at LC9_11_A1
--operation mode is normal

R1L43 = R1L22 & (FG1_op_a[12]) # !R1L22 & BC1L37;


--Y1L53 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[12]~139 at LC7_10_I1
--operation mode is normal

Y1L53 = Y1L30 & FG1_op_a[12] # !Y1L30 & (BC1L37);


--VB1_spi_slave_select_holding_reg[12] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[12] at LC10_3_Z2
--operation mode is normal

VB1_spi_slave_select_holding_reg[12]_lut_out = XJ1_op_a[12];
VB1_spi_slave_select_holding_reg[12] = DFFE(VB1_spi_slave_select_holding_reg[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--E1L650 is position_velocity_interface_unit:inst18|Mux~3675 at LC1_5_P2
--operation mode is normal

E1L650 = TJ1_dc_address[5] & (E1L646 # TJ1_dc_address[4]) # !TJ1_dc_address[5] & (!TJ1_dc_address[4] & E1L648);


--E1L642 is position_velocity_interface_unit:inst18|Mux~3671 at LC4_5_P2
--operation mode is normal

E1L642 = TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q1[12] & TJ1_dc_address[2];


--E1L652 is position_velocity_interface_unit:inst18|Mux~3676 at LC2_5_P2
--operation mode is normal

E1L652 = !TJ1_dc_address[3] & E1_VELOCITY_COUNT[12] & !TJ1_dc_address[2];


--AL8_pre_out[3] is prince_tie_bar_counter:inst73|up_down_counter:counter2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_2_F1
--operation mode is counter

AL8_pre_out[3]_lut_out = AL8_pre_out[3] $ AL8_the_carries[3];
AL8_pre_out[3]_sload_eqn = (!FL1_X4_INTERNAL & AL8_pre_out[3]) # (FL1_X4_INTERNAL & AL8_pre_out[3]_lut_out);
AL8_pre_out[3]_reg_input = AL8_pre_out[3]_sload_eqn & !QC1_data_out[0];
AL8_pre_out[3] = DFFE(AL8_pre_out[3]_reg_input, GLOBAL(clk), , , );

--AL8_the_carries[4] is prince_tie_bar_counter:inst73|up_down_counter:counter2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_2_F1
--operation mode is counter

AL8_the_carries[4] = CARRY(FL1_UP_DN_INTERNAL $ !AL8_pre_out[3] # !AL8_the_carries[3]);


--FE20_sout_node[10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[10] at LC5_5_E2
--operation mode is arithmetic

FE20_sout_node[10]_lut_out = FE11L11 $ FE14L15 $ FE20L27;
FE20_sout_node[10] = DFFE(FE20_sout_node[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[10]~144 at LC5_5_E2
--operation mode is arithmetic

FE20L29 = CARRY(FE11L11 & !FE14L15 & !FE20L27 # !FE11L11 & (!FE20L27 # !FE14L15));


--FE17_sout_node[2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[2] at LC7_9_A2
--operation mode is arithmetic

FE17_sout_node[2]_lut_out = FE5_cs_buffer[0] $ FE8L5 $ FE17L12;
FE17_sout_node[2] = DFFE(FE17_sout_node[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~133 at LC7_9_A2
--operation mode is arithmetic

FE17L10 = CARRY(FE5_cs_buffer[0] & !FE8L5 & !FE17L12 # !FE5_cs_buffer[0] & (!FE17L12 # !FE8L5));


--L1_q[12] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[12] at LC7_16_B2
--operation mode is normal

L1_q[12]_lut_out = AJ1_custom_instruction_start[0] & (L1L95) # !AJ1_custom_instruction_start[0] & (L1_q[11]);
L1_q[12] = DFFE(L1_q[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--VB1_spi_slave_select_holding_reg[11] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[11] at LC5_1_V2
--operation mode is normal

VB1_spi_slave_select_holding_reg[11]_lut_out = XJ1_op_a[11];
VB1_spi_slave_select_holding_reg[11] = DFFE(VB1_spi_slave_select_holding_reg[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--TC1_readdata[11] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[11] at LC2_5_V2
--operation mode is normal

TC1_readdata[11]_lut_out = VD1L1 & (TC1_period_h_register[11] # TC1_period_l_register[11] & VD1L6) # !VD1L1 & TC1_period_l_register[11] & (VD1L6);
TC1_readdata[11] = DFFE(TC1_readdata[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VC1_readdata[11] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[11] at LC10_12_R1
--operation mode is normal

VC1_readdata[11]_lut_out = VD1L6 & (VC1_period_l_register[11] # VC1_period_h_register[11] & VD1L1) # !VD1L6 & VC1_period_h_register[11] & (VD1L1);
VC1_readdata[11] = DFFE(VC1_readdata[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L234 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~15270 at LC2_15_N1
--operation mode is normal

BC1L234 = VC1_readdata[11] & (TC1_readdata[11] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1) # !VC1_readdata[11] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (TC1_readdata[11] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1);

--BC1L242 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~15506 at LC2_15_N1
--operation mode is normal

BC1L242 = VC1_readdata[11] & (TC1_readdata[11] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1) # !VC1_readdata[11] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (TC1_readdata[11] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1);


--PD1_readdata[11] is dual_processor:inst|timer2:the_timer2|readdata[11] at LC4_14_N1
--operation mode is normal

PD1_readdata[11]_lut_out = !PD1L197;
PD1_readdata[11] = DFFE(PD1_readdata[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PB1_readdata[11] is dual_processor:inst|button_pio:the_button_pio|readdata[11] at LC2_14_N1
--operation mode is normal

PB1_readdata[11]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[11] & (!TJ1_dc_address[3] & !TJ1_dc_address[2]);
PB1_readdata[11] = DFFE(PB1_readdata[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L240 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~15401 at LC3_15_N1
--operation mode is normal

BC1L240 = (PB1_readdata[11] & (PD1_readdata[11] # !QD1_enet_nios_data_master_requests_timer2_s1) # !PB1_readdata[11] & BC1L423 & (PD1_readdata[11] # !QD1_enet_nios_data_master_requests_timer2_s1)) & CASCADE(BC1L242);


--BC1_dbs_16_reg_segment_0[11] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[11] at LC2_10_F1
--operation mode is normal

BC1_dbs_16_reg_segment_0[11]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & KE1_q[3] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L488);
BC1_dbs_16_reg_segment_0[11] = DFFE(BC1_dbs_16_reg_segment_0[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--BC1L235 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~15272 at LC1_10_F1
--operation mode is normal

BC1L235 = enet_D[11] & (BC1_dbs_16_reg_segment_0[11] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !enet_D[11] & !SC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BC1_dbs_16_reg_segment_0[11] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--BC1L419 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~546 at LC5_10_F1
--operation mode is normal

BC1L419 = DC1_incoming_ext_ram_bus_data[11] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS;


--BC1L236 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~15273 at LC10_10_F1
--operation mode is normal

BC1L236 = BC1L419 & (BC1_dbs_16_reg_segment_0[11] # !W1_enet_nios_data_master_requests_ad_ram_s1 & !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--BC1L395 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~482 at LC10_15_B1
--operation mode is normal

BC1L395 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[11] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[11]) # !YB1L49;


--BC1L237 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~15274 at LC7_11_F1
--operation mode is normal

BC1L237 = BC1L395 & (BC1_dbs_16_reg_segment_0[11] # !DC1L94);


--BC1L238 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~15275 at LC3_10_F1
--operation mode is normal

BC1L238 = BC1L237 & BC1L236 & (KE12_q[3] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--G1L23Q is prince_tie_bar_counter:inst73|data_output[11]~reg0 at LC10_3_F1
--operation mode is normal

G1L23Q_lut_out = AL8_pre_out[3];
G1L23Q = DFFE(G1L23Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L239 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~15276 at LC8_10_F1
--operation mode is normal

BC1L239 = BC1L235 & BC1L238 & (G1L23Q # !CD1_chipselect_to_the_pv_unit2);

--BC1L243 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~15507 at LC8_10_F1
--operation mode is normal

BC1L243 = BC1L235 & BC1L238 & (G1L23Q # !CD1_chipselect_to_the_pv_unit2);


--E1L1806Q is position_velocity_interface_unit:inst18|data_output[11]~reg0 at LC8_2_O2
--operation mode is normal

E1L1806Q_lut_out = E1L1782 & (E1L640) # !E1L1782 & E1L1806Q;
E1L1806Q = DFFE(E1L1806Q_lut_out, GLOBAL(clk), , , );


--MD1_readdata[11] is dual_processor:inst|timer1:the_timer1|readdata[11] at LC4_10_F1
--operation mode is normal

MD1_readdata[11]_lut_out = !MD1L196;
MD1_readdata[11] = DFFE(MD1_readdata[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L241 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~15402 at LC9_10_F1
--operation mode is normal

BC1L241 = (E1L1806Q & (MD1_readdata[11] # !ND1_enet_nios_data_master_requests_timer1_s1) # !E1L1806Q & !BD1_chipselect_to_the_pv_unit1 & (MD1_readdata[11] # !ND1_enet_nios_data_master_requests_timer1_s1)) & CASCADE(BC1L243);


--FE20_sout_node[9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[9] at LC4_5_E2
--operation mode is arithmetic

FE20_sout_node[9]_lut_out = FE11L13 $ FE14L17 $ !FE20L25;
FE20_sout_node[9] = DFFE(FE20_sout_node[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[9]~147 at LC4_5_E2
--operation mode is arithmetic

FE20L27 = CARRY(FE11L13 & (FE14L17 # !FE20L25) # !FE11L13 & FE14L17 & !FE20L25);


--FE17_cs_buffer[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] at LC5_3_A2
--operation mode is arithmetic

FE17_cs_buffer[1] = FE17_sout_node[1];

--FE17_cout[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[1] at LC5_3_A2
--operation mode is arithmetic

FE17_cout[1] = CARRY(EE6L1);


--L1_q[11] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[11] at LC8_13_W1
--operation mode is normal

L1_q[11]_lut_out = AJ1_custom_instruction_start[0] & (L1L98) # !AJ1_custom_instruction_start[0] & L1_q[10];
L1_q[11] = DFFE(L1_q[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--VB1_spi_slave_select_holding_reg[10] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[10] at LC10_1_V2
--operation mode is normal

VB1_spi_slave_select_holding_reg[10]_lut_out = XJ1_op_a[10];
VB1_spi_slave_select_holding_reg[10] = DFFE(VB1_spi_slave_select_holding_reg[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--TC1_readdata[10] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[10] at LC3_13_V2
--operation mode is normal

TC1_readdata[10]_lut_out = TC1_period_l_register[10] & (VD1L6 # TC1_period_h_register[10] & VD1L1) # !TC1_period_l_register[10] & (TC1_period_h_register[10] & VD1L1);
TC1_readdata[10] = DFFE(TC1_readdata[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VC1_readdata[10] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[10] at LC9_6_R2
--operation mode is normal

VC1_readdata[10]_lut_out = VC1_period_h_register[10] & (VD1L1 # VD1L6 & VC1_period_l_register[10]) # !VC1_period_h_register[10] & VD1L6 & VC1_period_l_register[10];
VC1_readdata[10] = DFFE(VC1_readdata[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L222 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~15278 at LC9_7_N1
--operation mode is normal

BC1L222 = TC1_readdata[10] & (VC1_readdata[10] # !WC1_enet_nios_data_master_requests_one_ms_timer_s1) # !TC1_readdata[10] & !UC1_enet_nios_data_master_requests_o_scope_timer_s1 & (VC1_readdata[10] # !WC1_enet_nios_data_master_requests_one_ms_timer_s1);

--BC1L230 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~15508 at LC9_7_N1
--operation mode is normal

BC1L230 = TC1_readdata[10] & (VC1_readdata[10] # !WC1_enet_nios_data_master_requests_one_ms_timer_s1) # !TC1_readdata[10] & !UC1_enet_nios_data_master_requests_o_scope_timer_s1 & (VC1_readdata[10] # !WC1_enet_nios_data_master_requests_one_ms_timer_s1);


--PD1_readdata[10] is dual_processor:inst|timer2:the_timer2|readdata[10] at LC5_6_N1
--operation mode is normal

PD1_readdata[10]_lut_out = !PD1L194;
PD1_readdata[10] = DFFE(PD1_readdata[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PB1_readdata[10] is dual_processor:inst|button_pio:the_button_pio|readdata[10] at LC6_13_N1
--operation mode is normal

PB1_readdata[10]_lut_out = !TJ1_dc_address[2] & !TJ1_dc_address[3] & DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[10];
PB1_readdata[10] = DFFE(PB1_readdata[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L228 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~15403 at LC10_7_N1
--operation mode is normal

BC1L228 = (PD1_readdata[10] & (PB1_readdata[10] # BC1L423) # !PD1_readdata[10] & !QD1_enet_nios_data_master_requests_timer2_s1 & (PB1_readdata[10] # BC1L423)) & CASCADE(BC1L230);


--BC1_dbs_16_reg_segment_0[10] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[10] at LC1_5_B1
--operation mode is normal

BC1_dbs_16_reg_segment_0[10]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & KE1_q[2] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L486);
BC1_dbs_16_reg_segment_0[10] = DFFE(BC1_dbs_16_reg_segment_0[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--BC1L223 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~15280 at LC3_5_B1
--operation mode is normal

BC1L223 = enet_D[10] & (BC1_dbs_16_reg_segment_0[10] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !enet_D[10] & !SC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BC1_dbs_16_reg_segment_0[10] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--BC1L418 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~545 at LC10_6_B1
--operation mode is normal

BC1L418 = DC1_incoming_ext_ram_bus_data[10] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS;


--BC1L224 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~15281 at LC5_6_B1
--operation mode is normal

BC1L224 = BC1L418 & (BC1_dbs_16_reg_segment_0[10] # !W1_enet_nios_data_master_requests_ad_ram_s1 & !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--BC1L394 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~481 at LC8_16_B1
--operation mode is normal

BC1L394 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[10]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[10] # !YB1L49;


--BC1L225 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~15282 at LC8_5_B1
--operation mode is normal

BC1L225 = BC1L394 & (BC1_dbs_16_reg_segment_0[10] # !DC1L94);


--BC1L226 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~15283 at LC9_5_B1
--operation mode is normal

BC1L226 = BC1L225 & BC1L224 & (KE12_q[2] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--G1L21Q is prince_tie_bar_counter:inst73|data_output[10]~reg0 at LC5_3_F1
--operation mode is normal

G1L21Q_lut_out = AL8_pre_out[2];
G1L21Q = DFFE(G1L21Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L227 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~15284 at LC4_5_B1
--operation mode is normal

BC1L227 = BC1L223 & BC1L226 & (G1L21Q # !CD1_chipselect_to_the_pv_unit2);

--BC1L231 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~15509 at LC4_5_B1
--operation mode is normal

BC1L231 = BC1L223 & BC1L226 & (G1L21Q # !CD1_chipselect_to_the_pv_unit2);


--E1L1804Q is position_velocity_interface_unit:inst18|data_output[10]~reg0 at LC9_13_U2
--operation mode is normal

E1L1804Q_lut_out = E1L1782 & (E1L626) # !E1L1782 & E1L1804Q;
E1L1804Q = DFFE(E1L1804Q_lut_out, GLOBAL(clk), , , );


--MD1_readdata[10] is dual_processor:inst|timer1:the_timer1|readdata[10] at LC7_15_W2
--operation mode is normal

MD1_readdata[10]_lut_out = !MD1L193;
MD1_readdata[10] = DFFE(MD1_readdata[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L229 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~15404 at LC5_5_B1
--operation mode is normal

BC1L229 = (MD1_readdata[10] & (E1L1804Q # !BD1_chipselect_to_the_pv_unit1) # !MD1_readdata[10] & !ND1_enet_nios_data_master_requests_timer1_s1 & (E1L1804Q # !BD1_chipselect_to_the_pv_unit1)) & CASCADE(BC1L231);


--FE20_sout_node[8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[8] at LC3_5_E2
--operation mode is arithmetic

FE20_sout_node[8]_lut_out = FE11L15 $ FE14L19 $ FE20L23;
FE20_sout_node[8] = DFFE(FE20_sout_node[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[8]~150 at LC3_5_E2
--operation mode is arithmetic

FE20L25 = CARRY(FE11L15 & !FE14L19 & !FE20L23 # !FE11L15 & (!FE20L23 # !FE14L19));


--FE17_sout_node[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[0] at LC2_3_A2
--operation mode is normal

FE17_sout_node[0]_lut_out = AE1_partial_product_node[5][0] $ (!FE8L7);
FE17_sout_node[0] = DFFE(FE17_sout_node[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1_q[10] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[10] at LC2_13_W1
--operation mode is normal

L1_q[10]_lut_out = AJ1_custom_instruction_start[0] & (L1L101) # !AJ1_custom_instruction_start[0] & L1_q[9];
L1_q[10] = DFFE(L1_q[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--VB1_data_to_cpu[9] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[9] at LC3_12_R1
--operation mode is normal

VB1_data_to_cpu[9]_lut_out = VD1L6 & (VB1_EOP) # !VD1L6 & (VB1L88);
VB1_data_to_cpu[9] = DFFE(VB1_data_to_cpu[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ZC1_readdata[9] is dual_processor:inst|opto_data:the_opto_data|readdata[9] at LC6_12_R2
--operation mode is normal

ZC1_readdata[9]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & (ZC1_data_dir[9]) # !TJ1_dc_address[2] & opto_data[9]);
ZC1_readdata[9] = DFFE(ZC1_readdata[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L212 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~15405 at LC7_8_R1
--operation mode is normal

BC1L212 = (ZC1_readdata[9] & (VB1_data_to_cpu[9] # !WB1_dac_spi_spi_control_port_chipselect) # !ZC1_readdata[9] & !AD1_enet_nios_data_master_requests_opto_data_s1 & (VB1_data_to_cpu[9] # !WB1_dac_spi_spi_control_port_chipselect)) & CASCADE(BC1L218);


--MD1_readdata[9] is dual_processor:inst|timer1:the_timer1|readdata[9] at LC4_11_W2
--operation mode is normal

MD1_readdata[9]_lut_out = !MD1L190;
MD1_readdata[9] = DFFE(MD1_readdata[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L208 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~15288 at LC3_10_G1
--operation mode is normal

BC1L208 = BC1_dbs_16_reg_segment_0[9] & (MD1_readdata[9] # !ND1_enet_nios_data_master_requests_timer1_s1) # !BC1_dbs_16_reg_segment_0[9] & !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (MD1_readdata[9] # !ND1_enet_nios_data_master_requests_timer1_s1);


--E1L1802Q is position_velocity_interface_unit:inst18|data_output[9]~reg0 at LC2_15_G2
--operation mode is normal

E1L1802Q_lut_out = E1L1782 & (E1L612) # !E1L1782 & E1L1802Q;
E1L1802Q = DFFE(E1L1802Q_lut_out, GLOBAL(clk), , , );


--BC1L209 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~15289 at LC6_14_G1
--operation mode is normal

BC1L209 = enet_D[9] & (E1L1802Q # !BD1_chipselect_to_the_pv_unit1) # !enet_D[9] & !SC1_enet_nios_data_master_requests_lan91c111_0_s1 & (E1L1802Q # !BD1_chipselect_to_the_pv_unit1);


--G1L19Q is prince_tie_bar_counter:inst73|data_output[9]~reg0 at LC4_3_F1
--operation mode is normal

G1L19Q_lut_out = AL8_pre_out[1];
G1L19Q = DFFE(G1L19Q_lut_out, GLOBAL(clk), , , G1L63);


--BC1L210 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~15290 at LC7_9_G1
--operation mode is normal

BC1L210 = BC1L209 & BC1L208 & (G1L19Q # !CD1_chipselect_to_the_pv_unit2);

--BC1L216 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~15510 at LC7_9_G1
--operation mode is normal

BC1L216 = BC1L209 & BC1L208 & (G1L19Q # !CD1_chipselect_to_the_pv_unit2);


--JK1_readdata[9] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[9] at LC10_9_C2
--operation mode is normal

JK1_readdata[9]_lut_out = !TJ1_dc_address[4] & TJ1_dc_address[3] & TJ1_dc_address[2] & JK1_control_reg[9];
JK1_readdata[9] = DFFE(JK1_readdata[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PB1_readdata[9] is dual_processor:inst|button_pio:the_button_pio|readdata[9] at LC6_8_G1
--operation mode is normal

PB1_readdata[9]_lut_out = !TJ1_dc_address[3] & !TJ1_dc_address[2] & DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[9];
PB1_readdata[9] = DFFE(PB1_readdata[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L213 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~15406 at LC8_9_G1
--operation mode is normal

BC1L213 = (UD1_enet_nios_data_master_qualified_request_uart2_s1 & JK1_readdata[9] & (PB1_readdata[9] # BC1L423) # !UD1_enet_nios_data_master_qualified_request_uart2_s1 & (PB1_readdata[9] # BC1L423)) & CASCADE(BC1L216);


--R1L40 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[9]~140 at LC7_2_A1
--operation mode is normal

R1L40 = R1L22 & FG1_op_a[9] # !R1L22 & (BC1L34);


--Y1L50 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[9]~140 at LC7_14_K1
--operation mode is normal

Y1L50 = Y1L30 & FG1_op_a[9] # !Y1L30 & (BC1L34);


--BC1L393 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~480 at LC9_9_C1
--operation mode is normal

BC1L393 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[9]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[9] # !YB1L49;

--BC1L427 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15511 at LC9_9_C1
--operation mode is normal

BC1L427 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[9]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[9] # !YB1L49;


--BC1L214 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~15407 at LC10_9_C1
--operation mode is normal

BC1L214 = (DC1L94 & BC1_dbs_16_reg_segment_0[9] & (KE12_q[1] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1L94 & (KE12_q[1] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1)) & CASCADE(BC1L427);


--FE20_sout_node[7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[7] at LC2_5_E2
--operation mode is arithmetic

FE20_sout_node[7]_lut_out = FE11L17 $ FE14L21 $ !FE20L21;
FE20_sout_node[7] = DFFE(FE20_sout_node[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[7]~153 at LC2_5_E2
--operation mode is arithmetic

FE20L23 = CARRY(FE11L17 & (FE14L21 # !FE20L21) # !FE11L17 & FE14L21 & !FE20L21);


--CE2_drop_bits_node[1][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|drop_bits_node[1][3] at LC2_1_B2
--operation mode is normal

CE2_drop_bits_node[1][3]_lut_out = FE8L11;
CE2_drop_bits_node[1][3] = DFFE(CE2_drop_bits_node[1][3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1_q[9] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[9] at LC8_10_B2
--operation mode is normal

L1_q[9]_lut_out = AJ1_custom_instruction_start[0] & (L1L104) # !AJ1_custom_instruction_start[0] & L1_q[8];
L1_q[9] = DFFE(L1_q[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--VB1_spi_slave_select_holding_reg[8] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[8] at LC10_2_R2
--operation mode is normal

VB1_spi_slave_select_holding_reg[8]_lut_out = XJ1_op_a[8];
VB1_spi_slave_select_holding_reg[8] = DFFE(VB1_spi_slave_select_holding_reg[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--TC1_readdata[8] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[8] at LC5_5_V2
--operation mode is normal

TC1_readdata[8]_lut_out = VD1L1 & (TC1_period_h_register[8] # TC1_period_l_register[8] & VD1L6) # !VD1L1 & TC1_period_l_register[8] & (VD1L6);
TC1_readdata[8] = DFFE(TC1_readdata[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PB1_readdata[8] is dual_processor:inst|button_pio:the_button_pio|readdata[8] at LC1_12_V1
--operation mode is normal

PB1_readdata[8]_lut_out = !TJ1_dc_address[2] & (!TJ1_dc_address[3] & DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[8]);
PB1_readdata[8] = DFFE(PB1_readdata[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L194 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~15293 at LC4_4_V1
--operation mode is normal

BC1L194 = PB1_readdata[8] & (TC1_readdata[8] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1) # !PB1_readdata[8] & BC1L423 & (TC1_readdata[8] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1);

--BC1L201 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~15512 at LC4_4_V1
--operation mode is normal

BC1L201 = PB1_readdata[8] & (TC1_readdata[8] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1) # !PB1_readdata[8] & BC1L423 & (TC1_readdata[8] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1);


--EK1_readdata[8] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[8] at LC4_11_S2
--operation mode is normal

EK1_readdata[8]_lut_out = EK1L51 & (VD1L6 # EK1_control_reg[8] & VD1L1) # !EK1L51 & (EK1_control_reg[8] & VD1L1);
EK1_readdata[8] = DFFE(EK1_readdata[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--JK1_readdata[8] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[8] at LC8_9_C2
--operation mode is normal

JK1_readdata[8]_lut_out = VD1L1 & (JK1_control_reg[8] # JK1L51 & VD1L6) # !VD1L1 & JK1L51 & (VD1L6);
JK1_readdata[8] = DFFE(JK1_readdata[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L197 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~15408 at LC5_4_V1
--operation mode is normal

BC1L197 = (EK1_readdata[8] & (JK1_readdata[8] # !UD1_enet_nios_data_master_qualified_request_uart2_s1) # !EK1_readdata[8] & !SD1_enet_nios_data_master_qualified_request_uart1_s1 & (JK1_readdata[8] # !UD1_enet_nios_data_master_qualified_request_uart2_s1)) & CASCADE(BC1L201);


--BC1_dbs_16_reg_segment_0[8] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[8] at LC8_7_J1
--operation mode is normal

BC1_dbs_16_reg_segment_0[8]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (KE1_q[0]) # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L482);
BC1_dbs_16_reg_segment_0[8] = DFFE(BC1_dbs_16_reg_segment_0[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--MD1_readdata[8] is dual_processor:inst|timer1:the_timer1|readdata[8] at LC2_10_W2
--operation mode is normal

MD1_readdata[8]_lut_out = !MD1L187;
MD1_readdata[8] = DFFE(MD1_readdata[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L195 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~15295 at LC2_6_J1
--operation mode is normal

BC1L195 = MD1_readdata[8] & (BC1_dbs_16_reg_segment_0[8] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1) # !MD1_readdata[8] & !ND1_enet_nios_data_master_requests_timer1_s1 & (BC1_dbs_16_reg_segment_0[8] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1);

--BC1L202 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~15513 at LC2_6_J1
--operation mode is normal

BC1L202 = MD1_readdata[8] & (BC1_dbs_16_reg_segment_0[8] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1) # !MD1_readdata[8] & !ND1_enet_nios_data_master_requests_timer1_s1 & (BC1_dbs_16_reg_segment_0[8] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--G1L17Q is prince_tie_bar_counter:inst73|data_output[8]~reg0 at LC6_3_F1
--operation mode is normal

G1L17Q_lut_out = AL8_sload_path[0];
G1L17Q = DFFE(G1L17Q_lut_out, GLOBAL(clk), , , G1L63);


--TB1_readdata[8] is dual_processor:inst|control_int:the_control_int|readdata[8] at LC9_1_M1
--operation mode is normal

TB1_readdata[8]_lut_out = TB1L59 # RB1_data_out[5] & !TJ1_dc_address[3] & !TJ1_dc_address[2];
TB1_readdata[8] = DFFE(TB1_readdata[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L198 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~15409 at LC3_6_J1
--operation mode is normal

BC1L198 = (TB1_readdata[8] & (G1L17Q # !CD1_chipselect_to_the_pv_unit2) # !TB1_readdata[8] & !UB1_enet_nios_data_master_requests_control_int_s1 & (G1L17Q # !CD1_chipselect_to_the_pv_unit2)) & CASCADE(BC1L202);


--BC1L417 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~543 at LC2_8_J1
--operation mode is normal

BC1L417 = DC1_incoming_ext_ram_bus_data[8] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS;


--BC1L196 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~15297 at LC9_7_J1
--operation mode is normal

BC1L196 = BC1L417 & (BC1_dbs_16_reg_segment_0[8] # !W1_enet_nios_data_master_requests_ad_ram_s1 & !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);

--BC1L203 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~15514 at LC9_7_J1
--operation mode is normal

BC1L203 = BC1L417 & (BC1_dbs_16_reg_segment_0[8] # !W1_enet_nios_data_master_requests_ad_ram_s1 & !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--E1L1800Q is position_velocity_interface_unit:inst18|data_output[8]~reg0 at LC10_15_J1
--operation mode is normal

E1L1800Q_lut_out = E1L1782 & (E1L598) # !E1L1782 & E1L1800Q;
E1L1800Q = DFFE(E1L1800Q_lut_out, GLOBAL(clk), , , );


--BC1L199 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~15410 at LC10_7_J1
--operation mode is normal

BC1L199 = (E1L1800Q & (enet_D[8] # !SC1_enet_nios_data_master_requests_lan91c111_0_s1) # !E1L1800Q & !BD1_chipselect_to_the_pv_unit1 & (enet_D[8] # !SC1_enet_nios_data_master_requests_lan91c111_0_s1)) & CASCADE(BC1L203);


--BC1L392 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~479 at LC4_7_J1
--operation mode is normal

BC1L392 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[8] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[8]) # !YB1L49;

--BC1L428 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15515 at LC4_7_J1
--operation mode is normal

BC1L428 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[8] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[8]) # !YB1L49;


--BC1L200 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~15411 at LC5_7_J1
--operation mode is normal

BC1L200 = (BC1_dbs_16_reg_segment_0[8] & (KE12_q[0] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !BC1_dbs_16_reg_segment_0[8] & !DC1L94 & (KE12_q[0] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1)) & CASCADE(BC1L428);


--FE20_sout_node[6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[6] at LC1_5_E2
--operation mode is arithmetic

FE20_sout_node[6]_lut_out = FE11L19 $ FE14L23 $ FE20L19;
FE20_sout_node[6] = DFFE(FE20_sout_node[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[6]~156 at LC1_5_E2
--operation mode is arithmetic

FE20L21 = CARRY(FE11L19 & !FE14L23 & !FE20L19 # !FE11L19 & (!FE20L19 # !FE14L23));


--CE2_drop_bits_node[1][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|drop_bits_node[1][2] at LC3_9_A2
--operation mode is arithmetic

CE2_drop_bits_node[1][2]_lut_out = AE1_partial_product_node[4][0] $ AE1_partial_product_node[3][2];
CE2_drop_bits_node[1][2] = DFFE(CE2_drop_bits_node[1][2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE8_cout[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cout[0] at LC3_9_A2
--operation mode is arithmetic

FE8_cout[0] = CARRY(!AE1_partial_product_node[4][0] & !AE1_partial_product_node[3][2]);


--L1_q[8] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[8] at LC6_10_B2
--operation mode is normal

L1_q[8]_lut_out = AJ1_custom_instruction_start[0] & (L1L107) # !AJ1_custom_instruction_start[0] & L1_q[7];
L1_q[8] = DFFE(L1_q[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--VC1_readdata[7] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[7] at LC6_6_R2
--operation mode is normal

VC1_readdata[7]_lut_out = VC1_period_l_register[7] & (VD1L6 # VC1_period_h_register[7] & VD1L1) # !VC1_period_l_register[7] & (VC1_period_h_register[7] & VD1L1);
VC1_readdata[7] = DFFE(VC1_readdata[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--ZC1_readdata[7] is dual_processor:inst|opto_data:the_opto_data|readdata[7] at LC8_7_R1
--operation mode is normal

ZC1_readdata[7]_lut_out = !TJ1_dc_address[3] & (TJ1_dc_address[2] & (ZC1_data_dir[7]) # !TJ1_dc_address[2] & opto_data[7]);
ZC1_readdata[7] = DFFE(ZC1_readdata[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L182 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~15412 at LC8_14_R1
--operation mode is normal

BC1L182 = (ZC1_readdata[7] & (VC1_readdata[7] # !WC1_enet_nios_data_master_requests_one_ms_timer_s1) # !ZC1_readdata[7] & !AD1_enet_nios_data_master_requests_opto_data_s1 & (VC1_readdata[7] # !WC1_enet_nios_data_master_requests_one_ms_timer_s1)) & CASCADE(BC1L187);


--VB1_spi_slave_select_holding_reg[7] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[7] at LC1_2_R2
--operation mode is normal

VB1_spi_slave_select_holding_reg[7]_lut_out = XJ1_op_a[7];
VB1_spi_slave_select_holding_reg[7] = DFFE(VB1_spi_slave_select_holding_reg[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--VB1_shift_reg[7] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[7] at LC7_12_Z2
--operation mode is normal

VB1_shift_reg[7]_lut_out = VB1L175 & (VB1_shift_reg[6]) # !VB1L175 & VB1L187;
VB1_shift_reg[7] = DFFE(VB1_shift_reg[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--AL7_pre_out[6] is prince_tie_bar_counter:inst73|up_down_counter:counter1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_13_M1
--operation mode is counter

AL7_pre_out[6]_lut_out = AL7_pre_out[6] $ !AL7_the_carries[6];
AL7_pre_out[6]_sload_eqn = (!FL2_X4_INTERNAL & AL7_pre_out[6]) # (FL2_X4_INTERNAL & AL7_pre_out[6]_lut_out);
AL7_pre_out[6]_reg_input = AL7_pre_out[6]_sload_eqn & !QC1_data_out[0];
AL7_pre_out[6] = DFFE(AL7_pre_out[6]_reg_input, GLOBAL(clk), , , );

--AL7_the_carries[7] is prince_tie_bar_counter:inst73|up_down_counter:counter1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_13_M1
--operation mode is counter

AL7_the_carries[7] = CARRY(!AL7_the_carries[6] & (FL2_UP_DN_INTERNAL $ AL7_pre_out[6]));


--E1L1798Q is position_velocity_interface_unit:inst18|data_output[7]~reg0 at LC3_6_Y2
--operation mode is normal

E1L1798Q_lut_out = E1L1782 & E1L584 # !E1L1782 & (E1L1798Q);
E1L1798Q = DFFE(E1L1798Q_lut_out, GLOBAL(clk), , , );


--MD1_readdata[7] is dual_processor:inst|timer1:the_timer1|readdata[7] at LC3_6_W2
--operation mode is normal

MD1_readdata[7]_lut_out = !MD1L184;
MD1_readdata[7] = DFFE(MD1_readdata[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L183 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~15413 at LC5_13_J1
--operation mode is normal

BC1L183 = (E1L1798Q & (MD1_readdata[7] # !ND1_enet_nios_data_master_requests_timer1_s1) # !E1L1798Q & !BD1_chipselect_to_the_pv_unit1 & (MD1_readdata[7] # !ND1_enet_nios_data_master_requests_timer1_s1)) & CASCADE(BC1L189);


--FE20_sout_node[5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[5] at LC10_3_E2
--operation mode is arithmetic

FE20_sout_node[5]_lut_out = FE14L25 $ FE11L21 $ !FE20L17;
FE20_sout_node[5] = DFFE(FE20_sout_node[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[5]~159 at LC10_3_E2
--operation mode is arithmetic

FE20L19 = CARRY(FE14L25 & (FE11L21 # !FE20L17) # !FE14L25 & FE11L21 & !FE20L17);


--CE2_drop_bits_node[1][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|drop_bits_node[1][1] at LC1_2_B2
--operation mode is normal

CE2_drop_bits_node[1][1]_lut_out = !AE1_partial_product_node[3][1];
CE2_drop_bits_node[1][1] = DFFE(CE2_drop_bits_node[1][1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1_q[7] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[7] at LC2_10_B2
--operation mode is normal

L1_q[7]_lut_out = AJ1_custom_instruction_start[0] & (L1L110) # !AJ1_custom_instruction_start[0] & L1_q[6];
L1_q[7] = DFFE(L1_q[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--VB1_spi_slave_select_holding_reg[6] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[6] at LC3_1_V2
--operation mode is normal

VB1_spi_slave_select_holding_reg[6]_lut_out = XJ1_op_a[6];
VB1_spi_slave_select_holding_reg[6] = DFFE(VB1_spi_slave_select_holding_reg[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--VB1_shift_reg[6] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[6] at LC3_12_Z2
--operation mode is normal

VB1_shift_reg[6]_lut_out = VB1L175 & (VB1_shift_reg[5]) # !VB1L175 & (VB1L188);
VB1_shift_reg[6] = DFFE(VB1_shift_reg[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TC1_readdata[6] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[6] at LC1_12_V2
--operation mode is normal

TC1_readdata[6]_lut_out = TC1_period_h_register[6] & (VD1L1 # TC1_period_l_register[6] & VD1L6) # !TC1_period_h_register[6] & TC1_period_l_register[6] & VD1L6;
TC1_readdata[6] = DFFE(TC1_readdata[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PB1_readdata[6] is dual_processor:inst|button_pio:the_button_pio|readdata[6] at LC7_5_V1
--operation mode is normal

PB1_readdata[6]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[6] & (!TJ1_dc_address[3] & !TJ1_dc_address[2]);
PB1_readdata[6] = DFFE(PB1_readdata[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L163 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~15304 at LC8_4_V1
--operation mode is normal

BC1L163 = TC1_readdata[6] & (PB1_readdata[6] # BC1L423) # !TC1_readdata[6] & !UC1_enet_nios_data_master_requests_o_scope_timer_s1 & (PB1_readdata[6] # BC1L423);

--BC1L170 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~15516 at LC8_4_V1
--operation mode is normal

BC1L170 = TC1_readdata[6] & (PB1_readdata[6] # BC1L423) # !TC1_readdata[6] & !UC1_enet_nios_data_master_requests_o_scope_timer_s1 & (PB1_readdata[6] # BC1L423);


--EK1_readdata[6] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[6] at LC1_11_S2
--operation mode is normal

EK1_readdata[6]_lut_out = !EK1L46;
EK1_readdata[6] = DFFE(EK1_readdata[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--JK1_readdata[6] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[6] at LC1_6_C1
--operation mode is normal

JK1_readdata[6]_lut_out = !JK1L46;
JK1_readdata[6] = DFFE(JK1_readdata[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L166 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~15414 at LC9_4_V1
--operation mode is normal

BC1L166 = (EK1_readdata[6] & (JK1_readdata[6] # !UD1_enet_nios_data_master_qualified_request_uart2_s1) # !EK1_readdata[6] & !SD1_enet_nios_data_master_qualified_request_uart1_s1 & (JK1_readdata[6] # !UD1_enet_nios_data_master_qualified_request_uart2_s1)) & CASCADE(BC1L170);


--BC1_dbs_16_reg_segment_0[6] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[6] at LC6_5_I1
--operation mode is normal

BC1_dbs_16_reg_segment_0[6]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & KE2_q[6] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L478);
BC1_dbs_16_reg_segment_0[6] = DFFE(BC1_dbs_16_reg_segment_0[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--MD1_readdata[6] is dual_processor:inst|timer1:the_timer1|readdata[6] at LC5_2_M1
--operation mode is normal

MD1_readdata[6]_lut_out = !MD1L181;
MD1_readdata[6] = DFFE(MD1_readdata[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L164 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~15306 at LC9_2_M1
--operation mode is normal

BC1L164 = BC1_dbs_16_reg_segment_0[6] & (MD1_readdata[6] # !ND1_enet_nios_data_master_requests_timer1_s1) # !BC1_dbs_16_reg_segment_0[6] & !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (MD1_readdata[6] # !ND1_enet_nios_data_master_requests_timer1_s1);

--BC1L171 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~15517 at LC9_2_M1
--operation mode is normal

BC1L171 = BC1_dbs_16_reg_segment_0[6] & (MD1_readdata[6] # !ND1_enet_nios_data_master_requests_timer1_s1) # !BC1_dbs_16_reg_segment_0[6] & !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (MD1_readdata[6] # !ND1_enet_nios_data_master_requests_timer1_s1);


--G1L13Q is prince_tie_bar_counter:inst73|data_output[6]~reg0 at LC6_2_M1
--operation mode is normal

G1L13Q_lut_out = AL7_pre_out[6];
G1L13Q = DFFE(G1L13Q_lut_out, GLOBAL(clk), , , G1L63);


--TB1_readdata[6] is dual_processor:inst|control_int:the_control_int|readdata[6] at LC3_2_M1
--operation mode is normal

TB1_readdata[6]_lut_out = TB1L57 # RB1_data_out[4] & !TJ1_dc_address[2] & !TJ1_dc_address[3];
TB1_readdata[6] = DFFE(TB1_readdata[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L167 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~15415 at LC10_2_M1
--operation mode is normal

BC1L167 = (TB1_readdata[6] & (G1L13Q # !CD1_chipselect_to_the_pv_unit2) # !TB1_readdata[6] & !UB1_enet_nios_data_master_requests_control_int_s1 & (G1L13Q # !CD1_chipselect_to_the_pv_unit2)) & CASCADE(BC1L171);


--BC1L416 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~541 at LC1_6_I1
--operation mode is normal

BC1L416 = DC1_incoming_ext_ram_bus_data[6] # !DC1_enet_nios_data_master_requests_SRAM1_avalonS;


--BC1L165 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~15308 at LC7_5_I1
--operation mode is normal

BC1L165 = BC1L416 & (BC1_dbs_16_reg_segment_0[6] # !W1_enet_nios_data_master_requests_ad_ram_s1 & !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);

--BC1L172 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~15518 at LC7_5_I1
--operation mode is normal

BC1L172 = BC1L416 & (BC1_dbs_16_reg_segment_0[6] # !W1_enet_nios_data_master_requests_ad_ram_s1 & !R1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--E1L1796Q is position_velocity_interface_unit:inst18|data_output[6]~reg0 at LC9_13_T2
--operation mode is normal

E1L1796Q_lut_out = E1L1782 & (E1L570) # !E1L1782 & E1L1796Q;
E1L1796Q = DFFE(E1L1796Q_lut_out, GLOBAL(clk), , , );


--BC1L168 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~15416 at LC8_5_I1
--operation mode is normal

BC1L168 = (E1L1796Q & (enet_D[6] # !SC1_enet_nios_data_master_requests_lan91c111_0_s1) # !E1L1796Q & !BD1_chipselect_to_the_pv_unit1 & (enet_D[6] # !SC1_enet_nios_data_master_requests_lan91c111_0_s1)) & CASCADE(BC1L172);


--BC1L390 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~477 at LC1_9_C1
--operation mode is normal

BC1L390 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[6]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[6] # !YB1L49;

--BC1L429 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15519 at LC1_9_C1
--operation mode is normal

BC1L429 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[6]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[6] # !YB1L49;


--BC1L169 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~15417 at LC2_9_C1
--operation mode is normal

BC1L169 = (BC1_dbs_16_reg_segment_0[6] & (KE13_q[6] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !BC1_dbs_16_reg_segment_0[6] & !DC1L94 & (KE13_q[6] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1)) & CASCADE(BC1L429);


--FE20_sout_node[4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[4] at LC9_3_E2
--operation mode is arithmetic

FE20_sout_node[4]_lut_out = FE14L27 $ FE11L23 $ FE20L15;
FE20_sout_node[4] = DFFE(FE20_sout_node[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[4]~162 at LC9_3_E2
--operation mode is arithmetic

FE20L17 = CARRY(FE14L27 & !FE11L23 & !FE20L15 # !FE14L27 & (!FE20L15 # !FE11L23));


--CE2_drop_bits_node[1][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|drop_bits_node[1][0] at LC1_1_B2
--operation mode is normal

CE2_drop_bits_node[1][0]_lut_out = !AE1_partial_product_node[3][0];
CE2_drop_bits_node[1][0] = DFFE(CE2_drop_bits_node[1][0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1_q[6] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[6] at LC10_10_B2
--operation mode is normal

L1_q[6]_lut_out = AJ1_custom_instruction_start[0] & (L1L113) # !AJ1_custom_instruction_start[0] & (L1_q[5]);
L1_q[6] = DFFE(L1_q[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--C1_TMPAA is div_by_5:inst5|TMPAA at LC3_1_P2
--operation mode is normal

C1_TMPAA_lut_out = ch_a1_in;
C1_TMPAA = DFFE(C1_TMPAA_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--C1_TMPBB is div_by_5:inst5|TMPBB at LC5_2_P2
--operation mode is normal

C1_TMPBB_lut_out = ch_b1_in;
C1_TMPBB = DFFE(C1_TMPBB_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--C1_AAA is div_by_5:inst5|AAA at LC6_1_P2
--operation mode is normal

C1_AAA_lut_out = C1_TMPAA;
C1_AAA = DFFE(C1_AAA_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--C1_BBB is div_by_5:inst5|BBB at LC5_1_P2
--operation mode is normal

C1_BBB_lut_out = C1_TMPBB;
C1_BBB = DFFE(C1_BBB_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--C1L31 is div_by_5:inst5|Mux~103 at LC1_1_P2
--operation mode is normal

C1L31 = C1_AAA & C1_TMPBB & (C1_BBB $ C1_TMPAA) # !C1_AAA & !C1_TMPBB & (C1_BBB $ C1_TMPAA);


--C1L32 is div_by_5:inst5|Mux~104 at LC4_1_P2
--operation mode is normal

C1L32 = C1_AAA $ C1_TMPBB $ C1_BBB $ !C1_TMPAA;


--C1_X4_INTERNAL is div_by_5:inst5|X4_INTERNAL at LC6_2_P2
--operation mode is normal

C1_X4_INTERNAL_lut_out = !C1_REQUEST_FOR_X4_PULSE & (!C1L33 & C1_OK_FOR_X4_PULSE);
C1_X4_INTERNAL = DFFE(C1_X4_INTERNAL_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--C1_DIVCNT[3] is div_by_5:inst5|DIVCNT[3] at LC2_3_P2
--operation mode is normal

C1_DIVCNT[3]_lut_out = C1L18 & (C1_DIVCNT[3] $ (C1L4 & C1_DIVCNT[2]));
C1_DIVCNT[3] = DFFE(C1_DIVCNT[3]_lut_out, GLOBAL(clk), !QC1_data_out[0], , C1L20);


--FB1_data_out[0] is dual_processor:inst|axis1_div_pio:the_axis1_div_pio|data_out[0] at LC10_8_P2
--operation mode is normal

FB1_data_out[0]_lut_out = XJ1_op_a[0];
FB1_data_out[0] = DFFE(FB1_data_out[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FB1L2);


--C1L3 is div_by_5:inst5|add~277 at LC10_7_P2
--operation mode is normal

C1L3 = FB1_data_out[3] $ (FB1_data_out[1] # FB1_data_out[0] # FB1_data_out[2]);


--C1L22 is div_by_5:inst5|DIVIDED_X4~208 at LC9_2_P2
--operation mode is normal

C1L22 = C1_X4_INTERNAL & C1L24 & (C1_DIVCNT[3] $ C1L3);


--C1_DIVCNT[2] is div_by_5:inst5|DIVCNT[2] at LC8_2_P2
--operation mode is normal

C1_DIVCNT[2]_lut_out = C1L18 & (C1_DIVCNT[2] $ (C1_DIVCNT[1] & C1_DIVCNT[0]));
C1_DIVCNT[2] = DFFE(C1_DIVCNT[2]_lut_out, GLOBAL(clk), !QC1_data_out[0], , C1L20);


--C1L26 is div_by_5:inst5|LessThan~430 at LC9_3_P2
--operation mode is normal

C1L26 = !C1_DIVCNT[2] & (FB1_data_out[2] $ (!FB1_data_out[1] & !FB1_data_out[0]));


--C1L27 is div_by_5:inst5|LessThan~432 at LC3_2_P2
--operation mode is normal

C1L27 = C1L3 & !C1_DIVCNT[3] & (C1L29 # C1L26) # !C1L3 & (C1L29 # C1L26 # !C1_DIVCNT[3]);


--C1_PREV_UD is div_by_5:inst5|PREV_UD at LC10_2_P2
--operation mode is normal

C1_PREV_UD_lut_out = C1_UP_DN_INTERNAL;
C1_PREV_UD = DFFE(C1_PREV_UD_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--AL10_pre_out[6] is prince_tie_bar_counter:inst73|up_down_counter:counter4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_1_L1
--operation mode is counter

AL10_pre_out[6]_lut_out = AL10_pre_out[6] $ !AL10_the_carries[6];
AL10_pre_out[6]_sload_eqn = (!FL4_X4_INTERNAL & AL10_pre_out[6]) # (FL4_X4_INTERNAL & AL10_pre_out[6]_lut_out);
AL10_pre_out[6]_reg_input = AL10_pre_out[6]_sload_eqn & !QC1_data_out[0];
AL10_pre_out[6] = DFFE(AL10_pre_out[6]_reg_input, GLOBAL(clk), , , );

--AL10_the_carries[7] is prince_tie_bar_counter:inst73|up_down_counter:counter4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_1_L1
--operation mode is counter

AL10_the_carries[7] = CARRY(!AL10_the_carries[6] & (FL4_UP_DN_INTERNAL $ AL10_pre_out[6]));


--FL4_X4_INTERNAL is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder4|X4_INTERNAL at LC4_5_L1
--operation mode is normal

FL4_X4_INTERNAL_lut_out = !FL4_REQUEST_FOR_X4_PULSE & !FL4L9 & FL4_OK_FOR_X4_PULSE;
FL4_X4_INTERNAL = DFFE(FL4_X4_INTERNAL_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1L896 is position_velocity_interface_unit:inst18|Mux~3798 at LC1_7_Q2
--operation mode is normal

E1L896 = E1L894 & (E1_VELOCITY[31] # !TJ1_dc_address[3]) # !E1L894 & E1_LATCHED_V_COUNT_Q4[31] & (TJ1_dc_address[3]);


--E1L902 is position_velocity_interface_unit:inst18|Mux~3801 at LC9_7_U2
--operation mode is normal

E1L902 = !TJ1_dc_address[2] & E1_VELOCITY_COUNT[31] & !TJ1_dc_address[3];


--E1L900 is position_velocity_interface_unit:inst18|Mux~3800 at LC4_8_U2
--operation mode is normal

E1L900 = TJ1_dc_address[4] & (E1L898 # TJ1_dc_address[5]) # !TJ1_dc_address[4] & (!TJ1_dc_address[5] & E1L802);


--FE23L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~602 at LC8_5_B2
--operation mode is normal

FE23L21 = FE20_sout_node[22] $ (FE23L37 $ FE17_sout_node[21]);


--CE2_single_input_node[17] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[17] at LC8_4_K1
--operation mode is normal

CE2_single_input_node[17]_lut_out = AE1_partial_product_node[8][15] $ (CE2L43 $ AE1_partial_product_node[7][17]);
CE2_single_input_node[17] = DFFE(CE2_single_input_node[17]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FE26L20 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1110 at LC8_4_B2
--operation mode is arithmetic

FE26L20 = CE2_single_input_node[16] $ FE23L36 $ !FE26L33;

--FE26L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1112 at LC8_4_B2
--operation mode is arithmetic

FE26L21 = CARRY(CE2_single_input_node[16] & (FE23L36 # !FE26L33) # !CE2_single_input_node[16] & FE23L36 & !FE26L33);


--L1_q[31] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[31] at LC6_14_B1
--operation mode is normal

L1_q[31]_lut_out = AJ1_custom_instruction_start[0] & HJ1_true_regA[31] & (L1L114) # !AJ1_custom_instruction_start[0] & (L1_q[30]);
L1_q[31] = DFFE(L1_q[31]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L49 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9696 at LC5_15_B2
--operation mode is arithmetic

L1L49 = L1_negate $ L1_q[30] $ !L1L78;

--L1L50 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9698 at LC5_15_B2
--operation mode is arithmetic

L1L50 = CARRY(!L1L78 & (L1_negate $ L1_q[30]));


--AL10_pre_out[1] is prince_tie_bar_counter:inst73|up_down_counter:counter4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_1_L1
--operation mode is counter

AL10_pre_out[1]_lut_out = AL10_pre_out[1] $ AL10_the_carries[1];
AL10_pre_out[1]_sload_eqn = (!FL4_X4_INTERNAL & AL10_pre_out[1]) # (FL4_X4_INTERNAL & AL10_pre_out[1]_lut_out);
AL10_pre_out[1]_reg_input = AL10_pre_out[1]_sload_eqn & !QC1_data_out[0];
AL10_pre_out[1] = DFFE(AL10_pre_out[1]_reg_input, GLOBAL(clk), , , );

--AL10_the_carries[2] is prince_tie_bar_counter:inst73|up_down_counter:counter4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_1_L1
--operation mode is counter

AL10_the_carries[2] = CARRY(FL4_UP_DN_INTERNAL $ !AL10_pre_out[1] # !AL10_the_carries[1]);


--CB1L68 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[25]~465 at LC5_15_A1
--operation mode is normal

CB1L68 = CB1L29 & FG1_op_a[9] # !CB1L29 & (XJ1_op_a[25]);


--E1L832 is position_velocity_interface_unit:inst18|Mux~3766 at LC7_7_K1
--operation mode is normal

E1L832 = TJ1_dc_address[5] & (E1L828 & E1L830 # !E1L828 & (E1L824)) # !TJ1_dc_address[5] & (E1L828);


--FE26L22 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1114 at LC3_4_B2
--operation mode is arithmetic

FE26L22 = CE2_single_input_node[11] $ FE23L38 $ FE26L27;

--FE26L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1116 at LC3_4_B2
--operation mode is arithmetic

FE26L23 = CARRY(CE2_single_input_node[11] & !FE23L38 & !FE26L27 # !CE2_single_input_node[11] & (!FE26L27 # !FE23L38));


--L1L51 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9700 at LC10_13_B2
--operation mode is arithmetic

L1L51 = L1_q[25] $ L1_negate $ L1L62;

--L1L52 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9702 at LC10_13_B2
--operation mode is arithmetic

L1L52 = CARRY(L1_q[25] $ !L1_negate # !L1L62);


--AC1_enet_nios_custom_instruction_master_result[25] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[25] at LC10_5_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[25] = AC1L4 & (FE26L22 # !AC1L46 & L1L51) # !AC1L4 & !AC1L46 & L1L51;


--RK3_matchout_node[0] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[0] at ESB_1_R2
RK3_matchout_node[0]_data_in = RK3_WS2;
RK3_matchout_node[0]_clock_0 = GLOBAL(clk);
RK3_matchout_node[0]_write_enable = E1L468;
RK3_matchout_node[0]_write_invert = RK3_WS2;
RK3_matchout_node[0]_write_address = WR_ADDR(RK2L2, TJ1_dc_address[2], TJ1_dc_address[3], TJ1_dc_address[4], RK2L2);
RK3_matchout_node[0]_literals = LITERALS(RK3_pattern_reg_node[0], RK3_pattern_reg_node[1], RK3_pattern_reg_node[2], RK3_pattern_reg_node[3], RK3_pattern_reg_node[4], RK3_pattern_reg_node[5], RK3_pattern_reg_node[6], RK3_pattern_reg_node[7], RK3_pattern_reg_node[8], RK3_pattern_reg_node[9], RK3_pattern_reg_node[10], RK3_pattern_reg_node[11], RK3_pattern_reg_node[12], RK3_pattern_reg_node[13], RK3_pattern_reg_node[14], RK3_pattern_reg_node[15], RK3_pattern_reg_node[16], RK3_pattern_reg_node[17], RK3_pattern_reg_node[18], RK3_pattern_reg_node[19], RK3_pattern_reg_node[20], RK3_pattern_reg_node[21], RK3_pattern_reg_node[22], RK3_pattern_reg_node[23]);
RK3_matchout_node[0] = CAM_SLICE(RK3_matchout_node[0]_data_in, RK3_matchout_node[0]_clock_0, , , , RK3_matchout_node[0]_write_enable, , , , RK3_matchout_node[0]_write_invertRK3_matchout_node[0]_write_address, RK3_matchout_node[0]_literals);

--RK3_matchout_node[1] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1] at ESB_1_R2
RK3_matchout_node[0]_data_in = RK3_WS2;
RK3_matchout_node[0]_clock_0 = GLOBAL(clk);
RK3_matchout_node[0]_write_enable = E1L468;
RK3_matchout_node[0]_write_invert = RK3_WS2;
RK3_matchout_node[0]_write_address = WR_ADDR(RK2L2, TJ1_dc_address[2], TJ1_dc_address[3], TJ1_dc_address[4], RK2L2);
RK3_matchout_node[0]_literals = LITERALS(RK3_pattern_reg_node[0], RK3_pattern_reg_node[1], RK3_pattern_reg_node[2], RK3_pattern_reg_node[3], RK3_pattern_reg_node[4], RK3_pattern_reg_node[5], RK3_pattern_reg_node[6], RK3_pattern_reg_node[7], RK3_pattern_reg_node[8], RK3_pattern_reg_node[9], RK3_pattern_reg_node[10], RK3_pattern_reg_node[11], RK3_pattern_reg_node[12], RK3_pattern_reg_node[13], RK3_pattern_reg_node[14], RK3_pattern_reg_node[15], RK3_pattern_reg_node[16], RK3_pattern_reg_node[17], RK3_pattern_reg_node[18], RK3_pattern_reg_node[19], RK3_pattern_reg_node[20], RK3_pattern_reg_node[21], RK3_pattern_reg_node[22], RK3_pattern_reg_node[23]);
RK3_matchout_node[1] = CAM_SLICE(RK3_matchout_node[0]_data_in, RK3_matchout_node[0]_clock_0, , , , RK3_matchout_node[0]_write_enable, , , , RK3_matchout_node[0]_write_invertRK3_matchout_node[0]_write_address, RK3_matchout_node[0]_literals);

--RK3_matchout_node[2] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[2] at ESB_1_R2
RK3_matchout_node[0]_data_in = RK3_WS2;
RK3_matchout_node[0]_clock_0 = GLOBAL(clk);
RK3_matchout_node[0]_write_enable = E1L468;
RK3_matchout_node[0]_write_invert = RK3_WS2;
RK3_matchout_node[0]_write_address = WR_ADDR(RK2L2, TJ1_dc_address[2], TJ1_dc_address[3], TJ1_dc_address[4], RK2L2);
RK3_matchout_node[0]_literals = LITERALS(RK3_pattern_reg_node[0], RK3_pattern_reg_node[1], RK3_pattern_reg_node[2], RK3_pattern_reg_node[3], RK3_pattern_reg_node[4], RK3_pattern_reg_node[5], RK3_pattern_reg_node[6], RK3_pattern_reg_node[7], RK3_pattern_reg_node[8], RK3_pattern_reg_node[9], RK3_pattern_reg_node[10], RK3_pattern_reg_node[11], RK3_pattern_reg_node[12], RK3_pattern_reg_node[13], RK3_pattern_reg_node[14], RK3_pattern_reg_node[15], RK3_pattern_reg_node[16], RK3_pattern_reg_node[17], RK3_pattern_reg_node[18], RK3_pattern_reg_node[19], RK3_pattern_reg_node[20], RK3_pattern_reg_node[21], RK3_pattern_reg_node[22], RK3_pattern_reg_node[23]);
RK3_matchout_node[2] = CAM_SLICE(RK3_matchout_node[0]_data_in, RK3_matchout_node[0]_clock_0, , , , RK3_matchout_node[0]_write_enable, , , , RK3_matchout_node[0]_write_invertRK3_matchout_node[0]_write_address, RK3_matchout_node[0]_literals);

--RK3_matchout_node[3] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[3] at ESB_1_R2
RK3_matchout_node[0]_data_in = RK3_WS2;
RK3_matchout_node[0]_clock_0 = GLOBAL(clk);
RK3_matchout_node[0]_write_enable = E1L468;
RK3_matchout_node[0]_write_invert = RK3_WS2;
RK3_matchout_node[0]_write_address = WR_ADDR(RK2L2, TJ1_dc_address[2], TJ1_dc_address[3], TJ1_dc_address[4], RK2L2);
RK3_matchout_node[0]_literals = LITERALS(RK3_pattern_reg_node[0], RK3_pattern_reg_node[1], RK3_pattern_reg_node[2], RK3_pattern_reg_node[3], RK3_pattern_reg_node[4], RK3_pattern_reg_node[5], RK3_pattern_reg_node[6], RK3_pattern_reg_node[7], RK3_pattern_reg_node[8], RK3_pattern_reg_node[9], RK3_pattern_reg_node[10], RK3_pattern_reg_node[11], RK3_pattern_reg_node[12], RK3_pattern_reg_node[13], RK3_pattern_reg_node[14], RK3_pattern_reg_node[15], RK3_pattern_reg_node[16], RK3_pattern_reg_node[17], RK3_pattern_reg_node[18], RK3_pattern_reg_node[19], RK3_pattern_reg_node[20], RK3_pattern_reg_node[21], RK3_pattern_reg_node[22], RK3_pattern_reg_node[23]);
RK3_matchout_node[3] = CAM_SLICE(RK3_matchout_node[0]_data_in, RK3_matchout_node[0]_clock_0, , , , RK3_matchout_node[0]_write_enable, , , , RK3_matchout_node[0]_write_invertRK3_matchout_node[0]_write_address, RK3_matchout_node[0]_literals);

--RK3_matchout_node[4] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[4] at ESB_1_R2
RK3_matchout_node[0]_data_in = RK3_WS2;
RK3_matchout_node[0]_clock_0 = GLOBAL(clk);
RK3_matchout_node[0]_write_enable = E1L468;
RK3_matchout_node[0]_write_invert = RK3_WS2;
RK3_matchout_node[0]_write_address = WR_ADDR(RK2L2, TJ1_dc_address[2], TJ1_dc_address[3], TJ1_dc_address[4], RK2L2);
RK3_matchout_node[0]_literals = LITERALS(RK3_pattern_reg_node[0], RK3_pattern_reg_node[1], RK3_pattern_reg_node[2], RK3_pattern_reg_node[3], RK3_pattern_reg_node[4], RK3_pattern_reg_node[5], RK3_pattern_reg_node[6], RK3_pattern_reg_node[7], RK3_pattern_reg_node[8], RK3_pattern_reg_node[9], RK3_pattern_reg_node[10], RK3_pattern_reg_node[11], RK3_pattern_reg_node[12], RK3_pattern_reg_node[13], RK3_pattern_reg_node[14], RK3_pattern_reg_node[15], RK3_pattern_reg_node[16], RK3_pattern_reg_node[17], RK3_pattern_reg_node[18], RK3_pattern_reg_node[19], RK3_pattern_reg_node[20], RK3_pattern_reg_node[21], RK3_pattern_reg_node[22], RK3_pattern_reg_node[23]);
RK3_matchout_node[4] = CAM_SLICE(RK3_matchout_node[0]_data_in, RK3_matchout_node[0]_clock_0, , , , RK3_matchout_node[0]_write_enable, , , , RK3_matchout_node[0]_write_invertRK3_matchout_node[0]_write_address, RK3_matchout_node[0]_literals);

--RK3_matchout_node[5] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[5] at ESB_1_R2
RK3_matchout_node[0]_data_in = RK3_WS2;
RK3_matchout_node[0]_clock_0 = GLOBAL(clk);
RK3_matchout_node[0]_write_enable = E1L468;
RK3_matchout_node[0]_write_invert = RK3_WS2;
RK3_matchout_node[0]_write_address = WR_ADDR(RK2L2, TJ1_dc_address[2], TJ1_dc_address[3], TJ1_dc_address[4], RK2L2);
RK3_matchout_node[0]_literals = LITERALS(RK3_pattern_reg_node[0], RK3_pattern_reg_node[1], RK3_pattern_reg_node[2], RK3_pattern_reg_node[3], RK3_pattern_reg_node[4], RK3_pattern_reg_node[5], RK3_pattern_reg_node[6], RK3_pattern_reg_node[7], RK3_pattern_reg_node[8], RK3_pattern_reg_node[9], RK3_pattern_reg_node[10], RK3_pattern_reg_node[11], RK3_pattern_reg_node[12], RK3_pattern_reg_node[13], RK3_pattern_reg_node[14], RK3_pattern_reg_node[15], RK3_pattern_reg_node[16], RK3_pattern_reg_node[17], RK3_pattern_reg_node[18], RK3_pattern_reg_node[19], RK3_pattern_reg_node[20], RK3_pattern_reg_node[21], RK3_pattern_reg_node[22], RK3_pattern_reg_node[23]);
RK3_matchout_node[5] = CAM_SLICE(RK3_matchout_node[0]_data_in, RK3_matchout_node[0]_clock_0, , , , RK3_matchout_node[0]_write_enable, , , , RK3_matchout_node[0]_write_invertRK3_matchout_node[0]_write_address, RK3_matchout_node[0]_literals);


--D1_UP_DN_INTERNAL is quad_decoder:inst12|UP_DN_INTERNAL at LC3_2_T2
--operation mode is normal

D1_UP_DN_INTERNAL_lut_out = D1L46 & (D1_TMPBB $ (D1_AAA)) # !D1L46 & (D1_UP_DN_INTERNAL);
D1_UP_DN_INTERNAL = DFFE(D1_UP_DN_INTERNAL_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--VC1_period_l_register[1] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[1] at LC3_2_R2
--operation mode is normal

VC1_period_l_register[1]_lut_out = XJ1_op_a[1];
VC1_period_l_register[1] = DFFE(VC1_period_l_register[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--VC1_period_h_register[1] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[1] at LC10_2_R1
--operation mode is normal

VC1_period_h_register[1]_lut_out = XJ1_op_a[1];
VC1_period_h_register[1] = DFFE(VC1_period_h_register[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--VC1L124 is dual_processor:inst|one_ms_timer:the_one_ms_timer|read_mux_out[1]~426 at LC9_2_R1
--operation mode is normal

VC1L124 = VD1L6 & (VC1_period_l_register[1] # VC1_period_h_register[1] & VD1L1) # !VD1L6 & VC1_period_h_register[1] & (VD1L1);


--VB1_endofpacketvalue_reg[1] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[1] at LC4_8_Z1
--operation mode is normal

VB1_endofpacketvalue_reg[1]_lut_out = XJ1_op_a[1];
VB1_endofpacketvalue_reg[1] = DFFE(VB1_endofpacketvalue_reg[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_rx_holding_reg[1] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[1] at LC7_8_Z1
--operation mode is normal

VB1_rx_holding_reg[1]_lut_out = VB1_shift_reg[1];
VB1_rx_holding_reg[1] = DFFE(VB1_rx_holding_reg[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VB1L67 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[1]~5310 at LC6_9_Z1
--operation mode is normal

VB1L67 = VD1L4 & VB1_spi_slave_select_reg[1] # !VD1L4 & (VB1_rx_holding_reg[1]);


--TB1L52 is dual_processor:inst|control_int:the_control_int|read_mux_out[1]~317 at LC9_11_M1
--operation mode is normal

TB1L52 = TJ1_dc_address[3] & (TJ1_dc_address[2] & (TB1_edge_capture[1]) # !TJ1_dc_address[2] & TB1_irq_mask[1]);


--BC1L467 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[1]~7803 at LC10_4_E1
--operation mode is normal

BC1L467 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (KE9_q[1]) # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & DC1_incoming_ext_ram_bus_data[1];


--BC1L468 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[1]~7804 at LC5_4_E1
--operation mode is normal

BC1L468 = W1_enet_nios_data_master_requests_ad_ram_s1 & KE7_q[1] # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L467);


--JH1L79 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_N_update~366 at LC2_3_Z1
--operation mode is normal

JH1L79 = BH1_instruction_2[12] & !BH1_instruction_2[14] & (BH1_instruction_2[13] $ !BH1_instruction_2[11]) # !BH1_instruction_2[12] & !BH1_instruction_2[13] & (!BH1_instruction_2[11] # !BH1_instruction_2[14]);


--AE1_partial_product_node[0][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][1] at LC6_10_E2
--operation mode is normal

AE1_partial_product_node[0][1]_lut_out = JJ1_true_regB[0] & (JJ1_true_regB[1] $ !HJ1_true_regA[1]) # !JJ1_true_regB[0] & (!JJ1_true_regB[1] # !HJ1_true_regA[0]);
AE1_partial_product_node[0][1] = DFFE(AE1_partial_product_node[0][1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--JH1_p3_unqualified_custom_instruction_start_0 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_unqualified_custom_instruction_start_0 at LC4_11_Z1
--operation mode is normal

JH1_p3_unqualified_custom_instruction_start_0_lut_out = JH1L116 & (JH1L149);
JH1_p3_unqualified_custom_instruction_start_0 = DFFE(JH1_p3_unqualified_custom_instruction_start_0_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AJ1_custom_instruction_start[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|custom_instruction_start[0] at LC3_14_J2
--operation mode is normal

AJ1_custom_instruction_start[0] = !BH1_is_cancelled_3 & !BH1_is_neutrino_3 & JH1_p3_unqualified_custom_instruction_start_0;


--L1L290 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|always1~0 at LC2_9_E1
--operation mode is normal

L1L290 = AJ1_custom_instruction_start[0] & (BC1_enet_nios_data_master_waitrequest # !GH1_dc_read & !GH1_dc_write);


--L1L53 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9704 at LC6_7_Q1
--operation mode is arithmetic

L1L53 = L1L64 $ (!HJ1L74 # !HJ1L42);

--L1L54 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9706 at LC6_7_Q1
--operation mode is arithmetic

L1L54 = CARRY(HJ1L42 & HJ1L74 # !L1L64);


--L1L55 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9708 at LC4_12_J2
--operation mode is normal

L1L55 = HJ1_true_regA[31] & (L1L53) # !HJ1_true_regA[31] & HJ1_true_regA[1];


--AC1_USR0_enet_nios_s1_ci_cycle_counter[32] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[32] at LC8_15_B2
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[32]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[33];
AC1_USR0_enet_nios_s1_ci_cycle_counter[32] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[32]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[31] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[31] at LC10_8_B2
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[31]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[32];
AC1_USR0_enet_nios_s1_ci_cycle_counter[31] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[31]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[30] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[30] at LC4_8_B2
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[30]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[31];
AC1_USR0_enet_nios_s1_ci_cycle_counter[30] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[30]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[29] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[29] at LC6_8_B2
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[29]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[30];
AC1_USR0_enet_nios_s1_ci_cycle_counter[29] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[29]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[28] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[28] at LC3_7_B2
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[28]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[29];
AC1_USR0_enet_nios_s1_ci_cycle_counter[28] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[28]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1L40 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~367 at LC8_7_B2
--operation mode is normal

AC1L40 = AC1_USR0_enet_nios_s1_ci_cycle_counter[28] # AC1_USR0_enet_nios_s1_ci_cycle_counter[30] # AC1_USR0_enet_nios_s1_ci_cycle_counter[29] # AC1_USR0_enet_nios_s1_ci_cycle_counter[31];


--AC1L41 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~368 at LC4_7_B2
--operation mode is normal

AC1L41 = !AC1_USR0_enet_nios_s1_ci_cycle_counter[32] & !AC1L40 & AC1L47 & !AJ1_custom_instruction_start[0];

--AC1L50 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~396 at LC4_7_B2
--operation mode is normal

AC1L50 = !AC1_USR0_enet_nios_s1_ci_cycle_counter[32] & !AC1L40 & AC1L47 & !AJ1_custom_instruction_start[0];


--AC1_USR0_enet_nios_s1_ci_cycle_counter[33] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[33] at LC7_14_J2
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[33]_lut_out = !BH1_is_cancelled_3 & (!BH1_is_neutrino_3 & JH1_p3_unqualified_custom_instruction_start_0);
AC1_USR0_enet_nios_s1_ci_cycle_counter[33] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[33]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[3] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[3] at LC3_13_U1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[3]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[4];
AC1_USR0_enet_nios_s1_ci_cycle_counter[3] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[2] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[2] at LC6_13_U1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[2]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[3];
AC1_USR0_enet_nios_s1_ci_cycle_counter[2] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[1] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[1] at LC1_14_U1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[1]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[2];
AC1_USR0_enet_nios_s1_ci_cycle_counter[1] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[0] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[0] at LC8_14_U1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[0]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[1];
AC1_USR0_enet_nios_s1_ci_cycle_counter[0] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1L42 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~371 at LC5_13_U1
--operation mode is normal

AC1L42 = AC1_USR0_enet_nios_s1_ci_cycle_counter[2] # AC1_USR0_enet_nios_s1_ci_cycle_counter[1] # AC1_USR0_enet_nios_s1_ci_cycle_counter[3] # AC1_USR0_enet_nios_s1_ci_cycle_counter[0];


--AC1L46 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~388 at LC5_7_B2
--operation mode is normal

AC1L46 = (!AC1_USR0_enet_nios_s1_ci_cycle_counter[33] & AC1L48 & AC1L49 & !AC1L42) & CASCADE(AC1L50);


--KE16_q[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[12] at EC1_1_T1
KE16_q[12]_data_in = ~GND;
KE16_q[12]_clock_1 = GLOBAL(clk);
KE16_q[12]_clock_enable_1 = SH1L1;
KE16_q[12]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE16_q[12]_read_address = RD_ADDR(UJ1L3, UJ1L4, UJ1L5, UJ1L6, UJ1L7, UJ1_decoder_rom_address[5], UJ1L9);
KE16_q[12] = MEMORY_SEGMENT(KE16_q[12]_data_in, GND, GND, KE16_q[12]_clock_1, , , , KE16_q[12]_clock_enable_1, VCC, KE16_q[12]_write_address, KE16_q[12]_read_address);


--BC1L456 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~517 at LC5_6_A1
--operation mode is normal

BC1L456 = !GH1L8 & (DC1L87 & (!DC1L38) # !DC1L87 & !DC1_enet_nios_data_master_requests_SRAM1_avalonS);

--BC1L463 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~529 at LC5_6_A1
--operation mode is normal

BC1L463 = !GH1L8 & (DC1L87 & (!DC1L38) # !DC1L87 & !DC1_enet_nios_data_master_requests_SRAM1_avalonS);


--SC1L20 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|enet_nios_data_master_qualified_request_lan91c111_0_s1~0 at LC1_3_A1
--operation mode is normal

SC1L20 = SC1_enet_nios_data_master_read_data_valid_lan91c111_0_s1_shift_register & (GH1_dc_read);


--BC1L460 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~522 at LC6_6_A1
--operation mode is normal

BC1L460 = (!SC1L20 & (SC1_d1_reasons_to_wait # !GH1_dc_write) # !SC1_enet_nios_data_master_requests_lan91c111_0_s1) & CASCADE(BC1L463);

--BC1L464 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~530 at LC6_6_A1
--operation mode is normal

BC1L464 = (!SC1L20 & (SC1_d1_reasons_to_wait # !GH1_dc_write) # !SC1_enet_nios_data_master_requests_lan91c111_0_s1) & CASCADE(BC1L463);


--FL3_UP_DN_INTERNAL is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder3|UP_DN_INTERNAL at LC7_9_E1
--operation mode is normal

FL3_UP_DN_INTERNAL_lut_out = FL3L7 & (FL3_UP_DN_INTERNAL) # !FL3L7 & !FL3L5;
FL3_UP_DN_INTERNAL = DFFE(FL3_UP_DN_INTERNAL_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL3_X4_INTERNAL is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder3|X4_INTERNAL at LC8_10_E1
--operation mode is normal

FL3_X4_INTERNAL_lut_out = !FL3L9 & FL3_OK_FOR_X4_PULSE & !FL3_REQUEST_FOR_X4_PULSE;
FL3_X4_INTERNAL = DFFE(FL3_X4_INTERNAL_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--BC1L403 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~490 at LC1_12_F1
--operation mode is normal

BC1L403 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[19]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[19] # !YB1L49;

--BC1L430 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15520 at LC1_12_F1
--operation mode is normal

BC1L430 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[19]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[19] # !YB1L49;


--BC1L308 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[19]~15418 at LC2_12_F1
--operation mode is normal

BC1L308 = (DC1_incoming_ext_ram_bus_data[3] & (KE7_q[3] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1_incoming_ext_ram_bus_data[3] & !DC1L94 & (KE7_q[3] # !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L430);


--E1L742 is position_velocity_interface_unit:inst18|Mux~3721 at LC6_10_Q2
--operation mode is normal

E1L742 = TJ1_dc_address[3] & (E1L740 & (E1_VELOCITY[19]) # !E1L740 & E1_LATCHED_V_COUNT_Q4[19]) # !TJ1_dc_address[3] & (E1L740);


--E1L750 is position_velocity_interface_unit:inst18|Mux~3725 at LC9_14_O2
--operation mode is normal

E1L750 = E1_VELOCITY_COUNT[19] & (!TJ1_dc_address[2] & !TJ1_dc_address[3]);


--E1L748 is position_velocity_interface_unit:inst18|Mux~3724 at LC8_14_O2
--operation mode is normal

E1L748 = TJ1_dc_address[5] & (TJ1_dc_address[4]) # !TJ1_dc_address[5] & (TJ1_dc_address[4] & E1L744 # !TJ1_dc_address[4] & (E1L746));


--FE23L22 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~606 at LC6_3_B2
--operation mode is arithmetic

FE23L22 = FE20_sout_node[17] $ FE17_sout_node[9] $ FE23L29;

--FE23L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~608 at LC6_3_B2
--operation mode is arithmetic

FE23L23 = CARRY(FE20_sout_node[17] & !FE17_sout_node[9] & !FE23L29 # !FE20_sout_node[17] & (!FE23L29 # !FE17_sout_node[9]));


--CE2_single_input_node[5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[5] at LC6_2_K1
--operation mode is arithmetic

CE2_single_input_node[5]_lut_out = AE1_partial_product_node[7][5] $ AE1_partial_product_node[8][3] $ CE2L19;
CE2_single_input_node[5] = DFFE(CE2_single_input_node[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--CE2L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[5]~106 at LC6_2_K1
--operation mode is arithmetic

CE2L21 = CARRY(AE1_partial_product_node[7][5] & (AE1_partial_product_node[8][3] # !CE2L19) # !AE1_partial_product_node[7][5] & AE1_partial_product_node[8][3] & !CE2L19);


--L1_q[19] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[19] at LC10_3_B1
--operation mode is normal

L1_q[19]_lut_out = AJ1_custom_instruction_start[0] & (L1L117) # !AJ1_custom_instruction_start[0] & L1_q[18];
L1_q[19] = DFFE(L1_q[19]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BC1L404 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~491 at LC5_14_F1
--operation mode is normal

BC1L404 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[20]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[20] # !YB1L49;

--BC1L431 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15521 at LC5_14_F1
--operation mode is normal

BC1L431 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[20]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[20] # !YB1L49;


--BC1L314 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[20]~15419 at LC6_14_F1
--operation mode is normal

BC1L314 = (DC1_incoming_ext_ram_bus_data[4] & (KE7_q[4] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1_incoming_ext_ram_bus_data[4] & !DC1L94 & (KE7_q[4] # !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L431);


--E1L754 is position_velocity_interface_unit:inst18|Mux~3727 at LC3_14_Q2
--operation mode is normal

E1L754 = TJ1_dc_address[2] & TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q1[20];


--E1L764 is position_velocity_interface_unit:inst18|Mux~3732 at LC9_13_Q2
--operation mode is normal

E1L764 = !TJ1_dc_address[2] & (E1_VELOCITY_COUNT[20] & !TJ1_dc_address[3]);


--E1L762 is position_velocity_interface_unit:inst18|Mux~3731 at LC8_13_Q2
--operation mode is normal

E1L762 = TJ1_dc_address[5] & (E1L758 # TJ1_dc_address[4]) # !TJ1_dc_address[5] & (!TJ1_dc_address[4] & E1L760);


--FE23L24 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~610 at LC7_3_B2
--operation mode is arithmetic

FE23L24 = FE20_sout_node[18] $ FE17_sout_node[10] $ !FE23L23;

--FE23L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~612 at LC7_3_B2
--operation mode is arithmetic

FE23L25 = CARRY(FE20_sout_node[18] & (FE17_sout_node[10] # !FE23L23) # !FE20_sout_node[18] & FE17_sout_node[10] & !FE23L23);


--CE2_single_input_node[6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[6] at LC7_2_K1
--operation mode is arithmetic

CE2_single_input_node[6]_lut_out = AE1_partial_product_node[7][6] $ AE1_partial_product_node[8][4] $ !CE2L21;
CE2_single_input_node[6] = DFFE(CE2_single_input_node[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--CE2L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[6]~109 at LC7_2_K1
--operation mode is arithmetic

CE2L23 = CARRY(AE1_partial_product_node[7][6] & !AE1_partial_product_node[8][4] & !CE2L21 # !AE1_partial_product_node[7][6] & (!CE2L21 # !AE1_partial_product_node[8][4]));


--L1_q[20] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[20] at LC7_3_B1
--operation mode is normal

L1_q[20]_lut_out = AJ1_custom_instruction_start[0] & (L1L120) # !AJ1_custom_instruction_start[0] & L1_q[19];
L1_q[20] = DFFE(L1_q[20]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BC1L401 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~488 at LC6_11_E1
--operation mode is normal

BC1L401 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[17]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[17] # !YB1L49;

--BC1L432 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15522 at LC6_11_E1
--operation mode is normal

BC1L432 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[17]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[17] # !YB1L49;


--BC1L296 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[17]~15420 at LC7_11_E1
--operation mode is normal

BC1L296 = (DC1_incoming_ext_ram_bus_data[1] & (KE7_q[1] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1_incoming_ext_ram_bus_data[1] & !DC1L94 & (KE7_q[1] # !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L432);


--E1L714 is position_velocity_interface_unit:inst18|Mux~3707 at LC10_10_O2
--operation mode is normal

E1L714 = TJ1_dc_address[3] & (E1L712 & E1_VELOCITY[17] # !E1L712 & (E1_LATCHED_V_COUNT_Q4[17])) # !TJ1_dc_address[3] & (E1L712);


--E1L722 is position_velocity_interface_unit:inst18|Mux~3711 at LC10_9_O2
--operation mode is normal

E1L722 = !TJ1_dc_address[3] & E1_VELOCITY_COUNT[17] & !TJ1_dc_address[2];


--E1L720 is position_velocity_interface_unit:inst18|Mux~3710 at LC9_9_O2
--operation mode is normal

E1L720 = TJ1_dc_address[4] & (TJ1_dc_address[5] # E1L716) # !TJ1_dc_address[4] & !TJ1_dc_address[5] & (E1L718);


--FE23L26 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~614 at LC4_3_B2
--operation mode is arithmetic

FE23L26 = FE17_sout_node[7] $ FE20_sout_node[15] $ FE23L33;

--FE23L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~616 at LC4_3_B2
--operation mode is arithmetic

FE23L27 = CARRY(FE17_sout_node[7] & !FE20_sout_node[15] & !FE23L33 # !FE17_sout_node[7] & (!FE23L33 # !FE20_sout_node[15]));


--CE2_single_input_node[3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[3] at LC4_2_K1
--operation mode is arithmetic

CE2_single_input_node[3]_lut_out = AE1_partial_product_node[7][3] $ AE1_partial_product_node[8][1] $ CE2L16;
CE2_single_input_node[3] = DFFE(CE2_single_input_node[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--CE2L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[3]~112 at LC4_2_K1
--operation mode is arithmetic

CE2L14 = CARRY(AE1_partial_product_node[7][3] & (AE1_partial_product_node[8][1] # !CE2L16) # !AE1_partial_product_node[7][3] & AE1_partial_product_node[8][1] & !CE2L16);


--L1_q[17] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[17] at LC3_11_B1
--operation mode is normal

L1_q[17]_lut_out = AJ1_custom_instruction_start[0] & (L1L123) # !AJ1_custom_instruction_start[0] & L1_q[16];
L1_q[17] = DFFE(L1_q[17]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BC1L402 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~489 at LC7_4_J1
--operation mode is normal

BC1L402 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[18]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[18] # !YB1L49;

--BC1L433 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15523 at LC7_4_J1
--operation mode is normal

BC1L433 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[18]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[18] # !YB1L49;


--BC1L302 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[18]~15421 at LC8_4_J1
--operation mode is normal

BC1L302 = (DC1_incoming_ext_ram_bus_data[2] & (KE7_q[2] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1_incoming_ext_ram_bus_data[2] & !DC1L94 & (KE7_q[2] # !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L433);


--E1L736 is position_velocity_interface_unit:inst18|Mux~3718 at LC1_15_U2
--operation mode is normal

E1L736 = !TJ1_dc_address[2] & (E1_VELOCITY_COUNT[18] & !TJ1_dc_address[3]);


--E1L726 is position_velocity_interface_unit:inst18|Mux~3713 at LC4_15_U2
--operation mode is normal

E1L726 = TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q1[18] & TJ1_dc_address[3]);


--E1L734 is position_velocity_interface_unit:inst18|Mux~3717 at LC5_15_O2
--operation mode is normal

E1L734 = TJ1_dc_address[4] & TJ1_dc_address[5] # !TJ1_dc_address[4] & (TJ1_dc_address[5] & E1L730 # !TJ1_dc_address[5] & (E1L732));


--FE23L28 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~618 at LC5_3_B2
--operation mode is arithmetic

FE23L28 = FE20_sout_node[16] $ FE17_sout_node[8] $ !FE23L27;

--FE23L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~620 at LC5_3_B2
--operation mode is arithmetic

FE23L29 = CARRY(FE20_sout_node[16] & (FE17_sout_node[8] # !FE23L27) # !FE20_sout_node[16] & FE17_sout_node[8] & !FE23L27);


--CE2_single_input_node[4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[4] at LC5_2_K1
--operation mode is arithmetic

CE2_single_input_node[4]_lut_out = AE1_partial_product_node[7][4] $ AE1_partial_product_node[8][2] $ !CE2L14;
CE2_single_input_node[4] = DFFE(CE2_single_input_node[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--CE2L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[4]~115 at LC5_2_K1
--operation mode is arithmetic

CE2L19 = CARRY(AE1_partial_product_node[7][4] & !AE1_partial_product_node[8][2] & !CE2L14 # !AE1_partial_product_node[7][4] & (!CE2L14 # !AE1_partial_product_node[8][2]));


--L1_q[18] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[18] at LC5_3_B1
--operation mode is normal

L1_q[18]_lut_out = AJ1_custom_instruction_start[0] & (L1L126) # !AJ1_custom_instruction_start[0] & L1_q[17];
L1_q[18] = DFFE(L1_q[18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BC1L406 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~493 at LC6_15_C1
--operation mode is normal

BC1L406 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[22]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[22] # !YB1L49;

--BC1L434 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15524 at LC6_15_C1
--operation mode is normal

BC1L434 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[22]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[22] # !YB1L49;


--BC1L326 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[22]~15422 at LC7_15_C1
--operation mode is normal

BC1L326 = (DC1_incoming_ext_ram_bus_data[6] & (KE7_q[6] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1_incoming_ext_ram_bus_data[6] & !DC1L94 & (KE7_q[6] # !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L434);


--E1L782 is position_velocity_interface_unit:inst18|Mux~3741 at LC5_5_Q2
--operation mode is normal

E1L782 = TJ1_dc_address[2] & TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q1[22];


--E1L792 is position_velocity_interface_unit:inst18|Mux~3746 at LC7_10_Q2
--operation mode is normal

E1L792 = !TJ1_dc_address[3] & E1_VELOCITY_COUNT[22] & !TJ1_dc_address[2];


--E1L790 is position_velocity_interface_unit:inst18|Mux~3745 at LC2_9_Q2
--operation mode is normal

E1L790 = TJ1_dc_address[5] & (E1L786 # TJ1_dc_address[4]) # !TJ1_dc_address[5] & (!TJ1_dc_address[4] & E1L788);


--FE23L30 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~622 at LC9_3_B2
--operation mode is arithmetic

FE23L30 = FE20_sout_node[20] $ FE17_sout_node[12] $ !FE23L35;

--FE23L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~624 at LC9_3_B2
--operation mode is arithmetic

FE23L31 = CARRY(FE20_sout_node[20] & (FE17_sout_node[12] # !FE23L35) # !FE20_sout_node[20] & FE17_sout_node[12] & !FE23L35);


--CE2_single_input_node[8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[8] at LC9_2_K1
--operation mode is arithmetic

CE2_single_input_node[8]_lut_out = AE1_partial_product_node[7][8] $ AE1_partial_product_node[8][6] $ !CE2L25;
CE2_single_input_node[8] = DFFE(CE2_single_input_node[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--CE2L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[8]~118 at LC9_2_K1
--operation mode is arithmetic

CE2L27 = CARRY(AE1_partial_product_node[7][8] & !AE1_partial_product_node[8][6] & !CE2L25 # !AE1_partial_product_node[7][8] & (!CE2L25 # !AE1_partial_product_node[8][6]));


--L1_q[22] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[22] at LC8_3_B1
--operation mode is normal

L1_q[22]_lut_out = AJ1_custom_instruction_start[0] & (L1L129) # !AJ1_custom_instruction_start[0] & L1_q[21];
L1_q[22] = DFFE(L1_q[22]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BC1L400 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~487 at LC8_5_J1
--operation mode is normal

BC1L400 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[16] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[16]) # !YB1L49;

--BC1L435 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15525 at LC8_5_J1
--operation mode is normal

BC1L435 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[16] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[16]) # !YB1L49;


--BC1L290 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[16]~15423 at LC9_5_J1
--operation mode is normal

BC1L290 = (DC1L94 & DC1_incoming_ext_ram_bus_data[0] & (KE7_q[0] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1L94 & (KE7_q[0] # !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L435);


--E1L698 is position_velocity_interface_unit:inst18|Mux~3699 at LC4_11_V2
--operation mode is normal

E1L698 = TJ1_dc_address[3] & (TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q1[16]);


--E1L708 is position_velocity_interface_unit:inst18|Mux~3704 at LC9_10_V2
--operation mode is normal

E1L708 = !TJ1_dc_address[3] & E1_VELOCITY_COUNT[16] & !TJ1_dc_address[2];


--E1L706 is position_velocity_interface_unit:inst18|Mux~3703 at LC3_10_V2
--operation mode is normal

E1L706 = TJ1_dc_address[5] & (E1L702 # TJ1_dc_address[4]) # !TJ1_dc_address[5] & (!TJ1_dc_address[4] & E1L704);


--FE23L32 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~626 at LC3_3_B2
--operation mode is arithmetic

FE23L32 = FE20_sout_node[14] $ FE17_sout_node[6] $ !FE23L18;

--FE23L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~628 at LC3_3_B2
--operation mode is arithmetic

FE23L33 = CARRY(FE20_sout_node[14] & (FE17_sout_node[6] # !FE23L18) # !FE20_sout_node[14] & FE17_sout_node[6] & !FE23L18);


--CE2_single_input_node[2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[2] at LC8_15_K1
--operation mode is arithmetic

CE2_single_input_node[2]_lut_out = AE1_partial_product_node[8][0] $ AE1_partial_product_node[7][2];
CE2_single_input_node[2] = DFFE(CE2_single_input_node[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE2_cout[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[4]|addcore:adder|a_csnbuffer:result_node|cout[0] at LC8_15_K1
--operation mode is arithmetic

FE2_cout[0] = CARRY(!AE1_partial_product_node[8][0] & !AE1_partial_product_node[7][2]);


--L1_q[16] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[16] at LC6_16_B2
--operation mode is normal

L1_q[16]_lut_out = AJ1_custom_instruction_start[0] & (L1L132) # !AJ1_custom_instruction_start[0] & L1_q[15];
L1_q[16] = DFFE(L1_q[16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--Y1L52 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[11]~141 at LC10_12_H1
--operation mode is normal

Y1L52 = Y1L30 & (FG1_op_a[11]) # !Y1L30 & BC1L36;


--R1L42 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[11]~141 at LC10_4_H1
--operation mode is normal

R1L42 = R1L22 & (FG1_op_a[11]) # !R1L22 & BC1L36;


--AL10_pre_out[3] is prince_tie_bar_counter:inst73|up_down_counter:counter4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_1_L1
--operation mode is counter

AL10_pre_out[3]_lut_out = AL10_pre_out[3] $ (AL10_the_carries[3]);
AL10_pre_out[3]_sload_eqn = (!FL4_X4_INTERNAL & AL10_pre_out[3]) # (FL4_X4_INTERNAL & AL10_pre_out[3]_lut_out);
AL10_pre_out[3]_reg_input = AL10_pre_out[3]_sload_eqn & !QC1_data_out[0];
AL10_pre_out[3] = DFFE(AL10_pre_out[3]_reg_input, GLOBAL(clk), , , );

--AL10_the_carries[4] is prince_tie_bar_counter:inst73|up_down_counter:counter4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_1_L1
--operation mode is counter

AL10_the_carries[4] = CARRY(AL10_pre_out[3] $ !FL4_UP_DN_INTERNAL # !AL10_the_carries[3]);


--CB1L70 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[27]~466 at LC4_13_H1
--operation mode is normal

CB1L70 = CB1L29 & (FG1_op_a[11]) # !CB1L29 & XJ1_op_a[27];


--E1L856 is position_velocity_interface_unit:inst18|Mux~3778 at LC6_10_U2
--operation mode is normal

E1L856 = TJ1_dc_address[5] & (E1L852 & (E1L854) # !E1L852 & E1L848) # !TJ1_dc_address[5] & (E1L852);


--FE26L24 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1118 at LC5_4_B2
--operation mode is arithmetic

FE26L24 = CE2_single_input_node[13] $ FE23L40 $ FE26L29;

--FE26L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1120 at LC5_4_B2
--operation mode is arithmetic

FE26L25 = CARRY(CE2_single_input_node[13] & !FE23L40 & !FE26L29 # !CE2_single_input_node[13] & (!FE26L29 # !FE23L40));


--L1L56 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9710 at LC2_15_B2
--operation mode is arithmetic

L1L56 = L1_negate $ L1_q[27] $ L1L68;

--L1L57 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9712 at LC2_15_B2
--operation mode is arithmetic

L1L57 = CARRY(L1_negate $ !L1_q[27] # !L1L68);


--AC1_enet_nios_custom_instruction_master_result[27] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[27] at LC9_15_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[27] = AC1L4 & (FE26L24 # !AC1L46 & L1L56) # !AC1L4 & (!AC1L46 & L1L56);


--VB1_tx_holding_reg[3] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[3] at LC8_13_Z2
--operation mode is normal

VB1_tx_holding_reg[3]_lut_out = XJ1_op_a[3];
VB1_tx_holding_reg[3] = DFFE(VB1_tx_holding_reg[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1L182 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3999 at LC6_14_Z2
--operation mode is normal

VB1L182 = VB1_transmitting & VB1_shift_reg[3] # !VB1_transmitting & (VB1_tx_holding_primed & (VB1_tx_holding_reg[3]) # !VB1_tx_holding_primed & VB1_shift_reg[3]);


--PD1_counter_snapshot[3] is dual_processor:inst|timer2:the_timer2|counter_snapshot[3] at LC9_3_N2
--operation mode is normal

PD1_counter_snapshot[3]_lut_out = PD1_internal_counter[3];
PD1_counter_snapshot[3] = DFFE(PD1_counter_snapshot[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1_period_h_register[3] is dual_processor:inst|timer2:the_timer2|period_h_register[3] at LC2_7_N2
--operation mode is normal

PD1_period_h_register[3]_lut_out = XJ1_op_a[3];
PD1_period_h_register[3] = DFFE(PD1_period_h_register[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--PD1L173 is dual_processor:inst|timer2:the_timer2|read_mux_out[3]~1296 at LC10_3_N2
--operation mode is normal

PD1L173 = PD1_counter_snapshot[3] & (VD1L7 # PD1_period_h_register[3] & VD1L1) # !PD1_counter_snapshot[3] & PD1_period_h_register[3] & (VD1L1);


--PD1_counter_snapshot[19] is dual_processor:inst|timer2:the_timer2|counter_snapshot[19] at LC5_16_N2
--operation mode is normal

PD1_counter_snapshot[19]_lut_out = PD1_internal_counter[19];
PD1_counter_snapshot[19] = DFFE(PD1_counter_snapshot[19]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1_control_register[3] is dual_processor:inst|timer2:the_timer2|control_register[3] at LC7_15_N2
--operation mode is normal

PD1_control_register[3]_lut_out = XJ1_op_a[3];
PD1_control_register[3] = DFFE(PD1_control_register[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_control_wr_strobe);


--PD1L174 is dual_processor:inst|timer2:the_timer2|read_mux_out[3]~1297 at LC4_14_N2
--operation mode is normal

PD1L174 = VD1L4 & (PD1_counter_snapshot[19] # PD1_control_register[3] & VD1L3) # !VD1L4 & PD1_control_register[3] & (VD1L3);


--PD1_period_l_register[3] is dual_processor:inst|timer2:the_timer2|period_l_register[3] at LC6_13_N2
--operation mode is normal

PD1_period_l_register[3]_lut_out = XJ1_op_a[3];
PD1_period_l_register[3] = DFFE(PD1_period_l_register[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--TC1_period_l_register[3] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[3] at LC9_16_V2
--operation mode is normal

TC1_period_l_register[3]_lut_out = XJ1_op_a[3];
TC1_period_l_register[3] = DFFE(TC1_period_l_register[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--TC1_period_h_register[3] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[3] at LC7_11_V2
--operation mode is normal

TC1_period_h_register[3]_lut_out = XJ1_op_a[3];
TC1_period_h_register[3] = DFFE(TC1_period_h_register[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--TC1L134 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[3]~507 at LC3_11_V2
--operation mode is normal

TC1L134 = VD1L1 & (TC1_period_h_register[3] # TC1_period_l_register[3] & VD1L6) # !VD1L1 & (TC1_period_l_register[3] & VD1L6);


--TC1_control_register[3] is dual_processor:inst|o_scope_timer:the_o_scope_timer|control_register[3] at LC8_15_V2
--operation mode is normal

TC1_control_register[3]_lut_out = XJ1_op_a[3];
TC1_control_register[3] = DFFE(TC1_control_register[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_control_wr_strobe);


--TB1L54 is dual_processor:inst|control_int:the_control_int|read_mux_out[3]~318 at LC9_14_M1
--operation mode is normal

TB1L54 = TJ1_dc_address[3] & (TJ1_dc_address[2] & (TB1_edge_capture[3]) # !TJ1_dc_address[2] & TB1_irq_mask[3]);


--SK2_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:gp_pos_latch_inst1|lpm_ff:lpm_ff_component|dffs[0] at LC6_4_Q2
--operation mode is normal

SK2_dffs[0]_lut_out = RK1_matchout_node[0];
SK2_dffs[0] = DFFE(SK2_dffs[0]_lut_out, GLOBAL(clk), , , E1_GP_CAM1_LATCH_ENBL);


--BC1L471 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[3]~7806 at LC6_5_F1
--operation mode is normal

BC1L471 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & KE9_q[3] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (DC1_incoming_ext_ram_bus_data[3]);


--BC1L472 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[3]~7807 at LC5_5_F1
--operation mode is normal

BC1L472 = W1_enet_nios_data_master_requests_ad_ram_s1 & KE7_q[3] # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L471);


--DJ1L74 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[3]~677 at LC6_7_U1
--operation mode is normal

DJ1L74 = DJ1L18 & !DJ1_saved_status[3] & (!DJ1L17 # !DJ1L37) # !DJ1L18 & (!DJ1L17 # !DJ1L37);

--DJ1L76 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[3]~709 at LC6_7_U1
--operation mode is normal

DJ1L76 = DJ1L18 & !DJ1_saved_status[3] & (!DJ1L17 # !DJ1L37) # !DJ1L18 & (!DJ1L17 # !DJ1L37);


--DJ1L94 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[12]~691 at LC4_16_U1
--operation mode is normal

DJ1L94 = (AK12_regout # AK18_regout # !AK16_regout # !AK14_regout) & CASCADE(DJ1L95);


--AE1_pp_carry_reg_node[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[1] at LC2_12_E2
--operation mode is arithmetic

AE1_pp_carry_reg_node[1]_lut_out = JJ1_true_regB[3] & (JJ1_true_regB[2] $ BE1L9);
AE1_pp_carry_reg_node[1] = DFFE(AE1_pp_carry_reg_node[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--BE1L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|bcout[1]~COUT at LC2_12_E2
--operation mode is arithmetic

BE1L10 = CARRY(!JJ1_true_regB[2] & !BE1L9 # !JJ1_true_regB[3]);


--AE1_partial_product_node[0][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][2] at LC9_12_E2
--operation mode is normal

AE1_partial_product_node[0][2]_lut_out = JJ1_true_regB[0] & (JJ1_true_regB[1] $ !HJ1_true_regA[2]) # !JJ1_true_regB[0] & (!JJ1_true_regB[1] # !HJ1_true_regA[1]);
AE1_partial_product_node[0][2] = DFFE(AE1_partial_product_node[0][2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[0][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][3] at LC10_12_E2
--operation mode is normal

AE1_partial_product_node[0][3]_lut_out = JJ1_true_regB[0] & (HJ1_true_regA[3] $ !JJ1_true_regB[1]) # !JJ1_true_regB[0] & (!HJ1_true_regA[2] # !JJ1_true_regB[1]);
AE1_partial_product_node[0][3] = DFFE(AE1_partial_product_node[0][3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L58 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9714 at LC8_7_Q1
--operation mode is arithmetic

L1L58 = L1L70 $ (!HJ1L75 # !HJ1L47);

--L1L59 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9716 at LC8_7_Q1
--operation mode is arithmetic

L1L59 = CARRY(HJ1L47 & HJ1L75 # !L1L70);


--L1L60 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9718 at LC1_7_Q1
--operation mode is normal

L1L60 = HJ1_true_regA[31] & (L1L58) # !HJ1_true_regA[31] & HJ1_true_regA[3];


--Y1L49 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[8]~142 at LC4_12_A1
--operation mode is normal

Y1L49 = Y1L30 & (FG1_op_a[8]) # !Y1L30 & BC1L33;


--R1L39 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[8]~142 at LC6_13_A1
--operation mode is normal

R1L39 = R1L22 & FG1_op_a[8] # !R1L22 & (BC1L33);


--AL10_sload_path[0] is prince_tie_bar_counter:inst73|up_down_counter:counter4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_1_L1
--operation mode is qfbk_counter

AL10_sload_path[0]_lut_out = !AL10_sload_path[0];
AL10_sload_path[0]_sload_eqn = (!FL4_X4_INTERNAL & AL10_sload_path[0]) # (FL4_X4_INTERNAL & AL10_sload_path[0]_lut_out);
AL10_sload_path[0]_reg_input = AL10_sload_path[0]_sload_eqn & !QC1_data_out[0];
AL10_sload_path[0] = DFFE(AL10_sload_path[0]_reg_input, GLOBAL(clk), , , );

--AL10_the_carries[1] is prince_tie_bar_counter:inst73|up_down_counter:counter4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_1_L1
--operation mode is qfbk_counter

AL10_the_carries[1] = CARRY(FL4_UP_DN_INTERNAL $ AL10_sload_path[0]);


--CB1L67 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[24]~467 at LC5_12_A1
--operation mode is normal

CB1L67 = CB1L29 & (FG1_op_a[8]) # !CB1L29 & XJ1_op_a[24];


--E1L820 is position_velocity_interface_unit:inst18|Mux~3760 at LC9_15_J1
--operation mode is normal

E1L820 = TJ1_dc_address[4] & (E1L816 & E1L818 # !E1L816 & (E1L810)) # !TJ1_dc_address[4] & (E1L816);


--FE26L26 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1122 at LC2_4_B2
--operation mode is arithmetic

FE26L26 = CE2_single_input_node[10] $ FE23L42 $ !FE26L35;

--FE26L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1124 at LC2_4_B2
--operation mode is arithmetic

FE26L27 = CARRY(CE2_single_input_node[10] & (FE23L42 # !FE26L35) # !CE2_single_input_node[10] & FE23L42 & !FE26L35);


--L1L61 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9720 at LC9_13_B2
--operation mode is arithmetic

L1L61 = L1_negate $ L1_q[24] $ !L1L83;

--L1L62 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9722 at LC9_13_B2
--operation mode is arithmetic

L1L62 = CARRY(!L1L83 & (L1_negate $ L1_q[24]));


--AC1_enet_nios_custom_instruction_master_result[24] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[24] at LC3_12_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[24] = AC1L4 & (FE26L26 # L1L61 & !AC1L46) # !AC1L4 & L1L61 & (!AC1L46);


--VB1_endofpacketvalue_reg[0] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[0] at LC6_16_R2
--operation mode is normal

VB1_endofpacketvalue_reg[0]_lut_out = XJ1_op_a[0];
VB1_endofpacketvalue_reg[0] = DFFE(VB1_endofpacketvalue_reg[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_rx_holding_reg[0] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[0] at LC2_15_R2
--operation mode is normal

VB1_rx_holding_reg[0]_lut_out = VB1_shift_reg[0];
VB1_rx_holding_reg[0] = DFFE(VB1_rx_holding_reg[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VB1L64 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[0]~5312 at LC10_15_R2
--operation mode is normal

VB1L64 = VD1L4 & !VB1_spi_slave_select_reg[0] # !VD1L4 & (VB1_rx_holding_reg[0]);


--EC1_edge_capture[0] is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture[0] at LC9_12_V1
--operation mode is normal

EC1_edge_capture[0]_lut_out = !EC1L25 & (EC1_edge_capture[0] # EC1_d1_data_in[0] $ EC1_d2_data_in[0]);
EC1_edge_capture[0] = DFFE(EC1_edge_capture[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EC1_irq_mask[0] is dual_processor:inst|ls_int_input:the_ls_int_input|irq_mask[0] at LC7_12_V1
--operation mode is normal

EC1_irq_mask[0]_lut_out = XJ1_op_a[0];
EC1_irq_mask[0] = DFFE(EC1_irq_mask[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EC1L2);


--EC1L38 is dual_processor:inst|ls_int_input:the_ls_int_input|read_mux_out[0]~215 at LC4_11_V1
--operation mode is normal

EC1L38 = TJ1_dc_address[3] & (TJ1_dc_address[2] & EC1_edge_capture[0] # !TJ1_dc_address[2] & (EC1_irq_mask[0]));


--SK4_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:ls1_latch|lpm_ff:lpm_ff_component|dffs[0] at LC8_4_T2
--operation mode is normal

SK4_dffs[0]_lut_out = E1_LS_CAM_LATCH_DATA_INPUT[0] & !QC1_data_out[0];
SK4_dffs[0] = DFFE(SK4_dffs[0]_lut_out, GLOBAL(clk), , , );


--MB1L7 is dual_processor:inst|bounceback_int:the_bounceback_int|read_mux_out~35 at LC1_11_V1
--operation mode is normal

MB1L7 = TJ1_dc_address[3] & (TJ1_dc_address[2] & MB1_edge_capture # !TJ1_dc_address[2] & (MB1_irq_mask));


--HB1L3 is dual_processor:inst|axis1_int:the_axis1_int|read_mux_out~49 at LC10_9_V1
--operation mode is normal

HB1L3 = TJ1_dc_address[2] & (TJ1_dc_address[3] & HB1_edge_capture) # !TJ1_dc_address[2] & E1L1851Q & !TJ1_dc_address[3];


--FK1_rx_data[0] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[0] at LC6_13_S2
--operation mode is normal

FK1_rx_data[0]_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1];
FK1_rx_data[0] = DFFE(FK1_rx_data[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1_got_new_char);


--EK1L29 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[0]~686 at LC3_12_S2
--operation mode is normal

EK1L29 = VD1L3 & (EK1_tx_data[0] # FK1_rx_data[0] & VD1L2) # !VD1L3 & FK1_rx_data[0] & (VD1L2);


--EK1_control_reg[0] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[0] at LC2_12_S2
--operation mode is normal

EK1_control_reg[0]_lut_out = XJ1_op_a[0];
EK1_control_reg[0] = DFFE(EK1_control_reg[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , EK1L12);


--KK1_rx_data[0] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[0] at LC5_9_C2
--operation mode is normal

KK1_rx_data[0]_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1];
KK1_rx_data[0] = DFFE(KK1_rx_data[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1_got_new_char);


--JK1L29 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[0]~670 at LC4_10_C2
--operation mode is normal

JK1L29 = VD1L3 & (JK1_tx_data[0] # KK1_rx_data[0] & VD1L2) # !VD1L3 & (KK1_rx_data[0] & VD1L2);


--JK1_control_reg[0] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[0] at LC10_13_C2
--operation mode is normal

JK1_control_reg[0]_lut_out = XJ1_op_a[0];
JK1_control_reg[0] = DFFE(JK1_control_reg[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , JK1L12);


--FL2L7 is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder1|Mux~104 at LC8_11_M1
--operation mode is normal

FL2L7 = FL2_AAA $ FL2_TMPAA $ FL2_TMPBB $ !FL2_BBB;


--FL2L5 is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder1|Mux~103 at LC7_11_M1
--operation mode is normal

FL2L5 = FL2_AAA & FL2_TMPBB & (FL2_TMPAA $ FL2_BBB) # !FL2_AAA & !FL2_TMPBB & (FL2_TMPAA $ FL2_BBB);


--FL2_OK_FOR_X4_PULSE is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder1|OK_FOR_X4_PULSE at LC8_2_M1
--operation mode is normal

FL2_OK_FOR_X4_PULSE_lut_out = FL2_REQUEST_FOR_X4_PULSE;
FL2_OK_FOR_X4_PULSE = DFFE(FL2_OK_FOR_X4_PULSE_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL2_REQUEST_FOR_X4_PULSE is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder1|REQUEST_FOR_X4_PULSE at LC6_1_M1
--operation mode is normal

FL2_REQUEST_FOR_X4_PULSE_lut_out = FL2_TMPBB $ FL2_TMPAA $ FL2_BBB $ FL2_AAA;
FL2_REQUEST_FOR_X4_PULSE = DFFE(FL2_REQUEST_FOR_X4_PULSE_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL2L9 is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder1|Mux~105 at LC8_1_M1
--operation mode is normal

FL2L9 = FL2_TMPBB & !FL2_BBB & (FL2_TMPAA $ FL2_AAA) # !FL2_TMPBB & FL2_BBB & (FL2_TMPAA $ FL2_AAA);


--CD1L3 is dual_processor:inst|pv_unit2_avalonS_arbitrator:the_pv_unit2_avalonS|pv_unit2_avalonS_in_a_read_cycle~10 at LC5_13_G1
--operation mode is normal

CD1L3 = !WD1L5 # !CD1L1 # !GH1_dc_read # !WC1L1;


--MD1_period_l_register[0] is dual_processor:inst|timer1:the_timer1|period_l_register[0] at LC4_10_W2
--operation mode is normal

MD1_period_l_register[0]_lut_out = !XJ1_op_a[0];
MD1_period_l_register[0] = DFFE(MD1_period_l_register[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--MD1_counter_snapshot[0] is dual_processor:inst|timer1:the_timer1|counter_snapshot[0] at LC2_2_W2
--operation mode is normal

MD1_counter_snapshot[0]_lut_out = !MD1_internal_counter[0];
MD1_counter_snapshot[0] = DFFE(MD1_counter_snapshot[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L161 is dual_processor:inst|timer1:the_timer1|read_mux_out[0]~1362 at LC8_2_W2
--operation mode is normal

MD1L161 = (MD1_period_l_register[0] & (!VD1L7 # !MD1_counter_snapshot[0]) # !MD1_period_l_register[0] & !VD1L6 & (!VD1L7 # !MD1_counter_snapshot[0])) & CASCADE(MD1L164);


--E1_LATCHED_V_COUNT_Q3[0] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[0] at LC5_14_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[0]_lut_out = E1_VELOCITY_COUNT[0];
E1_LATCHED_V_COUNT_Q3[0] = DFFE(E1_LATCHED_V_COUNT_Q3[0]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_VELOCITY[0] is position_velocity_interface_unit:inst18|VELOCITY[0] at LC7_10_X2
--operation mode is normal

E1_VELOCITY[0]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L1441;
E1_VELOCITY[0] = DFFE(E1_VELOCITY[0]_lut_out, GLOBAL(clk), , , E1L1278);


--E1L470 is position_velocity_interface_unit:inst18|Mux~3585 at LC8_15_U2
--operation mode is normal

E1L470 = TJ1_dc_address[2] & (TJ1_dc_address[3]) # !TJ1_dc_address[2] & (TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q4[0] # !TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q2[0]));


--E1_VELOCITY_COUNT[0] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[0] at LC5_1_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[0]_lut_out = !E1_VELOCITY_COUNT[0];
E1_VELOCITY_COUNT[0] = DFFE(E1_VELOCITY_COUNT[0]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1347 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[0]~1226 at LC5_1_U2
--operation mode is arithmetic

E1L1347 = CARRY(E1_VELOCITY_COUNT[0]);


--E1L478 is position_velocity_interface_unit:inst18|Mux~3589 at LC7_13_U2
--operation mode is normal

E1L478 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[0] # !E1L1853 & (E1L946));


--E1L474 is position_velocity_interface_unit:inst18|Mux~3587 at LC2_13_U2
--operation mode is normal

E1L474 = TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q1[0] & TJ1_dc_address[3]);


--TE1_p1_do_normal_static_write is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_normal_static_write at LC4_11_G2
--operation mode is normal

TE1_p1_do_normal_static_write_lut_out = ZE1_d1_instruction_fifo_out[9] & TE1L85 & WE1L7;
TE1_p1_do_normal_static_write = DFFE(TE1_p1_do_normal_static_write_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , AF1L1);


--DJ1L69 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[0]~679 at LC1_16_U1
--operation mode is normal

DJ1L69 = DJ1L16 & !DJ1L17 & (!DJ1_saved_status[0] # !DJ1L18) # !DJ1L16 & (!DJ1_saved_status[0] # !DJ1L18);

--DJ1L71 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[0]~710 at LC1_16_U1
--operation mode is normal

DJ1L71 = DJ1L16 & !DJ1L17 & (!DJ1_saved_status[0] # !DJ1L18) # !DJ1L16 & (!DJ1_saved_status[0] # !DJ1L18);


--DJ1L83 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[7]~694 at LC8_16_U1
--operation mode is normal

DJ1L83 = (AK12_regout # AK18_regout # AK16_regout # !AK14_regout) & CASCADE(DJ1L84);


--AE1_pp_carry_reg_node[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[0] at LC1_12_E2
--operation mode is arithmetic

AE1_pp_carry_reg_node[0]_lut_out = JJ1_true_regB[1] & JJ1_true_regB[0];
AE1_pp_carry_reg_node[0] = DFFE(AE1_pp_carry_reg_node[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--BE1L9 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|bcout[0]~COUT at LC1_12_E2
--operation mode is arithmetic

BE1L9 = CARRY(JJ1_true_regB[1] & JJ1_true_regB[0]);


--AE1_partial_product_node[0][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][0] at LC1_11_E2
--operation mode is normal

AE1_partial_product_node[0][0]_lut_out = JJ1_true_regB[1] $ !HJ1_true_regA[0] # !JJ1_true_regB[0];
AE1_partial_product_node[0][0] = DFFE(AE1_partial_product_node[0][0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L63 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9724 at LC5_7_Q1
--operation mode is arithmetic

L1L63 = HJ1L76 & HJ1L49;

--L1L64 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9726 at LC5_7_Q1
--operation mode is arithmetic

L1L64 = CARRY(!HJ1L49 # !HJ1L76);


--L1L65 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9728 at LC1_12_J2
--operation mode is normal

L1L65 = HJ1_true_regA[31] & L1L63 # !HJ1_true_regA[31] & (HJ1_true_regA[0]);


--L1L66 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9729 at LC7_10_J2
--operation mode is normal

L1L66 = L1L134;


--AL10_pre_out[2] is prince_tie_bar_counter:inst73|up_down_counter:counter4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_1_L1
--operation mode is counter

AL10_pre_out[2]_lut_out = AL10_pre_out[2] $ (!AL10_the_carries[2]);
AL10_pre_out[2]_sload_eqn = (!FL4_X4_INTERNAL & AL10_pre_out[2]) # (FL4_X4_INTERNAL & AL10_pre_out[2]_lut_out);
AL10_pre_out[2]_reg_input = AL10_pre_out[2]_sload_eqn & !QC1_data_out[0];
AL10_pre_out[2] = DFFE(AL10_pre_out[2]_reg_input, GLOBAL(clk), , , );

--AL10_the_carries[3] is prince_tie_bar_counter:inst73|up_down_counter:counter4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_1_L1
--operation mode is counter

AL10_the_carries[3] = CARRY(!AL10_the_carries[2] & (AL10_pre_out[2] $ FL4_UP_DN_INTERNAL));


--E1L844 is position_velocity_interface_unit:inst18|Mux~3772 at LC8_10_P2
--operation mode is normal

E1L844 = TJ1_dc_address[4] & (E1L840 & (E1L842) # !E1L840 & E1L834) # !TJ1_dc_address[4] & (E1L840);


--FE26L28 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1126 at LC4_4_B2
--operation mode is arithmetic

FE26L28 = CE2_single_input_node[12] $ FE23L44 $ !FE26L23;

--FE26L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1128 at LC4_4_B2
--operation mode is arithmetic

FE26L29 = CARRY(CE2_single_input_node[12] & (FE23L44 # !FE26L23) # !CE2_single_input_node[12] & FE23L44 & !FE26L23);


--L1L67 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9734 at LC1_15_B2
--operation mode is arithmetic

L1L67 = L1_negate $ L1_q[26] $ !L1L52;

--L1L68 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9736 at LC1_15_B2
--operation mode is arithmetic

L1L68 = CARRY(!L1L52 & (L1_negate $ L1_q[26]));


--AC1_enet_nios_custom_instruction_master_result[26] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[26] at LC6_14_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[26] = AC1L4 & (FE26L28 # !AC1L46 & L1L67) # !AC1L4 & !AC1L46 & (L1L67);


--FK1_rx_data[2] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[2] at LC9_14_S2
--operation mode is normal

FK1_rx_data[2]_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3];
FK1_rx_data[2] = DFFE(FK1_rx_data[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1_got_new_char);


--EK1L33 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[2]~688 at LC4_8_S2
--operation mode is normal

EK1L33 = VD1L2 & !FK1_rx_data[2] & (!VD1L1 # !EK1_control_reg[2]) # !VD1L2 & (!VD1L1 # !EK1_control_reg[2]);

--EK1L35 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[2]~726 at LC4_8_S2
--operation mode is normal

EK1L35 = VD1L2 & !FK1_rx_data[2] & (!VD1L1 # !EK1_control_reg[2]) # !VD1L2 & (!VD1L1 # !EK1_control_reg[2]);


--EK1L34 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[2]~712 at LC5_8_S2
--operation mode is normal

EK1L34 = (VD1L6 & !FK1_break_detect & (!VD1L3 # !EK1_tx_data[2]) # !VD1L6 & (!VD1L3 # !EK1_tx_data[2])) & CASCADE(EK1L35);


--PD1_counter_is_running is dual_processor:inst|timer2:the_timer2|counter_is_running at LC9_15_N2
--operation mode is normal

PD1_counter_is_running_lut_out = PD1_control_wr_strobe & (XJ1_op_a[2] # PD1L10 & !XJ1_op_a[3]) # !PD1_control_wr_strobe & (PD1L10);
PD1_counter_is_running = DFFE(PD1_counter_is_running_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PD1_force_reload is dual_processor:inst|timer2:the_timer2|force_reload at LC1_15_N2
--operation mode is normal

PD1_force_reload_lut_out = TJ1_dc_address[3] & !TJ1_dc_address[4] & PD1L160;
PD1_force_reload = DFFE(PD1_force_reload_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PD1L1 is dual_processor:inst|timer2:the_timer2|always0~0 at LC9_16_N2
--operation mode is normal

PD1L1 = PD1_force_reload # PD1_counter_is_running;


--PD1L2 is dual_processor:inst|timer2:the_timer2|always0~1 at LC9_7_N2
--operation mode is normal

PD1L2 = PD1_force_reload # PD1L11;


--VC1_period_h_register[2] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[2] at LC1_12_R2
--operation mode is normal

VC1_period_h_register[2]_lut_out = XJ1_op_a[2];
VC1_period_h_register[2] = DFFE(VC1_period_h_register[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--VC1_period_l_register[2] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[2] at LC2_4_R2
--operation mode is normal

VC1_period_l_register[2]_lut_out = XJ1_op_a[2];
VC1_period_l_register[2] = DFFE(VC1_period_l_register[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--VB1_shift_reg[1] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[1] at LC4_8_Z2
--operation mode is normal

VB1_shift_reg[1]_lut_out = VB1L175 & VB1_shift_reg[0] # !VB1L175 & (VB1L189);
VB1_shift_reg[1] = DFFE(VB1_shift_reg[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_tx_holding_reg[2] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[2] at LC3_13_Z2
--operation mode is normal

VB1_tx_holding_reg[2]_lut_out = XJ1_op_a[2];
VB1_tx_holding_reg[2] = DFFE(VB1_tx_holding_reg[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1L183 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4001 at LC4_14_Z2
--operation mode is normal

VB1L183 = VB1_transmitting & VB1_shift_reg[2] # !VB1_transmitting & (VB1_tx_holding_primed & (VB1_tx_holding_reg[2]) # !VB1_tx_holding_primed & VB1_shift_reg[2]);


--E1_VELOCITY_COUNT[2] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[2] at LC7_1_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[2]_lut_out = E1_VELOCITY_COUNT[2] $ !E1L1350;
E1_VELOCITY_COUNT[2] = DFFE(E1_VELOCITY_COUNT[2]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1353 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[2]~1232 at LC7_1_U2
--operation mode is arithmetic

E1L1353 = CARRY(E1_VELOCITY_COUNT[2] & !E1L1350);


--E1_LATCHED_V_COUNT_Q1[2] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[2] at LC7_10_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[2]_lut_out = E1_VELOCITY_COUNT[2];
E1_LATCHED_V_COUNT_Q1[2] = DFFE(E1_LATCHED_V_COUNT_Q1[2]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L506 is position_velocity_interface_unit:inst18|Mux~3603 at LC10_12_T2
--operation mode is normal

E1L506 = TJ1_dc_address[2] & (E1L504 & E1_VELOCITY[2] # !E1L504 & (E1_LATCHED_V_COUNT_Q3[2])) # !TJ1_dc_address[2] & (E1L504);


--E1L508 is position_velocity_interface_unit:inst18|Mux~3604 at LC6_7_Y2
--operation mode is normal

E1L508 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[2] # !E1L1853 & (E1L970));


--MD1_counter_is_running is dual_processor:inst|timer1:the_timer1|counter_is_running at LC10_12_Q2
--operation mode is normal

MD1_counter_is_running_lut_out = MD1_control_wr_strobe & (XJ1_op_a[2] # MD1L10 & !XJ1_op_a[3]) # !MD1_control_wr_strobe & (MD1L10);
MD1_counter_is_running = DFFE(MD1_counter_is_running_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--MD1_force_reload is dual_processor:inst|timer1:the_timer1|force_reload at LC6_14_Q2
--operation mode is normal

MD1_force_reload_lut_out = !TJ1_dc_address[4] & TJ1_dc_address[3] & MD1L159;
MD1_force_reload = DFFE(MD1_force_reload_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--MD1L1 is dual_processor:inst|timer1:the_timer1|always0~0 at LC9_12_Q2
--operation mode is normal

MD1L1 = MD1_force_reload # MD1_counter_is_running;


--MD1L2 is dual_processor:inst|timer1:the_timer1|always0~1 at LC7_6_Q2
--operation mode is normal

MD1L2 = MD1_force_reload # MD1L11;


--L1L69 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9738 at LC7_7_Q1
--operation mode is arithmetic

L1L69 = L1L54 $ (HJ1L77 & HJ1L51);

--L1L70 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9740 at LC7_7_Q1
--operation mode is arithmetic

L1L70 = CARRY(!L1L54 & (!HJ1L51 # !HJ1L77));


--L1L71 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9742 at LC10_13_J2
--operation mode is normal

L1L71 = HJ1_true_regA[31] & (L1L69) # !HJ1_true_regA[31] & HJ1_true_regA[2];


--DB1_shift_reg[7] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[7] at LC4_10_I2
--operation mode is normal

DB1_shift_reg[7]_lut_out = DB1L176 & (DB1_shift_reg[6]) # !DB1L176 & DB1L184;
DB1_shift_reg[7] = DFFE(DB1_shift_reg[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_tx_holding_reg[8] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[8] at LC10_11_I2
--operation mode is normal

DB1_tx_holding_reg[8]_lut_out = FG1_op_a[8];
DB1_tx_holding_reg[8] = DFFE(DB1_tx_holding_reg[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1L183 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3999 at LC7_10_I2
--operation mode is normal

DB1L183 = DB1_transmitting & DB1_shift_reg[8] # !DB1_transmitting & (DB1_tx_holding_primed & (DB1_tx_holding_reg[8]) # !DB1_tx_holding_primed & DB1_shift_reg[8]);


--CB1L58 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[15]~468 at LC5_11_B1
--operation mode is normal

CB1L58 = CB1L29 & FG1_op_a[15] # !CB1L29 & (XJ1_op_a[15]);


--DB1_endofpacketvalue_reg[15] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[15] at LC3_15_I2
--operation mode is normal

DB1_endofpacketvalue_reg[15]_lut_out = FG1_op_a[15];
DB1_endofpacketvalue_reg[15] = DFFE(DB1_endofpacketvalue_reg[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_spi_slave_select_reg[15] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[15] at LC2_4_I2
--operation mode is normal

DB1_spi_slave_select_reg[15]_lut_out = DB1_spi_slave_select_holding_reg[15];
DB1_spi_slave_select_reg[15] = DFFE(DB1_spi_slave_select_reg[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_rx_holding_reg[15] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[15] at LC8_10_I2
--operation mode is normal

DB1_rx_holding_reg[15]_lut_out = DB1_shift_reg[15];
DB1_rx_holding_reg[15] = DFFE(DB1_rx_holding_reg[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L137 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[15]~8115 at LC10_14_I2
--operation mode is normal

DB1L137 = DB1L31 & (DB1_spi_slave_select_reg[15]) # !DB1L31 & DB1_rx_holding_reg[15];


--FG1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[4]~492 at LC3_8_H2
--operation mode is normal

FG1L5 = SE1_a_matches_dest2 & (TF5_regout $ XF5_regout) # !SE1_a_matches_dest2 & (KE3_q[4]);


--CF1L22 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~227 at LC9_7_H2
--operation mode is arithmetic

CF1L22 = LE1_instruction_1[4] $ ZE1_next_instruction_address[4] $ !CF1L15;

--CF1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~229 at LC9_7_H2
--operation mode is arithmetic

CF1L23 = CARRY(LE1_instruction_1[4] & (ZE1_next_instruction_address[4] # !CF1L15) # !LE1_instruction_1[4] & ZE1_next_instruction_address[4] & !CF1L15);


--FG1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[5]~493 at LC10_4_H2
--operation mode is normal

FG1L6 = SE1_a_matches_dest2 & (TF6_regout $ XF6_regout) # !SE1_a_matches_dest2 & (KE3_q[5]);


--CF1L24 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~231 at LC10_7_H2
--operation mode is arithmetic

CF1L24 = LE1_instruction_1[5] $ ZE1_next_instruction_address[5] $ CF1L23;

--CF1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~233 at LC10_7_H2
--operation mode is arithmetic

CF1L25 = CARRY(LE1_instruction_1[5] & !ZE1_next_instruction_address[5] & !CF1L23 # !LE1_instruction_1[5] & (!CF1L23 # !ZE1_next_instruction_address[5]));


--DB1_endofpacketvalue_wr_strobe is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_wr_strobe at LC10_14_L2
--operation mode is normal

DB1_endofpacketvalue_wr_strobe = !BG1_dc_address[1] & BG1_dc_address[3] & DB1_wr_strobe & BG1_dc_address[2];


--DB1_spi_slave_select_holding_reg[10] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[10] at LC8_3_J2
--operation mode is normal

DB1_spi_slave_select_holding_reg[10]_lut_out = FG1_op_a[10];
DB1_spi_slave_select_holding_reg[10] = DFFE(DB1_spi_slave_select_holding_reg[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--CB1L66 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[23]~469 at LC9_2_F1
--operation mode is normal

CB1L66 = CB1L29 & FG1_op_a[7] # !CB1L29 & (XJ1_op_a[23]);


--CB1L50 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[7]~470 at LC7_16_E1
--operation mode is normal

CB1L50 = CB1L29 & FG1_op_a[7] # !CB1L29 & (XJ1_op_a[7]);


--R1L38 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[7]~143 at LC10_5_E1
--operation mode is normal

R1L38 = R1L22 & (FG1_op_a[7]) # !R1L22 & BC1L32;


--Y1L48 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[7]~143 at LC7_13_I1
--operation mode is normal

Y1L48 = Y1L30 & FG1_op_a[7] # !Y1L30 & (BC1L32);


--DB1_RRDY is dual_processor:inst|adc_spi:the_adc_spi|RRDY at LC8_15_M2
--operation mode is normal

DB1_RRDY_lut_out = DB1L236 # !DB1_status_wr_strobe & !DB1_data_rd_strobe & DB1_RRDY;
DB1_RRDY = DFFE(DB1_RRDY_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_iRRDY_reg is dual_processor:inst|adc_spi:the_adc_spi|iRRDY_reg at LC6_1_I2
--operation mode is normal

DB1_iRRDY_reg_lut_out = FG1_op_a[7];
DB1_iRRDY_reg = DFFE(DB1_iRRDY_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_control_wr_strobe);


--DB1_endofpacketvalue_reg[7] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[7] at LC2_6_I2
--operation mode is normal

DB1_endofpacketvalue_reg[7]_lut_out = FG1_op_a[7];
DB1_endofpacketvalue_reg[7] = DFFE(DB1_endofpacketvalue_reg[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_spi_slave_select_reg[7] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[7] at LC4_3_I2
--operation mode is normal

DB1_spi_slave_select_reg[7]_lut_out = DB1_spi_slave_select_holding_reg[7];
DB1_spi_slave_select_reg[7] = DFFE(DB1_spi_slave_select_reg[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_rx_holding_reg[7] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[7] at LC6_9_I2
--operation mode is normal

DB1_rx_holding_reg[7]_lut_out = DB1_shift_reg[7];
DB1_rx_holding_reg[7] = DFFE(DB1_rx_holding_reg[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L122 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[7]~8117 at LC2_2_I2
--operation mode is normal

DB1L122 = DB1L31 & (DB1_spi_slave_select_reg[7]) # !DB1L31 & DB1_rx_holding_reg[7];


--DB1L123 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[7]~8118 at LC6_2_I2
--operation mode is normal

DB1L123 = DB1L32 & DB1_endofpacketvalue_reg[7] # !DB1L32 & (DB1L122);


--DB1L124 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[7]~8119 at LC4_1_I2
--operation mode is normal

DB1L124 = DB1L33 & DB1_iRRDY_reg # !DB1L33 & (DB1L123);


--BC1L405 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~492 at LC7_14_C1
--operation mode is normal

BC1L405 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[21]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[21] # !YB1L49;

--BC1L436 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15526 at LC7_14_C1
--operation mode is normal

BC1L436 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[21]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[21] # !YB1L49;


--BC1L320 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[21]~15424 at LC8_14_C1
--operation mode is normal

BC1L320 = (DC1_incoming_ext_ram_bus_data[5] & (KE7_q[5] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1_incoming_ext_ram_bus_data[5] & !DC1L94 & (KE7_q[5] # !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L436);


--E1L778 is position_velocity_interface_unit:inst18|Mux~3739 at LC4_11_T2
--operation mode is normal

E1L778 = !TJ1_dc_address[3] & E1_VELOCITY_COUNT[21] & !TJ1_dc_address[2];


--E1L776 is position_velocity_interface_unit:inst18|Mux~3738 at LC2_11_T2
--operation mode is normal

E1L776 = TJ1_dc_address[5] & (TJ1_dc_address[4]) # !TJ1_dc_address[5] & (TJ1_dc_address[4] & E1L772 # !TJ1_dc_address[4] & (E1L774));


--E1L770 is position_velocity_interface_unit:inst18|Mux~3735 at LC7_11_T2
--operation mode is normal

E1L770 = TJ1_dc_address[3] & (E1L768 & (E1_VELOCITY[21]) # !E1L768 & E1_LATCHED_V_COUNT_Q4[21]) # !TJ1_dc_address[3] & (E1L768);


--FE23L34 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~630 at LC8_3_B2
--operation mode is arithmetic

FE23L34 = FE20_sout_node[19] $ FE17_sout_node[11] $ FE23L25;

--FE23L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~632 at LC8_3_B2
--operation mode is arithmetic

FE23L35 = CARRY(FE20_sout_node[19] & !FE17_sout_node[11] & !FE23L25 # !FE20_sout_node[19] & (!FE23L25 # !FE17_sout_node[11]));


--CE2_single_input_node[7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[7] at LC8_2_K1
--operation mode is arithmetic

CE2_single_input_node[7]_lut_out = AE1_partial_product_node[7][7] $ AE1_partial_product_node[8][5] $ CE2L23;
CE2_single_input_node[7] = DFFE(CE2_single_input_node[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--CE2L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[7]~121 at LC8_2_K1
--operation mode is arithmetic

CE2L25 = CARRY(AE1_partial_product_node[7][7] & (AE1_partial_product_node[8][5] # !CE2L23) # !AE1_partial_product_node[7][7] & AE1_partial_product_node[8][5] & !CE2L23);


--L1_q[21] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[21] at LC8_4_B1
--operation mode is normal

L1_q[21]_lut_out = AJ1_custom_instruction_start[0] & (L1L137) # !AJ1_custom_instruction_start[0] & L1_q[20];
L1_q[21] = DFFE(L1_q[21]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--VB1L2 is dual_processor:inst|dac_spi:the_dac_spi|EOP~332 at LC1_11_R1
--operation mode is normal

VB1L2 = VB1L15 & VB1L16 & VB1L14 & VB1L17;

--VB1L22 is dual_processor:inst|dac_spi:the_dac_spi|EOP~398 at LC1_11_R1
--operation mode is normal

VB1L22 = VB1L15 & VB1L16 & VB1L14 & VB1L17;


--VB1L3 is dual_processor:inst|dac_spi:the_dac_spi|EOP~337 at LC5_11_R1
--operation mode is normal

VB1L3 = VB1L20 & VB1L19 & VB1L18 & VB1L21;

--VB1L23 is dual_processor:inst|dac_spi:the_dac_spi|EOP~399 at LC5_11_R1
--operation mode is normal

VB1L23 = VB1L20 & VB1L19 & VB1L18 & VB1L21;


--KK1_delayed_unxsync_rxdxx1 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|delayed_unxsync_rxdxx1 at LC9_16_X1
--operation mode is normal

KK1_delayed_unxsync_rxdxx1_lut_out = KK1_sync_rxd;
KK1_delayed_unxsync_rxdxx1 = DFFE(KK1_delayed_unxsync_rxdxx1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1_d1_source_rxd is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|d1_source_rxd at LC8_8_P2
--operation mode is normal

KK1_d1_source_rxd_lut_out = DB9_CONNECTOR_rxd_uart2;
KK1_d1_source_rxd = DFFE(KK1_d1_source_rxd_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1_baud_rate_counter[9] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[9] at LC6_16_X1
--operation mode is normal

KK1_baud_rate_counter[9]_lut_out = KK1L34 & (KK1_delayed_unxsync_rxdxx1 $ !KK1_sync_rxd) # !KK1L34 & KK1L1 & (KK1_delayed_unxsync_rxdxx1 $ !KK1_sync_rxd);
KK1_baud_rate_counter[9] = DFFE(KK1_baud_rate_counter[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1_baud_rate_counter[8] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[8] at LC7_16_X1
--operation mode is normal

KK1_baud_rate_counter[8]_lut_out = KK1L34 & (KK1_sync_rxd $ KK1_delayed_unxsync_rxdxx1) # !KK1L34 & (KK1L2 # KK1_sync_rxd $ KK1_delayed_unxsync_rxdxx1);
KK1_baud_rate_counter[8] = DFFE(KK1_baud_rate_counter[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1_baud_rate_counter[7] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[7] at LC5_7_X1
--operation mode is normal

KK1_baud_rate_counter[7]_lut_out = KK1L4 & !KK1L34 & (KK1_sync_rxd $ !KK1_delayed_unxsync_rxdxx1);
KK1_baud_rate_counter[7] = DFFE(KK1_baud_rate_counter[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1_baud_rate_counter[6] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[6] at LC4_16_X1
--operation mode is normal

KK1_baud_rate_counter[6]_lut_out = KK1L6 & (KK1_delayed_unxsync_rxdxx1 $ !KK1_sync_rxd) # !KK1L6 & KK1L34 & (KK1_delayed_unxsync_rxdxx1 $ !KK1_sync_rxd);
KK1_baud_rate_counter[6] = DFFE(KK1_baud_rate_counter[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1L32 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter_is_zero~139 at LC8_13_X1
--operation mode is normal

KK1L32 = !KK1_baud_rate_counter[7] & !KK1_baud_rate_counter[8] & !KK1_baud_rate_counter[6] & !KK1_baud_rate_counter[9];


--KK1_baud_rate_counter[5] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[5] at LC4_7_X1
--operation mode is normal

KK1_baud_rate_counter[5]_lut_out = KK1L8 & (KK1_sync_rxd $ KK1_delayed_unxsync_rxdxx1 # !KK1L34) # !KK1L8 & (KK1_sync_rxd $ KK1_delayed_unxsync_rxdxx1);
KK1_baud_rate_counter[5] = DFFE(KK1_baud_rate_counter[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1_baud_rate_counter[4] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[4] at LC7_7_X1
--operation mode is normal

KK1_baud_rate_counter[4]_lut_out = KK1L10 & !KK1L34 & (KK1_sync_rxd $ !KK1_delayed_unxsync_rxdxx1);
KK1_baud_rate_counter[4] = DFFE(KK1_baud_rate_counter[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1_baud_rate_counter[3] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[3] at LC2_7_X1
--operation mode is normal

KK1_baud_rate_counter[3]_lut_out = KK1L12 & !KK1L34 & (KK1_sync_rxd $ !KK1_delayed_unxsync_rxdxx1);
KK1_baud_rate_counter[3] = DFFE(KK1_baud_rate_counter[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1_baud_rate_counter[2] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[2] at LC3_7_X1
--operation mode is normal

KK1_baud_rate_counter[2]_lut_out = KK1L14 & !KK1L34 & (KK1_sync_rxd $ !KK1_delayed_unxsync_rxdxx1);
KK1_baud_rate_counter[2] = DFFE(KK1_baud_rate_counter[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1L33 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter_is_zero~140 at LC8_7_X1
--operation mode is normal

KK1L33 = !KK1_baud_rate_counter[3] & !KK1_baud_rate_counter[2] & !KK1_baud_rate_counter[4] & !KK1_baud_rate_counter[5];


--KK1_baud_rate_counter[1] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[1] at LC10_7_X1
--operation mode is normal

KK1_baud_rate_counter[1]_lut_out = KK1L16 & (KK1_sync_rxd $ !KK1_delayed_unxsync_rxdxx1) # !KK1L16 & KK1L34 & (KK1_sync_rxd $ !KK1_delayed_unxsync_rxdxx1);
KK1_baud_rate_counter[1] = DFFE(KK1_baud_rate_counter[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1_baud_rate_counter[0] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[0] at LC9_7_X1
--operation mode is normal

KK1_baud_rate_counter[0]_lut_out = KK1L18 # KK1L34 # KK1_sync_rxd $ KK1_delayed_unxsync_rxdxx1;
KK1_baud_rate_counter[0] = DFFE(KK1_baud_rate_counter[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KK1L34 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter_is_zero~141 at LC3_12_X1
--operation mode is normal

KK1L34 = KK1L33 & !KK1_baud_rate_counter[1] & !KK1_baud_rate_counter[0] & KK1L32;


--FK1_delayed_unxsync_rxdxx1 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|delayed_unxsync_rxdxx1 at LC10_3_T2
--operation mode is normal

FK1_delayed_unxsync_rxdxx1_lut_out = FK1_sync_rxd;
FK1_delayed_unxsync_rxdxx1 = DFFE(FK1_delayed_unxsync_rxdxx1_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1_d1_source_rxd is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|d1_source_rxd at LC6_2_T2
--operation mode is normal

FK1_d1_source_rxd_lut_out = DB9_CONNECTOR_rxd;
FK1_d1_source_rxd = DFFE(FK1_d1_source_rxd_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1_baud_rate_counter[8] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[8] at LC5_4_T2
--operation mode is normal

FK1_baud_rate_counter[8]_lut_out = FK1L31 & (FK1_delayed_unxsync_rxdxx1 $ !FK1_sync_rxd) # !FK1L31 & FK1L1 & (FK1_delayed_unxsync_rxdxx1 $ !FK1_sync_rxd);
FK1_baud_rate_counter[8] = DFFE(FK1_baud_rate_counter[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1_baud_rate_counter[7] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[7] at LC1_4_T2
--operation mode is normal

FK1_baud_rate_counter[7]_lut_out = FK1L31 & (FK1_delayed_unxsync_rxdxx1 $ FK1_sync_rxd) # !FK1L31 & (FK1L2 # FK1_delayed_unxsync_rxdxx1 $ FK1_sync_rxd);
FK1_baud_rate_counter[7] = DFFE(FK1_baud_rate_counter[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1_baud_rate_counter[6] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[6] at LC3_4_T2
--operation mode is normal

FK1_baud_rate_counter[6]_lut_out = !FK1L31 & FK1L4 & (FK1_delayed_unxsync_rxdxx1 $ !FK1_sync_rxd);
FK1_baud_rate_counter[6] = DFFE(FK1_baud_rate_counter[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1_baud_rate_counter[5] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[5] at LC6_4_T2
--operation mode is normal

FK1_baud_rate_counter[5]_lut_out = FK1L31 & (FK1_delayed_unxsync_rxdxx1 $ !FK1_sync_rxd) # !FK1L31 & FK1L6 & (FK1_delayed_unxsync_rxdxx1 $ !FK1_sync_rxd);
FK1_baud_rate_counter[5] = DFFE(FK1_baud_rate_counter[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1L29 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter_is_zero~133 at LC6_3_T2
--operation mode is normal

FK1L29 = !FK1_baud_rate_counter[6] & !FK1_baud_rate_counter[8] & !FK1_baud_rate_counter[5] & !FK1_baud_rate_counter[7];


--FK1_baud_rate_counter[4] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[4] at LC8_3_T2
--operation mode is normal

FK1_baud_rate_counter[4]_lut_out = FK1L31 & (FK1_delayed_unxsync_rxdxx1 $ (FK1_sync_rxd)) # !FK1L31 & (FK1L8 # FK1_delayed_unxsync_rxdxx1 $ FK1_sync_rxd);
FK1_baud_rate_counter[4] = DFFE(FK1_baud_rate_counter[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1_baud_rate_counter[3] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[3] at LC9_4_T2
--operation mode is normal

FK1_baud_rate_counter[3]_lut_out = !FK1L31 & FK1L10 & (FK1_delayed_unxsync_rxdxx1 $ !FK1_sync_rxd);
FK1_baud_rate_counter[3] = DFFE(FK1_baud_rate_counter[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1_baud_rate_counter[2] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[2] at LC10_4_T2
--operation mode is normal

FK1_baud_rate_counter[2]_lut_out = !FK1L31 & FK1L12 & (FK1_delayed_unxsync_rxdxx1 $ !FK1_sync_rxd);
FK1_baud_rate_counter[2] = DFFE(FK1_baud_rate_counter[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1_baud_rate_counter[1] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[1] at LC4_4_T2
--operation mode is normal

FK1_baud_rate_counter[1]_lut_out = !FK1L31 & FK1L14 & (FK1_delayed_unxsync_rxdxx1 $ !FK1_sync_rxd);
FK1_baud_rate_counter[1] = DFFE(FK1_baud_rate_counter[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1L30 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter_is_zero~134 at LC10_5_T2
--operation mode is normal

FK1L30 = !FK1_baud_rate_counter[2] & !FK1_baud_rate_counter[3] & !FK1_baud_rate_counter[1] & !FK1_baud_rate_counter[4];


--FK1_baud_rate_counter[0] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[0] at LC2_4_T2
--operation mode is normal

FK1_baud_rate_counter[0]_lut_out = FK1L31 & (FK1_delayed_unxsync_rxdxx1 $ !FK1_sync_rxd) # !FK1L31 & FK1L16 & (FK1_delayed_unxsync_rxdxx1 $ !FK1_sync_rxd);
FK1_baud_rate_counter[0] = DFFE(FK1_baud_rate_counter[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--FK1L31 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter_is_zero~135 at LC3_3_T2
--operation mode is normal

FK1L31 = !FK1_baud_rate_counter[0] & FK1L30 & FK1L29;


--TC1_counter_is_running is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_running at LC1_15_V2
--operation mode is normal

TC1_counter_is_running_lut_out = TC1_control_wr_strobe & (XJ1_op_a[2] # !XJ1_op_a[3] & TC1L10) # !TC1_control_wr_strobe & (TC1L10);
TC1_counter_is_running = DFFE(TC1_counter_is_running_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TC1_force_reload is dual_processor:inst|o_scope_timer:the_o_scope_timer|force_reload at LC8_11_V2
--operation mode is normal

TC1_force_reload_lut_out = TC1L126 & (TJ1_dc_address[3] & !TJ1_dc_address[4]);
TC1_force_reload = DFFE(TC1_force_reload_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TC1L1 is dual_processor:inst|o_scope_timer:the_o_scope_timer|always0~0 at LC10_3_V2
--operation mode is normal

TC1L1 = TC1_force_reload # TC1_counter_is_running;


--TC1L2 is dual_processor:inst|o_scope_timer:the_o_scope_timer|always0~1 at LC6_5_V2
--operation mode is normal

TC1L2 = TC1_force_reload # TC1L11;


--TC1_period_l_register[6] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[6] at LC7_16_V2
--operation mode is normal

TC1_period_l_register[6]_lut_out = XJ1_op_a[6];
TC1_period_l_register[6] = DFFE(TC1_period_l_register[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--TC1_period_l_register[0] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[0] at LC2_13_V2
--operation mode is normal

TC1_period_l_register[0]_lut_out = !XJ1_op_a[0];
TC1_period_l_register[0] = DFFE(TC1_period_l_register[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--TC1_period_l_register[1] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[1] at LC8_16_V2
--operation mode is normal

TC1_period_l_register[1]_lut_out = XJ1_op_a[1];
TC1_period_l_register[1] = DFFE(TC1_period_l_register[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--TC1_period_l_register[9] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[9] at LC6_13_V2
--operation mode is normal

TC1_period_l_register[9]_lut_out = !XJ1_op_a[9];
TC1_period_l_register[9] = DFFE(TC1_period_l_register[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--TC1_period_l_register[8] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[8] at LC3_5_V2
--operation mode is normal

TC1_period_l_register[8]_lut_out = XJ1_op_a[8];
TC1_period_l_register[8] = DFFE(TC1_period_l_register[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--TC1_period_l_register[10] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[10] at LC4_13_V2
--operation mode is normal

TC1_period_l_register[10]_lut_out = XJ1_op_a[10];
TC1_period_l_register[10] = DFFE(TC1_period_l_register[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--TC1_period_l_register[11] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[11] at LC7_5_V2
--operation mode is normal

TC1_period_l_register[11]_lut_out = XJ1_op_a[11];
TC1_period_l_register[11] = DFFE(TC1_period_l_register[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_l_wr_strobe);


--TC1_period_h_register[6] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[6] at LC7_9_V2
--operation mode is normal

TC1_period_h_register[6]_lut_out = XJ1_op_a[6];
TC1_period_h_register[6] = DFFE(TC1_period_h_register[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--TC1_period_h_register[0] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[0] at LC5_14_V2
--operation mode is normal

TC1_period_h_register[0]_lut_out = XJ1_op_a[0];
TC1_period_h_register[0] = DFFE(TC1_period_h_register[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--TC1_period_h_register[1] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[1] at LC8_14_V2
--operation mode is normal

TC1_period_h_register[1]_lut_out = XJ1_op_a[1];
TC1_period_h_register[1] = DFFE(TC1_period_h_register[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--TC1_period_h_register[8] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[8] at LC10_9_V2
--operation mode is normal

TC1_period_h_register[8]_lut_out = XJ1_op_a[8];
TC1_period_h_register[8] = DFFE(TC1_period_h_register[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--TC1_period_h_register[9] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[9] at LC8_7_V2
--operation mode is normal

TC1_period_h_register[9]_lut_out = XJ1_op_a[9];
TC1_period_h_register[9] = DFFE(TC1_period_h_register[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--TC1_period_h_register[10] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[10] at LC5_9_V2
--operation mode is normal

TC1_period_h_register[10]_lut_out = XJ1_op_a[10];
TC1_period_h_register[10] = DFFE(TC1_period_h_register[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--TC1_period_h_register[11] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[11] at LC9_9_V2
--operation mode is normal

TC1_period_h_register[11]_lut_out = XJ1_op_a[11];
TC1_period_h_register[11] = DFFE(TC1_period_h_register[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_period_h_wr_strobe);


--MD1_period_l_register[4] is dual_processor:inst|timer1:the_timer1|period_l_register[4] at LC5_10_W2
--operation mode is normal

MD1_period_l_register[4]_lut_out = !XJ1_op_a[4];
MD1_period_l_register[4] = DFFE(MD1_period_l_register[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--MD1_period_l_register[5] is dual_processor:inst|timer1:the_timer1|period_l_register[5] at LC6_10_W2
--operation mode is normal

MD1_period_l_register[5]_lut_out = !XJ1_op_a[5];
MD1_period_l_register[5] = DFFE(MD1_period_l_register[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--MD1_period_l_register[6] is dual_processor:inst|timer1:the_timer1|period_l_register[6] at LC8_11_W2
--operation mode is normal

MD1_period_l_register[6]_lut_out = XJ1_op_a[6];
MD1_period_l_register[6] = DFFE(MD1_period_l_register[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--MD1_period_l_register[7] is dual_processor:inst|timer1:the_timer1|period_l_register[7] at LC10_11_W2
--operation mode is normal

MD1_period_l_register[7]_lut_out = XJ1_op_a[7];
MD1_period_l_register[7] = DFFE(MD1_period_l_register[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--MD1_period_l_register[1] is dual_processor:inst|timer1:the_timer1|period_l_register[1] at LC10_10_W2
--operation mode is normal

MD1_period_l_register[1]_lut_out = XJ1_op_a[1];
MD1_period_l_register[1] = DFFE(MD1_period_l_register[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--MD1_period_l_register[3] is dual_processor:inst|timer1:the_timer1|period_l_register[3] at LC5_11_W2
--operation mode is normal

MD1_period_l_register[3]_lut_out = XJ1_op_a[3];
MD1_period_l_register[3] = DFFE(MD1_period_l_register[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--MD1_period_l_register[15] is dual_processor:inst|timer1:the_timer1|period_l_register[15] at LC4_12_W2
--operation mode is normal

MD1_period_l_register[15]_lut_out = !XJ1_op_a[15];
MD1_period_l_register[15] = DFFE(MD1_period_l_register[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--MD1_period_l_register[12] is dual_processor:inst|timer1:the_timer1|period_l_register[12] at LC10_12_W2
--operation mode is normal

MD1_period_l_register[12]_lut_out = XJ1_op_a[12];
MD1_period_l_register[12] = DFFE(MD1_period_l_register[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--MD1_period_l_register[13] is dual_processor:inst|timer1:the_timer1|period_l_register[13] at LC9_12_W2
--operation mode is normal

MD1_period_l_register[13]_lut_out = XJ1_op_a[13];
MD1_period_l_register[13] = DFFE(MD1_period_l_register[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--MD1_period_l_register[14] is dual_processor:inst|timer1:the_timer1|period_l_register[14] at LC7_10_W2
--operation mode is normal

MD1_period_l_register[14]_lut_out = XJ1_op_a[14];
MD1_period_l_register[14] = DFFE(MD1_period_l_register[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--MD1_period_l_register[9] is dual_processor:inst|timer1:the_timer1|period_l_register[9] at LC3_11_W2
--operation mode is normal

MD1_period_l_register[9]_lut_out = !XJ1_op_a[9];
MD1_period_l_register[9] = DFFE(MD1_period_l_register[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--MD1_period_l_register[8] is dual_processor:inst|timer1:the_timer1|period_l_register[8] at LC3_10_W2
--operation mode is normal

MD1_period_l_register[8]_lut_out = XJ1_op_a[8];
MD1_period_l_register[8] = DFFE(MD1_period_l_register[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--MD1_period_l_register[10] is dual_processor:inst|timer1:the_timer1|period_l_register[10] at LC9_11_W2
--operation mode is normal

MD1_period_l_register[10]_lut_out = XJ1_op_a[10];
MD1_period_l_register[10] = DFFE(MD1_period_l_register[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--MD1_period_l_register[11] is dual_processor:inst|timer1:the_timer1|period_l_register[11] at LC6_12_W2
--operation mode is normal

MD1_period_l_register[11]_lut_out = XJ1_op_a[11];
MD1_period_l_register[11] = DFFE(MD1_period_l_register[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_l_wr_strobe);


--MD1_period_h_register[4] is dual_processor:inst|timer1:the_timer1|period_h_register[4] at LC6_8_W2
--operation mode is normal

MD1_period_h_register[4]_lut_out = XJ1_op_a[4];
MD1_period_h_register[4] = DFFE(MD1_period_h_register[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--MD1_period_h_register[5] is dual_processor:inst|timer1:the_timer1|period_h_register[5] at LC8_1_W2
--operation mode is normal

MD1_period_h_register[5]_lut_out = XJ1_op_a[5];
MD1_period_h_register[5] = DFFE(MD1_period_h_register[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--MD1_period_h_register[6] is dual_processor:inst|timer1:the_timer1|period_h_register[6] at LC2_14_W2
--operation mode is normal

MD1_period_h_register[6]_lut_out = XJ1_op_a[6];
MD1_period_h_register[6] = DFFE(MD1_period_h_register[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--MD1_period_h_register[7] is dual_processor:inst|timer1:the_timer1|period_h_register[7] at LC9_16_W2
--operation mode is normal

MD1_period_h_register[7]_lut_out = XJ1_op_a[7];
MD1_period_h_register[7] = DFFE(MD1_period_h_register[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--MD1_period_h_register[0] is dual_processor:inst|timer1:the_timer1|period_h_register[0] at LC5_1_W2
--operation mode is normal

MD1_period_h_register[0]_lut_out = XJ1_op_a[0];
MD1_period_h_register[0] = DFFE(MD1_period_h_register[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--MD1_period_h_register[1] is dual_processor:inst|timer1:the_timer1|period_h_register[1] at LC6_14_W2
--operation mode is normal

MD1_period_h_register[1]_lut_out = XJ1_op_a[1];
MD1_period_h_register[1] = DFFE(MD1_period_h_register[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--MD1_period_h_register[3] is dual_processor:inst|timer1:the_timer1|period_h_register[3] at LC8_16_W2
--operation mode is normal

MD1_period_h_register[3]_lut_out = XJ1_op_a[3];
MD1_period_h_register[3] = DFFE(MD1_period_h_register[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--MD1_period_h_register[12] is dual_processor:inst|timer1:the_timer1|period_h_register[12] at LC5_14_W2
--operation mode is normal

MD1_period_h_register[12]_lut_out = XJ1_op_a[12];
MD1_period_h_register[12] = DFFE(MD1_period_h_register[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--MD1_period_h_register[13] is dual_processor:inst|timer1:the_timer1|period_h_register[13] at LC1_14_W2
--operation mode is normal

MD1_period_h_register[13]_lut_out = XJ1_op_a[13];
MD1_period_h_register[13] = DFFE(MD1_period_h_register[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--MD1_period_h_register[14] is dual_processor:inst|timer1:the_timer1|period_h_register[14] at LC10_1_W2
--operation mode is normal

MD1_period_h_register[14]_lut_out = XJ1_op_a[14];
MD1_period_h_register[14] = DFFE(MD1_period_h_register[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--MD1_period_h_register[15] is dual_processor:inst|timer1:the_timer1|period_h_register[15] at LC2_13_W2
--operation mode is normal

MD1_period_h_register[15]_lut_out = XJ1_op_a[15];
MD1_period_h_register[15] = DFFE(MD1_period_h_register[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--MD1_period_h_register[8] is dual_processor:inst|timer1:the_timer1|period_h_register[8] at LC10_14_W2
--operation mode is normal

MD1_period_h_register[8]_lut_out = XJ1_op_a[8];
MD1_period_h_register[8] = DFFE(MD1_period_h_register[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--MD1_period_h_register[9] is dual_processor:inst|timer1:the_timer1|period_h_register[9] at LC6_13_W2
--operation mode is normal

MD1_period_h_register[9]_lut_out = XJ1_op_a[9];
MD1_period_h_register[9] = DFFE(MD1_period_h_register[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--MD1_period_h_register[10] is dual_processor:inst|timer1:the_timer1|period_h_register[10] at LC3_14_W2
--operation mode is normal

MD1_period_h_register[10]_lut_out = XJ1_op_a[10];
MD1_period_h_register[10] = DFFE(MD1_period_h_register[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--MD1_period_h_register[11] is dual_processor:inst|timer1:the_timer1|period_h_register[11] at LC4_14_W2
--operation mode is normal

MD1_period_h_register[11]_lut_out = XJ1_op_a[11];
MD1_period_h_register[11] = DFFE(MD1_period_h_register[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_period_h_wr_strobe);


--E1L98 is position_velocity_interface_unit:inst18|Equal~2671 at LC4_1_Y2
--operation mode is normal

E1L98 = E1_BOUNCEBACK_COMPARE[13] $ (E1L1853 & E1_POSITION_PRELOAD[13] # !E1L1853 & (E1L1058));


--E1L158 is position_velocity_interface_unit:inst18|Equal~2728 at LC4_7_Y2
--operation mode is normal

E1L158 = (E1_BOUNCEBACK_COMPARE[0] $ (E1L1853 & E1_POSITION_PRELOAD[0] # !E1L1853 & (E1L946))) & CASCADE(E1L171);


--E1L96 is position_velocity_interface_unit:inst18|Equal~2669 at LC5_5_O2
--operation mode is normal

E1L96 = E1_BOUNCEBACK_COMPARE[6] $ (E1L1853 & (E1_POSITION_PRELOAD[6]) # !E1L1853 & E1L1002);


--E1L160 is position_velocity_interface_unit:inst18|Equal~2729 at LC4_9_Y2
--operation mode is normal

E1L160 = (E1_BOUNCEBACK_COMPARE[8] $ (E1L1853 & E1_POSITION_PRELOAD[8] # !E1L1853 & (E1L1018))) & CASCADE(E1L172);


--E1L94 is position_velocity_interface_unit:inst18|Equal~2667 at LC8_9_Y2
--operation mode is normal

E1L94 = E1L152 & E1L154 & E1L150 & E1L156;

--E1L164 is position_velocity_interface_unit:inst18|Equal~2743 at LC8_9_Y2
--operation mode is normal

E1L164 = E1L152 & E1L154 & E1L150 & E1L156;


--E1L140 is position_velocity_interface_unit:inst18|Equal~2719 at LC8_5_Y2
--operation mode is normal

E1L140 = (!E1L82 & !E1L78 & !E1L76 & !E1L80) & CASCADE(E1L162);


--E1L142 is position_velocity_interface_unit:inst18|Equal~2720 at LC4_1_O2
--operation mode is normal

E1L142 = (!E1L90 & !E1L84 & !E1L86 & !E1L88) & CASCADE(E1L163);


--E1L148 is position_velocity_interface_unit:inst18|Equal~2723 at LC2_1_O2
--operation mode is normal

E1L148 = (!E1L118 & !E1L124 & !E1L120 & !E1L122) & CASCADE(E1L166);


--E1L146 is position_velocity_interface_unit:inst18|Equal~2722 at LC8_13_Y2
--operation mode is normal

E1L146 = (!E1L110 & !E1L112 & !E1L114 & !E1L116) & CASCADE(E1L165);


--EC1L33 is dual_processor:inst|ls_int_input:the_ls_int_input|irq~71 at LC3_13_V1
--operation mode is normal

EC1L33 = EC1_irq_mask[4] & !EC1_edge_capture[4] & (!EC1_edge_capture[3] # !EC1_irq_mask[3]) # !EC1_irq_mask[4] & (!EC1_edge_capture[3] # !EC1_irq_mask[3]);

--EC1L36 is dual_processor:inst|ls_int_input:the_ls_int_input|irq~77 at LC3_13_V1
--operation mode is normal

EC1L36 = EC1_irq_mask[4] & !EC1_edge_capture[4] & (!EC1_edge_capture[3] # !EC1_irq_mask[3]) # !EC1_irq_mask[4] & (!EC1_edge_capture[3] # !EC1_irq_mask[3]);


--EC1L35 is dual_processor:inst|ls_int_input:the_ls_int_input|irq~74 at LC4_13_V1
--operation mode is normal

EC1L35 = (EC1_irq_mask[1] & !EC1_edge_capture[1] & (!EC1_edge_capture[0] # !EC1_irq_mask[0]) # !EC1_irq_mask[1] & (!EC1_edge_capture[0] # !EC1_irq_mask[0])) & CASCADE(EC1L36);

--EC1L37 is dual_processor:inst|ls_int_input:the_ls_int_input|irq~78 at LC4_13_V1
--operation mode is normal

EC1L37 = (EC1_irq_mask[1] & !EC1_edge_capture[1] & (!EC1_edge_capture[0] # !EC1_irq_mask[0]) # !EC1_irq_mask[1] & (!EC1_edge_capture[0] # !EC1_irq_mask[0])) & CASCADE(EC1L36);


--VC1_period_l_register[4] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[4] at LC9_3_R1
--operation mode is normal

VC1_period_l_register[4]_lut_out = !XJ1_op_a[4];
VC1_period_l_register[4] = DFFE(VC1_period_l_register[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--VC1_force_reload is dual_processor:inst|one_ms_timer:the_one_ms_timer|force_reload at LC5_7_R1
--operation mode is normal

VC1_force_reload_lut_out = !TJ1_dc_address[4] & TJ1_dc_address[3] & VC1L120;
VC1_force_reload = DFFE(VC1_force_reload_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VC1L1 is dual_processor:inst|one_ms_timer:the_one_ms_timer|always0~0 at LC4_1_R2
--operation mode is normal

VC1L1 = VC1_force_reload # VC1_counter_is_running;


--VC1L2 is dual_processor:inst|one_ms_timer:the_one_ms_timer|always0~1 at LC3_4_R2
--operation mode is normal

VC1L2 = VC1L5 # VC1_force_reload;


--VC1_period_l_register[5] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[5] at LC4_2_R2
--operation mode is normal

VC1_period_l_register[5]_lut_out = !XJ1_op_a[5];
VC1_period_l_register[5] = DFFE(VC1_period_l_register[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--VC1_period_l_register[7] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[7] at LC2_2_R2
--operation mode is normal

VC1_period_l_register[7]_lut_out = XJ1_op_a[7];
VC1_period_l_register[7] = DFFE(VC1_period_l_register[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--VC1_period_l_register[0] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[0] at LC10_16_R2
--operation mode is normal

VC1_period_l_register[0]_lut_out = !XJ1_op_a[0];
VC1_period_l_register[0] = DFFE(VC1_period_l_register[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--VC1_period_l_register[9] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[9] at LC5_8_R2
--operation mode is normal

VC1_period_l_register[9]_lut_out = !XJ1_op_a[9];
VC1_period_l_register[9] = DFFE(VC1_period_l_register[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--VC1_period_l_register[10] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[10] at LC8_16_R2
--operation mode is normal

VC1_period_l_register[10]_lut_out = XJ1_op_a[10];
VC1_period_l_register[10] = DFFE(VC1_period_l_register[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--VC1_period_l_register[11] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[11] at LC8_2_R2
--operation mode is normal

VC1_period_l_register[11]_lut_out = XJ1_op_a[11];
VC1_period_l_register[11] = DFFE(VC1_period_l_register[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_l_wr_strobe);


--VC1_period_h_register[4] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[4] at LC2_2_R1
--operation mode is normal

VC1_period_h_register[4]_lut_out = XJ1_op_a[4];
VC1_period_h_register[4] = DFFE(VC1_period_h_register[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--VC1_period_h_register[5] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[5] at LC7_6_R2
--operation mode is normal

VC1_period_h_register[5]_lut_out = XJ1_op_a[5];
VC1_period_h_register[5] = DFFE(VC1_period_h_register[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--VC1_period_h_register[7] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[7] at LC6_2_R1
--operation mode is normal

VC1_period_h_register[7]_lut_out = XJ1_op_a[7];
VC1_period_h_register[7] = DFFE(VC1_period_h_register[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--VC1_period_h_register[0] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[0] at LC10_12_R2
--operation mode is normal

VC1_period_h_register[0]_lut_out = XJ1_op_a[0];
VC1_period_h_register[0] = DFFE(VC1_period_h_register[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--VC1_period_h_register[9] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[9] at LC8_12_R2
--operation mode is normal

VC1_period_h_register[9]_lut_out = XJ1_op_a[9];
VC1_period_h_register[9] = DFFE(VC1_period_h_register[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--VC1_period_h_register[10] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[10] at LC10_6_R2
--operation mode is normal

VC1_period_h_register[10]_lut_out = XJ1_op_a[10];
VC1_period_h_register[10] = DFFE(VC1_period_h_register[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--VC1_period_h_register[11] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[11] at LC8_6_R2
--operation mode is normal

VC1_period_h_register[11]_lut_out = XJ1_op_a[11];
VC1_period_h_register[11] = DFFE(VC1_period_h_register[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VC1_period_h_wr_strobe);


--PD1_period_l_register[4] is dual_processor:inst|timer2:the_timer2|period_l_register[4] at LC7_1_N2
--operation mode is normal

PD1_period_l_register[4]_lut_out = !XJ1_op_a[4];
PD1_period_l_register[4] = DFFE(PD1_period_l_register[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--PD1_period_l_register[5] is dual_processor:inst|timer2:the_timer2|period_l_register[5] at LC3_16_N2
--operation mode is normal

PD1_period_l_register[5]_lut_out = !XJ1_op_a[5];
PD1_period_l_register[5] = DFFE(PD1_period_l_register[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--PD1_period_l_register[6] is dual_processor:inst|timer2:the_timer2|period_l_register[6] at LC5_1_N2
--operation mode is normal

PD1_period_l_register[6]_lut_out = XJ1_op_a[6];
PD1_period_l_register[6] = DFFE(PD1_period_l_register[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--PD1_period_l_register[7] is dual_processor:inst|timer2:the_timer2|period_l_register[7] at LC3_2_N2
--operation mode is normal

PD1_period_l_register[7]_lut_out = XJ1_op_a[7];
PD1_period_l_register[7] = DFFE(PD1_period_l_register[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--PD1_period_l_register[0] is dual_processor:inst|timer2:the_timer2|period_l_register[0] at LC2_8_R1
--operation mode is normal

PD1_period_l_register[0]_lut_out = !XJ1_op_a[0];
PD1_period_l_register[0] = DFFE(PD1_period_l_register[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--PD1_period_l_register[1] is dual_processor:inst|timer2:the_timer2|period_l_register[1] at LC6_1_N2
--operation mode is normal

PD1_period_l_register[1]_lut_out = XJ1_op_a[1];
PD1_period_l_register[1] = DFFE(PD1_period_l_register[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--PD1_period_l_register[15] is dual_processor:inst|timer2:the_timer2|period_l_register[15] at LC1_12_N2
--operation mode is normal

PD1_period_l_register[15]_lut_out = !XJ1_op_a[15];
PD1_period_l_register[15] = DFFE(PD1_period_l_register[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--PD1_period_l_register[12] is dual_processor:inst|timer2:the_timer2|period_l_register[12] at LC10_13_N1
--operation mode is normal

PD1_period_l_register[12]_lut_out = XJ1_op_a[12];
PD1_period_l_register[12] = DFFE(PD1_period_l_register[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--PD1_period_l_register[13] is dual_processor:inst|timer2:the_timer2|period_l_register[13] at LC10_14_N2
--operation mode is normal

PD1_period_l_register[13]_lut_out = XJ1_op_a[13];
PD1_period_l_register[13] = DFFE(PD1_period_l_register[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--PD1_period_l_register[14] is dual_processor:inst|timer2:the_timer2|period_l_register[14] at LC2_2_N2
--operation mode is normal

PD1_period_l_register[14]_lut_out = XJ1_op_a[14];
PD1_period_l_register[14] = DFFE(PD1_period_l_register[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--PD1_period_l_register[9] is dual_processor:inst|timer2:the_timer2|period_l_register[9] at LC6_12_N2
--operation mode is normal

PD1_period_l_register[9]_lut_out = !XJ1_op_a[9];
PD1_period_l_register[9] = DFFE(PD1_period_l_register[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--PD1_period_l_register[8] is dual_processor:inst|timer2:the_timer2|period_l_register[8] at LC9_1_N2
--operation mode is normal

PD1_period_l_register[8]_lut_out = XJ1_op_a[8];
PD1_period_l_register[8] = DFFE(PD1_period_l_register[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--PD1_period_l_register[10] is dual_processor:inst|timer2:the_timer2|period_l_register[10] at LC4_1_N2
--operation mode is normal

PD1_period_l_register[10]_lut_out = XJ1_op_a[10];
PD1_period_l_register[10] = DFFE(PD1_period_l_register[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--PD1_period_l_register[11] is dual_processor:inst|timer2:the_timer2|period_l_register[11] at LC8_1_N2
--operation mode is normal

PD1_period_l_register[11]_lut_out = XJ1_op_a[11];
PD1_period_l_register[11] = DFFE(PD1_period_l_register[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_l_wr_strobe);


--PD1_period_h_register[4] is dual_processor:inst|timer2:the_timer2|period_h_register[4] at LC6_9_N2
--operation mode is normal

PD1_period_h_register[4]_lut_out = XJ1_op_a[4];
PD1_period_h_register[4] = DFFE(PD1_period_h_register[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--PD1_period_h_register[5] is dual_processor:inst|timer2:the_timer2|period_h_register[5] at LC9_11_N2
--operation mode is normal

PD1_period_h_register[5]_lut_out = XJ1_op_a[5];
PD1_period_h_register[5] = DFFE(PD1_period_h_register[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--PD1_period_h_register[6] is dual_processor:inst|timer2:the_timer2|period_h_register[6] at LC3_1_N2
--operation mode is normal

PD1_period_h_register[6]_lut_out = XJ1_op_a[6];
PD1_period_h_register[6] = DFFE(PD1_period_h_register[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--PD1_period_h_register[7] is dual_processor:inst|timer2:the_timer2|period_h_register[7] at LC5_12_N2
--operation mode is normal

PD1_period_h_register[7]_lut_out = XJ1_op_a[7];
PD1_period_h_register[7] = DFFE(PD1_period_h_register[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--PD1_period_h_register[0] is dual_processor:inst|timer2:the_timer2|period_h_register[0] at LC4_9_N2
--operation mode is normal

PD1_period_h_register[0]_lut_out = XJ1_op_a[0];
PD1_period_h_register[0] = DFFE(PD1_period_h_register[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--PD1_period_h_register[1] is dual_processor:inst|timer2:the_timer2|period_h_register[1] at LC8_11_N2
--operation mode is normal

PD1_period_h_register[1]_lut_out = XJ1_op_a[1];
PD1_period_h_register[1] = DFFE(PD1_period_h_register[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--PD1_period_h_register[12] is dual_processor:inst|timer2:the_timer2|period_h_register[12] at LC5_9_N2
--operation mode is normal

PD1_period_h_register[12]_lut_out = XJ1_op_a[12];
PD1_period_h_register[12] = DFFE(PD1_period_h_register[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--PD1_period_h_register[13] is dual_processor:inst|timer2:the_timer2|period_h_register[13] at LC3_11_N2
--operation mode is normal

PD1_period_h_register[13]_lut_out = XJ1_op_a[13];
PD1_period_h_register[13] = DFFE(PD1_period_h_register[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--PD1_period_h_register[14] is dual_processor:inst|timer2:the_timer2|period_h_register[14] at LC10_11_N2
--operation mode is normal

PD1_period_h_register[14]_lut_out = XJ1_op_a[14];
PD1_period_h_register[14] = DFFE(PD1_period_h_register[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--PD1_period_h_register[15] is dual_processor:inst|timer2:the_timer2|period_h_register[15] at LC7_12_N2
--operation mode is normal

PD1_period_h_register[15]_lut_out = XJ1_op_a[15];
PD1_period_h_register[15] = DFFE(PD1_period_h_register[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--PD1_period_h_register[8] is dual_processor:inst|timer2:the_timer2|period_h_register[8] at LC10_1_N2
--operation mode is normal

PD1_period_h_register[8]_lut_out = XJ1_op_a[8];
PD1_period_h_register[8] = DFFE(PD1_period_h_register[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--PD1_period_h_register[9] is dual_processor:inst|timer2:the_timer2|period_h_register[9] at LC8_12_N2
--operation mode is normal

PD1_period_h_register[9]_lut_out = XJ1_op_a[9];
PD1_period_h_register[9] = DFFE(PD1_period_h_register[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--PD1_period_h_register[10] is dual_processor:inst|timer2:the_timer2|period_h_register[10] at LC3_9_N2
--operation mode is normal

PD1_period_h_register[10]_lut_out = XJ1_op_a[10];
PD1_period_h_register[10] = DFFE(PD1_period_h_register[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--PD1_period_h_register[11] is dual_processor:inst|timer2:the_timer2|period_h_register[11] at LC2_1_N2
--operation mode is normal

PD1_period_h_register[11]_lut_out = XJ1_op_a[11];
PD1_period_h_register[11] = DFFE(PD1_period_h_register[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_period_h_wr_strobe);


--RB1_data_out[5] is dual_processor:inst|cont_int_output:the_cont_int_output|data_out[5] at LC8_10_M1
--operation mode is normal

RB1_data_out[5]_lut_out = XJ1_op_a[5];
RB1_data_out[5] = DFFE(RB1_data_out[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RB1L3);


--RB1_data_out[4] is dual_processor:inst|cont_int_output:the_cont_int_output|data_out[4] at LC6_16_M1
--operation mode is normal

RB1_data_out[4]_lut_out = XJ1_op_a[4];
RB1_data_out[4] = DFFE(RB1_data_out[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RB1L3);


--KH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~93 at LC2_15_U1
--operation mode is arithmetic

KH1L10 = !KH1_d1_irqnumber[0] & !DJ1_IPRI_out_pre_mask[0];

--KH1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~95 at LC2_15_U1
--operation mode is arithmetic

KH1L11 = CARRY(!KH1_d1_irqnumber[0] & !DJ1_IPRI_out_pre_mask[0]);


--VB1_tx_holding_reg[8] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[8] at LC4_13_Z2
--operation mode is normal

VB1_tx_holding_reg[8]_lut_out = XJ1_op_a[8];
VB1_tx_holding_reg[8] = DFFE(VB1_tx_holding_reg[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1L184 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4003 at LC4_12_Z2
--operation mode is normal

VB1L184 = VB1_tx_holding_primed & (VB1_transmitting & (VB1_shift_reg[8]) # !VB1_transmitting & VB1_tx_holding_reg[8]) # !VB1_tx_holding_primed & (VB1_shift_reg[8]);


--AL1_sload_path[0] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_6_F2
--operation mode is qfbk_counter

AL1_sload_path[0]_lut_out = !AL1_sload_path[0];
AL1_sload_path[0]_reg_input = !AL1_pre_sclr & AL1_sload_path[0]_lut_out;
AL1_sload_path[0] = DFFE(AL1_sload_path[0]_reg_input, GLOBAL(clk), , , );

--AL1L3 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_F2
--operation mode is qfbk_counter

AL1L3 = CARRY(AL1_sload_path[0]);


--AL1_sload_path[1] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_6_F2
--operation mode is counter

AL1_sload_path[1]_lut_out = AL1_sload_path[1] $ (AL1L3);
AL1_sload_path[1]_reg_input = !AL1_pre_sclr & AL1_sload_path[1]_lut_out;
AL1_sload_path[1] = DFFE(AL1_sload_path[1]_reg_input, GLOBAL(clk), , , );

--AL1L5 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_F2
--operation mode is counter

AL1L5 = CARRY(!AL1L3 # !AL1_sload_path[1]);


--AL1_sload_path[2] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_6_F2
--operation mode is counter

AL1_sload_path[2]_lut_out = AL1_sload_path[2] $ !AL1L5;
AL1_sload_path[2]_reg_input = !AL1_pre_sclr & AL1_sload_path[2]_lut_out;
AL1_sload_path[2] = DFFE(AL1_sload_path[2]_reg_input, GLOBAL(clk), , , );

--AL1L7 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_F2
--operation mode is counter

AL1L7 = CARRY(AL1_sload_path[2] & !AL1L5);


--AL1_sload_path[3] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_6_F2
--operation mode is counter

AL1_sload_path[3]_lut_out = AL1_sload_path[3] $ AL1L7;
AL1_sload_path[3]_reg_input = !AL1_pre_sclr & AL1_sload_path[3]_lut_out;
AL1_sload_path[3] = DFFE(AL1_sload_path[3]_reg_input, GLOBAL(clk), , , );

--AL1L9 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_F2
--operation mode is counter

AL1L9 = CARRY(!AL1L7 # !AL1_sload_path[3]);


--AL1_sload_path[4] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_6_F2
--operation mode is counter

AL1_sload_path[4]_lut_out = AL1_sload_path[4] $ !AL1L9;
AL1_sload_path[4]_reg_input = !AL1_pre_sclr & AL1_sload_path[4]_lut_out;
AL1_sload_path[4] = DFFE(AL1_sload_path[4]_reg_input, GLOBAL(clk), , , );

--AL1L11 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_F2
--operation mode is counter

AL1L11 = CARRY(AL1_sload_path[4] & !AL1L9);


--AL1_sload_path[6] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_6_F2
--operation mode is counter

AL1_sload_path[6]_lut_out = AL1_sload_path[6] $ !AL1L13;
AL1_sload_path[6]_reg_input = !AL1_pre_sclr & AL1_sload_path[6]_lut_out;
AL1_sload_path[6] = DFFE(AL1_sload_path[6]_reg_input, GLOBAL(clk), , , );

--AL1L15 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_6_F2
--operation mode is counter

AL1L15 = CARRY(AL1_sload_path[6] & !AL1L13);


--AL1_sload_path[5] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_6_F2
--operation mode is counter

AL1_sload_path[5]_lut_out = AL1_sload_path[5] $ AL1L11;
AL1_sload_path[5]_reg_input = !AL1_pre_sclr & AL1_sload_path[5]_lut_out;
AL1_sload_path[5] = DFFE(AL1_sload_path[5]_reg_input, GLOBAL(clk), , , );

--AL1L13 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_6_F2
--operation mode is counter

AL1L13 = CARRY(!AL1L11 # !AL1_sload_path[5]);


--AL1_sload_path[7] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_6_F2
--operation mode is counter

AL1_sload_path[7]_lut_out = AL1_sload_path[7] $ (AL1L15);
AL1_sload_path[7]_reg_input = !AL1_pre_sclr & AL1_sload_path[7]_lut_out;
AL1_sload_path[7] = DFFE(AL1_sload_path[7]_reg_input, GLOBAL(clk), , , );

--AL1L17 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_6_F2
--operation mode is counter

AL1L17 = CARRY(!AL1L15 # !AL1_sload_path[7]);


--AL10_pre_out[4] is prince_tie_bar_counter:inst73|up_down_counter:counter4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_1_L1
--operation mode is counter

AL10_pre_out[4]_lut_out = AL10_pre_out[4] $ (!AL10_the_carries[4]);
AL10_pre_out[4]_sload_eqn = (!FL4_X4_INTERNAL & AL10_pre_out[4]) # (FL4_X4_INTERNAL & AL10_pre_out[4]_lut_out);
AL10_pre_out[4]_reg_input = AL10_pre_out[4]_sload_eqn & !QC1_data_out[0];
AL10_pre_out[4] = DFFE(AL10_pre_out[4]_reg_input, GLOBAL(clk), , , );

--AL10_the_carries[5] is prince_tie_bar_counter:inst73|up_down_counter:counter4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_1_L1
--operation mode is counter

AL10_the_carries[5] = CARRY(!AL10_the_carries[4] & (AL10_pre_out[4] $ FL4_UP_DN_INTERNAL));


--CB1L71 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[28]~471 at LC6_15_A1
--operation mode is normal

CB1L71 = CB1L29 & (FG1_op_a[12]) # !CB1L29 & XJ1_op_a[28];


--E1L868 is position_velocity_interface_unit:inst18|Mux~3784 at LC3_8_U2
--operation mode is normal

E1L868 = TJ1_dc_address[4] & (E1L864 & (E1L866) # !E1L864 & E1L858) # !TJ1_dc_address[4] & (E1L864);


--FE26L30 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1130 at LC6_4_B2
--operation mode is arithmetic

FE26L30 = CE2_single_input_node[14] $ FE23L46 $ !FE26L25;

--FE26L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1132 at LC6_4_B2
--operation mode is arithmetic

FE26L31 = CARRY(CE2_single_input_node[14] & (FE23L46 # !FE26L25) # !CE2_single_input_node[14] & FE23L46 & !FE26L25);


--L1L72 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9744 at LC3_15_B2
--operation mode is arithmetic

L1L72 = L1_negate $ L1_q[28] $ !L1L57;

--L1L73 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9746 at LC3_15_B2
--operation mode is arithmetic

L1L73 = CARRY(!L1L57 & (L1_negate $ L1_q[28]));


--AC1_enet_nios_custom_instruction_master_result[28] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[28] at LC5_14_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[28] = AC1L4 & (FE26L30 # !AC1L46 & L1L72) # !AC1L4 & !AC1L46 & (L1L72);


--FK1_rx_data[4] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[4] at LC8_13_S2
--operation mode is normal

FK1_rx_data[4]_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5];
FK1_rx_data[4] = DFFE(FK1_rx_data[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1_got_new_char);


--EK1L39 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[4]~690 at LC3_5_S2
--operation mode is normal

EK1L39 = VD1L1 & !EK1_control_reg[4] & (!VD1L2 # !FK1_rx_data[4]) # !VD1L1 & (!VD1L2 # !FK1_rx_data[4]);

--EK1L41 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[4]~727 at LC3_5_S2
--operation mode is normal

EK1L41 = VD1L1 & !EK1_control_reg[4] & (!VD1L2 # !FK1_rx_data[4]) # !VD1L1 & (!VD1L2 # !FK1_rx_data[4]);


--EK1L40 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[4]~713 at LC4_5_S2
--operation mode is normal

EK1L40 = (VD1L3 & !EK1_tx_data[4] & (!VD1L6 # !GK1_tx_overrun) # !VD1L3 & (!VD1L6 # !GK1_tx_overrun)) & CASCADE(EK1L41);


--PD1_counter_snapshot[20] is dual_processor:inst|timer2:the_timer2|counter_snapshot[20] at LC10_2_N2
--operation mode is normal

PD1_counter_snapshot[20]_lut_out = PD1_internal_counter[20];
PD1_counter_snapshot[20] = DFFE(PD1_counter_snapshot[20]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L175 is dual_processor:inst|timer2:the_timer2|read_mux_out[4]~1298 at LC4_2_N2
--operation mode is normal

PD1L175 = VD1L6 & PD1_period_l_register[4] & (!VD1L4 # !PD1_counter_snapshot[20]) # !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[20]);

--PD1L177 is dual_processor:inst|timer2:the_timer2|read_mux_out[4]~1394 at LC4_2_N2
--operation mode is normal

PD1L177 = VD1L6 & PD1_period_l_register[4] & (!VD1L4 # !PD1_counter_snapshot[20]) # !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[20]);


--PD1_counter_snapshot[4] is dual_processor:inst|timer2:the_timer2|counter_snapshot[4] at LC4_3_N2
--operation mode is normal

PD1_counter_snapshot[4]_lut_out = !PD1_internal_counter[4];
PD1_counter_snapshot[4] = DFFE(PD1_counter_snapshot[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L176 is dual_processor:inst|timer2:the_timer2|read_mux_out[4]~1362 at LC5_2_N2
--operation mode is normal

PD1L176 = (VD1L1 & !PD1_period_h_register[4] & (!VD1L7 # !PD1_counter_snapshot[4]) # !VD1L1 & (!VD1L7 # !PD1_counter_snapshot[4])) & CASCADE(PD1L177);


--VB1_tx_holding_reg[4] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[4] at LC7_13_Z2
--operation mode is normal

VB1_tx_holding_reg[4]_lut_out = XJ1_op_a[4];
VB1_tx_holding_reg[4] = DFFE(VB1_tx_holding_reg[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1L185 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4005 at LC7_14_Z2
--operation mode is normal

VB1L185 = VB1_transmitting & VB1_shift_reg[4] # !VB1_transmitting & (VB1_tx_holding_primed & (VB1_tx_holding_reg[4]) # !VB1_tx_holding_primed & VB1_shift_reg[4]);


--E1_VELOCITY_COUNT[4] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[4] at LC9_1_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[4]_lut_out = E1_VELOCITY_COUNT[4] $ (!E1L1356);
E1_VELOCITY_COUNT[4] = DFFE(E1_VELOCITY_COUNT[4]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1359 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[4]~1238 at LC9_1_U2
--operation mode is arithmetic

E1L1359 = CARRY(E1_VELOCITY_COUNT[4] & (!E1L1356));


--E1_LATCHED_V_COUNT_Q1[4] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[4] at LC2_9_X2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[4]_lut_out = E1_VELOCITY_COUNT[4];
E1_LATCHED_V_COUNT_Q1[4] = DFFE(E1_LATCHED_V_COUNT_Q1[4]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L536 is position_velocity_interface_unit:inst18|Mux~3618 at LC6_15_Y2
--operation mode is normal

E1L536 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[4] # !E1L1853 & (E1L986));


--E1L534 is position_velocity_interface_unit:inst18|Mux~3617 at LC5_14_X1
--operation mode is normal

E1L534 = E1L532 & (E1_VELOCITY[4] # !TJ1_dc_address[2]) # !E1L532 & (E1_LATCHED_V_COUNT_Q3[4] & TJ1_dc_address[2]);


--MD1_counter_snapshot[20] is dual_processor:inst|timer1:the_timer1|counter_snapshot[20] at LC8_8_W2
--operation mode is normal

MD1_counter_snapshot[20]_lut_out = MD1_internal_counter[20];
MD1_counter_snapshot[20] = DFFE(MD1_counter_snapshot[20]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L174 is dual_processor:inst|timer1:the_timer1|read_mux_out[4]~1297 at LC7_9_W2
--operation mode is normal

MD1L174 = MD1_counter_snapshot[20] & !VD1L4 & (MD1_period_l_register[4] # !VD1L6) # !MD1_counter_snapshot[20] & (MD1_period_l_register[4] # !VD1L6);

--MD1L176 is dual_processor:inst|timer1:the_timer1|read_mux_out[4]~1394 at LC7_9_W2
--operation mode is normal

MD1L176 = MD1_counter_snapshot[20] & !VD1L4 & (MD1_period_l_register[4] # !VD1L6) # !MD1_counter_snapshot[20] & (MD1_period_l_register[4] # !VD1L6);


--MD1_counter_snapshot[4] is dual_processor:inst|timer1:the_timer1|counter_snapshot[4] at LC7_8_W2
--operation mode is normal

MD1_counter_snapshot[4]_lut_out = !MD1_internal_counter[4];
MD1_counter_snapshot[4] = DFFE(MD1_counter_snapshot[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L175 is dual_processor:inst|timer1:the_timer1|read_mux_out[4]~1363 at LC8_9_W2
--operation mode is normal

MD1L175 = (MD1_counter_snapshot[4] & !VD1L7 & (!MD1_period_h_register[4] # !VD1L1) # !MD1_counter_snapshot[4] & (!MD1_period_h_register[4] # !VD1L1)) & CASCADE(MD1L176);


--CB1L47 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[4]~472 at LC5_14_E1
--operation mode is normal

CB1L47 = CB1L29 & (FG1_op_a[4]) # !CB1L29 & XJ1_op_a[4];


--AE1_pp_carry_reg_node[2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[2] at LC3_12_E2
--operation mode is arithmetic

AE1_pp_carry_reg_node[2]_lut_out = JJ1_true_regB[5] & (JJ1_true_regB[4] $ !BE1L10);
AE1_pp_carry_reg_node[2] = DFFE(AE1_pp_carry_reg_node[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--BE1L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|bcout[2]~COUT at LC3_12_E2
--operation mode is arithmetic

BE1L11 = CARRY(JJ1_true_regB[5] & (JJ1_true_regB[4] # !BE1L10));


--AE1_partial_product_node[0][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][4] at LC10_10_E2
--operation mode is normal

AE1_partial_product_node[0][4]_lut_out = JJ1_true_regB[0] & (JJ1_true_regB[1] $ !HJ1_true_regA[4]) # !JJ1_true_regB[0] & (!JJ1_true_regB[1] # !HJ1_true_regA[3]);
AE1_partial_product_node[0][4] = DFFE(AE1_partial_product_node[0][4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][0] at LC9_15_E2
--operation mode is normal

AE1_partial_product_node[2][0]_lut_out = HJ1_true_regA[0] $ (!BE1L31) # !BE1L18;
AE1_partial_product_node[2][0] = DFFE(AE1_partial_product_node[2][0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[1][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][2] at LC10_16_E2
--operation mode is normal

AE1_partial_product_node[1][2]_lut_out = BE1L16 & (HJ1_true_regA[2] $ (!BE1L30)) # !BE1L16 & (!BE1L30 # !HJ1_true_regA[1]);
AE1_partial_product_node[1][2] = DFFE(AE1_partial_product_node[1][2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L74 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9748 at LC9_7_Q1
--operation mode is arithmetic

L1L74 = L1L59 $ (HJ1L53 & HJ1L78);

--L1L75 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9750 at LC9_7_Q1
--operation mode is arithmetic

L1L75 = CARRY(!L1L59 & (!HJ1L78 # !HJ1L53));


--L1L76 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9752 at LC3_7_Q1
--operation mode is normal

L1L76 = HJ1_true_regA[31] & L1L74 # !HJ1_true_regA[31] & (HJ1_true_regA[4]);


--CB1L51 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[8]~473 at LC2_13_A1
--operation mode is normal

CB1L51 = CB1L29 & FG1_op_a[8] # !CB1L29 & (XJ1_op_a[8]);


--DB1_iE_reg is dual_processor:inst|adc_spi:the_adc_spi|iE_reg at LC1_1_I2
--operation mode is normal

DB1_iE_reg_lut_out = FG1_op_a[8];
DB1_iE_reg = DFFE(DB1_iE_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_control_wr_strobe);


--DB1_endofpacketvalue_reg[8] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[8] at LC7_6_I2
--operation mode is normal

DB1_endofpacketvalue_reg[8]_lut_out = FG1_op_a[8];
DB1_endofpacketvalue_reg[8] = DFFE(DB1_endofpacketvalue_reg[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_spi_slave_select_reg[8] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[8] at LC7_3_I2
--operation mode is normal

DB1_spi_slave_select_reg[8]_lut_out = DB1_spi_slave_select_holding_reg[8];
DB1_spi_slave_select_reg[8] = DFFE(DB1_spi_slave_select_reg[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_rx_holding_reg[8] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[8] at LC7_12_I2
--operation mode is normal

DB1_rx_holding_reg[8]_lut_out = DB1_shift_reg[8];
DB1_rx_holding_reg[8] = DFFE(DB1_rx_holding_reg[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L125 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[8]~8121 at LC3_2_I2
--operation mode is normal

DB1L125 = DB1L31 & (DB1_spi_slave_select_reg[8]) # !DB1L31 & DB1_rx_holding_reg[8];


--DB1L126 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[8]~8122 at LC9_2_I2
--operation mode is normal

DB1L126 = DB1L32 & DB1_endofpacketvalue_reg[8] # !DB1L32 & (DB1L125);


--DB1L127 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[8]~8123 at LC8_1_I2
--operation mode is normal

DB1L127 = DB1L33 & DB1_iE_reg # !DB1L33 & (DB1L126);


--DB1_TOE is dual_processor:inst|adc_spi:the_adc_spi|TOE at LC10_15_M2
--operation mode is normal

DB1_TOE_lut_out = !DB1_status_wr_strobe & (DB1_TOE # DB1_data_wr_strobe & DB1L238);
DB1_TOE = DFFE(DB1_TOE_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_shift_reg[0] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[0] at LC10_1_I2
--operation mode is normal

DB1_shift_reg[0]_lut_out = DB1L176 & inst16 # !DB1L176 & (DB1L185);
DB1_shift_reg[0] = DFFE(DB1_shift_reg[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--CB1L49 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[6]~474 at LC10_10_E1
--operation mode is normal

CB1L49 = CB1L29 & FG1_op_a[6] # !CB1L29 & (XJ1_op_a[6]);


--DB1_iTRDY_reg is dual_processor:inst|adc_spi:the_adc_spi|iTRDY_reg at LC2_14_E2
--operation mode is normal

DB1_iTRDY_reg_lut_out = FG1_op_a[6];
DB1_iTRDY_reg = DFFE(DB1_iTRDY_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_control_wr_strobe);


--DB1_endofpacketvalue_reg[6] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[6] at LC6_6_H2
--operation mode is normal

DB1_endofpacketvalue_reg[6]_lut_out = FG1_op_a[6];
DB1_endofpacketvalue_reg[6] = DFFE(DB1_endofpacketvalue_reg[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_spi_slave_select_reg[6] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[6] at LC5_5_I2
--operation mode is normal

DB1_spi_slave_select_reg[6]_lut_out = DB1_spi_slave_select_holding_reg[6];
DB1_spi_slave_select_reg[6] = DFFE(DB1_spi_slave_select_reg[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_rx_holding_reg[6] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[6] at LC8_14_I2
--operation mode is normal

DB1_rx_holding_reg[6]_lut_out = DB1_shift_reg[6];
DB1_rx_holding_reg[6] = DFFE(DB1_rx_holding_reg[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L119 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[6]~8125 at LC7_14_I2
--operation mode is normal

DB1L119 = DB1L31 & DB1_spi_slave_select_reg[6] # !DB1L31 & (DB1_rx_holding_reg[6]);


--DB1L120 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[6]~8126 at LC2_14_I2
--operation mode is normal

DB1L120 = DB1L32 & DB1_endofpacketvalue_reg[6] # !DB1L32 & (DB1L119);


--DB1L121 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[6]~8127 at LC6_15_E2
--operation mode is normal

DB1L121 = DB1L33 & (DB1_iTRDY_reg) # !DB1L33 & (DB1L120);


--DB1_iTOE_reg is dual_processor:inst|adc_spi:the_adc_spi|iTOE_reg at LC8_15_I2
--operation mode is normal

DB1_iTOE_reg_lut_out = FG1_op_a[4];
DB1_iTOE_reg = DFFE(DB1_iTOE_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_control_wr_strobe);


--DB1_endofpacketvalue_reg[4] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[4] at LC5_13_I2
--operation mode is normal

DB1_endofpacketvalue_reg[4]_lut_out = FG1_op_a[4];
DB1_endofpacketvalue_reg[4] = DFFE(DB1_endofpacketvalue_reg[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_spi_slave_select_reg[4] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[4] at LC8_5_I2
--operation mode is normal

DB1_spi_slave_select_reg[4]_lut_out = DB1_spi_slave_select_holding_reg[4];
DB1_spi_slave_select_reg[4] = DFFE(DB1_spi_slave_select_reg[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_rx_holding_reg[4] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[4] at LC10_10_I2
--operation mode is normal

DB1_rx_holding_reg[4]_lut_out = DB1_shift_reg[4];
DB1_rx_holding_reg[4] = DFFE(DB1_rx_holding_reg[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L113 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[4]~8129 at LC7_5_I2
--operation mode is normal

DB1L113 = DB1L31 & (DB1_spi_slave_select_reg[4]) # !DB1L31 & DB1_rx_holding_reg[4];


--DB1L114 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[4]~8130 at LC6_5_I2
--operation mode is normal

DB1L114 = DB1L32 & DB1_endofpacketvalue_reg[4] # !DB1L32 & (DB1L113);


--DB1L115 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[4]~8131 at LC7_8_I2
--operation mode is normal

DB1L115 = DB1L33 & DB1_iTOE_reg # !DB1L33 & (DB1L114);


--CB1L48 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[5]~475 at LC10_14_E1
--operation mode is normal

CB1L48 = CB1L29 & FG1_op_a[5] # !CB1L29 & (XJ1_op_a[5]);


--DB1L116 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[5]~8133 at LC8_14_E2
--operation mode is normal

DB1L116 = !DB1_tx_holding_primed & (!DB1_transmitting);


--DB1_endofpacketvalue_reg[5] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[5] at LC5_6_H2
--operation mode is normal

DB1_endofpacketvalue_reg[5]_lut_out = FG1_op_a[5];
DB1_endofpacketvalue_reg[5] = DFFE(DB1_endofpacketvalue_reg[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_spi_slave_select_reg[5] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[5] at LC10_4_I2
--operation mode is normal

DB1_spi_slave_select_reg[5]_lut_out = DB1_spi_slave_select_holding_reg[5];
DB1_spi_slave_select_reg[5] = DFFE(DB1_spi_slave_select_reg[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_rx_holding_reg[5] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[5] at LC3_8_I2
--operation mode is normal

DB1_rx_holding_reg[5]_lut_out = DB1_shift_reg[5];
DB1_rx_holding_reg[5] = DFFE(DB1_rx_holding_reg[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L117 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[5]~8134 at LC9_8_I2
--operation mode is normal

DB1L117 = DB1L31 & (DB1_spi_slave_select_reg[5]) # !DB1L31 & (DB1_rx_holding_reg[5]);


--DB1L118 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[5]~8135 at LC8_7_I2
--operation mode is normal

DB1L118 = DB1L32 & DB1_endofpacketvalue_reg[5] # !DB1L32 & (DB1L117);


--CB1L73 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[30]~476 at LC7_16_A1
--operation mode is normal

CB1L73 = CB1L29 & (FG1_op_a[14]) # !CB1L29 & XJ1_op_a[30];


--DB1_endofpacketvalue_reg[14] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[14] at LC2_6_H2
--operation mode is normal

DB1_endofpacketvalue_reg[14]_lut_out = FG1_op_a[14];
DB1_endofpacketvalue_reg[14] = DFFE(DB1_endofpacketvalue_reg[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_spi_slave_select_reg[14] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[14] at LC5_3_J2
--operation mode is normal

DB1_spi_slave_select_reg[14]_lut_out = DB1_spi_slave_select_holding_reg[14];
DB1_spi_slave_select_reg[14] = DFFE(DB1_spi_slave_select_reg[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_rx_holding_reg[14] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[14] at LC2_13_I2
--operation mode is normal

DB1_rx_holding_reg[14]_lut_out = DB1_shift_reg[14];
DB1_rx_holding_reg[14] = DFFE(DB1_rx_holding_reg[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L136 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[14]~8137 at LC9_14_I2
--operation mode is normal

DB1L136 = DB1L31 & DB1_spi_slave_select_reg[14] # !DB1L31 & (DB1_rx_holding_reg[14]);


--CB1L54 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[11]~477 at LC2_13_H1
--operation mode is normal

CB1L54 = CB1L29 & (FG1_op_a[11]) # !CB1L29 & XJ1_op_a[11];


--DB1_endofpacketvalue_reg[11] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[11] at LC3_13_I2
--operation mode is normal

DB1_endofpacketvalue_reg[11]_lut_out = FG1_op_a[11];
DB1_endofpacketvalue_reg[11] = DFFE(DB1_endofpacketvalue_reg[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_spi_slave_select_reg[11] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[11] at LC4_4_I2
--operation mode is normal

DB1_spi_slave_select_reg[11]_lut_out = DB1_spi_slave_select_holding_reg[11];
DB1_spi_slave_select_reg[11] = DFFE(DB1_spi_slave_select_reg[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_rx_holding_reg[11] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[11] at LC10_12_I2
--operation mode is normal

DB1_rx_holding_reg[11]_lut_out = DB1_shift_reg[11];
DB1_rx_holding_reg[11] = DFFE(DB1_rx_holding_reg[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L133 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[11]~8139 at LC4_13_I2
--operation mode is normal

DB1L133 = DB1L31 & (DB1_spi_slave_select_reg[11]) # !DB1L31 & DB1_rx_holding_reg[11];


--DB1_endofpacketvalue_reg[12] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[12] at LC1_15_I2
--operation mode is normal

DB1_endofpacketvalue_reg[12]_lut_out = FG1_op_a[12];
DB1_endofpacketvalue_reg[12] = DFFE(DB1_endofpacketvalue_reg[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_spi_slave_select_reg[12] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[12] at LC2_3_J2
--operation mode is normal

DB1_spi_slave_select_reg[12]_lut_out = DB1_spi_slave_select_holding_reg[12];
DB1_spi_slave_select_reg[12] = DFFE(DB1_spi_slave_select_reg[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_rx_holding_reg[12] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[12] at LC6_15_J2
--operation mode is normal

DB1_rx_holding_reg[12]_lut_out = DB1_shift_reg[12];
DB1_rx_holding_reg[12] = DFFE(DB1_rx_holding_reg[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L134 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[12]~8141 at LC7_15_J2
--operation mode is normal

DB1L134 = DB1L31 & (DB1_spi_slave_select_reg[12]) # !DB1L31 & DB1_rx_holding_reg[12];


--CB1L72 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[29]~478 at LC4_16_A1
--operation mode is normal

CB1L72 = CB1L29 & FG1_op_a[13] # !CB1L29 & (XJ1_op_a[29]);


--DB1_endofpacketvalue_reg[13] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[13] at LC3_6_H2
--operation mode is normal

DB1_endofpacketvalue_reg[13]_lut_out = FG1_op_a[13];
DB1_endofpacketvalue_reg[13] = DFFE(DB1_endofpacketvalue_reg[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_spi_slave_select_reg[13] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[13] at LC1_3_I2
--operation mode is normal

DB1_spi_slave_select_reg[13]_lut_out = DB1_spi_slave_select_holding_reg[13];
DB1_spi_slave_select_reg[13] = DFFE(DB1_spi_slave_select_reg[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_rx_holding_reg[13] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[13] at LC4_8_I2
--operation mode is normal

DB1_rx_holding_reg[13]_lut_out = DB1_shift_reg[13];
DB1_rx_holding_reg[13] = DFFE(DB1_rx_holding_reg[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L135 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[13]~8143 at LC1_8_I2
--operation mode is normal

DB1L135 = DB1L31 & (DB1_spi_slave_select_reg[13]) # !DB1L31 & (DB1_rx_holding_reg[13]);


--LE1_instruction_2[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[0] at LC7_4_F2
--operation mode is normal

LE1_instruction_2[0]_lut_out = LE1_instruction_1[0];
LE1_instruction_2[0] = DFFE(LE1_instruction_2[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_instruction_2[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[1] at LC5_3_D2
--operation mode is normal

LE1_instruction_2[1]_lut_out = LE1_instruction_1[1];
LE1_instruction_2[1] = DFFE(LE1_instruction_2[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_instruction_2[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[2] at LC10_5_F2
--operation mode is normal

LE1_instruction_2[2]_lut_out = LE1_instruction_1[2];
LE1_instruction_2[2] = DFFE(LE1_instruction_2[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--LE1_instruction_2[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[3] at LC6_4_F2
--operation mode is normal

LE1_instruction_2[3]_lut_out = LE1_instruction_1[3];
LE1_instruction_2[3] = DFFE(LE1_instruction_2[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , RE1L6);


--AB1L28 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter_next_value[1]~569 at LC6_2_B1
--operation mode is normal

AB1L28 = AB1L44 $ (AB1_ad_rom_s1_arb_share_counter[1] $ AB1L51 # !AB1L37);


--AB1L47 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|add~674 at LC1_2_B1
--operation mode is normal

AB1L47 = AB1L45 # AB1L44 # AB1L37 & AB1_ad_rom_s1_arb_share_counter[1];


--CB1L52 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[9]~479 at LC6_9_B1
--operation mode is normal

CB1L52 = CB1L29 & FG1_op_a[9] # !CB1L29 & (XJ1_op_a[9]);


--DB1_EOP is dual_processor:inst|adc_spi:the_adc_spi|EOP at LC1_7_I2
--operation mode is normal

DB1_EOP_lut_out = !DB1_status_wr_strobe & (DB1L3 # DB1_EOP # DB1L9);
DB1_EOP = DFFE(DB1_EOP_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_iEOP_reg is dual_processor:inst|adc_spi:the_adc_spi|iEOP_reg at LC8_6_I2
--operation mode is normal

DB1_iEOP_reg_lut_out = FG1_op_a[9];
DB1_iEOP_reg = DFFE(DB1_iEOP_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_control_wr_strobe);


--DB1_endofpacketvalue_reg[9] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[9] at LC3_6_I2
--operation mode is normal

DB1_endofpacketvalue_reg[9]_lut_out = FG1_op_a[9];
DB1_endofpacketvalue_reg[9] = DFFE(DB1_endofpacketvalue_reg[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_endofpacketvalue_wr_strobe);


--DB1_spi_slave_select_reg[9] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[9] at LC10_5_I2
--operation mode is normal

DB1_spi_slave_select_reg[9]_lut_out = DB1_spi_slave_select_holding_reg[9];
DB1_spi_slave_select_reg[9] = DFFE(DB1_spi_slave_select_reg[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L55);


--DB1_rx_holding_reg[9] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[9] at LC5_11_I2
--operation mode is normal

DB1_rx_holding_reg[9]_lut_out = DB1_shift_reg[9];
DB1_rx_holding_reg[9] = DFFE(DB1_rx_holding_reg[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L236);


--DB1L128 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[9]~8145 at LC1_5_I2
--operation mode is normal

DB1L128 = DB1L31 & DB1_spi_slave_select_reg[9] # !DB1L31 & (DB1_rx_holding_reg[9]);


--DB1L129 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[9]~8146 at LC1_6_I2
--operation mode is normal

DB1L129 = DB1L32 & DB1_endofpacketvalue_reg[9] # !DB1L32 & (DB1L128);


--DB1L130 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[9]~8147 at LC6_7_I2
--operation mode is normal

DB1L130 = DB1L33 & DB1_iEOP_reg # !DB1L33 & (DB1L129);


--DB1_spi_slave_select_holding_reg[1] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[1] at LC1_3_J2
--operation mode is normal

DB1_spi_slave_select_holding_reg[1]_lut_out = FG1_op_a[1];
DB1_spi_slave_select_holding_reg[1] = DFFE(DB1_spi_slave_select_holding_reg[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--DB1_shift_reg[1] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[1] at LC7_1_I2
--operation mode is normal

DB1_shift_reg[1]_lut_out = DB1L176 & DB1_shift_reg[0] # !DB1L176 & (DB1L186);
DB1_shift_reg[1] = DFFE(DB1_shift_reg[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--KE5_q[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[7] at EC15_1_G2
KE5_q[7]_data_in = ~GND;
KE5_q[7]_clock_1 = GLOBAL(clk);
KE5_q[7]_clock_enable_1 = AF1L1;
KE5_q[7]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KE5_q[7]_read_address = RD_ADDR(CG1L2, CG1L3, KE5L30, KE5L31, KE5L32, CG1_decoder_rom_address[5], CG1L14);
KE5_q[7] = MEMORY_SEGMENT(KE5_q[7]_data_in, GND, GND, KE5_q[7]_clock_1, , , , KE5_q[7]_clock_enable_1, VCC, KE5_q[7]_write_address, KE5_q[7]_read_address);


--DB1_spi_slave_select_holding_reg[2] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[2] at LC2_5_I2
--operation mode is normal

DB1_spi_slave_select_holding_reg[2]_lut_out = FG1_op_a[2];
DB1_spi_slave_select_holding_reg[2] = DFFE(DB1_spi_slave_select_holding_reg[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--DB1_shift_reg[2] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[2] at LC2_1_I2
--operation mode is normal

DB1_shift_reg[2]_lut_out = DB1L176 & DB1_shift_reg[1] # !DB1L176 & (DB1L187);
DB1_shift_reg[2] = DFFE(DB1_shift_reg[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_status_wr_strobe is dual_processor:inst|adc_spi:the_adc_spi|status_wr_strobe at LC7_14_L2
--operation mode is normal

DB1_status_wr_strobe = !BG1_dc_address[1] & !BG1_dc_address[3] & DB1_wr_strobe & BG1_dc_address[2];


--DB1_spi_slave_select_holding_reg[3] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[3] at LC9_3_I2
--operation mode is normal

DB1_spi_slave_select_holding_reg[3]_lut_out = FG1_op_a[3];
DB1_spi_slave_select_holding_reg[3] = DFFE(DB1_spi_slave_select_holding_reg[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--DB1_shift_reg[3] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[3] at LC3_1_I2
--operation mode is normal

DB1_shift_reg[3]_lut_out = DB1L176 & (DB1_shift_reg[2]) # !DB1L176 & DB1L188;
DB1_shift_reg[3] = DFFE(DB1_shift_reg[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--AL4_sload_path[1] is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|sload_path[1] at LC2_4_P2
--operation mode is arithmetic

AL4_sload_path[1]_lut_out = AL4_sload_path[1] $ AL4L3;
AL4_sload_path[1] = DFFE(AL4_sload_path[1]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );

--AL4L5 is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_4_P2
--operation mode is arithmetic

AL4L5 = CARRY(AL4_sload_path[1] # !AL4L3);


--SK1_dffs[2] is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[2] at LC6_16_P2
--operation mode is normal

SK1_dffs[2]_lut_out = !UG4_q[2];
SK1_dffs[2] = DFFE(SK1_dffs[2]_lut_out, GLOBAL(clk), !QC1_data_out[0], , F1_inst23);


--SK1L5 is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[1]~30 at LC9_15_P2
--operation mode is normal

SK1L5 = !SK1_dffs[1];


--AL5_counter_cell[0] is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[0] at LC1_15_P2
--operation mode is qfbk_counter

AL5_counter_cell[0]_lut_out = !AL5_counter_cell[0];
AL5_counter_cell[0]_sload_eqn = (AL4L14 & SK1_dffs[0]) # (!AL4L14 & AL5_counter_cell[0]_lut_out);
AL5_counter_cell[0] = DFFE(AL5_counter_cell[0]_sload_eqn, GLOBAL(clk), !QC1_data_out[0], , );

--AL5L3 is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_15_P2
--operation mode is qfbk_counter

AL5L3 = CARRY(!AL5_counter_cell[0]);


--AL10_pre_out[5] is prince_tie_bar_counter:inst73|up_down_counter:counter4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_1_L1
--operation mode is counter

AL10_pre_out[5]_lut_out = AL10_pre_out[5] $ (AL10_the_carries[5]);
AL10_pre_out[5]_sload_eqn = (!FL4_X4_INTERNAL & AL10_pre_out[5]) # (FL4_X4_INTERNAL & AL10_pre_out[5]_lut_out);
AL10_pre_out[5]_reg_input = AL10_pre_out[5]_sload_eqn & !QC1_data_out[0];
AL10_pre_out[5] = DFFE(AL10_pre_out[5]_reg_input, GLOBAL(clk), , , );

--AL10_the_carries[6] is prince_tie_bar_counter:inst73|up_down_counter:counter4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_1_L1
--operation mode is counter

AL10_the_carries[6] = CARRY(AL10_pre_out[5] $ !FL4_UP_DN_INTERNAL # !AL10_the_carries[5]);


--E1L880 is position_velocity_interface_unit:inst18|Mux~3790 at LC10_10_U2
--operation mode is normal

E1L880 = TJ1_dc_address[5] & (E1L876 & E1L878 # !E1L876 & (E1L872)) # !TJ1_dc_address[5] & (E1L876);


--FE26L32 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1134 at LC7_4_B2
--operation mode is arithmetic

FE26L32 = CE2_single_input_node[15] $ FE23L48 $ FE26L31;

--FE26L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1136 at LC7_4_B2
--operation mode is arithmetic

FE26L33 = CARRY(CE2_single_input_node[15] & !FE23L48 & !FE26L31 # !CE2_single_input_node[15] & (!FE26L31 # !FE23L48));


--L1L77 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9754 at LC4_15_B2
--operation mode is arithmetic

L1L77 = L1_negate $ L1_q[29] $ L1L73;

--L1L78 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9756 at LC4_15_B2
--operation mode is arithmetic

L1L78 = CARRY(L1_negate $ !L1_q[29] # !L1L73);


--AC1_enet_nios_custom_instruction_master_result[29] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[29] at LC7_14_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[29] = AC1L4 & (FE26L32 # !AC1L46 & L1L77) # !AC1L4 & !AC1L46 & (L1L77);


--FK1_rx_data[5] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[5] at LC2_13_S2
--operation mode is normal

FK1_rx_data[5]_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6];
FK1_rx_data[5] = DFFE(FK1_rx_data[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1_got_new_char);


--EK1L42 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[5]~692 at LC4_6_S2
--operation mode is normal

EK1L42 = VD1L2 & !FK1_rx_data[5] & (!VD1L1 # !EK1_control_reg[5]) # !VD1L2 & (!VD1L1 # !EK1_control_reg[5]);

--EK1L44 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[5]~728 at LC4_6_S2
--operation mode is normal

EK1L44 = VD1L2 & !FK1_rx_data[5] & (!VD1L1 # !EK1_control_reg[5]) # !VD1L2 & (!VD1L1 # !EK1_control_reg[5]);


--EK1L43 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[5]~714 at LC5_6_S2
--operation mode is normal

EK1L43 = (VD1L6 & GK1_tx_shift_empty & (!VD1L3 # !EK1_tx_data[5]) # !VD1L6 & (!VD1L3 # !EK1_tx_data[5])) & CASCADE(EK1L44);


--VB1_tx_holding_reg[5] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[5] at LC4_1_Z2
--operation mode is normal

VB1_tx_holding_reg[5]_lut_out = XJ1_op_a[5];
VB1_tx_holding_reg[5] = DFFE(VB1_tx_holding_reg[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1L186 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4007 at LC3_2_Z2
--operation mode is normal

VB1L186 = VB1_transmitting & VB1_shift_reg[5] # !VB1_transmitting & (VB1_tx_holding_primed & (VB1_tx_holding_reg[5]) # !VB1_tx_holding_primed & VB1_shift_reg[5]);


--RK2_WS2 is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|WS2 at LC4_11_Q2
--operation mode is normal

RK2_WS2_lut_out = !TJ1_dc_address[5] & RK2_WS1W & E1L179 & TJ1_dc_address[2];
RK2_WS2 = DFFE(RK2_WS2_lut_out, GLOBAL(clk), , , );


--E1L181 is position_velocity_interface_unit:inst18|GP_POS_CAM2_WR_ENBL~10 at LC8_11_Q2
--operation mode is normal

E1L181 = !TJ1_dc_address[5] & E1L466 & TJ1_dc_address[2] & E1L464;


--E1_~GND is position_velocity_interface_unit:inst18|~GND at LC2_16_O2
--operation mode is normal

E1_~GND = GND;


--RK2_pattern_reg_node[0] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[0] at LC1_15_S2
--operation mode is normal

RK2_pattern_reg_node[0]_lut_out = E1L181 & (XJ1_op_a[0]) # !E1L181 & E1L948;
RK2_pattern_reg_node[0] = DFFE(RK2_pattern_reg_node[0]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[1] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[1] at LC9_6_Q2
--operation mode is normal

RK2_pattern_reg_node[1]_lut_out = E1L181 & (XJ1_op_a[1]) # !E1L181 & E1L960;
RK2_pattern_reg_node[1] = DFFE(RK2_pattern_reg_node[1]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[2] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[2] at LC7_12_Q2
--operation mode is normal

RK2_pattern_reg_node[2]_lut_out = E1L181 & XJ1_op_a[2] # !E1L181 & (E1L972);
RK2_pattern_reg_node[2] = DFFE(RK2_pattern_reg_node[2]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[3] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[3] at LC3_6_O2
--operation mode is normal

RK2_pattern_reg_node[3]_lut_out = E1L181 & XJ1_op_a[3] # !E1L181 & (E1L980);
RK2_pattern_reg_node[3] = DFFE(RK2_pattern_reg_node[3]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[4] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[4] at LC4_9_Q2
--operation mode is normal

RK2_pattern_reg_node[4]_lut_out = E1L181 & XJ1_op_a[4] # !E1L181 & (E1L988);
RK2_pattern_reg_node[4] = DFFE(RK2_pattern_reg_node[4]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[5] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[5] at LC4_16_O2
--operation mode is normal

RK2_pattern_reg_node[5]_lut_out = E1L181 & XJ1_op_a[5] # !E1L181 & (E1L996);
RK2_pattern_reg_node[5] = DFFE(RK2_pattern_reg_node[5]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[6] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[6] at LC3_16_O2
--operation mode is normal

RK2_pattern_reg_node[6]_lut_out = E1L181 & (XJ1_op_a[6]) # !E1L181 & E1L1004;
RK2_pattern_reg_node[6] = DFFE(RK2_pattern_reg_node[6]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[7] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[7] at LC4_11_O2
--operation mode is normal

RK2_pattern_reg_node[7]_lut_out = E1L181 & (XJ1_op_a[7]) # !E1L181 & E1L1012;
RK2_pattern_reg_node[7] = DFFE(RK2_pattern_reg_node[7]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[8] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[8] at LC7_14_O2
--operation mode is normal

RK2_pattern_reg_node[8]_lut_out = E1L181 & (XJ1_op_a[8]) # !E1L181 & E1L1020;
RK2_pattern_reg_node[8] = DFFE(RK2_pattern_reg_node[8]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[9] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[9] at LC6_9_Q2
--operation mode is normal

RK2_pattern_reg_node[9]_lut_out = E1L181 & XJ1_op_a[9] # !E1L181 & (E1L1028);
RK2_pattern_reg_node[9] = DFFE(RK2_pattern_reg_node[9]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[10] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[10] at LC8_6_Q2
--operation mode is normal

RK2_pattern_reg_node[10]_lut_out = E1L181 & (XJ1_op_a[10]) # !E1L181 & E1L1036;
RK2_pattern_reg_node[10] = DFFE(RK2_pattern_reg_node[10]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[11] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[11] at LC8_4_Q2
--operation mode is normal

RK2_pattern_reg_node[11]_lut_out = E1L181 & XJ1_op_a[11] # !E1L181 & (E1L1044);
RK2_pattern_reg_node[11] = DFFE(RK2_pattern_reg_node[11]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[12] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[12] at LC6_16_O2
--operation mode is normal

RK2_pattern_reg_node[12]_lut_out = E1L181 & XJ1_op_a[12] # !E1L181 & (E1L1052);
RK2_pattern_reg_node[12] = DFFE(RK2_pattern_reg_node[12]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[13] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[13] at LC8_2_Q2
--operation mode is normal

RK2_pattern_reg_node[13]_lut_out = E1L181 & (XJ1_op_a[13]) # !E1L181 & E1L1060;
RK2_pattern_reg_node[13] = DFFE(RK2_pattern_reg_node[13]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[14] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[14] at LC2_6_O2
--operation mode is normal

RK2_pattern_reg_node[14]_lut_out = E1L181 & (XJ1_op_a[14]) # !E1L181 & E1L1068;
RK2_pattern_reg_node[14] = DFFE(RK2_pattern_reg_node[14]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[15] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[15] at LC9_13_O2
--operation mode is normal

RK2_pattern_reg_node[15]_lut_out = E1L181 & (XJ1_op_a[15]) # !E1L181 & E1L1076;
RK2_pattern_reg_node[15] = DFFE(RK2_pattern_reg_node[15]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[16] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[16] at LC8_16_O2
--operation mode is normal

RK2_pattern_reg_node[16]_lut_out = E1L181 & (XJ1_op_a[16]) # !E1L181 & E1L1084;
RK2_pattern_reg_node[16] = DFFE(RK2_pattern_reg_node[16]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[17] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[17] at LC10_16_O2
--operation mode is normal

RK2_pattern_reg_node[17]_lut_out = E1L181 & (XJ1_op_a[17]) # !E1L181 & E1L1092;
RK2_pattern_reg_node[17] = DFFE(RK2_pattern_reg_node[17]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[18] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[18] at LC7_16_O2
--operation mode is normal

RK2_pattern_reg_node[18]_lut_out = E1L181 & XJ1_op_a[18] # !E1L181 & (E1L1100);
RK2_pattern_reg_node[18] = DFFE(RK2_pattern_reg_node[18]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[19] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[19] at LC5_11_O2
--operation mode is normal

RK2_pattern_reg_node[19]_lut_out = E1L181 & XJ1_op_a[19] # !E1L181 & (E1L1108);
RK2_pattern_reg_node[19] = DFFE(RK2_pattern_reg_node[19]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[20] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[20] at LC7_11_Q2
--operation mode is normal

RK2_pattern_reg_node[20]_lut_out = E1L181 & (XJ1_op_a[20]) # !E1L181 & E1L1116;
RK2_pattern_reg_node[20] = DFFE(RK2_pattern_reg_node[20]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[21] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[21] at LC10_8_Q2
--operation mode is normal

RK2_pattern_reg_node[21]_lut_out = E1L181 & (XJ1_op_a[21]) # !E1L181 & E1L1124;
RK2_pattern_reg_node[21] = DFFE(RK2_pattern_reg_node[21]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[22] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[22] at LC7_14_Q2
--operation mode is normal

RK2_pattern_reg_node[22]_lut_out = E1L181 & (XJ1_op_a[22]) # !E1L181 & E1L1132;
RK2_pattern_reg_node[22] = DFFE(RK2_pattern_reg_node[22]_lut_out, GLOBAL(clk), , , );


--RK2_pattern_reg_node[23] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[23] at LC6_11_O2
--operation mode is normal

RK2_pattern_reg_node[23]_lut_out = E1L181 & XJ1_op_a[23] # !E1L181 & (E1L1140);
RK2_pattern_reg_node[23] = DFFE(RK2_pattern_reg_node[23]_lut_out, GLOBAL(clk), , , );


--E1L464 is position_velocity_interface_unit:inst18|LS_CAM_WR_ENBL~31 at LC1_14_G1
--operation mode is normal

E1L464 = BD1_chipselect_to_the_pv_unit1 & !BD1L5;


--E1L466 is position_velocity_interface_unit:inst18|LS_CAM_WR_ENBL~32 at LC6_15_Q2
--operation mode is normal

E1L466 = TJ1_dc_address[3] & TJ1_dc_address[4];


--MD1_counter_snapshot[21] is dual_processor:inst|timer1:the_timer1|counter_snapshot[21] at LC9_6_W2
--operation mode is normal

MD1_counter_snapshot[21]_lut_out = MD1_internal_counter[21];
MD1_counter_snapshot[21] = DFFE(MD1_counter_snapshot[21]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L177 is dual_processor:inst|timer1:the_timer1|read_mux_out[5]~1299 at LC6_1_W2
--operation mode is normal

MD1L177 = VD1L6 & MD1_period_l_register[5] & (!VD1L4 # !MD1_counter_snapshot[21]) # !VD1L6 & (!VD1L4 # !MD1_counter_snapshot[21]);

--MD1L179 is dual_processor:inst|timer1:the_timer1|read_mux_out[5]~1395 at LC6_1_W2
--operation mode is normal

MD1L179 = VD1L6 & MD1_period_l_register[5] & (!VD1L4 # !MD1_counter_snapshot[21]) # !VD1L6 & (!VD1L4 # !MD1_counter_snapshot[21]);


--MD1_counter_snapshot[5] is dual_processor:inst|timer1:the_timer1|counter_snapshot[5] at LC10_2_W2
--operation mode is normal

MD1_counter_snapshot[5]_lut_out = !MD1_internal_counter[5];
MD1_counter_snapshot[5] = DFFE(MD1_counter_snapshot[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L178 is dual_processor:inst|timer1:the_timer1|read_mux_out[5]~1364 at LC7_1_W2
--operation mode is normal

MD1L178 = (VD1L1 & !MD1_period_h_register[5] & (!VD1L7 # !MD1_counter_snapshot[5]) # !VD1L1 & (!VD1L7 # !MD1_counter_snapshot[5])) & CASCADE(MD1L179);


--E1L556 is position_velocity_interface_unit:inst18|Mux~3628 at LC9_8_U2
--operation mode is normal

E1L556 = TJ1_dc_address[5] & (E1L552 & (E1L554) # !E1L552 & E1L546) # !TJ1_dc_address[5] & (E1L552);


--AE1_partial_product_node[0][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][5] at LC8_10_E2
--operation mode is normal

AE1_partial_product_node[0][5]_lut_out = JJ1_true_regB[0] & (JJ1_true_regB[1] $ !HJ1_true_regA[5]) # !JJ1_true_regB[0] & (!HJ1_true_regA[4] # !JJ1_true_regB[1]);
AE1_partial_product_node[0][5] = DFFE(AE1_partial_product_node[0][5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[1][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][3] at LC4_3_E2
--operation mode is normal

AE1_partial_product_node[1][3]_lut_out = BE1L16 & (HJ1_true_regA[3] $ !BE1L30) # !BE1L16 & (!HJ1_true_regA[2] # !BE1L30);
AE1_partial_product_node[1][3] = DFFE(AE1_partial_product_node[1][3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][1] at LC7_2_E2
--operation mode is normal

AE1_partial_product_node[2][1]_lut_out = BE1L18 & (HJ1_true_regA[1] $ !BE1L31) # !BE1L18 & (!BE1L31 # !HJ1_true_regA[0]);
AE1_partial_product_node[2][1] = DFFE(AE1_partial_product_node[2][1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FE11L7 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~470 at LC2_4_E2
--operation mode is arithmetic

FE11L7 = VCC;

--FE11L8 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~472 at LC2_4_E2
--operation mode is arithmetic

FE11L8 = CARRY(FE11L42);


--L1L79 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9758 at LC10_7_Q1
--operation mode is arithmetic

L1L79 = L1L75 $ (!HJ1L79 # !HJ1L55);

--L1L80 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9760 at LC10_7_Q1
--operation mode is arithmetic

L1L80 = CARRY(HJ1L55 & HJ1L79 # !L1L75);


--L1L81 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9762 at LC4_9_B2
--operation mode is normal

L1L81 = HJ1_true_regA[31] & (L1L79) # !HJ1_true_regA[31] & HJ1_true_regA[5];


--AL9_pre_out[7] is prince_tie_bar_counter:inst73|up_down_counter:counter3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_15_E1
--operation mode is normal

AL9_pre_out[7]_lut_out = AL9_the_carries[7] $ AL9_pre_out[7];
AL9_pre_out[7]_sload_eqn = (!FL3_X4_INTERNAL & AL9_pre_out[7]) # (FL3_X4_INTERNAL & AL9_pre_out[7]_lut_out);
AL9_pre_out[7]_reg_input = AL9_pre_out[7]_sload_eqn & !QC1_data_out[0];
AL9_pre_out[7] = DFFE(AL9_pre_out[7]_reg_input, GLOBAL(clk), , , );


--E1L808 is position_velocity_interface_unit:inst18|Mux~3754 at LC3_9_U2
--operation mode is normal

E1L808 = TJ1_dc_address[5] & (E1L804 & E1L806 # !E1L804 & (E1L798)) # !TJ1_dc_address[5] & (E1L804);


--FE26L34 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1138 at LC1_4_B2
--operation mode is arithmetic

FE26L34 = FE23L50 $ CE2_single_input_node[9] $ FE26L15;

--FE26L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1140 at LC1_4_B2
--operation mode is arithmetic

FE26L35 = CARRY(FE23L50 & !CE2_single_input_node[9] & !FE26L15 # !FE23L50 & (!FE26L15 # !CE2_single_input_node[9]));


--L1L82 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9764 at LC8_13_B2
--operation mode is arithmetic

L1L82 = L1_negate $ L1_q[23] $ L1L43;

--L1L83 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9766 at LC8_13_B2
--operation mode is arithmetic

L1L83 = CARRY(L1_negate $ !L1_q[23] # !L1L43);


--AC1_enet_nios_custom_instruction_master_result[23] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[23] at LC10_6_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[23] = AC1L4 & (FE26L34 # !AC1L46 & L1L82) # !AC1L4 & !AC1L46 & (L1L82);


--PD1_counter_snapshot[31] is dual_processor:inst|timer2:the_timer2|counter_snapshot[31] at LC4_13_N2
--operation mode is normal

PD1_counter_snapshot[31]_lut_out = PD1_internal_counter[31];
PD1_counter_snapshot[31] = DFFE(PD1_counter_snapshot[31]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L208 is dual_processor:inst|timer2:the_timer2|read_mux_out[15]~1301 at LC9_12_N2
--operation mode is normal

PD1L208 = VD1L6 & PD1_period_l_register[15] & (!VD1L4 # !PD1_counter_snapshot[31]) # !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[31]);

--PD1L210 is dual_processor:inst|timer2:the_timer2|read_mux_out[15]~1395 at LC9_12_N2
--operation mode is normal

PD1L210 = VD1L6 & PD1_period_l_register[15] & (!VD1L4 # !PD1_counter_snapshot[31]) # !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[31]);


--PD1_counter_snapshot[15] is dual_processor:inst|timer2:the_timer2|counter_snapshot[15] at LC3_13_N2
--operation mode is normal

PD1_counter_snapshot[15]_lut_out = !PD1_internal_counter[15];
PD1_counter_snapshot[15] = DFFE(PD1_counter_snapshot[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L209 is dual_processor:inst|timer2:the_timer2|read_mux_out[15]~1363 at LC10_12_N2
--operation mode is normal

PD1L209 = (PD1_period_h_register[15] & !VD1L1 & (!VD1L7 # !PD1_counter_snapshot[15]) # !PD1_period_h_register[15] & (!VD1L7 # !PD1_counter_snapshot[15])) & CASCADE(PD1L210);


--MD1_counter_snapshot[31] is dual_processor:inst|timer1:the_timer1|counter_snapshot[31] at LC1_13_W2
--operation mode is normal

MD1_counter_snapshot[31]_lut_out = MD1_internal_counter[31];
MD1_counter_snapshot[31] = DFFE(MD1_counter_snapshot[31]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L207 is dual_processor:inst|timer1:the_timer1|read_mux_out[15]~1301 at LC9_15_W2
--operation mode is normal

MD1L207 = MD1_counter_snapshot[31] & !VD1L4 & (MD1_period_l_register[15] # !VD1L6) # !MD1_counter_snapshot[31] & (MD1_period_l_register[15] # !VD1L6);

--MD1L209 is dual_processor:inst|timer1:the_timer1|read_mux_out[15]~1396 at LC9_15_W2
--operation mode is normal

MD1L209 = MD1_counter_snapshot[31] & !VD1L4 & (MD1_period_l_register[15] # !VD1L6) # !MD1_counter_snapshot[31] & (MD1_period_l_register[15] # !VD1L6);


--MD1_counter_snapshot[15] is dual_processor:inst|timer1:the_timer1|counter_snapshot[15] at LC8_15_W2
--operation mode is normal

MD1_counter_snapshot[15]_lut_out = !MD1_internal_counter[15];
MD1_counter_snapshot[15] = DFFE(MD1_counter_snapshot[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L208 is dual_processor:inst|timer1:the_timer1|read_mux_out[15]~1365 at LC10_15_W2
--operation mode is normal

MD1L208 = (MD1_counter_snapshot[15] & !VD1L7 & (!MD1_period_h_register[15] # !VD1L1) # !MD1_counter_snapshot[15] & (!MD1_period_h_register[15] # !VD1L1)) & CASCADE(MD1L209);


--E1L684 is position_velocity_interface_unit:inst18|Mux~3692 at LC2_7_Q2
--operation mode is normal

E1L684 = TJ1_dc_address[3] & (TJ1_dc_address[2]) # !TJ1_dc_address[3] & (TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q3[15] # !TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q2[15]));


--E1_LATCHED_V_COUNT_Q4[15] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[15] at LC5_3_Q2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[15]_lut_out = E1_VELOCITY_COUNT[15];
E1_LATCHED_V_COUNT_Q4[15] = DFFE(E1_LATCHED_V_COUNT_Q4[15]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_VELOCITY[15] is position_velocity_interface_unit:inst18|VELOCITY[15] at LC4_4_X2
--operation mode is normal

E1_VELOCITY[15]_lut_out = !E1L1443 & (E1L1855 & (E1L1619) # !E1L1855 & E1L1622);
E1_VELOCITY[15] = DFFE(E1_VELOCITY[15]_lut_out, GLOBAL(clk), , , E1L1278);


--E1_VELOCITY_COUNT[15] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[15] at LC10_3_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[15]_lut_out = E1_VELOCITY_COUNT[15] $ E1L1389;
E1_VELOCITY_COUNT[15] = DFFE(E1_VELOCITY_COUNT[15]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1392 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[15]~1271 at LC10_3_U2
--operation mode is arithmetic

E1L1392 = CARRY(!E1L1389 # !E1_VELOCITY_COUNT[15]);


--E1L690 is position_velocity_interface_unit:inst18|Mux~3695 at LC4_4_O2
--operation mode is normal

E1L690 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[15] # !E1L1853 & (E1L1074));


--E1L688 is position_velocity_interface_unit:inst18|Mux~3694 at LC4_3_Q2
--operation mode is normal

E1L688 = E1_LATCHED_V_COUNT_Q1[15] & TJ1_dc_address[3] & TJ1_dc_address[2];


--FL1_REQUEST_FOR_X4_PULSE is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder2|REQUEST_FOR_X4_PULSE at LC4_1_F1
--operation mode is normal

FL1_REQUEST_FOR_X4_PULSE_lut_out = FL1_AAA $ FL1_TMPAA $ FL1_TMPBB $ FL1_BBB;
FL1_REQUEST_FOR_X4_PULSE = DFFE(FL1_REQUEST_FOR_X4_PULSE_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL1_OK_FOR_X4_PULSE is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder2|OK_FOR_X4_PULSE at LC8_1_F1
--operation mode is normal

FL1_OK_FOR_X4_PULSE_lut_out = FL1_REQUEST_FOR_X4_PULSE;
FL1_OK_FOR_X4_PULSE = DFFE(FL1_OK_FOR_X4_PULSE_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL1L9 is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder2|Mux~105 at LC2_1_F1
--operation mode is normal

FL1L9 = FL1_AAA & !FL1_TMPAA & (FL1_TMPBB $ FL1_BBB) # !FL1_AAA & FL1_TMPAA & (FL1_TMPBB $ FL1_BBB);


--FE20_sout_node[13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[13] at LC8_5_E2
--operation mode is arithmetic

FE20_sout_node[13]_lut_out = FE14L29 $ FE11L25 $ !FE20L33;
FE20_sout_node[13] = DFFE(FE20_sout_node[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[13]~165 at LC8_5_E2
--operation mode is arithmetic

FE20L35 = CARRY(FE14L29 & (FE11L25 # !FE20L33) # !FE14L29 & FE11L25 & !FE20L33);


--FE17_sout_node[5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[5] at LC10_9_A2
--operation mode is arithmetic

FE17_sout_node[5]_lut_out = FE5L7 $ FE8L13 $ !FE17L17;
FE17_sout_node[5] = DFFE(FE17_sout_node[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[5]~136 at LC10_9_A2
--operation mode is arithmetic

FE17L19 = CARRY(FE5L7 & (FE8L13 # !FE17L17) # !FE5L7 & FE8L13 & !FE17L17);


--AE1_partial_product_node[7][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][1] at LC8_6_K1
--operation mode is normal

AE1_partial_product_node[7][1]_lut_out = BE1L28 & (HJ1_true_regA[1] $ !BE1L39) # !BE1L28 & (!BE1L39 # !HJ1_true_regA[0]);
AE1_partial_product_node[7][1] = DFFE(AE1_partial_product_node[7][1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L84 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9768 at LC10_9_Q1
--operation mode is arithmetic

L1L84 = L1L88 $ (!HJ1L45 # !HJ1L80);

--L1L85 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9770 at LC10_9_Q1
--operation mode is arithmetic

L1L85 = CARRY(HJ1L80 & HJ1L45 # !L1L88);


--L1L86 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9772 at LC3_16_B2
--operation mode is normal

L1L86 = HJ1_true_regA[31] & (L1L84) # !HJ1_true_regA[31] & (HJ1_true_regA[15]);


--E1L892 is position_velocity_interface_unit:inst18|Mux~3796 at LC7_6_U2
--operation mode is normal

E1L892 = TJ1_dc_address[4] & (E1L888 & (E1L890) # !E1L888 & E1L882) # !TJ1_dc_address[4] & (E1L888);


--AC1_enet_nios_custom_instruction_master_result[30] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[30] at LC2_14_B2
--operation mode is normal

AC1_enet_nios_custom_instruction_master_result[30] = AC1L4 & (FE26L20 # !AC1L46 & L1L49) # !AC1L4 & !AC1L46 & (L1L49);


--PD1_counter_snapshot[30] is dual_processor:inst|timer2:the_timer2|counter_snapshot[30] at LC4_11_N2
--operation mode is normal

PD1_counter_snapshot[30]_lut_out = PD1_internal_counter[30];
PD1_counter_snapshot[30] = DFFE(PD1_counter_snapshot[30]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L205 is dual_processor:inst|timer2:the_timer2|read_mux_out[14]~1303 at LC1_11_N2
--operation mode is normal

PD1L205 = PD1_period_l_register[14] & !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[30]) # !PD1_period_l_register[14] & (!VD1L4 # !PD1_counter_snapshot[30]);

--PD1L207 is dual_processor:inst|timer2:the_timer2|read_mux_out[14]~1396 at LC1_11_N2
--operation mode is normal

PD1L207 = PD1_period_l_register[14] & !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[30]) # !PD1_period_l_register[14] & (!VD1L4 # !PD1_counter_snapshot[30]);


--PD1_counter_snapshot[14] is dual_processor:inst|timer2:the_timer2|counter_snapshot[14] at LC8_7_N2
--operation mode is normal

PD1_counter_snapshot[14]_lut_out = PD1_internal_counter[14];
PD1_counter_snapshot[14] = DFFE(PD1_counter_snapshot[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L206 is dual_processor:inst|timer2:the_timer2|read_mux_out[14]~1364 at LC2_11_N2
--operation mode is normal

PD1L206 = (VD1L1 & !PD1_period_h_register[14] & (!VD1L7 # !PD1_counter_snapshot[14]) # !VD1L1 & (!VD1L7 # !PD1_counter_snapshot[14])) & CASCADE(PD1L207);


--MD1_counter_snapshot[30] is dual_processor:inst|timer1:the_timer1|counter_snapshot[30] at LC3_8_W2
--operation mode is normal

MD1_counter_snapshot[30]_lut_out = MD1_internal_counter[30];
MD1_counter_snapshot[30] = DFFE(MD1_counter_snapshot[30]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L204 is dual_processor:inst|timer1:the_timer1|read_mux_out[14]~1303 at LC9_9_W2
--operation mode is normal

MD1L204 = VD1L6 & !MD1_period_l_register[14] & (!VD1L4 # !MD1_counter_snapshot[30]) # !VD1L6 & (!VD1L4 # !MD1_counter_snapshot[30]);

--MD1L206 is dual_processor:inst|timer1:the_timer1|read_mux_out[14]~1397 at LC9_9_W2
--operation mode is normal

MD1L206 = VD1L6 & !MD1_period_l_register[14] & (!VD1L4 # !MD1_counter_snapshot[30]) # !VD1L6 & (!VD1L4 # !MD1_counter_snapshot[30]);


--MD1_counter_snapshot[14] is dual_processor:inst|timer1:the_timer1|counter_snapshot[14] at LC2_6_W2
--operation mode is normal

MD1_counter_snapshot[14]_lut_out = MD1_internal_counter[14];
MD1_counter_snapshot[14] = DFFE(MD1_counter_snapshot[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L205 is dual_processor:inst|timer1:the_timer1|read_mux_out[14]~1366 at LC10_9_W2
--operation mode is normal

MD1L205 = (MD1_counter_snapshot[14] & !VD1L7 & (!MD1_period_h_register[14] # !VD1L1) # !MD1_counter_snapshot[14] & (!MD1_period_h_register[14] # !VD1L1)) & CASCADE(MD1L206);


--E1_LATCHED_V_COUNT_Q1[14] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[14] at LC8_16_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[14]_lut_out = E1_VELOCITY_COUNT[14];
E1_LATCHED_V_COUNT_Q1[14] = DFFE(E1_LATCHED_V_COUNT_Q1[14]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_VELOCITY_COUNT[14] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[14] at LC9_3_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[14]_lut_out = E1_VELOCITY_COUNT[14] $ (!E1L1386);
E1_VELOCITY_COUNT[14] = DFFE(E1_VELOCITY_COUNT[14]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1389 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[14]~1268 at LC9_3_U2
--operation mode is arithmetic

E1L1389 = CARRY(E1_VELOCITY_COUNT[14] & (!E1L1386));


--E1L674 is position_velocity_interface_unit:inst18|Mux~3687 at LC5_13_T2
--operation mode is normal

E1L674 = TJ1_dc_address[2] & (E1L672 & E1_VELOCITY[14] # !E1L672 & (E1_LATCHED_V_COUNT_Q3[14])) # !TJ1_dc_address[2] & (E1L672);


--E1L676 is position_velocity_interface_unit:inst18|Mux~3688 at LC7_7_O2
--operation mode is normal

E1L676 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[14] # !E1L1853 & (E1L1066));


--FL1L7 is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder2|Mux~104 at LC3_1_F1
--operation mode is normal

FL1L7 = FL1_AAA $ FL1_TMPAA $ FL1_TMPBB $ !FL1_BBB;


--FL1L5 is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder2|Mux~103 at LC1_1_F1
--operation mode is normal

FL1L5 = FL1_AAA & FL1_TMPBB & (FL1_TMPAA $ FL1_BBB) # !FL1_AAA & !FL1_TMPBB & (FL1_TMPAA $ FL1_BBB);


--FE20_sout_node[12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[12] at LC7_5_E2
--operation mode is arithmetic

FE20_sout_node[12]_lut_out = FE14L31 $ FE11L27 $ FE20L31;
FE20_sout_node[12] = DFFE(FE20_sout_node[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[12]~168 at LC7_5_E2
--operation mode is arithmetic

FE20L33 = CARRY(FE14L31 & !FE11L27 & !FE20L31 # !FE14L31 & (!FE20L31 # !FE11L27));


--FE17_sout_node[4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[4] at LC9_9_A2
--operation mode is arithmetic

FE17_sout_node[4]_lut_out = FE5L9 $ FE8L15 $ FE17L15;
FE17_sout_node[4] = DFFE(FE17_sout_node[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[4]~139 at LC9_9_A2
--operation mode is arithmetic

FE17L17 = CARRY(FE5L9 & !FE8L15 & !FE17L15 # !FE5L9 & (!FE17L15 # !FE8L15));


--AE1_partial_product_node[7][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][0] at LC5_7_K1
--operation mode is normal

AE1_partial_product_node[7][0]_lut_out = BE1L39 $ !HJ1_true_regA[0] # !BE1L28;
AE1_partial_product_node[7][0] = DFFE(AE1_partial_product_node[7][0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L87 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9774 at LC9_9_Q1
--operation mode is arithmetic

L1L87 = L1L91 $ (HJ1L58 & HJ1L81);

--L1L88 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9776 at LC9_9_Q1
--operation mode is arithmetic

L1L88 = CARRY(!L1L91 & (!HJ1L81 # !HJ1L58));


--L1L89 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9778 at LC4_15_Q2
--operation mode is normal

L1L89 = HJ1_true_regA[31] & (L1L87) # !HJ1_true_regA[31] & (HJ1_true_regA[14]);


--PD1_counter_snapshot[29] is dual_processor:inst|timer2:the_timer2|counter_snapshot[29] at LC6_7_N2
--operation mode is normal

PD1_counter_snapshot[29]_lut_out = PD1_internal_counter[29];
PD1_counter_snapshot[29] = DFFE(PD1_counter_snapshot[29]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L202 is dual_processor:inst|timer2:the_timer2|read_mux_out[13]~1305 at LC5_11_N2
--operation mode is normal

PD1L202 = PD1_counter_snapshot[29] & !VD1L4 & (!VD1L6 # !PD1_period_l_register[13]) # !PD1_counter_snapshot[29] & (!VD1L6 # !PD1_period_l_register[13]);

--PD1L204 is dual_processor:inst|timer2:the_timer2|read_mux_out[13]~1397 at LC5_11_N2
--operation mode is normal

PD1L204 = PD1_counter_snapshot[29] & !VD1L4 & (!VD1L6 # !PD1_period_l_register[13]) # !PD1_counter_snapshot[29] & (!VD1L6 # !PD1_period_l_register[13]);


--PD1_counter_snapshot[13] is dual_processor:inst|timer2:the_timer2|counter_snapshot[13] at LC7_7_N2
--operation mode is normal

PD1_counter_snapshot[13]_lut_out = PD1_internal_counter[13];
PD1_counter_snapshot[13] = DFFE(PD1_counter_snapshot[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L203 is dual_processor:inst|timer2:the_timer2|read_mux_out[13]~1365 at LC6_11_N2
--operation mode is normal

PD1L203 = (PD1_counter_snapshot[13] & !VD1L7 & (!VD1L1 # !PD1_period_h_register[13]) # !PD1_counter_snapshot[13] & (!VD1L1 # !PD1_period_h_register[13])) & CASCADE(PD1L204);


--MD1_counter_snapshot[29] is dual_processor:inst|timer1:the_timer1|counter_snapshot[29] at LC9_13_W2
--operation mode is normal

MD1_counter_snapshot[29]_lut_out = MD1_internal_counter[29];
MD1_counter_snapshot[29] = DFFE(MD1_counter_snapshot[29]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L201 is dual_processor:inst|timer1:the_timer1|read_mux_out[13]~1305 at LC5_16_W2
--operation mode is normal

MD1L201 = MD1_counter_snapshot[29] & !VD1L4 & (!VD1L6 # !MD1_period_l_register[13]) # !MD1_counter_snapshot[29] & (!VD1L6 # !MD1_period_l_register[13]);

--MD1L203 is dual_processor:inst|timer1:the_timer1|read_mux_out[13]~1398 at LC5_16_W2
--operation mode is normal

MD1L203 = MD1_counter_snapshot[29] & !VD1L4 & (!VD1L6 # !MD1_period_l_register[13]) # !MD1_counter_snapshot[29] & (!VD1L6 # !MD1_period_l_register[13]);


--MD1_counter_snapshot[13] is dual_processor:inst|timer1:the_timer1|counter_snapshot[13] at LC4_4_W2
--operation mode is normal

MD1_counter_snapshot[13]_lut_out = MD1_internal_counter[13];
MD1_counter_snapshot[13] = DFFE(MD1_counter_snapshot[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L202 is dual_processor:inst|timer1:the_timer1|read_mux_out[13]~1367 at LC6_16_W2
--operation mode is normal

MD1L202 = (MD1_counter_snapshot[13] & !VD1L7 & (!VD1L1 # !MD1_period_h_register[13]) # !MD1_counter_snapshot[13] & (!VD1L1 # !MD1_period_h_register[13])) & CASCADE(MD1L203);


--E1_VELOCITY_COUNT[13] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[13] at LC8_3_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[13]_lut_out = E1_VELOCITY_COUNT[13] $ (E1L1383);
E1_VELOCITY_COUNT[13] = DFFE(E1_VELOCITY_COUNT[13]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1386 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[13]~1265 at LC8_3_U2
--operation mode is arithmetic

E1L1386 = CARRY(!E1L1383 # !E1_VELOCITY_COUNT[13]);


--E1_VELOCITY[13] is position_velocity_interface_unit:inst18|VELOCITY[13] at LC5_4_X2
--operation mode is normal

E1_VELOCITY[13]_lut_out = !E1L1443 & (E1L1855 & (E1L1601) # !E1L1855 & E1L1604);
E1_VELOCITY[13] = DFFE(E1_VELOCITY[13]_lut_out, GLOBAL(clk), , , E1L1278);


--E1_LATCHED_V_COUNT_Q4[13] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[13] at LC3_4_S2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[13]_lut_out = E1_VELOCITY_COUNT[13];
E1_LATCHED_V_COUNT_Q4[13] = DFFE(E1_LATCHED_V_COUNT_Q4[13]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1L656 is position_velocity_interface_unit:inst18|Mux~3678 at LC10_4_S2
--operation mode is normal

E1L656 = TJ1_dc_address[3] & (TJ1_dc_address[2]) # !TJ1_dc_address[3] & (TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q3[13]) # !TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q2[13]);


--E1L660 is position_velocity_interface_unit:inst18|Mux~3680 at LC8_4_S2
--operation mode is normal

E1L660 = TJ1_dc_address[2] & TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q1[13];


--E1L662 is position_velocity_interface_unit:inst18|Mux~3681 at LC5_1_Y2
--operation mode is normal

E1L662 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[13] # !E1L1853 & (E1L1058));


--DJ1L96 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[13]~681 at LC9_7_U1
--operation mode is normal

DJ1L96 = DJ1L18 & !DJ1_saved_status[13] & (DJ1_IPRI_out_pre_mask[4] # !DJ1L17) # !DJ1L18 & (DJ1_IPRI_out_pre_mask[4] # !DJ1L17);

--DJ1L98 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[13]~711 at LC9_7_U1
--operation mode is normal

DJ1L98 = DJ1L18 & !DJ1_saved_status[13] & (DJ1_IPRI_out_pre_mask[4] # !DJ1L17) # !DJ1L18 & (DJ1_IPRI_out_pre_mask[4] # !DJ1L17);


--FE14L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~485 at LC5_13_E2
--operation mode is arithmetic

FE14L13 = AE1_partial_product_node[0][13] $ (!FE14L16);

--FE14L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~487 at LC5_13_E2
--operation mode is arithmetic

FE14L14 = CARRY(AE1_partial_product_node[0][13] # !FE14L16);


--FE11L9 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~474 at LC1_6_E2
--operation mode is arithmetic

FE11L9 = AE1_partial_product_node[2][9] $ AE1_partial_product_node[1][11] $ FE11L12;

--FE11L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~476 at LC1_6_E2
--operation mode is arithmetic

FE11L10 = CARRY(AE1_partial_product_node[2][9] & (AE1_partial_product_node[1][11] # !FE11L12) # !AE1_partial_product_node[2][9] & AE1_partial_product_node[1][11] & !FE11L12);


--FE8L3 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~469 at LC7_10_A2
--operation mode is arithmetic

FE8L3 = AE1_partial_product_node[3][7] $ AE1_partial_product_node[4][5] $ FE8L6;

--FE8L4 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~471 at LC7_10_A2
--operation mode is arithmetic

FE8L4 = CARRY(AE1_partial_product_node[3][7] & (AE1_partial_product_node[4][5] # !FE8L6) # !AE1_partial_product_node[3][7] & AE1_partial_product_node[4][5] & !FE8L6);


--FE5L5 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~438 at LC3_2_A2
--operation mode is arithmetic

FE5L5 = AE1_partial_product_node[6][1] $ AE1_partial_product_node[5][3] $ FE5L12;

--FE5L6 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~440 at LC3_2_A2
--operation mode is arithmetic

FE5L6 = CARRY(AE1_partial_product_node[6][1] & (AE1_partial_product_node[5][3] # !FE5L12) # !AE1_partial_product_node[6][1] & AE1_partial_product_node[5][3] & !FE5L12);


--L1L90 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9780 at LC8_9_Q1
--operation mode is arithmetic

L1L90 = L1L94 $ (!HJ1L82 # !HJ1L56);

--L1L91 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9782 at LC8_9_Q1
--operation mode is arithmetic

L1L91 = CARRY(HJ1L56 & HJ1L82 # !L1L94);


--L1L92 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9784 at LC8_16_B2
--operation mode is normal

L1L92 = HJ1_true_regA[31] & (L1L90) # !HJ1_true_regA[31] & (HJ1_true_regA[13]);


--PD1_counter_snapshot[28] is dual_processor:inst|timer2:the_timer2|counter_snapshot[28] at LC2_9_N2
--operation mode is normal

PD1_counter_snapshot[28]_lut_out = PD1_internal_counter[28];
PD1_counter_snapshot[28] = DFFE(PD1_counter_snapshot[28]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L199 is dual_processor:inst|timer2:the_timer2|read_mux_out[12]~1307 at LC9_9_N2
--operation mode is normal

PD1L199 = PD1_counter_snapshot[28] & !VD1L4 & (!PD1_period_l_register[12] # !VD1L6) # !PD1_counter_snapshot[28] & (!PD1_period_l_register[12] # !VD1L6);

--PD1L201 is dual_processor:inst|timer2:the_timer2|read_mux_out[12]~1398 at LC9_9_N2
--operation mode is normal

PD1L201 = PD1_counter_snapshot[28] & !VD1L4 & (!PD1_period_l_register[12] # !VD1L6) # !PD1_counter_snapshot[28] & (!PD1_period_l_register[12] # !VD1L6);


--PD1_counter_snapshot[12] is dual_processor:inst|timer2:the_timer2|counter_snapshot[12] at LC3_7_N2
--operation mode is normal

PD1_counter_snapshot[12]_lut_out = PD1_internal_counter[12];
PD1_counter_snapshot[12] = DFFE(PD1_counter_snapshot[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L200 is dual_processor:inst|timer2:the_timer2|read_mux_out[12]~1366 at LC10_9_N2
--operation mode is normal

PD1L200 = (PD1_period_h_register[12] & !VD1L1 & (!VD1L7 # !PD1_counter_snapshot[12]) # !PD1_period_h_register[12] & (!VD1L7 # !PD1_counter_snapshot[12])) & CASCADE(PD1L201);


--MD1_counter_snapshot[28] is dual_processor:inst|timer1:the_timer1|counter_snapshot[28] at LC1_15_W2
--operation mode is normal

MD1_counter_snapshot[28]_lut_out = MD1_internal_counter[28];
MD1_counter_snapshot[28] = DFFE(MD1_counter_snapshot[28]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L198 is dual_processor:inst|timer1:the_timer1|read_mux_out[12]~1307 at LC4_15_W2
--operation mode is normal

MD1L198 = MD1_counter_snapshot[28] & !VD1L4 & (!VD1L6 # !MD1_period_l_register[12]) # !MD1_counter_snapshot[28] & (!VD1L6 # !MD1_period_l_register[12]);

--MD1L200 is dual_processor:inst|timer1:the_timer1|read_mux_out[12]~1399 at LC4_15_W2
--operation mode is normal

MD1L200 = MD1_counter_snapshot[28] & !VD1L4 & (!VD1L6 # !MD1_period_l_register[12]) # !MD1_counter_snapshot[28] & (!VD1L6 # !MD1_period_l_register[12]);


--MD1_counter_snapshot[12] is dual_processor:inst|timer1:the_timer1|counter_snapshot[12] at LC7_16_W2
--operation mode is normal

MD1_counter_snapshot[12]_lut_out = MD1_internal_counter[12];
MD1_counter_snapshot[12] = DFFE(MD1_counter_snapshot[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L199 is dual_processor:inst|timer1:the_timer1|read_mux_out[12]~1368 at LC5_15_W2
--operation mode is normal

MD1L199 = (VD1L1 & !MD1_period_h_register[12] & (!VD1L7 # !MD1_counter_snapshot[12]) # !VD1L1 & (!VD1L7 # !MD1_counter_snapshot[12])) & CASCADE(MD1L200);


--E1L648 is position_velocity_interface_unit:inst18|Mux~3674 at LC6_6_P2
--operation mode is normal

E1L648 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[12] # !E1L1853 & (E1L1050));


--E1L646 is position_velocity_interface_unit:inst18|Mux~3673 at LC3_5_P2
--operation mode is normal

E1L646 = TJ1_dc_address[2] & (E1L644 & (E1_VELOCITY[12]) # !E1L644 & E1_LATCHED_V_COUNT_Q3[12]) # !TJ1_dc_address[2] & (E1L644);


--E1_LATCHED_V_COUNT_Q1[12] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[12] at LC3_2_X2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[12]_lut_out = E1_VELOCITY_COUNT[12];
E1_LATCHED_V_COUNT_Q1[12] = DFFE(E1_LATCHED_V_COUNT_Q1[12]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_VELOCITY_COUNT[12] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[12] at LC7_3_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[12]_lut_out = E1_VELOCITY_COUNT[12] $ !E1L1380;
E1_VELOCITY_COUNT[12] = DFFE(E1_VELOCITY_COUNT[12]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1383 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[12]~1262 at LC7_3_U2
--operation mode is arithmetic

E1L1383 = CARRY(E1_VELOCITY_COUNT[12] & !E1L1380);


--AL8_pre_out[2] is prince_tie_bar_counter:inst73|up_down_counter:counter2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_2_F1
--operation mode is counter

AL8_pre_out[2]_lut_out = AL8_pre_out[2] $ !AL8_the_carries[2];
AL8_pre_out[2]_sload_eqn = (!FL1_X4_INTERNAL & AL8_pre_out[2]) # (FL1_X4_INTERNAL & AL8_pre_out[2]_lut_out);
AL8_pre_out[2]_reg_input = AL8_pre_out[2]_sload_eqn & !QC1_data_out[0];
AL8_pre_out[2] = DFFE(AL8_pre_out[2]_reg_input, GLOBAL(clk), , , );

--AL8_the_carries[3] is prince_tie_bar_counter:inst73|up_down_counter:counter2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_2_F1
--operation mode is counter

AL8_the_carries[3] = CARRY(!AL8_the_carries[2] & (FL1_UP_DN_INTERNAL $ AL8_pre_out[2]));


--DJ1L93 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[12]~682 at LC3_16_U1
--operation mode is normal

DJ1L93 = DJ1_saved_status[12] & !DJ1L18 & (DJ1_IPRI_out_pre_mask[3] # !DJ1L17) # !DJ1_saved_status[12] & (DJ1_IPRI_out_pre_mask[3] # !DJ1L17);

--DJ1L95 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[12]~712 at LC3_16_U1
--operation mode is normal

DJ1L95 = DJ1_saved_status[12] & !DJ1L18 & (DJ1_IPRI_out_pre_mask[3] # !DJ1L17) # !DJ1_saved_status[12] & (DJ1_IPRI_out_pre_mask[3] # !DJ1L17);


--FE14L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~489 at LC4_13_E2
--operation mode is arithmetic

FE14L15 = AE1_pp_carry_reg_node[6] $ AE1_partial_product_node[0][12] $ FE14L18;

--FE14L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~491 at LC4_13_E2
--operation mode is arithmetic

FE14L16 = CARRY(AE1_pp_carry_reg_node[6] & (!FE14L18 # !AE1_partial_product_node[0][12]) # !AE1_pp_carry_reg_node[6] & !AE1_partial_product_node[0][12] & !FE14L18);


--FE11L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~478 at LC10_4_E2
--operation mode is arithmetic

FE11L11 = AE1_partial_product_node[1][10] $ AE1_partial_product_node[2][8] $ !FE11L14;

--FE11L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~480 at LC10_4_E2
--operation mode is arithmetic

FE11L12 = CARRY(AE1_partial_product_node[1][10] & !AE1_partial_product_node[2][8] & !FE11L14 # !AE1_partial_product_node[1][10] & (!FE11L14 # !AE1_partial_product_node[2][8]));


--FE8L5 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~473 at LC6_10_A2
--operation mode is arithmetic

FE8L5 = AE1_partial_product_node[3][6] $ AE1_partial_product_node[4][4] $ !FE8L10;

--FE8L6 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~475 at LC6_10_A2
--operation mode is arithmetic

FE8L6 = CARRY(AE1_partial_product_node[3][6] & !AE1_partial_product_node[4][4] & !FE8L10 # !AE1_partial_product_node[3][6] & (!FE8L10 # !AE1_partial_product_node[4][4]));


--FE5_cs_buffer[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] at LC3_3_A2
--operation mode is arithmetic

FE5_cs_buffer[0] = AE1_partial_product_node[6][0] $ AE1_partial_product_node[5][2];

--FE5_cout[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cout[0] at LC3_3_A2
--operation mode is arithmetic

FE5_cout[0] = CARRY(!AE1_partial_product_node[6][0] & !AE1_partial_product_node[5][2]);


--FE17L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~141COMB at LC6_9_A2
--operation mode is arithmetic

FE17L11 = VCC;

--FE17L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~143 at LC6_9_A2
--operation mode is arithmetic

FE17L12 = CARRY(FE17L13);


--L1L93 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9786 at LC7_9_Q1
--operation mode is arithmetic

L1L93 = L1L97 $ (HJ1L83 & HJ1L54);

--L1L94 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9788 at LC7_9_Q1
--operation mode is arithmetic

L1L94 = CARRY(!L1L97 & (!HJ1L54 # !HJ1L83));


--L1L95 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9790 at LC3_10_Q2
--operation mode is normal

L1L95 = HJ1_true_regA[31] & (L1L93) # !HJ1_true_regA[31] & HJ1_true_regA[12];


--BC1L487 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[11]~7809 at LC7_16_D2
--operation mode is normal

BC1L487 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & KE8_q[3] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (DC1_incoming_ext_ram_bus_data[11]);


--BC1L488 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[11]~7810 at LC7_15_D2
--operation mode is normal

BC1L488 = W1_enet_nios_data_master_requests_ad_ram_s1 & KE6_q[3] # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L487);


--E1L640 is position_velocity_interface_unit:inst18|Mux~3670 at LC1_2_O2
--operation mode is normal

E1L640 = TJ1_dc_address[5] & (E1L636 & (E1L638) # !E1L636 & E1L630) # !TJ1_dc_address[5] & (E1L636);


--FE14L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~493 at LC3_13_E2
--operation mode is arithmetic

FE14L17 = AE1_partial_product_node[0][11] $ (!FE14L20);

--FE14L18 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~495 at LC3_13_E2
--operation mode is arithmetic

FE14L18 = CARRY(AE1_partial_product_node[0][11] # !FE14L20);


--FE11L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~482 at LC9_4_E2
--operation mode is arithmetic

FE11L13 = AE1_partial_product_node[1][9] $ AE1_partial_product_node[2][7] $ FE11L16;

--FE11L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~484 at LC9_4_E2
--operation mode is arithmetic

FE11L14 = CARRY(AE1_partial_product_node[1][9] & (AE1_partial_product_node[2][7] # !FE11L16) # !AE1_partial_product_node[1][9] & AE1_partial_product_node[2][7] & !FE11L16);


--FE17_sout_node[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[1] at LC9_3_A2
--operation mode is normal

FE17_sout_node[1]_lut_out = FE17L4 $ !EE6L2;
FE17_sout_node[1] = DFFE(FE17_sout_node[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FE8L7 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~477 at LC4_10_A2
--operation mode is arithmetic

FE8L7 = AE1_partial_product_node[3][4] $ AE1_partial_product_node[4][2] $ !FE8L12;

--FE8L8 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~479 at LC4_10_A2
--operation mode is arithmetic

FE8L8 = CARRY(AE1_partial_product_node[3][4] & !AE1_partial_product_node[4][2] & !FE8L12 # !AE1_partial_product_node[3][4] & (!FE8L12 # !AE1_partial_product_node[4][2]));


--AE1_partial_product_node[5][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][0] at LC4_5_A2
--operation mode is normal

AE1_partial_product_node[5][0]_lut_out = BE1L35 $ !HJ1_true_regA[0] # !BE1L24;
AE1_partial_product_node[5][0] = DFFE(AE1_partial_product_node[5][0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[5][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][1] at LC2_6_A2
--operation mode is normal

AE1_partial_product_node[5][1]_lut_out = BE1L24 & (HJ1_true_regA[1] $ !BE1L35) # !BE1L24 & (!BE1L35 # !HJ1_true_regA[0]);
AE1_partial_product_node[5][1] = DFFE(AE1_partial_product_node[5][1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FE8L9 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~481 at LC5_10_A2
--operation mode is arithmetic

FE8L9 = AE1_partial_product_node[3][5] $ AE1_partial_product_node[4][3] $ FE8L8;

--FE8L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~483 at LC5_10_A2
--operation mode is arithmetic

FE8L10 = CARRY(AE1_partial_product_node[3][5] & (AE1_partial_product_node[4][3] # !FE8L8) # !AE1_partial_product_node[3][5] & AE1_partial_product_node[4][3] & !FE8L8);


--EE6L1 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|_~119 at LC7_3_A2
--operation mode is normal

EE6L1 = AE1_partial_product_node[5][1] & !AE1_partial_product_node[5][0] & FE8L9 & FE8L7 # !AE1_partial_product_node[5][1] & (FE8L9 # !AE1_partial_product_node[5][0] & FE8L7);


--L1L96 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9792 at LC6_9_Q1
--operation mode is arithmetic

L1L96 = L1L100 $ (!HJ1L48 # !HJ1L84);

--L1L97 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9794 at LC6_9_Q1
--operation mode is arithmetic

L1L97 = CARRY(HJ1L84 & HJ1L48 # !L1L100);


--L1L98 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9796 at LC7_13_W1
--operation mode is normal

L1L98 = HJ1_true_regA[31] & (L1L96) # !HJ1_true_regA[31] & HJ1_true_regA[11];


--BC1L485 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[10]~7812 at LC3_6_B1
--operation mode is normal

BC1L485 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & KE8_q[2] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (DC1_incoming_ext_ram_bus_data[10]);


--BC1L486 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[10]~7813 at LC7_6_B1
--operation mode is normal

BC1L486 = W1_enet_nios_data_master_requests_ad_ram_s1 & KE6_q[2] # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L485);


--E1L626 is position_velocity_interface_unit:inst18|Mux~3663 at LC6_13_U2
--operation mode is normal

E1L626 = TJ1_dc_address[4] & (E1L622 & (E1L624) # !E1L622 & E1L614) # !TJ1_dc_address[4] & (E1L622);


--FE14L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~497 at LC2_13_E2
--operation mode is arithmetic

FE14L19 = AE1_pp_carry_reg_node[5] $ AE1_partial_product_node[0][10] $ FE14L22;

--FE14L20 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~499 at LC2_13_E2
--operation mode is arithmetic

FE14L20 = CARRY(AE1_pp_carry_reg_node[5] & (!FE14L22 # !AE1_partial_product_node[0][10]) # !AE1_pp_carry_reg_node[5] & !AE1_partial_product_node[0][10] & !FE14L22);


--FE11L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~486 at LC8_4_E2
--operation mode is arithmetic

FE11L15 = AE1_partial_product_node[1][8] $ AE1_partial_product_node[2][6] $ !FE11L18;

--FE11L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~488 at LC8_4_E2
--operation mode is arithmetic

FE11L16 = CARRY(AE1_partial_product_node[1][8] & !AE1_partial_product_node[2][6] & !FE11L18 # !AE1_partial_product_node[1][8] & (!FE11L18 # !AE1_partial_product_node[2][6]));


--L1L99 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9798 at LC5_9_Q1
--operation mode is arithmetic

L1L99 = L1L103 $ (HJ1L85 & HJ1L52);

--L1L100 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9800 at LC5_9_Q1
--operation mode is arithmetic

L1L100 = CARRY(!L1L103 & (!HJ1L52 # !HJ1L85));


--L1L101 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9802 at LC1_13_W1
--operation mode is normal

L1L101 = HJ1_true_regA[31] & (L1L99) # !HJ1_true_regA[31] & HJ1_true_regA[10];


--VB1_endofpacketvalue_reg[9] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[9] at LC5_9_R2
--operation mode is normal

VB1_endofpacketvalue_reg[9]_lut_out = XJ1_op_a[9];
VB1_endofpacketvalue_reg[9] = DFFE(VB1_endofpacketvalue_reg[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_endofpacketvalue_wr_strobe);


--VB1_spi_slave_select_reg[9] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[9] at LC1_1_V2
--operation mode is normal

VB1_spi_slave_select_reg[9]_lut_out = VB1_spi_slave_select_holding_reg[9];
VB1_spi_slave_select_reg[9] = DFFE(VB1_spi_slave_select_reg[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L58);


--VB1_rx_holding_reg[9] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[9] at LC1_15_R2
--operation mode is normal

VB1_rx_holding_reg[9]_lut_out = VB1_shift_reg[9];
VB1_rx_holding_reg[9] = DFFE(VB1_rx_holding_reg[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1L240);


--VB1L86 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[9]~5314 at LC5_10_R2
--operation mode is normal

VB1L86 = VD1L4 & (VB1_spi_slave_select_reg[9]) # !VD1L4 & VB1_rx_holding_reg[9];


--VB1L87 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[9]~5315 at LC7_9_R2
--operation mode is normal

VB1L87 = VD1L5 & VB1_endofpacketvalue_reg[9] # !VD1L5 & (VB1L86);


--VB1L88 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[9]~5316 at LC7_13_R1
--operation mode is normal

VB1L88 = VD1L1 & (VB1_iEOP_reg) # !VD1L1 & (VB1L87);


--E1L612 is position_velocity_interface_unit:inst18|Mux~3656 at LC3_15_G2
--operation mode is normal

E1L612 = TJ1_dc_address[5] & (E1L608 & E1L610 # !E1L608 & (E1L602)) # !TJ1_dc_address[5] & (E1L608);


--AL8_pre_out[1] is prince_tie_bar_counter:inst73|up_down_counter:counter2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_2_F1
--operation mode is counter

AL8_pre_out[1]_lut_out = AL8_pre_out[1] $ AL8_the_carries[1];
AL8_pre_out[1]_sload_eqn = (!FL1_X4_INTERNAL & AL8_pre_out[1]) # (FL1_X4_INTERNAL & AL8_pre_out[1]_lut_out);
AL8_pre_out[1]_reg_input = AL8_pre_out[1]_sload_eqn & !QC1_data_out[0];
AL8_pre_out[1] = DFFE(AL8_pre_out[1]_reg_input, GLOBAL(clk), , , );

--AL8_the_carries[2] is prince_tie_bar_counter:inst73|up_down_counter:counter2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_2_F1
--operation mode is counter

AL8_the_carries[2] = CARRY(FL1_UP_DN_INTERNAL $ !AL8_pre_out[1] # !AL8_the_carries[1]);


--DJ1L88 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[9]~683 at LC7_5_U1
--operation mode is normal

DJ1L88 = DJ1_saved_status[9] & !DJ1L18 & (DJ1_IPRI_out_pre_mask[0] # !DJ1L17) # !DJ1_saved_status[9] & (DJ1_IPRI_out_pre_mask[0] # !DJ1L17);

--DJ1L90 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[9]~713 at LC7_5_U1
--operation mode is normal

DJ1L90 = DJ1_saved_status[9] & !DJ1L18 & (DJ1_IPRI_out_pre_mask[0] # !DJ1L17) # !DJ1_saved_status[9] & (DJ1_IPRI_out_pre_mask[0] # !DJ1L17);


--FE14L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~501 at LC1_13_E2
--operation mode is arithmetic

FE14L21 = AE1_partial_product_node[0][9] $ (!FE14L24);

--FE14L22 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~503 at LC1_13_E2
--operation mode is arithmetic

FE14L22 = CARRY(AE1_partial_product_node[0][9] # !FE14L24);


--FE11L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~490 at LC7_4_E2
--operation mode is arithmetic

FE11L17 = AE1_partial_product_node[1][7] $ AE1_partial_product_node[2][5] $ FE11L20;

--FE11L18 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~492 at LC7_4_E2
--operation mode is arithmetic

FE11L18 = CARRY(AE1_partial_product_node[1][7] & (AE1_partial_product_node[2][5] # !FE11L20) # !AE1_partial_product_node[1][7] & AE1_partial_product_node[2][5] & !FE11L20);


--FE8L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~485 at LC3_10_A2
--operation mode is arithmetic

FE8L11 = AE1_partial_product_node[3][3] $ AE1_partial_product_node[4][1] $ FE8L18;

--FE8L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~487 at LC3_10_A2
--operation mode is arithmetic

FE8L12 = CARRY(AE1_partial_product_node[3][3] & (AE1_partial_product_node[4][1] # !FE8L18) # !AE1_partial_product_node[3][3] & AE1_partial_product_node[4][1] & !FE8L18);


--L1L102 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9804 at LC4_9_Q1
--operation mode is arithmetic

L1L102 = L1L106 $ (!HJ1L86 # !HJ1L43);

--L1L103 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9806 at LC4_9_Q1
--operation mode is arithmetic

L1L103 = CARRY(HJ1L43 & HJ1L86 # !L1L106);


--L1L104 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9808 at LC4_10_B2
--operation mode is normal

L1L104 = HJ1_true_regA[31] & (L1L102) # !HJ1_true_regA[31] & HJ1_true_regA[9];


--PD1_counter_snapshot[24] is dual_processor:inst|timer2:the_timer2|counter_snapshot[24] at LC5_3_N2
--operation mode is normal

PD1_counter_snapshot[24]_lut_out = PD1_internal_counter[24];
PD1_counter_snapshot[24] = DFFE(PD1_counter_snapshot[24]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L187 is dual_processor:inst|timer2:the_timer2|read_mux_out[8]~1311 at LC8_2_N2
--operation mode is normal

PD1L187 = VD1L6 & !PD1_period_l_register[8] & (!VD1L4 # !PD1_counter_snapshot[24]) # !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[24]);

--PD1L189 is dual_processor:inst|timer2:the_timer2|read_mux_out[8]~1399 at LC8_2_N2
--operation mode is normal

PD1L189 = VD1L6 & !PD1_period_l_register[8] & (!VD1L4 # !PD1_counter_snapshot[24]) # !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[24]);


--PD1_counter_snapshot[8] is dual_processor:inst|timer2:the_timer2|counter_snapshot[8] at LC3_5_N2
--operation mode is normal

PD1_counter_snapshot[8]_lut_out = PD1_internal_counter[8];
PD1_counter_snapshot[8] = DFFE(PD1_counter_snapshot[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L188 is dual_processor:inst|timer2:the_timer2|read_mux_out[8]~1367 at LC9_2_N2
--operation mode is normal

PD1L188 = (PD1_counter_snapshot[8] & !VD1L7 & (!PD1_period_h_register[8] # !VD1L1) # !PD1_counter_snapshot[8] & (!PD1_period_h_register[8] # !VD1L1)) & CASCADE(PD1L189);


--BC1L481 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[8]~7815 at LC7_7_J1
--operation mode is normal

BC1L481 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & KE8_q[0] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (DC1_incoming_ext_ram_bus_data[8]);


--BC1L482 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[8]~7816 at LC3_7_J1
--operation mode is normal

BC1L482 = W1_enet_nios_data_master_requests_ad_ram_s1 & KE6_q[0] # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L481);


--AL8_sload_path[0] is prince_tie_bar_counter:inst73|up_down_counter:counter2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_2_F1
--operation mode is qfbk_counter

AL8_sload_path[0]_lut_out = !AL8_sload_path[0];
AL8_sload_path[0]_sload_eqn = (!FL1_X4_INTERNAL & AL8_sload_path[0]) # (FL1_X4_INTERNAL & AL8_sload_path[0]_lut_out);
AL8_sload_path[0]_reg_input = AL8_sload_path[0]_sload_eqn & !QC1_data_out[0];
AL8_sload_path[0] = DFFE(AL8_sload_path[0]_reg_input, GLOBAL(clk), , , );

--AL8_the_carries[1] is prince_tie_bar_counter:inst73|up_down_counter:counter2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_2_F1
--operation mode is qfbk_counter

AL8_the_carries[1] = CARRY(FL1_UP_DN_INTERNAL $ (AL8_sload_path[0]));


--TB1L59 is dual_processor:inst|control_int:the_control_int|read_mux_out[8]~319 at LC1_2_M1
--operation mode is normal

TB1L59 = TJ1_dc_address[3] & (TJ1_dc_address[2] & TB1_edge_capture[8] # !TJ1_dc_address[2] & (TB1_irq_mask[8]));


--E1L598 is position_velocity_interface_unit:inst18|Mux~3649 at LC4_16_Y2
--operation mode is normal

E1L598 = TJ1_dc_address[4] & (E1L594 & E1L596 # !E1L594 & (E1L586)) # !TJ1_dc_address[4] & (E1L594);


--DJ1L85 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[8]~684 at LC2_14_U1
--operation mode is normal

DJ1L85 = DJ1_saved_status[8] & !DJ1L18 & (DJ1_CWP_out_pre_mask[4] # !DJ1L17) # !DJ1_saved_status[8] & (DJ1_CWP_out_pre_mask[4] # !DJ1L17);

--DJ1L87 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[8]~714 at LC2_14_U1
--operation mode is normal

DJ1L87 = DJ1_saved_status[8] & !DJ1L18 & (DJ1_CWP_out_pre_mask[4] # !DJ1L17) # !DJ1_saved_status[8] & (DJ1_CWP_out_pre_mask[4] # !DJ1L17);


--FE14L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~505 at LC10_11_E2
--operation mode is arithmetic

FE14L23 = AE1_partial_product_node[0][8] $ AE1_pp_carry_reg_node[4] $ FE14L26;

--FE14L24 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~507 at LC10_11_E2
--operation mode is arithmetic

FE14L24 = CARRY(AE1_partial_product_node[0][8] & AE1_pp_carry_reg_node[4] & !FE14L26 # !AE1_partial_product_node[0][8] & (AE1_pp_carry_reg_node[4] # !FE14L26));


--FE11L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~494 at LC6_4_E2
--operation mode is arithmetic

FE11L19 = AE1_partial_product_node[1][6] $ AE1_partial_product_node[2][4] $ !FE11L22;

--FE11L20 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~496 at LC6_4_E2
--operation mode is arithmetic

FE11L20 = CARRY(AE1_partial_product_node[1][6] & !AE1_partial_product_node[2][4] & !FE11L22 # !AE1_partial_product_node[1][6] & (!FE11L22 # !AE1_partial_product_node[2][4]));


--AE1_partial_product_node[4][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][0] at LC2_14_A2
--operation mode is normal

AE1_partial_product_node[4][0]_lut_out = BE1L33 $ !HJ1_true_regA[0] # !BE1L22;
AE1_partial_product_node[4][0] = DFFE(AE1_partial_product_node[4][0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[3][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][2] at LC10_16_A2
--operation mode is normal

AE1_partial_product_node[3][2]_lut_out = BE1L20 & (HJ1_true_regA[2] $ !BE1L32) # !BE1L20 & (!BE1L32 # !HJ1_true_regA[1]);
AE1_partial_product_node[3][2] = DFFE(AE1_partial_product_node[3][2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L105 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9810 at LC3_9_Q1
--operation mode is arithmetic

L1L105 = L1L109 $ (HJ1L87 & HJ1L50);

--L1L106 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9812 at LC3_9_Q1
--operation mode is arithmetic

L1L106 = CARRY(!L1L109 & (!HJ1L50 # !HJ1L87));


--L1L107 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9814 at LC7_10_B2
--operation mode is normal

L1L107 = HJ1_true_regA[31] & (L1L105) # !HJ1_true_regA[31] & HJ1_true_regA[8];


--VB1_tx_holding_reg[7] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[7] at LC1_13_Z2
--operation mode is normal

VB1_tx_holding_reg[7]_lut_out = XJ1_op_a[7];
VB1_tx_holding_reg[7] = DFFE(VB1_tx_holding_reg[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1L187 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4009 at LC6_12_Z2
--operation mode is normal

VB1L187 = VB1_tx_holding_primed & (VB1_transmitting & VB1_shift_reg[7] # !VB1_transmitting & (VB1_tx_holding_reg[7])) # !VB1_tx_holding_primed & VB1_shift_reg[7];


--FK1_rx_data[7] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[7] at LC8_15_S2
--operation mode is normal

FK1_rx_data[7]_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8];
FK1_rx_data[7] = DFFE(FK1_rx_data[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1_got_new_char);


--EK1L48 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[7]~694 at LC9_15_S2
--operation mode is normal

EK1L48 = EK1_control_reg[7] & !VD1L1 & (!VD1L2 # !FK1_rx_data[7]) # !EK1_control_reg[7] & (!VD1L2 # !FK1_rx_data[7]);

--EK1L50 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[7]~729 at LC9_15_S2
--operation mode is normal

EK1L50 = EK1_control_reg[7] & !VD1L1 & (!VD1L2 # !FK1_rx_data[7]) # !EK1_control_reg[7] & (!VD1L2 # !FK1_rx_data[7]);


--EK1L49 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[7]~715 at LC10_15_S2
--operation mode is normal

EK1L49 = (FK1_rx_char_ready & !VD1L6 & (!VD1L3 # !EK1_tx_data[7]) # !FK1_rx_char_ready & (!VD1L3 # !EK1_tx_data[7])) & CASCADE(EK1L50);


--E1L584 is position_velocity_interface_unit:inst18|Mux~3642 at LC6_11_Y2
--operation mode is normal

E1L584 = TJ1_dc_address[5] & (E1L580 & E1L582 # !E1L580 & (E1L574)) # !TJ1_dc_address[5] & (E1L580);


--DJ1L82 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[7]~685 at LC7_16_U1
--operation mode is normal

DJ1L82 = DJ1_saved_status[7] & !DJ1L18 & (DJ1_CWP_out_pre_mask[3] # !DJ1L17) # !DJ1_saved_status[7] & (DJ1_CWP_out_pre_mask[3] # !DJ1L17);

--DJ1L84 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[7]~715 at LC7_16_U1
--operation mode is normal

DJ1L84 = DJ1_saved_status[7] & !DJ1L18 & (DJ1_CWP_out_pre_mask[3] # !DJ1L17) # !DJ1_saved_status[7] & (DJ1_CWP_out_pre_mask[3] # !DJ1L17);


--FE14L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~509 at LC9_11_E2
--operation mode is arithmetic

FE14L25 = AE1_partial_product_node[0][7] $ (!FE14L28);

--FE14L26 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~511 at LC9_11_E2
--operation mode is arithmetic

FE14L26 = CARRY(AE1_partial_product_node[0][7] # !FE14L28);


--FE11L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~498 at LC5_4_E2
--operation mode is arithmetic

FE11L21 = AE1_partial_product_node[2][3] $ AE1_partial_product_node[1][5] $ FE11L24;

--FE11L22 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~500 at LC5_4_E2
--operation mode is arithmetic

FE11L22 = CARRY(AE1_partial_product_node[2][3] & (AE1_partial_product_node[1][5] # !FE11L24) # !AE1_partial_product_node[2][3] & AE1_partial_product_node[1][5] & !FE11L24);


--AE1_partial_product_node[3][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][1] at LC9_6_K1
--operation mode is normal

AE1_partial_product_node[3][1]_lut_out = BE1L20 & (HJ1_true_regA[1] $ (!BE1L32)) # !BE1L20 & (!BE1L32 # !HJ1_true_regA[0]);
AE1_partial_product_node[3][1] = DFFE(AE1_partial_product_node[3][1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L108 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9816 at LC2_9_Q1
--operation mode is arithmetic

L1L108 = L1L112 $ (!HJ1L46 # !HJ1L88);

--L1L109 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9818 at LC2_9_Q1
--operation mode is arithmetic

L1L109 = CARRY(HJ1L88 & HJ1L46 # !L1L112);


--L1L110 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9820 at LC9_10_B2
--operation mode is normal

L1L110 = HJ1_true_regA[31] & (L1L108) # !HJ1_true_regA[31] & HJ1_true_regA[7];


--VB1_tx_holding_reg[6] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[6] at LC10_13_Z2
--operation mode is normal

VB1_tx_holding_reg[6]_lut_out = XJ1_op_a[6];
VB1_tx_holding_reg[6] = DFFE(VB1_tx_holding_reg[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1L188 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4011 at LC9_12_Z2
--operation mode is normal

VB1L188 = VB1_tx_holding_primed & (VB1_transmitting & VB1_shift_reg[6] # !VB1_transmitting & (VB1_tx_holding_reg[6])) # !VB1_tx_holding_primed & VB1_shift_reg[6];


--PD1_counter_snapshot[22] is dual_processor:inst|timer2:the_timer2|counter_snapshot[22] at LC6_5_N2
--operation mode is normal

PD1_counter_snapshot[22]_lut_out = PD1_internal_counter[22];
PD1_counter_snapshot[22] = DFFE(PD1_counter_snapshot[22]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L181 is dual_processor:inst|timer2:the_timer2|read_mux_out[6]~1313 at LC1_4_N2
--operation mode is normal

PD1L181 = VD1L6 & !PD1_period_l_register[6] & (!VD1L4 # !PD1_counter_snapshot[22]) # !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[22]);

--PD1L183 is dual_processor:inst|timer2:the_timer2|read_mux_out[6]~1400 at LC1_4_N2
--operation mode is normal

PD1L183 = VD1L6 & !PD1_period_l_register[6] & (!VD1L4 # !PD1_counter_snapshot[22]) # !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[22]);


--PD1_counter_snapshot[6] is dual_processor:inst|timer2:the_timer2|counter_snapshot[6] at LC4_5_N2
--operation mode is normal

PD1_counter_snapshot[6]_lut_out = PD1_internal_counter[6];
PD1_counter_snapshot[6] = DFFE(PD1_counter_snapshot[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L182 is dual_processor:inst|timer2:the_timer2|read_mux_out[6]~1368 at LC2_4_N2
--operation mode is normal

PD1L182 = (VD1L1 & !PD1_period_h_register[6] & (!VD1L7 # !PD1_counter_snapshot[6]) # !VD1L1 & (!VD1L7 # !PD1_counter_snapshot[6])) & CASCADE(PD1L183);


--BC1L477 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[6]~7818 at LC9_5_I1
--operation mode is normal

BC1L477 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & KE9_q[6] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (DC1_incoming_ext_ram_bus_data[6]);


--BC1L478 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[6]~7819 at LC10_5_I1
--operation mode is normal

BC1L478 = W1_enet_nios_data_master_requests_ad_ram_s1 & KE7_q[6] # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L477);


--TB1L57 is dual_processor:inst|control_int:the_control_int|read_mux_out[6]~320 at LC9_6_M1
--operation mode is normal

TB1L57 = TJ1_dc_address[3] & (TJ1_dc_address[2] & TB1_edge_capture[6] # !TJ1_dc_address[2] & (TB1_irq_mask[6]));


--E1L570 is position_velocity_interface_unit:inst18|Mux~3635 at LC6_13_T2
--operation mode is normal

E1L570 = TJ1_dc_address[4] & (E1L566 & E1L568 # !E1L566 & (E1L558)) # !TJ1_dc_address[4] & (E1L566);


--DJ1L79 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[6]~686 at LC4_12_U1
--operation mode is normal

DJ1L79 = AK12_regout # AK18_regout # !AK14_regout;

--DJ1L81 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[6]~716 at LC4_12_U1
--operation mode is normal

DJ1L81 = AK12_regout # AK18_regout # !AK14_regout;


--DJ1L80 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[6]~695 at LC5_12_U1
--operation mode is normal

DJ1L80 = (DJ1_CWP_out_pre_mask[2] & (!DJ1L18 # !DJ1_saved_status[6]) # !DJ1_CWP_out_pre_mask[2] & !DJ1L17 & (!DJ1L18 # !DJ1_saved_status[6])) & CASCADE(DJ1L81);


--FE14L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~513 at LC8_11_E2
--operation mode is arithmetic

FE14L27 = AE1_partial_product_node[0][6] $ AE1_pp_carry_reg_node[3] $ FE14L12;

--FE14L28 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~515 at LC8_11_E2
--operation mode is arithmetic

FE14L28 = CARRY(AE1_partial_product_node[0][6] & AE1_pp_carry_reg_node[3] & !FE14L12 # !AE1_partial_product_node[0][6] & (AE1_pp_carry_reg_node[3] # !FE14L12));


--FE11L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~502 at LC4_4_E2
--operation mode is arithmetic

FE11L23 = AE1_partial_product_node[1][4] $ AE1_partial_product_node[2][2] $ !FE11L6;

--FE11L24 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~504 at LC4_4_E2
--operation mode is arithmetic

FE11L24 = CARRY(AE1_partial_product_node[1][4] & !AE1_partial_product_node[2][2] & !FE11L6 # !AE1_partial_product_node[1][4] & (!FE11L6 # !AE1_partial_product_node[2][2]));


--AE1_partial_product_node[3][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][0] at LC2_15_K2
--operation mode is normal

AE1_partial_product_node[3][0]_lut_out = HJ1_true_regA[0] $ !BE1L32 # !BE1L20;
AE1_partial_product_node[3][0] = DFFE(AE1_partial_product_node[3][0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L111 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9822 at LC1_9_Q1
--operation mode is arithmetic

L1L111 = L1L80 $ (HJ1L57 & HJ1L89);

--L1L112 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9824 at LC1_9_Q1
--operation mode is arithmetic

L1L112 = CARRY(!L1L80 & (!HJ1L89 # !HJ1L57));


--L1L113 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9826 at LC3_10_B2
--operation mode is normal

L1L113 = HJ1_true_regA[31] & (L1L111) # !HJ1_true_regA[31] & HJ1_true_regA[6];


--C1_OK_FOR_X4_PULSE is div_by_5:inst5|OK_FOR_X4_PULSE at LC2_1_P2
--operation mode is normal

C1_OK_FOR_X4_PULSE_lut_out = C1_REQUEST_FOR_X4_PULSE;
C1_OK_FOR_X4_PULSE = DFFE(C1_OK_FOR_X4_PULSE_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--C1_REQUEST_FOR_X4_PULSE is div_by_5:inst5|REQUEST_FOR_X4_PULSE at LC9_1_P2
--operation mode is normal

C1_REQUEST_FOR_X4_PULSE_lut_out = C1_AAA $ C1_TMPBB $ C1_BBB $ C1_TMPAA;
C1_REQUEST_FOR_X4_PULSE = DFFE(C1_REQUEST_FOR_X4_PULSE_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--C1L33 is div_by_5:inst5|Mux~105 at LC8_1_P2
--operation mode is normal

C1L33 = C1_AAA & !C1_TMPAA & (C1_TMPBB $ C1_BBB) # !C1_AAA & C1_TMPAA & (C1_TMPBB $ C1_BBB);


--C1L18 is div_by_5:inst5|DIVCNT[3]~1111 at LC10_3_P2
--operation mode is normal

C1L18 = C1_X4_INTERNAL & C1L27 & (C1_UP_DN_INTERNAL $ !C1_PREV_UD);


--C1_DIVCNT[0] is div_by_5:inst5|DIVCNT[0] at LC6_3_P2
--operation mode is normal

C1_DIVCNT[0]_lut_out = !C1_DIVCNT[0] & C1L18;
C1_DIVCNT[0] = DFFE(C1_DIVCNT[0]_lut_out, GLOBAL(clk), !QC1_data_out[0], , C1L20);


--C1_DIVCNT[1] is div_by_5:inst5|DIVCNT[1] at LC1_3_P2
--operation mode is normal

C1_DIVCNT[1]_lut_out = C1L18 & (C1_DIVCNT[1] $ C1_DIVCNT[0]);
C1_DIVCNT[1] = DFFE(C1_DIVCNT[1]_lut_out, GLOBAL(clk), !QC1_data_out[0], , C1L20);


--C1L4 is div_by_5:inst5|add~278 at LC8_3_P2
--operation mode is normal

C1L4 = C1_DIVCNT[1] & (C1_DIVCNT[0]);


--C1L19 is div_by_5:inst5|DIVCNT[3]~1113 at LC4_2_P2
--operation mode is normal

C1L19 = C1L27 # C1L24 & (C1_DIVCNT[3] $ C1L3);


--C1L20 is div_by_5:inst5|DIVCNT[3]~1114 at LC5_3_P2
--operation mode is normal

C1L20 = C1_X4_INTERNAL & (C1L19 # C1_UP_DN_INTERNAL $ C1_PREV_UD) # !C1_X4_INTERNAL & (C1_UP_DN_INTERNAL $ C1_PREV_UD);


--FL4_UP_DN_INTERNAL is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder4|UP_DN_INTERNAL at LC7_4_L1
--operation mode is normal

FL4_UP_DN_INTERNAL_lut_out = FL4L7 & (FL4_UP_DN_INTERNAL) # !FL4L7 & !FL4L5;
FL4_UP_DN_INTERNAL = DFFE(FL4_UP_DN_INTERNAL_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL4_REQUEST_FOR_X4_PULSE is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder4|REQUEST_FOR_X4_PULSE at LC6_5_L1
--operation mode is normal

FL4_REQUEST_FOR_X4_PULSE_lut_out = FL4_TMPBB $ FL4_AAA $ FL4_TMPAA $ FL4_BBB;
FL4_REQUEST_FOR_X4_PULSE = DFFE(FL4_REQUEST_FOR_X4_PULSE_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL4_OK_FOR_X4_PULSE is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder4|OK_FOR_X4_PULSE at LC7_6_L1
--operation mode is normal

FL4_OK_FOR_X4_PULSE_lut_out = FL4_REQUEST_FOR_X4_PULSE;
FL4_OK_FOR_X4_PULSE = DFFE(FL4_OK_FOR_X4_PULSE_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL4L9 is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder4|Mux~105 at LC9_5_L1
--operation mode is normal

FL4L9 = FL4_TMPBB & !FL4_BBB & (FL4_AAA $ FL4_TMPAA) # !FL4_TMPBB & FL4_BBB & (FL4_AAA $ FL4_TMPAA);


--E1_LATCHED_V_COUNT_Q4[31] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[31] at LC6_8_Q2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[31]_lut_out = !D1_UP_DN_INTERNAL;
E1_LATCHED_V_COUNT_Q4[31] = DFFE(E1_LATCHED_V_COUNT_Q4[31]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_VELOCITY[31] is position_velocity_interface_unit:inst18|VELOCITY[31] at LC10_6_X2
--operation mode is normal

E1_VELOCITY[31]_lut_out = !E1L1443 & (E1L1855 & E1L1741 # !E1L1855 & (E1L1743));
E1_VELOCITY[31] = DFFE(E1_VELOCITY[31]_lut_out, GLOBAL(clk), , , E1L1278);


--E1L894 is position_velocity_interface_unit:inst18|Mux~3797 at LC10_7_Q2
--operation mode is normal

E1L894 = TJ1_dc_address[3] & (TJ1_dc_address[2]) # !TJ1_dc_address[3] & (TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q3[31]) # !TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q2[31]);


--E1_VELOCITY_COUNT[31] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[31] at LC6_7_U2
--operation mode is normal

E1_VELOCITY_COUNT[31]_lut_out = E1L1437 $ E1_VELOCITY_COUNT[31];
E1_VELOCITY_COUNT[31] = DFFE(E1_VELOCITY_COUNT[31]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);


--E1L898 is position_velocity_interface_unit:inst18|Mux~3799 at LC1_8_U2
--operation mode is normal

E1L898 = TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q1[31] & TJ1_dc_address[2];


--E1L802 is position_velocity_interface_unit:inst18|Mux~3751 at LC1_11_O2
--operation mode is normal

E1L802 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[23] # !E1L1853 & (E1L1138));


--FE20_sout_node[22] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[22] at LC6_7_E2
--operation mode is normal

FE20_sout_node[22]_lut_out = FE11L29 $ (FE20L49 $ !FE14L33);
FE20_sout_node[22] = DFFE(FE20_sout_node[22]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FE17_sout_node[21] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[21] at LC6_13_A2
--operation mode is normal

FE17_sout_node[21]_lut_out = FE8L19 $ (FE17L49 $ !FE5L13);
FE17_sout_node[21] = DFFE(FE17_sout_node[21]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FE23L36 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~634 at LC7_5_B2
--operation mode is arithmetic

FE23L36 = FE20_sout_node[22] $ FE17_sout_node[20] $ !FE23L49;

--FE23L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~636 at LC7_5_B2
--operation mode is arithmetic

FE23L37 = CARRY(FE20_sout_node[22] & (FE17_sout_node[20] # !FE23L49) # !FE20_sout_node[22] & FE17_sout_node[20] & !FE23L49);


--AE1_partial_product_node[7][17] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][17] at LC2_5_K1
--operation mode is normal

AE1_partial_product_node[7][17]_lut_out = !BE1L28 # !BE1L39;
AE1_partial_product_node[7][17] = DFFE(AE1_partial_product_node[7][17]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[8][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][15] at LC3_1_K1
--operation mode is normal

AE1_partial_product_node[8][15]_lut_out = !BE1L29 # !HJ1_true_regA[15];
AE1_partial_product_node[8][15] = DFFE(AE1_partial_product_node[8][15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--CE2_single_input_node[16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[16] at LC7_4_K1
--operation mode is arithmetic

CE2_single_input_node[16]_lut_out = AE1_partial_product_node[8][14] $ AE1_partial_product_node[7][16] $ !CE2L41;
CE2_single_input_node[16] = DFFE(CE2_single_input_node[16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--CE2L43 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[16]~124 at LC7_4_K1
--operation mode is arithmetic

CE2L43 = CARRY(AE1_partial_product_node[8][14] & !AE1_partial_product_node[7][16] & !CE2L41 # !AE1_partial_product_node[8][14] & (!CE2L41 # !AE1_partial_product_node[7][16]));


--L1L114 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9828 at LC6_13_Q1
--operation mode is normal

L1L114 = L1L139 $ (!HJ1L90 # !HJ1L44);


--L1_q[30] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[30] at LC4_14_B1
--operation mode is normal

L1_q[30]_lut_out = AJ1_custom_instruction_start[0] & (L1L140) # !AJ1_custom_instruction_start[0] & (L1_q[29]);
L1_q[30] = DFFE(L1_q[30]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BC1L409 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~496 at LC6_16_K1
--operation mode is normal

BC1L409 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[25] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[25]) # !YB1L49;

--BC1L437 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15527 at LC6_16_K1
--operation mode is normal

BC1L437 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[25] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[25]) # !YB1L49;


--BC1L346 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[25]~15425 at LC7_16_K1
--operation mode is normal

BC1L346 = (DC1_incoming_ext_ram_bus_data[9] & (KE6_q[1] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1_incoming_ext_ram_bus_data[9] & !DC1L94 & (KE6_q[1] # !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L437);


--E1L830 is position_velocity_interface_unit:inst18|Mux~3765 at LC10_3_O2
--operation mode is normal

E1L830 = E1_VELOCITY_COUNT[25] & !TJ1_dc_address[3] & !TJ1_dc_address[2];


--E1L828 is position_velocity_interface_unit:inst18|Mux~3764 at LC1_7_K1
--operation mode is normal

E1L828 = TJ1_dc_address[5] & (TJ1_dc_address[4]) # !TJ1_dc_address[5] & (TJ1_dc_address[4] & E1L826 # !TJ1_dc_address[4] & (E1L802));


--E1L824 is position_velocity_interface_unit:inst18|Mux~3762 at LC1_11_P2
--operation mode is normal

E1L824 = TJ1_dc_address[3] & (E1L822 & E1_VELOCITY[25] # !E1L822 & (E1_LATCHED_V_COUNT_Q4[25])) # !TJ1_dc_address[3] & (E1L822);


--FE23L38 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~638 at LC2_5_B2
--operation mode is arithmetic

FE23L38 = FE20_sout_node[22] $ FE17_sout_node[15] $ FE23L43;

--FE23L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~640 at LC2_5_B2
--operation mode is arithmetic

FE23L39 = CARRY(FE20_sout_node[22] & !FE17_sout_node[15] & !FE23L43 # !FE20_sout_node[22] & (!FE23L43 # !FE17_sout_node[15]));


--CE2_single_input_node[11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[11] at LC2_4_K1
--operation mode is arithmetic

CE2_single_input_node[11]_lut_out = AE1_partial_product_node[7][11] $ AE1_partial_product_node[8][9] $ CE2L31;
CE2_single_input_node[11] = DFFE(CE2_single_input_node[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--CE2L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[11]~127 at LC2_4_K1
--operation mode is arithmetic

CE2L33 = CARRY(AE1_partial_product_node[7][11] & (AE1_partial_product_node[8][9] # !CE2L31) # !AE1_partial_product_node[7][11] & AE1_partial_product_node[8][9] & !CE2L31);


--L1_q[25] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[25] at LC6_12_B2
--operation mode is normal

L1_q[25]_lut_out = AJ1_custom_instruction_start[0] & (L1L143) # !AJ1_custom_instruction_start[0] & L1_q[24];
L1_q[25] = DFFE(L1_q[25]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--RK3_WS2 is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|WS2 at LC9_11_Q2
--operation mode is normal

RK3_WS2_lut_out = !TJ1_dc_address[5] & !E1L466 & RK3_WS1W & E1L464;
RK3_WS2 = DFFE(RK3_WS2_lut_out, GLOBAL(clk), , , );


--E1L468 is position_velocity_interface_unit:inst18|LS_CAM_WR_ENBL~33 at LC10_15_Q2
--operation mode is normal

E1L468 = !TJ1_dc_address[5] & E1L464 & (!TJ1_dc_address[3] # !TJ1_dc_address[4]);


--RK3_pattern_reg_node[0] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[0] at LC4_15_R2
--operation mode is normal

RK3_pattern_reg_node[0]_lut_out = E1L468 & XJ1_op_a[0] # !E1L468 & (E1L948);
RK3_pattern_reg_node[0] = DFFE(RK3_pattern_reg_node[0]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[1] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[1] at LC2_10_R2
--operation mode is normal

RK3_pattern_reg_node[1]_lut_out = E1L468 & XJ1_op_a[1] # !E1L468 & (E1L960);
RK3_pattern_reg_node[1] = DFFE(RK3_pattern_reg_node[1]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[2] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[2] at LC5_8_Q2
--operation mode is normal

RK3_pattern_reg_node[2]_lut_out = E1L468 & (XJ1_op_a[2]) # !E1L468 & E1L972;
RK3_pattern_reg_node[2] = DFFE(RK3_pattern_reg_node[2]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[3] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[3] at LC2_2_Q2
--operation mode is normal

RK3_pattern_reg_node[3]_lut_out = E1L468 & (XJ1_op_a[3]) # !E1L468 & E1L980;
RK3_pattern_reg_node[3] = DFFE(RK3_pattern_reg_node[3]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[4] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[4] at LC5_9_Q2
--operation mode is normal

RK3_pattern_reg_node[4]_lut_out = E1L468 & XJ1_op_a[4] # !E1L468 & (E1L988);
RK3_pattern_reg_node[4] = DFFE(RK3_pattern_reg_node[4]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[5] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[5] at LC7_15_R2
--operation mode is normal

RK3_pattern_reg_node[5]_lut_out = E1L468 & XJ1_op_a[5] # !E1L468 & (E1L996);
RK3_pattern_reg_node[5] = DFFE(RK3_pattern_reg_node[5]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[6] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[6] at LC7_3_Q2
--operation mode is normal

RK3_pattern_reg_node[6]_lut_out = E1L468 & XJ1_op_a[6] # !E1L468 & (E1L1004);
RK3_pattern_reg_node[6] = DFFE(RK3_pattern_reg_node[6]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[7] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[7] at LC8_13_R2
--operation mode is normal

RK3_pattern_reg_node[7]_lut_out = E1L468 & (XJ1_op_a[7]) # !E1L468 & E1L1012;
RK3_pattern_reg_node[7] = DFFE(RK3_pattern_reg_node[7]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[8] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[8] at LC10_2_Q2
--operation mode is normal

RK3_pattern_reg_node[8]_lut_out = E1L468 & (XJ1_op_a[8]) # !E1L468 & E1L1020;
RK3_pattern_reg_node[8] = DFFE(RK3_pattern_reg_node[8]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[9] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[9] at LC7_9_Q2
--operation mode is normal

RK3_pattern_reg_node[9]_lut_out = E1L468 & XJ1_op_a[9] # !E1L468 & (E1L1028);
RK3_pattern_reg_node[9] = DFFE(RK3_pattern_reg_node[9]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[10] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[10] at LC1_6_Q2
--operation mode is normal

RK3_pattern_reg_node[10]_lut_out = E1L468 & (XJ1_op_a[10]) # !E1L468 & E1L1036;
RK3_pattern_reg_node[10] = DFFE(RK3_pattern_reg_node[10]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[11] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[11] at LC3_4_Q2
--operation mode is normal

RK3_pattern_reg_node[11]_lut_out = E1L468 & (XJ1_op_a[11]) # !E1L468 & E1L1044;
RK3_pattern_reg_node[11] = DFFE(RK3_pattern_reg_node[11]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[12] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[12] at LC5_16_O2
--operation mode is normal

RK3_pattern_reg_node[12]_lut_out = E1L468 & XJ1_op_a[12] # !E1L468 & (E1L1052);
RK3_pattern_reg_node[12] = DFFE(RK3_pattern_reg_node[12]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[13] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[13] at LC7_16_Q2
--operation mode is normal

RK3_pattern_reg_node[13]_lut_out = E1L468 & (XJ1_op_a[13]) # !E1L468 & E1L1060;
RK3_pattern_reg_node[13] = DFFE(RK3_pattern_reg_node[13]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[14] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[14] at LC4_12_R2
--operation mode is normal

RK3_pattern_reg_node[14]_lut_out = E1L468 & XJ1_op_a[14] # !E1L468 & (E1L1068);
RK3_pattern_reg_node[14] = DFFE(RK3_pattern_reg_node[14]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[15] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[15] at LC5_4_Q2
--operation mode is normal

RK3_pattern_reg_node[15]_lut_out = E1L468 & (XJ1_op_a[15]) # !E1L468 & E1L1076;
RK3_pattern_reg_node[15] = DFFE(RK3_pattern_reg_node[15]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[16] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[16] at LC5_16_Q2
--operation mode is normal

RK3_pattern_reg_node[16]_lut_out = E1L468 & XJ1_op_a[16] # !E1L468 & (E1L1084);
RK3_pattern_reg_node[16] = DFFE(RK3_pattern_reg_node[16]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[17] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[17] at LC3_8_Q2
--operation mode is normal

RK3_pattern_reg_node[17]_lut_out = E1L468 & (XJ1_op_a[17]) # !E1L468 & E1L1092;
RK3_pattern_reg_node[17] = DFFE(RK3_pattern_reg_node[17]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[18] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[18] at LC9_16_O2
--operation mode is normal

RK3_pattern_reg_node[18]_lut_out = E1L468 & XJ1_op_a[18] # !E1L468 & (E1L1100);
RK3_pattern_reg_node[18] = DFFE(RK3_pattern_reg_node[18]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[19] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[19] at LC5_2_Q2
--operation mode is normal

RK3_pattern_reg_node[19]_lut_out = E1L468 & (XJ1_op_a[19]) # !E1L468 & E1L1108;
RK3_pattern_reg_node[19] = DFFE(RK3_pattern_reg_node[19]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[20] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[20] at LC8_14_Q2
--operation mode is normal

RK3_pattern_reg_node[20]_lut_out = E1L468 & (XJ1_op_a[20]) # !E1L468 & E1L1116;
RK3_pattern_reg_node[20] = DFFE(RK3_pattern_reg_node[20]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[21] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[21] at LC7_8_Q2
--operation mode is normal

RK3_pattern_reg_node[21]_lut_out = E1L468 & (XJ1_op_a[21]) # !E1L468 & E1L1124;
RK3_pattern_reg_node[21] = DFFE(RK3_pattern_reg_node[21]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[22] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[22] at LC8_16_Q2
--operation mode is normal

RK3_pattern_reg_node[22]_lut_out = E1L468 & (XJ1_op_a[22]) # !E1L468 & E1L1132;
RK3_pattern_reg_node[22] = DFFE(RK3_pattern_reg_node[22]_lut_out, GLOBAL(clk), , , );


--RK3_pattern_reg_node[23] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[23] at LC7_3_S2
--operation mode is normal

RK3_pattern_reg_node[23]_lut_out = E1L468 & (XJ1_op_a[23]) # !E1L468 & E1L1140;
RK3_pattern_reg_node[23] = DFFE(RK3_pattern_reg_node[23]_lut_out, GLOBAL(clk), , , );


--D1_AAA is quad_decoder:inst12|AAA at LC7_1_T2
--operation mode is normal

D1_AAA_lut_out = D1_TMPAA;
D1_AAA = DFFE(D1_AAA_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--D1L46 is quad_decoder:inst12|REQUEST_FOR_SP_Q1~1189 at LC8_6_T2
--operation mode is normal

D1L46 = (D1_TMPAA $ D1_AAA $ D1_TMPBB $ D1_BBB) & CASCADE(D1L48);


--BC1L84 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~15361 at LC5_5_E1
--operation mode is normal

BC1L84 = DC1_incoming_ext_ram_bus_data[1] & (KE13_q[1] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_incoming_ext_ram_bus_data[1] & !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE13_q[1] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--BC1L85 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~15362 at LC10_3_E1
--operation mode is normal

BC1L85 = BC1L84 & (enet_D[1] # !SC1_enet_nios_data_master_requests_lan91c111_0_s1);


--BC1L86 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~15363 at LC1_3_E1
--operation mode is normal

BC1L86 = BC1L85 & (BC1_dbs_16_reg_segment_0[1] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & !Y1_enet_nios_data_master_requests_ad_result_ram_s1);

--BC1L94 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~15528 at LC1_3_E1
--operation mode is normal

BC1L94 = BC1L85 & (BC1_dbs_16_reg_segment_0[1] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--MD1_readdata[1] is dual_processor:inst|timer1:the_timer1|readdata[1] at LC5_3_E1
--operation mode is normal

MD1_readdata[1]_lut_out = !MD1L166;
MD1_readdata[1] = DFFE(MD1_readdata[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--E1L1786Q is position_velocity_interface_unit:inst18|data_output[1]~reg0 at LC6_9_P2
--operation mode is normal

E1L1786Q_lut_out = E1L1782 & (E1L500) # !E1L1782 & E1L1786Q;
E1L1786Q = DFFE(E1L1786Q_lut_out, GLOBAL(clk), , , );


--BC1L90 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~15426 at LC2_3_E1
--operation mode is normal

BC1L90 = (BD1_chipselect_to_the_pv_unit1 & E1L1786Q & (MD1_readdata[1] # !ND1_enet_nios_data_master_requests_timer1_s1) # !BD1_chipselect_to_the_pv_unit1 & (MD1_readdata[1] # !ND1_enet_nios_data_master_requests_timer1_s1)) & CASCADE(BC1L94);


--JH1L148 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_unqualified_custom_instruction_start_0~66 at LC2_16_Y1
--operation mode is normal

JH1L148 = !BH1_subinstruction_2[2] & !BH1_subinstruction_2[4] & !BH1_subinstruction_2[3] & BH1_subinstruction_2[5];


--JH1L149 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_unqualified_custom_instruction_start_0~67 at LC5_10_Z1
--operation mode is normal

JH1L149 = JH1L148 & JH1L147 & !BH1_instruction_2[11] & !BH1_instruction_2[10];


--HJ1L74 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3624 at LC10_1_S1
--operation mode is normal

HJ1L74 = WJ1_do_fwd_a_alu & (KJ2_regout $ PJ2_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[1];


--AC1_USR0_enet_nios_s1_ci_cycle_counter[4] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[4] at LC8_8_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[4]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[5];
AC1_USR0_enet_nios_s1_ci_cycle_counter[4] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FL3L7 is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder3|Mux~104 at LC1_10_E1
--operation mode is normal

FL3L7 = FL3_TMPAA $ FL3_AAA $ FL3_TMPBB $ !FL3_BBB;


--FL3L5 is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder3|Mux~103 at LC7_10_E1
--operation mode is normal

FL3L5 = FL3_TMPAA & !FL3_BBB & (FL3_AAA $ !FL3_TMPBB) # !FL3_TMPAA & FL3_BBB & (FL3_AAA $ !FL3_TMPBB);


--FL3_REQUEST_FOR_X4_PULSE is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder3|REQUEST_FOR_X4_PULSE at LC3_10_E1
--operation mode is normal

FL3_REQUEST_FOR_X4_PULSE_lut_out = FL3_TMPAA $ FL3_AAA $ FL3_TMPBB $ FL3_BBB;
FL3_REQUEST_FOR_X4_PULSE = DFFE(FL3_REQUEST_FOR_X4_PULSE_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL3_OK_FOR_X4_PULSE is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder3|OK_FOR_X4_PULSE at LC9_9_E1
--operation mode is normal

FL3_OK_FOR_X4_PULSE_lut_out = FL3_REQUEST_FOR_X4_PULSE;
FL3_OK_FOR_X4_PULSE = DFFE(FL3_OK_FOR_X4_PULSE_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL3L9 is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder3|Mux~105 at LC2_10_E1
--operation mode is normal

FL3L9 = FL3_TMPAA & !FL3_AAA & (FL3_TMPBB $ FL3_BBB) # !FL3_TMPAA & FL3_AAA & (FL3_TMPBB $ FL3_BBB);


--E1_LATCHED_V_COUNT_Q4[19] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[19] at LC5_10_Q2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[19]_lut_out = E1_VELOCITY_COUNT[19];
E1_LATCHED_V_COUNT_Q4[19] = DFFE(E1_LATCHED_V_COUNT_Q4[19]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_VELOCITY[19] is position_velocity_interface_unit:inst18|VELOCITY[19] at LC3_4_X2
--operation mode is normal

E1_VELOCITY[19]_lut_out = !E1L1443 & (E1L1855 & E1L1655 # !E1L1855 & (E1L1658));
E1_VELOCITY[19] = DFFE(E1_VELOCITY[19]_lut_out, GLOBAL(clk), , , E1L1278);


--E1L740 is position_velocity_interface_unit:inst18|Mux~3720 at LC1_10_Q2
--operation mode is normal

E1L740 = TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q3[19] # TJ1_dc_address[3]) # !TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q2[19] & !TJ1_dc_address[3]);


--E1_VELOCITY_COUNT[19] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[19] at LC4_5_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[19]_lut_out = E1_VELOCITY_COUNT[19] $ E1L1401;
E1_VELOCITY_COUNT[19] = DFFE(E1_VELOCITY_COUNT[19]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1404 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[19]~1283 at LC4_5_U2
--operation mode is arithmetic

E1L1404 = CARRY(!E1L1401 # !E1_VELOCITY_COUNT[19]);


--E1L744 is position_velocity_interface_unit:inst18|Mux~3722 at LC1_14_O2
--operation mode is normal

E1L744 = E1_LATCHED_V_COUNT_Q1[19] & TJ1_dc_address[3] & TJ1_dc_address[2];


--E1L746 is position_velocity_interface_unit:inst18|Mux~3723 at LC4_14_O2
--operation mode is normal

E1L746 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[19] # !E1L1853 & (E1L1106));


--FE20_sout_node[17] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[17] at LC2_7_E2
--operation mode is arithmetic

FE20_sout_node[17]_lut_out = FE11L30 $ FE14L33 $ !FE20L41;
FE20_sout_node[17] = DFFE(FE20_sout_node[17]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L43 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[17]~174 at LC2_7_E2
--operation mode is arithmetic

FE20L43 = CARRY(FE11L30 & (FE14L33 # !FE20L41) # !FE11L30 & FE14L33 & !FE20L41);


--FE17_sout_node[9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[9] at LC4_11_A2
--operation mode is arithmetic

FE17_sout_node[9]_lut_out = FE5L14 $ FE8L20 $ !FE17L25;
FE17_sout_node[9] = DFFE(FE17_sout_node[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[9]~149 at LC4_11_A2
--operation mode is arithmetic

FE17L27 = CARRY(FE5L14 & (FE8L20 # !FE17L25) # !FE5L14 & FE8L20 & !FE17L25);


--AE1_partial_product_node[7][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][5] at LC10_6_K1
--operation mode is normal

AE1_partial_product_node[7][5]_lut_out = BE1L28 & (HJ1_true_regA[5] $ !BE1L39) # !BE1L28 & (!BE1L39 # !HJ1_true_regA[4]);
AE1_partial_product_node[7][5] = DFFE(AE1_partial_product_node[7][5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[8][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][3] at LC10_3_K1
--operation mode is normal

AE1_partial_product_node[8][3]_lut_out = !BE1L29 # !HJ1_true_regA[3];
AE1_partial_product_node[8][3] = DFFE(AE1_partial_product_node[8][3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L115 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9833 at LC4_11_Q1
--operation mode is arithmetic

L1L115 = L1L125 $ (!HJ1L61 # !HJ1L91);

--L1L116 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9835 at LC4_11_Q1
--operation mode is arithmetic

L1L116 = CARRY(HJ1L91 & HJ1L61 # !L1L125);


--L1L117 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9837 at LC3_3_B1
--operation mode is normal

L1L117 = HJ1_true_regA[31] & (L1L115) # !HJ1_true_regA[31] & HJ1_true_regA[19];


--E1_LATCHED_V_COUNT_Q1[20] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[20] at LC3_16_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[20]_lut_out = E1_VELOCITY_COUNT[20];
E1_LATCHED_V_COUNT_Q1[20] = DFFE(E1_LATCHED_V_COUNT_Q1[20]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_VELOCITY_COUNT[20] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[20] at LC5_5_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[20]_lut_out = E1_VELOCITY_COUNT[20] $ !E1L1404;
E1_VELOCITY_COUNT[20] = DFFE(E1_VELOCITY_COUNT[20]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1407 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[20]~1286 at LC5_5_U2
--operation mode is arithmetic

E1L1407 = CARRY(E1_VELOCITY_COUNT[20] & !E1L1404);


--E1L760 is position_velocity_interface_unit:inst18|Mux~3730 at LC6_13_Q2
--operation mode is normal

E1L760 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[20] # !E1L1853 & (E1L1114));


--E1L758 is position_velocity_interface_unit:inst18|Mux~3729 at LC2_14_T2
--operation mode is normal

E1L758 = TJ1_dc_address[2] & (E1L756 & (E1_VELOCITY[20]) # !E1L756 & E1_LATCHED_V_COUNT_Q3[20]) # !TJ1_dc_address[2] & (E1L756);


--FE20_sout_node[18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[18] at LC3_7_E2
--operation mode is arithmetic

FE20_sout_node[18]_lut_out = FE11L32 $ FE14L33 $ FE20L43;
FE20_sout_node[18] = DFFE(FE20_sout_node[18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L45 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[18]~177 at LC3_7_E2
--operation mode is arithmetic

FE20L45 = CARRY(FE11L32 & !FE14L33 & !FE20L43 # !FE11L32 & (!FE20L43 # !FE14L33));


--FE17_sout_node[10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[10] at LC5_11_A2
--operation mode is arithmetic

FE17_sout_node[10]_lut_out = FE5L16 $ FE8L22 $ FE17L27;
FE17_sout_node[10] = DFFE(FE17_sout_node[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[10]~152 at LC5_11_A2
--operation mode is arithmetic

FE17L29 = CARRY(FE5L16 & !FE8L22 & !FE17L27 # !FE5L16 & (!FE17L27 # !FE8L22));


--AE1_partial_product_node[7][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][6] at LC2_6_K1
--operation mode is normal

AE1_partial_product_node[7][6]_lut_out = BE1L28 & (HJ1_true_regA[6] $ !BE1L39) # !BE1L28 & (!BE1L39 # !HJ1_true_regA[5]);
AE1_partial_product_node[7][6] = DFFE(AE1_partial_product_node[7][6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[8][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][4] at LC1_2_K1
--operation mode is normal

AE1_partial_product_node[8][4]_lut_out = !BE1L29 # !HJ1_true_regA[4];
AE1_partial_product_node[8][4] = DFFE(AE1_partial_product_node[8][4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L118 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9839 at LC5_11_Q1
--operation mode is arithmetic

L1L118 = L1L116 $ (HJ1L92 & HJ1L62);

--L1L119 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9841 at LC5_11_Q1
--operation mode is arithmetic

L1L119 = CARRY(!L1L116 & (!HJ1L62 # !HJ1L92));


--L1L120 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9843 at LC3_6_Q1
--operation mode is normal

L1L120 = HJ1_true_regA[31] & (L1L118) # !HJ1_true_regA[31] & (HJ1_true_regA[20]);


--E1_LATCHED_V_COUNT_Q4[17] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[17] at LC5_10_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[17]_lut_out = E1_VELOCITY_COUNT[17];
E1_LATCHED_V_COUNT_Q4[17] = DFFE(E1_LATCHED_V_COUNT_Q4[17]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_VELOCITY[17] is position_velocity_interface_unit:inst18|VELOCITY[17] at LC3_6_X2
--operation mode is normal

E1_VELOCITY[17]_lut_out = !E1L1443 & (E1L1855 & (E1L1637) # !E1L1855 & E1L1640);
E1_VELOCITY[17] = DFFE(E1_VELOCITY[17]_lut_out, GLOBAL(clk), , , E1L1278);


--E1L712 is position_velocity_interface_unit:inst18|Mux~3706 at LC10_11_P2
--operation mode is normal

E1L712 = TJ1_dc_address[3] & (TJ1_dc_address[2]) # !TJ1_dc_address[3] & (TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q3[17] # !TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q2[17]));


--E1_VELOCITY_COUNT[17] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[17] at LC2_5_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[17]_lut_out = E1_VELOCITY_COUNT[17] $ E1L1395;
E1_VELOCITY_COUNT[17] = DFFE(E1_VELOCITY_COUNT[17]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1398 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[17]~1277 at LC2_5_U2
--operation mode is arithmetic

E1L1398 = CARRY(!E1L1395 # !E1_VELOCITY_COUNT[17]);


--E1L718 is position_velocity_interface_unit:inst18|Mux~3709 at LC7_9_O2
--operation mode is normal

E1L718 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[17] # !E1L1853 & (E1L1090));


--E1L716 is position_velocity_interface_unit:inst18|Mux~3708 at LC8_9_O2
--operation mode is normal

E1L716 = TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q1[17] & TJ1_dc_address[2];


--FE20_sout_node[15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[15] at LC10_5_E2
--operation mode is arithmetic

FE20_sout_node[15]_lut_out = FE14L34 $ FE11L34 $ !FE20L37;
FE20_sout_node[15] = DFFE(FE20_sout_node[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[15]~180 at LC10_5_E2
--operation mode is arithmetic

FE20L39 = CARRY(FE14L34 & (FE11L34 # !FE20L37) # !FE14L34 & FE11L34 & !FE20L37);


--FE17_sout_node[7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[7] at LC2_11_A2
--operation mode is arithmetic

FE17_sout_node[7]_lut_out = FE5L18 $ FE8L24 $ !FE17L21;
FE17_sout_node[7] = DFFE(FE17_sout_node[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[7]~155 at LC2_11_A2
--operation mode is arithmetic

FE17L23 = CARRY(FE5L18 & (FE8L24 # !FE17L21) # !FE5L18 & FE8L24 & !FE17L21);


--AE1_partial_product_node[7][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][3] at LC4_6_K1
--operation mode is normal

AE1_partial_product_node[7][3]_lut_out = BE1L28 & (HJ1_true_regA[3] $ !BE1L39) # !BE1L28 & (!BE1L39 # !HJ1_true_regA[2]);
AE1_partial_product_node[7][3] = DFFE(AE1_partial_product_node[7][3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[8][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][1] at LC2_2_K1
--operation mode is normal

AE1_partial_product_node[8][1]_lut_out = !BE1L29 # !HJ1_true_regA[1];
AE1_partial_product_node[8][1] = DFFE(AE1_partial_product_node[8][1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--CE2L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[3]~129COMB at LC3_2_K1
--operation mode is arithmetic

CE2L15 = VCC;

--CE2L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[3]~131 at LC3_2_K1
--operation mode is arithmetic

CE2L16 = CARRY(CE2L17);


--L1L121 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9845 at LC2_11_Q1
--operation mode is arithmetic

L1L121 = L1L131 $ (!HJ1L59 # !HJ1L93);

--L1L122 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9847 at LC2_11_Q1
--operation mode is arithmetic

L1L122 = CARRY(HJ1L93 & HJ1L59 # !L1L131);


--L1L123 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9849 at LC6_6_Q1
--operation mode is normal

L1L123 = HJ1_true_regA[31] & (L1L121) # !HJ1_true_regA[31] & HJ1_true_regA[17];


--E1_VELOCITY_COUNT[18] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[18] at LC3_5_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[18]_lut_out = E1_VELOCITY_COUNT[18] $ (!E1L1398);
E1_VELOCITY_COUNT[18] = DFFE(E1_VELOCITY_COUNT[18]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1401 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[18]~1280 at LC3_5_U2
--operation mode is arithmetic

E1L1401 = CARRY(E1_VELOCITY_COUNT[18] & (!E1L1398));


--E1_LATCHED_V_COUNT_Q1[18] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[18] at LC10_15_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[18]_lut_out = E1_VELOCITY_COUNT[18];
E1_LATCHED_V_COUNT_Q1[18] = DFFE(E1_LATCHED_V_COUNT_Q1[18]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L732 is position_velocity_interface_unit:inst18|Mux~3716 at LC2_15_O2
--operation mode is normal

E1L732 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[18] # !E1L1853 & (E1L1098));


--E1L730 is position_velocity_interface_unit:inst18|Mux~3715 at LC6_14_U2
--operation mode is normal

E1L730 = TJ1_dc_address[2] & (E1L728 & (E1_VELOCITY[18]) # !E1L728 & E1_LATCHED_V_COUNT_Q3[18]) # !TJ1_dc_address[2] & (E1L728);


--FE20_sout_node[16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[16] at LC1_7_E2
--operation mode is arithmetic

FE20_sout_node[16]_lut_out = FE11L36 $ FE14L33 $ FE20L39;
FE20_sout_node[16] = DFFE(FE20_sout_node[16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L41 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[16]~183 at LC1_7_E2
--operation mode is arithmetic

FE20L41 = CARRY(FE11L36 & !FE14L33 & !FE20L39 # !FE11L36 & (!FE20L39 # !FE14L33));


--FE17_sout_node[8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[8] at LC3_11_A2
--operation mode is arithmetic

FE17_sout_node[8]_lut_out = FE5L20 $ FE8L26 $ FE17L23;
FE17_sout_node[8] = DFFE(FE17_sout_node[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[8]~158 at LC3_11_A2
--operation mode is arithmetic

FE17L25 = CARRY(FE5L20 & !FE8L26 & !FE17L23 # !FE5L20 & (!FE17L23 # !FE8L26));


--AE1_partial_product_node[7][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][4] at LC3_6_K1
--operation mode is normal

AE1_partial_product_node[7][4]_lut_out = BE1L28 & (HJ1_true_regA[4] $ (!BE1L39)) # !BE1L28 & (!BE1L39 # !HJ1_true_regA[3]);
AE1_partial_product_node[7][4] = DFFE(AE1_partial_product_node[7][4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[8][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][2] at LC5_3_K1
--operation mode is normal

AE1_partial_product_node[8][2]_lut_out = !BE1L29 # !HJ1_true_regA[2];
AE1_partial_product_node[8][2] = DFFE(AE1_partial_product_node[8][2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L124 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9851 at LC3_11_Q1
--operation mode is arithmetic

L1L124 = L1L122 $ (HJ1L63 & HJ1L94);

--L1L125 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9853 at LC3_11_Q1
--operation mode is arithmetic

L1L125 = CARRY(!L1L122 & (!HJ1L94 # !HJ1L63));


--L1L126 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9855 at LC4_3_B1
--operation mode is normal

L1L126 = HJ1_true_regA[31] & (L1L124) # !HJ1_true_regA[31] & HJ1_true_regA[18];


--E1_LATCHED_V_COUNT_Q1[22] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[22] at LC6_6_X2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[22]_lut_out = E1_VELOCITY_COUNT[22];
E1_LATCHED_V_COUNT_Q1[22] = DFFE(E1_LATCHED_V_COUNT_Q1[22]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_VELOCITY_COUNT[22] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[22] at LC7_5_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[22]_lut_out = E1_VELOCITY_COUNT[22] $ !E1L1410;
E1_VELOCITY_COUNT[22] = DFFE(E1_VELOCITY_COUNT[22]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1413 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[22]~1292 at LC7_5_U2
--operation mode is arithmetic

E1L1413 = CARRY(E1_VELOCITY_COUNT[22] & !E1L1410);


--E1L788 is position_velocity_interface_unit:inst18|Mux~3744 at LC8_15_Q2
--operation mode is normal

E1L788 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[22] # !E1L1853 & (E1L1130));


--E1L786 is position_velocity_interface_unit:inst18|Mux~3743 at LC10_9_Q2
--operation mode is normal

E1L786 = TJ1_dc_address[2] & (E1L784 & (E1_VELOCITY[22]) # !E1L784 & E1_LATCHED_V_COUNT_Q3[22]) # !TJ1_dc_address[2] & (E1L784);


--FE20_sout_node[20] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[20] at LC5_7_E2
--operation mode is arithmetic

FE20_sout_node[20]_lut_out = FE11L29 $ FE14L33 $ FE20L47;
FE20_sout_node[20] = DFFE(FE20_sout_node[20]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L49 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[20]~186 at LC5_7_E2
--operation mode is arithmetic

FE20L49 = CARRY(FE11L29 & !FE14L33 & !FE20L47 # !FE11L29 & (!FE20L47 # !FE14L33));


--FE17_sout_node[12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[12] at LC7_11_A2
--operation mode is arithmetic

FE17_sout_node[12]_lut_out = FE5L22 $ FE8L28 $ FE17L31;
FE17_sout_node[12] = DFFE(FE17_sout_node[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[12]~161 at LC7_11_A2
--operation mode is arithmetic

FE17L33 = CARRY(FE5L22 & !FE8L28 & !FE17L31 # !FE5L22 & (!FE17L31 # !FE8L28));


--AE1_partial_product_node[7][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][8] at LC1_5_K1
--operation mode is normal

AE1_partial_product_node[7][8]_lut_out = BE1L28 & (HJ1_true_regA[8] $ !BE1L39) # !BE1L28 & (!HJ1_true_regA[7] # !BE1L39);
AE1_partial_product_node[7][8] = DFFE(AE1_partial_product_node[7][8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[8][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][6] at LC8_3_K1
--operation mode is normal

AE1_partial_product_node[8][6]_lut_out = !BE1L29 # !HJ1_true_regA[6];
AE1_partial_product_node[8][6] = DFFE(AE1_partial_product_node[8][6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L127 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9857 at LC7_11_Q1
--operation mode is arithmetic

L1L127 = L1L136 $ (HJ1L64 & HJ1L95);

--L1L128 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9859 at LC7_11_Q1
--operation mode is arithmetic

L1L128 = CARRY(!L1L136 & (!HJ1L95 # !HJ1L64));


--L1L129 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9861 at LC9_3_B1
--operation mode is normal

L1L129 = HJ1_true_regA[31] & (L1L127) # !HJ1_true_regA[31] & HJ1_true_regA[22];


--E1_LATCHED_V_COUNT_Q1[16] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[16] at LC7_12_X2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[16]_lut_out = E1_VELOCITY_COUNT[16];
E1_LATCHED_V_COUNT_Q1[16] = DFFE(E1_LATCHED_V_COUNT_Q1[16]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_VELOCITY_COUNT[16] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[16] at LC1_5_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[16]_lut_out = E1_VELOCITY_COUNT[16] $ !E1L1392;
E1_VELOCITY_COUNT[16] = DFFE(E1_VELOCITY_COUNT[16]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1395 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[16]~1274 at LC1_5_U2
--operation mode is arithmetic

E1L1395 = CARRY(E1_VELOCITY_COUNT[16] & !E1L1392);


--E1L704 is position_velocity_interface_unit:inst18|Mux~3702 at LC10_10_V2
--operation mode is normal

E1L704 = !E1L476 & (E1L1853 & (E1_POSITION_PRELOAD[16]) # !E1L1853 & E1L1082);


--E1L702 is position_velocity_interface_unit:inst18|Mux~3701 at LC10_10_P2
--operation mode is normal

E1L702 = TJ1_dc_address[2] & (E1L700 & E1_VELOCITY[16] # !E1L700 & (E1_LATCHED_V_COUNT_Q3[16])) # !TJ1_dc_address[2] & (E1L700);


--FE20_sout_node[14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[14] at LC9_5_E2
--operation mode is arithmetic

FE20_sout_node[14]_lut_out = FE14L36 $ FE11L38 $ FE20L35;
FE20_sout_node[14] = DFFE(FE20_sout_node[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[14]~189 at LC9_5_E2
--operation mode is arithmetic

FE20L37 = CARRY(FE14L36 & !FE11L38 & !FE20L35 # !FE14L36 & (!FE20L35 # !FE11L38));


--FE17_sout_node[6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[6] at LC1_11_A2
--operation mode is arithmetic

FE17_sout_node[6]_lut_out = FE8L30 $ FE5L24 $ FE17L19;
FE17_sout_node[6] = DFFE(FE17_sout_node[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[6]~164 at LC1_11_A2
--operation mode is arithmetic

FE17L21 = CARRY(FE8L30 & !FE5L24 & !FE17L19 # !FE8L30 & (!FE17L19 # !FE5L24));


--AE1_partial_product_node[8][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][0] at LC5_1_K1
--operation mode is normal

AE1_partial_product_node[8][0]_lut_out = !BE1L29 # !HJ1_true_regA[0];
AE1_partial_product_node[8][0] = DFFE(AE1_partial_product_node[8][0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[7][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][2] at LC7_6_K1
--operation mode is normal

AE1_partial_product_node[7][2]_lut_out = BE1L28 & (HJ1_true_regA[2] $ (!BE1L39)) # !BE1L28 & (!BE1L39 # !HJ1_true_regA[1]);
AE1_partial_product_node[7][2] = DFFE(AE1_partial_product_node[7][2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L130 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9863 at LC1_11_Q1
--operation mode is arithmetic

L1L130 = L1L85 $ (HJ1L96 & HJ1L65);

--L1L131 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9865 at LC1_11_Q1
--operation mode is arithmetic

L1L131 = CARRY(!L1L85 & (!HJ1L65 # !HJ1L96));


--L1L132 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9867 at LC8_12_Q1
--operation mode is normal

L1L132 = HJ1_true_regA[31] & (L1L130) # !HJ1_true_regA[31] & (HJ1_true_regA[16]);


--BC1L411 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~498 at LC8_15_B1
--operation mode is normal

BC1L411 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[27]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[27] # !YB1L49;

--BC1L438 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15529 at LC8_15_B1
--operation mode is normal

BC1L438 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[27]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[27] # !YB1L49;


--BC1L358 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[27]~15427 at LC9_15_B1
--operation mode is normal

BC1L358 = (W1_enet_nios_data_master_requests_ad_ram_s1 & KE6_q[3] & (DC1_incoming_ext_ram_bus_data[11] # !DC1L94) # !W1_enet_nios_data_master_requests_ad_ram_s1 & (DC1_incoming_ext_ram_bus_data[11] # !DC1L94)) & CASCADE(BC1L438);


--E1L854 is position_velocity_interface_unit:inst18|Mux~3777 at LC1_11_U2
--operation mode is normal

E1L854 = !TJ1_dc_address[2] & (E1_VELOCITY_COUNT[27] & !TJ1_dc_address[3]);


--E1L848 is position_velocity_interface_unit:inst18|Mux~3774 at LC9_10_U2
--operation mode is normal

E1L848 = TJ1_dc_address[3] & (E1L846 & (E1_VELOCITY[27]) # !E1L846 & E1_LATCHED_V_COUNT_Q4[27]) # !TJ1_dc_address[3] & (E1L846);


--E1L852 is position_velocity_interface_unit:inst18|Mux~3776 at LC3_10_U2
--operation mode is normal

E1L852 = TJ1_dc_address[5] & TJ1_dc_address[4] # !TJ1_dc_address[5] & (TJ1_dc_address[4] & E1L850 # !TJ1_dc_address[4] & (E1L802));


--FE23L40 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~642 at LC4_5_B2
--operation mode is arithmetic

FE23L40 = FE20_sout_node[22] $ FE17_sout_node[17] $ FE23L45;

--FE23L41 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~644 at LC4_5_B2
--operation mode is arithmetic

FE23L41 = CARRY(FE20_sout_node[22] & !FE17_sout_node[17] & !FE23L45 # !FE20_sout_node[22] & (!FE23L45 # !FE17_sout_node[17]));


--CE2_single_input_node[13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[13] at LC4_4_K1
--operation mode is arithmetic

CE2_single_input_node[13]_lut_out = AE1_partial_product_node[8][11] $ AE1_partial_product_node[7][13] $ CE2L35;
CE2_single_input_node[13] = DFFE(CE2_single_input_node[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--CE2L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[13]~134 at LC4_4_K1
--operation mode is arithmetic

CE2L37 = CARRY(AE1_partial_product_node[8][11] & (AE1_partial_product_node[7][13] # !CE2L35) # !AE1_partial_product_node[8][11] & AE1_partial_product_node[7][13] & !CE2L35);


--L1_q[27] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[27] at LC9_13_B1
--operation mode is normal

L1_q[27]_lut_out = AJ1_custom_instruction_start[0] & (L1L146) # !AJ1_custom_instruction_start[0] & L1_q[26];
L1_q[27] = DFFE(L1_q[27]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--RK1_matchout_node[0] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0] at ESB_1_Q2
RK1_matchout_node[0]_data_in = RK1_WS2;
RK1_matchout_node[0]_clock_0 = GLOBAL(clk);
RK1_matchout_node[0]_write_enable = E1L177;
RK1_matchout_node[0]_write_invert = RK1_WS2;
RK1_matchout_node[0]_write_address = WR_ADDR(RK2L2, E1_~GND, RK2L2, RK2L2, RK2L2);
RK1_matchout_node[0]_literals = LITERALS(RK1_pattern_reg_node[0], RK1_pattern_reg_node[1], RK1_pattern_reg_node[2], RK1_pattern_reg_node[3], RK1_pattern_reg_node[4], RK1_pattern_reg_node[5], RK1_pattern_reg_node[6], RK1_pattern_reg_node[7], RK1_pattern_reg_node[8], RK1_pattern_reg_node[9], RK1_pattern_reg_node[10], RK1_pattern_reg_node[11], RK1_pattern_reg_node[12], RK1_pattern_reg_node[13], RK1_pattern_reg_node[14], RK1_pattern_reg_node[15], RK1_pattern_reg_node[16], RK1_pattern_reg_node[17], RK1_pattern_reg_node[18], RK1_pattern_reg_node[19], RK1_pattern_reg_node[20], RK1_pattern_reg_node[21], RK1_pattern_reg_node[22], RK1_pattern_reg_node[23]);
RK1_matchout_node[0] = CAM_SLICE(RK1_matchout_node[0]_data_in, RK1_matchout_node[0]_clock_0, , , , RK1_matchout_node[0]_write_enable, , , , RK1_matchout_node[0]_write_invertRK1_matchout_node[0]_write_address, RK1_matchout_node[0]_literals);


--E1_GP_CAM1_LATCH_ENBL is position_velocity_interface_unit:inst18|GP_CAM1_LATCH_ENBL at LC2_16_Q2
--operation mode is normal

E1_GP_CAM1_LATCH_ENBL_lut_out = TJ1_dc_address[2] # TJ1_dc_address[5] # !E1L464 # !E1L466;
E1_GP_CAM1_LATCH_ENBL = DFFE(E1_GP_CAM1_LATCH_ENBL_lut_out, GLOBAL(clk), , , );


--BC1L117 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15366 at LC10_11_F1
--operation mode is normal

BC1L117 = DC1_enet_nios_data_master_requests_SRAM1_avalonS & DC1_incoming_ext_ram_bus_data[3] & (KE13_q[3] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE13_q[3] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--BC1L118 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15367 at LC9_11_F1
--operation mode is normal

BC1L118 = BC1L117 & (enet_D[3] # !SC1_enet_nios_data_master_requests_lan91c111_0_s1);


--BC1L119 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15368 at LC1_5_F1
--operation mode is normal

BC1L119 = BC1L118 & (BC1_dbs_16_reg_segment_0[3] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & !Y1_enet_nios_data_master_requests_ad_result_ram_s1);

--BC1L125 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15530 at LC1_5_F1
--operation mode is normal

BC1L125 = BC1L118 & (BC1_dbs_16_reg_segment_0[3] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--E1L1790Q is position_velocity_interface_unit:inst18|data_output[3]~reg0 at LC10_5_F1
--operation mode is normal

E1L1790Q_lut_out = E1L1782 & (E1L528) # !E1L1782 & E1L1790Q;
E1L1790Q = DFFE(E1L1790Q_lut_out, GLOBAL(clk), , , );


--MD1_readdata[3] is dual_processor:inst|timer1:the_timer1|readdata[3] at LC7_11_W2
--operation mode is normal

MD1_readdata[3]_lut_out = MD1L173 # MD1L172 # MD1_period_l_register[3] & VD1L6;
MD1_readdata[3] = DFFE(MD1_readdata[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L122 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15428 at LC2_5_F1
--operation mode is normal

BC1L122 = (MD1_readdata[3] & (E1L1790Q # !BD1_chipselect_to_the_pv_unit1) # !MD1_readdata[3] & !ND1_enet_nios_data_master_requests_timer1_s1 & (E1L1790Q # !BD1_chipselect_to_the_pv_unit1)) & CASCADE(BC1L125);


--FE20L4 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~434 at LC5_8_B2
--operation mode is normal

FE20L4 = FE14L3 & !AE1_partial_product_node[1][0];


--EE7L2 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|unreg_res_node[1]~61 at LC5_16_B2
--operation mode is normal

EE7L2 = FE14L5 $ (AE1_partial_product_node[1][1]);


--BE1L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[1]~1117 at LC3_8_S1
--operation mode is normal

BE1L16 = MH1_byte_complement[0] $ (JJ1L57 $ BE1L1);


--BE1L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[1]~1118 at LC3_9_S1
--operation mode is normal

BE1L17 = JJ1_true_regB[3] & (JJ1_true_regB[2] # BE1L1);


--BE1L30 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[1]~3 at LC7_8_S1
--operation mode is normal

BE1L30 = BE1L1 & (BE1L2) # !BE1L1 & JJ1_true_regB[3];


--HJ1L75 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3625 at LC10_7_S1
--operation mode is normal

HJ1L75 = WJ1_do_fwd_a_alu & (KJ4_regout $ PJ4_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[3];


--BC1L408 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~495 at LC8_8_J1
--operation mode is normal

BC1L408 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[24]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[24] # !YB1L49;

--BC1L439 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15531 at LC8_8_J1
--operation mode is normal

BC1L439 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG2_q[24]) # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG3_q[24] # !YB1L49;


--BC1L340 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[24]~15429 at LC9_8_J1
--operation mode is normal

BC1L340 = (W1_enet_nios_data_master_requests_ad_ram_s1 & KE6_q[0] & (DC1_incoming_ext_ram_bus_data[8] # !DC1L94) # !W1_enet_nios_data_master_requests_ad_ram_s1 & (DC1_incoming_ext_ram_bus_data[8] # !DC1L94)) & CASCADE(BC1L439);


--E1L810 is position_velocity_interface_unit:inst18|Mux~3755 at LC3_15_J1
--operation mode is normal

E1L810 = TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q1[24] & TJ1_dc_address[2];


--E1L816 is position_velocity_interface_unit:inst18|Mux~3758 at LC7_15_J1
--operation mode is normal

E1L816 = TJ1_dc_address[5] & (E1L814 # TJ1_dc_address[4]) # !TJ1_dc_address[5] & (!TJ1_dc_address[4] & E1L802);


--E1L818 is position_velocity_interface_unit:inst18|Mux~3759 at LC5_15_J1
--operation mode is normal

E1L818 = !TJ1_dc_address[3] & E1_VELOCITY_COUNT[24] & !TJ1_dc_address[2];


--FE23L42 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~646 at LC1_5_B2
--operation mode is arithmetic

FE23L42 = FE20_sout_node[22] $ FE17_sout_node[14] $ !FE23L51;

--FE23L43 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~648 at LC1_5_B2
--operation mode is arithmetic

FE23L43 = CARRY(FE20_sout_node[22] & (FE17_sout_node[14] # !FE23L51) # !FE20_sout_node[22] & FE17_sout_node[14] & !FE23L51);


--CE2_single_input_node[10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[10] at LC1_4_K1
--operation mode is arithmetic

CE2_single_input_node[10]_lut_out = AE1_partial_product_node[8][8] $ AE1_partial_product_node[7][10] $ !CE2L29;
CE2_single_input_node[10] = DFFE(CE2_single_input_node[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--CE2L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[10]~137 at LC1_4_K1
--operation mode is arithmetic

CE2L31 = CARRY(AE1_partial_product_node[8][8] & !AE1_partial_product_node[7][10] & !CE2L29 # !AE1_partial_product_node[8][8] & (!CE2L29 # !AE1_partial_product_node[7][10]));


--L1_q[24] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[24] at LC1_16_B2
--operation mode is normal

L1_q[24]_lut_out = AJ1_custom_instruction_start[0] & (L1L149) # !AJ1_custom_instruction_start[0] & L1_q[23];
L1_q[24] = DFFE(L1_q[24]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--VB1_shift_reg[0] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[0] at LC7_8_Z2
--operation mode is normal

VB1_shift_reg[0]_lut_out = VB1L175 & (VB1_MISO_reg) # !VB1L175 & VB1L190;
VB1_shift_reg[0] = DFFE(VB1_shift_reg[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EC1_d1_data_in[0] is dual_processor:inst|ls_int_input:the_ls_int_input|d1_data_in[0] at LC8_13_V1
--operation mode is normal

EC1_d1_data_in[0]_lut_out = SK4_dffs[0];
EC1_d1_data_in[0] = DFFE(EC1_d1_data_in[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--EC1_d2_data_in[0] is dual_processor:inst|ls_int_input:the_ls_int_input|d2_data_in[0] at LC10_13_V1
--operation mode is normal

EC1_d2_data_in[0]_lut_out = EC1_d1_data_in[0];
EC1_d2_data_in[0] = DFFE(EC1_d2_data_in[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--E1_LS_CAM_LATCH_DATA_INPUT[0] is position_velocity_interface_unit:inst18|LS_CAM_LATCH_DATA_INPUT[0] at LC7_3_T2
--operation mode is normal

E1_LS_CAM_LATCH_DATA_INPUT[0]_lut_out = RK3_matchout_node[0] & (!D1_UP_DN_INTERNAL) # !RK3_matchout_node[0] & E1_LS_CAM_LATCH_DATA_INPUT[0];
E1_LS_CAM_LATCH_DATA_INPUT[0] = DFFE(E1_LS_CAM_LATCH_DATA_INPUT[0]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL2_BBB is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder1|BBB at LC2_1_M1
--operation mode is normal

FL2_BBB_lut_out = FL2_TMPBB;
FL2_BBB = DFFE(FL2_BBB_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL2_AAA is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder1|AAA at LC10_1_M1
--operation mode is normal

FL2_AAA_lut_out = FL2_TMPAA;
FL2_AAA = DFFE(FL2_AAA_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1L381 is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[31]~0 at LC10_15_T2
--operation mode is normal

E1L381 = !E1_Q2_HAS_CHANGED & E1_Q3_HAS_CHANGED & !E1_Q1_HAS_CHANGED;


--E1_LATCHED_V_COUNT_Q1[30] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[30] at LC1_15_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[30]_lut_out = D1_LATCHED_QUADRATURE_ERROR;
E1_LATCHED_V_COUNT_Q1[30] = DFFE(E1_LATCHED_V_COUNT_Q1[30]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[30] at LC8_15_T2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[30]_lut_out = E1_LATCHED_V_COUNT_Q1[30];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[30]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1441 is position_velocity_interface_unit:inst18|VELOCITY~4547 at LC5_10_X2
--operation mode is normal

E1L1441 = E1_LATCHED_V_COUNT_Q1[31] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L1484 # !E1_LATCHED_V_COUNT_Q1[31] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (E1L1487);


--E1L1278 is position_velocity_interface_unit:inst18|VELOCITY[0]~127 at LC2_9_P2
--operation mode is normal

E1L1278 = !QC1_data_out[0] & E1_LAST_SP_WAS_Q1;


--E1_LATCHED_V_COUNT_Q2[0] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[0] at LC2_15_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[0]_lut_out = E1_VELOCITY_COUNT[0];
E1_LATCHED_V_COUNT_Q2[0] = DFFE(E1_LATCHED_V_COUNT_Q2[0]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q4[0] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[0] at LC2_14_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[0]_lut_out = E1_VELOCITY_COUNT[0];
E1_LATCHED_V_COUNT_Q4[0] = DFFE(E1_LATCHED_V_COUNT_Q4[0]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1L1345 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[0]~31 at LC4_2_X1
--operation mode is normal

E1L1345 = E1L58 & (E1_ENABLE_WAS_LOW);


--E1L1853 is position_velocity_interface_unit:inst18|process9~0 at LC10_12_O2
--operation mode is normal

E1L1853 = QC1_data_out[0] # QC1_data_out[3];


--E1L476 is position_velocity_interface_unit:inst18|Mux~3588 at LC2_11_Y2
--operation mode is normal

E1L476 = TJ1_dc_address[3] # TJ1_dc_address[2];


--E1_POSITION_PRELOAD[0] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[0] at LC4_12_O2
--operation mode is normal

E1_POSITION_PRELOAD[0]_lut_out = XJ1_op_a[0];
E1_POSITION_PRELOAD[0] = DFFE(E1_POSITION_PRELOAD[0]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L946 is position_velocity_interface_unit:inst18|POSITION_COUNT[0]~4259 at LC7_12_O2
--operation mode is normal

E1L946 = E1L944Q $ E1L942;


--E1_LATCHED_V_COUNT_Q1[0] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[0] at LC2_9_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[0]_lut_out = E1_VELOCITY_COUNT[0];
E1_LATCHED_V_COUNT_Q1[0] = DFFE(E1_LATCHED_V_COUNT_Q1[0]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--BE1L1 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~12 at LC1_9_S1
--operation mode is normal

BE1L1 = JJ1_true_regB[1] & (JJ1_true_regB[0]);


--HJ1L76 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3626 at LC1_5_S1
--operation mode is normal

HJ1L76 = WJ1_do_fwd_a_alu & (PJ1_regout $ KJ1_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[0];


--L1L133 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9869 at LC6_10_J2
--operation mode is arithmetic

L1L133 = VCC;

--L1L134 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9871 at LC6_10_J2
--operation mode is arithmetic

L1L134 = CARRY(L1_q[64] & (L1L150 # !L1L152) # !L1_q[64] & L1L150 & !L1L152);


--BC1L410 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~497 at LC2_16_B1
--operation mode is normal

BC1L410 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[26] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[26]) # !YB1L49;

--BC1L440 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15532 at LC2_16_B1
--operation mode is normal

BC1L440 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[26] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[26]) # !YB1L49;


--BC1L352 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[26]~15430 at LC3_16_B1
--operation mode is normal

BC1L352 = (DC1L94 & DC1_incoming_ext_ram_bus_data[10] & (KE6_q[2] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1L94 & (KE6_q[2] # !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L440);


--E1L834 is position_velocity_interface_unit:inst18|Mux~3767 at LC7_10_P2
--operation mode is normal

E1L834 = E1_LATCHED_V_COUNT_Q1[26] & TJ1_dc_address[2] & TJ1_dc_address[3];


--E1L842 is position_velocity_interface_unit:inst18|Mux~3771 at LC9_10_P2
--operation mode is normal

E1L842 = !TJ1_dc_address[2] & E1_VELOCITY_COUNT[26] & (!TJ1_dc_address[3]);


--E1L840 is position_velocity_interface_unit:inst18|Mux~3770 at LC1_10_P2
--operation mode is normal

E1L840 = TJ1_dc_address[5] & (TJ1_dc_address[4] # E1L838) # !TJ1_dc_address[5] & !TJ1_dc_address[4] & (E1L802);


--FE23L44 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~650 at LC3_5_B2
--operation mode is arithmetic

FE23L44 = FE20_sout_node[22] $ FE17_sout_node[16] $ !FE23L39;

--FE23L45 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~652 at LC3_5_B2
--operation mode is arithmetic

FE23L45 = CARRY(FE20_sout_node[22] & (FE17_sout_node[16] # !FE23L39) # !FE20_sout_node[22] & FE17_sout_node[16] & !FE23L39);


--CE2_single_input_node[12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[12] at LC3_4_K1
--operation mode is arithmetic

CE2_single_input_node[12]_lut_out = AE1_partial_product_node[8][10] $ AE1_partial_product_node[7][12] $ !CE2L33;
CE2_single_input_node[12] = DFFE(CE2_single_input_node[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--CE2L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[12]~140 at LC3_4_K1
--operation mode is arithmetic

CE2L35 = CARRY(AE1_partial_product_node[8][10] & !AE1_partial_product_node[7][12] & !CE2L33 # !AE1_partial_product_node[8][10] & (!CE2L33 # !AE1_partial_product_node[7][12]));


--L1_q[26] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[26] at LC2_14_B1
--operation mode is normal

L1_q[26]_lut_out = AJ1_custom_instruction_start[0] & (L1L155) # !AJ1_custom_instruction_start[0] & (L1_q[25]);
L1_q[26] = DFFE(L1_q[26]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PD1_control_register[1] is dual_processor:inst|timer2:the_timer2|control_register[1] at LC2_15_N2
--operation mode is normal

PD1_control_register[1]_lut_out = XJ1_op_a[1];
PD1_control_register[1] = DFFE(PD1_control_register[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1_control_wr_strobe);


--PD1L10 is dual_processor:inst|timer2:the_timer2|counter_is_running~91 at LC10_15_N2
--operation mode is normal

PD1L10 = !PD1_force_reload & PD1_counter_is_running & (PD1_control_register[1] # !PD1L11);


--VB1_tx_holding_reg[1] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[1] at LC3_7_Z2
--operation mode is normal

VB1_tx_holding_reg[1]_lut_out = XJ1_op_a[1];
VB1_tx_holding_reg[1] = DFFE(VB1_tx_holding_reg[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1L189 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4013 at LC4_7_Z2
--operation mode is normal

VB1L189 = VB1_transmitting & (VB1_shift_reg[1]) # !VB1_transmitting & (VB1_tx_holding_primed & VB1_tx_holding_reg[1] # !VB1_tx_holding_primed & (VB1_shift_reg[1]));


--E1_VELOCITY_COUNT[1] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[1] at LC6_1_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[1]_lut_out = E1_VELOCITY_COUNT[1] $ E1L1347;
E1_VELOCITY_COUNT[1] = DFFE(E1_VELOCITY_COUNT[1]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1350 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[1]~1229 at LC6_1_U2
--operation mode is arithmetic

E1L1350 = CARRY(!E1L1347 # !E1_VELOCITY_COUNT[1]);


--E1_Q1_HAS_CHANGED is position_velocity_interface_unit:inst18|Q1_HAS_CHANGED at LC3_12_P2
--operation mode is normal

E1_Q1_HAS_CHANGED_lut_out = D1_REQUEST_FOR_SP_Q1 & E1_PREV_Q1;
E1_Q1_HAS_CHANGED = DFFE(E1_Q1_HAS_CHANGED_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1_VELOCITY[2] is position_velocity_interface_unit:inst18|VELOCITY[2] at LC4_10_X2
--operation mode is normal

E1_VELOCITY[2]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L1445;
E1_VELOCITY[2] = DFFE(E1_VELOCITY[2]_lut_out, GLOBAL(clk), , , E1L1278);


--E1_LATCHED_V_COUNT_Q3[2] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[2] at LC8_12_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[2]_lut_out = E1_VELOCITY_COUNT[2];
E1_LATCHED_V_COUNT_Q3[2] = DFFE(E1_LATCHED_V_COUNT_Q3[2]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1L504 is position_velocity_interface_unit:inst18|Mux~3602 at LC3_12_T2
--operation mode is normal

E1L504 = TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q4[2] # TJ1_dc_address[2]) # !TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q2[2] & !TJ1_dc_address[2]);


--E1_POSITION_PRELOAD[2] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[2] at LC9_7_Y2
--operation mode is normal

E1_POSITION_PRELOAD[2]_lut_out = XJ1_op_a[2];
E1_POSITION_PRELOAD[2] = DFFE(E1_POSITION_PRELOAD[2]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L970 is position_velocity_interface_unit:inst18|POSITION_COUNT[2]~4263 at LC7_7_Y2
--operation mode is normal

E1L970 = E1L968Q $ E1L966;


--MD1_control_register[1] is dual_processor:inst|timer1:the_timer1|control_register[1] at LC6_12_Q2
--operation mode is normal

MD1_control_register[1]_lut_out = XJ1_op_a[1];
MD1_control_register[1] = DFFE(MD1_control_register[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_control_wr_strobe);


--MD1L10 is dual_processor:inst|timer1:the_timer1|counter_is_running~91 at LC1_12_Q2
--operation mode is normal

MD1L10 = !MD1_force_reload & MD1_counter_is_running & (MD1_control_register[1] # !MD1L11);


--HJ1L77 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3627 at LC9_3_S1
--operation mode is normal

HJ1L77 = WJ1_do_fwd_a_alu & (PJ3_regout $ KJ3_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[2];


--DB1_shift_reg[6] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[6] at LC3_10_I2
--operation mode is normal

DB1_shift_reg[6]_lut_out = DB1L176 & (DB1_shift_reg[5]) # !DB1L176 & DB1L189;
DB1_shift_reg[6] = DFFE(DB1_shift_reg[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_tx_holding_reg[7] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[7] at LC7_11_I2
--operation mode is normal

DB1_tx_holding_reg[7]_lut_out = FG1_op_a[7];
DB1_tx_holding_reg[7] = DFFE(DB1_tx_holding_reg[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1L184 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4001 at LC9_10_I2
--operation mode is normal

DB1L184 = DB1_transmitting & (DB1_shift_reg[7]) # !DB1_transmitting & (DB1_tx_holding_primed & DB1_tx_holding_reg[7] # !DB1_tx_holding_primed & (DB1_shift_reg[7]));


--DB1_spi_slave_select_holding_reg[15] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[15] at LC6_3_I2
--operation mode is normal

DB1_spi_slave_select_holding_reg[15]_lut_out = FG1_op_a[15];
DB1_spi_slave_select_holding_reg[15] = DFFE(DB1_spi_slave_select_holding_reg[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--DB1_data_rd_strobe is dual_processor:inst|adc_spi:the_adc_spi|data_rd_strobe at LC2_7_I2
--operation mode is normal

DB1_data_rd_strobe_lut_out = !BG1_dc_address[1] & !BG1_dc_address[2] & !BG1_dc_address[3] & !DB1L138;
DB1_data_rd_strobe = DFFE(DB1_data_rd_strobe_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_spi_slave_select_holding_reg[7] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[7] at LC10_3_I2
--operation mode is normal

DB1_spi_slave_select_holding_reg[7]_lut_out = FG1_op_a[7];
DB1_spi_slave_select_holding_reg[7] = DFFE(DB1_spi_slave_select_holding_reg[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--E1_VELOCITY_COUNT[21] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[21] at LC6_5_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[21]_lut_out = E1_VELOCITY_COUNT[21] $ (E1L1407);
E1_VELOCITY_COUNT[21] = DFFE(E1_VELOCITY_COUNT[21]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1410 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[21]~1289 at LC6_5_U2
--operation mode is arithmetic

E1L1410 = CARRY(!E1L1407 # !E1_VELOCITY_COUNT[21]);


--E1L774 is position_velocity_interface_unit:inst18|Mux~3737 at LC5_11_T2
--operation mode is normal

E1L774 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[21] # !E1L1853 & (E1L1122));


--E1L772 is position_velocity_interface_unit:inst18|Mux~3736 at LC9_11_T2
--operation mode is normal

E1L772 = TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q1[21] & TJ1_dc_address[2];


--E1_LATCHED_V_COUNT_Q4[21] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[21] at LC6_10_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[21]_lut_out = E1_VELOCITY_COUNT[21];
E1_LATCHED_V_COUNT_Q4[21] = DFFE(E1_LATCHED_V_COUNT_Q4[21]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1L768 is position_velocity_interface_unit:inst18|Mux~3734 at LC2_6_U2
--operation mode is normal

E1L768 = TJ1_dc_address[3] & (TJ1_dc_address[2]) # !TJ1_dc_address[3] & (TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q3[21] # !TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q2[21]));


--E1_VELOCITY[21] is position_velocity_interface_unit:inst18|VELOCITY[21] at LC8_6_X2
--operation mode is normal

E1_VELOCITY[21]_lut_out = !E1L1443 & (E1L1855 & (E1L1673) # !E1L1855 & E1L1676);
E1_VELOCITY[21] = DFFE(E1_VELOCITY[21]_lut_out, GLOBAL(clk), , , E1L1278);


--FE20_sout_node[19] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[19] at LC4_7_E2
--operation mode is arithmetic

FE20_sout_node[19]_lut_out = FE11L40 $ FE14L33 $ !FE20L45;
FE20_sout_node[19] = DFFE(FE20_sout_node[19]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE20L47 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[19]~192 at LC4_7_E2
--operation mode is arithmetic

FE20L47 = CARRY(FE11L40 & (FE14L33 # !FE20L45) # !FE11L40 & FE14L33 & !FE20L45);


--FE17_sout_node[11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[11] at LC6_11_A2
--operation mode is arithmetic

FE17_sout_node[11]_lut_out = FE5L26 $ FE8L32 $ !FE17L29;
FE17_sout_node[11] = DFFE(FE17_sout_node[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[11]~167 at LC6_11_A2
--operation mode is arithmetic

FE17L31 = CARRY(FE5L26 & (FE8L32 # !FE17L29) # !FE5L26 & FE8L32 & !FE17L29);


--AE1_partial_product_node[7][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][7] at LC3_5_K1
--operation mode is normal

AE1_partial_product_node[7][7]_lut_out = BE1L28 & (BE1L39 $ !HJ1_true_regA[7]) # !BE1L28 & (!BE1L39 # !HJ1_true_regA[6]);
AE1_partial_product_node[7][7] = DFFE(AE1_partial_product_node[7][7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[8][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][5] at LC4_3_K1
--operation mode is normal

AE1_partial_product_node[8][5]_lut_out = !BE1L29 # !HJ1_true_regA[5];
AE1_partial_product_node[8][5] = DFFE(AE1_partial_product_node[8][5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L135 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9873 at LC6_11_Q1
--operation mode is arithmetic

L1L135 = L1L119 $ (!HJ1L97 # !HJ1L69);

--L1L136 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9875 at LC6_11_Q1
--operation mode is arithmetic

L1L136 = CARRY(HJ1L69 & HJ1L97 # !L1L119);


--L1L137 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9877 at LC1_3_B1
--operation mode is normal

L1L137 = HJ1_true_regA[31] & (L1L135) # !HJ1_true_regA[31] & HJ1_true_regA[21];


--KK1L1 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~163 at LC10_6_X1
--operation mode is normal

KK1L1 = KK1L3 $ !KK1_baud_rate_counter[9];


--KK1L2 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~167 at LC9_6_X1
--operation mode is arithmetic

KK1L2 = KK1_baud_rate_counter[8] $ KK1L5;

--KK1L3 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~169 at LC9_6_X1
--operation mode is arithmetic

KK1L3 = CARRY(KK1_baud_rate_counter[8] # !KK1L5);


--KK1L4 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~171 at LC8_6_X1
--operation mode is arithmetic

KK1L4 = KK1_baud_rate_counter[7] $ !KK1L7;

--KK1L5 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~173 at LC8_6_X1
--operation mode is arithmetic

KK1L5 = CARRY(!KK1_baud_rate_counter[7] & !KK1L7);


--KK1L6 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~175 at LC7_6_X1
--operation mode is arithmetic

KK1L6 = KK1_baud_rate_counter[6] $ KK1L9;

--KK1L7 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~177 at LC7_6_X1
--operation mode is arithmetic

KK1L7 = CARRY(KK1_baud_rate_counter[6] # !KK1L9);


--KK1L8 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~179 at LC6_6_X1
--operation mode is arithmetic

KK1L8 = KK1_baud_rate_counter[5] $ !KK1L11;

--KK1L9 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~181 at LC6_6_X1
--operation mode is arithmetic

KK1L9 = CARRY(!KK1_baud_rate_counter[5] & !KK1L11);


--KK1L10 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~183 at LC5_6_X1
--operation mode is arithmetic

KK1L10 = KK1_baud_rate_counter[4] $ KK1L13;

--KK1L11 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~185 at LC5_6_X1
--operation mode is arithmetic

KK1L11 = CARRY(KK1_baud_rate_counter[4] # !KK1L13);


--KK1L12 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~187 at LC4_6_X1
--operation mode is arithmetic

KK1L12 = KK1_baud_rate_counter[3] $ !KK1L15;

--KK1L13 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~189 at LC4_6_X1
--operation mode is arithmetic

KK1L13 = CARRY(!KK1_baud_rate_counter[3] & !KK1L15);


--KK1L14 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~191 at LC3_6_X1
--operation mode is arithmetic

KK1L14 = KK1_baud_rate_counter[2] $ KK1L17;

--KK1L15 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~193 at LC3_6_X1
--operation mode is arithmetic

KK1L15 = CARRY(KK1_baud_rate_counter[2] # !KK1L17);


--KK1L16 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~195 at LC2_6_X1
--operation mode is arithmetic

KK1L16 = KK1_baud_rate_counter[1] $ !KK1L19;

--KK1L17 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~197 at LC2_6_X1
--operation mode is arithmetic

KK1L17 = CARRY(!KK1_baud_rate_counter[1] & !KK1L19);


--KK1L18 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~199 at LC1_6_X1
--operation mode is arithmetic

KK1L18 = !KK1_baud_rate_counter[0];

--KK1L19 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~201 at LC1_6_X1
--operation mode is arithmetic

KK1L19 = CARRY(KK1_baud_rate_counter[0]);


--FK1L1 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~141 at LC9_5_T2
--operation mode is normal

FK1L1 = FK1_baud_rate_counter[8] $ (FK1L3);


--FK1L2 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~145 at LC8_5_T2
--operation mode is arithmetic

FK1L2 = FK1_baud_rate_counter[7] $ (!FK1L5);

--FK1L3 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~147 at LC8_5_T2
--operation mode is arithmetic

FK1L3 = CARRY(!FK1_baud_rate_counter[7] & (!FK1L5));


--FK1L4 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~149 at LC7_5_T2
--operation mode is arithmetic

FK1L4 = FK1_baud_rate_counter[6] $ FK1L7;

--FK1L5 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~151 at LC7_5_T2
--operation mode is arithmetic

FK1L5 = CARRY(FK1_baud_rate_counter[6] # !FK1L7);


--FK1L6 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~153 at LC6_5_T2
--operation mode is arithmetic

FK1L6 = FK1_baud_rate_counter[5] $ (!FK1L9);

--FK1L7 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~155 at LC6_5_T2
--operation mode is arithmetic

FK1L7 = CARRY(!FK1_baud_rate_counter[5] & (!FK1L9));


--FK1L8 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~157 at LC5_5_T2
--operation mode is arithmetic

FK1L8 = FK1_baud_rate_counter[4] $ FK1L11;

--FK1L9 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~159 at LC5_5_T2
--operation mode is arithmetic

FK1L9 = CARRY(FK1_baud_rate_counter[4] # !FK1L11);


--FK1L10 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~161 at LC4_5_T2
--operation mode is arithmetic

FK1L10 = FK1_baud_rate_counter[3] $ !FK1L13;

--FK1L11 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~163 at LC4_5_T2
--operation mode is arithmetic

FK1L11 = CARRY(!FK1_baud_rate_counter[3] & !FK1L13);


--FK1L12 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~165 at LC3_5_T2
--operation mode is arithmetic

FK1L12 = FK1_baud_rate_counter[2] $ (FK1L15);

--FK1L13 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~167 at LC3_5_T2
--operation mode is arithmetic

FK1L13 = CARRY(FK1_baud_rate_counter[2] # !FK1L15);


--FK1L14 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~169 at LC2_5_T2
--operation mode is arithmetic

FK1L14 = FK1_baud_rate_counter[1] $ (!FK1L17);

--FK1L15 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~171 at LC2_5_T2
--operation mode is arithmetic

FK1L15 = CARRY(!FK1_baud_rate_counter[1] & (!FK1L17));


--FK1L16 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~173 at LC1_5_T2
--operation mode is arithmetic

FK1L16 = !FK1_baud_rate_counter[0];

--FK1L17 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~175 at LC1_5_T2
--operation mode is arithmetic

FK1L17 = CARRY(FK1_baud_rate_counter[0]);


--TC1_control_register[1] is dual_processor:inst|o_scope_timer:the_o_scope_timer|control_register[1] at LC2_15_V2
--operation mode is normal

TC1_control_register[1]_lut_out = XJ1_op_a[1];
TC1_control_register[1] = DFFE(TC1_control_register[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , TC1_control_wr_strobe);


--TC1L10 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_running~91 at LC6_14_V2
--operation mode is normal

TC1L10 = !TC1_force_reload & TC1_counter_is_running & (TC1_control_register[1] # !TC1L11);


--E1_POSITION_PRELOAD[13] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[13] at LC2_2_Y2
--operation mode is normal

E1_POSITION_PRELOAD[13]_lut_out = XJ1_op_a[13];
E1_POSITION_PRELOAD[13] = DFFE(E1_POSITION_PRELOAD[13]_lut_out, GLOBAL(clk), , , E1L1190);


--E1_BOUNCEBACK_COMPARE[13] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[13] at LC7_8_Y2
--operation mode is normal

E1_BOUNCEBACK_COMPARE[13]_lut_out = E1L39 $ !E1L1060;
E1_BOUNCEBACK_COMPARE[13] = DFFE(E1_BOUNCEBACK_COMPARE[13]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);


--E1L1058 is position_velocity_interface_unit:inst18|POSITION_COUNT[13]~4285 at LC3_1_Y2
--operation mode is normal

E1L1058 = E1L1056Q $ E1L1054;


--E1_BOUNCEBACK_COMPARE[0] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[0] at LC4_6_Y2
--operation mode is arithmetic

E1_BOUNCEBACK_COMPARE[0]_lut_out = E1L948;
E1_BOUNCEBACK_COMPARE[0] = DFFE(E1_BOUNCEBACK_COMPARE[0]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L3 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[0]~132 at LC4_6_Y2
--operation mode is arithmetic

E1L3 = CARRY(E1L948);


--E1L136 is position_velocity_interface_unit:inst18|Equal~2715 at LC3_7_Y2
--operation mode is normal

E1L136 = E1_BOUNCEBACK_COMPARE[2] $ (E1L1853 & E1_POSITION_PRELOAD[2] # !E1L1853 & (E1L970));

--E1L171 is position_velocity_interface_unit:inst18|Equal~2750 at LC3_7_Y2
--operation mode is normal

E1L171 = E1_BOUNCEBACK_COMPARE[2] $ (E1L1853 & E1_POSITION_PRELOAD[2] # !E1L1853 & (E1L970));


--E1_POSITION_PRELOAD[6] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[6] at LC3_5_O2
--operation mode is normal

E1_POSITION_PRELOAD[6]_lut_out = XJ1_op_a[6];
E1_POSITION_PRELOAD[6] = DFFE(E1_POSITION_PRELOAD[6]_lut_out, GLOBAL(clk), , , E1L1190);


--E1_BOUNCEBACK_COMPARE[6] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[6] at LC10_6_Y2
--operation mode is arithmetic

E1_BOUNCEBACK_COMPARE[6]_lut_out = E1L1004 $ (!E1L18);
E1_BOUNCEBACK_COMPARE[6] = DFFE(E1_BOUNCEBACK_COMPARE[6]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L21 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[6]~99 at LC10_6_Y2
--operation mode is arithmetic

E1L21 = CARRY(E1L1004 # !E1L18);


--E1L1002 is position_velocity_interface_unit:inst18|POSITION_COUNT[6]~4271 at LC4_5_O2
--operation mode is normal

E1L1002 = E1L1000Q $ E1L998;


--E1_BOUNCEBACK_COMPARE[8] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[8] at LC2_8_Y2
--operation mode is arithmetic

E1_BOUNCEBACK_COMPARE[8]_lut_out = E1L1020 $ !E1L24;
E1_BOUNCEBACK_COMPARE[8] = DFFE(E1_BOUNCEBACK_COMPARE[8]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L27 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[8]~138 at LC2_8_Y2
--operation mode is arithmetic

E1L27 = CARRY(E1L1020 # !E1L24);


--E1_POSITION_PRELOAD[8] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[8] at LC7_15_Y2
--operation mode is normal

E1_POSITION_PRELOAD[8]_lut_out = XJ1_op_a[8];
E1_POSITION_PRELOAD[8] = DFFE(E1_POSITION_PRELOAD[8]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L1018 is position_velocity_interface_unit:inst18|POSITION_COUNT[8]~4275 at LC1_15_Y2
--operation mode is normal

E1L1018 = E1L1016Q $ E1L1014;


--E1L138 is position_velocity_interface_unit:inst18|Equal~2717 at LC3_9_Y2
--operation mode is normal

E1L138 = E1_BOUNCEBACK_COMPARE[9] $ (E1L1853 & E1_POSITION_PRELOAD[9] # !E1L1853 & (E1L1026));

--E1L172 is position_velocity_interface_unit:inst18|Equal~2751 at LC3_9_Y2
--operation mode is normal

E1L172 = E1_BOUNCEBACK_COMPARE[9] $ (E1L1853 & E1_POSITION_PRELOAD[9] # !E1L1853 & (E1L1026));


--E1L154 is position_velocity_interface_unit:inst18|Equal~2726 at LC4_12_Y2
--operation mode is normal

E1L154 = (E1_BOUNCEBACK_COMPARE[3] $ (E1L1853 & E1_POSITION_PRELOAD[3] # !E1L1853 & (E1L978))) & CASCADE(E1L169);


--E1L150 is position_velocity_interface_unit:inst18|Equal~2724 at LC5_14_Y2
--operation mode is normal

E1L150 = (E1_BOUNCEBACK_COMPARE[4] $ (E1L1853 & E1_POSITION_PRELOAD[4] # !E1L1853 & (E1L986))) & CASCADE(E1L167);


--E1L156 is position_velocity_interface_unit:inst18|Equal~2727 at LC10_10_Y2
--operation mode is normal

E1L156 = (E1_BOUNCEBACK_COMPARE[12] $ (E1L1853 & E1_POSITION_PRELOAD[12] # !E1L1853 & (E1L1050))) & CASCADE(E1L170);


--E1L152 is position_velocity_interface_unit:inst18|Equal~2725 at LC9_8_Y2
--operation mode is normal

E1L152 = (E1_BOUNCEBACK_COMPARE[1] $ (E1L1853 & E1_POSITION_PRELOAD[1] # !E1L1853 & (E1L958))) & CASCADE(E1L168);


--E1L76 is position_velocity_interface_unit:inst18|Equal~2652 at LC7_4_Y2
--operation mode is normal

E1L76 = E1_PB_COMPARE[3] $ (E1L1853 & (E1_POSITION_PRELOAD[3]) # !E1L1853 & E1L978);


--E1L80 is position_velocity_interface_unit:inst18|Equal~2654 at LC2_10_Y2
--operation mode is normal

E1L80 = E1_PB_COMPARE[5] $ (E1L1853 & E1_POSITION_PRELOAD[5] # !E1L1853 & (E1L994));


--E1L78 is position_velocity_interface_unit:inst18|Equal~2653 at LC9_15_Y2
--operation mode is normal

E1L78 = E1_PB_COMPARE[8] $ (E1L1853 & E1_POSITION_PRELOAD[8] # !E1L1853 & (E1L1018));


--E1L82 is position_velocity_interface_unit:inst18|Equal~2655 at LC5_13_Y2
--operation mode is normal

E1L82 = E1_PB_COMPARE[7] $ (E1L1853 & E1_POSITION_PRELOAD[7] # !E1L1853 & (E1L1010));


--E1L74 is position_velocity_interface_unit:inst18|Equal~2651 at LC7_5_Y2
--operation mode is normal

E1L74 = !E1L70 & E1L66 & !E1L68 & !E1L72;

--E1L162 is position_velocity_interface_unit:inst18|Equal~2741 at LC7_5_Y2
--operation mode is normal

E1L162 = !E1L70 & E1L66 & !E1L68 & !E1L72;


--E1L86 is position_velocity_interface_unit:inst18|Equal~2658 at LC6_4_O2
--operation mode is normal

E1L86 = E1_PB_COMPARE[6] $ (E1L1853 & E1_POSITION_PRELOAD[6] # !E1L1853 & (E1L1002));


--E1L88 is position_velocity_interface_unit:inst18|Equal~2659 at LC2_2_O2
--operation mode is normal

E1L88 = E1_PB_COMPARE[11] $ (E1L1853 & E1_POSITION_PRELOAD[11] # !E1L1853 & (E1L1042));


--E1L84 is position_velocity_interface_unit:inst18|Equal~2657 at LC9_1_Y2
--operation mode is normal

E1L84 = E1_PB_COMPARE[13] $ (E1L1853 & E1_POSITION_PRELOAD[13] # !E1L1853 & (E1L1058));


--E1L90 is position_velocity_interface_unit:inst18|Equal~2660 at LC8_3_O2
--operation mode is normal

E1L90 = E1_PB_COMPARE[12] $ (E1L1853 & E1_POSITION_PRELOAD[12] # !E1L1853 & (E1L1050));


--E1L92 is position_velocity_interface_unit:inst18|Equal~2662 at LC3_1_O2
--operation mode is normal

E1L92 = !E1L950 & !E1L962 & !E1L964 & !E1L952;

--E1L163 is position_velocity_interface_unit:inst18|Equal~2742 at LC3_1_O2
--operation mode is normal

E1L163 = !E1L950 & !E1L962 & !E1L964 & !E1L952;


--E1L122 is position_velocity_interface_unit:inst18|Equal~2685 at LC7_2_O2
--operation mode is normal

E1L122 = E1L1774 $ (E1L1853 & E1_POSITION_PRELOAD[11] # !E1L1853 & (E1L1042));


--E1L124 is position_velocity_interface_unit:inst18|Equal~2686 at LC9_2_O2
--operation mode is normal

E1L124 = E1L1777 $ (E1L1853 & E1_POSITION_PRELOAD[12] # !E1L1853 & (E1L1050));


--E1L120 is position_velocity_interface_unit:inst18|Equal~2684 at LC8_5_O2
--operation mode is normal

E1L120 = E1L1771 $ (E1L1853 & (E1_POSITION_PRELOAD[6]) # !E1L1853 & E1L1002);


--E1L118 is position_velocity_interface_unit:inst18|Equal~2683 at LC6_1_Y2
--operation mode is normal

E1L118 = E1L1769 $ (E1L1853 & E1_POSITION_PRELOAD[13] # !E1L1853 & (E1L1058));


--E1L126 is position_velocity_interface_unit:inst18|Equal~2688 at LC1_1_O2
--operation mode is normal

E1L126 = !E1L962 & !E1L964 & (E1L950 # E1L952);

--E1L166 is position_velocity_interface_unit:inst18|Equal~2745 at LC1_1_O2
--operation mode is normal

E1L166 = !E1L962 & !E1L964 & (E1L950 # E1L952);


--E1L110 is position_velocity_interface_unit:inst18|Equal~2678 at LC1_2_Y2
--operation mode is normal

E1L110 = E1L1757 $ (E1L1853 & E1_POSITION_PRELOAD[3] # !E1L1853 & (E1L978));


--E1L116 is position_velocity_interface_unit:inst18|Equal~2681 at LC6_13_Y2
--operation mode is normal

E1L116 = E1L1766 $ (E1L1853 & E1_POSITION_PRELOAD[7] # !E1L1853 & (E1L1010));


--E1L112 is position_velocity_interface_unit:inst18|Equal~2679 at LC9_14_Y2
--operation mode is normal

E1L112 = E1L1760 $ (E1L1853 & E1_POSITION_PRELOAD[8] # !E1L1853 & (E1L1018));


--E1L114 is position_velocity_interface_unit:inst18|Equal~2680 at LC7_10_Y2
--operation mode is normal

E1L114 = E1L1763 $ (E1L1853 & E1_POSITION_PRELOAD[5] # !E1L1853 & (E1L994));


--E1L108 is position_velocity_interface_unit:inst18|Equal~2677 at LC7_13_Y2
--operation mode is normal

E1L108 = !E1L104 & !E1L102 & !E1L106 & !E1L100;

--E1L165 is position_velocity_interface_unit:inst18|Equal~2744 at LC7_13_Y2
--operation mode is normal

E1L165 = !E1L104 & !E1L102 & !E1L106 & !E1L100;


--BC1L412 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~499 at LC1_16_F1
--operation mode is normal

BC1L412 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[28] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[28]) # !YB1L49;

--BC1L441 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15533 at LC1_16_F1
--operation mode is normal

BC1L441 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[28] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[28]) # !YB1L49;


--BC1L364 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[28]~15431 at LC2_16_F1
--operation mode is normal

BC1L364 = (DC1_incoming_ext_ram_bus_data[12] & (KE6_q[4] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1_incoming_ext_ram_bus_data[12] & !DC1L94 & (KE6_q[4] # !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L441);


--E1L866 is position_velocity_interface_unit:inst18|Mux~3783 at LC2_8_U2
--operation mode is normal

E1L866 = !TJ1_dc_address[3] & E1_VELOCITY_COUNT[28] & !TJ1_dc_address[2];


--E1L858 is position_velocity_interface_unit:inst18|Mux~3779 at LC4_9_U2
--operation mode is normal

E1L858 = E1_LATCHED_V_COUNT_Q1[28] & (TJ1_dc_address[2] & TJ1_dc_address[3]);


--E1L864 is position_velocity_interface_unit:inst18|Mux~3782 at LC1_9_U2
--operation mode is normal

E1L864 = TJ1_dc_address[4] & (TJ1_dc_address[5]) # !TJ1_dc_address[4] & (TJ1_dc_address[5] & E1L862 # !TJ1_dc_address[5] & (E1L802));


--FE23L46 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~654 at LC5_5_B2
--operation mode is arithmetic

FE23L46 = FE20_sout_node[22] $ FE17_sout_node[18] $ !FE23L41;

--FE23L47 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~656 at LC5_5_B2
--operation mode is arithmetic

FE23L47 = CARRY(FE20_sout_node[22] & (FE17_sout_node[18] # !FE23L41) # !FE20_sout_node[22] & FE17_sout_node[18] & !FE23L41);


--CE2_single_input_node[14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[14] at LC5_4_K1
--operation mode is arithmetic

CE2_single_input_node[14]_lut_out = AE1_partial_product_node[8][12] $ AE1_partial_product_node[7][14] $ !CE2L37;
CE2_single_input_node[14] = DFFE(CE2_single_input_node[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--CE2L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[14]~143 at LC5_4_K1
--operation mode is arithmetic

CE2L39 = CARRY(AE1_partial_product_node[8][12] & !AE1_partial_product_node[7][14] & !CE2L37 # !AE1_partial_product_node[8][12] & (!CE2L37 # !AE1_partial_product_node[7][14]));


--L1_q[28] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[28] at LC8_14_B1
--operation mode is normal

L1_q[28]_lut_out = AJ1_custom_instruction_start[0] & (L1L158) # !AJ1_custom_instruction_start[0] & (L1_q[27]);
L1_q[28] = DFFE(L1_q[28]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--E1_VELOCITY_COUNT[3] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[3] at LC8_1_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[3]_lut_out = E1_VELOCITY_COUNT[3] $ E1L1353;
E1_VELOCITY_COUNT[3] = DFFE(E1_VELOCITY_COUNT[3]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1356 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[3]~1235 at LC8_1_U2
--operation mode is arithmetic

E1L1356 = CARRY(!E1L1353 # !E1_VELOCITY_COUNT[3]);


--E1L986 is position_velocity_interface_unit:inst18|POSITION_COUNT[4]~4267 at LC8_15_Y2
--operation mode is normal

E1L986 = E1L984Q $ E1L982;


--E1_POSITION_PRELOAD[4] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[4] at LC5_15_Y2
--operation mode is normal

E1_POSITION_PRELOAD[4]_lut_out = XJ1_op_a[4];
E1_POSITION_PRELOAD[4] = DFFE(E1_POSITION_PRELOAD[4]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L532 is position_velocity_interface_unit:inst18|Mux~3616 at LC9_14_X1
--operation mode is normal

E1L532 = TJ1_dc_address[3] & (TJ1_dc_address[2] # E1_LATCHED_V_COUNT_Q4[4]) # !TJ1_dc_address[3] & !TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q2[4];


--E1_LATCHED_V_COUNT_Q3[4] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[4] at LC9_7_Q2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[4]_lut_out = E1_VELOCITY_COUNT[4];
E1_LATCHED_V_COUNT_Q3[4] = DFFE(E1_LATCHED_V_COUNT_Q3[4]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_VELOCITY[4] is position_velocity_interface_unit:inst18|VELOCITY[4] at LC5_16_X2
--operation mode is normal

E1_VELOCITY[4]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L1447;
E1_VELOCITY[4] = DFFE(E1_VELOCITY[4]_lut_out, GLOBAL(clk), , , E1L1278);


--HJ1L78 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3628 at LC4_6_S1
--operation mode is normal

HJ1L78 = WJ1_do_fwd_a_alu & (KJ5_regout $ (PJ5_regout)) # !WJ1_do_fwd_a_alu & (XJ1_op_a[4]);


--DB1_spi_slave_select_holding_reg[8] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[8] at LC3_3_I2
--operation mode is normal

DB1_spi_slave_select_holding_reg[8]_lut_out = FG1_op_a[8];
DB1_spi_slave_select_holding_reg[8] = DFFE(DB1_spi_slave_select_holding_reg[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--DB1L238 is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_primed~32 at LC4_15_M2
--operation mode is normal

DB1L238 = DB1_tx_holding_primed & (DB1_transmitting);


--inst16 is inst16 at LC5_1_A2
--operation mode is normal

inst16_lut_out = MISO_adc_spi;
inst16 = DFFE(inst16_lut_out, GLOBAL(DB1_SCLK_reg), , , );


--DB1_tx_holding_reg[0] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[0] at LC5_10_I1
--operation mode is normal

DB1_tx_holding_reg[0]_lut_out = FG1_op_a[0];
DB1_tx_holding_reg[0] = DFFE(DB1_tx_holding_reg[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1L185 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4003 at LC1_2_I2
--operation mode is normal

DB1L185 = DB1_tx_holding_primed & (DB1_transmitting & DB1_shift_reg[0] # !DB1_transmitting & (DB1_tx_holding_reg[0])) # !DB1_tx_holding_primed & DB1_shift_reg[0];


--DB1_spi_slave_select_holding_reg[6] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[6] at LC3_5_I2
--operation mode is normal

DB1_spi_slave_select_holding_reg[6]_lut_out = FG1_op_a[6];
DB1_spi_slave_select_holding_reg[6] = DFFE(DB1_spi_slave_select_holding_reg[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--DB1_spi_slave_select_holding_reg[4] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[4] at LC6_4_I2
--operation mode is normal

DB1_spi_slave_select_holding_reg[4]_lut_out = FG1_op_a[4];
DB1_spi_slave_select_holding_reg[4] = DFFE(DB1_spi_slave_select_holding_reg[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--DB1_shift_reg[4] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[4] at LC7_9_I2
--operation mode is normal

DB1_shift_reg[4]_lut_out = DB1L176 & DB1_shift_reg[3] # !DB1L176 & (DB1L190);
DB1_shift_reg[4] = DFFE(DB1_shift_reg[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_spi_slave_select_holding_reg[5] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[5] at LC3_4_I2
--operation mode is normal

DB1_spi_slave_select_holding_reg[5]_lut_out = FG1_op_a[5];
DB1_spi_slave_select_holding_reg[5] = DFFE(DB1_spi_slave_select_holding_reg[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--DB1_shift_reg[5] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[5] at LC9_9_I2
--operation mode is normal

DB1_shift_reg[5]_lut_out = DB1L176 & DB1_shift_reg[4] # !DB1L176 & (DB1L191);
DB1_shift_reg[5] = DFFE(DB1_shift_reg[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1_spi_slave_select_holding_reg[14] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[14] at LC10_3_J2
--operation mode is normal

DB1_spi_slave_select_holding_reg[14]_lut_out = FG1_op_a[14];
DB1_spi_slave_select_holding_reg[14] = DFFE(DB1_spi_slave_select_holding_reg[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--DB1_spi_slave_select_holding_reg[11] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[11] at LC9_4_I2
--operation mode is normal

DB1_spi_slave_select_holding_reg[11]_lut_out = FG1_op_a[11];
DB1_spi_slave_select_holding_reg[11] = DFFE(DB1_spi_slave_select_holding_reg[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--DB1_spi_slave_select_holding_reg[12] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[12] at LC7_3_J2
--operation mode is normal

DB1_spi_slave_select_holding_reg[12]_lut_out = FG1_op_a[12];
DB1_spi_slave_select_holding_reg[12] = DFFE(DB1_spi_slave_select_holding_reg[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--DB1_spi_slave_select_holding_reg[13] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[13] at LC8_3_I2
--operation mode is normal

DB1_spi_slave_select_holding_reg[13]_lut_out = FG1_op_a[13];
DB1_spi_slave_select_holding_reg[13] = DFFE(DB1_spi_slave_select_holding_reg[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--YF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~305 at LC10_3_F2
--operation mode is normal

YF1L6 = LE1_instruction_3[3] & !LE1_instruction_3[2] & !LE1_instruction_3[1] & !LE1_instruction_3[0];


--YF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~306 at LC2_3_F2
--operation mode is normal

YF1L7 = LE1_instruction_3[3] & !LE1_instruction_3[0] & !LE1_instruction_3[1] & LE1_instruction_3[2];


--YF1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~307 at LC8_2_F2
--operation mode is normal

YF1L8 = !LE1_instruction_3[0] & !LE1_instruction_3[3] & !LE1_instruction_3[2] & LE1_instruction_3[1];


--YF1L39 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1100 at LC4_2_F2
--operation mode is normal

YF1L39 = (!YF1L6 & !YF1L8 & !YF1L7 # !MF1L32) & CASCADE(YF1L42);


--AB1L27 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter_next_value[0]~573 at LC3_2_B1
--operation mode is normal

AB1L27 = AB1L51 $ (AB1L37 & AB1_ad_rom_s1_arb_share_counter[0] # !AB1L37 & (AB1L43));


--AB1L53 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|reduce_or~84 at LC6_1_B1
--operation mode is normal

AB1L53 = !AB1L28 & (AB1L37 & !AB1L27 # !AB1L37 & (AB1L43));

--AB1L56 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|reduce_or~90 at LC6_1_B1
--operation mode is normal

AB1L56 = !AB1L28 & (AB1L37 & !AB1L27 # !AB1L37 & (AB1L43));


--AB1L55 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|reduce_or~87 at LC7_1_B1
--operation mode is normal

AB1L55 = (AB1L47 $ (AB1L37 & (AB1L51 $ !AB1_ad_rom_s1_arb_share_counter[3]))) & CASCADE(AB1L56);

--AB1L57 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|reduce_or~91 at LC7_1_B1
--operation mode is normal

AB1L57 = (AB1L47 $ (AB1L37 & (AB1L51 $ !AB1_ad_rom_s1_arb_share_counter[3]))) & CASCADE(AB1L56);


--AB1L29 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter_next_value[4]~574 at LC3_1_B1
--operation mode is normal

AB1L29 = !AB1_ad_rom_s1_arb_share_counter[3] & !AB1_ad_rom_s1_arb_share_counter[4] & AB1L52 & AB1L37;


--AB1L30 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter_next_value[4]~575 at LC1_1_B1
--operation mode is normal

AB1L30 = AB1L47 & (AB1L37 # AB1L43) # !AB1L47 & !AB1L29 & (AB1L37 # !AB1L43);

--AB1L33 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter_next_value[4]~581 at LC1_1_B1
--operation mode is normal

AB1L33 = AB1L47 & (AB1L37 # AB1L43) # !AB1L47 & !AB1L29 & (AB1L37 # !AB1L43);


--AB1L31 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter_next_value[4]~576 at LC4_1_B1
--operation mode is normal

AB1L31 = !AB1_ad_rom_s1_arb_share_counter[3] & !AB1L47;


--AB1L32 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter_next_value[4]~579 at LC2_1_B1
--operation mode is normal

AB1L32 = (AB1L31 # !AB1_ad_rom_s1_arb_share_counter[4] & AB1L52 # !AB1L37) & CASCADE(AB1L33);


--DB1L2 is dual_processor:inst|adc_spi:the_adc_spi|EOP~310 at LC9_5_I2
--operation mode is normal

DB1L2 = DB1L19 & DB1L16 & DB1L18 & DB1L17;


--DB1L3 is dual_processor:inst|adc_spi:the_adc_spi|EOP~311 at LC7_9_L2
--operation mode is normal

DB1L3 = DB1L105 & !DB1_p1_wr_strobe & BG1_dc_address[1] & DB1L2;


--DB1_rd_strobe is dual_processor:inst|adc_spi:the_adc_spi|rd_strobe at LC4_11_L2
--operation mode is normal

DB1_rd_strobe_lut_out = RE1_dc_read & (!DB1_rd_strobe & EB1L4);
DB1_rd_strobe = DFFE(DB1_rd_strobe_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--DB1L138 is dual_processor:inst|adc_spi:the_adc_spi|p1_rd_strobe~26 at LC10_11_L2
--operation mode is normal

DB1L138 = DB1_rd_strobe # !EB1L4 # !RE1_dc_read;


--DB1_p1_data_rd_strobe is dual_processor:inst|adc_spi:the_adc_spi|p1_data_rd_strobe at LC3_7_I2
--operation mode is normal

DB1_p1_data_rd_strobe = !BG1_dc_address[1] & !BG1_dc_address[2] & !BG1_dc_address[3] & !DB1L138;


--DB1L4 is dual_processor:inst|adc_spi:the_adc_spi|EOP~314 at LC6_12_I2
--operation mode is normal

DB1L4 = DB1_rx_holding_reg[4] & DB1_endofpacketvalue_reg[4] & (DB1_endofpacketvalue_reg[11] $ !DB1_rx_holding_reg[11]) # !DB1_rx_holding_reg[4] & !DB1_endofpacketvalue_reg[4] & (DB1_endofpacketvalue_reg[11] $ !DB1_rx_holding_reg[11]);


--DB1L5 is dual_processor:inst|adc_spi:the_adc_spi|EOP~315 at LC1_14_I2
--operation mode is normal

DB1L5 = DB1_endofpacketvalue_reg[3] & DB1_rx_holding_reg[3] & (DB1_endofpacketvalue_reg[0] $ !DB1_rx_holding_reg[0]) # !DB1_endofpacketvalue_reg[3] & !DB1_rx_holding_reg[3] & (DB1_endofpacketvalue_reg[0] $ !DB1_rx_holding_reg[0]);


--DB1L6 is dual_processor:inst|adc_spi:the_adc_spi|EOP~316 at LC3_14_I2
--operation mode is normal

DB1L6 = DB1_endofpacketvalue_reg[6] & DB1_rx_holding_reg[6] & (DB1_rx_holding_reg[14] $ !DB1_endofpacketvalue_reg[14]) # !DB1_endofpacketvalue_reg[6] & !DB1_rx_holding_reg[6] & (DB1_rx_holding_reg[14] $ !DB1_endofpacketvalue_reg[14]);


--DB1L7 is dual_processor:inst|adc_spi:the_adc_spi|EOP~317 at LC10_8_I2
--operation mode is normal

DB1L7 = DB1_endofpacketvalue_reg[13] & DB1_rx_holding_reg[13] & (DB1_endofpacketvalue_reg[5] $ !DB1_rx_holding_reg[5]) # !DB1_endofpacketvalue_reg[13] & !DB1_rx_holding_reg[13] & (DB1_endofpacketvalue_reg[5] $ !DB1_rx_holding_reg[5]);


--DB1L8 is dual_processor:inst|adc_spi:the_adc_spi|EOP~318 at LC8_13_I2
--operation mode is normal

DB1L8 = DB1L7 & DB1L5 & DB1L4 & DB1L6;


--DB1L9 is dual_processor:inst|adc_spi:the_adc_spi|EOP~319 at LC5_7_I2
--operation mode is normal

DB1L9 = DB1L8 & DB1L20 & DB1L21 & DB1_p1_data_rd_strobe;


--DB1_spi_slave_select_holding_reg[9] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[9] at LC4_5_I2
--operation mode is normal

DB1_spi_slave_select_holding_reg[9]_lut_out = FG1_op_a[9];
DB1_spi_slave_select_holding_reg[9] = DFFE(DB1_spi_slave_select_holding_reg[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1_slaveselect_wr_strobe);


--DB1_tx_holding_reg[1] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[1] at LC7_16_I2
--operation mode is normal

DB1_tx_holding_reg[1]_lut_out = FG1_op_a[1];
DB1_tx_holding_reg[1] = DFFE(DB1_tx_holding_reg[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1L186 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4005 at LC5_1_I2
--operation mode is normal

DB1L186 = DB1_tx_holding_primed & (DB1_transmitting & DB1_shift_reg[1] # !DB1_transmitting & (DB1_tx_holding_reg[1])) # !DB1_tx_holding_primed & DB1_shift_reg[1];


--DB1_tx_holding_reg[2] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[2] at LC3_11_I2
--operation mode is normal

DB1_tx_holding_reg[2]_lut_out = FG1_op_a[2];
DB1_tx_holding_reg[2] = DFFE(DB1_tx_holding_reg[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1L187 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4007 at LC9_1_I2
--operation mode is normal

DB1L187 = DB1_tx_holding_primed & (DB1_transmitting & DB1_shift_reg[2] # !DB1_transmitting & (DB1_tx_holding_reg[2])) # !DB1_tx_holding_primed & DB1_shift_reg[2];


--DB1_tx_holding_reg[3] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[3] at LC6_16_I2
--operation mode is normal

DB1_tx_holding_reg[3]_lut_out = FG1_op_a[3];
DB1_tx_holding_reg[3] = DFFE(DB1_tx_holding_reg[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1L188 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4009 at LC8_2_I2
--operation mode is normal

DB1L188 = DB1_tx_holding_primed & (DB1_transmitting & DB1_shift_reg[3] # !DB1_transmitting & (DB1_tx_holding_reg[3])) # !DB1_tx_holding_primed & DB1_shift_reg[3];


--AL4_sload_path[0] is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|sload_path[0] at LC1_4_P2
--operation mode is qfbk_counter

AL4_sload_path[0]_lut_out = !AL4_sload_path[0];
AL4_sload_path[0] = DFFE(AL4_sload_path[0]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );

--AL4L3 is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_4_P2
--operation mode is qfbk_counter

AL4L3 = CARRY(!AL4_sload_path[0]);


--UG4_q[2] is lvdt_interface:inst61|look_up_rom:inst42|lpm_rom:lpm_rom_component|altrom:srom|q[2] at EC15_1_P2
UG4_q[2]_clock_0 = GLOBAL(clk);
UG4_q[2]_write_address = WR_ADDR(AL6_sload_path[3], AL6_sload_path[4], AL6_sload_path[5], AL6_sload_path[6], AL6_sload_path[7], AL6_sload_path[7], AL6_sload_path[7]);
UG4_q[2]_read_address = RD_ADDR(AL6_sload_path[3], AL6_sload_path[4], AL6_sload_path[5], AL6_sload_path[6], AL6_sload_path[7], AL6_sload_path[7], AL6_sload_path[7]);
UG4_q[2] = MEMORY_SEGMENT(, , UG4_q[2]_clock_0, , , , , , , UG4_q[2]_write_address, UG4_q[2]_read_address);


--SK1_dffs[1] is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[1] at LC1_16_P2
--operation mode is normal

SK1_dffs[1]_lut_out = !UG4_q[1];
SK1_dffs[1] = DFFE(SK1_dffs[1]_lut_out, GLOBAL(clk), !QC1_data_out[0], , F1_inst23);


--SK1_dffs[0] is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[0] at LC7_16_P2
--operation mode is normal

SK1_dffs[0]_lut_out = UG4_q[0];
SK1_dffs[0] = DFFE(SK1_dffs[0]_lut_out, GLOBAL(clk), !QC1_data_out[0], , F1_inst23);


--BC1L413 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~500 at LC4_13_C1
--operation mode is normal

BC1L413 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[29] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[29]) # !YB1L49;

--BC1L442 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15534 at LC4_13_C1
--operation mode is normal

BC1L442 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[29] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[29]) # !YB1L49;


--BC1L370 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[29]~15432 at LC5_13_C1
--operation mode is normal

BC1L370 = (DC1L94 & DC1_incoming_ext_ram_bus_data[13] & (KE6_q[5] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1L94 & (KE6_q[5] # !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L442);


--E1L872 is position_velocity_interface_unit:inst18|Mux~3786 at LC4_10_U2
--operation mode is normal

E1L872 = TJ1_dc_address[3] & (E1L870 & (E1_VELOCITY[29]) # !E1L870 & E1_LATCHED_V_COUNT_Q4[29]) # !TJ1_dc_address[3] & (E1L870);


--E1L878 is position_velocity_interface_unit:inst18|Mux~3789 at LC9_11_U2
--operation mode is normal

E1L878 = E1_VELOCITY_COUNT[29] & (!TJ1_dc_address[2] & !TJ1_dc_address[3]);


--E1L876 is position_velocity_interface_unit:inst18|Mux~3788 at LC7_10_U2
--operation mode is normal

E1L876 = TJ1_dc_address[5] & TJ1_dc_address[4] # !TJ1_dc_address[5] & (TJ1_dc_address[4] & E1L874 # !TJ1_dc_address[4] & (E1L802));


--FE23L48 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~658 at LC6_5_B2
--operation mode is arithmetic

FE23L48 = FE20_sout_node[22] $ FE17_sout_node[19] $ FE23L47;

--FE23L49 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~660 at LC6_5_B2
--operation mode is arithmetic

FE23L49 = CARRY(FE20_sout_node[22] & !FE17_sout_node[19] & !FE23L47 # !FE20_sout_node[22] & (!FE23L47 # !FE17_sout_node[19]));


--CE2_single_input_node[15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[15] at LC6_4_K1
--operation mode is arithmetic

CE2_single_input_node[15]_lut_out = AE1_partial_product_node[8][13] $ AE1_partial_product_node[7][15] $ CE2L39;
CE2_single_input_node[15] = DFFE(CE2_single_input_node[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--CE2L41 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[15]~146 at LC6_4_K1
--operation mode is arithmetic

CE2L41 = CARRY(AE1_partial_product_node[8][13] & (AE1_partial_product_node[7][15] # !CE2L39) # !AE1_partial_product_node[8][13] & AE1_partial_product_node[7][15] & !CE2L39);


--L1_q[29] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[29] at LC4_13_B1
--operation mode is normal

L1_q[29]_lut_out = AJ1_custom_instruction_start[0] & (L1L161) # !AJ1_custom_instruction_start[0] & L1_q[28];
L1_q[29] = DFFE(L1_q[29]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--RK2_WS1W is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|WS1W at LC3_11_Q2
--operation mode is normal

RK2_WS1W_lut_out = !TJ1_dc_address[5] & !RK2_WS1W & E1L179 & TJ1_dc_address[2];
RK2_WS1W = DFFE(RK2_WS1W_lut_out, GLOBAL(clk), , , );


--E1L179 is position_velocity_interface_unit:inst18|GP_POS_CAM1_WR_ENBL~12 at LC2_10_Q2
--operation mode is normal

E1L179 = BD1_chipselect_to_the_pv_unit1 & TJ1_dc_address[3] & TJ1_dc_address[4] & !BD1L5;


--E1L948 is position_velocity_interface_unit:inst18|POSITION_COUNT[0]~4330 at LC7_11_O2
--operation mode is normal

E1L948 = E1L1853 & E1_POSITION_PRELOAD[0] # !E1L1853 & (E1L944Q $ E1L942);


--E1L960 is position_velocity_interface_unit:inst18|POSITION_COUNT[1]~4331 at LC9_1_O2
--operation mode is normal

E1L960 = E1L1853 & (E1_POSITION_PRELOAD[1]) # !E1L1853 & (E1L954 $ (E1L956Q));


--E1L972 is position_velocity_interface_unit:inst18|POSITION_COUNT[2]~4332 at LC5_7_Y2
--operation mode is normal

E1L972 = E1L1853 & (E1_POSITION_PRELOAD[2]) # !E1L1853 & (E1L968Q $ (E1L966));


--E1L980 is position_velocity_interface_unit:inst18|POSITION_COUNT[3]~4333 at LC3_2_Y2
--operation mode is normal

E1L980 = E1L1853 & (E1_POSITION_PRELOAD[3]) # !E1L1853 & (E1L976Q $ (E1L974));


--E1L988 is position_velocity_interface_unit:inst18|POSITION_COUNT[4]~4334 at LC10_14_Y2
--operation mode is normal

E1L988 = E1L1853 & E1_POSITION_PRELOAD[4] # !E1L1853 & (E1L984Q $ E1L982);


--E1L996 is position_velocity_interface_unit:inst18|POSITION_COUNT[5]~4335 at LC2_9_Y2
--operation mode is normal

E1L996 = E1L1853 & (E1_POSITION_PRELOAD[5]) # !E1L1853 & (E1L992Q $ (E1L990));


--E1L1004 is position_velocity_interface_unit:inst18|POSITION_COUNT[6]~4336 at LC6_5_O2
--operation mode is normal

E1L1004 = E1L1853 & (E1_POSITION_PRELOAD[6]) # !E1L1853 & (E1L1000Q $ (E1L998));


--E1L1012 is position_velocity_interface_unit:inst18|POSITION_COUNT[7]~4337 at LC1_13_Y2
--operation mode is normal

E1L1012 = E1L1853 & E1_POSITION_PRELOAD[7] # !E1L1853 & (E1L1008Q $ E1L1006);


--E1L1020 is position_velocity_interface_unit:inst18|POSITION_COUNT[8]~4338 at LC8_14_Y2
--operation mode is normal

E1L1020 = E1L1853 & (E1_POSITION_PRELOAD[8]) # !E1L1853 & (E1L1016Q $ (E1L1014));


--E1L1028 is position_velocity_interface_unit:inst18|POSITION_COUNT[9]~4339 at LC10_8_Y2
--operation mode is normal

E1L1028 = E1L1853 & E1_POSITION_PRELOAD[9] # !E1L1853 & (E1L1024Q $ E1L1022);


--E1L1036 is position_velocity_interface_unit:inst18|POSITION_COUNT[10]~4340 at LC2_11_O2
--operation mode is normal

E1L1036 = E1L1853 & E1_POSITION_PRELOAD[10] # !E1L1853 & (E1L1032Q $ E1L1030);


--E1L1044 is position_velocity_interface_unit:inst18|POSITION_COUNT[11]~4341 at LC1_3_O2
--operation mode is normal

E1L1044 = E1L1853 & E1_POSITION_PRELOAD[11] # !E1L1853 & (E1L1040Q $ E1L1038);


--E1L1052 is position_velocity_interface_unit:inst18|POSITION_COUNT[12]~4342 at LC2_4_O2
--operation mode is normal

E1L1052 = E1L1853 & (E1_POSITION_PRELOAD[12]) # !E1L1853 & (E1L1048Q $ (E1L1046));


--E1L1060 is position_velocity_interface_unit:inst18|POSITION_COUNT[13]~4343 at LC10_1_Y2
--operation mode is normal

E1L1060 = E1L1853 & E1_POSITION_PRELOAD[13] # !E1L1853 & (E1L1056Q $ E1L1054);


--E1L1068 is position_velocity_interface_unit:inst18|POSITION_COUNT[14]~4344 at LC2_7_O2
--operation mode is normal

E1L1068 = E1L1853 & (E1_POSITION_PRELOAD[14]) # !E1L1853 & (E1L1064Q $ (E1L1062));


--E1L1076 is position_velocity_interface_unit:inst18|POSITION_COUNT[15]~4345 at LC3_4_O2
--operation mode is normal

E1L1076 = E1L1853 & (E1_POSITION_PRELOAD[15]) # !E1L1853 & (E1L1072Q $ (E1L1070));


--E1L1084 is position_velocity_interface_unit:inst18|POSITION_COUNT[16]~4346 at LC7_10_V2
--operation mode is normal

E1L1084 = E1L1853 & (E1_POSITION_PRELOAD[16]) # !E1L1853 & (E1L1080Q $ (E1L1078));


--E1L1092 is position_velocity_interface_unit:inst18|POSITION_COUNT[17]~4347 at LC5_9_O2
--operation mode is normal

E1L1092 = E1L1853 & E1_POSITION_PRELOAD[17] # !E1L1853 & (E1L1088Q $ E1L1086);


--E1L1100 is position_velocity_interface_unit:inst18|POSITION_COUNT[18]~4348 at LC1_15_O2
--operation mode is normal

E1L1100 = E1L1853 & E1_POSITION_PRELOAD[18] # !E1L1853 & (E1L1096Q $ E1L1094);


--E1L1108 is position_velocity_interface_unit:inst18|POSITION_COUNT[19]~4349 at LC5_14_O2
--operation mode is normal

E1L1108 = E1L1853 & E1_POSITION_PRELOAD[19] # !E1L1853 & (E1L1102 $ E1L1104Q);


--E1L1116 is position_velocity_interface_unit:inst18|POSITION_COUNT[20]~4350 at LC2_13_Q2
--operation mode is normal

E1L1116 = E1L1853 & E1_POSITION_PRELOAD[20] # !E1L1853 & (E1L1112Q $ E1L1110);


--E1L1124 is position_velocity_interface_unit:inst18|POSITION_COUNT[21]~4351 at LC8_11_T2
--operation mode is normal

E1L1124 = E1L1853 & E1_POSITION_PRELOAD[21] # !E1L1853 & (E1L1120Q $ E1L1118);


--E1L1132 is position_velocity_interface_unit:inst18|POSITION_COUNT[22]~4352 at LC1_15_Q2
--operation mode is normal

E1L1132 = E1L1853 & (E1_POSITION_PRELOAD[22]) # !E1L1853 & (E1L1128Q $ (E1L1126));


--E1L1140 is position_velocity_interface_unit:inst18|POSITION_COUNT[23]~4353 at LC10_11_O2
--operation mode is normal

E1L1140 = E1L1853 & E1_POSITION_PRELOAD[23] # !E1L1853 & (E1L1136Q $ E1L1134);


--BD1L5 is dual_processor:inst|pv_unit1_avalonS_arbitrator:the_pv_unit1_avalonS|pv_unit1_avalonS_in_a_write_cycle~10 at LC9_14_G1
--operation mode is normal

BD1L5 = !WD1L5 # !BD1L2 # !GH1_dc_write;


--BC1L150 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~15374 at LC5_13_E1
--operation mode is normal

BC1L150 = DC1L94 & BC1_dbs_16_reg_segment_0[5] & (KE13_q[5] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1L94 & (KE13_q[5] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);

--BC1L155 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~15535 at LC5_13_E1
--operation mode is normal

BC1L155 = DC1L94 & BC1_dbs_16_reg_segment_0[5] & (KE13_q[5] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1L94 & (KE13_q[5] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--BC1L153 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~15433 at LC6_13_E1
--operation mode is normal

BC1L153 = (DC1_enet_nios_data_master_requests_SRAM1_avalonS & DC1_incoming_ext_ram_bus_data[5] & (BC1_dbs_16_reg_segment_0[5] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (BC1_dbs_16_reg_segment_0[5] # !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L155);

--BC1L156 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~15536 at LC6_13_E1
--operation mode is normal

BC1L156 = (DC1_enet_nios_data_master_requests_SRAM1_avalonS & DC1_incoming_ext_ram_bus_data[5] & (BC1_dbs_16_reg_segment_0[5] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (BC1_dbs_16_reg_segment_0[5] # !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L155);


--E1L546 is position_velocity_interface_unit:inst18|Mux~3623 at LC10_2_U2
--operation mode is normal

E1L546 = TJ1_dc_address[3] & (E1L544 & (E1_VELOCITY[5]) # !E1L544 & E1_LATCHED_V_COUNT_Q4[5]) # !TJ1_dc_address[3] & (E1L544);


--E1L554 is position_velocity_interface_unit:inst18|Mux~3627 at LC7_8_U2
--operation mode is normal

E1L554 = !TJ1_dc_address[3] & E1_VELOCITY_COUNT[5] & !TJ1_dc_address[2];


--E1L552 is position_velocity_interface_unit:inst18|Mux~3626 at LC6_8_U2
--operation mode is normal

E1L552 = TJ1_dc_address[4] & (E1L548 # TJ1_dc_address[5]) # !TJ1_dc_address[4] & (!TJ1_dc_address[5] & E1L550);


--HJ1L79 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3629 at LC10_11_P1
--operation mode is normal

HJ1L79 = WJ1_do_fwd_a_alu & (KJ6_regout $ PJ6_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[5];


--BC1L407 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~494 at LC6_10_M1
--operation mode is normal

BC1L407 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[23] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[23]) # !YB1L49;

--BC1L443 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15537 at LC6_10_M1
--operation mode is normal

BC1L443 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[23] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[23]) # !YB1L49;


--BC1L334 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~15434 at LC7_10_M1
--operation mode is normal

BC1L334 = (W1_enet_nios_data_master_requests_ad_ram_s1 & KE7_q[7] & (DC1_incoming_ext_ram_bus_data[7] # !DC1L94) # !W1_enet_nios_data_master_requests_ad_ram_s1 & (DC1_incoming_ext_ram_bus_data[7] # !DC1L94)) & CASCADE(BC1L443);


--E1L798 is position_velocity_interface_unit:inst18|Mux~3749 at LC8_9_U2
--operation mode is normal

E1L798 = TJ1_dc_address[3] & (E1L796 & E1_VELOCITY[23] # !E1L796 & (E1_LATCHED_V_COUNT_Q4[23])) # !TJ1_dc_address[3] & (E1L796);


--E1L806 is position_velocity_interface_unit:inst18|Mux~3753 at LC5_10_U2
--operation mode is normal

E1L806 = !TJ1_dc_address[2] & !TJ1_dc_address[3] & E1_VELOCITY_COUNT[23];


--E1L804 is position_velocity_interface_unit:inst18|Mux~3752 at LC7_9_U2
--operation mode is normal

E1L804 = TJ1_dc_address[5] & (TJ1_dc_address[4]) # !TJ1_dc_address[5] & (TJ1_dc_address[4] & E1L800 # !TJ1_dc_address[4] & (E1L802));


--FE23L50 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~662 at LC10_3_B2
--operation mode is arithmetic

FE23L50 = FE20_sout_node[22] $ FE17_sout_node[13] $ FE23L31;

--FE23L51 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~664 at LC10_3_B2
--operation mode is arithmetic

FE23L51 = CARRY(FE20_sout_node[22] & !FE17_sout_node[13] & !FE23L31 # !FE20_sout_node[22] & (!FE23L31 # !FE17_sout_node[13]));


--CE2_single_input_node[9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[9] at LC10_2_K1
--operation mode is arithmetic

CE2_single_input_node[9]_lut_out = AE1_partial_product_node[8][7] $ AE1_partial_product_node[7][9] $ CE2L27;
CE2_single_input_node[9] = DFFE(CE2_single_input_node[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--CE2L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[9]~149 at LC10_2_K1
--operation mode is arithmetic

CE2L29 = CARRY(AE1_partial_product_node[8][7] & (AE1_partial_product_node[7][9] # !CE2L27) # !AE1_partial_product_node[8][7] & AE1_partial_product_node[7][9] & !CE2L27);


--L1_q[23] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[23] at LC6_3_B1
--operation mode is normal

L1_q[23]_lut_out = AJ1_custom_instruction_start[0] & (L1L164) # !AJ1_custom_instruction_start[0] & L1_q[22];
L1_q[23] = DFFE(L1_q[23]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--E1_LATCHED_V_COUNT_Q2[15] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[15] at LC7_7_Q2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[15]_lut_out = E1_VELOCITY_COUNT[15];
E1_LATCHED_V_COUNT_Q2[15] = DFFE(E1_LATCHED_V_COUNT_Q2[15]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q3[15] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[15] at LC3_7_Q2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[15]_lut_out = E1_VELOCITY_COUNT[15];
E1_LATCHED_V_COUNT_Q3[15] = DFFE(E1_LATCHED_V_COUNT_Q3[15]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1L386 is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[0]~1050 at LC7_2_T2
--operation mode is normal

E1L386 = !E1_Q3_HAS_CHANGED & !E1_Q1_HAS_CHANGED & E1_Q4_HAS_CHANGED & !E1_Q2_HAS_CHANGED;


--E1L1855 is position_velocity_interface_unit:inst18|process14~6 at LC7_7_X2
--operation mode is normal

E1L1855 = E1_LATCHED_V_COUNT_Q1[31] # E1_PREVIOUS_LATCHED_V_COUNT_Q1[31];


--E1L1622 is position_velocity_interface_unit:inst18|add~3169 at LC10_3_X2
--operation mode is arithmetic

E1L1622 = E1_LATCHED_V_COUNT_Q1[15] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[15] $ !E1L1615;

--E1L1624 is position_velocity_interface_unit:inst18|add~3171 at LC10_3_X2
--operation mode is arithmetic

E1L1624 = CARRY(E1_LATCHED_V_COUNT_Q1[15] & (!E1L1615 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[15]) # !E1_LATCHED_V_COUNT_Q1[15] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[15] & !E1L1615);


--E1L1443 is position_velocity_interface_unit:inst18|VELOCITY~4549 at LC7_16_X2
--operation mode is normal

E1L1443 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] $ E1_LATCHED_V_COUNT_Q1[31];


--E1L1619 is position_velocity_interface_unit:inst18|add~3165 at LC10_11_X2
--operation mode is arithmetic

E1L1619 = E1_LATCHED_V_COUNT_Q1[15] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[15] $ !E1L1612;

--E1L1621 is position_velocity_interface_unit:inst18|add~3167 at LC10_11_X2
--operation mode is arithmetic

E1L1621 = CARRY(E1_LATCHED_V_COUNT_Q1[15] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[15] & !E1L1612 # !E1_LATCHED_V_COUNT_Q1[15] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[15] # !E1L1612));


--E1_POSITION_PRELOAD[15] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[15] at LC8_4_O2
--operation mode is normal

E1_POSITION_PRELOAD[15]_lut_out = XJ1_op_a[15];
E1_POSITION_PRELOAD[15] = DFFE(E1_POSITION_PRELOAD[15]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L1074 is position_velocity_interface_unit:inst18|POSITION_COUNT[15]~4289 at LC10_4_O2
--operation mode is normal

E1L1074 = E1L1072Q $ (E1L1070);


--E1_LATCHED_V_COUNT_Q1[15] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[15] at LC7_16_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[15]_lut_out = E1_VELOCITY_COUNT[15];
E1_LATCHED_V_COUNT_Q1[15] = DFFE(E1_LATCHED_V_COUNT_Q1[15]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--FL1_BBB is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder2|BBB at LC9_1_F1
--operation mode is normal

FL1_BBB_lut_out = FL1_TMPBB;
FL1_BBB = DFFE(FL1_BBB_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL1_AAA is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder2|AAA at LC6_1_F1
--operation mode is normal

FL1_AAA_lut_out = FL1_TMPAA;
FL1_AAA = DFFE(FL1_AAA_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FE14L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~517 at LC7_13_E2
--operation mode is arithmetic

FE14L29 = AE1_partial_product_node[0][15] $ !FE14L32;

--FE14L30 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~519 at LC7_13_E2
--operation mode is arithmetic

FE14L30 = CARRY(AE1_partial_product_node[0][15] # !FE14L32);


--FE11L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~506 at LC3_6_E2
--operation mode is arithmetic

FE11L25 = AE1_partial_product_node[2][11] $ AE1_partial_product_node[1][13] $ FE11L28;

--FE11L26 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~508 at LC3_6_E2
--operation mode is arithmetic

FE11L26 = CARRY(AE1_partial_product_node[2][11] & (AE1_partial_product_node[1][13] # !FE11L28) # !AE1_partial_product_node[2][11] & AE1_partial_product_node[1][13] & !FE11L28);


--FE8L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~489 at LC9_10_A2
--operation mode is arithmetic

FE8L13 = AE1_partial_product_node[3][9] $ AE1_partial_product_node[4][7] $ FE8L16;

--FE8L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~491 at LC9_10_A2
--operation mode is arithmetic

FE8L14 = CARRY(AE1_partial_product_node[3][9] & (AE1_partial_product_node[4][7] # !FE8L16) # !AE1_partial_product_node[3][9] & AE1_partial_product_node[4][7] & !FE8L16);


--FE5L7 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~442 at LC5_2_A2
--operation mode is arithmetic

FE5L7 = AE1_partial_product_node[5][5] $ AE1_partial_product_node[6][3] $ FE5L10;

--FE5L8 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~444 at LC5_2_A2
--operation mode is arithmetic

FE5L8 = CARRY(AE1_partial_product_node[5][5] & (AE1_partial_product_node[6][3] # !FE5L10) # !AE1_partial_product_node[5][5] & AE1_partial_product_node[6][3] & !FE5L10);


--HJ1L80 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3630 at LC8_4_P1
--operation mode is normal

HJ1L80 = WJ1_do_fwd_a_alu & (KJ16_regout $ PJ16_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[15];


--BC1L414 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~501 at LC2_13_C1
--operation mode is normal

BC1L414 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[30] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[30]) # !YB1L49;

--BC1L444 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~15538 at LC2_13_C1
--operation mode is normal

BC1L444 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[30] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[30]) # !YB1L49;


--BC1L376 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[30]~15435 at LC3_13_C1
--operation mode is normal

BC1L376 = (DC1L94 & DC1_incoming_ext_ram_bus_data[14] & (KE6_q[6] # !W1_enet_nios_data_master_requests_ad_ram_s1) # !DC1L94 & (KE6_q[6] # !W1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(BC1L444);


--E1L890 is position_velocity_interface_unit:inst18|Mux~3795 at LC7_7_U2
--operation mode is normal

E1L890 = !TJ1_dc_address[2] & (!TJ1_dc_address[3] & E1_VELOCITY_COUNT[30]);


--E1L882 is position_velocity_interface_unit:inst18|Mux~3791 at LC3_11_U2
--operation mode is normal

E1L882 = E1_LATCHED_V_COUNT_Q1[30] & TJ1_dc_address[2] & TJ1_dc_address[3];


--E1L888 is position_velocity_interface_unit:inst18|Mux~3794 at LC8_6_U2
--operation mode is normal

E1L888 = TJ1_dc_address[4] & (TJ1_dc_address[5]) # !TJ1_dc_address[4] & (TJ1_dc_address[5] & E1L886 # !TJ1_dc_address[5] & (E1L802));


--E1_LATCHED_V_COUNT_Q3[14] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[14] at LC5_14_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[14]_lut_out = E1_VELOCITY_COUNT[14];
E1_LATCHED_V_COUNT_Q3[14] = DFFE(E1_LATCHED_V_COUNT_Q3[14]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_VELOCITY[14] is position_velocity_interface_unit:inst18|VELOCITY[14] at LC1_14_X2
--operation mode is normal

E1_VELOCITY[14]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L1457;
E1_VELOCITY[14] = DFFE(E1_VELOCITY[14]_lut_out, GLOBAL(clk), , , E1L1278);


--E1L672 is position_velocity_interface_unit:inst18|Mux~3686 at LC7_14_T2
--operation mode is normal

E1L672 = TJ1_dc_address[2] & (TJ1_dc_address[3]) # !TJ1_dc_address[2] & (TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q4[14]) # !TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q2[14]);


--E1_POSITION_PRELOAD[14] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[14] at LC10_7_O2
--operation mode is normal

E1_POSITION_PRELOAD[14]_lut_out = XJ1_op_a[14];
E1_POSITION_PRELOAD[14] = DFFE(E1_POSITION_PRELOAD[14]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L1066 is position_velocity_interface_unit:inst18|POSITION_COUNT[14]~4287 at LC9_7_O2
--operation mode is normal

E1L1066 = E1L1064Q $ E1L1062;


--FE14L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~521 at LC6_13_E2
--operation mode is arithmetic

FE14L31 = AE1_pp_carry_reg_node[7] $ AE1_partial_product_node[0][14] $ FE14L14;

--FE14L32 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~523 at LC6_13_E2
--operation mode is arithmetic

FE14L32 = CARRY(AE1_pp_carry_reg_node[7] & (!FE14L14 # !AE1_partial_product_node[0][14]) # !AE1_pp_carry_reg_node[7] & !AE1_partial_product_node[0][14] & !FE14L14);


--FE11L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~510 at LC2_6_E2
--operation mode is arithmetic

FE11L27 = AE1_partial_product_node[2][10] $ AE1_partial_product_node[1][12] $ !FE11L10;

--FE11L28 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~512 at LC2_6_E2
--operation mode is arithmetic

FE11L28 = CARRY(AE1_partial_product_node[2][10] & !AE1_partial_product_node[1][12] & !FE11L10 # !AE1_partial_product_node[2][10] & (!FE11L10 # !AE1_partial_product_node[1][12]));


--FE8L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~493 at LC8_10_A2
--operation mode is arithmetic

FE8L15 = AE1_partial_product_node[3][8] $ AE1_partial_product_node[4][6] $ !FE8L4;

--FE8L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~495 at LC8_10_A2
--operation mode is arithmetic

FE8L16 = CARRY(AE1_partial_product_node[3][8] & !AE1_partial_product_node[4][6] & !FE8L4 # !AE1_partial_product_node[3][8] & (!FE8L4 # !AE1_partial_product_node[4][6]));


--FE5L9 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~446 at LC4_2_A2
--operation mode is arithmetic

FE5L9 = AE1_partial_product_node[6][2] $ AE1_partial_product_node[5][4] $ !FE5L6;

--FE5L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~448 at LC4_2_A2
--operation mode is arithmetic

FE5L10 = CARRY(AE1_partial_product_node[6][2] & !AE1_partial_product_node[5][4] & !FE5L6 # !AE1_partial_product_node[6][2] & (!FE5L6 # !AE1_partial_product_node[5][4]));


--HJ1L81 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3631 at LC4_13_P1
--operation mode is normal

HJ1L81 = WJ1_do_fwd_a_alu & (KJ15_regout $ (PJ15_regout)) # !WJ1_do_fwd_a_alu & (XJ1_op_a[14]);


--E1L1604 is position_velocity_interface_unit:inst18|add~3145 at LC8_3_X2
--operation mode is arithmetic

E1L1604 = E1_LATCHED_V_COUNT_Q1[13] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[13] $ !E1L1597;

--E1L1606 is position_velocity_interface_unit:inst18|add~3147 at LC8_3_X2
--operation mode is arithmetic

E1L1606 = CARRY(E1_LATCHED_V_COUNT_Q1[13] & (!E1L1597 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[13]) # !E1_LATCHED_V_COUNT_Q1[13] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[13] & !E1L1597);


--E1L1601 is position_velocity_interface_unit:inst18|add~3141 at LC8_11_X2
--operation mode is arithmetic

E1L1601 = E1_LATCHED_V_COUNT_Q1[13] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[13] $ !E1L1594;

--E1L1603 is position_velocity_interface_unit:inst18|add~3143 at LC8_11_X2
--operation mode is arithmetic

E1L1603 = CARRY(E1_LATCHED_V_COUNT_Q1[13] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[13] & !E1L1594 # !E1_LATCHED_V_COUNT_Q1[13] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[13] # !E1L1594));


--E1_LATCHED_V_COUNT_Q3[13] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[13] at LC4_12_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[13]_lut_out = E1_VELOCITY_COUNT[13];
E1_LATCHED_V_COUNT_Q3[13] = DFFE(E1_LATCHED_V_COUNT_Q3[13]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_LATCHED_V_COUNT_Q2[13] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[13] at LC5_4_S2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[13]_lut_out = E1_VELOCITY_COUNT[13];
E1_LATCHED_V_COUNT_Q2[13] = DFFE(E1_LATCHED_V_COUNT_Q2[13]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q1[13] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[13] at LC4_1_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[13]_lut_out = E1_VELOCITY_COUNT[13];
E1_LATCHED_V_COUNT_Q1[13] = DFFE(E1_LATCHED_V_COUNT_Q1[13]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--AE1_partial_product_node[0][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][13] at LC3_2_E2
--operation mode is normal

AE1_partial_product_node[0][13]_lut_out = JJ1_true_regB[0] & (HJ1_true_regA[13] $ !JJ1_true_regB[1]) # !JJ1_true_regB[0] & (!JJ1_true_regB[1] # !HJ1_true_regA[12]);
AE1_partial_product_node[0][13] = DFFE(AE1_partial_product_node[0][13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[1][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][11] at LC8_7_E2
--operation mode is normal

AE1_partial_product_node[1][11]_lut_out = BE1L16 & (HJ1_true_regA[11] $ (!BE1L30)) # !BE1L16 & (!BE1L30 # !HJ1_true_regA[10]);
AE1_partial_product_node[1][11] = DFFE(AE1_partial_product_node[1][11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][9] at LC6_16_E2
--operation mode is normal

AE1_partial_product_node[2][9]_lut_out = BE1L18 & (HJ1_true_regA[9] $ (!BE1L31)) # !BE1L18 & (!BE1L31 # !HJ1_true_regA[8]);
AE1_partial_product_node[2][9] = DFFE(AE1_partial_product_node[2][9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[3][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][7] at LC7_16_A2
--operation mode is normal

AE1_partial_product_node[3][7]_lut_out = BE1L20 & (HJ1_true_regA[7] $ (!BE1L32)) # !BE1L20 & (!BE1L32 # !HJ1_true_regA[6]);
AE1_partial_product_node[3][7] = DFFE(AE1_partial_product_node[3][7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[4][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][5] at LC7_15_A2
--operation mode is normal

AE1_partial_product_node[4][5]_lut_out = BE1L22 & (BE1L33 $ (!HJ1_true_regA[5])) # !BE1L22 & (!HJ1_true_regA[4] # !BE1L33);
AE1_partial_product_node[4][5] = DFFE(AE1_partial_product_node[4][5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[5][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][3] at LC3_6_A2
--operation mode is normal

AE1_partial_product_node[5][3]_lut_out = BE1L24 & (HJ1_true_regA[3] $ (!BE1L35)) # !BE1L24 & (!BE1L35 # !HJ1_true_regA[2]);
AE1_partial_product_node[5][3] = DFFE(AE1_partial_product_node[5][3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][1] at LC1_7_A2
--operation mode is normal

AE1_partial_product_node[6][1]_lut_out = BE1L26 & (HJ1_true_regA[1] $ (!BE1L37)) # !BE1L26 & (!BE1L37 # !HJ1_true_regA[0]);
AE1_partial_product_node[6][1] = DFFE(AE1_partial_product_node[6][1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FE5L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~450 at LC2_2_A2
--operation mode is arithmetic

FE5L11 = VCC;

--FE5L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~452 at LC2_2_A2
--operation mode is arithmetic

FE5L12 = CARRY(FE5L42);


--HJ1L82 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3632 at LC5_12_P1
--operation mode is normal

HJ1L82 = WJ1_do_fwd_a_alu & (KJ14_regout $ PJ14_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[13];


--E1_POSITION_PRELOAD[12] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[12] at LC5_4_O2
--operation mode is normal

E1_POSITION_PRELOAD[12]_lut_out = XJ1_op_a[12];
E1_POSITION_PRELOAD[12] = DFFE(E1_POSITION_PRELOAD[12]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L1050 is position_velocity_interface_unit:inst18|POSITION_COUNT[12]~4283 at LC7_3_O2
--operation mode is normal

E1L1050 = E1L1048Q $ E1L1046;


--E1_LATCHED_V_COUNT_Q3[12] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[12] at LC9_6_P2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[12]_lut_out = E1_VELOCITY_COUNT[12];
E1_LATCHED_V_COUNT_Q3[12] = DFFE(E1_LATCHED_V_COUNT_Q3[12]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1L644 is position_velocity_interface_unit:inst18|Mux~3672 at LC5_5_P2
--operation mode is normal

E1L644 = TJ1_dc_address[2] & (TJ1_dc_address[3]) # !TJ1_dc_address[2] & (TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q4[12]) # !TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q2[12]);


--E1_VELOCITY[12] is position_velocity_interface_unit:inst18|VELOCITY[12] at LC8_10_X2
--operation mode is normal

E1_VELOCITY[12]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L1455;
E1_VELOCITY[12] = DFFE(E1_VELOCITY[12]_lut_out, GLOBAL(clk), , , E1L1278);


--E1_VELOCITY_COUNT[11] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[11] at LC6_3_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[11]_lut_out = E1_VELOCITY_COUNT[11] $ (E1L1377);
E1_VELOCITY_COUNT[11] = DFFE(E1_VELOCITY_COUNT[11]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1380 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[11]~1259 at LC6_3_U2
--operation mode is arithmetic

E1L1380 = CARRY(!E1L1377 # !E1_VELOCITY_COUNT[11]);


--AE1_pp_carry_reg_node[6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[6] at LC7_12_E2
--operation mode is arithmetic

AE1_pp_carry_reg_node[6]_lut_out = JJ1_true_regB[13] & (JJ1_true_regB[12] $ !BE1L14);
AE1_pp_carry_reg_node[6] = DFFE(AE1_pp_carry_reg_node[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--BE1L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|bcout[6]~COUT at LC7_12_E2
--operation mode is arithmetic

BE1L15 = CARRY(JJ1_true_regB[13] & (JJ1_true_regB[12] # !BE1L14));


--AE1_partial_product_node[0][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][12] at LC2_2_E2
--operation mode is normal

AE1_partial_product_node[0][12]_lut_out = JJ1_true_regB[0] & (JJ1_true_regB[1] $ !HJ1_true_regA[12]) # !JJ1_true_regB[0] & (!HJ1_true_regA[11] # !JJ1_true_regB[1]);
AE1_partial_product_node[0][12] = DFFE(AE1_partial_product_node[0][12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[1][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][10] at LC10_9_E2
--operation mode is normal

AE1_partial_product_node[1][10]_lut_out = BE1L16 & (HJ1_true_regA[10] $ !BE1L30) # !BE1L16 & (!BE1L30 # !HJ1_true_regA[9]);
AE1_partial_product_node[1][10] = DFFE(AE1_partial_product_node[1][10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][8] at LC10_15_E2
--operation mode is normal

AE1_partial_product_node[2][8]_lut_out = BE1L18 & (HJ1_true_regA[8] $ !BE1L31) # !BE1L18 & (!BE1L31 # !HJ1_true_regA[7]);
AE1_partial_product_node[2][8] = DFFE(AE1_partial_product_node[2][8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[3][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][6] at LC3_16_A2
--operation mode is normal

AE1_partial_product_node[3][6]_lut_out = BE1L20 & (HJ1_true_regA[6] $ !BE1L32) # !BE1L20 & (!BE1L32 # !HJ1_true_regA[5]);
AE1_partial_product_node[3][6] = DFFE(AE1_partial_product_node[3][6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[4][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][4] at LC3_14_A2
--operation mode is normal

AE1_partial_product_node[4][4]_lut_out = BE1L22 & (HJ1_true_regA[4] $ !BE1L33) # !BE1L22 & (!BE1L33 # !HJ1_true_regA[3]);
AE1_partial_product_node[4][4] = DFFE(AE1_partial_product_node[4][4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][0] at LC7_7_A2
--operation mode is normal

AE1_partial_product_node[6][0]_lut_out = HJ1_true_regA[0] $ !BE1L37 # !BE1L26;
AE1_partial_product_node[6][0] = DFFE(AE1_partial_product_node[6][0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[5][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][2] at LC6_6_A2
--operation mode is normal

AE1_partial_product_node[5][2]_lut_out = BE1L24 & (HJ1_true_regA[2] $ !BE1L35) # !BE1L24 & (!BE1L35 # !HJ1_true_regA[1]);
AE1_partial_product_node[5][2] = DFFE(AE1_partial_product_node[5][2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L83 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3633 at LC8_6_N1
--operation mode is normal

HJ1L83 = WJ1_do_fwd_a_alu & (KJ13_regout $ (PJ13_regout)) # !WJ1_do_fwd_a_alu & (XJ1_op_a[12]);


--E1L630 is position_velocity_interface_unit:inst18|Mux~3665 at LC5_3_O2
--operation mode is normal

E1L630 = TJ1_dc_address[3] & (E1L628 & E1_VELOCITY[11] # !E1L628 & (E1_LATCHED_V_COUNT_Q4[11])) # !TJ1_dc_address[3] & (E1L628);


--E1L638 is position_velocity_interface_unit:inst18|Mux~3669 at LC5_2_O2
--operation mode is normal

E1L638 = !TJ1_dc_address[2] & E1_VELOCITY_COUNT[11] & !TJ1_dc_address[3];


--E1L636 is position_velocity_interface_unit:inst18|Mux~3668 at LC6_2_O2
--operation mode is normal

E1L636 = TJ1_dc_address[5] & (TJ1_dc_address[4]) # !TJ1_dc_address[5] & (TJ1_dc_address[4] & E1L632 # !TJ1_dc_address[4] & (E1L634));


--AE1_partial_product_node[0][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][11] at LC7_9_E2
--operation mode is normal

AE1_partial_product_node[0][11]_lut_out = JJ1_true_regB[0] & (JJ1_true_regB[1] $ (!HJ1_true_regA[11])) # !JJ1_true_regB[0] & (!HJ1_true_regA[10] # !JJ1_true_regB[1]);
AE1_partial_product_node[0][11] = DFFE(AE1_partial_product_node[0][11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[1][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][9] at LC5_3_E2
--operation mode is normal

AE1_partial_product_node[1][9]_lut_out = BE1L16 & (HJ1_true_regA[9] $ !BE1L30) # !BE1L16 & (!HJ1_true_regA[8] # !BE1L30);
AE1_partial_product_node[1][9] = DFFE(AE1_partial_product_node[1][9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][7] at LC3_16_E2
--operation mode is normal

AE1_partial_product_node[2][7]_lut_out = BE1L18 & (HJ1_true_regA[7] $ (!BE1L31)) # !BE1L18 & (!BE1L31 # !HJ1_true_regA[6]);
AE1_partial_product_node[2][7] = DFFE(AE1_partial_product_node[2][7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[3][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][4] at LC6_1_A2
--operation mode is normal

AE1_partial_product_node[3][4]_lut_out = BE1L20 & (HJ1_true_regA[4] $ !BE1L32) # !BE1L20 & (!BE1L32 # !HJ1_true_regA[3]);
AE1_partial_product_node[3][4] = DFFE(AE1_partial_product_node[3][4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[4][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][2] at LC9_14_A2
--operation mode is normal

AE1_partial_product_node[4][2]_lut_out = BE1L22 & (HJ1_true_regA[2] $ !BE1L33) # !BE1L22 & (!HJ1_true_regA[1] # !BE1L33);
AE1_partial_product_node[4][2] = DFFE(AE1_partial_product_node[4][2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[3][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][5] at LC7_1_A2
--operation mode is normal

AE1_partial_product_node[3][5]_lut_out = BE1L20 & (HJ1_true_regA[5] $ (!BE1L32)) # !BE1L20 & (!BE1L32 # !HJ1_true_regA[4]);
AE1_partial_product_node[3][5] = DFFE(AE1_partial_product_node[3][5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[4][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][3] at LC10_14_A2
--operation mode is normal

AE1_partial_product_node[4][3]_lut_out = BE1L22 & (BE1L33 $ !HJ1_true_regA[3]) # !BE1L22 & (!BE1L33 # !HJ1_true_regA[2]);
AE1_partial_product_node[4][3] = DFFE(AE1_partial_product_node[4][3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L84 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3634 at LC7_8_N1
--operation mode is normal

HJ1L84 = WJ1_do_fwd_a_alu & (KJ12_regout $ PJ12_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[11];


--E1L614 is position_velocity_interface_unit:inst18|Mux~3657 at LC10_13_U2
--operation mode is normal

E1L614 = TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q1[10] & TJ1_dc_address[3];


--E1L624 is position_velocity_interface_unit:inst18|Mux~3662 at LC2_12_U2
--operation mode is normal

E1L624 = !TJ1_dc_address[2] & !TJ1_dc_address[3] & E1_VELOCITY_COUNT[10];


--E1L622 is position_velocity_interface_unit:inst18|Mux~3661 at LC5_13_U2
--operation mode is normal

E1L622 = TJ1_dc_address[5] & (TJ1_dc_address[4] # E1L618) # !TJ1_dc_address[5] & !TJ1_dc_address[4] & (E1L620);


--AE1_pp_carry_reg_node[5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[5] at LC6_12_E2
--operation mode is arithmetic

AE1_pp_carry_reg_node[5]_lut_out = JJ1_true_regB[11] & (JJ1_true_regB[10] $ BE1L13);
AE1_pp_carry_reg_node[5] = DFFE(AE1_pp_carry_reg_node[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--BE1L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|bcout[5]~COUT at LC6_12_E2
--operation mode is arithmetic

BE1L14 = CARRY(!JJ1_true_regB[10] & !BE1L13 # !JJ1_true_regB[11]);


--AE1_partial_product_node[0][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][10] at LC1_10_E2
--operation mode is normal

AE1_partial_product_node[0][10]_lut_out = JJ1_true_regB[0] & (JJ1_true_regB[1] $ !HJ1_true_regA[10]) # !JJ1_true_regB[0] & (!JJ1_true_regB[1] # !HJ1_true_regA[9]);
AE1_partial_product_node[0][10] = DFFE(AE1_partial_product_node[0][10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[1][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][8] at LC4_15_E2
--operation mode is normal

AE1_partial_product_node[1][8]_lut_out = BE1L16 & (HJ1_true_regA[8] $ !BE1L30) # !BE1L16 & (!BE1L30 # !HJ1_true_regA[7]);
AE1_partial_product_node[1][8] = DFFE(AE1_partial_product_node[1][8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][6] at LC8_16_E2
--operation mode is normal

AE1_partial_product_node[2][6]_lut_out = BE1L18 & (BE1L31 $ !HJ1_true_regA[6]) # !BE1L18 & (!HJ1_true_regA[5] # !BE1L31);
AE1_partial_product_node[2][6] = DFFE(AE1_partial_product_node[2][6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L85 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3635 at LC3_3_N1
--operation mode is normal

HJ1L85 = WJ1_do_fwd_a_alu & (PJ11_regout $ KJ11_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[10];


--VC1_readdata[9] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[9] at LC2_12_R2
--operation mode is normal

VC1_readdata[9]_lut_out = VC1_period_h_register[9] & (VD1L1 # VD1L6 & !VC1_period_l_register[9]) # !VC1_period_h_register[9] & VD1L6 & !VC1_period_l_register[9];
VC1_readdata[9] = DFFE(VC1_readdata[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--TC1_readdata[9] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[9] at LC9_15_V2
--operation mode is normal

TC1_readdata[9]_lut_out = VD1L6 & (TC1_period_h_register[9] & VD1L1 # !TC1_period_l_register[9]) # !VD1L6 & TC1_period_h_register[9] & (VD1L1);
TC1_readdata[9] = DFFE(TC1_readdata[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L211 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~15378 at LC5_8_R1
--operation mode is normal

BC1L211 = VC1_readdata[9] & (TC1_readdata[9] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1) # !VC1_readdata[9] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (TC1_readdata[9] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1);

--BC1L217 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~15539 at LC5_8_R1
--operation mode is normal

BC1L217 = VC1_readdata[9] & (TC1_readdata[9] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1) # !VC1_readdata[9] & !WC1_enet_nios_data_master_requests_one_ms_timer_s1 & (TC1_readdata[9] # !UC1_enet_nios_data_master_requests_o_scope_timer_s1);


--EK1_readdata[9] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[9] at LC7_6_S2
--operation mode is normal

EK1_readdata[9]_lut_out = TJ1_dc_address[3] & EK1_control_reg[9] & TJ1_dc_address[2] & !TJ1_dc_address[4];
EK1_readdata[9] = DFFE(EK1_readdata[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PD1_readdata[9] is dual_processor:inst|timer2:the_timer2|readdata[9] at LC7_15_R1
--operation mode is normal

PD1_readdata[9]_lut_out = !PD1L191;
PD1_readdata[9] = DFFE(PD1_readdata[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L215 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~15436 at LC6_8_R1
--operation mode is normal

BC1L215 = (PD1_readdata[9] & (EK1_readdata[9] # !SD1_enet_nios_data_master_qualified_request_uart1_s1) # !PD1_readdata[9] & !QD1_enet_nios_data_master_requests_timer2_s1 & (EK1_readdata[9] # !SD1_enet_nios_data_master_qualified_request_uart1_s1)) & CASCADE(BC1L217);

--BC1L218 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~15540 at LC6_8_R1
--operation mode is normal

BC1L218 = (PD1_readdata[9] & (EK1_readdata[9] # !SD1_enet_nios_data_master_qualified_request_uart1_s1) # !PD1_readdata[9] & !QD1_enet_nios_data_master_requests_timer2_s1 & (EK1_readdata[9] # !SD1_enet_nios_data_master_qualified_request_uart1_s1)) & CASCADE(BC1L217);


--VB1_spi_slave_select_holding_reg[9] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[9] at LC6_1_V2
--operation mode is normal

VB1_spi_slave_select_holding_reg[9]_lut_out = XJ1_op_a[9];
VB1_spi_slave_select_holding_reg[9] = DFFE(VB1_spi_slave_select_holding_reg[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_slaveselect_wr_strobe);


--E1L602 is position_velocity_interface_unit:inst18|Mux~3651 at LC7_16_G2
--operation mode is normal

E1L602 = TJ1_dc_address[3] & (E1L600 & (E1_VELOCITY[9]) # !E1L600 & E1_LATCHED_V_COUNT_Q4[9]) # !TJ1_dc_address[3] & E1L600;


--E1L610 is position_velocity_interface_unit:inst18|Mux~3655 at LC4_16_G2
--operation mode is normal

E1L610 = !TJ1_dc_address[3] & !TJ1_dc_address[2] & E1_VELOCITY_COUNT[9];


--E1L608 is position_velocity_interface_unit:inst18|Mux~3654 at LC9_16_G2
--operation mode is normal

E1L608 = TJ1_dc_address[5] & (TJ1_dc_address[4]) # !TJ1_dc_address[5] & (TJ1_dc_address[4] & E1L604 # !TJ1_dc_address[4] & (E1L606));


--AE1_partial_product_node[0][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][9] at LC5_10_E2
--operation mode is normal

AE1_partial_product_node[0][9]_lut_out = JJ1_true_regB[0] & (JJ1_true_regB[1] $ !HJ1_true_regA[9]) # !JJ1_true_regB[0] & (!HJ1_true_regA[8] # !JJ1_true_regB[1]);
AE1_partial_product_node[0][9] = DFFE(AE1_partial_product_node[0][9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[1][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][7] at LC7_16_E2
--operation mode is normal

AE1_partial_product_node[1][7]_lut_out = BE1L16 & (HJ1_true_regA[7] $ (!BE1L30)) # !BE1L16 & (!BE1L30 # !HJ1_true_regA[6]);
AE1_partial_product_node[1][7] = DFFE(AE1_partial_product_node[1][7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][5] at LC8_15_E2
--operation mode is normal

AE1_partial_product_node[2][5]_lut_out = BE1L18 & (HJ1_true_regA[5] $ !BE1L31) # !BE1L18 & (!BE1L31 # !HJ1_true_regA[4]);
AE1_partial_product_node[2][5] = DFFE(AE1_partial_product_node[2][5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[3][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][3] at LC1_16_A2
--operation mode is normal

AE1_partial_product_node[3][3]_lut_out = BE1L20 & (HJ1_true_regA[3] $ (!BE1L32)) # !BE1L20 & (!BE1L32 # !HJ1_true_regA[2]);
AE1_partial_product_node[3][3] = DFFE(AE1_partial_product_node[3][3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[4][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][1] at LC6_15_A2
--operation mode is normal

AE1_partial_product_node[4][1]_lut_out = BE1L22 & (BE1L33 $ (!HJ1_true_regA[1])) # !BE1L22 & (!HJ1_true_regA[0] # !BE1L33);
AE1_partial_product_node[4][1] = DFFE(AE1_partial_product_node[4][1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FE8L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~497 at LC2_10_A2
--operation mode is arithmetic

FE8L17 = VCC;

--FE8L18 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~499 at LC2_10_A2
--operation mode is arithmetic

FE8L18 = CARRY(FE8L40);


--HJ1L86 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3636 at LC5_11_N1
--operation mode is normal

HJ1L86 = WJ1_do_fwd_a_alu & (PJ10_regout $ KJ10_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[9];


--E1L586 is position_velocity_interface_unit:inst18|Mux~3643 at LC9_8_X2
--operation mode is normal

E1L586 = TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q1[8] & TJ1_dc_address[2];


--E1L596 is position_velocity_interface_unit:inst18|Mux~3648 at LC5_16_Y2
--operation mode is normal

E1L596 = E1_VELOCITY_COUNT[8] & !TJ1_dc_address[3] & (!TJ1_dc_address[2]);


--E1L594 is position_velocity_interface_unit:inst18|Mux~3647 at LC2_16_Y2
--operation mode is normal

E1L594 = TJ1_dc_address[5] & (E1L590 # TJ1_dc_address[4]) # !TJ1_dc_address[5] & (!TJ1_dc_address[4] & E1L592);


--AE1_pp_carry_reg_node[4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[4] at LC5_12_E2
--operation mode is arithmetic

AE1_pp_carry_reg_node[4]_lut_out = JJ1_true_regB[9] & (JJ1_true_regB[8] $ !BE1L12);
AE1_pp_carry_reg_node[4] = DFFE(AE1_pp_carry_reg_node[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--BE1L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|bcout[4]~COUT at LC5_12_E2
--operation mode is arithmetic

BE1L13 = CARRY(JJ1_true_regB[9] & (JJ1_true_regB[8] # !BE1L12));


--AE1_partial_product_node[0][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][8] at LC4_10_E2
--operation mode is normal

AE1_partial_product_node[0][8]_lut_out = JJ1_true_regB[0] & (JJ1_true_regB[1] $ !HJ1_true_regA[8]) # !JJ1_true_regB[0] & (!JJ1_true_regB[1] # !HJ1_true_regA[7]);
AE1_partial_product_node[0][8] = DFFE(AE1_partial_product_node[0][8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[1][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][6] at LC7_15_E2
--operation mode is normal

AE1_partial_product_node[1][6]_lut_out = BE1L16 & (HJ1_true_regA[6] $ !BE1L30) # !BE1L16 & (!BE1L30 # !HJ1_true_regA[5]);
AE1_partial_product_node[1][6] = DFFE(AE1_partial_product_node[1][6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][4] at LC2_15_E2
--operation mode is normal

AE1_partial_product_node[2][4]_lut_out = BE1L18 & (HJ1_true_regA[4] $ (!BE1L31)) # !BE1L18 & (!BE1L31 # !HJ1_true_regA[3]);
AE1_partial_product_node[2][4] = DFFE(AE1_partial_product_node[2][4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L87 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3637 at LC4_3_P1
--operation mode is normal

HJ1L87 = WJ1_do_fwd_a_alu & (KJ9_regout $ (PJ9_regout)) # !WJ1_do_fwd_a_alu & (XJ1_op_a[8]);


--PD1_readdata[7] is dual_processor:inst|timer2:the_timer2|readdata[7] at LC1_14_R1
--operation mode is normal

PD1_readdata[7]_lut_out = !PD1L185;
PD1_readdata[7] = DFFE(PD1_readdata[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--PB1_readdata[7] is dual_processor:inst|button_pio:the_button_pio|readdata[7] at LC9_14_R1
--operation mode is normal

PB1_readdata[7]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[7] & (!TJ1_dc_address[2] & !TJ1_dc_address[3]);
PB1_readdata[7] = DFFE(PB1_readdata[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L178 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~15380 at LC6_14_R1
--operation mode is normal

BC1L178 = PD1_readdata[7] & (PB1_readdata[7] # BC1L423) # !PD1_readdata[7] & !QD1_enet_nios_data_master_requests_timer2_s1 & (PB1_readdata[7] # BC1L423);

--BC1L186 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~15541 at LC6_14_R1
--operation mode is normal

BC1L186 = PD1_readdata[7] & (PB1_readdata[7] # BC1L423) # !PD1_readdata[7] & !QD1_enet_nios_data_master_requests_timer2_s1 & (PB1_readdata[7] # BC1L423);


--JK1_readdata[7] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[7] at LC3_14_C2
--operation mode is normal

JK1_readdata[7]_lut_out = !JK1L49;
JK1_readdata[7] = DFFE(JK1_readdata[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--NC1_readdata[7] is dual_processor:inst|misc_ins:the_misc_ins|readdata[7] at LC1_13_O2
--operation mode is normal

NC1_readdata[7]_lut_out = R1L1 & !inst36 & (A1L141 # QC1_data_out[1]);
NC1_readdata[7] = DFFE(NC1_readdata[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--BC1L184 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~15437 at LC7_14_R1
--operation mode is normal

BC1L184 = (NC1_readdata[7] & (JK1_readdata[7] # !UD1_enet_nios_data_master_qualified_request_uart2_s1) # !NC1_readdata[7] & BC1L422 & (JK1_readdata[7] # !UD1_enet_nios_data_master_qualified_request_uart2_s1)) & CASCADE(BC1L186);

--BC1L187 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~15542 at LC7_14_R1
--operation mode is normal

BC1L187 = (NC1_readdata[7] & (JK1_readdata[7] # !UD1_enet_nios_data_master_qualified_request_uart2_s1) # !NC1_readdata[7] & BC1L422 & (JK1_readdata[7] # !UD1_enet_nios_data_master_qualified_request_uart2_s1)) & CASCADE(BC1L186);


--BC1L179 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~15382 at LC5_8_J1
--operation mode is normal

BC1L179 = DC1_incoming_ext_ram_bus_data[7] & (KE13_q[7] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_incoming_ext_ram_bus_data[7] & !DC1_enet_nios_data_master_requests_SRAM1_avalonS & (KE13_q[7] # !CB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--BC1L180 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~15383 at LC4_8_J1
--operation mode is normal

BC1L180 = BC1L179 & (enet_D[7] # !SC1_enet_nios_data_master_requests_lan91c111_0_s1);


--BC1_dbs_16_reg_segment_0[7] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[7] at LC10_8_J1
--operation mode is normal

BC1_dbs_16_reg_segment_0[7]_lut_out = R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & KE2_q[7] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (BC1L480);
BC1_dbs_16_reg_segment_0[7] = DFFE(BC1_dbs_16_reg_segment_0[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , BC1L1);


--BC1L181 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~15384 at LC3_13_J1
--operation mode is normal

BC1L181 = BC1L180 & (BC1_dbs_16_reg_segment_0[7] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & !Y1_enet_nios_data_master_requests_ad_result_ram_s1);

--BC1L188 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~15543 at LC3_13_J1
--operation mode is normal

BC1L188 = BC1L180 & (BC1_dbs_16_reg_segment_0[7] # !R1_enet_nios_data_master_requests_ad_cmd_ram_s1 & !Y1_enet_nios_data_master_requests_ad_result_ram_s1);


--BC1L391 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~478 at LC8_14_J1
--operation mode is normal

BC1L391 = XB1_mux_select_enet_boot_rom_lane0_chunk_256 & UG2_q[7] # !XB1_mux_select_enet_boot_rom_lane0_chunk_256 & (UG3_q[7]) # !YB1L49;


--BC1L185 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~15438 at LC4_13_J1
--operation mode is normal

BC1L185 = (BC1L391 & (BC1_dbs_16_reg_segment_0[7] # !W1_enet_nios_data_master_requests_ad_ram_s1 & !DC1L94)) & CASCADE(BC1L188);

--BC1L189 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~15544 at LC4_13_J1
--operation mode is normal

BC1L189 = (BC1L391 & (BC1_dbs_16_reg_segment_0[7] # !W1_enet_nios_data_master_requests_ad_ram_s1 & !DC1L94)) & CASCADE(BC1L188);


--E1L574 is position_velocity_interface_unit:inst18|Mux~3637 at LC9_11_Y2
--operation mode is normal

E1L574 = TJ1_dc_address[3] & (E1L572 & (E1_VELOCITY[7]) # !E1L572 & E1_LATCHED_V_COUNT_Q4[7]) # !TJ1_dc_address[3] & (E1L572);


--E1L582 is position_velocity_interface_unit:inst18|Mux~3641 at LC1_12_Y2
--operation mode is normal

E1L582 = !TJ1_dc_address[3] & !TJ1_dc_address[2] & E1_VELOCITY_COUNT[7];


--E1L580 is position_velocity_interface_unit:inst18|Mux~3640 at LC3_11_Y2
--operation mode is normal

E1L580 = TJ1_dc_address[4] & (TJ1_dc_address[5] # E1L576) # !TJ1_dc_address[4] & !TJ1_dc_address[5] & (E1L578);


--AE1_partial_product_node[0][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][7] at LC7_10_E2
--operation mode is normal

AE1_partial_product_node[0][7]_lut_out = JJ1_true_regB[0] & (JJ1_true_regB[1] $ (!HJ1_true_regA[7])) # !JJ1_true_regB[0] & (!HJ1_true_regA[6] # !JJ1_true_regB[1]);
AE1_partial_product_node[0][7] = DFFE(AE1_partial_product_node[0][7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[1][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][5] at LC5_15_E2
--operation mode is normal

AE1_partial_product_node[1][5]_lut_out = BE1L16 & (HJ1_true_regA[5] $ !BE1L30) # !BE1L16 & (!BE1L30 # !HJ1_true_regA[4]);
AE1_partial_product_node[1][5] = DFFE(AE1_partial_product_node[1][5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][3] at LC2_16_E2
--operation mode is normal

AE1_partial_product_node[2][3]_lut_out = BE1L18 & (HJ1_true_regA[3] $ !BE1L31) # !BE1L18 & (!BE1L31 # !HJ1_true_regA[2]);
AE1_partial_product_node[2][3] = DFFE(AE1_partial_product_node[2][3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L88 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3638 at LC3_5_S1
--operation mode is normal

HJ1L88 = WJ1_do_fwd_a_alu & (KJ8_regout $ (PJ8_regout)) # !WJ1_do_fwd_a_alu & (XJ1_op_a[7]);


--E1L558 is position_velocity_interface_unit:inst18|Mux~3629 at LC1_13_T2
--operation mode is normal

E1L558 = E1_LATCHED_V_COUNT_Q1[6] & (TJ1_dc_address[3] & TJ1_dc_address[2]);


--E1L568 is position_velocity_interface_unit:inst18|Mux~3634 at LC8_13_T2
--operation mode is normal

E1L568 = E1_VELOCITY_COUNT[6] & (!TJ1_dc_address[3] & !TJ1_dc_address[2]);


--E1L566 is position_velocity_interface_unit:inst18|Mux~3633 at LC4_13_T2
--operation mode is normal

E1L566 = TJ1_dc_address[5] & (TJ1_dc_address[4] # E1L562) # !TJ1_dc_address[5] & !TJ1_dc_address[4] & (E1L564);


--AE1_pp_carry_reg_node[3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[3] at LC4_12_E2
--operation mode is arithmetic

AE1_pp_carry_reg_node[3]_lut_out = JJ1_true_regB[7] & (JJ1_true_regB[6] $ BE1L11);
AE1_pp_carry_reg_node[3] = DFFE(AE1_pp_carry_reg_node[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--BE1L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|bcout[3]~COUT at LC4_12_E2
--operation mode is arithmetic

BE1L12 = CARRY(!JJ1_true_regB[6] & !BE1L11 # !JJ1_true_regB[7]);


--AE1_partial_product_node[0][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][6] at LC9_10_E2
--operation mode is normal

AE1_partial_product_node[0][6]_lut_out = JJ1_true_regB[0] & (JJ1_true_regB[1] $ !HJ1_true_regA[6]) # !JJ1_true_regB[0] & (!HJ1_true_regA[5] # !JJ1_true_regB[1]);
AE1_partial_product_node[0][6] = DFFE(AE1_partial_product_node[0][6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[1][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][4] at LC1_15_E2
--operation mode is normal

AE1_partial_product_node[1][4]_lut_out = BE1L16 & (HJ1_true_regA[4] $ (!BE1L30)) # !BE1L16 & (!BE1L30 # !HJ1_true_regA[3]);
AE1_partial_product_node[1][4] = DFFE(AE1_partial_product_node[1][4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][2] at LC4_16_E2
--operation mode is normal

AE1_partial_product_node[2][2]_lut_out = BE1L18 & (HJ1_true_regA[2] $ !BE1L31) # !BE1L18 & (!HJ1_true_regA[1] # !BE1L31);
AE1_partial_product_node[2][2] = DFFE(AE1_partial_product_node[2][2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L89 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3639 at LC1_14_P1
--operation mode is normal

HJ1L89 = WJ1_do_fwd_a_alu & (PJ7_regout $ KJ7_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[6];


--C1L23 is div_by_5:inst5|DIVIDED_X4~213 at LC3_3_P2
--operation mode is normal

C1L23 = C1_DIVCNT[0] & !FB1_data_out[0] & (FB1_data_out[1] $ C1_DIVCNT[1]) # !C1_DIVCNT[0] & FB1_data_out[0] & (FB1_data_out[1] $ !C1_DIVCNT[1]);

--C1L25 is div_by_5:inst5|DIVIDED_X4~218 at LC3_3_P2
--operation mode is normal

C1L25 = C1_DIVCNT[0] & !FB1_data_out[0] & (FB1_data_out[1] $ C1_DIVCNT[1]) # !C1_DIVCNT[0] & FB1_data_out[0] & (FB1_data_out[1] $ !C1_DIVCNT[1]);


--C1L29 is div_by_5:inst5|LessThan~437 at LC2_2_P2
--operation mode is normal

C1L29 = (C1_DIVCNT[2] $ FB1_data_out[2] $ (FB1_data_out[0] # FB1_data_out[1])) & CASCADE(C1L30);


--C1L28 is div_by_5:inst5|LessThan~436 at LC1_2_P2
--operation mode is normal

C1L28 = FB1_data_out[1] & !C1_DIVCNT[1] & (FB1_data_out[0] # !C1_DIVCNT[0]) # !FB1_data_out[1] & !FB1_data_out[0] & (!C1_DIVCNT[0] # !C1_DIVCNT[1]);

--C1L30 is div_by_5:inst5|LessThan~439 at LC1_2_P2
--operation mode is normal

C1L30 = FB1_data_out[1] & !C1_DIVCNT[1] & (FB1_data_out[0] # !C1_DIVCNT[0]) # !FB1_data_out[1] & !FB1_data_out[0] & (!C1_DIVCNT[0] # !C1_DIVCNT[1]);


--FL4L7 is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder4|Mux~104 at LC5_5_L1
--operation mode is normal

FL4L7 = FL4_TMPBB $ FL4_AAA $ FL4_TMPAA $ !FL4_BBB;


--FL4L5 is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder4|Mux~103 at LC10_5_L1
--operation mode is normal

FL4L5 = FL4_TMPBB & FL4_AAA & (FL4_TMPAA $ FL4_BBB) # !FL4_TMPBB & !FL4_AAA & (FL4_TMPAA $ FL4_BBB);


--FL4_BBB is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder4|BBB at LC5_6_L1
--operation mode is normal

FL4_BBB_lut_out = FL4_TMPBB;
FL4_BBB = DFFE(FL4_BBB_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL4_TMPBB is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder4|TMPBB at LC7_5_L1
--operation mode is normal

FL4_TMPBB_lut_out = master_enbl_input_301;
FL4_TMPBB = DFFE(FL4_TMPBB_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL4_AAA is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder4|AAA at LC9_6_L1
--operation mode is normal

FL4_AAA_lut_out = FL4_TMPAA;
FL4_AAA = DFFE(FL4_AAA_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL4_TMPAA is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder4|TMPAA at LC1_4_L1
--operation mode is normal

FL4_TMPAA_lut_out = cycle_start_input_300;
FL4_TMPAA = DFFE(FL4_TMPAA_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1L1743 is position_velocity_interface_unit:inst18|add~3333 at LC6_7_X2
--operation mode is normal

E1L1743 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] $ E1_LATCHED_V_COUNT_Q1[31] $ !E1L1740;


--E1L1741 is position_velocity_interface_unit:inst18|add~3329 at LC6_15_X2
--operation mode is normal

E1L1741 = E1_LATCHED_V_COUNT_Q1[31] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] $ !E1L1737;


--E1_LATCHED_V_COUNT_Q2[31] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[31] at LC4_7_Q2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[31]_lut_out = !D1_UP_DN_INTERNAL;
E1_LATCHED_V_COUNT_Q2[31] = DFFE(E1_LATCHED_V_COUNT_Q2[31]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q3[31] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[31] at LC5_7_Q2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[31]_lut_out = !D1_UP_DN_INTERNAL;
E1_LATCHED_V_COUNT_Q3[31] = DFFE(E1_LATCHED_V_COUNT_Q3[31]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_VELOCITY_COUNT[30] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[30] at LC5_7_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[30]_lut_out = E1_VELOCITY_COUNT[30] $ !E1L1434;
E1_VELOCITY_COUNT[30] = DFFE(E1_VELOCITY_COUNT[30]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1437 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[30]~1316 at LC5_7_U2
--operation mode is arithmetic

E1L1437 = CARRY(E1_VELOCITY_COUNT[30] & !E1L1434);


--E1_LATCHED_V_COUNT_Q1[31] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[31] at LC8_10_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[31]_lut_out = !D1_UP_DN_INTERNAL;
E1_LATCHED_V_COUNT_Q1[31] = DFFE(E1_LATCHED_V_COUNT_Q1[31]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_POSITION_PRELOAD[23] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[23] at LC3_11_O2
--operation mode is normal

E1_POSITION_PRELOAD[23]_lut_out = XJ1_op_a[23];
E1_POSITION_PRELOAD[23] = DFFE(E1_POSITION_PRELOAD[23]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L1138 is position_velocity_interface_unit:inst18|POSITION_COUNT[23]~4305 at LC8_11_O2
--operation mode is normal

E1L1138 = E1L1136Q $ E1L1134;


--FE14L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~525 at LC10_13_E2
--operation mode is normal

FE14L33 = AE1_partial_product_node[0][18] $ (FE14L35);


--FE11L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~514 at LC10_6_E2
--operation mode is normal

FE11L29 = AE1_partial_product_node[2][18] $ (FE11L41 $ !AE1_partial_product_node[1][18]);


--FE8L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~501 at LC10_12_A2
--operation mode is normal

FE8L19 = AE1_partial_product_node[3][18] $ (FE8L35 $ !AE1_partial_product_node[4][18]);


--FE5L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~454 at LC10_4_A2
--operation mode is normal

FE5L13 = AE1_partial_product_node[6][18] $ (FE5L29 $ !AE1_partial_product_node[5][18]);


--FE17_sout_node[20] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[20] at LC5_13_A2
--operation mode is arithmetic

FE17_sout_node[20]_lut_out = FE8L19 $ FE5L13 $ FE17L47;
FE17_sout_node[20] = DFFE(FE17_sout_node[20]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L49 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[20]~170 at LC5_13_A2
--operation mode is arithmetic

FE17L49 = CARRY(FE8L19 & !FE5L13 & !FE17L47 # !FE8L19 & (!FE17L47 # !FE5L13));


--AE1_partial_product_node[7][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][16] at LC9_5_K1
--operation mode is normal

AE1_partial_product_node[7][16]_lut_out = !HJ1_true_regA[15] & !BE1L28 # !BE1L39;
AE1_partial_product_node[7][16] = DFFE(AE1_partial_product_node[7][16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[8][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][14] at LC1_3_K1
--operation mode is normal

AE1_partial_product_node[8][14]_lut_out = !BE1L29 # !HJ1_true_regA[14];
AE1_partial_product_node[8][14] = DFFE(AE1_partial_product_node[8][14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--HJ1L90 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3640 at LC7_14_S1
--operation mode is normal

HJ1L90 = WJ1_do_fwd_a_alu & (KJ32_regout $ PJ32_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[31];


--L1L138 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9879 at LC5_13_Q1
--operation mode is arithmetic

L1L138 = L1L160 $ (HJ1L98 & HJ1L73);

--L1L139 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9881 at LC5_13_Q1
--operation mode is arithmetic

L1L139 = CARRY(!L1L160 & (!HJ1L73 # !HJ1L98));


--L1L140 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9883 at LC1_14_B1
--operation mode is normal

L1L140 = HJ1_true_regA[31] & (L1L138) # !HJ1_true_regA[31] & HJ1_true_regA[30];


--E1_VELOCITY_COUNT[25] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[25] at LC10_5_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[25]_lut_out = E1_VELOCITY_COUNT[25] $ (E1L1419);
E1_VELOCITY_COUNT[25] = DFFE(E1_VELOCITY_COUNT[25]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1422 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[25]~1301 at LC10_5_U2
--operation mode is arithmetic

E1L1422 = CARRY(!E1L1419 # !E1_VELOCITY_COUNT[25]);


--E1L826 is position_velocity_interface_unit:inst18|Mux~3763 at LC10_8_X2
--operation mode is normal

E1L826 = TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q1[25] & TJ1_dc_address[3];


--E1_LATCHED_V_COUNT_Q4[25] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[25] at LC7_11_P2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[25]_lut_out = E1_VELOCITY_COUNT[25];
E1_LATCHED_V_COUNT_Q4[25] = DFFE(E1_LATCHED_V_COUNT_Q4[25]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_VELOCITY[25] is position_velocity_interface_unit:inst18|VELOCITY[25] at LC8_4_X2
--operation mode is normal

E1_VELOCITY[25]_lut_out = !E1L1443 & (E1L1855 & E1L1705 # !E1L1855 & (E1L1708));
E1_VELOCITY[25] = DFFE(E1_VELOCITY[25]_lut_out, GLOBAL(clk), , , E1L1278);


--E1L822 is position_velocity_interface_unit:inst18|Mux~3761 at LC6_11_P2
--operation mode is normal

E1L822 = TJ1_dc_address[3] & (TJ1_dc_address[2]) # !TJ1_dc_address[3] & (TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q3[25]) # !TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q2[25]);


--FE17_sout_node[15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[15] at LC10_11_A2
--operation mode is arithmetic

FE17_sout_node[15]_lut_out = FE5L30 $ FE8L34 $ !FE17L37;
FE17_sout_node[15] = DFFE(FE17_sout_node[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[15]~173 at LC10_11_A2
--operation mode is arithmetic

FE17L39 = CARRY(FE5L30 & (FE8L34 # !FE17L37) # !FE5L30 & FE8L34 & !FE17L37);


--AE1_partial_product_node[7][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][11] at LC10_7_K1
--operation mode is normal

AE1_partial_product_node[7][11]_lut_out = BE1L28 & (BE1L39 $ (!HJ1_true_regA[11])) # !BE1L28 & (!HJ1_true_regA[10] # !BE1L39);
AE1_partial_product_node[7][11] = DFFE(AE1_partial_product_node[7][11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[8][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][9] at LC4_5_K1
--operation mode is normal

AE1_partial_product_node[8][9]_lut_out = !BE1L29 # !HJ1_true_regA[9];
AE1_partial_product_node[8][9] = DFFE(AE1_partial_product_node[8][9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L141 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9885 at LC10_11_Q1
--operation mode is arithmetic

L1L141 = L1L148 $ (!HJ1L60 # !HJ1L99);

--L1L142 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9887 at LC10_11_Q1
--operation mode is arithmetic

L1L142 = CARRY(HJ1L99 & HJ1L60 # !L1L148);


--L1L143 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9889 at LC4_5_Q2
--operation mode is normal

L1L143 = HJ1_true_regA[31] & (L1L141) # !HJ1_true_regA[31] & HJ1_true_regA[25];


--RK3_WS1W is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|WS1W at LC6_11_Q2
--operation mode is normal

RK3_WS1W_lut_out = !TJ1_dc_address[5] & !E1L466 & !RK3_WS1W & E1L464;
RK3_WS1W = DFFE(RK3_WS1W_lut_out, GLOBAL(clk), , , );


--D1_BBB is quad_decoder:inst12|BBB at LC3_6_T2
--operation mode is normal

D1_BBB_lut_out = D1_TMPBB;
D1_BBB = DFFE(D1_BBB_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--D1L44 is quad_decoder:inst12|REQUEST_FOR_SP_Q1~1188 at LC7_6_T2
--operation mode is normal

D1L44 = D1_CLK_CTR[1] & (D1_CLK_CTR[0]);

--D1L48 is quad_decoder:inst12|REQUEST_FOR_SP_Q1~1191 at LC7_6_T2
--operation mode is normal

D1L48 = D1_CLK_CTR[1] & (D1_CLK_CTR[0]);


--KK1_rx_data[1] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[1] at LC4_11_C2
--operation mode is normal

KK1_rx_data[1]_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2];
KK1_rx_data[1] = DFFE(KK1_rx_data[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1_got_new_char);


--JK1L30 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[1]~694 at LC7_12_C2
--operation mode is normal

JK1L30 = VD1L2 & !KK1_rx_data[1] & (!VD1L1 # !JK1_control_reg[1]) # !VD1L2 & (!VD1L1 # !JK1_control_reg[1]);

--JK1L32 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[1]~726 at LC7_12_C2
--operation mode is normal

JK1L32 = VD1L2 & !KK1_rx_data[1] & (!VD1L1 # !JK1_control_reg[1]) # !VD1L2 & (!VD1L1 # !JK1_control_reg[1]);


--JK1L31 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[1]~712 at LC8_12_C2
--operation mode is normal

JK1L31 = (VD1L3 & !JK1_tx_data[1] & (!VD1L6 # !KK1_framing_error) # !VD1L3 & (!VD1L6 # !KK1_framing_error)) & CASCADE(JK1L32);


--PD1_counter_snapshot[1] is dual_processor:inst|timer2:the_timer2|counter_snapshot[1] at LC6_16_N2
--operation mode is normal

PD1_counter_snapshot[1]_lut_out = PD1_internal_counter[1];
PD1_counter_snapshot[1] = DFFE(PD1_counter_snapshot[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L167 is dual_processor:inst|timer2:the_timer2|read_mux_out[1]~1369 at LC6_15_N2
--operation mode is normal

PD1L167 = (VD1L6 & !PD1_period_l_register[1] & (!VD1L7 # !PD1_counter_snapshot[1]) # !VD1L6 & (!VD1L7 # !PD1_counter_snapshot[1])) & CASCADE(PD1L170);


--FK1_rx_data[1] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[1] at LC10_13_S2
--operation mode is normal

FK1_rx_data[1]_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2];
FK1_rx_data[1] = DFFE(FK1_rx_data[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1_got_new_char);


--EK1L30 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[1]~706 at LC4_12_S2
--operation mode is normal

EK1L30 = VD1L1 & !EK1_control_reg[1] & (!VD1L2 # !FK1_rx_data[1]) # !VD1L1 & (!VD1L2 # !FK1_rx_data[1]);

--EK1L32 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[1]~730 at LC4_12_S2
--operation mode is normal

EK1L32 = VD1L1 & !EK1_control_reg[1] & (!VD1L2 # !FK1_rx_data[1]) # !VD1L1 & (!VD1L2 # !FK1_rx_data[1]);


--EK1L31 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[1]~716 at LC5_12_S2
--operation mode is normal

EK1L31 = (VD1L3 & !EK1_tx_data[1] & (!VD1L6 # !FK1_framing_error) # !VD1L3 & (!VD1L6 # !FK1_framing_error)) & CASCADE(EK1L32);


--E1L500 is position_velocity_interface_unit:inst18|Mux~3600 at LC10_6_P2
--operation mode is normal

E1L500 = TJ1_dc_address[5] & (E1L496 & E1L498 # !E1L496 & (E1L490)) # !TJ1_dc_address[5] & (E1L496);


--TC1L130 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[1]~516 at LC3_14_V2
--operation mode is normal

TC1L130 = VD1L6 & !TC1_period_l_register[1] & (!VD1L2 # !TC1_counter_is_running) # !VD1L6 & (!VD1L2 # !TC1_counter_is_running);

--TC1L132 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[1]~524 at LC3_14_V2
--operation mode is normal

TC1L132 = VD1L6 & !TC1_period_l_register[1] & (!VD1L2 # !TC1_counter_is_running) # !VD1L6 & (!VD1L2 # !TC1_counter_is_running);


--TC1L131 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[1]~520 at LC4_14_V2
--operation mode is normal

TC1L131 = (VD1L1 & !TC1_period_h_register[1] & (!VD1L3 # !TC1_control_register[1]) # !VD1L1 & (!VD1L3 # !TC1_control_register[1])) & CASCADE(TC1L132);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[23] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[23] at LC4_6_B2
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[23]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[24];
AC1_USR0_enet_nios_s1_ci_cycle_counter[23] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[23]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[22] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[22] at LC8_6_B2
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[22]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[23];
AC1_USR0_enet_nios_s1_ci_cycle_counter[22] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[22]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[21] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[21] at LC5_6_B2
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[21]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[22];
AC1_USR0_enet_nios_s1_ci_cycle_counter[21] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[21]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[20] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[20] at LC9_5_B2
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[20]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[21];
AC1_USR0_enet_nios_s1_ci_cycle_counter[20] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[20]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1L43 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~382 at LC6_6_B2
--operation mode is normal

AC1L43 = !AC1_USR0_enet_nios_s1_ci_cycle_counter[20] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[22] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[21] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[23];

--AC1L51 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~397 at LC6_6_B2
--operation mode is normal

AC1L51 = !AC1_USR0_enet_nios_s1_ci_cycle_counter[20] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[22] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[21] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[23];


--AC1_USR0_enet_nios_s1_ci_cycle_counter[27] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[27] at LC1_7_B2
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[27]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[28];
AC1_USR0_enet_nios_s1_ci_cycle_counter[27] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[27]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[26] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[26] at LC10_7_B2
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[26]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[27];
AC1_USR0_enet_nios_s1_ci_cycle_counter[26] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[26]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[25] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[25] at LC10_16_B2
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[25]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[26];
AC1_USR0_enet_nios_s1_ci_cycle_counter[25] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[25]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[24] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[24] at LC10_4_B2
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[24]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[25];
AC1_USR0_enet_nios_s1_ci_cycle_counter[24] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[24]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1L47 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~389 at LC7_6_B2
--operation mode is normal

AC1L47 = (!AC1_USR0_enet_nios_s1_ci_cycle_counter[24] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[26] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[25] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[27]) & CASCADE(AC1L51);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[15] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[15] at LC1_13_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[15]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[16];
AC1_USR0_enet_nios_s1_ci_cycle_counter[15] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[14] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[14] at LC8_13_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[14]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[15];
AC1_USR0_enet_nios_s1_ci_cycle_counter[14] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[13] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[13] at LC10_13_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[13]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[14];
AC1_USR0_enet_nios_s1_ci_cycle_counter[13] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[12] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[12] at LC2_13_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[12]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[13];
AC1_USR0_enet_nios_s1_ci_cycle_counter[12] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1L44 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~384 at LC6_13_B1
--operation mode is normal

AC1L44 = !AC1_USR0_enet_nios_s1_ci_cycle_counter[12] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[15] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[14] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[13];

--AC1L52 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~398 at LC6_13_B1
--operation mode is normal

AC1L52 = !AC1_USR0_enet_nios_s1_ci_cycle_counter[12] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[15] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[14] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[13];


--AC1_USR0_enet_nios_s1_ci_cycle_counter[19] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[19] at LC5_14_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[19]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[20];
AC1_USR0_enet_nios_s1_ci_cycle_counter[19] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[19]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[18] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[18] at LC7_14_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[18]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[19];
AC1_USR0_enet_nios_s1_ci_cycle_counter[18] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[17] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[17] at LC5_13_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[17]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[18];
AC1_USR0_enet_nios_s1_ci_cycle_counter[17] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[17]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[16] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[16] at LC3_13_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[16]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[17];
AC1_USR0_enet_nios_s1_ci_cycle_counter[16] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1L48 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~390 at LC7_13_B1
--operation mode is normal

AC1L48 = (!AC1_USR0_enet_nios_s1_ci_cycle_counter[16] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[19] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[17] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[18]) & CASCADE(AC1L52);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[7] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[7] at LC2_9_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[7]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[8];
AC1_USR0_enet_nios_s1_ci_cycle_counter[7] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[6] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[6] at LC7_9_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[6]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[7];
AC1_USR0_enet_nios_s1_ci_cycle_counter[6] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[5] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[5] at LC2_8_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[5]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[6];
AC1_USR0_enet_nios_s1_ci_cycle_counter[5] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1L45 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~386 at LC9_8_B1
--operation mode is normal

AC1L45 = !AC1_USR0_enet_nios_s1_ci_cycle_counter[4] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[6] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[5] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[7];

--AC1L53 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~399 at LC9_8_B1
--operation mode is normal

AC1L53 = !AC1_USR0_enet_nios_s1_ci_cycle_counter[4] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[6] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[5] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[7];


--AC1_USR0_enet_nios_s1_ci_cycle_counter[11] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[11] at LC10_9_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[11]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[12];
AC1_USR0_enet_nios_s1_ci_cycle_counter[11] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[10] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[10] at LC9_9_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[10]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[11];
AC1_USR0_enet_nios_s1_ci_cycle_counter[10] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[9] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[9] at LC1_8_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[9]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[10];
AC1_USR0_enet_nios_s1_ci_cycle_counter[9] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1_USR0_enet_nios_s1_ci_cycle_counter[8] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[8] at LC3_8_B1
--operation mode is normal

AC1_USR0_enet_nios_s1_ci_cycle_counter[8]_lut_out = AC1_USR0_enet_nios_s1_ci_cycle_counter[9];
AC1_USR0_enet_nios_s1_ci_cycle_counter[8] = DFFE(AC1_USR0_enet_nios_s1_ci_cycle_counter[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AC1L49 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~391 at LC10_8_B1
--operation mode is normal

AC1L49 = (!AC1_USR0_enet_nios_s1_ci_cycle_counter[8] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[10] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[9] & !AC1_USR0_enet_nios_s1_ci_cycle_counter[11]) & CASCADE(AC1L53);


--FL3_BBB is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder3|BBB at LC5_11_E1
--operation mode is normal

FL3_BBB_lut_out = FL3_TMPBB;
FL3_BBB = DFFE(FL3_BBB_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--FL3_AAA is prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder3|AAA at LC10_11_E1
--operation mode is normal

FL3_AAA_lut_out = FL3_TMPAA;
FL3_AAA = DFFE(FL3_AAA_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1L1658 is position_velocity_interface_unit:inst18|add~3217 at LC4_5_X2
--operation mode is arithmetic

E1L1658 = E1_LATCHED_V_COUNT_Q1[19] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[19] $ !E1L1651;

--E1L1660 is position_velocity_interface_unit:inst18|add~3219 at LC4_5_X2
--operation mode is arithmetic

E1L1660 = CARRY(E1_LATCHED_V_COUNT_Q1[19] & (!E1L1651 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[19]) # !E1_LATCHED_V_COUNT_Q1[19] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[19] & !E1L1651);


--E1L1655 is position_velocity_interface_unit:inst18|add~3213 at LC4_13_X2
--operation mode is arithmetic

E1L1655 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[19] $ E1_LATCHED_V_COUNT_Q1[19] $ !E1L1648;

--E1L1657 is position_velocity_interface_unit:inst18|add~3215 at LC4_13_X2
--operation mode is arithmetic

E1L1657 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[19] & (!E1L1648 # !E1_LATCHED_V_COUNT_Q1[19]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[19] & !E1_LATCHED_V_COUNT_Q1[19] & !E1L1648);


--E1_LATCHED_V_COUNT_Q2[19] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[19] at LC1_9_Q2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[19]_lut_out = E1_VELOCITY_COUNT[19];
E1_LATCHED_V_COUNT_Q2[19] = DFFE(E1_LATCHED_V_COUNT_Q2[19]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q3[19] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[19] at LC8_10_Q2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[19]_lut_out = E1_VELOCITY_COUNT[19];
E1_LATCHED_V_COUNT_Q3[19] = DFFE(E1_LATCHED_V_COUNT_Q3[19]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_LATCHED_V_COUNT_Q1[19] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[19] at LC9_15_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[19]_lut_out = E1_VELOCITY_COUNT[19];
E1_LATCHED_V_COUNT_Q1[19] = DFFE(E1_LATCHED_V_COUNT_Q1[19]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_POSITION_PRELOAD[19] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[19] at LC9_12_O2
--operation mode is normal

E1_POSITION_PRELOAD[19]_lut_out = XJ1_op_a[19];
E1_POSITION_PRELOAD[19] = DFFE(E1_POSITION_PRELOAD[19]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L1106 is position_velocity_interface_unit:inst18|POSITION_COUNT[19]~4297 at LC3_14_O2
--operation mode is normal

E1L1106 = E1L1102 $ E1L1104Q;


--FE11L30 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~518 at LC7_6_E2
--operation mode is arithmetic

FE11L30 = AE1_partial_product_node[2][15] $ AE1_partial_product_node[1][18] $ FE11L37;

--FE11L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~520 at LC7_6_E2
--operation mode is arithmetic

FE11L31 = CARRY(AE1_partial_product_node[2][15] & (AE1_partial_product_node[1][18] # !FE11L37) # !AE1_partial_product_node[2][15] & AE1_partial_product_node[1][18] & !FE11L37);


--FE8L20 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~505 at LC3_12_A2
--operation mode is arithmetic

FE8L20 = AE1_partial_product_node[3][13] $ AE1_partial_product_node[4][11] $ FE8L27;

--FE8L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~507 at LC3_12_A2
--operation mode is arithmetic

FE8L21 = CARRY(AE1_partial_product_node[3][13] & (AE1_partial_product_node[4][11] # !FE8L27) # !AE1_partial_product_node[3][13] & AE1_partial_product_node[4][11] & !FE8L27);


--FE5L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~458 at LC9_2_A2
--operation mode is arithmetic

FE5L14 = AE1_partial_product_node[5][9] $ AE1_partial_product_node[6][7] $ FE5L21;

--FE5L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~460 at LC9_2_A2
--operation mode is arithmetic

FE5L15 = CARRY(AE1_partial_product_node[5][9] & (AE1_partial_product_node[6][7] # !FE5L21) # !AE1_partial_product_node[5][9] & AE1_partial_product_node[6][7] & !FE5L21);


--HJ1L91 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3641 at LC8_2_Q1
--operation mode is normal

HJ1L91 = WJ1_do_fwd_a_alu & (PJ20_regout $ (KJ20_regout)) # !WJ1_do_fwd_a_alu & (XJ1_op_a[19]);


--E1_POSITION_PRELOAD[20] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[20] at LC10_14_Q2
--operation mode is normal

E1_POSITION_PRELOAD[20]_lut_out = XJ1_op_a[20];
E1_POSITION_PRELOAD[20] = DFFE(E1_POSITION_PRELOAD[20]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L1114 is position_velocity_interface_unit:inst18|POSITION_COUNT[20]~4299 at LC1_13_Q2
--operation mode is normal

E1L1114 = E1L1112Q $ E1L1110;


--E1_LATCHED_V_COUNT_Q3[20] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[20] at LC1_14_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[20]_lut_out = E1_VELOCITY_COUNT[20];
E1_LATCHED_V_COUNT_Q3[20] = DFFE(E1_LATCHED_V_COUNT_Q3[20]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1L756 is position_velocity_interface_unit:inst18|Mux~3728 at LC7_15_T2
--operation mode is normal

E1L756 = TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q4[20] # TJ1_dc_address[2]) # !TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q2[20] & !TJ1_dc_address[2]);


--E1_VELOCITY[20] is position_velocity_interface_unit:inst18|VELOCITY[20] at LC1_10_X2
--operation mode is normal

E1_VELOCITY[20]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L1463;
E1_VELOCITY[20] = DFFE(E1_VELOCITY[20]_lut_out, GLOBAL(clk), , , E1L1278);


--FE11L32 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~522 at LC8_6_E2
--operation mode is arithmetic

FE11L32 = AE1_partial_product_node[2][16] $ AE1_partial_product_node[1][18] $ !FE11L31;

--FE11L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~524 at LC8_6_E2
--operation mode is arithmetic

FE11L33 = CARRY(AE1_partial_product_node[2][16] & !AE1_partial_product_node[1][18] & !FE11L31 # !AE1_partial_product_node[2][16] & (!FE11L31 # !AE1_partial_product_node[1][18]));


--FE8L22 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~509 at LC4_12_A2
--operation mode is arithmetic

FE8L22 = AE1_partial_product_node[3][14] $ AE1_partial_product_node[4][12] $ !FE8L21;

--FE8L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~511 at LC4_12_A2
--operation mode is arithmetic

FE8L23 = CARRY(AE1_partial_product_node[3][14] & !AE1_partial_product_node[4][12] & !FE8L21 # !AE1_partial_product_node[3][14] & (!FE8L21 # !AE1_partial_product_node[4][12]));


--FE5L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~462 at LC10_2_A2
--operation mode is arithmetic

FE5L16 = AE1_partial_product_node[5][10] $ AE1_partial_product_node[6][8] $ !FE5L15;

--FE5L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~464 at LC10_2_A2
--operation mode is arithmetic

FE5L17 = CARRY(AE1_partial_product_node[5][10] & !AE1_partial_product_node[6][8] & !FE5L15 # !AE1_partial_product_node[5][10] & (!FE5L15 # !AE1_partial_product_node[6][8]));


--HJ1L92 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3642 at LC9_10_O1
--operation mode is normal

HJ1L92 = WJ1_do_fwd_a_alu & (KJ21_regout $ (PJ21_regout)) # !WJ1_do_fwd_a_alu & (XJ1_op_a[20]);


--E1L1640 is position_velocity_interface_unit:inst18|add~3193 at LC2_5_X2
--operation mode is arithmetic

E1L1640 = E1_LATCHED_V_COUNT_Q1[17] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[17] $ !E1L1633;

--E1L1642 is position_velocity_interface_unit:inst18|add~3195 at LC2_5_X2
--operation mode is arithmetic

E1L1642 = CARRY(E1_LATCHED_V_COUNT_Q1[17] & (!E1L1633 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[17]) # !E1_LATCHED_V_COUNT_Q1[17] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[17] & !E1L1633);


--E1L1637 is position_velocity_interface_unit:inst18|add~3189 at LC2_13_X2
--operation mode is arithmetic

E1L1637 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[17] $ E1_LATCHED_V_COUNT_Q1[17] $ !E1L1630;

--E1L1639 is position_velocity_interface_unit:inst18|add~3191 at LC2_13_X2
--operation mode is arithmetic

E1L1639 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[17] & (!E1L1630 # !E1_LATCHED_V_COUNT_Q1[17]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[17] & !E1_LATCHED_V_COUNT_Q1[17] & !E1L1630);


--E1_LATCHED_V_COUNT_Q2[17] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[17] at LC3_11_P2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[17]_lut_out = E1_VELOCITY_COUNT[17];
E1_LATCHED_V_COUNT_Q2[17] = DFFE(E1_LATCHED_V_COUNT_Q2[17]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q3[17] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[17] at LC6_10_P2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[17]_lut_out = E1_VELOCITY_COUNT[17];
E1_LATCHED_V_COUNT_Q3[17] = DFFE(E1_LATCHED_V_COUNT_Q3[17]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_POSITION_PRELOAD[17] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[17] at LC8_10_O2
--operation mode is normal

E1_POSITION_PRELOAD[17]_lut_out = XJ1_op_a[17];
E1_POSITION_PRELOAD[17] = DFFE(E1_POSITION_PRELOAD[17]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L1090 is position_velocity_interface_unit:inst18|POSITION_COUNT[17]~4293 at LC1_9_O2
--operation mode is normal

E1L1090 = E1L1088Q $ E1L1086;


--E1_LATCHED_V_COUNT_Q1[17] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[17] at LC10_10_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[17]_lut_out = E1_VELOCITY_COUNT[17];
E1_LATCHED_V_COUNT_Q1[17] = DFFE(E1_LATCHED_V_COUNT_Q1[17]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--FE14L34 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~529 at LC9_13_E2
--operation mode is arithmetic

FE14L34 = AE1_partial_product_node[0][18] $ (!FE14L37);

--FE14L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~531 at LC9_13_E2
--operation mode is arithmetic

FE14L35 = CARRY(AE1_partial_product_node[0][18] # !FE14L37);


--FE11L34 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~526 at LC5_6_E2
--operation mode is arithmetic

FE11L34 = AE1_partial_product_node[2][13] $ AE1_partial_product_node[1][15] $ FE11L39;

--FE11L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~528 at LC5_6_E2
--operation mode is arithmetic

FE11L35 = CARRY(AE1_partial_product_node[2][13] & (AE1_partial_product_node[1][15] # !FE11L39) # !AE1_partial_product_node[2][13] & AE1_partial_product_node[1][15] & !FE11L39);


--FE8L24 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~513 at LC1_12_A2
--operation mode is arithmetic

FE8L24 = AE1_partial_product_node[3][11] $ AE1_partial_product_node[4][9] $ FE8L31;

--FE8L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~515 at LC1_12_A2
--operation mode is arithmetic

FE8L25 = CARRY(AE1_partial_product_node[3][11] & (AE1_partial_product_node[4][9] # !FE8L31) # !AE1_partial_product_node[3][11] & AE1_partial_product_node[4][9] & !FE8L31);


--FE5L18 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~466 at LC7_2_A2
--operation mode is arithmetic

FE5L18 = AE1_partial_product_node[5][7] $ AE1_partial_product_node[6][5] $ FE5L25;

--FE5L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~468 at LC7_2_A2
--operation mode is arithmetic

FE5L19 = CARRY(AE1_partial_product_node[5][7] & (AE1_partial_product_node[6][5] # !FE5L25) # !AE1_partial_product_node[5][7] & AE1_partial_product_node[6][5] & !FE5L25);


--HJ1L93 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3643 at LC2_2_X1
--operation mode is normal

HJ1L93 = WJ1_do_fwd_a_alu & (KJ18_regout $ (PJ18_regout)) # !WJ1_do_fwd_a_alu & (XJ1_op_a[17]);


--E1_POSITION_PRELOAD[18] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[18] at LC8_15_O2
--operation mode is normal

E1_POSITION_PRELOAD[18]_lut_out = XJ1_op_a[18];
E1_POSITION_PRELOAD[18] = DFFE(E1_POSITION_PRELOAD[18]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L1098 is position_velocity_interface_unit:inst18|POSITION_COUNT[18]~4295 at LC7_15_O2
--operation mode is normal

E1L1098 = E1L1096Q $ E1L1094;


--E1L728 is position_velocity_interface_unit:inst18|Mux~3714 at LC7_14_U2
--operation mode is normal

E1L728 = TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q4[18] # TJ1_dc_address[2]) # !TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q2[18] & !TJ1_dc_address[2]);


--E1_LATCHED_V_COUNT_Q3[18] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[18] at LC1_14_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[18]_lut_out = E1_VELOCITY_COUNT[18];
E1_LATCHED_V_COUNT_Q3[18] = DFFE(E1_LATCHED_V_COUNT_Q3[18]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_VELOCITY[18] is position_velocity_interface_unit:inst18|VELOCITY[18] at LC6_10_X2
--operation mode is normal

E1_VELOCITY[18]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L1461;
E1_VELOCITY[18] = DFFE(E1_VELOCITY[18]_lut_out, GLOBAL(clk), , , E1L1278);


--FE11L36 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~530 at LC6_6_E2
--operation mode is arithmetic

FE11L36 = AE1_partial_product_node[1][16] $ AE1_partial_product_node[2][14] $ !FE11L35;

--FE11L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~532 at LC6_6_E2
--operation mode is arithmetic

FE11L37 = CARRY(AE1_partial_product_node[1][16] & !AE1_partial_product_node[2][14] & !FE11L35 # !AE1_partial_product_node[1][16] & (!FE11L35 # !AE1_partial_product_node[2][14]));


--FE8L26 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~517 at LC2_12_A2
--operation mode is arithmetic

FE8L26 = AE1_partial_product_node[3][12] $ AE1_partial_product_node[4][10] $ !FE8L25;

--FE8L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~519 at LC2_12_A2
--operation mode is arithmetic

FE8L27 = CARRY(AE1_partial_product_node[3][12] & !AE1_partial_product_node[4][10] & !FE8L25 # !AE1_partial_product_node[3][12] & (!FE8L25 # !AE1_partial_product_node[4][10]));


--FE5L20 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~470 at LC8_2_A2
--operation mode is arithmetic

FE5L20 = AE1_partial_product_node[5][8] $ AE1_partial_product_node[6][6] $ !FE5L19;

--FE5L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~472 at LC8_2_A2
--operation mode is arithmetic

FE5L21 = CARRY(AE1_partial_product_node[5][8] & !AE1_partial_product_node[6][6] & !FE5L19 # !AE1_partial_product_node[5][8] & (!FE5L19 # !AE1_partial_product_node[6][6]));


--HJ1L94 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3644 at LC10_16_O1
--operation mode is normal

HJ1L94 = WJ1_do_fwd_a_alu & (KJ19_regout $ (PJ19_regout)) # !WJ1_do_fwd_a_alu & (XJ1_op_a[18]);


--E1_POSITION_PRELOAD[22] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[22] at LC2_14_Q2
--operation mode is normal

E1_POSITION_PRELOAD[22]_lut_out = XJ1_op_a[22];
E1_POSITION_PRELOAD[22] = DFFE(E1_POSITION_PRELOAD[22]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L1130 is position_velocity_interface_unit:inst18|POSITION_COUNT[22]~4303 at LC5_15_Q2
--operation mode is normal

E1L1130 = E1L1128Q $ (E1L1126);


--E1_LATCHED_V_COUNT_Q3[22] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[22] at LC10_10_Q2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[22]_lut_out = E1_VELOCITY_COUNT[22];
E1_LATCHED_V_COUNT_Q3[22] = DFFE(E1_LATCHED_V_COUNT_Q3[22]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_VELOCITY[22] is position_velocity_interface_unit:inst18|VELOCITY[22] at LC5_14_X2
--operation mode is normal

E1_VELOCITY[22]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L1465;
E1_VELOCITY[22] = DFFE(E1_VELOCITY[22]_lut_out, GLOBAL(clk), , , E1L1278);


--E1L784 is position_velocity_interface_unit:inst18|Mux~3742 at LC9_10_Q2
--operation mode is normal

E1L784 = TJ1_dc_address[2] & TJ1_dc_address[3] # !TJ1_dc_address[2] & (TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q4[22]) # !TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q2[22]);


--FE8L28 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~521 at LC6_12_A2
--operation mode is arithmetic

FE8L28 = AE1_partial_product_node[3][16] $ AE1_partial_product_node[4][14] $ !FE8L33;

--FE8L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~523 at LC6_12_A2
--operation mode is arithmetic

FE8L29 = CARRY(AE1_partial_product_node[3][16] & !AE1_partial_product_node[4][14] & !FE8L33 # !AE1_partial_product_node[3][16] & (!FE8L33 # !AE1_partial_product_node[4][14]));


--FE5L22 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~474 at LC2_4_A2
--operation mode is arithmetic

FE5L22 = AE1_partial_product_node[6][10] $ AE1_partial_product_node[5][12] $ !FE5L27;

--FE5L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~476 at LC2_4_A2
--operation mode is arithmetic

FE5L23 = CARRY(AE1_partial_product_node[6][10] & !AE1_partial_product_node[5][12] & !FE5L27 # !AE1_partial_product_node[6][10] & (!FE5L27 # !AE1_partial_product_node[5][12]));


--HJ1L95 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3645 at LC6_14_W1
--operation mode is normal

HJ1L95 = WJ1_do_fwd_a_alu & (PJ23_regout $ KJ23_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[22];


--E1_POSITION_PRELOAD[16] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[16] at LC1_10_V2
--operation mode is normal

E1_POSITION_PRELOAD[16]_lut_out = XJ1_op_a[16];
E1_POSITION_PRELOAD[16] = DFFE(E1_POSITION_PRELOAD[16]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L1082 is position_velocity_interface_unit:inst18|POSITION_COUNT[16]~4291 at LC2_10_V2
--operation mode is normal

E1L1082 = E1L1078 $ (E1L1080Q);


--E1L700 is position_velocity_interface_unit:inst18|Mux~3700 at LC5_10_P2
--operation mode is normal

E1L700 = TJ1_dc_address[3] & (TJ1_dc_address[2] # E1_LATCHED_V_COUNT_Q4[16]) # !TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q2[16] & !TJ1_dc_address[2];


--E1_LATCHED_V_COUNT_Q3[16] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[16] at LC4_10_P2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[16]_lut_out = E1_VELOCITY_COUNT[16];
E1_LATCHED_V_COUNT_Q3[16] = DFFE(E1_LATCHED_V_COUNT_Q3[16]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_VELOCITY[16] is position_velocity_interface_unit:inst18|VELOCITY[16] at LC8_14_X2
--operation mode is normal

E1_VELOCITY[16]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L1459;
E1_VELOCITY[16] = DFFE(E1_VELOCITY[16]_lut_out, GLOBAL(clk), , , E1L1278);


--FE14L36 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~533 at LC8_13_E2
--operation mode is arithmetic

FE14L36 = AE1_partial_product_node[0][16] $ (FE14L30);

--FE14L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~535 at LC8_13_E2
--operation mode is arithmetic

FE14L37 = CARRY(!AE1_partial_product_node[0][16] & (!FE14L30));


--FE11L38 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~534 at LC4_6_E2
--operation mode is arithmetic

FE11L38 = AE1_partial_product_node[2][12] $ AE1_partial_product_node[1][14] $ !FE11L26;

--FE11L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~536 at LC4_6_E2
--operation mode is arithmetic

FE11L39 = CARRY(AE1_partial_product_node[2][12] & !AE1_partial_product_node[1][14] & !FE11L26 # !AE1_partial_product_node[2][12] & (!FE11L26 # !AE1_partial_product_node[1][14]));


--FE8L30 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~525 at LC10_10_A2
--operation mode is arithmetic

FE8L30 = AE1_partial_product_node[3][10] $ AE1_partial_product_node[4][8] $ !FE8L14;

--FE8L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~527 at LC10_10_A2
--operation mode is arithmetic

FE8L31 = CARRY(AE1_partial_product_node[3][10] & !AE1_partial_product_node[4][8] & !FE8L14 # !AE1_partial_product_node[3][10] & (!FE8L14 # !AE1_partial_product_node[4][8]));


--FE5L24 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~478 at LC6_2_A2
--operation mode is arithmetic

FE5L24 = AE1_partial_product_node[5][6] $ AE1_partial_product_node[6][4] $ !FE5L8;

--FE5L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~480 at LC6_2_A2
--operation mode is arithmetic

FE5L25 = CARRY(AE1_partial_product_node[5][6] & !AE1_partial_product_node[6][4] & !FE5L8 # !AE1_partial_product_node[5][6] & (!FE5L8 # !AE1_partial_product_node[6][4]));


--HJ1L96 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3646 at LC7_1_O1
--operation mode is normal

HJ1L96 = WJ1_do_fwd_a_alu & (KJ17_regout $ (PJ17_regout)) # !WJ1_do_fwd_a_alu & (XJ1_op_a[16]);


--E1_VELOCITY_COUNT[27] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[27] at LC2_7_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[27]_lut_out = E1_VELOCITY_COUNT[27] $ (E1L1425);
E1_VELOCITY_COUNT[27] = DFFE(E1_VELOCITY_COUNT[27]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1428 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[27]~1307 at LC2_7_U2
--operation mode is arithmetic

E1L1428 = CARRY(!E1L1425 # !E1_VELOCITY_COUNT[27]);


--E1_LATCHED_V_COUNT_Q4[27] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[27] at LC4_11_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[27]_lut_out = E1_VELOCITY_COUNT[27];
E1_LATCHED_V_COUNT_Q4[27] = DFFE(E1_LATCHED_V_COUNT_Q4[27]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_VELOCITY[27] is position_velocity_interface_unit:inst18|VELOCITY[27] at LC7_6_X2
--operation mode is normal

E1_VELOCITY[27]_lut_out = !E1L1443 & (E1L1855 & E1L1717 # !E1L1855 & (E1L1720));
E1_VELOCITY[27] = DFFE(E1_VELOCITY[27]_lut_out, GLOBAL(clk), , , E1L1278);


--E1L846 is position_velocity_interface_unit:inst18|Mux~3773 at LC6_11_U2
--operation mode is normal

E1L846 = TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q3[27] # TJ1_dc_address[3]) # !TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q2[27] & (!TJ1_dc_address[3]);


--E1L850 is position_velocity_interface_unit:inst18|Mux~3775 at LC2_10_U2
--operation mode is normal

E1L850 = TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q1[27] & TJ1_dc_address[2]);


--FE17_sout_node[17] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[17] at LC2_13_A2
--operation mode is arithmetic

FE17_sout_node[17]_lut_out = FE8L19 $ FE5L32 $ !FE17L41;
FE17_sout_node[17] = DFFE(FE17_sout_node[17]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L43 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[17]~176 at LC2_13_A2
--operation mode is arithmetic

FE17L43 = CARRY(FE8L19 & (FE5L32 # !FE17L41) # !FE8L19 & FE5L32 & !FE17L41);


--AE1_partial_product_node[7][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][13] at LC7_5_K1
--operation mode is normal

AE1_partial_product_node[7][13]_lut_out = BE1L28 & (BE1L39 $ !HJ1_true_regA[13]) # !BE1L28 & (!BE1L39 # !HJ1_true_regA[12]);
AE1_partial_product_node[7][13] = DFFE(AE1_partial_product_node[7][13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[8][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][11] at LC6_3_K1
--operation mode is normal

AE1_partial_product_node[8][11]_lut_out = !BE1L29 # !HJ1_true_regA[11];
AE1_partial_product_node[8][11] = DFFE(AE1_partial_product_node[8][11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L144 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9891 at LC2_13_Q1
--operation mode is arithmetic

L1L144 = L1L154 $ (!HJ1L66 # !HJ1L100);

--L1L145 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9893 at LC2_13_Q1
--operation mode is arithmetic

L1L145 = CARRY(HJ1L100 & HJ1L66 # !L1L154);


--L1L146 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9895 at LC9_14_B1
--operation mode is normal

L1L146 = HJ1_true_regA[31] & (L1L144) # !HJ1_true_regA[31] & (HJ1_true_regA[27]);


--KK1_rx_data[3] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[3] at LC5_11_C2
--operation mode is normal

KK1_rx_data[3]_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4];
KK1_rx_data[3] = DFFE(KK1_rx_data[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1_got_new_char);


--JK1L36 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[3]~696 at LC1_11_C2
--operation mode is normal

JK1L36 = JK1_control_reg[3] & !VD1L1 & (!KK1_rx_data[3] # !VD1L2) # !JK1_control_reg[3] & (!KK1_rx_data[3] # !VD1L2);

--JK1L38 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[3]~727 at LC1_11_C2
--operation mode is normal

JK1L38 = JK1_control_reg[3] & !VD1L1 & (!KK1_rx_data[3] # !VD1L2) # !JK1_control_reg[3] & (!KK1_rx_data[3] # !VD1L2);


--JK1L37 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[3]~713 at LC2_11_C2
--operation mode is normal

JK1L37 = (KK1_rx_overrun & !VD1L6 & (!VD1L3 # !JK1_tx_data[3]) # !KK1_rx_overrun & (!VD1L3 # !JK1_tx_data[3])) & CASCADE(JK1L38);


--RK1_WS2 is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|WS2 at LC10_11_Q2
--operation mode is normal

RK1_WS2_lut_out = !TJ1_dc_address[5] & RK1_WS1W & E1L179 & !TJ1_dc_address[2];
RK1_WS2 = DFFE(RK1_WS2_lut_out, GLOBAL(clk), , , );


--E1L177 is position_velocity_interface_unit:inst18|GP_POS_CAM1_WR_ENBL~11 at LC9_16_Q2
--operation mode is normal

E1L177 = E1L466 & !TJ1_dc_address[2] & !TJ1_dc_address[5] & E1L464;


--RK1_pattern_reg_node[0] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[0] at LC10_6_Q2
--operation mode is normal

RK1_pattern_reg_node[0]_lut_out = E1L177 & (XJ1_op_a[0]) # !E1L177 & E1L948;
RK1_pattern_reg_node[0] = DFFE(RK1_pattern_reg_node[0]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[1] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[1] at LC8_12_Q2
--operation mode is normal

RK1_pattern_reg_node[1]_lut_out = E1L177 & (XJ1_op_a[1]) # !E1L177 & E1L960;
RK1_pattern_reg_node[1] = DFFE(RK1_pattern_reg_node[1]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[2] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[2] at LC9_8_Q2
--operation mode is normal

RK1_pattern_reg_node[2]_lut_out = E1L177 & (XJ1_op_a[2]) # !E1L177 & E1L972;
RK1_pattern_reg_node[2] = DFFE(RK1_pattern_reg_node[2]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[3] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[3] at LC6_2_Q2
--operation mode is normal

RK1_pattern_reg_node[3]_lut_out = E1L177 & (XJ1_op_a[3]) # !E1L177 & E1L980;
RK1_pattern_reg_node[3] = DFFE(RK1_pattern_reg_node[3]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[4] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[4] at LC5_14_Q2
--operation mode is normal

RK1_pattern_reg_node[4]_lut_out = E1L177 & XJ1_op_a[4] # !E1L177 & (E1L988);
RK1_pattern_reg_node[4] = DFFE(RK1_pattern_reg_node[4]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[5] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[5] at LC2_8_Q2
--operation mode is normal

RK1_pattern_reg_node[5]_lut_out = E1L177 & (XJ1_op_a[5]) # !E1L177 & E1L996;
RK1_pattern_reg_node[5] = DFFE(RK1_pattern_reg_node[5]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[6] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[6] at LC4_2_Q2
--operation mode is normal

RK1_pattern_reg_node[6]_lut_out = E1L177 & (XJ1_op_a[6]) # !E1L177 & E1L1004;
RK1_pattern_reg_node[6] = DFFE(RK1_pattern_reg_node[6]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[7] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[7] at LC5_6_Q2
--operation mode is normal

RK1_pattern_reg_node[7]_lut_out = E1L177 & (XJ1_op_a[7]) # !E1L177 & E1L1012;
RK1_pattern_reg_node[7] = DFFE(RK1_pattern_reg_node[7]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[8] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[8] at LC3_2_Q2
--operation mode is normal

RK1_pattern_reg_node[8]_lut_out = E1L177 & (XJ1_op_a[8]) # !E1L177 & E1L1020;
RK1_pattern_reg_node[8] = DFFE(RK1_pattern_reg_node[8]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[9] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[9] at LC9_9_Q2
--operation mode is normal

RK1_pattern_reg_node[9]_lut_out = E1L177 & XJ1_op_a[9] # !E1L177 & (E1L1028);
RK1_pattern_reg_node[9] = DFFE(RK1_pattern_reg_node[9]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[10] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[10] at LC4_6_Q2
--operation mode is normal

RK1_pattern_reg_node[10]_lut_out = E1L177 & (XJ1_op_a[10]) # !E1L177 & E1L1036;
RK1_pattern_reg_node[10] = DFFE(RK1_pattern_reg_node[10]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[11] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[11] at LC4_4_Q2
--operation mode is normal

RK1_pattern_reg_node[11]_lut_out = E1L177 & XJ1_op_a[11] # !E1L177 & (E1L1044);
RK1_pattern_reg_node[11] = DFFE(RK1_pattern_reg_node[11]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[12] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[12] at LC1_14_Q2
--operation mode is normal

RK1_pattern_reg_node[12]_lut_out = E1L177 & XJ1_op_a[12] # !E1L177 & (E1L1052);
RK1_pattern_reg_node[12] = DFFE(RK1_pattern_reg_node[12]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[13] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[13] at LC3_16_Q2
--operation mode is normal

RK1_pattern_reg_node[13]_lut_out = E1L177 & (XJ1_op_a[13]) # !E1L177 & E1L1060;
RK1_pattern_reg_node[13] = DFFE(RK1_pattern_reg_node[13]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[14] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[14] at LC9_4_Q2
--operation mode is normal

RK1_pattern_reg_node[14]_lut_out = E1L177 & (XJ1_op_a[14]) # !E1L177 & E1L1068;
RK1_pattern_reg_node[14] = DFFE(RK1_pattern_reg_node[14]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[15] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[15] at LC7_4_Q2
--operation mode is normal

RK1_pattern_reg_node[15]_lut_out = E1L177 & XJ1_op_a[15] # !E1L177 & (E1L1076);
RK1_pattern_reg_node[15] = DFFE(RK1_pattern_reg_node[15]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[16] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[16] at LC6_16_Q2
--operation mode is normal

RK1_pattern_reg_node[16]_lut_out = E1L177 & XJ1_op_a[16] # !E1L177 & (E1L1084);
RK1_pattern_reg_node[16] = DFFE(RK1_pattern_reg_node[16]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[17] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[17] at LC1_16_Q2
--operation mode is normal

RK1_pattern_reg_node[17]_lut_out = E1L177 & (XJ1_op_a[17]) # !E1L177 & E1L1092;
RK1_pattern_reg_node[17] = DFFE(RK1_pattern_reg_node[17]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[18] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[18] at LC6_6_Q2
--operation mode is normal

RK1_pattern_reg_node[18]_lut_out = E1L177 & (XJ1_op_a[18]) # !E1L177 & E1L1100;
RK1_pattern_reg_node[18] = DFFE(RK1_pattern_reg_node[18]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[19] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[19] at LC7_2_Q2
--operation mode is normal

RK1_pattern_reg_node[19]_lut_out = E1L177 & (XJ1_op_a[19]) # !E1L177 & E1L1108;
RK1_pattern_reg_node[19] = DFFE(RK1_pattern_reg_node[19]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[20] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[20] at LC9_14_Q2
--operation mode is normal

RK1_pattern_reg_node[20]_lut_out = E1L177 & (XJ1_op_a[20]) # !E1L177 & E1L1116;
RK1_pattern_reg_node[20] = DFFE(RK1_pattern_reg_node[20]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[21] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[21] at LC4_8_Q2
--operation mode is normal

RK1_pattern_reg_node[21]_lut_out = E1L177 & (XJ1_op_a[21]) # !E1L177 & E1L1124;
RK1_pattern_reg_node[21] = DFFE(RK1_pattern_reg_node[21]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[22] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[22] at LC4_16_Q2
--operation mode is normal

RK1_pattern_reg_node[22]_lut_out = E1L177 & XJ1_op_a[22] # !E1L177 & (E1L1132);
RK1_pattern_reg_node[22] = DFFE(RK1_pattern_reg_node[22]_lut_out, GLOBAL(clk), , , );


--RK1_pattern_reg_node[23] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[23] at LC8_8_Q2
--operation mode is normal

RK1_pattern_reg_node[23]_lut_out = E1L177 & (XJ1_op_a[23]) # !E1L177 & E1L1140;
RK1_pattern_reg_node[23] = DFFE(RK1_pattern_reg_node[23]_lut_out, GLOBAL(clk), , , );


--E1L528 is position_velocity_interface_unit:inst18|Mux~3614 at LC5_11_Y2
--operation mode is normal

E1L528 = TJ1_dc_address[5] & (E1L524 & (E1L526) # !E1L524 & E1L518) # !TJ1_dc_address[5] & (E1L524);


--MD1_counter_snapshot[3] is dual_processor:inst|timer1:the_timer1|counter_snapshot[3] at LC3_12_W2
--operation mode is normal

MD1_counter_snapshot[3]_lut_out = MD1_internal_counter[3];
MD1_counter_snapshot[3] = DFFE(MD1_counter_snapshot[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L172 is dual_processor:inst|timer1:the_timer1|read_mux_out[3]~1336 at LC5_12_W2
--operation mode is normal

MD1L172 = VD1L7 & (MD1_counter_snapshot[3] # MD1_period_h_register[3] & VD1L1) # !VD1L7 & (MD1_period_h_register[3] & VD1L1);


--MD1_counter_snapshot[19] is dual_processor:inst|timer1:the_timer1|counter_snapshot[19] at LC10_16_W2
--operation mode is normal

MD1_counter_snapshot[19]_lut_out = MD1_internal_counter[19];
MD1_counter_snapshot[19] = DFFE(MD1_counter_snapshot[19]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1_control_register[3] is dual_processor:inst|timer1:the_timer1|control_register[3] at LC9_5_S2
--operation mode is normal

MD1_control_register[3]_lut_out = XJ1_op_a[3];
MD1_control_register[3] = DFFE(MD1_control_register[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1_control_wr_strobe);


--MD1L173 is dual_processor:inst|timer1:the_timer1|read_mux_out[3]~1337 at LC4_16_W2
--operation mode is normal

MD1L173 = VD1L3 & (MD1_control_register[3] # MD1_counter_snapshot[19] & VD1L4) # !VD1L3 & (MD1_counter_snapshot[19] & VD1L4);


--FK1_rx_data[3] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[3] at LC2_14_S2
--operation mode is normal

FK1_rx_data[3]_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4];
FK1_rx_data[3] = DFFE(FK1_rx_data[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1_got_new_char);


--EK1L36 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[3]~708 at LC4_14_S2
--operation mode is normal

EK1L36 = EK1_control_reg[3] & !VD1L1 & (!VD1L2 # !FK1_rx_data[3]) # !EK1_control_reg[3] & (!VD1L2 # !FK1_rx_data[3]);

--EK1L38 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[3]~731 at LC4_14_S2
--operation mode is normal

EK1L38 = EK1_control_reg[3] & !VD1L1 & (!VD1L2 # !FK1_rx_data[3]) # !EK1_control_reg[3] & (!VD1L2 # !FK1_rx_data[3]);


--EK1L37 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[3]~717 at LC5_14_S2
--operation mode is normal

EK1L37 = (EK1_tx_data[3] & !VD1L3 & (!VD1L6 # !FK1_rx_overrun) # !EK1_tx_data[3] & (!VD1L6 # !FK1_rx_overrun)) & CASCADE(EK1L38);


--BE1L2 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~27 at LC1_7_S1
--operation mode is normal

BE1L2 = JJ1L57 $ (JJ1L44);


--E1_LATCHED_V_COUNT_Q1[24] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[24] at LC3_1_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[24]_lut_out = E1_VELOCITY_COUNT[24];
E1_LATCHED_V_COUNT_Q1[24] = DFFE(E1_LATCHED_V_COUNT_Q1[24]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L814 is position_velocity_interface_unit:inst18|Mux~3757 at LC4_16_J1
--operation mode is normal

E1L814 = TJ1_dc_address[2] & (E1L812 & E1_VELOCITY[24] # !E1L812 & (E1_LATCHED_V_COUNT_Q3[24])) # !TJ1_dc_address[2] & (E1L812);


--E1_VELOCITY_COUNT[24] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[24] at LC9_5_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[24]_lut_out = E1_VELOCITY_COUNT[24] $ (!E1L1416);
E1_VELOCITY_COUNT[24] = DFFE(E1_VELOCITY_COUNT[24]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1419 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[24]~1298 at LC9_5_U2
--operation mode is arithmetic

E1L1419 = CARRY(E1_VELOCITY_COUNT[24] & (!E1L1416));


--FE17_sout_node[14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[14] at LC9_11_A2
--operation mode is arithmetic

FE17_sout_node[14]_lut_out = FE5L34 $ FE8L36 $ FE17L35;
FE17_sout_node[14] = DFFE(FE17_sout_node[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[14]~179 at LC9_11_A2
--operation mode is arithmetic

FE17L37 = CARRY(FE5L34 & !FE8L36 & !FE17L35 # !FE5L34 & (!FE17L35 # !FE8L36));


--AE1_partial_product_node[7][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][10] at LC10_5_K1
--operation mode is normal

AE1_partial_product_node[7][10]_lut_out = BE1L28 & (HJ1_true_regA[10] $ !BE1L39) # !BE1L28 & (!HJ1_true_regA[9] # !BE1L39);
AE1_partial_product_node[7][10] = DFFE(AE1_partial_product_node[7][10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[8][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][8] at LC2_3_K1
--operation mode is normal

AE1_partial_product_node[8][8]_lut_out = !BE1L29 # !HJ1_true_regA[8];
AE1_partial_product_node[8][8] = DFFE(AE1_partial_product_node[8][8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L147 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9897 at LC9_11_Q1
--operation mode is arithmetic

L1L147 = L1L163 $ (HJ1L101 & HJ1L67);

--L1L148 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9899 at LC9_11_Q1
--operation mode is arithmetic

L1L148 = CARRY(!L1L163 & (!HJ1L67 # !HJ1L101));


--L1L149 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9901 at LC5_5_Q1
--operation mode is normal

L1L149 = HJ1_true_regA[31] & (L1L147) # !HJ1_true_regA[31] & HJ1_true_regA[24];


--VB1_MISO_reg is dual_processor:inst|dac_spi:the_dac_spi|MISO_reg at LC6_7_Z2
--operation mode is normal

VB1_MISO_reg_lut_out = VB1L192 & (VB1_SCLK_reg & (VB1_MISO_reg) # !VB1_SCLK_reg & MISO_dac_spi) # !VB1L192 & (VB1_MISO_reg);
VB1_MISO_reg = DFFE(VB1_MISO_reg_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , );


--VB1_tx_holding_reg[0] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[0] at LC5_7_Z2
--operation mode is normal

VB1_tx_holding_reg[0]_lut_out = XJ1_op_a[0];
VB1_tx_holding_reg[0] = DFFE(VB1_tx_holding_reg[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , VB1_write_tx_holding);


--VB1L190 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4015 at LC9_7_Z2
--operation mode is normal

VB1L190 = VB1_transmitting & (VB1_shift_reg[0]) # !VB1_transmitting & (VB1_tx_holding_primed & VB1_tx_holding_reg[0] # !VB1_tx_holding_primed & (VB1_shift_reg[0]));


--TC1L127 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[0]~518 at LC9_14_V2
--operation mode is normal

TC1L127 = TC1_timeout_occurred & !VD1L2 & (TC1_period_l_register[0] # !VD1L6) # !TC1_timeout_occurred & (TC1_period_l_register[0] # !VD1L6);

--TC1L129 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[0]~525 at LC9_14_V2
--operation mode is normal

TC1L129 = TC1_timeout_occurred & !VD1L2 & (TC1_period_l_register[0] # !VD1L6) # !TC1_timeout_occurred & (TC1_period_l_register[0] # !VD1L6);


--TC1L128 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[0]~521 at LC10_14_V2
--operation mode is normal

TC1L128 = (VD1L1 & !TC1_period_h_register[0] & (!VD1L3 # !TC1_control_register[0]) # !VD1L1 & (!VD1L3 # !TC1_control_register[0])) & CASCADE(TC1L129);


--PD1_counter_snapshot[0] is dual_processor:inst|timer2:the_timer2|counter_snapshot[0] at LC8_3_N2
--operation mode is normal

PD1_counter_snapshot[0]_lut_out = !PD1_internal_counter[0];
PD1_counter_snapshot[0] = DFFE(PD1_counter_snapshot[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L162 is dual_processor:inst|timer2:the_timer2|read_mux_out[0]~1370 at LC9_12_V2
--operation mode is normal

PD1L162 = (VD1L6 & PD1_period_l_register[0] & (!VD1L7 # !PD1_counter_snapshot[0]) # !VD1L6 & (!VD1L7 # !PD1_counter_snapshot[0])) & CASCADE(PD1L165);


--VC1L121 is dual_processor:inst|one_ms_timer:the_one_ms_timer|read_mux_out[0]~432 at LC3_14_R2
--operation mode is normal

VC1L121 = VC1_timeout_occurred & !VD1L2 & (VC1_period_l_register[0] # !VD1L6) # !VC1_timeout_occurred & (VC1_period_l_register[0] # !VD1L6);

--VC1L123 is dual_processor:inst|one_ms_timer:the_one_ms_timer|read_mux_out[0]~436 at LC3_14_R2
--operation mode is normal

VC1L123 = VC1_timeout_occurred & !VD1L2 & (VC1_period_l_register[0] # !VD1L6) # !VC1_timeout_occurred & (VC1_period_l_register[0] # !VD1L6);


--VC1L122 is dual_processor:inst|one_ms_timer:the_one_ms_timer|read_mux_out[0]~434 at LC4_14_R2
--operation mode is normal

VC1L122 = (VC1_control_register & !VD1L3 & (!VC1_period_h_register[0] # !VD1L1) # !VC1_control_register & (!VC1_period_h_register[0] # !VD1L1)) & CASCADE(VC1L123);


--MD1L160 is dual_processor:inst|timer1:the_timer1|read_mux_out[0]~1338 at LC6_2_W2
--operation mode is normal

MD1L160 = MD1_control_register[0] & !VD1L3 & (!VD1L2 # !MD1_timeout_occurred) # !MD1_control_register[0] & (!VD1L2 # !MD1_timeout_occurred);

--MD1L163 is dual_processor:inst|timer1:the_timer1|read_mux_out[0]~1400 at LC6_2_W2
--operation mode is normal

MD1L163 = MD1_control_register[0] & !VD1L3 & (!VD1L2 # !MD1_timeout_occurred) # !MD1_control_register[0] & (!VD1L2 # !MD1_timeout_occurred);


--MD1_counter_snapshot[16] is dual_processor:inst|timer1:the_timer1|counter_snapshot[16] at LC4_6_W2
--operation mode is normal

MD1_counter_snapshot[16]_lut_out = MD1_internal_counter[16];
MD1_counter_snapshot[16] = DFFE(MD1_counter_snapshot[16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L162 is dual_processor:inst|timer1:the_timer1|read_mux_out[0]~1369 at LC7_2_W2
--operation mode is normal

MD1L162 = (VD1L4 & !MD1_counter_snapshot[16] & (!VD1L1 # !MD1_period_h_register[0]) # !VD1L4 & (!VD1L1 # !MD1_period_h_register[0])) & CASCADE(MD1L163);

--MD1L164 is dual_processor:inst|timer1:the_timer1|read_mux_out[0]~1401 at LC7_2_W2
--operation mode is normal

MD1L164 = (VD1L4 & !MD1_counter_snapshot[16] & (!VD1L1 # !MD1_period_h_register[0]) # !VD1L4 & (!VD1L1 # !MD1_period_h_register[0])) & CASCADE(MD1L163);


--E1_Q3_HAS_CHANGED is position_velocity_interface_unit:inst18|Q3_HAS_CHANGED at LC8_2_T2
--operation mode is normal

E1_Q3_HAS_CHANGED_lut_out = D1_REQUEST_FOR_SP_Q3 & !E1_PREV_Q3;
E1_Q3_HAS_CHANGED = DFFE(E1_Q3_HAS_CHANGED_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1_Q2_HAS_CHANGED is position_velocity_interface_unit:inst18|Q2_HAS_CHANGED at LC2_2_T2
--operation mode is normal

E1_Q2_HAS_CHANGED_lut_out = D1_REQUEST_FOR_SP_Q2 & (!E1_PREV_Q2);
E1_Q2_HAS_CHANGED = DFFE(E1_Q2_HAS_CHANGED_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--D1_LATCHED_QUADRATURE_ERROR is quad_decoder:inst12|LATCHED_QUADRATURE_ERROR at LC9_15_T2
--operation mode is normal

D1_LATCHED_QUADRATURE_ERROR_lut_out = D1L18 # D1_LATCHED_QUADRATURE_ERROR & D1_CNT[1] & D1L14;
D1_LATCHED_QUADRATURE_ERROR = DFFE(D1_LATCHED_QUADRATURE_ERROR_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1L1487 is position_velocity_interface_unit:inst18|add~2989 at LC5_1_X2
--operation mode is arithmetic

E1L1487 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[0] $ E1_LATCHED_V_COUNT_Q1[0];

--E1L1489 is position_velocity_interface_unit:inst18|add~2991 at LC5_1_X2
--operation mode is arithmetic

E1L1489 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[0] # !E1_LATCHED_V_COUNT_Q1[0]);


--E1L1484 is position_velocity_interface_unit:inst18|add~2985 at LC5_9_X2
--operation mode is arithmetic

E1L1484 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[0] $ E1_LATCHED_V_COUNT_Q1[0];

--E1L1486 is position_velocity_interface_unit:inst18|add~2987 at LC5_9_X2
--operation mode is arithmetic

E1L1486 = CARRY(E1_LATCHED_V_COUNT_Q1[0] # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[0]);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[31] at LC9_10_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[31]_lut_out = E1_LATCHED_V_COUNT_Q1[31];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[31]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LAST_SP_WAS_Q1 is position_velocity_interface_unit:inst18|LAST_SP_WAS_Q1 at LC3_9_P2
--operation mode is normal

E1_LAST_SP_WAS_Q1_lut_out = E1_Q1_HAS_CHANGED;
E1_LAST_SP_WAS_Q1 = DFFE(E1_LAST_SP_WAS_Q1_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1L282 is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[15]~16 at LC2_15_T2
--operation mode is normal

E1L282 = E1_Q2_HAS_CHANGED & (!E1_Q1_HAS_CHANGED);


--E1_ENABLE_WAS_LOW is position_velocity_interface_unit:inst18|ENABLE_WAS_LOW at LC1_1_X1
--operation mode is normal

E1_ENABLE_WAS_LOW_lut_out = E1L52 & !E1L54 & !E1L56 # !E1L52 & (!E1_CNT[0]);
E1_ENABLE_WAS_LOW = DFFE(E1_ENABLE_WAS_LOW_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1L58 is position_velocity_interface_unit:inst18|ENABLE_VELOCITY_CTR~468 at LC9_1_X1
--operation mode is normal

E1L58 = E1L52 & (E1L54 # E1L56) # !E1L52 & (E1_CNT[0]);


--QC1_data_out[3] is dual_processor:inst|misc_outs:the_misc_outs|data_out[3] at LC8_13_O2
--operation mode is normal

QC1_data_out[3]_lut_out = XJ1_op_a[3];
QC1_data_out[3] = DFFE(QC1_data_out[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , QC1L1);


--E1L1190 is position_velocity_interface_unit:inst18|POSITION_PRELOAD[23]~1368 at LC10_13_Q2
--operation mode is normal

E1L1190 = !TJ1_dc_address[2] & E1L466 & TJ1_dc_address[5] & E1L464;


--E1L944Q is position_velocity_interface_unit:inst18|POSITION_COUNT[0]~4258 at LC6_12_O2
--operation mode is normal

E1L944Q_lut_out = E1L942 $ E1L1490;
E1L944Q = DFFE(E1L944Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L942 is position_velocity_interface_unit:inst18|POSITION_COUNT[0]~1029 at LC5_12_O2
--operation mode is normal

E1L942 = E1L1853 & (E1_POSITION_PRELOAD[0]) # !E1L1853 & (E1L942);


--TE1L86 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_write_8~131 at LC1_16_D2
--operation mode is normal

TE1L86 = LE1_instruction_1[13] & !LE1_instruction_1[15] & !LE1_instruction_1[11] & LE1_instruction_1[14];

--TE1L88 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_write_8~135 at LC1_16_D2
--operation mode is normal

TE1L88 = LE1_instruction_1[13] & !LE1_instruction_1[15] & !LE1_instruction_1[11] & LE1_instruction_1[14];


--TE1L68 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_dynamic_narrow_write~88 at LC4_1_D2
--operation mode is normal

TE1L68 = LE1_instruction_1[9] & (!LE1_instruction_1[8]);


--TE1L87 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_write_8~133 at LC2_16_D2
--operation mode is normal

TE1L87 = (LE1_instruction_1[12] & LE1_instruction_1[10] & !LE1_instruction_1[7] & TE1L68 # !LE1_instruction_1[12] & !LE1_instruction_1[10]) & CASCADE(TE1L88);


--L1L150 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9903 at LC6_11_J2
--operation mode is normal

L1L150 = L1_subtract $ (L1L166 $ L1_b[31]);


--L1_q[64] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[64] at LC9_10_J2
--operation mode is normal

L1_q[64]_lut_out = L1L151 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[64] = DFFE(L1_q[64]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L151 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9907 at LC5_10_J2
--operation mode is arithmetic

L1L151 = L1_q[63] $ L1L150 $ L1L168;

--L1L152 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9909 at LC5_10_J2
--operation mode is arithmetic

L1L152 = CARRY(L1_q[63] & !L1L150 & !L1L168 # !L1_q[63] & (!L1L168 # !L1L150));


--E1_LATCHED_V_COUNT_Q1[26] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[26] at LC4_10_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[26]_lut_out = E1_VELOCITY_COUNT[26];
E1_LATCHED_V_COUNT_Q1[26] = DFFE(E1_LATCHED_V_COUNT_Q1[26]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_VELOCITY_COUNT[26] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[26] at LC1_7_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[26]_lut_out = E1_VELOCITY_COUNT[26] $ (!E1L1422);
E1_VELOCITY_COUNT[26] = DFFE(E1_VELOCITY_COUNT[26]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1425 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[26]~1304 at LC1_7_U2
--operation mode is arithmetic

E1L1425 = CARRY(E1_VELOCITY_COUNT[26] & (!E1L1422));


--E1L838 is position_velocity_interface_unit:inst18|Mux~3769 at LC2_10_P2
--operation mode is normal

E1L838 = TJ1_dc_address[2] & (E1L836 & (E1_VELOCITY[26]) # !E1L836 & E1_LATCHED_V_COUNT_Q3[26]) # !TJ1_dc_address[2] & (E1L836);


--FE17_sout_node[16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[16] at LC1_13_A2
--operation mode is arithmetic

FE17_sout_node[16]_lut_out = FE8L19 $ FE5L36 $ FE17L39;
FE17_sout_node[16] = DFFE(FE17_sout_node[16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L41 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[16]~182 at LC1_13_A2
--operation mode is arithmetic

FE17L41 = CARRY(FE8L19 & !FE5L36 & !FE17L39 # !FE8L19 & (!FE17L39 # !FE5L36));


--AE1_partial_product_node[7][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][12] at LC8_7_K1
--operation mode is normal

AE1_partial_product_node[7][12]_lut_out = BE1L28 & (BE1L39 $ !HJ1_true_regA[12]) # !BE1L28 & (!HJ1_true_regA[11] # !BE1L39);
AE1_partial_product_node[7][12] = DFFE(AE1_partial_product_node[7][12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[8][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][10] at LC7_3_K1
--operation mode is normal

AE1_partial_product_node[8][10]_lut_out = !BE1L29 # !HJ1_true_regA[10];
AE1_partial_product_node[8][10] = DFFE(AE1_partial_product_node[8][10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L153 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9911 at LC1_13_Q1
--operation mode is arithmetic

L1L153 = L1L142 $ (HJ1L68 & HJ1L102);

--L1L154 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9913 at LC1_13_Q1
--operation mode is arithmetic

L1L154 = CARRY(!L1L142 & (!HJ1L102 # !HJ1L68));


--L1L155 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9915 at LC3_14_B1
--operation mode is normal

L1L155 = HJ1_true_regA[31] & (L1L153) # !HJ1_true_regA[31] & HJ1_true_regA[26];


--KK1_rx_data[2] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[2] at LC5_8_C2
--operation mode is normal

KK1_rx_data[2]_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3];
KK1_rx_data[2] = DFFE(KK1_rx_data[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1_got_new_char);


--JK1L33 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[2]~698 at LC9_12_C2
--operation mode is normal

JK1L33 = VD1L2 & !KK1_rx_data[2] & (!VD1L1 # !JK1_control_reg[2]) # !VD1L2 & (!VD1L1 # !JK1_control_reg[2]);

--JK1L35 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[2]~728 at LC9_12_C2
--operation mode is normal

JK1L35 = VD1L2 & !KK1_rx_data[2] & (!VD1L1 # !JK1_control_reg[2]) # !VD1L2 & (!VD1L1 # !JK1_control_reg[2]);


--JK1L34 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[2]~714 at LC10_12_C2
--operation mode is normal

JK1L34 = (KK1_break_detect & !VD1L6 & (!VD1L3 # !JK1_tx_data[2]) # !KK1_break_detect & (!VD1L3 # !JK1_tx_data[2])) & CASCADE(JK1L35);


--D1_REQUEST_FOR_SP_Q1 is quad_decoder:inst12|REQUEST_FOR_SP_Q1 at LC9_1_T2
--operation mode is normal

D1_REQUEST_FOR_SP_Q1_lut_out = D1L46 & (D1L42 & !D1_AAA) # !D1L46 & D1_REQUEST_FOR_SP_Q1;
D1_REQUEST_FOR_SP_Q1 = DFFE(D1_REQUEST_FOR_SP_Q1_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1_PREV_Q1 is position_velocity_interface_unit:inst18|PREV_Q1 at LC8_9_P2
--operation mode is normal

E1_PREV_Q1_lut_out = !D1_REQUEST_FOR_SP_Q1;
E1_PREV_Q1 = DFFE(E1_PREV_Q1_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1L1445 is position_velocity_interface_unit:inst18|VELOCITY~4551 at LC1_1_X2
--operation mode is normal

E1L1445 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L1502 & E1_LATCHED_V_COUNT_Q1[31] # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (!E1_LATCHED_V_COUNT_Q1[31] & E1L1505);


--E1_LATCHED_V_COUNT_Q2[2] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[2] at LC2_16_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[2]_lut_out = E1_VELOCITY_COUNT[2];
E1_LATCHED_V_COUNT_Q2[2] = DFFE(E1_LATCHED_V_COUNT_Q2[2]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q4[2] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[2] at LC4_12_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[2]_lut_out = E1_VELOCITY_COUNT[2];
E1_LATCHED_V_COUNT_Q4[2] = DFFE(E1_LATCHED_V_COUNT_Q4[2]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1L968Q is position_velocity_interface_unit:inst18|POSITION_COUNT[2]~4262 at LC10_7_Y2
--operation mode is normal

E1L968Q_lut_out = E1L966 $ E1L1508;
E1L968Q = DFFE(E1L968Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L966 is position_velocity_interface_unit:inst18|POSITION_COUNT[2]~1053 at LC8_7_Y2
--operation mode is normal

E1L966 = E1L1853 & (E1_POSITION_PRELOAD[2]) # !E1L1853 & E1L966;


--DB1_tx_holding_reg[6] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[6] at LC8_11_I2
--operation mode is normal

DB1_tx_holding_reg[6]_lut_out = FG1_op_a[6];
DB1_tx_holding_reg[6] = DFFE(DB1_tx_holding_reg[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1L189 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4011 at LC1_10_I2
--operation mode is normal

DB1L189 = DB1_transmitting & (DB1_shift_reg[6]) # !DB1_transmitting & (DB1_tx_holding_primed & DB1_tx_holding_reg[6] # !DB1_tx_holding_primed & (DB1_shift_reg[6]));


--E1_POSITION_PRELOAD[21] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[21] at LC3_11_T2
--operation mode is normal

E1_POSITION_PRELOAD[21]_lut_out = XJ1_op_a[21];
E1_POSITION_PRELOAD[21] = DFFE(E1_POSITION_PRELOAD[21]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L1122 is position_velocity_interface_unit:inst18|POSITION_COUNT[21]~4301 at LC6_11_T2
--operation mode is normal

E1L1122 = E1L1120Q $ E1L1118;


--E1_LATCHED_V_COUNT_Q1[21] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[21] at LC3_10_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[21]_lut_out = E1_VELOCITY_COUNT[21];
E1_LATCHED_V_COUNT_Q1[21] = DFFE(E1_LATCHED_V_COUNT_Q1[21]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q3[21] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[21] at LC6_6_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[21]_lut_out = E1_VELOCITY_COUNT[21];
E1_LATCHED_V_COUNT_Q3[21] = DFFE(E1_LATCHED_V_COUNT_Q3[21]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_LATCHED_V_COUNT_Q2[21] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[21] at LC9_6_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[21]_lut_out = E1_VELOCITY_COUNT[21];
E1_LATCHED_V_COUNT_Q2[21] = DFFE(E1_LATCHED_V_COUNT_Q2[21]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1L1673 is position_velocity_interface_unit:inst18|add~3237 at LC6_13_X2
--operation mode is arithmetic

E1L1673 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[21] $ E1_LATCHED_V_COUNT_Q1[21] $ !E1L1666;

--E1L1675 is position_velocity_interface_unit:inst18|add~3239 at LC6_13_X2
--operation mode is arithmetic

E1L1675 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[21] & (!E1L1666 # !E1_LATCHED_V_COUNT_Q1[21]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[21] & !E1_LATCHED_V_COUNT_Q1[21] & !E1L1666);


--E1L1676 is position_velocity_interface_unit:inst18|add~3241 at LC6_5_X2
--operation mode is arithmetic

E1L1676 = E1_LATCHED_V_COUNT_Q1[21] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[21] $ !E1L1669;

--E1L1678 is position_velocity_interface_unit:inst18|add~3243 at LC6_5_X2
--operation mode is arithmetic

E1L1678 = CARRY(E1_LATCHED_V_COUNT_Q1[21] & (!E1L1669 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[21]) # !E1_LATCHED_V_COUNT_Q1[21] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[21] & !E1L1669);


--FE11L40 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~538 at LC9_6_E2
--operation mode is arithmetic

FE11L40 = AE1_partial_product_node[2][18] $ AE1_partial_product_node[1][18] $ FE11L33;

--FE11L41 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~540 at LC9_6_E2
--operation mode is arithmetic

FE11L41 = CARRY(AE1_partial_product_node[2][18] & (AE1_partial_product_node[1][18] # !FE11L33) # !AE1_partial_product_node[2][18] & AE1_partial_product_node[1][18] & !FE11L33);


--FE8L32 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~529 at LC5_12_A2
--operation mode is arithmetic

FE8L32 = AE1_partial_product_node[3][15] $ AE1_partial_product_node[4][13] $ FE8L23;

--FE8L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~531 at LC5_12_A2
--operation mode is arithmetic

FE8L33 = CARRY(AE1_partial_product_node[3][15] & (AE1_partial_product_node[4][13] # !FE8L23) # !AE1_partial_product_node[3][15] & AE1_partial_product_node[4][13] & !FE8L23);


--FE5L26 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~482 at LC1_4_A2
--operation mode is arithmetic

FE5L26 = AE1_partial_product_node[6][9] $ AE1_partial_product_node[5][11] $ FE5L17;

--FE5L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~484 at LC1_4_A2
--operation mode is arithmetic

FE5L27 = CARRY(AE1_partial_product_node[6][9] & (AE1_partial_product_node[5][11] # !FE5L17) # !AE1_partial_product_node[6][9] & AE1_partial_product_node[5][11] & !FE5L17);


--HJ1L97 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3647 at LC9_16_P1
--operation mode is normal

HJ1L97 = WJ1_do_fwd_a_alu & (PJ22_regout $ KJ22_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[21];


--VB1L4 is dual_processor:inst|dac_spi:the_dac_spi|EOP~362 at LC8_8_Z1
--operation mode is normal

VB1L4 = XJ1_op_a[12] & VB1_endofpacketvalue_reg[12] & (VB1_endofpacketvalue_reg[1] $ !XJ1_op_a[1]) # !XJ1_op_a[12] & !VB1_endofpacketvalue_reg[12] & (VB1_endofpacketvalue_reg[1] $ !XJ1_op_a[1]);

--VB1L24 is dual_processor:inst|dac_spi:the_dac_spi|EOP~400 at LC8_8_Z1
--operation mode is normal

VB1L24 = XJ1_op_a[12] & VB1_endofpacketvalue_reg[12] & (VB1_endofpacketvalue_reg[1] $ !XJ1_op_a[1]) # !XJ1_op_a[12] & !VB1_endofpacketvalue_reg[12] & (VB1_endofpacketvalue_reg[1] $ !XJ1_op_a[1]);


--VB1L14 is dual_processor:inst|dac_spi:the_dac_spi|EOP~380 at LC9_8_Z1
--operation mode is normal

VB1L14 = (XJ1_op_a[15] & VB1_endofpacketvalue_reg[15] & (XJ1_op_a[2] $ !VB1_endofpacketvalue_reg[2]) # !XJ1_op_a[15] & !VB1_endofpacketvalue_reg[15] & (XJ1_op_a[2] $ !VB1_endofpacketvalue_reg[2])) & CASCADE(VB1L24);


--VB1L5 is dual_processor:inst|dac_spi:the_dac_spi|EOP~364 at LC8_9_R2
--operation mode is normal

VB1L5 = VB1_endofpacketvalue_reg[7] & XJ1_op_a[7] & (XJ1_op_a[8] $ !VB1_endofpacketvalue_reg[8]) # !VB1_endofpacketvalue_reg[7] & !XJ1_op_a[7] & (XJ1_op_a[8] $ !VB1_endofpacketvalue_reg[8]);

--VB1L25 is dual_processor:inst|dac_spi:the_dac_spi|EOP~401 at LC8_9_R2
--operation mode is normal

VB1L25 = VB1_endofpacketvalue_reg[7] & XJ1_op_a[7] & (XJ1_op_a[8] $ !VB1_endofpacketvalue_reg[8]) # !VB1_endofpacketvalue_reg[7] & !XJ1_op_a[7] & (XJ1_op_a[8] $ !VB1_endofpacketvalue_reg[8]);


--VB1L15 is dual_processor:inst|dac_spi:the_dac_spi|EOP~381 at LC9_9_R2
--operation mode is normal

VB1L15 = (VB1_endofpacketvalue_reg[10] & XJ1_op_a[10] & (XJ1_op_a[9] $ !VB1_endofpacketvalue_reg[9]) # !VB1_endofpacketvalue_reg[10] & !XJ1_op_a[10] & (XJ1_op_a[9] $ !VB1_endofpacketvalue_reg[9])) & CASCADE(VB1L25);


--VB1L6 is dual_processor:inst|dac_spi:the_dac_spi|EOP~366 at LC1_11_R2
--operation mode is normal

VB1L6 = XJ1_op_a[3] & VB1_endofpacketvalue_reg[3] & (VB1_endofpacketvalue_reg[0] $ !XJ1_op_a[0]) # !XJ1_op_a[3] & !VB1_endofpacketvalue_reg[3] & (VB1_endofpacketvalue_reg[0] $ !XJ1_op_a[0]);

--VB1L26 is dual_processor:inst|dac_spi:the_dac_spi|EOP~402 at LC1_11_R2
--operation mode is normal

VB1L26 = XJ1_op_a[3] & VB1_endofpacketvalue_reg[3] & (VB1_endofpacketvalue_reg[0] $ !XJ1_op_a[0]) # !XJ1_op_a[3] & !VB1_endofpacketvalue_reg[3] & (VB1_endofpacketvalue_reg[0] $ !XJ1_op_a[0]);


--VB1L16 is dual_processor:inst|dac_spi:the_dac_spi|EOP~382 at LC2_11_R2
--operation mode is normal

VB1L16 = (VB1_endofpacketvalue_reg[11] & XJ1_op_a[11] & (VB1_endofpacketvalue_reg[4] $ !XJ1_op_a[4]) # !VB1_endofpacketvalue_reg[11] & !XJ1_op_a[11] & (VB1_endofpacketvalue_reg[4] $ !XJ1_op_a[4])) & CASCADE(VB1L26);


--VB1L7 is dual_processor:inst|dac_spi:the_dac_spi|EOP~368 at LC4_5_Z2
--operation mode is normal

VB1L7 = XJ1_op_a[13] & VB1_endofpacketvalue_reg[13] & (VB1_endofpacketvalue_reg[5] $ !XJ1_op_a[5]) # !XJ1_op_a[13] & !VB1_endofpacketvalue_reg[13] & (VB1_endofpacketvalue_reg[5] $ !XJ1_op_a[5]);

--VB1L27 is dual_processor:inst|dac_spi:the_dac_spi|EOP~403 at LC4_5_Z2
--operation mode is normal

VB1L27 = XJ1_op_a[13] & VB1_endofpacketvalue_reg[13] & (VB1_endofpacketvalue_reg[5] $ !XJ1_op_a[5]) # !XJ1_op_a[13] & !VB1_endofpacketvalue_reg[13] & (VB1_endofpacketvalue_reg[5] $ !XJ1_op_a[5]);


--VB1L17 is dual_processor:inst|dac_spi:the_dac_spi|EOP~383 at LC5_5_Z2
--operation mode is normal

VB1L17 = (XJ1_op_a[14] & VB1_endofpacketvalue_reg[14] & (XJ1_op_a[6] $ !VB1_endofpacketvalue_reg[6]) # !XJ1_op_a[14] & !VB1_endofpacketvalue_reg[14] & (XJ1_op_a[6] $ !VB1_endofpacketvalue_reg[6])) & CASCADE(VB1L27);


--VB1L8 is dual_processor:inst|dac_spi:the_dac_spi|EOP~370 at LC8_9_Z1
--operation mode is normal

VB1L8 = VB1_endofpacketvalue_reg[1] & VB1_rx_holding_reg[1] & (VB1_rx_holding_reg[12] $ !VB1_endofpacketvalue_reg[12]) # !VB1_endofpacketvalue_reg[1] & !VB1_rx_holding_reg[1] & (VB1_rx_holding_reg[12] $ !VB1_endofpacketvalue_reg[12]);

--VB1L28 is dual_processor:inst|dac_spi:the_dac_spi|EOP~404 at LC8_9_Z1
--operation mode is normal

VB1L28 = VB1_endofpacketvalue_reg[1] & VB1_rx_holding_reg[1] & (VB1_rx_holding_reg[12] $ !VB1_endofpacketvalue_reg[12]) # !VB1_endofpacketvalue_reg[1] & !VB1_rx_holding_reg[1] & (VB1_rx_holding_reg[12] $ !VB1_endofpacketvalue_reg[12]);


--VB1L18 is dual_processor:inst|dac_spi:the_dac_spi|EOP~384 at LC9_9_Z1
--operation mode is normal

VB1L18 = (VB1_endofpacketvalue_reg[15] & VB1_rx_holding_reg[15] & (VB1_rx_holding_reg[2] $ !VB1_endofpacketvalue_reg[2]) # !VB1_endofpacketvalue_reg[15] & !VB1_rx_holding_reg[15] & (VB1_rx_holding_reg[2] $ !VB1_endofpacketvalue_reg[2])) & CASCADE(VB1L28);


--VB1L9 is dual_processor:inst|dac_spi:the_dac_spi|EOP~372 at LC7_8_R2
--operation mode is normal

VB1L9 = VB1_rx_holding_reg[8] & VB1_endofpacketvalue_reg[8] & (VB1_rx_holding_reg[7] $ !VB1_endofpacketvalue_reg[7]) # !VB1_rx_holding_reg[8] & !VB1_endofpacketvalue_reg[8] & (VB1_rx_holding_reg[7] $ !VB1_endofpacketvalue_reg[7]);

--VB1L29 is dual_processor:inst|dac_spi:the_dac_spi|EOP~405 at LC7_8_R2
--operation mode is normal

VB1L29 = VB1_rx_holding_reg[8] & VB1_endofpacketvalue_reg[8] & (VB1_rx_holding_reg[7] $ !VB1_endofpacketvalue_reg[7]) # !VB1_rx_holding_reg[8] & !VB1_endofpacketvalue_reg[8] & (VB1_rx_holding_reg[7] $ !VB1_endofpacketvalue_reg[7]);


--VB1L19 is dual_processor:inst|dac_spi:the_dac_spi|EOP~385 at LC8_8_R2
--operation mode is normal

VB1L19 = (VB1_rx_holding_reg[10] & VB1_endofpacketvalue_reg[10] & (VB1_rx_holding_reg[9] $ !VB1_endofpacketvalue_reg[9]) # !VB1_rx_holding_reg[10] & !VB1_endofpacketvalue_reg[10] & (VB1_rx_holding_reg[9] $ !VB1_endofpacketvalue_reg[9])) & CASCADE(VB1L29);


--VB1L10 is dual_processor:inst|dac_spi:the_dac_spi|EOP~374 at LC6_11_R2
--operation mode is normal

VB1L10 = VB1_rx_holding_reg[3] & VB1_endofpacketvalue_reg[3] & (VB1_rx_holding_reg[0] $ !VB1_endofpacketvalue_reg[0]) # !VB1_rx_holding_reg[3] & !VB1_endofpacketvalue_reg[3] & (VB1_rx_holding_reg[0] $ !VB1_endofpacketvalue_reg[0]);

--VB1L30 is dual_processor:inst|dac_spi:the_dac_spi|EOP~406 at LC6_11_R2
--operation mode is normal

VB1L30 = VB1_rx_holding_reg[3] & VB1_endofpacketvalue_reg[3] & (VB1_rx_holding_reg[0] $ !VB1_endofpacketvalue_reg[0]) # !VB1_rx_holding_reg[3] & !VB1_endofpacketvalue_reg[3] & (VB1_rx_holding_reg[0] $ !VB1_endofpacketvalue_reg[0]);


--VB1L20 is dual_processor:inst|dac_spi:the_dac_spi|EOP~386 at LC7_11_R2
--operation mode is normal

VB1L20 = (VB1_rx_holding_reg[11] & VB1_endofpacketvalue_reg[11] & (VB1_endofpacketvalue_reg[4] $ !VB1_rx_holding_reg[4]) # !VB1_rx_holding_reg[11] & !VB1_endofpacketvalue_reg[11] & (VB1_endofpacketvalue_reg[4] $ !VB1_rx_holding_reg[4])) & CASCADE(VB1L30);


--VB1L11 is dual_processor:inst|dac_spi:the_dac_spi|EOP~376 at LC6_11_Z2
--operation mode is normal

VB1L11 = VB1_endofpacketvalue_reg[5] & VB1_rx_holding_reg[5] & (VB1_endofpacketvalue_reg[13] $ !VB1_rx_holding_reg[13]) # !VB1_endofpacketvalue_reg[5] & !VB1_rx_holding_reg[5] & (VB1_endofpacketvalue_reg[13] $ !VB1_rx_holding_reg[13]);

--VB1L31 is dual_processor:inst|dac_spi:the_dac_spi|EOP~407 at LC6_11_Z2
--operation mode is normal

VB1L31 = VB1_endofpacketvalue_reg[5] & VB1_rx_holding_reg[5] & (VB1_endofpacketvalue_reg[13] $ !VB1_rx_holding_reg[13]) # !VB1_endofpacketvalue_reg[5] & !VB1_rx_holding_reg[5] & (VB1_endofpacketvalue_reg[13] $ !VB1_rx_holding_reg[13]);


--VB1L21 is dual_processor:inst|dac_spi:the_dac_spi|EOP~387 at LC7_11_Z2
--operation mode is normal

VB1L21 = (VB1_rx_holding_reg[14] & VB1_endofpacketvalue_reg[14] & (VB1_endofpacketvalue_reg[6] $ !VB1_rx_holding_reg[6]) # !VB1_rx_holding_reg[14] & !VB1_endofpacketvalue_reg[14] & (VB1_endofpacketvalue_reg[6] $ !VB1_rx_holding_reg[6])) & CASCADE(VB1L31);


--E1_BOUNCEBACK_COMPARE[12] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[12] at LC6_8_Y2
--operation mode is arithmetic

E1_BOUNCEBACK_COMPARE[12]_lut_out = E1L1052 $ (!E1L36);
E1_BOUNCEBACK_COMPARE[12] = DFFE(E1_BOUNCEBACK_COMPARE[12]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L39 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[12]~108 at LC6_8_Y2
--operation mode is arithmetic

E1L39 = CARRY(E1L1052 # !E1L36);


--E1L1054 is position_velocity_interface_unit:inst18|POSITION_COUNT[13]~1185 at LC8_1_Y2
--operation mode is normal

E1L1054 = E1L1853 & E1_POSITION_PRELOAD[13] # !E1L1853 & (E1L1054);


--E1L1056Q is position_velocity_interface_unit:inst18|POSITION_COUNT[13]~4284 at LC2_1_Y2
--operation mode is normal

E1L1056Q_lut_out = E1L1054 $ (E1L1607);
E1L1056Q = DFFE(E1L1056Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1_BOUNCEBACK_COMPARE[2] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[2] at LC6_6_Y2
--operation mode is arithmetic

E1_BOUNCEBACK_COMPARE[2]_lut_out = E1L972 $ !E1L6;
E1_BOUNCEBACK_COMPARE[2] = DFFE(E1_BOUNCEBACK_COMPARE[2]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L9 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[2]~129 at LC6_6_Y2
--operation mode is arithmetic

E1L9 = CARRY(E1L972 # !E1L6);


--E1_BOUNCEBACK_COMPARE[5] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[5] at LC9_6_Y2
--operation mode is arithmetic

E1_BOUNCEBACK_COMPARE[5]_lut_out = E1L996 $ E1L15;
E1_BOUNCEBACK_COMPARE[5] = DFFE(E1_BOUNCEBACK_COMPARE[5]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L18 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[5]~105 at LC9_6_Y2
--operation mode is arithmetic

E1L18 = CARRY(!E1L996 & !E1L15);


--E1L1000Q is position_velocity_interface_unit:inst18|POSITION_COUNT[6]~4270 at LC2_5_O2
--operation mode is normal

E1L1000Q_lut_out = E1L998 $ (E1L1544);
E1L1000Q = DFFE(E1L1000Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L998 is position_velocity_interface_unit:inst18|POSITION_COUNT[6]~1101 at LC1_5_O2
--operation mode is normal

E1L998 = E1L1853 & (E1_POSITION_PRELOAD[6]) # !E1L1853 & E1L998;


--E1_BOUNCEBACK_COMPARE[7] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[7] at LC1_8_Y2
--operation mode is arithmetic

E1_BOUNCEBACK_COMPARE[7]_lut_out = E1L1012 $ E1L21;
E1_BOUNCEBACK_COMPARE[7] = DFFE(E1_BOUNCEBACK_COMPARE[7]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L24 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[7]~123 at LC1_8_Y2
--operation mode is arithmetic

E1L24 = CARRY(!E1L1012 & !E1L21);


--E1L1016Q is position_velocity_interface_unit:inst18|POSITION_COUNT[8]~4274 at LC4_15_Y2
--operation mode is normal

E1L1016Q_lut_out = E1L1014 $ E1L1562;
E1L1016Q = DFFE(E1L1016Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L1014 is position_velocity_interface_unit:inst18|POSITION_COUNT[8]~1125 at LC10_15_Y2
--operation mode is normal

E1L1014 = E1L1853 & E1_POSITION_PRELOAD[8] # !E1L1853 & (E1L1014);


--E1_BOUNCEBACK_COMPARE[9] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[9] at LC3_8_Y2
--operation mode is arithmetic

E1_BOUNCEBACK_COMPARE[9]_lut_out = E1L1028 $ E1L27;
E1_BOUNCEBACK_COMPARE[9] = DFFE(E1_BOUNCEBACK_COMPARE[9]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L30 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[9]~135 at LC3_8_Y2
--operation mode is arithmetic

E1L30 = CARRY(!E1L1028 & !E1L27);


--E1_POSITION_PRELOAD[9] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[9] at LC5_9_Y2
--operation mode is normal

E1_POSITION_PRELOAD[9]_lut_out = XJ1_op_a[9];
E1_POSITION_PRELOAD[9] = DFFE(E1_POSITION_PRELOAD[9]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L1026 is position_velocity_interface_unit:inst18|POSITION_COUNT[9]~4277 at LC6_9_Y2
--operation mode is normal

E1L1026 = E1L1024Q $ E1L1022;


--E1_POSITION_PRELOAD[3] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[3] at LC2_3_Y2
--operation mode is normal

E1_POSITION_PRELOAD[3]_lut_out = XJ1_op_a[3];
E1_POSITION_PRELOAD[3] = DFFE(E1_POSITION_PRELOAD[3]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L978 is position_velocity_interface_unit:inst18|POSITION_COUNT[3]~4265 at LC1_3_Y2
--operation mode is normal

E1L978 = E1L976Q $ E1L974;


--E1_BOUNCEBACK_COMPARE[3] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[3] at LC7_6_Y2
--operation mode is arithmetic

E1_BOUNCEBACK_COMPARE[3]_lut_out = E1L980 $ (E1L9);
E1_BOUNCEBACK_COMPARE[3] = DFFE(E1_BOUNCEBACK_COMPARE[3]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L12 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[3]~126 at LC7_6_Y2
--operation mode is arithmetic

E1L12 = CARRY(!E1L980 & (!E1L9));


--E1L132 is position_velocity_interface_unit:inst18|Equal~2711 at LC3_12_Y2
--operation mode is normal

E1L132 = E1_BOUNCEBACK_COMPARE[7] $ (E1L1853 & E1_POSITION_PRELOAD[7] # !E1L1853 & (E1L1010));

--E1L169 is position_velocity_interface_unit:inst18|Equal~2748 at LC3_12_Y2
--operation mode is normal

E1L169 = E1_BOUNCEBACK_COMPARE[7] $ (E1L1853 & E1_POSITION_PRELOAD[7] # !E1L1853 & (E1L1010));


--E1_BOUNCEBACK_COMPARE[4] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[4] at LC8_6_Y2
--operation mode is arithmetic

E1_BOUNCEBACK_COMPARE[4]_lut_out = E1L988 $ !E1L12;
E1_BOUNCEBACK_COMPARE[4] = DFFE(E1_BOUNCEBACK_COMPARE[4]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L15 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[4]~114 at LC8_6_Y2
--operation mode is arithmetic

E1L15 = CARRY(E1L988 # !E1L12);


--E1L128 is position_velocity_interface_unit:inst18|Equal~2707 at LC4_14_Y2
--operation mode is normal

E1L128 = E1_BOUNCEBACK_COMPARE[10] $ (E1L1853 & E1_POSITION_PRELOAD[10] # !E1L1853 & (E1L1034));

--E1L167 is position_velocity_interface_unit:inst18|Equal~2746 at LC4_14_Y2
--operation mode is normal

E1L167 = E1_BOUNCEBACK_COMPARE[10] $ (E1L1853 & E1_POSITION_PRELOAD[10] # !E1L1853 & (E1L1034));


--E1L134 is position_velocity_interface_unit:inst18|Equal~2713 at LC9_10_Y2
--operation mode is normal

E1L134 = E1_BOUNCEBACK_COMPARE[5] $ (E1L1853 & E1_POSITION_PRELOAD[5] # !E1L1853 & (E1L994));

--E1L170 is position_velocity_interface_unit:inst18|Equal~2749 at LC9_10_Y2
--operation mode is normal

E1L170 = E1_BOUNCEBACK_COMPARE[5] $ (E1L1853 & E1_POSITION_PRELOAD[5] # !E1L1853 & (E1L994));


--E1_BOUNCEBACK_COMPARE[1] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[1] at LC5_6_Y2
--operation mode is arithmetic

E1_BOUNCEBACK_COMPARE[1]_lut_out = E1L960 $ (E1L3);
E1_BOUNCEBACK_COMPARE[1] = DFFE(E1_BOUNCEBACK_COMPARE[1]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L6 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[1]~120 at LC5_6_Y2
--operation mode is arithmetic

E1L6 = CARRY(!E1L960 & (!E1L3));


--E1_POSITION_PRELOAD[1] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[1] at LC7_4_O2
--operation mode is normal

E1_POSITION_PRELOAD[1]_lut_out = XJ1_op_a[1];
E1_POSITION_PRELOAD[1] = DFFE(E1_POSITION_PRELOAD[1]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L958 is position_velocity_interface_unit:inst18|POSITION_COUNT[1]~4261 at LC10_1_O2
--operation mode is normal

E1L958 = E1L956Q $ (E1L954);


--E1L130 is position_velocity_interface_unit:inst18|Equal~2709 at LC8_8_Y2
--operation mode is normal

E1L130 = E1_BOUNCEBACK_COMPARE[11] $ (E1L1853 & E1_POSITION_PRELOAD[11] # !E1L1853 & (E1L1042));

--E1L168 is position_velocity_interface_unit:inst18|Equal~2747 at LC8_8_Y2
--operation mode is normal

E1L168 = E1_BOUNCEBACK_COMPARE[11] $ (E1L1853 & E1_POSITION_PRELOAD[11] # !E1L1853 & (E1L1042));


--E1_PB_COMPARE[3] is position_velocity_interface_unit:inst18|PB_COMPARE[3] at LC6_3_Y2
--operation mode is arithmetic

E1_PB_COMPARE[3]_lut_out = E1_PB_COMPARE[3] $ E1L908;
E1_PB_COMPARE[3] = DFFE(E1_PB_COMPARE[3]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L911 is position_velocity_interface_unit:inst18|PB_COMPARE[3]~953 at LC6_3_Y2
--operation mode is arithmetic

E1L911 = CARRY(!E1L908 # !E1_PB_COMPARE[3]);


--E1_POSITION_PRELOAD[5] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[5] at LC1_10_Y2
--operation mode is normal

E1_POSITION_PRELOAD[5]_lut_out = XJ1_op_a[5];
E1_POSITION_PRELOAD[5] = DFFE(E1_POSITION_PRELOAD[5]_lut_out, GLOBAL(clk), , , E1L1190);


--E1_PB_COMPARE[5] is position_velocity_interface_unit:inst18|PB_COMPARE[5] at LC8_3_Y2
--operation mode is arithmetic

E1_PB_COMPARE[5]_lut_out = E1_PB_COMPARE[5] $ (E1L914);
E1_PB_COMPARE[5] = DFFE(E1_PB_COMPARE[5]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L917 is position_velocity_interface_unit:inst18|PB_COMPARE[5]~959 at LC8_3_Y2
--operation mode is arithmetic

E1L917 = CARRY(!E1L914 # !E1_PB_COMPARE[5]);


--E1L994 is position_velocity_interface_unit:inst18|POSITION_COUNT[5]~4269 at LC8_10_Y2
--operation mode is normal

E1L994 = E1L992Q $ E1L990;


--E1_PB_COMPARE[8] is position_velocity_interface_unit:inst18|PB_COMPARE[8] at LC1_5_Y2
--operation mode is arithmetic

E1_PB_COMPARE[8]_lut_out = E1_PB_COMPARE[8] $ (!E1L923);
E1_PB_COMPARE[8] = DFFE(E1_PB_COMPARE[8]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L926 is position_velocity_interface_unit:inst18|PB_COMPARE[8]~956 at LC1_5_Y2
--operation mode is arithmetic

E1L926 = CARRY(E1_PB_COMPARE[8] & (!E1L923));


--E1_POSITION_PRELOAD[7] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[7] at LC2_13_Y2
--operation mode is normal

E1_POSITION_PRELOAD[7]_lut_out = XJ1_op_a[7];
E1_POSITION_PRELOAD[7] = DFFE(E1_POSITION_PRELOAD[7]_lut_out, GLOBAL(clk), , , E1L1190);


--E1_PB_COMPARE[7] is position_velocity_interface_unit:inst18|PB_COMPARE[7] at LC10_3_Y2
--operation mode is arithmetic

E1_PB_COMPARE[7]_lut_out = E1_PB_COMPARE[7] $ (E1L920);
E1_PB_COMPARE[7] = DFFE(E1_PB_COMPARE[7]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L923 is position_velocity_interface_unit:inst18|PB_COMPARE[7]~962 at LC10_3_Y2
--operation mode is arithmetic

E1L923 = CARRY(!E1L920 # !E1_PB_COMPARE[7]);


--E1L1010 is position_velocity_interface_unit:inst18|POSITION_COUNT[7]~4273 at LC4_13_Y2
--operation mode is normal

E1L1010 = E1L1008Q $ E1L1006;


--E1L72 is position_velocity_interface_unit:inst18|Equal~2650 at LC10_5_Y2
--operation mode is normal

E1L72 = E1_PB_COMPARE[9] $ (E1L1853 & E1_POSITION_PRELOAD[9] # !E1L1853 & (E1L1026));


--E1L68 is position_velocity_interface_unit:inst18|Equal~2648 at LC6_14_Y2
--operation mode is normal

E1L68 = E1_PB_COMPARE[10] $ (E1L1853 & E1_POSITION_PRELOAD[10] # !E1L1853 & (E1L1034));


--E1L66 is position_velocity_interface_unit:inst18|Equal~2647 at LC1_6_Y2
--operation mode is normal

E1L66 = E1_PB_COMPARE[2] $ (E1L1853 & E1_POSITION_PRELOAD[2] # !E1L1853 & (E1L970));


--E1L70 is position_velocity_interface_unit:inst18|Equal~2649 at LC2_14_Y2
--operation mode is normal

E1L70 = E1_PB_COMPARE[4] $ (E1L1853 & E1_POSITION_PRELOAD[4] # !E1L1853 & (E1L986));


--E1_PB_COMPARE[6] is position_velocity_interface_unit:inst18|PB_COMPARE[6] at LC9_3_Y2
--operation mode is arithmetic

E1_PB_COMPARE[6]_lut_out = E1_PB_COMPARE[6] $ (!E1L917);
E1_PB_COMPARE[6] = DFFE(E1_PB_COMPARE[6]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L920 is position_velocity_interface_unit:inst18|PB_COMPARE[6]~968 at LC9_3_Y2
--operation mode is arithmetic

E1L920 = CARRY(E1_PB_COMPARE[6] & (!E1L917));


--E1_POSITION_PRELOAD[11] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[11] at LC9_3_O2
--operation mode is normal

E1_POSITION_PRELOAD[11]_lut_out = XJ1_op_a[11];
E1_POSITION_PRELOAD[11] = DFFE(E1_POSITION_PRELOAD[11]_lut_out, GLOBAL(clk), , , E1L1190);


--E1_PB_COMPARE[11] is position_velocity_interface_unit:inst18|PB_COMPARE[11] at LC4_5_Y2
--operation mode is arithmetic

E1_PB_COMPARE[11]_lut_out = E1_PB_COMPARE[11] $ (E1L932);
E1_PB_COMPARE[11] = DFFE(E1_PB_COMPARE[11]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L935 is position_velocity_interface_unit:inst18|PB_COMPARE[11]~971 at LC4_5_Y2
--operation mode is arithmetic

E1L935 = CARRY(!E1L932 # !E1_PB_COMPARE[11]);


--E1L1042 is position_velocity_interface_unit:inst18|POSITION_COUNT[11]~4281 at LC3_3_O2
--operation mode is normal

E1L1042 = E1L1040Q $ (E1L1038);


--E1_PB_COMPARE[13] is position_velocity_interface_unit:inst18|PB_COMPARE[13] at LC6_5_Y2
--operation mode is normal

E1_PB_COMPARE[13]_lut_out = E1_PB_COMPARE[13] $ (E1L938);
E1_PB_COMPARE[13] = DFFE(E1_PB_COMPARE[13]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);


--E1_PB_COMPARE[12] is position_velocity_interface_unit:inst18|PB_COMPARE[12] at LC5_5_Y2
--operation mode is arithmetic

E1_PB_COMPARE[12]_lut_out = E1_PB_COMPARE[12] $ (!E1L935);
E1_PB_COMPARE[12] = DFFE(E1_PB_COMPARE[12]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L938 is position_velocity_interface_unit:inst18|PB_COMPARE[12]~974 at LC5_5_Y2
--operation mode is arithmetic

E1L938 = CARRY(E1_PB_COMPARE[12] & (!E1L935));


--E1L962 is position_velocity_interface_unit:inst18|POSITION_COUNT[1]~4354 at LC6_1_O2
--operation mode is normal

E1L962 = E1_POSITION_PRELOAD[1] & (QC1_data_out[3] # QC1_data_out[0]);


--E1L952 is position_velocity_interface_unit:inst18|POSITION_COUNT[0]~4357 at LC1_12_O2
--operation mode is normal

E1L952 = !QC1_data_out[3] & !QC1_data_out[0] & (E1L942 $ E1L944Q);


--E1L950 is position_velocity_interface_unit:inst18|POSITION_COUNT[0]~4356 at LC5_1_O2
--operation mode is normal

E1L950 = E1_POSITION_PRELOAD[0] & (QC1_data_out[3] # QC1_data_out[0]);


--E1L964 is position_velocity_interface_unit:inst18|POSITION_COUNT[1]~4355 at LC7_1_O2
--operation mode is normal

E1L964 = !QC1_data_out[3] & !QC1_data_out[0] & (E1L956Q $ E1L954);


--E1L1774 is position_velocity_interface_unit:inst18|add~3377 at LC4_4_Y2
--operation mode is arithmetic

E1L1774 = E1_PB_COMPARE[11] $ !E1L1747;

--E1L1776 is position_velocity_interface_unit:inst18|add~3379 at LC4_4_Y2
--operation mode is arithmetic

E1L1776 = CARRY(!E1_PB_COMPARE[11] & !E1L1747);


--E1L1777 is position_velocity_interface_unit:inst18|add~3381 at LC5_4_Y2
--operation mode is arithmetic

E1L1777 = E1_PB_COMPARE[12] $ E1L1776;

--E1L1779 is position_velocity_interface_unit:inst18|add~3383 at LC5_4_Y2
--operation mode is arithmetic

E1L1779 = CARRY(E1_PB_COMPARE[12] # !E1L1776);


--E1L1771 is position_velocity_interface_unit:inst18|add~3373 at LC9_2_Y2
--operation mode is arithmetic

E1L1771 = E1_PB_COMPARE[6] $ E1L1765;

--E1L1773 is position_velocity_interface_unit:inst18|add~3375 at LC9_2_Y2
--operation mode is arithmetic

E1L1773 = CARRY(E1_PB_COMPARE[6] # !E1L1765);


--E1L1769 is position_velocity_interface_unit:inst18|add~3369 at LC6_4_Y2
--operation mode is normal

E1L1769 = E1L1779 $ !E1_PB_COMPARE[13];


--E1L1757 is position_velocity_interface_unit:inst18|add~3353 at LC6_2_Y2
--operation mode is arithmetic

E1L1757 = E1_PB_COMPARE[3] $ !E1L1753;

--E1L1759 is position_velocity_interface_unit:inst18|add~3355 at LC6_2_Y2
--operation mode is arithmetic

E1L1759 = CARRY(!E1_PB_COMPARE[3] & !E1L1753);


--E1L1766 is position_velocity_interface_unit:inst18|add~3365 at LC10_2_Y2
--operation mode is arithmetic

E1L1766 = E1_PB_COMPARE[7] $ !E1L1773;

--E1L1768 is position_velocity_interface_unit:inst18|add~3367 at LC10_2_Y2
--operation mode is arithmetic

E1L1768 = CARRY(!E1_PB_COMPARE[7] & !E1L1773);


--E1L1760 is position_velocity_interface_unit:inst18|add~3357 at LC1_4_Y2
--operation mode is arithmetic

E1L1760 = E1_PB_COMPARE[8] $ E1L1768;

--E1L1762 is position_velocity_interface_unit:inst18|add~3359 at LC1_4_Y2
--operation mode is arithmetic

E1L1762 = CARRY(E1_PB_COMPARE[8] # !E1L1768);


--E1L1763 is position_velocity_interface_unit:inst18|add~3361 at LC8_2_Y2
--operation mode is arithmetic

E1L1763 = E1_PB_COMPARE[5] $ !E1L1750;

--E1L1765 is position_velocity_interface_unit:inst18|add~3363 at LC8_2_Y2
--operation mode is arithmetic

E1L1765 = CARRY(!E1_PB_COMPARE[5] & !E1L1750);


--E1L104 is position_velocity_interface_unit:inst18|Equal~2675 at LC1_7_Y2
--operation mode is normal

E1L104 = E1L1751 $ (E1L1853 & E1_POSITION_PRELOAD[2] # !E1L1853 & (E1L970));


--E1L100 is position_velocity_interface_unit:inst18|Equal~2673 at LC10_13_Y2
--operation mode is normal

E1L100 = E1L1745 $ (E1L1853 & E1_POSITION_PRELOAD[10] # !E1L1853 & (E1L1034));


--E1L106 is position_velocity_interface_unit:inst18|Equal~2676 at LC5_10_Y2
--operation mode is normal

E1L106 = E1L1754 $ (E1L1853 & E1_POSITION_PRELOAD[9] # !E1L1853 & (E1L1026));


--E1L102 is position_velocity_interface_unit:inst18|Equal~2674 at LC1_14_Y2
--operation mode is normal

E1L102 = E1L1748 $ (E1L1853 & E1_POSITION_PRELOAD[4] # !E1L1853 & (E1L986));


--E1_VELOCITY_COUNT[28] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[28] at LC3_7_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[28]_lut_out = E1_VELOCITY_COUNT[28] $ !E1L1428;
E1_VELOCITY_COUNT[28] = DFFE(E1_VELOCITY_COUNT[28]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1431 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[28]~1310 at LC3_7_U2
--operation mode is arithmetic

E1L1431 = CARRY(E1_VELOCITY_COUNT[28] & !E1L1428);


--E1_LATCHED_V_COUNT_Q1[28] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[28] at LC9_9_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[28]_lut_out = E1_VELOCITY_COUNT[28];
E1_LATCHED_V_COUNT_Q1[28] = DFFE(E1_LATCHED_V_COUNT_Q1[28]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L862 is position_velocity_interface_unit:inst18|Mux~3781 at LC8_10_U2
--operation mode is normal

E1L862 = TJ1_dc_address[2] & (E1L860 & (E1_VELOCITY[28]) # !E1L860 & E1_LATCHED_V_COUNT_Q3[28]) # !TJ1_dc_address[2] & (E1L860);


--FE17_sout_node[18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[18] at LC3_13_A2
--operation mode is arithmetic

FE17_sout_node[18]_lut_out = FE8L19 $ FE5L38 $ FE17L43;
FE17_sout_node[18] = DFFE(FE17_sout_node[18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L45 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[18]~185 at LC3_13_A2
--operation mode is arithmetic

FE17L45 = CARRY(FE8L19 & !FE5L38 & !FE17L43 # !FE8L19 & (!FE17L43 # !FE5L38));


--AE1_partial_product_node[7][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][14] at LC6_5_K1
--operation mode is normal

AE1_partial_product_node[7][14]_lut_out = BE1L28 & (HJ1_true_regA[14] $ !BE1L39) # !BE1L28 & (!HJ1_true_regA[13] # !BE1L39);
AE1_partial_product_node[7][14] = DFFE(AE1_partial_product_node[7][14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[8][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][12] at LC3_3_K1
--operation mode is normal

AE1_partial_product_node[8][12]_lut_out = !BE1L29 # !HJ1_true_regA[12];
AE1_partial_product_node[8][12] = DFFE(AE1_partial_product_node[8][12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L156 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9917 at LC3_13_Q1
--operation mode is arithmetic

L1L156 = L1L145 $ (HJ1L70 & HJ1L103);

--L1L157 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9919 at LC3_13_Q1
--operation mode is arithmetic

L1L157 = CARRY(!L1L145 & (!HJ1L103 # !HJ1L70));


--L1L158 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9921 at LC10_14_B1
--operation mode is normal

L1L158 = HJ1_true_regA[31] & (L1L156) # !HJ1_true_regA[31] & HJ1_true_regA[28];


--KK1_rx_data[4] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[4] at LC3_9_C2
--operation mode is normal

KK1_rx_data[4]_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5];
KK1_rx_data[4] = DFFE(KK1_rx_data[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1_got_new_char);


--JK1L39 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[4]~700 at LC1_9_C2
--operation mode is normal

JK1L39 = VD1L1 & !JK1_control_reg[4] & (!VD1L2 # !KK1_rx_data[4]) # !VD1L1 & (!VD1L2 # !KK1_rx_data[4]);

--JK1L41 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[4]~729 at LC1_9_C2
--operation mode is normal

JK1L41 = VD1L1 & !JK1_control_reg[4] & (!VD1L2 # !KK1_rx_data[4]) # !VD1L1 & (!VD1L2 # !KK1_rx_data[4]);


--JK1L40 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[4]~715 at LC2_9_C2
--operation mode is normal

JK1L40 = (VD1L6 & !LK1_tx_overrun & (!VD1L3 # !JK1_tx_data[4]) # !VD1L6 & (!VD1L3 # !JK1_tx_data[4])) & CASCADE(JK1L41);


--E1L984Q is position_velocity_interface_unit:inst18|POSITION_COUNT[4]~4266 at LC2_15_Y2
--operation mode is normal

E1L984Q_lut_out = E1L982 $ E1L1526;
E1L984Q = DFFE(E1L984Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L982 is position_velocity_interface_unit:inst18|POSITION_COUNT[4]~1077 at LC3_15_Y2
--operation mode is normal

E1L982 = E1L1853 & (E1_POSITION_PRELOAD[4]) # !E1L1853 & (E1L982);


--E1_LATCHED_V_COUNT_Q2[4] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[4] at LC4_13_X1
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[4]_lut_out = E1_VELOCITY_COUNT[4];
E1_LATCHED_V_COUNT_Q2[4] = DFFE(E1_LATCHED_V_COUNT_Q2[4]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q4[4] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[4] at LC4_10_Q2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[4]_lut_out = E1_VELOCITY_COUNT[4];
E1_LATCHED_V_COUNT_Q4[4] = DFFE(E1_LATCHED_V_COUNT_Q4[4]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1L1447 is position_velocity_interface_unit:inst18|VELOCITY~4554 at LC6_16_X2
--operation mode is normal

E1L1447 = E1_LATCHED_V_COUNT_Q1[31] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L1520) # !E1_LATCHED_V_COUNT_Q1[31] & E1L1523 & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31];


--BE1L18 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[2]~1119 at LC1_8_S1
--operation mode is normal

BE1L18 = MH1_byte_complement[0] $ (JJ1L59 $ BE1L17);


--BE1L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[2]~1120 at LC2_9_S1
--operation mode is normal

BE1L19 = JJ1_true_regB[5] & (JJ1_true_regB[4] # BE1L17);


--BE1L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[2]~5 at LC3_10_S1
--operation mode is normal

BE1L31 = BE1L17 & (BE1L3) # !BE1L17 & JJ1_true_regB[5];


--DB1_tx_holding_reg[4] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[4] at LC6_10_I1
--operation mode is normal

DB1_tx_holding_reg[4]_lut_out = FG1_op_a[4];
DB1_tx_holding_reg[4] = DFFE(DB1_tx_holding_reg[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1L190 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4013 at LC6_10_I2
--operation mode is normal

DB1L190 = DB1_tx_holding_primed & (DB1_transmitting & DB1_shift_reg[4] # !DB1_transmitting & (DB1_tx_holding_reg[4])) # !DB1_tx_holding_primed & DB1_shift_reg[4];


--DB1_tx_holding_reg[5] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[5] at LC3_10_I1
--operation mode is normal

DB1_tx_holding_reg[5]_lut_out = FG1_op_a[5];
DB1_tx_holding_reg[5] = DFFE(DB1_tx_holding_reg[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , DB1L258);


--DB1L191 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4015 at LC2_9_I2
--operation mode is normal

DB1L191 = DB1_transmitting & DB1_shift_reg[5] # !DB1_transmitting & (DB1_tx_holding_primed & (DB1_tx_holding_reg[5]) # !DB1_tx_holding_primed & DB1_shift_reg[5]);


--UG4_q[1] is lvdt_interface:inst61|look_up_rom:inst42|lpm_rom:lpm_rom_component|altrom:srom|q[1] at EC7_1_P2
UG4_q[1]_clock_0 = GLOBAL(clk);
UG4_q[1]_write_address = WR_ADDR(AL6_sload_path[3], AL6_sload_path[4], AL6_sload_path[5], AL6_sload_path[6], AL6_sload_path[7], AL6_sload_path[7], AL6_sload_path[7]);
UG4_q[1]_read_address = RD_ADDR(AL6_sload_path[3], AL6_sload_path[4], AL6_sload_path[5], AL6_sload_path[6], AL6_sload_path[7], AL6_sload_path[7], AL6_sload_path[7]);
UG4_q[1] = MEMORY_SEGMENT(, , UG4_q[1]_clock_0, , , , , , , UG4_q[1]_write_address, UG4_q[1]_read_address);


--UG4_q[0] is lvdt_interface:inst61|look_up_rom:inst42|lpm_rom:lpm_rom_component|altrom:srom|q[0] at EC2_1_P2
UG4_q[0]_clock_0 = GLOBAL(clk);
UG4_q[0]_write_address = WR_ADDR(AL6_sload_path[3], AL6_sload_path[4], AL6_sload_path[5], AL6_sload_path[6], AL6_sload_path[7], AL6_sload_path[7], AL6_sload_path[7]);
UG4_q[0]_read_address = RD_ADDR(AL6_sload_path[3], AL6_sload_path[4], AL6_sload_path[5], AL6_sload_path[6], AL6_sload_path[7], AL6_sload_path[7], AL6_sload_path[7]);
UG4_q[0] = MEMORY_SEGMENT(, , UG4_q[0]_clock_0, , , , , , , UG4_q[0]_write_address, UG4_q[0]_read_address);


--E1L870 is position_velocity_interface_unit:inst18|Mux~3785 at LC7_4_U2
--operation mode is normal

E1L870 = TJ1_dc_address[3] & (TJ1_dc_address[2]) # !TJ1_dc_address[3] & (TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q3[29]) # !TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q2[29]);


--E1_LATCHED_V_COUNT_Q4[29] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[29] at LC2_11_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[29]_lut_out = E1_VELOCITY_COUNT[29];
E1_LATCHED_V_COUNT_Q4[29] = DFFE(E1_LATCHED_V_COUNT_Q4[29]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_VELOCITY[29] is position_velocity_interface_unit:inst18|VELOCITY[29] at LC4_6_X2
--operation mode is normal

E1_VELOCITY[29]_lut_out = !E1L1443 & (E1L1855 & E1L1729 # !E1L1855 & (E1L1732));
E1_VELOCITY[29] = DFFE(E1_VELOCITY[29]_lut_out, GLOBAL(clk), , , E1L1278);


--E1_VELOCITY_COUNT[29] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[29] at LC4_7_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[29]_lut_out = E1_VELOCITY_COUNT[29] $ (E1L1431);
E1_VELOCITY_COUNT[29] = DFFE(E1_VELOCITY_COUNT[29]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1434 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[29]~1313 at LC4_7_U2
--operation mode is arithmetic

E1L1434 = CARRY(!E1L1431 # !E1_VELOCITY_COUNT[29]);


--E1L874 is position_velocity_interface_unit:inst18|Mux~3787 at LC1_10_U2
--operation mode is normal

E1L874 = E1_LATCHED_V_COUNT_Q1[29] & TJ1_dc_address[3] & TJ1_dc_address[2];


--FE17_sout_node[19] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[19] at LC4_13_A2
--operation mode is arithmetic

FE17_sout_node[19]_lut_out = FE8L19 $ FE5L28 $ !FE17L45;
FE17_sout_node[19] = DFFE(FE17_sout_node[19]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L47 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[19]~188 at LC4_13_A2
--operation mode is arithmetic

FE17L47 = CARRY(FE8L19 & (FE5L28 # !FE17L45) # !FE8L19 & FE5L28 & !FE17L45);


--AE1_partial_product_node[7][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][15] at LC8_5_K1
--operation mode is normal

AE1_partial_product_node[7][15]_lut_out = BE1L28 & (BE1L39 $ !HJ1_true_regA[15]) # !BE1L28 & (!BE1L39 # !HJ1_true_regA[14]);
AE1_partial_product_node[7][15] = DFFE(AE1_partial_product_node[7][15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[8][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][13] at LC10_4_K1
--operation mode is normal

AE1_partial_product_node[8][13]_lut_out = !HJ1_true_regA[13] # !BE1L29;
AE1_partial_product_node[8][13] = DFFE(AE1_partial_product_node[8][13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L159 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9923 at LC4_13_Q1
--operation mode is arithmetic

L1L159 = L1L157 $ (!HJ1L104 # !HJ1L71);

--L1L160 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9925 at LC4_13_Q1
--operation mode is arithmetic

L1L160 = CARRY(HJ1L71 & HJ1L104 # !L1L157);


--L1L161 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9927 at LC5_12_Q1
--operation mode is normal

L1L161 = HJ1_true_regA[31] & (L1L159) # !HJ1_true_regA[31] & (HJ1_true_regA[29]);


--PD1_counter_snapshot[21] is dual_processor:inst|timer2:the_timer2|counter_snapshot[21] at LC1_9_N2
--operation mode is normal

PD1_counter_snapshot[21]_lut_out = PD1_internal_counter[21];
PD1_counter_snapshot[21] = DFFE(PD1_counter_snapshot[21]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L178 is dual_processor:inst|timer2:the_timer2|read_mux_out[5]~1334 at LC9_10_N2
--operation mode is normal

PD1L178 = PD1_counter_snapshot[21] & !VD1L4 & (PD1_period_l_register[5] # !VD1L6) # !PD1_counter_snapshot[21] & (PD1_period_l_register[5] # !VD1L6);

--PD1L180 is dual_processor:inst|timer2:the_timer2|read_mux_out[5]~1401 at LC9_10_N2
--operation mode is normal

PD1L180 = PD1_counter_snapshot[21] & !VD1L4 & (PD1_period_l_register[5] # !VD1L6) # !PD1_counter_snapshot[21] & (PD1_period_l_register[5] # !VD1L6);


--PD1_counter_snapshot[5] is dual_processor:inst|timer2:the_timer2|counter_snapshot[5] at LC10_5_N2
--operation mode is normal

PD1_counter_snapshot[5]_lut_out = !PD1_internal_counter[5];
PD1_counter_snapshot[5] = DFFE(PD1_counter_snapshot[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L179 is dual_processor:inst|timer2:the_timer2|read_mux_out[5]~1371 at LC10_10_N2
--operation mode is normal

PD1L179 = (VD1L1 & !PD1_period_h_register[5] & (!VD1L7 # !PD1_counter_snapshot[5]) # !VD1L1 & (!VD1L7 # !PD1_counter_snapshot[5])) & CASCADE(PD1L180);


--KK1_rx_data[5] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[5] at LC5_5_C2
--operation mode is normal

KK1_rx_data[5]_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6];
KK1_rx_data[5] = DFFE(KK1_rx_data[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1_got_new_char);


--JK1L42 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[5]~702 at LC3_16_C2
--operation mode is normal

JK1L42 = KK1_rx_data[5] & !VD1L2 & (!VD1L1 # !JK1_control_reg[5]) # !KK1_rx_data[5] & (!VD1L1 # !JK1_control_reg[5]);

--JK1L44 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[5]~730 at LC3_16_C2
--operation mode is normal

JK1L44 = KK1_rx_data[5] & !VD1L2 & (!VD1L1 # !JK1_control_reg[5]) # !KK1_rx_data[5] & (!VD1L1 # !JK1_control_reg[5]);


--JK1L43 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[5]~716 at LC4_16_C2
--operation mode is normal

JK1L43 = (LK1_tx_shift_empty & (!VD1L3 # !JK1_tx_data[5]) # !LK1_tx_shift_empty & !VD1L6 & (!VD1L3 # !JK1_tx_data[5])) & CASCADE(JK1L44);


--E1L956Q is position_velocity_interface_unit:inst18|POSITION_COUNT[1]~4260 at LC7_5_O2
--operation mode is normal

E1L956Q_lut_out = E1L954 $ E1L1499;
E1L956Q = DFFE(E1L956Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L954 is position_velocity_interface_unit:inst18|POSITION_COUNT[1]~1041 at LC8_1_O2
--operation mode is normal

E1L954 = E1L1853 & (E1_POSITION_PRELOAD[1]) # !E1L1853 & E1L954;


--E1L976Q is position_velocity_interface_unit:inst18|POSITION_COUNT[3]~4264 at LC4_2_Y2
--operation mode is normal

E1L976Q_lut_out = E1L974 $ (E1L1517);
E1L976Q = DFFE(E1L976Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L974 is position_velocity_interface_unit:inst18|POSITION_COUNT[3]~1065 at LC3_3_Y2
--operation mode is normal

E1L974 = E1L1853 & E1_POSITION_PRELOAD[3] # !E1L1853 & (E1L974);


--E1L992Q is position_velocity_interface_unit:inst18|POSITION_COUNT[5]~4268 at LC3_10_Y2
--operation mode is normal

E1L992Q_lut_out = E1L990 $ E1L1535;
E1L992Q = DFFE(E1L992Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L990 is position_velocity_interface_unit:inst18|POSITION_COUNT[5]~1089 at LC4_10_Y2
--operation mode is normal

E1L990 = E1L1853 & E1_POSITION_PRELOAD[5] # !E1L1853 & (E1L990);


--E1L1008Q is position_velocity_interface_unit:inst18|POSITION_COUNT[7]~4272 at LC9_13_Y2
--operation mode is normal

E1L1008Q_lut_out = E1L1006 $ (E1L1553);
E1L1008Q = DFFE(E1L1008Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L1006 is position_velocity_interface_unit:inst18|POSITION_COUNT[7]~1113 at LC3_13_Y2
--operation mode is normal

E1L1006 = E1L1853 & E1_POSITION_PRELOAD[7] # !E1L1853 & (E1L1006);


--E1L1024Q is position_velocity_interface_unit:inst18|POSITION_COUNT[9]~4276 at LC1_9_Y2
--operation mode is normal

E1L1024Q_lut_out = E1L1022 $ E1L1571;
E1L1024Q = DFFE(E1L1024Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L1022 is position_velocity_interface_unit:inst18|POSITION_COUNT[9]~1137 at LC7_9_Y2
--operation mode is normal

E1L1022 = E1L1853 & E1_POSITION_PRELOAD[9] # !E1L1853 & (E1L1022);


--E1L1032Q is position_velocity_interface_unit:inst18|POSITION_COUNT[10]~4278 at LC3_12_O2
--operation mode is normal

E1L1032Q_lut_out = E1L1030 $ E1L1580;
E1L1032Q = DFFE(E1L1032Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1_POSITION_PRELOAD[10] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[10] at LC7_14_Y2
--operation mode is normal

E1_POSITION_PRELOAD[10]_lut_out = XJ1_op_a[10];
E1_POSITION_PRELOAD[10] = DFFE(E1_POSITION_PRELOAD[10]_lut_out, GLOBAL(clk), , , E1L1190);


--E1L1030 is position_velocity_interface_unit:inst18|POSITION_COUNT[10]~1149 at LC2_12_O2
--operation mode is normal

E1L1030 = E1L1853 & E1_POSITION_PRELOAD[10] # !E1L1853 & (E1L1030);


--E1L1040Q is position_velocity_interface_unit:inst18|POSITION_COUNT[11]~4280 at LC6_3_O2
--operation mode is normal

E1L1040Q_lut_out = E1L1038 $ (E1L1589);
E1L1040Q = DFFE(E1L1040Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L1038 is position_velocity_interface_unit:inst18|POSITION_COUNT[11]~1161 at LC4_3_O2
--operation mode is normal

E1L1038 = E1L1853 & E1_POSITION_PRELOAD[11] # !E1L1853 & (E1L1038);


--E1L1048Q is position_velocity_interface_unit:inst18|POSITION_COUNT[12]~4282 at LC2_3_O2
--operation mode is normal

E1L1048Q_lut_out = E1L1046 $ (E1L1598);
E1L1048Q = DFFE(E1L1048Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L1046 is position_velocity_interface_unit:inst18|POSITION_COUNT[12]~1173 at LC1_4_O2
--operation mode is normal

E1L1046 = E1L1853 & (E1_POSITION_PRELOAD[12]) # !E1L1853 & E1L1046;


--E1L1062 is position_velocity_interface_unit:inst18|POSITION_COUNT[14]~1197 at LC3_7_O2
--operation mode is normal

E1L1062 = E1L1853 & E1_POSITION_PRELOAD[14] # !E1L1853 & (E1L1062);


--E1L1064Q is position_velocity_interface_unit:inst18|POSITION_COUNT[14]~4286 at LC8_7_O2
--operation mode is normal

E1L1064Q_lut_out = E1L1062 $ (E1L1616);
E1L1064Q = DFFE(E1L1064Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L1072Q is position_velocity_interface_unit:inst18|POSITION_COUNT[15]~4288 at LC10_5_O2
--operation mode is normal

E1L1072Q_lut_out = E1L1070 $ E1L1625;
E1L1072Q = DFFE(E1L1072Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L1070 is position_velocity_interface_unit:inst18|POSITION_COUNT[15]~1209 at LC9_4_O2
--operation mode is normal

E1L1070 = E1L1853 & E1_POSITION_PRELOAD[15] # !E1L1853 & (E1L1070);


--E1L1080Q is position_velocity_interface_unit:inst18|POSITION_COUNT[16]~4290 at LC1_9_V2
--operation mode is normal

E1L1080Q_lut_out = E1L1078 $ (E1L1634);
E1L1080Q = DFFE(E1L1080Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L1078 is position_velocity_interface_unit:inst18|POSITION_COUNT[16]~1221 at LC5_10_V2
--operation mode is normal

E1L1078 = E1L1853 & (E1_POSITION_PRELOAD[16]) # !E1L1853 & E1L1078;


--E1L1088Q is position_velocity_interface_unit:inst18|POSITION_COUNT[17]~4292 at LC3_9_O2
--operation mode is normal

E1L1088Q_lut_out = E1L1086 $ (E1L1643);
E1L1088Q = DFFE(E1L1088Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L1086 is position_velocity_interface_unit:inst18|POSITION_COUNT[17]~1233 at LC2_9_O2
--operation mode is normal

E1L1086 = E1L1853 & E1_POSITION_PRELOAD[17] # !E1L1853 & (E1L1086);


--E1L1094 is position_velocity_interface_unit:inst18|POSITION_COUNT[18]~1245 at LC4_15_O2
--operation mode is normal

E1L1094 = E1L1853 & (E1_POSITION_PRELOAD[18]) # !E1L1853 & E1L1094;


--E1L1096Q is position_velocity_interface_unit:inst18|POSITION_COUNT[18]~4294 at LC2_14_O2
--operation mode is normal

E1L1096Q_lut_out = E1L1094 $ (E1L1652);
E1L1096Q = DFFE(E1L1096Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L1104Q is position_velocity_interface_unit:inst18|POSITION_COUNT[19]~4296 at LC6_9_O2
--operation mode is normal

E1L1104Q_lut_out = E1L1102 $ E1L1661;
E1L1104Q = DFFE(E1L1104Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L1102 is position_velocity_interface_unit:inst18|POSITION_COUNT[19]~1257 at LC6_14_O2
--operation mode is normal

E1L1102 = E1L1853 & E1_POSITION_PRELOAD[19] # !E1L1853 & (E1L1102);


--E1L1112Q is position_velocity_interface_unit:inst18|POSITION_COUNT[20]~4298 at LC7_13_Q2
--operation mode is normal

E1L1112Q_lut_out = E1L1110 $ (E1L1670);
E1L1112Q = DFFE(E1L1112Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L1110 is position_velocity_interface_unit:inst18|POSITION_COUNT[20]~1269 at LC4_13_Q2
--operation mode is normal

E1L1110 = E1L1853 & (E1_POSITION_PRELOAD[20]) # !E1L1853 & E1L1110;


--E1L1120Q is position_velocity_interface_unit:inst18|POSITION_COUNT[21]~4300 at LC10_11_T2
--operation mode is normal

E1L1120Q_lut_out = E1L1118 $ (E1L1679);
E1L1120Q = DFFE(E1L1120Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L1118 is position_velocity_interface_unit:inst18|POSITION_COUNT[21]~1281 at LC1_11_T2
--operation mode is normal

E1L1118 = E1L1853 & (E1_POSITION_PRELOAD[21]) # !E1L1853 & E1L1118;


--E1L1128Q is position_velocity_interface_unit:inst18|POSITION_COUNT[22]~4302 at LC2_15_Q2
--operation mode is normal

E1L1128Q_lut_out = E1L1126 $ (E1L1688);
E1L1128Q = DFFE(E1L1128Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1L1126 is position_velocity_interface_unit:inst18|POSITION_COUNT[22]~1293 at LC9_15_Q2
--operation mode is normal

E1L1126 = E1L1853 & E1_POSITION_PRELOAD[22] # !E1L1853 & (E1L1126);


--E1L1134 is position_velocity_interface_unit:inst18|POSITION_COUNT[23]~1305 at LC9_11_O2
--operation mode is normal

E1L1134 = E1L1853 & E1_POSITION_PRELOAD[23] # !E1L1853 & (E1L1134);


--E1L1136Q is position_velocity_interface_unit:inst18|POSITION_COUNT[23]~4304 at LC9_10_O2
--operation mode is normal

E1L1136Q_lut_out = E1L1134 $ E1L1697;
E1L1136Q = DFFE(E1L1136Q_lut_out, GLOBAL(clk), !E1L1853, , D1_X4_INTERNAL);


--E1_LATCHED_V_COUNT_Q4[5] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[5] at LC7_2_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[5]_lut_out = E1_VELOCITY_COUNT[5];
E1_LATCHED_V_COUNT_Q4[5] = DFFE(E1_LATCHED_V_COUNT_Q4[5]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1L544 is position_velocity_interface_unit:inst18|Mux~3622 at LC5_2_U2
--operation mode is normal

E1L544 = TJ1_dc_address[3] & (TJ1_dc_address[2]) # !TJ1_dc_address[3] & (TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q3[5] # !TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q2[5]));


--E1_VELOCITY[5] is position_velocity_interface_unit:inst18|VELOCITY[5] at LC4_8_X2
--operation mode is normal

E1_VELOCITY[5]_lut_out = !E1L1443 & (E1L1855 & (E1L1529) # !E1L1855 & E1L1532);
E1_VELOCITY[5] = DFFE(E1_VELOCITY[5]_lut_out, GLOBAL(clk), , , E1L1278);


--E1_VELOCITY_COUNT[5] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[5] at LC10_1_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[5]_lut_out = E1_VELOCITY_COUNT[5] $ E1L1359;
E1_VELOCITY_COUNT[5] = DFFE(E1_VELOCITY_COUNT[5]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1362 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[5]~1241 at LC10_1_U2
--operation mode is arithmetic

E1L1362 = CARRY(!E1L1359 # !E1_VELOCITY_COUNT[5]);


--E1L548 is position_velocity_interface_unit:inst18|Mux~3624 at LC5_8_U2
--operation mode is normal

E1L548 = TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q1[5] & TJ1_dc_address[2];


--E1L550 is position_velocity_interface_unit:inst18|Mux~3625 at LC6_10_Y2
--operation mode is normal

E1L550 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[5] # !E1L1853 & (E1L994));


--E1L796 is position_velocity_interface_unit:inst18|Mux~3748 at LC10_4_U2
--operation mode is normal

E1L796 = TJ1_dc_address[3] & (TJ1_dc_address[2]) # !TJ1_dc_address[3] & (TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q3[23] # !TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q2[23]));


--E1_LATCHED_V_COUNT_Q4[23] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[23] at LC10_8_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[23]_lut_out = E1_VELOCITY_COUNT[23];
E1_LATCHED_V_COUNT_Q4[23] = DFFE(E1_LATCHED_V_COUNT_Q4[23]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_VELOCITY[23] is position_velocity_interface_unit:inst18|VELOCITY[23] at LC10_4_X2
--operation mode is normal

E1_VELOCITY[23]_lut_out = !E1L1443 & (E1L1855 & E1L1691 # !E1L1855 & (E1L1694));
E1_VELOCITY[23] = DFFE(E1_VELOCITY[23]_lut_out, GLOBAL(clk), , , E1L1278);


--E1_VELOCITY_COUNT[23] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[23] at LC8_5_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[23]_lut_out = E1_VELOCITY_COUNT[23] $ E1L1413;
E1_VELOCITY_COUNT[23] = DFFE(E1_VELOCITY_COUNT[23]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1416 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[23]~1295 at LC8_5_U2
--operation mode is arithmetic

E1L1416 = CARRY(!E1L1413 # !E1_VELOCITY_COUNT[23]);


--E1L800 is position_velocity_interface_unit:inst18|Mux~3750 at LC6_9_U2
--operation mode is normal

E1L800 = E1_LATCHED_V_COUNT_Q1[23] & TJ1_dc_address[2] & TJ1_dc_address[3];


--FE17_sout_node[13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[13] at LC8_11_A2
--operation mode is arithmetic

FE17_sout_node[13]_lut_out = FE5L40 $ FE8L38 $ !FE17L33;
FE17_sout_node[13] = DFFE(FE17_sout_node[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);

--FE17L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[13]~191 at LC8_11_A2
--operation mode is arithmetic

FE17L35 = CARRY(FE5L40 & (FE8L38 # !FE17L33) # !FE5L40 & FE8L38 & !FE17L33);


--AE1_partial_product_node[7][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][9] at LC1_6_K1
--operation mode is normal

AE1_partial_product_node[7][9]_lut_out = BE1L28 & (HJ1_true_regA[9] $ !BE1L39) # !BE1L28 & (!BE1L39 # !HJ1_true_regA[8]);
AE1_partial_product_node[7][9] = DFFE(AE1_partial_product_node[7][9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[8][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][7] at LC4_1_K1
--operation mode is normal

AE1_partial_product_node[8][7]_lut_out = !BE1L29 # !HJ1_true_regA[7];
AE1_partial_product_node[8][7] = DFFE(AE1_partial_product_node[8][7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L162 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9929 at LC8_11_Q1
--operation mode is arithmetic

L1L162 = L1L128 $ (!HJ1L72 # !HJ1L105);

--L1L163 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9931 at LC8_11_Q1
--operation mode is arithmetic

L1L163 = CARRY(HJ1L105 & HJ1L72 # !L1L128);


--L1L164 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9933 at LC10_1_K1
--operation mode is normal

L1L164 = HJ1_true_regA[31] & (L1L162) # !HJ1_true_regA[31] & HJ1_true_regA[23];


--E1_Q4_HAS_CHANGED is position_velocity_interface_unit:inst18|Q4_HAS_CHANGED at LC1_1_T2
--operation mode is normal

E1_Q4_HAS_CHANGED_lut_out = !E1_PREV_Q4 & (D1_REQUEST_FOR_SP_Q4);
E1_Q4_HAS_CHANGED = DFFE(E1_Q4_HAS_CHANGED_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[15] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[15] at LC3_12_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[15]_lut_out = E1_LATCHED_V_COUNT_Q1[15];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[15] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[15]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1613 is position_velocity_interface_unit:inst18|add~3157 at LC9_3_X2
--operation mode is arithmetic

E1L1613 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] $ E1_LATCHED_V_COUNT_Q1[14] $ E1L1606;

--E1L1615 is position_velocity_interface_unit:inst18|add~3159 at LC9_3_X2
--operation mode is arithmetic

E1L1615 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] & (!E1L1606 # !E1_LATCHED_V_COUNT_Q1[14]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] & !E1_LATCHED_V_COUNT_Q1[14] & !E1L1606);


--E1L1610 is position_velocity_interface_unit:inst18|add~3153 at LC9_11_X2
--operation mode is arithmetic

E1L1610 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] $ E1_LATCHED_V_COUNT_Q1[14] $ E1L1603;

--E1L1612 is position_velocity_interface_unit:inst18|add~3155 at LC9_11_X2
--operation mode is arithmetic

E1L1612 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] & E1_LATCHED_V_COUNT_Q1[14] & !E1L1603 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] & (E1_LATCHED_V_COUNT_Q1[14] # !E1L1603));


--AE1_partial_product_node[0][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][15] at LC4_2_E2
--operation mode is normal

AE1_partial_product_node[0][15]_lut_out = JJ1_true_regB[0] & (HJ1_true_regA[15] $ !JJ1_true_regB[1]) # !JJ1_true_regB[0] & (!HJ1_true_regA[14] # !JJ1_true_regB[1]);
AE1_partial_product_node[0][15] = DFFE(AE1_partial_product_node[0][15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[1][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][13] at LC9_7_E2
--operation mode is normal

AE1_partial_product_node[1][13]_lut_out = BE1L16 & (HJ1_true_regA[13] $ !BE1L30) # !BE1L16 & (!BE1L30 # !HJ1_true_regA[12]);
AE1_partial_product_node[1][13] = DFFE(AE1_partial_product_node[1][13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][11] at LC9_2_E2
--operation mode is normal

AE1_partial_product_node[2][11]_lut_out = BE1L18 & (HJ1_true_regA[11] $ !BE1L31) # !BE1L18 & (!BE1L31 # !HJ1_true_regA[10]);
AE1_partial_product_node[2][11] = DFFE(AE1_partial_product_node[2][11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[3][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][9] at LC1_9_A2
--operation mode is normal

AE1_partial_product_node[3][9]_lut_out = BE1L20 & (HJ1_true_regA[9] $ (!BE1L32)) # !BE1L20 & (!BE1L32 # !HJ1_true_regA[8]);
AE1_partial_product_node[3][9] = DFFE(AE1_partial_product_node[3][9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[4][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][7] at LC1_15_A2
--operation mode is normal

AE1_partial_product_node[4][7]_lut_out = BE1L22 & (BE1L33 $ !HJ1_true_regA[7]) # !BE1L22 & (!HJ1_true_regA[6] # !BE1L33);
AE1_partial_product_node[4][7] = DFFE(AE1_partial_product_node[4][7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[5][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][5] at LC4_6_A2
--operation mode is normal

AE1_partial_product_node[5][5]_lut_out = BE1L24 & (HJ1_true_regA[5] $ !BE1L35) # !BE1L24 & (!BE1L35 # !HJ1_true_regA[4]);
AE1_partial_product_node[5][5] = DFFE(AE1_partial_product_node[5][5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][3] at LC3_7_A2
--operation mode is normal

AE1_partial_product_node[6][3]_lut_out = BE1L26 & (HJ1_true_regA[3] $ (!BE1L37)) # !BE1L26 & (!BE1L37 # !HJ1_true_regA[2]);
AE1_partial_product_node[6][3] = DFFE(AE1_partial_product_node[6][3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BE1L28 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[7]~1121 at LC6_6_K1
--operation mode is normal

BE1L28 = JJ1L62 $ MH1_byte_complement[1] $ BE1L27;


--BE1L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[7]~1122 at LC9_3_K1
--operation mode is normal

BE1L29 = JJ1_true_regB[15] & (JJ1_true_regB[14] # BE1L27);


--BE1L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[7]~15 at LC5_6_K1
--operation mode is normal

BE1L39 = BE1L38 & BE1L8 # !BE1L38 & (JJ1_true_regB[15]);


--E1L886 is position_velocity_interface_unit:inst18|Mux~3793 at LC4_6_U2
--operation mode is normal

E1L886 = E1L884 & (E1_VELOCITY[30] # !TJ1_dc_address[2]) # !E1L884 & E1_LATCHED_V_COUNT_Q3[30] & (TJ1_dc_address[2]);


--E1L1457 is position_velocity_interface_unit:inst18|VELOCITY~4569 at LC10_14_X2
--operation mode is normal

E1L1457 = E1_LATCHED_V_COUNT_Q1[31] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L1610) # !E1_LATCHED_V_COUNT_Q1[31] & E1L1613 & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31];


--E1_LATCHED_V_COUNT_Q2[14] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[14] at LC2_13_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[14]_lut_out = E1_VELOCITY_COUNT[14];
E1_LATCHED_V_COUNT_Q2[14] = DFFE(E1_LATCHED_V_COUNT_Q2[14]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q4[14] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[14] at LC8_14_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[14]_lut_out = E1_VELOCITY_COUNT[14];
E1_LATCHED_V_COUNT_Q4[14] = DFFE(E1_LATCHED_V_COUNT_Q4[14]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--AE1_pp_carry_reg_node[7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[7] at LC8_12_E2
--operation mode is normal

AE1_pp_carry_reg_node[7]_lut_out = JJ1_true_regB[15] & (BE1L15 $ JJ1_true_regB[14]);
AE1_pp_carry_reg_node[7] = DFFE(AE1_pp_carry_reg_node[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[0][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][14] at LC6_2_E2
--operation mode is normal

AE1_partial_product_node[0][14]_lut_out = JJ1_true_regB[0] & (HJ1_true_regA[14] $ !JJ1_true_regB[1]) # !JJ1_true_regB[0] & (!HJ1_true_regA[13] # !JJ1_true_regB[1]);
AE1_partial_product_node[0][14] = DFFE(AE1_partial_product_node[0][14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[1][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][12] at LC10_7_E2
--operation mode is normal

AE1_partial_product_node[1][12]_lut_out = BE1L16 & (HJ1_true_regA[12] $ !BE1L30) # !BE1L16 & (!BE1L30 # !HJ1_true_regA[11]);
AE1_partial_product_node[1][12] = DFFE(AE1_partial_product_node[1][12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][10] at LC5_16_E2
--operation mode is normal

AE1_partial_product_node[2][10]_lut_out = BE1L18 & (HJ1_true_regA[10] $ !BE1L31) # !BE1L18 & (!HJ1_true_regA[9] # !BE1L31);
AE1_partial_product_node[2][10] = DFFE(AE1_partial_product_node[2][10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[3][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][8] at LC2_16_A2
--operation mode is normal

AE1_partial_product_node[3][8]_lut_out = BE1L20 & (HJ1_true_regA[8] $ (!BE1L32)) # !BE1L20 & (!BE1L32 # !HJ1_true_regA[7]);
AE1_partial_product_node[3][8] = DFFE(AE1_partial_product_node[3][8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[4][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][6] at LC5_15_A2
--operation mode is normal

AE1_partial_product_node[4][6]_lut_out = BE1L22 & (BE1L33 $ (!HJ1_true_regA[6])) # !BE1L22 & (!HJ1_true_regA[5] # !BE1L33);
AE1_partial_product_node[4][6] = DFFE(AE1_partial_product_node[4][6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[5][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][4] at LC8_6_A2
--operation mode is normal

AE1_partial_product_node[5][4]_lut_out = BE1L24 & (HJ1_true_regA[4] $ (!BE1L35)) # !BE1L24 & (!BE1L35 # !HJ1_true_regA[3]);
AE1_partial_product_node[5][4] = DFFE(AE1_partial_product_node[5][4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][2] at LC4_7_A2
--operation mode is normal

AE1_partial_product_node[6][2]_lut_out = BE1L26 & (HJ1_true_regA[2] $ (!BE1L37)) # !BE1L26 & (!BE1L37 # !HJ1_true_regA[1]);
AE1_partial_product_node[6][2] = DFFE(AE1_partial_product_node[6][2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[13] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[13] at LC5_12_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[13]_lut_out = E1_LATCHED_V_COUNT_Q1[13];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[13] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[13]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1595 is position_velocity_interface_unit:inst18|add~3133 at LC7_3_X2
--operation mode is arithmetic

E1L1595 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] $ E1_LATCHED_V_COUNT_Q1[12] $ E1L1588;

--E1L1597 is position_velocity_interface_unit:inst18|add~3135 at LC7_3_X2
--operation mode is arithmetic

E1L1597 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] & (!E1L1588 # !E1_LATCHED_V_COUNT_Q1[12]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] & !E1_LATCHED_V_COUNT_Q1[12] & !E1L1588);


--E1L1592 is position_velocity_interface_unit:inst18|add~3129 at LC7_11_X2
--operation mode is arithmetic

E1L1592 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] $ E1_LATCHED_V_COUNT_Q1[12] $ E1L1585;

--E1L1594 is position_velocity_interface_unit:inst18|add~3131 at LC7_11_X2
--operation mode is arithmetic

E1L1594 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] & E1_LATCHED_V_COUNT_Q1[12] & !E1L1585 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] & (E1_LATCHED_V_COUNT_Q1[12] # !E1L1585));


--E1_LATCHED_V_COUNT_Q2[12] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[12] at LC10_5_P2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[12]_lut_out = E1_VELOCITY_COUNT[12];
E1_LATCHED_V_COUNT_Q2[12] = DFFE(E1_LATCHED_V_COUNT_Q2[12]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q4[12] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[12] at LC8_5_P2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[12]_lut_out = E1_VELOCITY_COUNT[12];
E1_LATCHED_V_COUNT_Q4[12] = DFFE(E1_LATCHED_V_COUNT_Q4[12]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1L1455 is position_velocity_interface_unit:inst18|VELOCITY~4566 at LC2_10_X2
--operation mode is normal

E1L1455 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (E1_LATCHED_V_COUNT_Q1[31] & E1L1592) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L1595 & !E1_LATCHED_V_COUNT_Q1[31];


--E1_VELOCITY_COUNT[10] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[10] at LC5_3_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[10]_lut_out = E1_VELOCITY_COUNT[10] $ !E1L1374;
E1_VELOCITY_COUNT[10] = DFFE(E1_VELOCITY_COUNT[10]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1377 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[10]~1256 at LC5_3_U2
--operation mode is arithmetic

E1L1377 = CARRY(E1_VELOCITY_COUNT[10] & !E1L1374);


--PD1_counter_snapshot[27] is dual_processor:inst|timer2:the_timer2|counter_snapshot[27] at LC7_3_N2
--operation mode is normal

PD1_counter_snapshot[27]_lut_out = PD1_internal_counter[27];
PD1_counter_snapshot[27] = DFFE(PD1_counter_snapshot[27]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L196 is dual_processor:inst|timer2:the_timer2|read_mux_out[11]~1336 at LC6_2_N2
--operation mode is normal

PD1L196 = VD1L6 & !PD1_period_l_register[11] & (!VD1L4 # !PD1_counter_snapshot[27]) # !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[27]);

--PD1L198 is dual_processor:inst|timer2:the_timer2|read_mux_out[11]~1402 at LC6_2_N2
--operation mode is normal

PD1L198 = VD1L6 & !PD1_period_l_register[11] & (!VD1L4 # !PD1_counter_snapshot[27]) # !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[27]);


--PD1_counter_snapshot[11] is dual_processor:inst|timer2:the_timer2|counter_snapshot[11] at LC10_16_N2
--operation mode is normal

PD1_counter_snapshot[11]_lut_out = PD1_internal_counter[11];
PD1_counter_snapshot[11] = DFFE(PD1_counter_snapshot[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L197 is dual_processor:inst|timer2:the_timer2|read_mux_out[11]~1372 at LC7_2_N2
--operation mode is normal

PD1L197 = (PD1_counter_snapshot[11] & !VD1L7 & (!PD1_period_h_register[11] # !VD1L1) # !PD1_counter_snapshot[11] & (!PD1_period_h_register[11] # !VD1L1)) & CASCADE(PD1L198);


--E1_LATCHED_V_COUNT_Q4[11] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[11] at LC10_2_O2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[11]_lut_out = E1_VELOCITY_COUNT[11];
E1_LATCHED_V_COUNT_Q4[11] = DFFE(E1_LATCHED_V_COUNT_Q4[11]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_VELOCITY[11] is position_velocity_interface_unit:inst18|VELOCITY[11] at LC6_4_X2
--operation mode is normal

E1_VELOCITY[11]_lut_out = !E1L1443 & (E1L1855 & (E1L1583) # !E1L1855 & E1L1586);
E1_VELOCITY[11] = DFFE(E1_VELOCITY[11]_lut_out, GLOBAL(clk), , , E1L1278);


--E1L628 is position_velocity_interface_unit:inst18|Mux~3664 at LC4_4_U2
--operation mode is normal

E1L628 = TJ1_dc_address[3] & (TJ1_dc_address[2]) # !TJ1_dc_address[3] & (TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q3[11]) # !TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q2[11]);


--E1L632 is position_velocity_interface_unit:inst18|Mux~3666 at LC3_2_O2
--operation mode is normal

E1L632 = TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q1[11] & TJ1_dc_address[2];


--E1L634 is position_velocity_interface_unit:inst18|Mux~3667 at LC4_2_O2
--operation mode is normal

E1L634 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[11] # !E1L1853 & (E1L1042));


--MD1_counter_snapshot[27] is dual_processor:inst|timer1:the_timer1|counter_snapshot[27] at LC4_8_W2
--operation mode is normal

MD1_counter_snapshot[27]_lut_out = MD1_internal_counter[27];
MD1_counter_snapshot[27] = DFFE(MD1_counter_snapshot[27]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L195 is dual_processor:inst|timer1:the_timer1|read_mux_out[11]~1340 at LC2_16_W2
--operation mode is normal

MD1L195 = MD1_period_l_register[11] & !VD1L6 & (!VD1L4 # !MD1_counter_snapshot[27]) # !MD1_period_l_register[11] & (!VD1L4 # !MD1_counter_snapshot[27]);

--MD1L197 is dual_processor:inst|timer1:the_timer1|read_mux_out[11]~1402 at LC2_16_W2
--operation mode is normal

MD1L197 = MD1_period_l_register[11] & !VD1L6 & (!VD1L4 # !MD1_counter_snapshot[27]) # !MD1_period_l_register[11] & (!VD1L4 # !MD1_counter_snapshot[27]);


--MD1_counter_snapshot[11] is dual_processor:inst|timer1:the_timer1|counter_snapshot[11] at LC10_4_W2
--operation mode is normal

MD1_counter_snapshot[11]_lut_out = MD1_internal_counter[11];
MD1_counter_snapshot[11] = DFFE(MD1_counter_snapshot[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L196 is dual_processor:inst|timer1:the_timer1|read_mux_out[11]~1370 at LC3_16_W2
--operation mode is normal

MD1L196 = (MD1_counter_snapshot[11] & !VD1L7 & (!MD1_period_h_register[11] # !VD1L1) # !MD1_counter_snapshot[11] & (!MD1_period_h_register[11] # !VD1L1)) & CASCADE(MD1L197);


--FE17L4 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~395 at LC8_3_A2
--operation mode is normal

FE17L4 = !AE1_partial_product_node[5][0] & (FE8L7);


--EE6L2 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|unreg_res_node[1]~59 at LC10_3_A2
--operation mode is normal

EE6L2 = AE1_partial_product_node[5][1] $ (FE8L9);


--BE1L24 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[5]~1123 at LC1_6_A2
--operation mode is normal

BE1L24 = JJ1L64 $ MH1_byte_complement[1] $ BE1L23;


--BE1L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[5]~1124 at LC2_8_K1
--operation mode is normal

BE1L25 = JJ1_true_regB[11] & (JJ1_true_regB[10] # BE1L23);


--BE1L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[5]~11 at LC5_6_A2
--operation mode is normal

BE1L35 = BE1L34 & BE1L6 # !BE1L34 & (JJ1_true_regB[11]);


--BE1L36 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[5]~1057 at LC3_8_K1
--operation mode is normal

BE1L36 = JJ1_true_regB[11] & (JJ1_true_regB[10] # BE1L34);


--PD1_counter_snapshot[26] is dual_processor:inst|timer2:the_timer2|counter_snapshot[26] at LC5_13_N2
--operation mode is normal

PD1_counter_snapshot[26]_lut_out = PD1_internal_counter[26];
PD1_counter_snapshot[26] = DFFE(PD1_counter_snapshot[26]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L193 is dual_processor:inst|timer2:the_timer2|read_mux_out[10]~1338 at LC7_9_N2
--operation mode is normal

PD1L193 = PD1_counter_snapshot[26] & !VD1L4 & (!PD1_period_l_register[10] # !VD1L6) # !PD1_counter_snapshot[26] & (!PD1_period_l_register[10] # !VD1L6);

--PD1L195 is dual_processor:inst|timer2:the_timer2|read_mux_out[10]~1403 at LC7_9_N2
--operation mode is normal

PD1L195 = PD1_counter_snapshot[26] & !VD1L4 & (!PD1_period_l_register[10] # !VD1L6) # !PD1_counter_snapshot[26] & (!PD1_period_l_register[10] # !VD1L6);


--PD1_counter_snapshot[10] is dual_processor:inst|timer2:the_timer2|counter_snapshot[10] at LC8_16_N2
--operation mode is normal

PD1_counter_snapshot[10]_lut_out = PD1_internal_counter[10];
PD1_counter_snapshot[10] = DFFE(PD1_counter_snapshot[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L194 is dual_processor:inst|timer2:the_timer2|read_mux_out[10]~1373 at LC8_9_N2
--operation mode is normal

PD1L194 = (PD1_period_h_register[10] & !VD1L1 & (!VD1L7 # !PD1_counter_snapshot[10]) # !PD1_period_h_register[10] & (!VD1L7 # !PD1_counter_snapshot[10])) & CASCADE(PD1L195);


--E1_LATCHED_V_COUNT_Q1[10] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[10] at LC8_12_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[10]_lut_out = E1_VELOCITY_COUNT[10];
E1_LATCHED_V_COUNT_Q1[10] = DFFE(E1_LATCHED_V_COUNT_Q1[10]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L620 is position_velocity_interface_unit:inst18|Mux~3660 at LC8_14_U2
--operation mode is normal

E1L620 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[10] # !E1L1853 & (E1L1034));


--E1L618 is position_velocity_interface_unit:inst18|Mux~3659 at LC1_13_U2
--operation mode is normal

E1L618 = TJ1_dc_address[2] & (E1L616 & E1_VELOCITY[10] # !E1L616 & (E1_LATCHED_V_COUNT_Q3[10])) # !TJ1_dc_address[2] & (E1L616);


--MD1_counter_snapshot[26] is dual_processor:inst|timer1:the_timer1|counter_snapshot[26] at LC3_13_W2
--operation mode is normal

MD1_counter_snapshot[26]_lut_out = MD1_internal_counter[26];
MD1_counter_snapshot[26] = DFFE(MD1_counter_snapshot[26]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L192 is dual_processor:inst|timer1:the_timer1|read_mux_out[10]~1342 at LC8_14_W2
--operation mode is normal

MD1L192 = MD1_period_l_register[10] & !VD1L6 & (!VD1L4 # !MD1_counter_snapshot[26]) # !MD1_period_l_register[10] & (!VD1L4 # !MD1_counter_snapshot[26]);

--MD1L194 is dual_processor:inst|timer1:the_timer1|read_mux_out[10]~1403 at LC8_14_W2
--operation mode is normal

MD1L194 = MD1_period_l_register[10] & !VD1L6 & (!VD1L4 # !MD1_counter_snapshot[26]) # !MD1_period_l_register[10] & (!VD1L4 # !MD1_counter_snapshot[26]);


--MD1_counter_snapshot[10] is dual_processor:inst|timer1:the_timer1|counter_snapshot[10] at LC4_13_W2
--operation mode is normal

MD1_counter_snapshot[10]_lut_out = MD1_internal_counter[10];
MD1_counter_snapshot[10] = DFFE(MD1_counter_snapshot[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L193 is dual_processor:inst|timer1:the_timer1|read_mux_out[10]~1371 at LC9_14_W2
--operation mode is normal

MD1L193 = (VD1L1 & !MD1_period_h_register[10] & (!VD1L7 # !MD1_counter_snapshot[10]) # !VD1L1 & (!VD1L7 # !MD1_counter_snapshot[10])) & CASCADE(MD1L194);


--MD1_counter_snapshot[25] is dual_processor:inst|timer1:the_timer1|counter_snapshot[25] at LC1_8_W2
--operation mode is normal

MD1_counter_snapshot[25]_lut_out = MD1_internal_counter[25];
MD1_counter_snapshot[25] = DFFE(MD1_counter_snapshot[25]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L189 is dual_processor:inst|timer1:the_timer1|read_mux_out[9]~1344 at LC1_11_W2
--operation mode is normal

MD1L189 = VD1L6 & MD1_period_l_register[9] & (!VD1L4 # !MD1_counter_snapshot[25]) # !VD1L6 & (!VD1L4 # !MD1_counter_snapshot[25]);

--MD1L191 is dual_processor:inst|timer1:the_timer1|read_mux_out[9]~1404 at LC1_11_W2
--operation mode is normal

MD1L191 = VD1L6 & MD1_period_l_register[9] & (!VD1L4 # !MD1_counter_snapshot[25]) # !VD1L6 & (!VD1L4 # !MD1_counter_snapshot[25]);


--MD1_counter_snapshot[9] is dual_processor:inst|timer1:the_timer1|counter_snapshot[9] at LC9_4_W2
--operation mode is normal

MD1_counter_snapshot[9]_lut_out = !MD1_internal_counter[9];
MD1_counter_snapshot[9] = DFFE(MD1_counter_snapshot[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L190 is dual_processor:inst|timer1:the_timer1|read_mux_out[9]~1372 at LC2_11_W2
--operation mode is normal

MD1L190 = (MD1_counter_snapshot[9] & !VD1L7 & (!VD1L1 # !MD1_period_h_register[9]) # !MD1_counter_snapshot[9] & (!VD1L1 # !MD1_period_h_register[9])) & CASCADE(MD1L191);


--E1_VELOCITY[9] is position_velocity_interface_unit:inst18|VELOCITY[9] at LC9_4_X2
--operation mode is normal

E1_VELOCITY[9]_lut_out = !E1L1443 & (E1L1855 & (E1L1565) # !E1L1855 & E1L1568);
E1_VELOCITY[9] = DFFE(E1_VELOCITY[9]_lut_out, GLOBAL(clk), , , E1L1278);


--E1_LATCHED_V_COUNT_Q4[9] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[9] at LC8_15_G2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[9]_lut_out = E1_VELOCITY_COUNT[9];
E1_LATCHED_V_COUNT_Q4[9] = DFFE(E1_LATCHED_V_COUNT_Q4[9]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1L600 is position_velocity_interface_unit:inst18|Mux~3650 at LC7_15_U2
--operation mode is normal

E1L600 = TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q3[9] # TJ1_dc_address[3]) # !TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q2[9] & !TJ1_dc_address[3]);


--E1_VELOCITY_COUNT[9] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[9] at LC4_3_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[9]_lut_out = E1_VELOCITY_COUNT[9] $ E1L1371;
E1_VELOCITY_COUNT[9] = DFFE(E1_VELOCITY_COUNT[9]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1374 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[9]~1253 at LC4_3_U2
--operation mode is arithmetic

E1L1374 = CARRY(!E1L1371 # !E1_VELOCITY_COUNT[9]);


--E1L604 is position_velocity_interface_unit:inst18|Mux~3652 at LC8_16_G2
--operation mode is normal

E1L604 = E1_LATCHED_V_COUNT_Q1[9] & TJ1_dc_address[2] & TJ1_dc_address[3];


--E1L606 is position_velocity_interface_unit:inst18|Mux~3653 at LC10_9_Y2
--operation mode is normal

E1L606 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[9] # !E1L1853 & (E1L1026));


--MD1_counter_snapshot[24] is dual_processor:inst|timer1:the_timer1|counter_snapshot[24] at LC5_8_W2
--operation mode is normal

MD1_counter_snapshot[24]_lut_out = MD1_internal_counter[24];
MD1_counter_snapshot[24] = DFFE(MD1_counter_snapshot[24]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L186 is dual_processor:inst|timer1:the_timer1|read_mux_out[8]~1346 at LC8_10_W2
--operation mode is normal

MD1L186 = MD1_counter_snapshot[24] & !VD1L4 & (!VD1L6 # !MD1_period_l_register[8]) # !MD1_counter_snapshot[24] & (!VD1L6 # !MD1_period_l_register[8]);

--MD1L188 is dual_processor:inst|timer1:the_timer1|read_mux_out[8]~1405 at LC8_10_W2
--operation mode is normal

MD1L188 = MD1_counter_snapshot[24] & !VD1L4 & (!VD1L6 # !MD1_period_l_register[8]) # !MD1_counter_snapshot[24] & (!VD1L6 # !MD1_period_l_register[8]);


--MD1_counter_snapshot[8] is dual_processor:inst|timer1:the_timer1|counter_snapshot[8] at LC1_4_W2
--operation mode is normal

MD1_counter_snapshot[8]_lut_out = MD1_internal_counter[8];
MD1_counter_snapshot[8] = DFFE(MD1_counter_snapshot[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L187 is dual_processor:inst|timer1:the_timer1|read_mux_out[8]~1373 at LC9_10_W2
--operation mode is normal

MD1L187 = (VD1L1 & !MD1_period_h_register[8] & (!MD1_counter_snapshot[8] # !VD1L7) # !VD1L1 & (!MD1_counter_snapshot[8] # !VD1L7)) & CASCADE(MD1L188);


--E1_LATCHED_V_COUNT_Q1[8] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[8] at LC10_2_X2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[8]_lut_out = E1_VELOCITY_COUNT[8];
E1_LATCHED_V_COUNT_Q1[8] = DFFE(E1_LATCHED_V_COUNT_Q1[8]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_VELOCITY_COUNT[8] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[8] at LC3_3_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[8]_lut_out = E1_VELOCITY_COUNT[8] $ !E1L1368;
E1_VELOCITY_COUNT[8] = DFFE(E1_VELOCITY_COUNT[8]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1371 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[8]~1250 at LC3_3_U2
--operation mode is arithmetic

E1L1371 = CARRY(E1_VELOCITY_COUNT[8] & !E1L1368);


--E1L590 is position_velocity_interface_unit:inst18|Mux~3645 at LC10_16_Y2
--operation mode is normal

E1L590 = TJ1_dc_address[2] & (E1L588 & E1_VELOCITY[8] # !E1L588 & (E1_LATCHED_V_COUNT_Q3[8])) # !TJ1_dc_address[2] & (E1L588);


--E1L592 is position_velocity_interface_unit:inst18|Mux~3646 at LC8_16_Y2
--operation mode is normal

E1L592 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[8] # !E1L1853 & (E1L1018));


--BE1L22 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[4]~1125 at LC1_14_A2
--operation mode is normal

BE1L22 = JJ1L65 $ MH1_byte_complement[1] $ BE1L21;


--BE1L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[4]~1126 at LC5_8_K1
--operation mode is normal

BE1L23 = JJ1_true_regB[9] & (JJ1_true_regB[8] # BE1L21);


--BE1L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[4]~9 at LC6_14_A2
--operation mode is normal

BE1L33 = BE1L21 & BE1L5 # !BE1L21 & (JJ1_true_regB[9]);


--BE1L34 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[4]~1058 at LC7_8_K1
--operation mode is normal

BE1L34 = JJ1_true_regB[9] & (JJ1_true_regB[8] # BE1L21);


--BE1L20 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[3]~1127 at LC9_16_K1
--operation mode is normal

BE1L20 = MH1_byte_complement[0] $ JJ1L66 $ (BE1L19);


--BE1L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[3]~1128 at LC9_8_K1
--operation mode is normal

BE1L21 = JJ1_true_regB[7] & (JJ1_true_regB[6] # BE1L19);


--BE1L32 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[3]~7 at LC2_11_K1
--operation mode is normal

BE1L32 = BE1L19 & (BE1L4) # !BE1L19 & JJ1_true_regB[7];


--BC1L479 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[7]~7821 at LC1_8_J1
--operation mode is normal

BC1L479 = Y1_enet_nios_data_master_requests_ad_result_ram_s1 & KE9_q[7] # !Y1_enet_nios_data_master_requests_ad_result_ram_s1 & (DC1_incoming_ext_ram_bus_data[7]);


--BC1L480 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[7]~7822 at LC3_8_J1
--operation mode is normal

BC1L480 = W1_enet_nios_data_master_requests_ad_ram_s1 & KE7_q[7] # !W1_enet_nios_data_master_requests_ad_ram_s1 & (BC1L479);


--E1_VELOCITY[7] is position_velocity_interface_unit:inst18|VELOCITY[7] at LC7_4_X2
--operation mode is normal

E1_VELOCITY[7]_lut_out = !E1L1443 & (E1L1855 & (E1L1547) # !E1L1855 & E1L1550);
E1_VELOCITY[7] = DFFE(E1_VELOCITY[7]_lut_out, GLOBAL(clk), , , E1L1278);


--E1_LATCHED_V_COUNT_Q4[7] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[7] at LC6_12_Y2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[7]_lut_out = E1_VELOCITY_COUNT[7];
E1_LATCHED_V_COUNT_Q4[7] = DFFE(E1_LATCHED_V_COUNT_Q4[7]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1L572 is position_velocity_interface_unit:inst18|Mux~3636 at LC5_12_Y2
--operation mode is normal

E1L572 = TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q3[7] # TJ1_dc_address[3]) # !TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q2[7] & !TJ1_dc_address[3]);


--E1_VELOCITY_COUNT[7] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[7] at LC2_3_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[7]_lut_out = E1_VELOCITY_COUNT[7] $ E1L1365;
E1_VELOCITY_COUNT[7] = DFFE(E1_VELOCITY_COUNT[7]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1368 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[7]~1247 at LC2_3_U2
--operation mode is arithmetic

E1L1368 = CARRY(!E1L1365 # !E1_VELOCITY_COUNT[7]);


--E1L576 is position_velocity_interface_unit:inst18|Mux~3638 at LC6_8_X2
--operation mode is normal

E1L576 = E1_LATCHED_V_COUNT_Q1[7] & TJ1_dc_address[2] & (TJ1_dc_address[3]);


--E1L578 is position_velocity_interface_unit:inst18|Mux~3639 at LC10_12_Y2
--operation mode is normal

E1L578 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[7] # !E1L1853 & (E1L1010));


--MD1_counter_snapshot[23] is dual_processor:inst|timer1:the_timer1|counter_snapshot[23] at LC8_6_W2
--operation mode is normal

MD1_counter_snapshot[23]_lut_out = MD1_internal_counter[23];
MD1_counter_snapshot[23] = DFFE(MD1_counter_snapshot[23]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L183 is dual_processor:inst|timer1:the_timer1|read_mux_out[7]~1348 at LC2_15_W2
--operation mode is normal

MD1L183 = MD1_counter_snapshot[23] & !VD1L4 & (!MD1_period_l_register[7] # !VD1L6) # !MD1_counter_snapshot[23] & (!MD1_period_l_register[7] # !VD1L6);

--MD1L185 is dual_processor:inst|timer1:the_timer1|read_mux_out[7]~1406 at LC2_15_W2
--operation mode is normal

MD1L185 = MD1_counter_snapshot[23] & !VD1L4 & (!MD1_period_l_register[7] # !VD1L6) # !MD1_counter_snapshot[23] & (!MD1_period_l_register[7] # !VD1L6);


--MD1_counter_snapshot[7] is dual_processor:inst|timer1:the_timer1|counter_snapshot[7] at LC7_13_W2
--operation mode is normal

MD1_counter_snapshot[7]_lut_out = MD1_internal_counter[7];
MD1_counter_snapshot[7] = DFFE(MD1_counter_snapshot[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L184 is dual_processor:inst|timer1:the_timer1|read_mux_out[7]~1374 at LC3_15_W2
--operation mode is normal

MD1L184 = (VD1L1 & !MD1_period_h_register[7] & (!VD1L7 # !MD1_counter_snapshot[7]) # !VD1L1 & (!VD1L7 # !MD1_counter_snapshot[7])) & CASCADE(MD1L185);


--FK1_rx_data[6] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[6] at LC2_15_S2
--operation mode is normal

FK1_rx_data[6]_lut_out = FK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7];
FK1_rx_data[6] = DFFE(FK1_rx_data[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , FK1_got_new_char);


--EK1L45 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[6]~710 at LC6_12_S2
--operation mode is normal

EK1L45 = VD1L1 & !EK1_control_reg[6] & (!VD1L2 # !FK1_rx_data[6]) # !VD1L1 & (!VD1L2 # !FK1_rx_data[6]);

--EK1L47 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[6]~732 at LC6_12_S2
--operation mode is normal

EK1L47 = VD1L1 & !EK1_control_reg[6] & (!VD1L2 # !FK1_rx_data[6]) # !VD1L1 & (!VD1L2 # !FK1_rx_data[6]);


--EK1L46 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[6]~718 at LC7_12_S2
--operation mode is normal

EK1L46 = (VD1L3 & !EK1_tx_data[6] & (GK1_tx_ready # !VD1L6) # !VD1L3 & (GK1_tx_ready # !VD1L6)) & CASCADE(EK1L47);


--KK1_rx_data[6] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[6] at LC7_2_C2
--operation mode is normal

KK1_rx_data[6]_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7];
KK1_rx_data[6] = DFFE(KK1_rx_data[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1_got_new_char);


--JK1L45 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[6]~705 at LC8_15_C2
--operation mode is normal

JK1L45 = VD1L2 & !KK1_rx_data[6] & (!VD1L1 # !JK1_control_reg[6]) # !VD1L2 & (!VD1L1 # !JK1_control_reg[6]);

--JK1L47 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[6]~731 at LC8_15_C2
--operation mode is normal

JK1L47 = VD1L2 & !KK1_rx_data[6] & (!VD1L1 # !JK1_control_reg[6]) # !VD1L2 & (!VD1L1 # !JK1_control_reg[6]);


--JK1L46 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[6]~717 at LC9_15_C2
--operation mode is normal

JK1L46 = (VD1L6 & LK1_tx_ready & (!VD1L3 # !JK1_tx_data[6]) # !VD1L6 & (!VD1L3 # !JK1_tx_data[6])) & CASCADE(JK1L47);


--MD1_counter_snapshot[22] is dual_processor:inst|timer1:the_timer1|counter_snapshot[22] at LC8_13_W2
--operation mode is normal

MD1_counter_snapshot[22]_lut_out = MD1_internal_counter[22];
MD1_counter_snapshot[22] = DFFE(MD1_counter_snapshot[22]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L180 is dual_processor:inst|timer1:the_timer1|read_mux_out[6]~1350 at LC7_12_W2
--operation mode is normal

MD1L180 = VD1L6 & !MD1_period_l_register[6] & (!VD1L4 # !MD1_counter_snapshot[22]) # !VD1L6 & (!VD1L4 # !MD1_counter_snapshot[22]);

--MD1L182 is dual_processor:inst|timer1:the_timer1|read_mux_out[6]~1407 at LC7_12_W2
--operation mode is normal

MD1L182 = VD1L6 & !MD1_period_l_register[6] & (!VD1L4 # !MD1_counter_snapshot[22]) # !VD1L6 & (!VD1L4 # !MD1_counter_snapshot[22]);


--MD1_counter_snapshot[6] is dual_processor:inst|timer1:the_timer1|counter_snapshot[6] at LC2_12_W2
--operation mode is normal

MD1_counter_snapshot[6]_lut_out = MD1_internal_counter[6];
MD1_counter_snapshot[6] = DFFE(MD1_counter_snapshot[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L181 is dual_processor:inst|timer1:the_timer1|read_mux_out[6]~1375 at LC8_12_W2
--operation mode is normal

MD1L181 = (VD1L7 & !MD1_counter_snapshot[6] & (!VD1L1 # !MD1_period_h_register[6]) # !VD1L7 & (!VD1L1 # !MD1_period_h_register[6])) & CASCADE(MD1L182);


--E1_LATCHED_V_COUNT_Q1[6] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[6] at LC2_2_X2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[6]_lut_out = E1_VELOCITY_COUNT[6];
E1_LATCHED_V_COUNT_Q1[6] = DFFE(E1_LATCHED_V_COUNT_Q1[6]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_VELOCITY_COUNT[6] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[6] at LC1_3_U2
--operation mode is arithmetic

E1_VELOCITY_COUNT[6]_lut_out = E1_VELOCITY_COUNT[6] $ !E1L1362;
E1_VELOCITY_COUNT[6] = DFFE(E1_VELOCITY_COUNT[6]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L1345);

--E1L1365 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[6]~1244 at LC1_3_U2
--operation mode is arithmetic

E1L1365 = CARRY(E1_VELOCITY_COUNT[6] & !E1L1362);


--E1L564 is position_velocity_interface_unit:inst18|Mux~3632 at LC9_5_O2
--operation mode is normal

E1L564 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[6] # !E1L1853 & (E1L1002));


--E1L562 is position_velocity_interface_unit:inst18|Mux~3631 at LC10_13_T2
--operation mode is normal

E1L562 = TJ1_dc_address[2] & (E1L560 & E1_VELOCITY[6] # !E1L560 & (E1_LATCHED_V_COUNT_Q3[6])) # !TJ1_dc_address[2] & (E1L560);


--E1L1738 is position_velocity_interface_unit:inst18|add~3325 at LC5_7_X2
--operation mode is arithmetic

E1L1738 = E1_LATCHED_V_COUNT_Q1[30] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] $ E1L1734;

--E1L1740 is position_velocity_interface_unit:inst18|add~3327 at LC5_7_X2
--operation mode is arithmetic

E1L1740 = CARRY(E1_LATCHED_V_COUNT_Q1[30] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] & !E1L1734 # !E1_LATCHED_V_COUNT_Q1[30] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # !E1L1734));


--E1L1735 is position_velocity_interface_unit:inst18|add~3321 at LC5_15_X2
--operation mode is arithmetic

E1L1735 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] $ E1_LATCHED_V_COUNT_Q1[30] $ E1L1731;

--E1L1737 is position_velocity_interface_unit:inst18|add~3323 at LC5_15_X2
--operation mode is arithmetic

E1L1737 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] & E1_LATCHED_V_COUNT_Q1[30] & !E1L1731 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] & (E1_LATCHED_V_COUNT_Q1[30] # !E1L1731));


--AE1_partial_product_node[0][18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][18] at LC2_10_E2
--operation mode is normal

AE1_partial_product_node[0][18]_lut_out = !JJ1_true_regB[0] # !JJ1_true_regB[1];
AE1_partial_product_node[0][18] = DFFE(AE1_partial_product_node[0][18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[1][18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][18] at LC7_7_E2
--operation mode is normal

AE1_partial_product_node[1][18]_lut_out = !BE1L30 # !BE1L16;
AE1_partial_product_node[1][18] = DFFE(AE1_partial_product_node[1][18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][18] at LC5_2_E2
--operation mode is normal

AE1_partial_product_node[2][18]_lut_out = !BE1L31 # !BE1L18;
AE1_partial_product_node[2][18] = DFFE(AE1_partial_product_node[2][18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[3][18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][18] at LC5_9_A2
--operation mode is normal

AE1_partial_product_node[3][18]_lut_out = !BE1L32 # !BE1L20;
AE1_partial_product_node[3][18] = DFFE(AE1_partial_product_node[3][18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[4][18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][18] at LC8_13_A2
--operation mode is normal

AE1_partial_product_node[4][18]_lut_out = !BE1L22 # !BE1L33;
AE1_partial_product_node[4][18] = DFFE(AE1_partial_product_node[4][18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FE8L34 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~533 at LC9_12_A2
--operation mode is arithmetic

FE8L34 = AE1_partial_product_node[3][18] $ AE1_partial_product_node[4][18] $ FE8L37;

--FE8L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~535 at LC9_12_A2
--operation mode is arithmetic

FE8L35 = CARRY(AE1_partial_product_node[3][18] & (AE1_partial_product_node[4][18] # !FE8L37) # !AE1_partial_product_node[3][18] & AE1_partial_product_node[4][18] & !FE8L37);


--AE1_partial_product_node[5][18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][18] at LC6_5_A2
--operation mode is normal

AE1_partial_product_node[5][18]_lut_out = !BE1L24 # !BE1L35;
AE1_partial_product_node[5][18] = DFFE(AE1_partial_product_node[5][18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][18] at LC2_9_A2
--operation mode is normal

AE1_partial_product_node[6][18]_lut_out = !BE1L37 # !BE1L26;
AE1_partial_product_node[6][18] = DFFE(AE1_partial_product_node[6][18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--FE5L28 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~486 at LC9_4_A2
--operation mode is arithmetic

FE5L28 = AE1_partial_product_node[6][18] $ AE1_partial_product_node[5][18] $ FE5L39;

--FE5L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~488 at LC9_4_A2
--operation mode is arithmetic

FE5L29 = CARRY(AE1_partial_product_node[6][18] & (AE1_partial_product_node[5][18] # !FE5L39) # !AE1_partial_product_node[6][18] & AE1_partial_product_node[5][18] & !FE5L39);


--HJ1L98 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3648 at LC6_2_Q1
--operation mode is normal

HJ1L98 = WJ1_do_fwd_a_alu & (PJ31_regout $ KJ31_regout) # !WJ1_do_fwd_a_alu & (XJ1_op_a[30]);


--E1_LATCHED_V_COUNT_Q1[25] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[25] at LC3_8_X2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[25]_lut_out = E1_VELOCITY_COUNT[25];
E1_LATCHED_V_COUNT_Q1[25] = DFFE(E1_LATCHED_V_COUNT_Q1[25]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1708 is position_velocity_interface_unit:inst18|add~3285 at LC10_5_X2
--operation mode is arithmetic

E1L1708 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] $ E1_LATCHED_V_COUNT_Q1[25] $ !E1L1704;

--E1L1710 is position_velocity_interface_unit:inst18|add~3287 at LC10_5_X2
--operation mode is arithmetic

E1L1710 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] & E1_LATCHED_V_COUNT_Q1[25] & !E1L1704 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] & (E1_LATCHED_V_COUNT_Q1[25] # !E1L1704));


--E1L1705 is position_velocity_interface_unit:inst18|add~3281 at LC10_13_X2
--operation mode is arithmetic

E1L1705 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] $ E1_LATCHED_V_COUNT_Q1[25] $ !E1L1701;

--E1L1707 is position_velocity_interface_unit:inst18|add~3283 at LC10_13_X2
--operation mode is arithmetic

E1L1707 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] & (!E1L1701 # !E1_LATCHED_V_COUNT_Q1[25]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] & !E1_LATCHED_V_COUNT_Q1[25] & !E1L1701);


--E1_LATCHED_V_COUNT_Q2[25] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[25] at LC5_11_P2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[25]_lut_out = E1_VELOCITY_COUNT[25];
E1_LATCHED_V_COUNT_Q2[25] = DFFE(E1_LATCHED_V_COUNT_Q2[25]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q3[25] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[25] at LC7_12_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[25]_lut_out = E1_VELOCITY_COUNT[25];
E1_LATCHED_V_COUNT_Q3[25] = DFFE(E1_LATCHED_V_COUNT_Q3[25]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--FE5L30 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~490 at LC5_4_A2
--operation mode is arithmetic

FE5L30 = AE1_partial_product_node[6][13] $ AE1_partial_product_node[5][15] $ FE5L35;

--FE5L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~492 at LC5_4_A2
--operation mode is arithmetic

FE5L31 = CARRY(AE1_partial_product_node[6][13] & (AE1_partial_product_node[5][15] # !FE5L35) # !AE1_partial_product_node[6][13] & AE1_partial_product_node[5][15] & !FE5L35);


--HJ1L99 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3649 at LC10_6_W1
--operation mode is normal

HJ1L99 = WJ1_do_fwd_a_alu & (KJ26_regout $ PJ26_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[25];


--D1_CLK_CTR[0] is quad_decoder:inst12|CLK_CTR[0] at LC2_7_T2
--operation mode is normal

D1_CLK_CTR[0]_lut_out = D1_CLK_CTR[1] & !D1L23 # !D1_CLK_CTR[0];
D1_CLK_CTR[0] = DFFE(D1_CLK_CTR[0]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--D1_CLK_CTR[1] is quad_decoder:inst12|CLK_CTR[1] at LC5_7_T2
--operation mode is normal

D1_CLK_CTR[1]_lut_out = D1_CLK_CTR[0] & (!D1L23 # !D1_CLK_CTR[1]) # !D1_CLK_CTR[0] & D1_CLK_CTR[1];
D1_CLK_CTR[1] = DFFE(D1_CLK_CTR[1]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1L498 is position_velocity_interface_unit:inst18|Mux~3599 at LC8_6_P2
--operation mode is normal

E1L498 = !TJ1_dc_address[3] & (!TJ1_dc_address[2] & E1_VELOCITY_COUNT[1]);


--E1L490 is position_velocity_interface_unit:inst18|Mux~3595 at LC4_6_P2
--operation mode is normal

E1L490 = TJ1_dc_address[3] & (E1L488 & E1_VELOCITY[1] # !E1L488 & (E1_LATCHED_V_COUNT_Q4[1])) # !TJ1_dc_address[3] & (E1L488);


--E1L496 is position_velocity_interface_unit:inst18|Mux~3598 at LC5_6_P2
--operation mode is normal

E1L496 = TJ1_dc_address[4] & (E1L492 # TJ1_dc_address[5]) # !TJ1_dc_address[4] & (!TJ1_dc_address[5] & E1L494);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[19] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[19] at LC2_8_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[19]_lut_out = E1_LATCHED_V_COUNT_Q1[19];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[19] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[19]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1649 is position_velocity_interface_unit:inst18|add~3205 at LC3_5_X2
--operation mode is arithmetic

E1L1649 = E1_LATCHED_V_COUNT_Q1[18] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[18] $ E1L1642;

--E1L1651 is position_velocity_interface_unit:inst18|add~3207 at LC3_5_X2
--operation mode is arithmetic

E1L1651 = CARRY(E1_LATCHED_V_COUNT_Q1[18] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[18] & !E1L1642 # !E1_LATCHED_V_COUNT_Q1[18] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[18] # !E1L1642));


--E1L1646 is position_velocity_interface_unit:inst18|add~3201 at LC3_13_X2
--operation mode is arithmetic

E1L1646 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[18] $ E1_LATCHED_V_COUNT_Q1[18] $ E1L1639;

--E1L1648 is position_velocity_interface_unit:inst18|add~3203 at LC3_13_X2
--operation mode is arithmetic

E1L1648 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[18] & E1_LATCHED_V_COUNT_Q1[18] & !E1L1639 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[18] & (E1_LATCHED_V_COUNT_Q1[18] # !E1L1639));


--AE1_partial_product_node[2][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][15] at LC1_2_E2
--operation mode is normal

AE1_partial_product_node[2][15]_lut_out = BE1L18 & (HJ1_true_regA[15] $ !BE1L31) # !BE1L18 & (!BE1L31 # !HJ1_true_regA[14]);
AE1_partial_product_node[2][15] = DFFE(AE1_partial_product_node[2][15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[3][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][13] at LC9_16_A2
--operation mode is normal

AE1_partial_product_node[3][13]_lut_out = BE1L20 & (HJ1_true_regA[13] $ !BE1L32) # !BE1L20 & (!BE1L32 # !HJ1_true_regA[12]);
AE1_partial_product_node[3][13] = DFFE(AE1_partial_product_node[3][13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[4][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][11] at LC9_13_A2
--operation mode is normal

AE1_partial_product_node[4][11]_lut_out = BE1L22 & (HJ1_true_regA[11] $ !BE1L33) # !BE1L22 & (!HJ1_true_regA[10] # !BE1L33);
AE1_partial_product_node[4][11] = DFFE(AE1_partial_product_node[4][11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[5][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][9] at LC9_6_A2
--operation mode is normal

AE1_partial_product_node[5][9]_lut_out = BE1L24 & (HJ1_true_regA[9] $ (!BE1L35)) # !BE1L24 & (!BE1L35 # !HJ1_true_regA[8]);
AE1_partial_product_node[5][9] = DFFE(AE1_partial_product_node[5][9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][7] at LC5_7_A2
--operation mode is normal

AE1_partial_product_node[6][7]_lut_out = BE1L26 & (HJ1_true_regA[7] $ (!BE1L37)) # !BE1L26 & (!BE1L37 # !HJ1_true_regA[6]);
AE1_partial_product_node[6][7] = DFFE(AE1_partial_product_node[6][7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--E1_LATCHED_V_COUNT_Q2[20] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[20] at LC9_16_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[20]_lut_out = E1_VELOCITY_COUNT[20];
E1_LATCHED_V_COUNT_Q2[20] = DFFE(E1_LATCHED_V_COUNT_Q2[20]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q4[20] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[20] at LC6_14_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[20]_lut_out = E1_VELOCITY_COUNT[20];
E1_LATCHED_V_COUNT_Q4[20] = DFFE(E1_LATCHED_V_COUNT_Q4[20]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1L1463 is position_velocity_interface_unit:inst18|VELOCITY~4578 at LC10_10_X2
--operation mode is normal

E1L1463 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (E1_LATCHED_V_COUNT_Q1[31] & E1L1664) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L1667 & !E1_LATCHED_V_COUNT_Q1[31];


--AE1_partial_product_node[2][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][16] at LC1_16_E2
--operation mode is normal

AE1_partial_product_node[2][16]_lut_out = !HJ1_true_regA[15] & !BE1L18 # !BE1L31;
AE1_partial_product_node[2][16] = DFFE(AE1_partial_product_node[2][16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[3][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][14] at LC3_15_A2
--operation mode is normal

AE1_partial_product_node[3][14]_lut_out = BE1L20 & (HJ1_true_regA[14] $ !BE1L32) # !BE1L20 & (!BE1L32 # !HJ1_true_regA[13]);
AE1_partial_product_node[3][14] = DFFE(AE1_partial_product_node[3][14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[4][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][12] at LC7_13_A2
--operation mode is normal

AE1_partial_product_node[4][12]_lut_out = BE1L22 & (BE1L33 $ !HJ1_true_regA[12]) # !BE1L22 & (!BE1L33 # !HJ1_true_regA[11]);
AE1_partial_product_node[4][12] = DFFE(AE1_partial_product_node[4][12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[5][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][10] at LC5_5_A2
--operation mode is normal

AE1_partial_product_node[5][10]_lut_out = BE1L24 & (BE1L35 $ !HJ1_true_regA[10]) # !BE1L24 & (!BE1L35 # !HJ1_true_regA[9]);
AE1_partial_product_node[5][10] = DFFE(AE1_partial_product_node[5][10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][8] at LC2_8_A2
--operation mode is normal

AE1_partial_product_node[6][8]_lut_out = BE1L26 & (HJ1_true_regA[8] $ !BE1L37) # !BE1L26 & (!BE1L37 # !HJ1_true_regA[7]);
AE1_partial_product_node[6][8] = DFFE(AE1_partial_product_node[6][8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[17] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[17] at LC4_12_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[17]_lut_out = E1_LATCHED_V_COUNT_Q1[17];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[17] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[17]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1631 is position_velocity_interface_unit:inst18|add~3181 at LC1_5_X2
--operation mode is arithmetic

E1L1631 = E1_LATCHED_V_COUNT_Q1[16] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[16] $ E1L1624;

--E1L1633 is position_velocity_interface_unit:inst18|add~3183 at LC1_5_X2
--operation mode is arithmetic

E1L1633 = CARRY(E1_LATCHED_V_COUNT_Q1[16] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[16] & !E1L1624 # !E1_LATCHED_V_COUNT_Q1[16] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[16] # !E1L1624));


--E1L1628 is position_velocity_interface_unit:inst18|add~3177 at LC1_13_X2
--operation mode is arithmetic

E1L1628 = E1_LATCHED_V_COUNT_Q1[16] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[16] $ E1L1621;

--E1L1630 is position_velocity_interface_unit:inst18|add~3179 at LC1_13_X2
--operation mode is arithmetic

E1L1630 = CARRY(E1_LATCHED_V_COUNT_Q1[16] & (!E1L1621 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[16]) # !E1_LATCHED_V_COUNT_Q1[16] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[16] & !E1L1621);


--AE1_partial_product_node[1][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][15] at LC10_13_M2
--operation mode is normal

AE1_partial_product_node[1][15]_lut_out = BE1L16 & (BE1L30 $ (!HJ1_true_regA[15])) # !BE1L16 & (!HJ1_true_regA[14] # !BE1L30);
AE1_partial_product_node[1][15] = DFFE(AE1_partial_product_node[1][15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][13] at LC9_5_A2
--operation mode is normal

AE1_partial_product_node[2][13]_lut_out = BE1L18 & (HJ1_true_regA[13] $ !BE1L31) # !BE1L18 & (!BE1L31 # !HJ1_true_regA[12]);
AE1_partial_product_node[2][13] = DFFE(AE1_partial_product_node[2][13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[3][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][11] at LC4_16_A2
--operation mode is normal

AE1_partial_product_node[3][11]_lut_out = BE1L20 & (BE1L32 $ !HJ1_true_regA[11]) # !BE1L20 & (!HJ1_true_regA[10] # !BE1L32);
AE1_partial_product_node[3][11] = DFFE(AE1_partial_product_node[3][11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[4][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][9] at LC2_15_A2
--operation mode is normal

AE1_partial_product_node[4][9]_lut_out = BE1L22 & (BE1L33 $ !HJ1_true_regA[9]) # !BE1L22 & (!HJ1_true_regA[8] # !BE1L33);
AE1_partial_product_node[4][9] = DFFE(AE1_partial_product_node[4][9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[5][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][7] at LC9_7_A2
--operation mode is normal

AE1_partial_product_node[5][7]_lut_out = BE1L24 & (BE1L35 $ !HJ1_true_regA[7]) # !BE1L24 & (!HJ1_true_regA[6] # !BE1L35);
AE1_partial_product_node[5][7] = DFFE(AE1_partial_product_node[5][7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][5] at LC10_8_A2
--operation mode is normal

AE1_partial_product_node[6][5]_lut_out = BE1L26 & (HJ1_true_regA[5] $ (!BE1L37)) # !BE1L26 & (!BE1L37 # !HJ1_true_regA[4]);
AE1_partial_product_node[6][5] = DFFE(AE1_partial_product_node[6][5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--E1_LATCHED_V_COUNT_Q2[18] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[18] at LC3_15_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[18]_lut_out = E1_VELOCITY_COUNT[18];
E1_LATCHED_V_COUNT_Q2[18] = DFFE(E1_LATCHED_V_COUNT_Q2[18]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q4[18] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[18] at LC10_14_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[18]_lut_out = E1_VELOCITY_COUNT[18];
E1_LATCHED_V_COUNT_Q4[18] = DFFE(E1_LATCHED_V_COUNT_Q4[18]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1L1461 is position_velocity_interface_unit:inst18|VELOCITY~4575 at LC3_10_X2
--operation mode is normal

E1L1461 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (E1_LATCHED_V_COUNT_Q1[31] & E1L1646) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L1649 & !E1_LATCHED_V_COUNT_Q1[31];


--AE1_partial_product_node[1][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][16] at LC6_9_E2
--operation mode is normal

AE1_partial_product_node[1][16]_lut_out = !HJ1_true_regA[15] & !BE1L16 # !BE1L30;
AE1_partial_product_node[1][16] = DFFE(AE1_partial_product_node[1][16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][14] at LC9_16_E2
--operation mode is normal

AE1_partial_product_node[2][14]_lut_out = BE1L18 & (HJ1_true_regA[14] $ !BE1L31) # !BE1L18 & (!BE1L31 # !HJ1_true_regA[13]);
AE1_partial_product_node[2][14] = DFFE(AE1_partial_product_node[2][14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[3][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][12] at LC5_16_A2
--operation mode is normal

AE1_partial_product_node[3][12]_lut_out = BE1L20 & (HJ1_true_regA[12] $ (!BE1L32)) # !BE1L20 & (!BE1L32 # !HJ1_true_regA[11]);
AE1_partial_product_node[3][12] = DFFE(AE1_partial_product_node[3][12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[4][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][10] at LC7_14_A2
--operation mode is normal

AE1_partial_product_node[4][10]_lut_out = BE1L22 & (HJ1_true_regA[10] $ !BE1L33) # !BE1L22 & (!HJ1_true_regA[9] # !BE1L33);
AE1_partial_product_node[4][10] = DFFE(AE1_partial_product_node[4][10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[5][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][8] at LC7_6_A2
--operation mode is normal

AE1_partial_product_node[5][8]_lut_out = BE1L24 & (HJ1_true_regA[8] $ !BE1L35) # !BE1L24 & (!BE1L35 # !HJ1_true_regA[7]);
AE1_partial_product_node[5][8] = DFFE(AE1_partial_product_node[5][8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][6] at LC4_8_A2
--operation mode is normal

AE1_partial_product_node[6][6]_lut_out = BE1L26 & (HJ1_true_regA[6] $ (!BE1L37)) # !BE1L26 & (!BE1L37 # !HJ1_true_regA[5]);
AE1_partial_product_node[6][6] = DFFE(AE1_partial_product_node[6][6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--E1L1465 is position_velocity_interface_unit:inst18|VELOCITY~4581 at LC6_14_X2
--operation mode is normal

E1L1465 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1_LATCHED_V_COUNT_Q1[31] & E1L1682 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !E1_LATCHED_V_COUNT_Q1[31] & (E1L1685);


--E1_LATCHED_V_COUNT_Q4[22] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[22] at LC6_3_Q2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[22]_lut_out = E1_VELOCITY_COUNT[22];
E1_LATCHED_V_COUNT_Q4[22] = DFFE(E1_LATCHED_V_COUNT_Q4[22]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_LATCHED_V_COUNT_Q2[22] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[22] at LC7_4_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[22]_lut_out = E1_VELOCITY_COUNT[22];
E1_LATCHED_V_COUNT_Q2[22] = DFFE(E1_LATCHED_V_COUNT_Q2[22]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--AE1_partial_product_node[3][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][16] at LC8_1_A2
--operation mode is normal

AE1_partial_product_node[3][16]_lut_out = !HJ1_true_regA[15] & !BE1L20 # !BE1L32;
AE1_partial_product_node[3][16] = DFFE(AE1_partial_product_node[3][16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[4][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][14] at LC5_14_A2
--operation mode is normal

AE1_partial_product_node[4][14]_lut_out = BE1L22 & (HJ1_true_regA[14] $ !BE1L33) # !BE1L22 & (!HJ1_true_regA[13] # !BE1L33);
AE1_partial_product_node[4][14] = DFFE(AE1_partial_product_node[4][14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[5][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][12] at LC10_5_A2
--operation mode is normal

AE1_partial_product_node[5][12]_lut_out = BE1L24 & (BE1L35 $ !HJ1_true_regA[12]) # !BE1L24 & (!BE1L35 # !HJ1_true_regA[11]);
AE1_partial_product_node[5][12] = DFFE(AE1_partial_product_node[5][12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][10] at LC6_8_A2
--operation mode is normal

AE1_partial_product_node[6][10]_lut_out = BE1L26 & (HJ1_true_regA[10] $ !BE1L37) # !BE1L26 & (!BE1L37 # !HJ1_true_regA[9]);
AE1_partial_product_node[6][10] = DFFE(AE1_partial_product_node[6][10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--E1_LATCHED_V_COUNT_Q4[16] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[16] at LC8_11_P2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[16]_lut_out = E1_VELOCITY_COUNT[16];
E1_LATCHED_V_COUNT_Q4[16] = DFFE(E1_LATCHED_V_COUNT_Q4[16]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_LATCHED_V_COUNT_Q2[16] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[16] at LC4_11_P2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[16]_lut_out = E1_VELOCITY_COUNT[16];
E1_LATCHED_V_COUNT_Q2[16] = DFFE(E1_LATCHED_V_COUNT_Q2[16]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1L1459 is position_velocity_interface_unit:inst18|VELOCITY~4572 at LC7_14_X2
--operation mode is normal

E1L1459 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1_LATCHED_V_COUNT_Q1[31] & E1L1628 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !E1_LATCHED_V_COUNT_Q1[31] & (E1L1631);


--AE1_partial_product_node[0][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][16] at LC4_9_E2
--operation mode is normal

AE1_partial_product_node[0][16]_lut_out = !HJ1_true_regA[15] & !JJ1_true_regB[0] # !JJ1_true_regB[1];
AE1_partial_product_node[0][16] = DFFE(AE1_partial_product_node[0][16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[1][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][14] at LC10_2_E2
--operation mode is normal

AE1_partial_product_node[1][14]_lut_out = BE1L16 & (HJ1_true_regA[14] $ !BE1L30) # !BE1L16 & (!BE1L30 # !HJ1_true_regA[13]);
AE1_partial_product_node[1][14] = DFFE(AE1_partial_product_node[1][14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[2][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][12] at LC8_2_E2
--operation mode is normal

AE1_partial_product_node[2][12]_lut_out = BE1L18 & (HJ1_true_regA[12] $ (!BE1L31)) # !BE1L18 & (!BE1L31 # !HJ1_true_regA[11]);
AE1_partial_product_node[2][12] = DFFE(AE1_partial_product_node[2][12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[3][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][10] at LC8_16_A2
--operation mode is normal

AE1_partial_product_node[3][10]_lut_out = BE1L20 & (HJ1_true_regA[10] $ !BE1L32) # !BE1L20 & (!BE1L32 # !HJ1_true_regA[9]);
AE1_partial_product_node[3][10] = DFFE(AE1_partial_product_node[3][10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[4][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][8] at LC10_15_A2
--operation mode is normal

AE1_partial_product_node[4][8]_lut_out = BE1L22 & (BE1L33 $ (!HJ1_true_regA[8])) # !BE1L22 & (!HJ1_true_regA[7] # !BE1L33);
AE1_partial_product_node[4][8] = DFFE(AE1_partial_product_node[4][8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[5][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][6] at LC10_6_A2
--operation mode is normal

AE1_partial_product_node[5][6]_lut_out = BE1L24 & (HJ1_true_regA[6] $ (!BE1L35)) # !BE1L24 & (!BE1L35 # !HJ1_true_regA[5]);
AE1_partial_product_node[5][6] = DFFE(AE1_partial_product_node[5][6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][4] at LC2_7_A2
--operation mode is normal

AE1_partial_product_node[6][4]_lut_out = BE1L26 & (HJ1_true_regA[4] $ !BE1L37) # !BE1L26 & (!BE1L37 # !HJ1_true_regA[3]);
AE1_partial_product_node[6][4] = DFFE(AE1_partial_product_node[6][4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--E1L1717 is position_velocity_interface_unit:inst18|add~3297 at LC2_15_X2
--operation mode is arithmetic

E1L1717 = E1_LATCHED_V_COUNT_Q1[27] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[27] $ !E1L1713;

--E1L1719 is position_velocity_interface_unit:inst18|add~3299 at LC2_15_X2
--operation mode is arithmetic

E1L1719 = CARRY(E1_LATCHED_V_COUNT_Q1[27] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[27] & !E1L1713 # !E1_LATCHED_V_COUNT_Q1[27] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[27] # !E1L1713));


--E1L1720 is position_velocity_interface_unit:inst18|add~3301 at LC2_7_X2
--operation mode is arithmetic

E1L1720 = E1_LATCHED_V_COUNT_Q1[27] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[27] $ !E1L1716;

--E1L1722 is position_velocity_interface_unit:inst18|add~3303 at LC2_7_X2
--operation mode is arithmetic

E1L1722 = CARRY(E1_LATCHED_V_COUNT_Q1[27] & (!E1L1716 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[27]) # !E1_LATCHED_V_COUNT_Q1[27] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[27] & !E1L1716);


--E1_LATCHED_V_COUNT_Q3[27] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[27] at LC10_12_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[27]_lut_out = E1_VELOCITY_COUNT[27];
E1_LATCHED_V_COUNT_Q3[27] = DFFE(E1_LATCHED_V_COUNT_Q3[27]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_LATCHED_V_COUNT_Q2[27] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[27] at LC8_11_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[27]_lut_out = E1_VELOCITY_COUNT[27];
E1_LATCHED_V_COUNT_Q2[27] = DFFE(E1_LATCHED_V_COUNT_Q2[27]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q1[27] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[27] at LC5_9_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[27]_lut_out = E1_VELOCITY_COUNT[27];
E1_LATCHED_V_COUNT_Q1[27] = DFFE(E1_LATCHED_V_COUNT_Q1[27]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--FE5L32 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~494 at LC7_4_A2
--operation mode is arithmetic

FE5L32 = AE1_partial_product_node[6][15] $ AE1_partial_product_node[5][18] $ FE5L37;

--FE5L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~496 at LC7_4_A2
--operation mode is arithmetic

FE5L33 = CARRY(AE1_partial_product_node[6][15] & (AE1_partial_product_node[5][18] # !FE5L37) # !AE1_partial_product_node[6][15] & AE1_partial_product_node[5][18] & !FE5L37);


--HJ1L100 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3650 at LC10_1_Z1
--operation mode is normal

HJ1L100 = WJ1_do_fwd_a_alu & (KJ28_regout $ PJ28_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[27];


--RK1_WS1W is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|WS1W at LC1_11_Q2
--operation mode is normal

RK1_WS1W_lut_out = !TJ1_dc_address[5] & !RK1_WS1W & E1L179 & !TJ1_dc_address[2];
RK1_WS1W = DFFE(RK1_WS1W_lut_out, GLOBAL(clk), , , );


--E1L526 is position_velocity_interface_unit:inst18|Mux~3613 at LC1_11_Y2
--operation mode is normal

E1L526 = !TJ1_dc_address[3] & (E1_VELOCITY_COUNT[3] & !TJ1_dc_address[2]);


--E1L518 is position_velocity_interface_unit:inst18|Mux~3609 at LC9_12_Y2
--operation mode is normal

E1L518 = E1L516 & (E1_VELOCITY[3] # !TJ1_dc_address[3]) # !E1L516 & (E1_LATCHED_V_COUNT_Q4[3] & TJ1_dc_address[3]);


--E1L524 is position_velocity_interface_unit:inst18|Mux~3612 at LC4_11_Y2
--operation mode is normal

E1L524 = TJ1_dc_address[4] & (TJ1_dc_address[5] # E1L520) # !TJ1_dc_address[4] & !TJ1_dc_address[5] & (E1L522);


--E1L812 is position_velocity_interface_unit:inst18|Mux~3756 at LC6_2_U2
--operation mode is normal

E1L812 = TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q4[24] # TJ1_dc_address[2]) # !TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q2[24] & (!TJ1_dc_address[2]);


--E1_LATCHED_V_COUNT_Q3[24] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[24] at LC6_15_J1
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[24]_lut_out = E1_VELOCITY_COUNT[24];
E1_LATCHED_V_COUNT_Q3[24] = DFFE(E1_LATCHED_V_COUNT_Q3[24]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_VELOCITY[24] is position_velocity_interface_unit:inst18|VELOCITY[24] at LC2_16_X2
--operation mode is normal

E1_VELOCITY[24]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L1467;
E1_VELOCITY[24] = DFFE(E1_VELOCITY[24]_lut_out, GLOBAL(clk), , , E1L1278);


--FE8L36 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~537 at LC8_12_A2
--operation mode is arithmetic

FE8L36 = AE1_partial_product_node[3][18] $ AE1_partial_product_node[4][16] $ !FE8L39;

--FE8L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~539 at LC8_12_A2
--operation mode is arithmetic

FE8L37 = CARRY(AE1_partial_product_node[3][18] & !AE1_partial_product_node[4][16] & !FE8L39 # !AE1_partial_product_node[3][18] & (!FE8L39 # !AE1_partial_product_node[4][16]));


--FE5L34 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~498 at LC4_4_A2
--operation mode is arithmetic

FE5L34 = AE1_partial_product_node[6][12] $ AE1_partial_product_node[5][14] $ !FE5L41;

--FE5L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~500 at LC4_4_A2
--operation mode is arithmetic

FE5L35 = CARRY(AE1_partial_product_node[6][12] & !AE1_partial_product_node[5][14] & !FE5L41 # !AE1_partial_product_node[6][12] & (!FE5L41 # !AE1_partial_product_node[5][14]));


--HJ1L101 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3651 at LC7_4_X1
--operation mode is normal

HJ1L101 = WJ1_do_fwd_a_alu & (KJ25_regout $ PJ25_regout) # !WJ1_do_fwd_a_alu & (XJ1_op_a[24]);


--D1_REQUEST_FOR_SP_Q3 is quad_decoder:inst12|REQUEST_FOR_SP_Q3 at LC4_1_T2
--operation mode is normal

D1_REQUEST_FOR_SP_Q3_lut_out = D1L46 & D1_AAA & D1L42 # !D1L46 & (D1_REQUEST_FOR_SP_Q3);
D1_REQUEST_FOR_SP_Q3 = DFFE(D1_REQUEST_FOR_SP_Q3_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1_PREV_Q3 is position_velocity_interface_unit:inst18|PREV_Q3 at LC9_2_T2
--operation mode is normal

E1_PREV_Q3_lut_out = QC1_data_out[0] & E1_PREV_Q3 # !QC1_data_out[0] & (D1_REQUEST_FOR_SP_Q3);
E1_PREV_Q3 = DFFE(E1_PREV_Q3_lut_out, GLOBAL(clk), , , );


--E1_PREV_Q2 is position_velocity_interface_unit:inst18|PREV_Q2 at LC3_1_T2
--operation mode is normal

E1_PREV_Q2_lut_out = QC1_data_out[0] & (E1_PREV_Q2) # !QC1_data_out[0] & D1_REQUEST_FOR_SP_Q2;
E1_PREV_Q2 = DFFE(E1_PREV_Q2_lut_out, GLOBAL(clk), , , );


--D1_REQUEST_FOR_SP_Q2 is quad_decoder:inst12|REQUEST_FOR_SP_Q2 at LC2_1_T2
--operation mode is normal

D1_REQUEST_FOR_SP_Q2_lut_out = D1L46 & D1_TMPBB & D1_TMPAA # !D1L46 & (D1_REQUEST_FOR_SP_Q2);
D1_REQUEST_FOR_SP_Q2 = DFFE(D1_REQUEST_FOR_SP_Q2_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--D1_CNT[1] is quad_decoder:inst12|CNT[1] at LC6_15_T2
--operation mode is normal

D1_CNT[1]_lut_out = D1_CNT[1] # D1_X4_INTERNAL & D1_CNT[0];
D1_CNT[1] = DFFE(D1_CNT[1]_lut_out, GLOBAL(clk), !D1L66, , );


--D1L18 is quad_decoder:inst12|LATCHED_QUADRATURE_ERROR~21 at LC4_14_T2
--operation mode is normal

D1L18 = D1_QUADRATURE_ERROR # D1_LATCHED_QUADRATURE_ERROR & !D1_OK_TO_REMOVE_QUADRATURE_ERROR;


--D1L14 is quad_decoder:inst12|CNT[1]~109 at LC10_16_T2
--operation mode is normal

D1L14 = D1_CNT[0] & D1_X4_INTERNAL;


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[0] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[0] at LC4_1_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[0]_lut_out = E1_LATCHED_V_COUNT_Q1[0];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[0] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[0]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L56 is position_velocity_interface_unit:inst18|ENABLE_VELOCITY_CTR~467 at LC7_1_X1
--operation mode is normal

E1L56 = !E1_VEL_CLK_DIVISOR[2] & (E1_VEL_CLK_DIVISOR[1] & (E1_CNT[1]) # !E1_VEL_CLK_DIVISOR[1] & E1_CNT[3]);


--E1L54 is position_velocity_interface_unit:inst18|ENABLE_VELOCITY_CTR~466 at LC4_1_X1
--operation mode is normal

E1L54 = E1_VEL_CLK_DIVISOR[2] & E1_CNT[2];


--E1_CNT[0] is position_velocity_interface_unit:inst18|CNT[0] at LC1_11_X1
--operation mode is normal

E1_CNT[0]_lut_out = !E1_CNT[0];
E1_CNT[0] = DFFE(E1_CNT[0]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1L52 is position_velocity_interface_unit:inst18|ENABLE_VELOCITY_CTR~465 at LC6_13_X1
--operation mode is normal

E1L52 = !E1_VEL_CLK_DIVISOR[0] & (E1_VEL_CLK_DIVISOR[2] & !E1_VEL_CLK_DIVISOR[3] & !E1_VEL_CLK_DIVISOR[1] # !E1_VEL_CLK_DIVISOR[2] & (E1_VEL_CLK_DIVISOR[3] $ E1_VEL_CLK_DIVISOR[1]));


--E1L1490 is position_velocity_interface_unit:inst18|add~2993 at LC4_6_O2
--operation mode is arithmetic

E1L1490 = !E1L948;

--E1L1492 is position_velocity_interface_unit:inst18|add~2995 at LC4_6_O2
--operation mode is arithmetic

E1L1492 = CARRY(E1L948);


--D1_X4_INTERNAL is quad_decoder:inst12|X4_INTERNAL at LC1_8_T2
--operation mode is normal

D1_X4_INTERNAL_lut_out = D1_OK_FOR_X4_PULSE & (!D1L21 & !D1_REQUEST_FOR_X4_PULSE);
D1_X4_INTERNAL = DFFE(D1_X4_INTERNAL_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--L1_subtract is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|subtract at LC7_11_J2
--operation mode is normal

L1_subtract_lut_out = AJ1_custom_instruction_start[0] & (!JJ1_true_regB[31]) # !AJ1_custom_instruction_start[0] & (L1_b[31] $ L1L66);
L1_subtract = DFFE(L1_subtract_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1_b[31] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[31] at LC7_12_J2
--operation mode is normal

L1_b[31]_lut_out = MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L37);
L1_b[31] = DFFE(L1_b[31]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L165 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9935 at LC5_11_J2
--operation mode is arithmetic

L1L165 = L1_subtract $ L1_b[30] $ !L1L170;

--L1L166 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9937 at LC5_11_J2
--operation mode is arithmetic

L1L166 = CARRY(!L1L170 & (L1_subtract $ L1_b[30]));


--L1_q[63] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[63] at LC5_14_J2
--operation mode is normal

L1_q[63]_lut_out = L1L167 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[63] = DFFE(L1_q[63]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L167 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9939 at LC4_10_J2
--operation mode is arithmetic

L1L167 = L1_q[62] $ L1L165 $ !L1L172;

--L1L168 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9941 at LC4_10_J2
--operation mode is arithmetic

L1L168 = CARRY(L1_q[62] & (L1L165 # !L1L172) # !L1_q[62] & L1L165 & !L1L172);


--E1_VELOCITY[26] is position_velocity_interface_unit:inst18|VELOCITY[26] at LC4_14_X2
--operation mode is normal

E1_VELOCITY[26]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L1469;
E1_VELOCITY[26] = DFFE(E1_VELOCITY[26]_lut_out, GLOBAL(clk), , , E1L1278);


--E1_LATCHED_V_COUNT_Q3[26] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[26] at LC6_7_Q2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[26]_lut_out = E1_VELOCITY_COUNT[26];
E1_LATCHED_V_COUNT_Q3[26] = DFFE(E1_LATCHED_V_COUNT_Q3[26]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1L836 is position_velocity_interface_unit:inst18|Mux~3768 at LC3_10_P2
--operation mode is normal

E1L836 = TJ1_dc_address[2] & TJ1_dc_address[3] # !TJ1_dc_address[2] & (TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q4[26] # !TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q2[26]));


--FE5L36 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~502 at LC6_4_A2
--operation mode is arithmetic

FE5L36 = AE1_partial_product_node[6][14] $ AE1_partial_product_node[5][16] $ !FE5L31;

--FE5L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~504 at LC6_4_A2
--operation mode is arithmetic

FE5L37 = CARRY(AE1_partial_product_node[6][14] & !AE1_partial_product_node[5][16] & !FE5L31 # !AE1_partial_product_node[6][14] & (!FE5L31 # !AE1_partial_product_node[5][16]));


--HJ1L102 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3652 at LC10_13_Q1
--operation mode is normal

HJ1L102 = WJ1_do_fwd_a_alu & (KJ27_regout $ PJ27_regout) # !WJ1_do_fwd_a_alu & (XJ1_op_a[26]);


--D1L42 is quad_decoder:inst12|REQUEST_FOR_SP_Q1~1181 at LC10_1_T2
--operation mode is normal

D1L42 = D1_TMPAA $ D1_TMPBB;


--E1L1505 is position_velocity_interface_unit:inst18|add~3013 at LC7_1_X2
--operation mode is arithmetic

E1L1505 = E1_LATCHED_V_COUNT_Q1[2] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[2] $ E1L1498;

--E1L1507 is position_velocity_interface_unit:inst18|add~3015 at LC7_1_X2
--operation mode is arithmetic

E1L1507 = CARRY(E1_LATCHED_V_COUNT_Q1[2] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[2] & !E1L1498 # !E1_LATCHED_V_COUNT_Q1[2] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[2] # !E1L1498));


--E1L1502 is position_velocity_interface_unit:inst18|add~3009 at LC7_9_X2
--operation mode is arithmetic

E1L1502 = E1_LATCHED_V_COUNT_Q1[2] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[2] $ E1L1495;

--E1L1504 is position_velocity_interface_unit:inst18|add~3011 at LC7_9_X2
--operation mode is arithmetic

E1L1504 = CARRY(E1_LATCHED_V_COUNT_Q1[2] & (!E1L1495 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[2]) # !E1_LATCHED_V_COUNT_Q1[2] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[2] & !E1L1495);


--E1L1508 is position_velocity_interface_unit:inst18|add~3017 at LC6_6_O2
--operation mode is arithmetic

E1L1508 = E1L972 $ D1_UP_DN_INTERNAL $ !E1L1501;

--E1L1510 is position_velocity_interface_unit:inst18|add~3019 at LC6_6_O2
--operation mode is arithmetic

E1L1510 = CARRY(E1L972 & (D1_UP_DN_INTERNAL # !E1L1501) # !E1L972 & D1_UP_DN_INTERNAL & !E1L1501);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[21] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[21] at LC6_12_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[21]_lut_out = E1_LATCHED_V_COUNT_Q1[21];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[21] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[21]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1664 is position_velocity_interface_unit:inst18|add~3225 at LC5_13_X2
--operation mode is arithmetic

E1L1664 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[20] $ E1_LATCHED_V_COUNT_Q1[20] $ E1L1657;

--E1L1666 is position_velocity_interface_unit:inst18|add~3227 at LC5_13_X2
--operation mode is arithmetic

E1L1666 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[20] & E1_LATCHED_V_COUNT_Q1[20] & !E1L1657 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[20] & (E1_LATCHED_V_COUNT_Q1[20] # !E1L1657));


--E1L1667 is position_velocity_interface_unit:inst18|add~3229 at LC5_5_X2
--operation mode is arithmetic

E1L1667 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[20] $ E1_LATCHED_V_COUNT_Q1[20] $ E1L1660;

--E1L1669 is position_velocity_interface_unit:inst18|add~3231 at LC5_5_X2
--operation mode is arithmetic

E1L1669 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[20] & (!E1L1660 # !E1_LATCHED_V_COUNT_Q1[20]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[20] & !E1_LATCHED_V_COUNT_Q1[20] & !E1L1660);


--AE1_partial_product_node[3][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][15] at LC3_1_A2
--operation mode is normal

AE1_partial_product_node[3][15]_lut_out = BE1L20 & (HJ1_true_regA[15] $ !BE1L32) # !BE1L20 & (!BE1L32 # !HJ1_true_regA[14]);
AE1_partial_product_node[3][15] = DFFE(AE1_partial_product_node[3][15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[4][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][13] at LC10_13_A2
--operation mode is normal

AE1_partial_product_node[4][13]_lut_out = BE1L22 & (BE1L33 $ !HJ1_true_regA[13]) # !BE1L22 & (!BE1L33 # !HJ1_true_regA[12]);
AE1_partial_product_node[4][13] = DFFE(AE1_partial_product_node[4][13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[5][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][11] at LC7_5_A2
--operation mode is normal

AE1_partial_product_node[5][11]_lut_out = BE1L24 & (HJ1_true_regA[11] $ !BE1L35) # !BE1L24 & (!HJ1_true_regA[10] # !BE1L35);
AE1_partial_product_node[5][11] = DFFE(AE1_partial_product_node[5][11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][9] at LC6_7_A2
--operation mode is normal

AE1_partial_product_node[6][9]_lut_out = BE1L26 & (HJ1_true_regA[9] $ (!BE1L37)) # !BE1L26 & (!BE1L37 # !HJ1_true_regA[8]);
AE1_partial_product_node[6][9] = DFFE(AE1_partial_product_node[6][9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--E1_BOUNCEBACK_COMPARE[11] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[11] at LC5_8_Y2
--operation mode is arithmetic

E1_BOUNCEBACK_COMPARE[11]_lut_out = E1L1044 $ (E1L33);
E1_BOUNCEBACK_COMPARE[11] = DFFE(E1_BOUNCEBACK_COMPARE[11]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L36 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[11]~117 at LC5_8_Y2
--operation mode is arithmetic

E1L36 = CARRY(!E1L1044 & (!E1L33));


--E1L1607 is position_velocity_interface_unit:inst18|add~3149 at LC7_8_O2
--operation mode is arithmetic

E1L1607 = D1_UP_DN_INTERNAL $ E1L1060 $ E1L1600;

--E1L1609 is position_velocity_interface_unit:inst18|add~3151 at LC7_8_O2
--operation mode is arithmetic

E1L1609 = CARRY(D1_UP_DN_INTERNAL & !E1L1060 & !E1L1600 # !D1_UP_DN_INTERNAL & (!E1L1600 # !E1L1060));


--E1L1544 is position_velocity_interface_unit:inst18|add~3065 at LC10_6_O2
--operation mode is arithmetic

E1L1544 = E1L1004 $ D1_UP_DN_INTERNAL $ !E1L1537;

--E1L1546 is position_velocity_interface_unit:inst18|add~3067 at LC10_6_O2
--operation mode is arithmetic

E1L1546 = CARRY(E1L1004 & (D1_UP_DN_INTERNAL # !E1L1537) # !E1L1004 & D1_UP_DN_INTERNAL & !E1L1537);


--E1L1562 is position_velocity_interface_unit:inst18|add~3089 at LC2_8_O2
--operation mode is arithmetic

E1L1562 = D1_UP_DN_INTERNAL $ E1L1020 $ !E1L1555;

--E1L1564 is position_velocity_interface_unit:inst18|add~3091 at LC2_8_O2
--operation mode is arithmetic

E1L1564 = CARRY(D1_UP_DN_INTERNAL & (E1L1020 # !E1L1555) # !D1_UP_DN_INTERNAL & E1L1020 & !E1L1555);


--E1_BOUNCEBACK_COMPARE[10] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[10] at LC4_8_Y2
--operation mode is arithmetic

E1_BOUNCEBACK_COMPARE[10]_lut_out = E1L1036 $ !E1L30;
E1_BOUNCEBACK_COMPARE[10] = DFFE(E1_BOUNCEBACK_COMPARE[10]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L33 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[10]~111 at LC4_8_Y2
--operation mode is arithmetic

E1L33 = CARRY(E1L1036 # !E1L30);


--E1L1034 is position_velocity_interface_unit:inst18|POSITION_COUNT[10]~4279 at LC8_12_O2
--operation mode is normal

E1L1034 = E1L1032Q $ E1L1030;


--E1_PB_COMPARE[2] is position_velocity_interface_unit:inst18|PB_COMPARE[2] at LC5_3_Y2
--operation mode is arithmetic

E1_PB_COMPARE[2]_lut_out = !E1_PB_COMPARE[2];
E1_PB_COMPARE[2] = DFFE(E1_PB_COMPARE[2]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L908 is position_velocity_interface_unit:inst18|PB_COMPARE[2]~941 at LC5_3_Y2
--operation mode is arithmetic

E1L908 = CARRY(!E1_PB_COMPARE[2]);


--E1_PB_COMPARE[4] is position_velocity_interface_unit:inst18|PB_COMPARE[4] at LC7_3_Y2
--operation mode is arithmetic

E1_PB_COMPARE[4]_lut_out = E1_PB_COMPARE[4] $ (!E1L911);
E1_PB_COMPARE[4] = DFFE(E1_PB_COMPARE[4]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L914 is position_velocity_interface_unit:inst18|PB_COMPARE[4]~947 at LC7_3_Y2
--operation mode is arithmetic

E1L914 = CARRY(E1_PB_COMPARE[4] & (!E1L911));


--E1_PB_COMPARE[9] is position_velocity_interface_unit:inst18|PB_COMPARE[9] at LC2_5_Y2
--operation mode is arithmetic

E1_PB_COMPARE[9]_lut_out = E1_PB_COMPARE[9] $ (E1L926);
E1_PB_COMPARE[9] = DFFE(E1_PB_COMPARE[9]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L929 is position_velocity_interface_unit:inst18|PB_COMPARE[9]~950 at LC2_5_Y2
--operation mode is arithmetic

E1L929 = CARRY(!E1L926 # !E1_PB_COMPARE[9]);


--E1_PB_COMPARE[10] is position_velocity_interface_unit:inst18|PB_COMPARE[10] at LC3_5_Y2
--operation mode is arithmetic

E1_PB_COMPARE[10]_lut_out = E1_PB_COMPARE[10] $ (!E1L929);
E1_PB_COMPARE[10] = DFFE(E1_PB_COMPARE[10]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L62);

--E1L932 is position_velocity_interface_unit:inst18|PB_COMPARE[10]~944 at LC3_5_Y2
--operation mode is arithmetic

E1L932 = CARRY(E1_PB_COMPARE[10] & (!E1L929));


--E1L1745 is position_velocity_interface_unit:inst18|add~3337 at LC3_4_Y2
--operation mode is arithmetic

E1L1745 = E1_PB_COMPARE[10] $ E1L1756;

--E1L1747 is position_velocity_interface_unit:inst18|add~3339 at LC3_4_Y2
--operation mode is arithmetic

E1L1747 = CARRY(E1_PB_COMPARE[10] # !E1L1756);


--E1L1751 is position_velocity_interface_unit:inst18|add~3345 at LC5_2_Y2
--operation mode is arithmetic

E1L1751 = E1_PB_COMPARE[2];

--E1L1753 is position_velocity_interface_unit:inst18|add~3347 at LC5_2_Y2
--operation mode is arithmetic

E1L1753 = CARRY(!E1_PB_COMPARE[2]);


--E1L1748 is position_velocity_interface_unit:inst18|add~3341 at LC7_2_Y2
--operation mode is arithmetic

E1L1748 = E1_PB_COMPARE[4] $ E1L1759;

--E1L1750 is position_velocity_interface_unit:inst18|add~3343 at LC7_2_Y2
--operation mode is arithmetic

E1L1750 = CARRY(E1_PB_COMPARE[4] # !E1L1759);


--E1L1754 is position_velocity_interface_unit:inst18|add~3349 at LC2_4_Y2
--operation mode is arithmetic

E1L1754 = E1_PB_COMPARE[9] $ !E1L1762;

--E1L1756 is position_velocity_interface_unit:inst18|add~3351 at LC2_4_Y2
--operation mode is arithmetic

E1L1756 = CARRY(!E1_PB_COMPARE[9] & !E1L1762);


--E1_LATCHED_V_COUNT_Q3[28] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[28] at LC5_12_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[28]_lut_out = E1_VELOCITY_COUNT[28];
E1_LATCHED_V_COUNT_Q3[28] = DFFE(E1_LATCHED_V_COUNT_Q3[28]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1L860 is position_velocity_interface_unit:inst18|Mux~3780 at LC10_11_U2
--operation mode is normal

E1L860 = TJ1_dc_address[2] & (TJ1_dc_address[3]) # !TJ1_dc_address[2] & (TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q4[28]) # !TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q2[28]);


--E1_VELOCITY[28] is position_velocity_interface_unit:inst18|VELOCITY[28] at LC9_15_X2
--operation mode is normal

E1_VELOCITY[28]_lut_out = E1_LATCHED_V_COUNT_Q1[30] # E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1L1471;
E1_VELOCITY[28] = DFFE(E1_VELOCITY[28]_lut_out, GLOBAL(clk), , , E1L1278);


--FE5L38 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~506 at LC8_4_A2
--operation mode is arithmetic

FE5L38 = AE1_partial_product_node[6][16] $ AE1_partial_product_node[5][18] $ !FE5L33;

--FE5L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~508 at LC8_4_A2
--operation mode is arithmetic

FE5L39 = CARRY(AE1_partial_product_node[6][16] & !AE1_partial_product_node[5][18] & !FE5L33 # !AE1_partial_product_node[6][16] & (!FE5L33 # !AE1_partial_product_node[5][18]));


--HJ1L103 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3653 at LC7_13_Q1
--operation mode is normal

HJ1L103 = WJ1_do_fwd_a_alu & (KJ29_regout $ PJ29_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[28];


--E1L1526 is position_velocity_interface_unit:inst18|add~3041 at LC8_6_O2
--operation mode is arithmetic

E1L1526 = E1L988 $ D1_UP_DN_INTERNAL $ !E1L1519;

--E1L1528 is position_velocity_interface_unit:inst18|add~3043 at LC8_6_O2
--operation mode is arithmetic

E1L1528 = CARRY(E1L988 & (D1_UP_DN_INTERNAL # !E1L1519) # !E1L988 & D1_UP_DN_INTERNAL & !E1L1519);


--E1L1523 is position_velocity_interface_unit:inst18|add~3037 at LC9_1_X2
--operation mode is arithmetic

E1L1523 = E1_LATCHED_V_COUNT_Q1[4] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] $ E1L1516;

--E1L1525 is position_velocity_interface_unit:inst18|add~3039 at LC9_1_X2
--operation mode is arithmetic

E1L1525 = CARRY(E1_LATCHED_V_COUNT_Q1[4] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] & !E1L1516 # !E1_LATCHED_V_COUNT_Q1[4] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] # !E1L1516));


--E1L1520 is position_velocity_interface_unit:inst18|add~3033 at LC9_9_X2
--operation mode is arithmetic

E1L1520 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] $ E1_LATCHED_V_COUNT_Q1[4] $ E1L1513;

--E1L1522 is position_velocity_interface_unit:inst18|add~3035 at LC9_9_X2
--operation mode is arithmetic

E1L1522 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] & E1_LATCHED_V_COUNT_Q1[4] & !E1L1513 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] & (E1_LATCHED_V_COUNT_Q1[4] # !E1L1513));


--BE1L3 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~44 at LC1_10_S1
--operation mode is normal

BE1L3 = JJ1L59 $ (JJ1L46);


--YF1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~308 at LC9_3_F2
--operation mode is normal

YF1L9 = !LE1_instruction_3[3] & LE1_instruction_3[2] & LE1_instruction_3[1] & LE1_instruction_3[0];


--YF1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~309 at LC4_3_F2
--operation mode is normal

YF1L10 = !LE1_instruction_3[3] & LE1_instruction_3[1] & !LE1_instruction_3[0] & LE1_instruction_3[2];


--YF1L36 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1096 at LC2_2_F2
--operation mode is normal

YF1L36 = YF1L32 & !YF1L9 & !YF1L6 # !YF1L32 & (!YF1L10);

--YF1L41 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1104 at LC2_2_F2
--operation mode is normal

YF1L41 = YF1L32 & !YF1L9 & !YF1L6 # !YF1L32 & (!YF1L10);


--YF1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~310 at LC10_2_F2
--operation mode is normal

YF1L11 = LE1_instruction_3[0] & LE1_instruction_3[3] & !LE1_instruction_3[2] & LE1_instruction_3[1];


--YF1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~311 at LC6_3_F2
--operation mode is normal

YF1L12 = LE1_instruction_3[3] & LE1_instruction_3[1] & !LE1_instruction_3[0] & !LE1_instruction_3[2];


--YF1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~312 at LC1_3_F2
--operation mode is normal

YF1L13 = !LE1_instruction_3[3] & !LE1_instruction_3[0] & !LE1_instruction_3[1] & !LE1_instruction_3[2];


--YF1L37 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1097 at LC9_2_F2
--operation mode is normal

YF1L37 = MF1L12 & (YF1L7 # YF1L13);


--YF1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~313 at LC3_3_F2
--operation mode is normal

YF1L14 = !LE1_instruction_3[3] & LE1_instruction_3[2] & !LE1_instruction_3[1] & !LE1_instruction_3[0];


--YF1L38 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1098 at LC7_2_F2
--operation mode is normal

YF1L38 = YF1L37 # YF1L14 & MF1L17;


--YF1L40 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1101 at LC3_2_F2
--operation mode is normal

YF1L40 = (!YF1L38 & (MF1L29 & !YF1L12 # !MF1L29 & (!YF1L11))) & CASCADE(YF1L41);

--YF1L42 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1105 at LC3_2_F2
--operation mode is normal

YF1L42 = (!YF1L38 & (MF1L29 & !YF1L12 # !MF1L29 & (!YF1L11))) & CASCADE(YF1L41);


--DB1L10 is dual_processor:inst|adc_spi:the_adc_spi|EOP~339 at LC9_15_I2
--operation mode is normal

DB1L10 = FG1_op_a[1] & DB1_endofpacketvalue_reg[1] & (DB1_endofpacketvalue_reg[12] $ !FG1_op_a[12]) # !FG1_op_a[1] & !DB1_endofpacketvalue_reg[1] & (DB1_endofpacketvalue_reg[12] $ !FG1_op_a[12]);

--DB1L22 is dual_processor:inst|adc_spi:the_adc_spi|EOP~363 at LC9_15_I2
--operation mode is normal

DB1L22 = FG1_op_a[1] & DB1_endofpacketvalue_reg[1] & (DB1_endofpacketvalue_reg[12] $ !FG1_op_a[12]) # !FG1_op_a[1] & !DB1_endofpacketvalue_reg[1] & (DB1_endofpacketvalue_reg[12] $ !FG1_op_a[12]);


--DB1L16 is dual_processor:inst|adc_spi:the_adc_spi|EOP~351 at LC10_15_I2
--operation mode is normal

DB1L16 = (FG1_op_a[15] & DB1_endofpacketvalue_reg[15] & (DB1_endofpacketvalue_reg[2] $ !FG1_op_a[2]) # !FG1_op_a[15] & !DB1_endofpacketvalue_reg[15] & (DB1_endofpacketvalue_reg[2] $ !FG1_op_a[2])) & CASCADE(DB1L22);


--DB1L11 is dual_processor:inst|adc_spi:the_adc_spi|EOP~341 at LC9_6_I2
--operation mode is normal

DB1L11 = FG1_op_a[8] & DB1_endofpacketvalue_reg[8] & (FG1_op_a[7] $ !DB1_endofpacketvalue_reg[7]) # !FG1_op_a[8] & !DB1_endofpacketvalue_reg[8] & (FG1_op_a[7] $ !DB1_endofpacketvalue_reg[7]);

--DB1L23 is dual_processor:inst|adc_spi:the_adc_spi|EOP~364 at LC9_6_I2
--operation mode is normal

DB1L23 = FG1_op_a[8] & DB1_endofpacketvalue_reg[8] & (FG1_op_a[7] $ !DB1_endofpacketvalue_reg[7]) # !FG1_op_a[8] & !DB1_endofpacketvalue_reg[8] & (FG1_op_a[7] $ !DB1_endofpacketvalue_reg[7]);


--DB1L17 is dual_processor:inst|adc_spi:the_adc_spi|EOP~352 at LC10_6_I2
--operation mode is normal

DB1L17 = (FG1_op_a[10] & DB1_endofpacketvalue_reg[10] & (DB1_endofpacketvalue_reg[9] $ !FG1_op_a[9]) # !FG1_op_a[10] & !DB1_endofpacketvalue_reg[10] & (DB1_endofpacketvalue_reg[9] $ !FG1_op_a[9])) & CASCADE(DB1L23);


--DB1L12 is dual_processor:inst|adc_spi:the_adc_spi|EOP~343 at LC9_13_I2
--operation mode is normal

DB1L12 = FG1_op_a[0] & DB1_endofpacketvalue_reg[0] & (DB1_endofpacketvalue_reg[3] $ !FG1_op_a[3]) # !FG1_op_a[0] & !DB1_endofpacketvalue_reg[0] & (DB1_endofpacketvalue_reg[3] $ !FG1_op_a[3]);

--DB1L24 is dual_processor:inst|adc_spi:the_adc_spi|EOP~365 at LC9_13_I2
--operation mode is normal

DB1L24 = FG1_op_a[0] & DB1_endofpacketvalue_reg[0] & (DB1_endofpacketvalue_reg[3] $ !FG1_op_a[3]) # !FG1_op_a[0] & !DB1_endofpacketvalue_reg[0] & (DB1_endofpacketvalue_reg[3] $ !FG1_op_a[3]);


--DB1L18 is dual_processor:inst|adc_spi:the_adc_spi|EOP~353 at LC10_13_I2
--operation mode is normal

DB1L18 = (FG1_op_a[4] & DB1_endofpacketvalue_reg[4] & (DB1_endofpacketvalue_reg[11] $ !FG1_op_a[11]) # !FG1_op_a[4] & !DB1_endofpacketvalue_reg[4] & (DB1_endofpacketvalue_reg[11] $ !FG1_op_a[11])) & CASCADE(DB1L24);


--DB1L13 is dual_processor:inst|adc_spi:the_adc_spi|EOP~345 at LC7_6_H2
--operation mode is normal

DB1L13 = DB1_endofpacketvalue_reg[5] & FG1_op_a[5] & (DB1_endofpacketvalue_reg[13] $ !FG1_op_a[13]) # !DB1_endofpacketvalue_reg[5] & !FG1_op_a[5] & (DB1_endofpacketvalue_reg[13] $ !FG1_op_a[13]);

--DB1L25 is dual_processor:inst|adc_spi:the_adc_spi|EOP~366 at LC7_6_H2
--operation mode is normal

DB1L25 = DB1_endofpacketvalue_reg[5] & FG1_op_a[5] & (DB1_endofpacketvalue_reg[13] $ !FG1_op_a[13]) # !DB1_endofpacketvalue_reg[5] & !FG1_op_a[5] & (DB1_endofpacketvalue_reg[13] $ !FG1_op_a[13]);


--DB1L19 is dual_processor:inst|adc_spi:the_adc_spi|EOP~354 at LC8_6_H2
--operation mode is normal

DB1L19 = (DB1_endofpacketvalue_reg[6] & FG1_op_a[6] & (FG1_op_a[14] $ !DB1_endofpacketvalue_reg[14]) # !DB1_endofpacketvalue_reg[6] & !FG1_op_a[6] & (FG1_op_a[14] $ !DB1_endofpacketvalue_reg[14])) & CASCADE(DB1L25);


--DB1L14 is dual_processor:inst|adc_spi:the_adc_spi|EOP~347 at LC5_15_I2
--operation mode is normal

DB1L14 = DB1_rx_holding_reg[12] & DB1_endofpacketvalue_reg[12] & (DB1_rx_holding_reg[1] $ !DB1_endofpacketvalue_reg[1]) # !DB1_rx_holding_reg[12] & !DB1_endofpacketvalue_reg[12] & (DB1_rx_holding_reg[1] $ !DB1_endofpacketvalue_reg[1]);

--DB1L26 is dual_processor:inst|adc_spi:the_adc_spi|EOP~367 at LC5_15_I2
--operation mode is normal

DB1L26 = DB1_rx_holding_reg[12] & DB1_endofpacketvalue_reg[12] & (DB1_rx_holding_reg[1] $ !DB1_endofpacketvalue_reg[1]) # !DB1_rx_holding_reg[12] & !DB1_endofpacketvalue_reg[12] & (DB1_rx_holding_reg[1] $ !DB1_endofpacketvalue_reg[1]);


--DB1L20 is dual_processor:inst|adc_spi:the_adc_spi|EOP~355 at LC6_15_I2
--operation mode is normal

DB1L20 = (DB1_rx_holding_reg[15] & DB1_endofpacketvalue_reg[15] & (DB1_endofpacketvalue_reg[2] $ !DB1_rx_holding_reg[2]) # !DB1_rx_holding_reg[15] & !DB1_endofpacketvalue_reg[15] & (DB1_endofpacketvalue_reg[2] $ !DB1_rx_holding_reg[2])) & CASCADE(DB1L26);


--DB1L15 is dual_processor:inst|adc_spi:the_adc_spi|EOP~349 at LC4_6_I2
--operation mode is normal

DB1L15 = DB1_rx_holding_reg[8] & DB1_endofpacketvalue_reg[8] & (DB1_endofpacketvalue_reg[7] $ !DB1_rx_holding_reg[7]) # !DB1_rx_holding_reg[8] & !DB1_endofpacketvalue_reg[8] & (DB1_endofpacketvalue_reg[7] $ !DB1_rx_holding_reg[7]);

--DB1L27 is dual_processor:inst|adc_spi:the_adc_spi|EOP~368 at LC4_6_I2
--operation mode is normal

DB1L27 = DB1_rx_holding_reg[8] & DB1_endofpacketvalue_reg[8] & (DB1_endofpacketvalue_reg[7] $ !DB1_rx_holding_reg[7]) # !DB1_rx_holding_reg[8] & !DB1_endofpacketvalue_reg[8] & (DB1_endofpacketvalue_reg[7] $ !DB1_rx_holding_reg[7]);


--DB1L21 is dual_processor:inst|adc_spi:the_adc_spi|EOP~356 at LC5_6_I2
--operation mode is normal

DB1L21 = (DB1_endofpacketvalue_reg[10] & DB1_rx_holding_reg[10] & (DB1_endofpacketvalue_reg[9] $ !DB1_rx_holding_reg[9]) # !DB1_endofpacketvalue_reg[10] & !DB1_rx_holding_reg[10] & (DB1_endofpacketvalue_reg[9] $ !DB1_rx_holding_reg[9])) & CASCADE(DB1L27);


--E1_LATCHED_V_COUNT_Q2[29] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[29] at LC6_4_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[29]_lut_out = E1_VELOCITY_COUNT[29];
E1_LATCHED_V_COUNT_Q2[29] = DFFE(E1_LATCHED_V_COUNT_Q2[29]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q3[29] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[29] at LC2_4_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[29]_lut_out = E1_VELOCITY_COUNT[29];
E1_LATCHED_V_COUNT_Q3[29] = DFFE(E1_LATCHED_V_COUNT_Q3[29]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1L1729 is position_velocity_interface_unit:inst18|add~3313 at LC4_15_X2
--operation mode is arithmetic

E1L1729 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[29] $ E1_LATCHED_V_COUNT_Q1[29] $ !E1L1725;

--E1L1731 is position_velocity_interface_unit:inst18|add~3315 at LC4_15_X2
--operation mode is arithmetic

E1L1731 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[29] & (!E1L1725 # !E1_LATCHED_V_COUNT_Q1[29]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[29] & !E1_LATCHED_V_COUNT_Q1[29] & !E1L1725);


--E1L1732 is position_velocity_interface_unit:inst18|add~3317 at LC4_7_X2
--operation mode is arithmetic

E1L1732 = E1_LATCHED_V_COUNT_Q1[29] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[29] $ !E1L1728;

--E1L1734 is position_velocity_interface_unit:inst18|add~3319 at LC4_7_X2
--operation mode is arithmetic

E1L1734 = CARRY(E1_LATCHED_V_COUNT_Q1[29] & (!E1L1728 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[29]) # !E1_LATCHED_V_COUNT_Q1[29] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[29] & !E1L1728);


--E1_LATCHED_V_COUNT_Q1[29] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[29] at LC3_12_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[29]_lut_out = E1_VELOCITY_COUNT[29];
E1_LATCHED_V_COUNT_Q1[29] = DFFE(E1_LATCHED_V_COUNT_Q1[29]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--HJ1L104 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3654 at LC10_14_S1
--operation mode is normal

HJ1L104 = WJ1_do_fwd_a_alu & (KJ30_regout $ PJ30_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[29];


--E1L1499 is position_velocity_interface_unit:inst18|add~3005 at LC5_6_O2
--operation mode is arithmetic

E1L1499 = E1L960 $ D1_UP_DN_INTERNAL $ E1L1492;

--E1L1501 is position_velocity_interface_unit:inst18|add~3007 at LC5_6_O2
--operation mode is arithmetic

E1L1501 = CARRY(E1L960 & !D1_UP_DN_INTERNAL & !E1L1492 # !E1L960 & (!E1L1492 # !D1_UP_DN_INTERNAL));


--E1L1517 is position_velocity_interface_unit:inst18|add~3029 at LC7_6_O2
--operation mode is arithmetic

E1L1517 = E1L980 $ D1_UP_DN_INTERNAL $ E1L1510;

--E1L1519 is position_velocity_interface_unit:inst18|add~3031 at LC7_6_O2
--operation mode is arithmetic

E1L1519 = CARRY(E1L980 & !D1_UP_DN_INTERNAL & !E1L1510 # !E1L980 & (!E1L1510 # !D1_UP_DN_INTERNAL));


--E1L1535 is position_velocity_interface_unit:inst18|add~3053 at LC9_6_O2
--operation mode is arithmetic

E1L1535 = E1L996 $ D1_UP_DN_INTERNAL $ E1L1528;

--E1L1537 is position_velocity_interface_unit:inst18|add~3055 at LC9_6_O2
--operation mode is arithmetic

E1L1537 = CARRY(E1L996 & !D1_UP_DN_INTERNAL & !E1L1528 # !E1L996 & (!E1L1528 # !D1_UP_DN_INTERNAL));


--E1L1553 is position_velocity_interface_unit:inst18|add~3077 at LC1_8_O2
--operation mode is arithmetic

E1L1553 = D1_UP_DN_INTERNAL $ E1L1012 $ E1L1546;

--E1L1555 is position_velocity_interface_unit:inst18|add~3079 at LC1_8_O2
--operation mode is arithmetic

E1L1555 = CARRY(D1_UP_DN_INTERNAL & !E1L1012 & !E1L1546 # !D1_UP_DN_INTERNAL & (!E1L1546 # !E1L1012));


--E1L1571 is position_velocity_interface_unit:inst18|add~3101 at LC3_8_O2
--operation mode is arithmetic

E1L1571 = D1_UP_DN_INTERNAL $ E1L1028 $ E1L1564;

--E1L1573 is position_velocity_interface_unit:inst18|add~3103 at LC3_8_O2
--operation mode is arithmetic

E1L1573 = CARRY(D1_UP_DN_INTERNAL & !E1L1028 & !E1L1564 # !D1_UP_DN_INTERNAL & (!E1L1564 # !E1L1028));


--E1L1580 is position_velocity_interface_unit:inst18|add~3113 at LC4_8_O2
--operation mode is arithmetic

E1L1580 = D1_UP_DN_INTERNAL $ E1L1036 $ !E1L1573;

--E1L1582 is position_velocity_interface_unit:inst18|add~3115 at LC4_8_O2
--operation mode is arithmetic

E1L1582 = CARRY(D1_UP_DN_INTERNAL & (E1L1036 # !E1L1573) # !D1_UP_DN_INTERNAL & E1L1036 & !E1L1573);


--E1L1589 is position_velocity_interface_unit:inst18|add~3125 at LC5_8_O2
--operation mode is arithmetic

E1L1589 = D1_UP_DN_INTERNAL $ E1L1044 $ E1L1582;

--E1L1591 is position_velocity_interface_unit:inst18|add~3127 at LC5_8_O2
--operation mode is arithmetic

E1L1591 = CARRY(D1_UP_DN_INTERNAL & !E1L1044 & !E1L1582 # !D1_UP_DN_INTERNAL & (!E1L1582 # !E1L1044));


--E1L1598 is position_velocity_interface_unit:inst18|add~3137 at LC6_8_O2
--operation mode is arithmetic

E1L1598 = D1_UP_DN_INTERNAL $ E1L1052 $ !E1L1591;

--E1L1600 is position_velocity_interface_unit:inst18|add~3139 at LC6_8_O2
--operation mode is arithmetic

E1L1600 = CARRY(D1_UP_DN_INTERNAL & (E1L1052 # !E1L1591) # !D1_UP_DN_INTERNAL & E1L1052 & !E1L1591);


--E1L1616 is position_velocity_interface_unit:inst18|add~3161 at LC8_8_O2
--operation mode is arithmetic

E1L1616 = E1L1068 $ D1_UP_DN_INTERNAL $ !E1L1609;

--E1L1618 is position_velocity_interface_unit:inst18|add~3163 at LC8_8_O2
--operation mode is arithmetic

E1L1618 = CARRY(E1L1068 & (D1_UP_DN_INTERNAL # !E1L1609) # !E1L1068 & D1_UP_DN_INTERNAL & !E1L1609);


--E1L1625 is position_velocity_interface_unit:inst18|add~3173 at LC9_8_O2
--operation mode is arithmetic

E1L1625 = D1_UP_DN_INTERNAL $ E1L1076 $ E1L1618;

--E1L1627 is position_velocity_interface_unit:inst18|add~3175 at LC9_8_O2
--operation mode is arithmetic

E1L1627 = CARRY(D1_UP_DN_INTERNAL & !E1L1076 & !E1L1618 # !D1_UP_DN_INTERNAL & (!E1L1618 # !E1L1076));


--E1L1634 is position_velocity_interface_unit:inst18|add~3185 at LC10_8_O2
--operation mode is arithmetic

E1L1634 = D1_UP_DN_INTERNAL $ E1L1084 $ !E1L1627;

--E1L1636 is position_velocity_interface_unit:inst18|add~3187 at LC10_8_O2
--operation mode is arithmetic

E1L1636 = CARRY(D1_UP_DN_INTERNAL & (E1L1084 # !E1L1627) # !D1_UP_DN_INTERNAL & E1L1084 & !E1L1627);


--E1L1643 is position_velocity_interface_unit:inst18|add~3197 at LC1_10_O2
--operation mode is arithmetic

E1L1643 = E1L1092 $ D1_UP_DN_INTERNAL $ E1L1636;

--E1L1645 is position_velocity_interface_unit:inst18|add~3199 at LC1_10_O2
--operation mode is arithmetic

E1L1645 = CARRY(E1L1092 & !D1_UP_DN_INTERNAL & !E1L1636 # !E1L1092 & (!E1L1636 # !D1_UP_DN_INTERNAL));


--E1L1652 is position_velocity_interface_unit:inst18|add~3209 at LC2_10_O2
--operation mode is arithmetic

E1L1652 = D1_UP_DN_INTERNAL $ E1L1100 $ !E1L1645;

--E1L1654 is position_velocity_interface_unit:inst18|add~3211 at LC2_10_O2
--operation mode is arithmetic

E1L1654 = CARRY(D1_UP_DN_INTERNAL & (E1L1100 # !E1L1645) # !D1_UP_DN_INTERNAL & E1L1100 & !E1L1645);


--E1L1661 is position_velocity_interface_unit:inst18|add~3221 at LC3_10_O2
--operation mode is arithmetic

E1L1661 = D1_UP_DN_INTERNAL $ E1L1108 $ E1L1654;

--E1L1663 is position_velocity_interface_unit:inst18|add~3223 at LC3_10_O2
--operation mode is arithmetic

E1L1663 = CARRY(D1_UP_DN_INTERNAL & !E1L1108 & !E1L1654 # !D1_UP_DN_INTERNAL & (!E1L1654 # !E1L1108));


--E1L1670 is position_velocity_interface_unit:inst18|add~3233 at LC4_10_O2
--operation mode is arithmetic

E1L1670 = D1_UP_DN_INTERNAL $ E1L1116 $ !E1L1663;

--E1L1672 is position_velocity_interface_unit:inst18|add~3235 at LC4_10_O2
--operation mode is arithmetic

E1L1672 = CARRY(D1_UP_DN_INTERNAL & (E1L1116 # !E1L1663) # !D1_UP_DN_INTERNAL & E1L1116 & !E1L1663);


--E1L1679 is position_velocity_interface_unit:inst18|add~3245 at LC5_10_O2
--operation mode is arithmetic

E1L1679 = D1_UP_DN_INTERNAL $ E1L1124 $ E1L1672;

--E1L1681 is position_velocity_interface_unit:inst18|add~3247 at LC5_10_O2
--operation mode is arithmetic

E1L1681 = CARRY(D1_UP_DN_INTERNAL & !E1L1124 & !E1L1672 # !D1_UP_DN_INTERNAL & (!E1L1672 # !E1L1124));


--E1L1688 is position_velocity_interface_unit:inst18|add~3257 at LC6_10_O2
--operation mode is arithmetic

E1L1688 = D1_UP_DN_INTERNAL $ E1L1132 $ !E1L1681;

--E1L1690 is position_velocity_interface_unit:inst18|add~3259 at LC6_10_O2
--operation mode is arithmetic

E1L1690 = CARRY(D1_UP_DN_INTERNAL & (E1L1132 # !E1L1681) # !D1_UP_DN_INTERNAL & E1L1132 & !E1L1681);


--E1L1697 is position_velocity_interface_unit:inst18|add~3269 at LC7_10_O2
--operation mode is normal

E1L1697 = D1_UP_DN_INTERNAL $ (E1L1690 $ E1L1140);


--E1_LATCHED_V_COUNT_Q3[5] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[5] at LC3_4_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[5]_lut_out = E1_VELOCITY_COUNT[5];
E1_LATCHED_V_COUNT_Q3[5] = DFFE(E1_LATCHED_V_COUNT_Q3[5]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_LATCHED_V_COUNT_Q2[5] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[5] at LC2_2_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[5]_lut_out = E1_VELOCITY_COUNT[5];
E1_LATCHED_V_COUNT_Q2[5] = DFFE(E1_LATCHED_V_COUNT_Q2[5]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1L1532 is position_velocity_interface_unit:inst18|add~3049 at LC10_1_X2
--operation mode is arithmetic

E1L1532 = E1_LATCHED_V_COUNT_Q1[5] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[5] $ !E1L1525;

--E1L1534 is position_velocity_interface_unit:inst18|add~3051 at LC10_1_X2
--operation mode is arithmetic

E1L1534 = CARRY(E1_LATCHED_V_COUNT_Q1[5] & (!E1L1525 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[5]) # !E1_LATCHED_V_COUNT_Q1[5] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[5] & !E1L1525);


--E1L1529 is position_velocity_interface_unit:inst18|add~3045 at LC10_9_X2
--operation mode is arithmetic

E1L1529 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[5] $ E1_LATCHED_V_COUNT_Q1[5] $ !E1L1522;

--E1L1531 is position_velocity_interface_unit:inst18|add~3047 at LC10_9_X2
--operation mode is arithmetic

E1L1531 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[5] & (!E1L1522 # !E1_LATCHED_V_COUNT_Q1[5]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[5] & !E1_LATCHED_V_COUNT_Q1[5] & !E1L1522);


--E1_LATCHED_V_COUNT_Q1[5] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[5] at LC8_8_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[5]_lut_out = E1_VELOCITY_COUNT[5];
E1_LATCHED_V_COUNT_Q1[5] = DFFE(E1_LATCHED_V_COUNT_Q1[5]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q2[23] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[23] at LC1_4_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[23]_lut_out = E1_VELOCITY_COUNT[23];
E1_LATCHED_V_COUNT_Q2[23] = DFFE(E1_LATCHED_V_COUNT_Q2[23]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q3[23] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[23] at LC8_4_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[23]_lut_out = E1_VELOCITY_COUNT[23];
E1_LATCHED_V_COUNT_Q3[23] = DFFE(E1_LATCHED_V_COUNT_Q3[23]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1L1694 is position_velocity_interface_unit:inst18|add~3265 at LC8_5_X2
--operation mode is arithmetic

E1L1694 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[23] $ E1_LATCHED_V_COUNT_Q1[23] $ !E1L1687;

--E1L1696 is position_velocity_interface_unit:inst18|add~3267 at LC8_5_X2
--operation mode is arithmetic

E1L1696 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[23] & E1_LATCHED_V_COUNT_Q1[23] & !E1L1687 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[23] & (E1_LATCHED_V_COUNT_Q1[23] # !E1L1687));


--E1L1691 is position_velocity_interface_unit:inst18|add~3261 at LC8_13_X2
--operation mode is arithmetic

E1L1691 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[23] $ E1_LATCHED_V_COUNT_Q1[23] $ !E1L1684;

--E1L1693 is position_velocity_interface_unit:inst18|add~3263 at LC8_13_X2
--operation mode is arithmetic

E1L1693 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[23] & (!E1L1684 # !E1_LATCHED_V_COUNT_Q1[23]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[23] & !E1_LATCHED_V_COUNT_Q1[23] & !E1L1684);


--E1_LATCHED_V_COUNT_Q1[23] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[23] at LC10_9_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[23]_lut_out = E1_VELOCITY_COUNT[23];
E1_LATCHED_V_COUNT_Q1[23] = DFFE(E1_LATCHED_V_COUNT_Q1[23]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--FE8L38 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~541 at LC7_12_A2
--operation mode is arithmetic

FE8L38 = AE1_partial_product_node[3][18] $ AE1_partial_product_node[4][15] $ FE8L29;

--FE8L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~543 at LC7_12_A2
--operation mode is arithmetic

FE8L39 = CARRY(AE1_partial_product_node[3][18] & (AE1_partial_product_node[4][15] # !FE8L29) # !AE1_partial_product_node[3][18] & AE1_partial_product_node[4][15] & !FE8L29);


--FE5L40 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~510 at LC3_4_A2
--operation mode is arithmetic

FE5L40 = AE1_partial_product_node[6][11] $ AE1_partial_product_node[5][13] $ FE5L23;

--FE5L41 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~512 at LC3_4_A2
--operation mode is arithmetic

FE5L41 = CARRY(AE1_partial_product_node[6][11] & (AE1_partial_product_node[5][13] # !FE5L23) # !AE1_partial_product_node[6][11] & AE1_partial_product_node[5][13] & !FE5L23);


--HJ1L105 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3655 at LC1_7_X1
--operation mode is normal

HJ1L105 = WJ1_do_fwd_a_alu & (PJ24_regout $ KJ24_regout) # !WJ1_do_fwd_a_alu & XJ1_op_a[23];


--D1_REQUEST_FOR_SP_Q4 is quad_decoder:inst12|REQUEST_FOR_SP_Q4 at LC6_1_T2
--operation mode is normal

D1_REQUEST_FOR_SP_Q4_lut_out = D1L46 & !D1_TMPBB & !D1_TMPAA # !D1L46 & (D1_REQUEST_FOR_SP_Q4);
D1_REQUEST_FOR_SP_Q4 = DFFE(D1_REQUEST_FOR_SP_Q4_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1_PREV_Q4 is position_velocity_interface_unit:inst18|PREV_Q4 at LC5_2_T2
--operation mode is normal

E1_PREV_Q4_lut_out = QC1_data_out[0] & E1_PREV_Q4 # !QC1_data_out[0] & (D1_REQUEST_FOR_SP_Q4);
E1_PREV_Q4 = DFFE(E1_PREV_Q4_lut_out, GLOBAL(clk), , , );


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[14] at LC6_2_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[14]_lut_out = E1_LATCHED_V_COUNT_Q1[14];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[14]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--BE1L26 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[6]~1129 at LC9_8_A2
--operation mode is normal

BE1L26 = JJ1L63 $ MH1_byte_complement[1] $ BE1L25;


--BE1L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[6]~1130 at LC9_7_K1
--operation mode is normal

BE1L27 = JJ1_true_regB[13] & (JJ1_true_regB[12] # BE1L25);


--BE1L8 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~129 at LC10_11_K1
--operation mode is normal

BE1L8 = JJ1L62 $ (JJ1L47);


--BE1L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[6]~13 at LC1_8_A2
--operation mode is normal

BE1L37 = BE1L36 & BE1L7 # !BE1L36 & (JJ1_true_regB[13]);


--BE1L38 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[6]~1060 at LC3_7_K1
--operation mode is normal

BE1L38 = JJ1_true_regB[13] & (JJ1_true_regB[12] # BE1L36);


--E1_LATCHED_V_COUNT_Q3[30] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[30] at LC5_6_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[30]_lut_out = D1_LATCHED_QUADRATURE_ERROR;
E1_LATCHED_V_COUNT_Q3[30] = DFFE(E1_LATCHED_V_COUNT_Q3[30]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_VELOCITY[30] is position_velocity_interface_unit:inst18|VELOCITY[30] at LC3_14_X2
--operation mode is normal

E1_VELOCITY[30]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L1473;
E1_VELOCITY[30] = DFFE(E1_VELOCITY[30]_lut_out, GLOBAL(clk), , , E1L1278);


--E1L884 is position_velocity_interface_unit:inst18|Mux~3792 at LC10_6_U2
--operation mode is normal

E1L884 = TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q4[30] # TJ1_dc_address[2]) # !TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q2[30] & !TJ1_dc_address[2]);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[12] at LC8_2_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[12]_lut_out = E1_LATCHED_V_COUNT_Q1[12];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[12]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1586 is position_velocity_interface_unit:inst18|add~3121 at LC6_3_X2
--operation mode is arithmetic

E1L1586 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[11] $ E1_LATCHED_V_COUNT_Q1[11] $ !E1L1579;

--E1L1588 is position_velocity_interface_unit:inst18|add~3123 at LC6_3_X2
--operation mode is arithmetic

E1L1588 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[11] & E1_LATCHED_V_COUNT_Q1[11] & !E1L1579 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[11] & (E1_LATCHED_V_COUNT_Q1[11] # !E1L1579));


--E1L1583 is position_velocity_interface_unit:inst18|add~3117 at LC6_11_X2
--operation mode is arithmetic

E1L1583 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[11] $ E1_LATCHED_V_COUNT_Q1[11] $ !E1L1576;

--E1L1585 is position_velocity_interface_unit:inst18|add~3119 at LC6_11_X2
--operation mode is arithmetic

E1L1585 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[11] & (!E1L1576 # !E1_LATCHED_V_COUNT_Q1[11]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[11] & !E1_LATCHED_V_COUNT_Q1[11] & !E1L1576);


--E1_LATCHED_V_COUNT_Q3[11] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[11] at LC9_4_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[11]_lut_out = E1_VELOCITY_COUNT[11];
E1_LATCHED_V_COUNT_Q3[11] = DFFE(E1_LATCHED_V_COUNT_Q3[11]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_LATCHED_V_COUNT_Q2[11] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[11] at LC5_4_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[11]_lut_out = E1_VELOCITY_COUNT[11];
E1_LATCHED_V_COUNT_Q2[11] = DFFE(E1_LATCHED_V_COUNT_Q2[11]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q1[11] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[11] at LC9_12_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[11]_lut_out = E1_VELOCITY_COUNT[11];
E1_LATCHED_V_COUNT_Q1[11] = DFFE(E1_LATCHED_V_COUNT_Q1[11]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--BE1L6 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~95 at LC5_15_K1
--operation mode is normal

BE1L6 = JJ1L64 $ (JJ1L49);


--E1_LATCHED_V_COUNT_Q3[10] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[10] at LC6_12_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[10]_lut_out = E1_VELOCITY_COUNT[10];
E1_LATCHED_V_COUNT_Q3[10] = DFFE(E1_LATCHED_V_COUNT_Q3[10]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1L616 is position_velocity_interface_unit:inst18|Mux~3658 at LC1_2_U2
--operation mode is normal

E1L616 = TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q4[10] # TJ1_dc_address[2]) # !TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q2[10] & (!TJ1_dc_address[2]);


--E1_VELOCITY[10] is position_velocity_interface_unit:inst18|VELOCITY[10] at LC7_15_X2
--operation mode is normal

E1_VELOCITY[10]_lut_out = E1_LATCHED_V_COUNT_Q1[30] # E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1L1453;
E1_VELOCITY[10] = DFFE(E1_VELOCITY[10]_lut_out, GLOBAL(clk), , , E1L1278);


--E1L1565 is position_velocity_interface_unit:inst18|add~3093 at LC4_11_X2
--operation mode is arithmetic

E1L1565 = E1_LATCHED_V_COUNT_Q1[9] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[9] $ !E1L1558;

--E1L1567 is position_velocity_interface_unit:inst18|add~3095 at LC4_11_X2
--operation mode is arithmetic

E1L1567 = CARRY(E1_LATCHED_V_COUNT_Q1[9] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[9] & !E1L1558 # !E1_LATCHED_V_COUNT_Q1[9] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[9] # !E1L1558));


--E1L1568 is position_velocity_interface_unit:inst18|add~3097 at LC4_3_X2
--operation mode is arithmetic

E1L1568 = E1_LATCHED_V_COUNT_Q1[9] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[9] $ !E1L1561;

--E1L1570 is position_velocity_interface_unit:inst18|add~3099 at LC4_3_X2
--operation mode is arithmetic

E1L1570 = CARRY(E1_LATCHED_V_COUNT_Q1[9] & (!E1L1561 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[9]) # !E1_LATCHED_V_COUNT_Q1[9] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[9] & !E1L1561);


--E1_LATCHED_V_COUNT_Q2[9] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[9] at LC6_15_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[9]_lut_out = E1_VELOCITY_COUNT[9];
E1_LATCHED_V_COUNT_Q2[9] = DFFE(E1_LATCHED_V_COUNT_Q2[9]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q3[9] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[9] at LC1_6_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[9]_lut_out = E1_VELOCITY_COUNT[9];
E1_LATCHED_V_COUNT_Q3[9] = DFFE(E1_LATCHED_V_COUNT_Q3[9]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_LATCHED_V_COUNT_Q1[9] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[9] at LC5_15_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[9]_lut_out = E1_VELOCITY_COUNT[9];
E1_LATCHED_V_COUNT_Q1[9] = DFFE(E1_LATCHED_V_COUNT_Q1[9]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L588 is position_velocity_interface_unit:inst18|Mux~3644 at LC9_16_Y2
--operation mode is normal

E1L588 = TJ1_dc_address[2] & (TJ1_dc_address[3]) # !TJ1_dc_address[2] & (TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q4[8]) # !TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q2[8]);


--E1_LATCHED_V_COUNT_Q3[8] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[8] at LC3_16_Y2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[8]_lut_out = E1_VELOCITY_COUNT[8];
E1_LATCHED_V_COUNT_Q3[8] = DFFE(E1_LATCHED_V_COUNT_Q3[8]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_VELOCITY[8] is position_velocity_interface_unit:inst18|VELOCITY[8] at LC8_16_X2
--operation mode is normal

E1_VELOCITY[8]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L1451;
E1_VELOCITY[8] = DFFE(E1_VELOCITY[8]_lut_out, GLOBAL(clk), , , E1L1278);


--BE1L5 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~78 at LC9_4_K1
--operation mode is normal

BE1L5 = JJ1L65 $ JJ1L50;


--BE1L4 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~61 at LC2_10_N1
--operation mode is normal

BE1L4 = JJ1L66 $ JJ1L51;


--E1L1547 is position_velocity_interface_unit:inst18|add~3069 at LC2_11_X2
--operation mode is arithmetic

E1L1547 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] $ E1_LATCHED_V_COUNT_Q1[7] $ !E1L1540;

--E1L1549 is position_velocity_interface_unit:inst18|add~3071 at LC2_11_X2
--operation mode is arithmetic

E1L1549 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] & (!E1L1540 # !E1_LATCHED_V_COUNT_Q1[7]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] & !E1_LATCHED_V_COUNT_Q1[7] & !E1L1540);


--E1L1550 is position_velocity_interface_unit:inst18|add~3073 at LC2_3_X2
--operation mode is arithmetic

E1L1550 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] $ E1_LATCHED_V_COUNT_Q1[7] $ !E1L1543;

--E1L1552 is position_velocity_interface_unit:inst18|add~3075 at LC2_3_X2
--operation mode is arithmetic

E1L1552 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] & E1_LATCHED_V_COUNT_Q1[7] & !E1L1543 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] & (E1_LATCHED_V_COUNT_Q1[7] # !E1L1543));


--E1_LATCHED_V_COUNT_Q2[7] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[7] at LC8_12_Y2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[7]_lut_out = E1_VELOCITY_COUNT[7];
E1_LATCHED_V_COUNT_Q2[7] = DFFE(E1_LATCHED_V_COUNT_Q2[7]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q3[7] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[7] at LC7_16_Y2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[7]_lut_out = E1_VELOCITY_COUNT[7];
E1_LATCHED_V_COUNT_Q3[7] = DFFE(E1_LATCHED_V_COUNT_Q3[7]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_LATCHED_V_COUNT_Q1[7] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[7] at LC9_6_X2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[7]_lut_out = E1_VELOCITY_COUNT[7];
E1_LATCHED_V_COUNT_Q1[7] = DFFE(E1_LATCHED_V_COUNT_Q1[7]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L560 is position_velocity_interface_unit:inst18|Mux~3630 at LC3_13_T2
--operation mode is normal

E1L560 = TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q4[6] # TJ1_dc_address[2]) # !TJ1_dc_address[3] & E1_LATCHED_V_COUNT_Q2[6] & (!TJ1_dc_address[2]);


--E1_LATCHED_V_COUNT_Q3[6] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[6] at LC6_12_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[6]_lut_out = E1_VELOCITY_COUNT[6];
E1_LATCHED_V_COUNT_Q3[6] = DFFE(E1_LATCHED_V_COUNT_Q3[6]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_VELOCITY[6] is position_velocity_interface_unit:inst18|VELOCITY[6] at LC9_16_X2
--operation mode is normal

E1_VELOCITY[6]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L1449;
E1_VELOCITY[6] = DFFE(E1_VELOCITY[6]_lut_out, GLOBAL(clk), , , E1L1278);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[25] at LC8_8_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[25]_lut_out = E1_LATCHED_V_COUNT_Q1[25];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[25]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1702 is position_velocity_interface_unit:inst18|add~3277 at LC9_5_X2
--operation mode is arithmetic

E1L1702 = E1_LATCHED_V_COUNT_Q1[24] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[24] $ E1L1696;

--E1L1704 is position_velocity_interface_unit:inst18|add~3279 at LC9_5_X2
--operation mode is arithmetic

E1L1704 = CARRY(E1_LATCHED_V_COUNT_Q1[24] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[24] & !E1L1696 # !E1_LATCHED_V_COUNT_Q1[24] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[24] # !E1L1696));


--E1L1699 is position_velocity_interface_unit:inst18|add~3273 at LC9_13_X2
--operation mode is arithmetic

E1L1699 = E1_LATCHED_V_COUNT_Q1[24] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[24] $ E1L1693;

--E1L1701 is position_velocity_interface_unit:inst18|add~3275 at LC9_13_X2
--operation mode is arithmetic

E1L1701 = CARRY(E1_LATCHED_V_COUNT_Q1[24] & (!E1L1693 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[24]) # !E1_LATCHED_V_COUNT_Q1[24] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[24] & !E1L1693);


--AE1_partial_product_node[5][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][15] at LC2_5_A2
--operation mode is normal

AE1_partial_product_node[5][15]_lut_out = BE1L24 & (HJ1_true_regA[15] $ !BE1L35) # !BE1L24 & (!HJ1_true_regA[14] # !BE1L35);
AE1_partial_product_node[5][15] = DFFE(AE1_partial_product_node[5][15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][13] at LC8_7_A2
--operation mode is normal

AE1_partial_product_node[6][13]_lut_out = BE1L26 & (HJ1_true_regA[13] $ (!BE1L37)) # !BE1L26 & (!BE1L37 # !HJ1_true_regA[12]);
AE1_partial_product_node[6][13] = DFFE(AE1_partial_product_node[6][13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--D1L23 is quad_decoder:inst12|Mux~645 at LC3_7_T2
--operation mode is normal

D1L23 = D1_BBB $ D1_TMPBB $ D1_AAA $ D1_TMPAA;


--PD1L166 is dual_processor:inst|timer2:the_timer2|read_mux_out[1]~1354 at LC4_15_N2
--operation mode is normal

PD1L166 = VD1L2 & !PD1_counter_is_running & (!VD1L3 # !PD1_control_register[1]) # !VD1L2 & (!VD1L3 # !PD1_control_register[1]);

--PD1L169 is dual_processor:inst|timer2:the_timer2|read_mux_out[1]~1404 at LC4_15_N2
--operation mode is normal

PD1L169 = VD1L2 & !PD1_counter_is_running & (!VD1L3 # !PD1_control_register[1]) # !VD1L2 & (!VD1L3 # !PD1_control_register[1]);


--PD1_counter_snapshot[17] is dual_processor:inst|timer2:the_timer2|counter_snapshot[17] at LC7_16_N2
--operation mode is normal

PD1_counter_snapshot[17]_lut_out = PD1_internal_counter[17];
PD1_counter_snapshot[17] = DFFE(PD1_counter_snapshot[17]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L168 is dual_processor:inst|timer2:the_timer2|read_mux_out[1]~1374 at LC5_15_N2
--operation mode is normal

PD1L168 = (VD1L4 & !PD1_counter_snapshot[17] & (!VD1L1 # !PD1_period_h_register[1]) # !VD1L4 & (!VD1L1 # !PD1_period_h_register[1])) & CASCADE(PD1L169);

--PD1L170 is dual_processor:inst|timer2:the_timer2|read_mux_out[1]~1405 at LC5_15_N2
--operation mode is normal

PD1L170 = (VD1L4 & !PD1_counter_snapshot[17] & (!VD1L1 # !PD1_period_h_register[1]) # !VD1L4 & (!VD1L1 # !PD1_period_h_register[1])) & CASCADE(PD1L169);


--MD1_counter_snapshot[1] is dual_processor:inst|timer1:the_timer1|counter_snapshot[1] at LC8_4_W2
--operation mode is normal

MD1_counter_snapshot[1]_lut_out = MD1_internal_counter[1];
MD1_counter_snapshot[1] = DFFE(MD1_counter_snapshot[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L166 is dual_processor:inst|timer1:the_timer1|read_mux_out[1]~1376 at LC4_12_Q2
--operation mode is normal

MD1L166 = (MD1_period_l_register[1] & !VD1L6 & (!VD1L7 # !MD1_counter_snapshot[1]) # !MD1_period_l_register[1] & (!VD1L7 # !MD1_counter_snapshot[1])) & CASCADE(MD1L169);


--E1L488 is position_velocity_interface_unit:inst18|Mux~3594 at LC7_6_P2
--operation mode is normal

E1L488 = TJ1_dc_address[3] & (TJ1_dc_address[2]) # !TJ1_dc_address[3] & (TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q3[1]) # !TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q2[1]);


--E1_VELOCITY[1] is position_velocity_interface_unit:inst18|VELOCITY[1] at LC5_6_X2
--operation mode is normal

E1_VELOCITY[1]_lut_out = !E1L1443 & (E1L1855 & (E1L1493) # !E1L1855 & E1L1496);
E1_VELOCITY[1] = DFFE(E1_VELOCITY[1]_lut_out, GLOBAL(clk), , , E1L1278);


--E1_LATCHED_V_COUNT_Q4[1] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[1] at LC7_5_P2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[1]_lut_out = E1_VELOCITY_COUNT[1];
E1_LATCHED_V_COUNT_Q4[1] = DFFE(E1_LATCHED_V_COUNT_Q4[1]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1L492 is position_velocity_interface_unit:inst18|Mux~3596 at LC1_6_P2
--operation mode is normal

E1L492 = TJ1_dc_address[3] & (TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q1[1]);


--E1L494 is position_velocity_interface_unit:inst18|Mux~3597 at LC3_6_P2
--operation mode is normal

E1L494 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[1] # !E1L1853 & (E1L958));


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[18] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[18] at LC9_14_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[18]_lut_out = E1_LATCHED_V_COUNT_Q1[18];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[18] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[18]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[16] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[16] at LC8_12_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[16]_lut_out = E1_LATCHED_V_COUNT_Q1[16];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[16] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[16]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1685 is position_velocity_interface_unit:inst18|add~3253 at LC7_5_X2
--operation mode is arithmetic

E1L1685 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[22] $ E1_LATCHED_V_COUNT_Q1[22] $ E1L1678;

--E1L1687 is position_velocity_interface_unit:inst18|add~3255 at LC7_5_X2
--operation mode is arithmetic

E1L1687 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[22] & (!E1L1678 # !E1_LATCHED_V_COUNT_Q1[22]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[22] & !E1_LATCHED_V_COUNT_Q1[22] & !E1L1678);


--E1L1682 is position_velocity_interface_unit:inst18|add~3249 at LC7_13_X2
--operation mode is arithmetic

E1L1682 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[22] $ E1_LATCHED_V_COUNT_Q1[22] $ E1L1675;

--E1L1684 is position_velocity_interface_unit:inst18|add~3251 at LC7_13_X2
--operation mode is arithmetic

E1L1684 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[22] & E1_LATCHED_V_COUNT_Q1[22] & !E1L1675 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[22] & (E1_LATCHED_V_COUNT_Q1[22] # !E1L1675));


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[27] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[27] at LC10_7_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[27]_lut_out = E1_LATCHED_V_COUNT_Q1[27];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[27] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[27]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1711 is position_velocity_interface_unit:inst18|add~3289 at LC1_15_X2
--operation mode is arithmetic

E1L1711 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[26] $ E1_LATCHED_V_COUNT_Q1[26] $ E1L1707;

--E1L1713 is position_velocity_interface_unit:inst18|add~3291 at LC1_15_X2
--operation mode is arithmetic

E1L1713 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[26] & E1_LATCHED_V_COUNT_Q1[26] & !E1L1707 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[26] & (E1_LATCHED_V_COUNT_Q1[26] # !E1L1707));


--E1L1714 is position_velocity_interface_unit:inst18|add~3293 at LC1_7_X2
--operation mode is arithmetic

E1L1714 = E1_LATCHED_V_COUNT_Q1[26] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[26] $ E1L1710;

--E1L1716 is position_velocity_interface_unit:inst18|add~3295 at LC1_7_X2
--operation mode is arithmetic

E1L1716 = CARRY(E1_LATCHED_V_COUNT_Q1[26] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[26] & !E1L1710 # !E1_LATCHED_V_COUNT_Q1[26] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[26] # !E1L1710));


--AE1_partial_product_node[6][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][15] at LC7_8_A2
--operation mode is normal

AE1_partial_product_node[6][15]_lut_out = BE1L26 & (HJ1_true_regA[15] $ !BE1L37) # !BE1L26 & (!BE1L37 # !HJ1_true_regA[14]);
AE1_partial_product_node[6][15] = DFFE(AE1_partial_product_node[6][15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--E1L516 is position_velocity_interface_unit:inst18|Mux~3608 at LC8_11_Y2
--operation mode is normal

E1L516 = TJ1_dc_address[3] & (TJ1_dc_address[2]) # !TJ1_dc_address[3] & (TJ1_dc_address[2] & (E1_LATCHED_V_COUNT_Q3[3]) # !TJ1_dc_address[2] & E1_LATCHED_V_COUNT_Q2[3]);


--E1_VELOCITY[3] is position_velocity_interface_unit:inst18|VELOCITY[3] at LC5_8_X2
--operation mode is normal

E1_VELOCITY[3]_lut_out = !E1L1443 & (E1L1855 & (E1L1511) # !E1L1855 & E1L1514);
E1_VELOCITY[3] = DFFE(E1_VELOCITY[3]_lut_out, GLOBAL(clk), , , E1L1278);


--E1_LATCHED_V_COUNT_Q4[3] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[3] at LC2_12_Y2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[3]_lut_out = E1_VELOCITY_COUNT[3];
E1_LATCHED_V_COUNT_Q4[3] = DFFE(E1_LATCHED_V_COUNT_Q4[3]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1L520 is position_velocity_interface_unit:inst18|Mux~3610 at LC7_11_Y2
--operation mode is normal

E1L520 = TJ1_dc_address[3] & (E1_LATCHED_V_COUNT_Q1[3] & TJ1_dc_address[2]);


--E1L522 is position_velocity_interface_unit:inst18|Mux~3611 at LC10_11_Y2
--operation mode is normal

E1L522 = !E1L476 & (E1L1853 & E1_POSITION_PRELOAD[3] # !E1L1853 & (E1L978));


--E1_LATCHED_V_COUNT_Q2[24] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[24] at LC9_2_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[24]_lut_out = E1_VELOCITY_COUNT[24];
E1_LATCHED_V_COUNT_Q2[24] = DFFE(E1_LATCHED_V_COUNT_Q2[24]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q4[24] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[24] at LC3_2_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[24]_lut_out = E1_VELOCITY_COUNT[24];
E1_LATCHED_V_COUNT_Q4[24] = DFFE(E1_LATCHED_V_COUNT_Q4[24]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1L1467 is position_velocity_interface_unit:inst18|VELOCITY~4584 at LC3_16_X2
--operation mode is normal

E1L1467 = E1_LATCHED_V_COUNT_Q1[31] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L1699) # !E1_LATCHED_V_COUNT_Q1[31] & E1L1702 & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31];


--AE1_partial_product_node[4][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][16] at LC4_14_A2
--operation mode is normal

AE1_partial_product_node[4][16]_lut_out = !HJ1_true_regA[15] & !BE1L22 # !BE1L33;
AE1_partial_product_node[4][16] = DFFE(AE1_partial_product_node[4][16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[5][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][14] at LC1_5_A2
--operation mode is normal

AE1_partial_product_node[5][14]_lut_out = BE1L24 & (BE1L35 $ !HJ1_true_regA[14]) # !BE1L24 & (!BE1L35 # !HJ1_true_regA[13]);
AE1_partial_product_node[5][14] = DFFE(AE1_partial_product_node[5][14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][12] at LC10_7_A2
--operation mode is normal

AE1_partial_product_node[6][12]_lut_out = BE1L26 & (HJ1_true_regA[12] $ !BE1L37) # !BE1L26 & (!BE1L37 # !HJ1_true_regA[11]);
AE1_partial_product_node[6][12] = DFFE(AE1_partial_product_node[6][12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--PD1L161 is dual_processor:inst|timer2:the_timer2|read_mux_out[0]~1356 at LC7_12_V2
--operation mode is normal

PD1L161 = PD1_control_register[0] & !VD1L3 & (!VD1L2 # !PD1_timeout_occurred) # !PD1_control_register[0] & (!VD1L2 # !PD1_timeout_occurred);

--PD1L164 is dual_processor:inst|timer2:the_timer2|read_mux_out[0]~1406 at LC7_12_V2
--operation mode is normal

PD1L164 = PD1_control_register[0] & !VD1L3 & (!VD1L2 # !PD1_timeout_occurred) # !PD1_control_register[0] & (!VD1L2 # !PD1_timeout_occurred);


--PD1_counter_snapshot[16] is dual_processor:inst|timer2:the_timer2|counter_snapshot[16] at LC10_7_N2
--operation mode is normal

PD1_counter_snapshot[16]_lut_out = PD1_internal_counter[16];
PD1_counter_snapshot[16] = DFFE(PD1_counter_snapshot[16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L163 is dual_processor:inst|timer2:the_timer2|read_mux_out[0]~1375 at LC8_12_V2
--operation mode is normal

PD1L163 = (PD1_counter_snapshot[16] & !VD1L4 & (!PD1_period_h_register[0] # !VD1L1) # !PD1_counter_snapshot[16] & (!PD1_period_h_register[0] # !VD1L1)) & CASCADE(PD1L164);

--PD1L165 is dual_processor:inst|timer2:the_timer2|read_mux_out[0]~1407 at LC8_12_V2
--operation mode is normal

PD1L165 = (PD1_counter_snapshot[16] & !VD1L4 & (!PD1_period_h_register[0] # !VD1L1) # !PD1_counter_snapshot[16] & (!PD1_period_h_register[0] # !VD1L1)) & CASCADE(PD1L164);


--D1_CNT[0] is quad_decoder:inst12|CNT[0] at LC3_15_T2
--operation mode is normal

D1_CNT[0]_lut_out = D1_X4_INTERNAL & (D1_CNT[1] # !D1_CNT[0]) # !D1_X4_INTERNAL & (D1_CNT[0]);
D1_CNT[0] = DFFE(D1_CNT[0]_lut_out, GLOBAL(clk), !D1L66, , );


--D1L66 is quad_decoder:inst12|process0~0 at LC10_14_T2
--operation mode is normal

D1L66 = QC1_data_out[0] # D1_QUADRATURE_ERROR;


--D1_QUADRATURE_ERROR is quad_decoder:inst12|QUADRATURE_ERROR at LC4_6_T2
--operation mode is normal

D1_QUADRATURE_ERROR_lut_out = D1L31 & (D1L33 # !D1_BBB) # !D1L31 & (D1L25 & D1_BBB);
D1_QUADRATURE_ERROR = DFFE(D1_QUADRATURE_ERROR_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--D1_OK_TO_REMOVE_QUADRATURE_ERROR is quad_decoder:inst12|OK_TO_REMOVE_QUADRATURE_ERROR at LC5_15_T2
--operation mode is normal

D1_OK_TO_REMOVE_QUADRATURE_ERROR_lut_out = D1_LATCHED_QUADRATURE_ERROR & D1_CNT[1] & !D1_QUADRATURE_ERROR & D1L14;
D1_OK_TO_REMOVE_QUADRATURE_ERROR = DFFE(D1_OK_TO_REMOVE_QUADRATURE_ERROR_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1_CNT[3] is position_velocity_interface_unit:inst18|CNT[3] at LC10_1_X1
--operation mode is normal

E1_CNT[3]_lut_out = E1_CNT[3] $ (E1_CNT[1] & E1_CNT[0] & E1_CNT[2]);
E1_CNT[3] = DFFE(E1_CNT[3]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1_VEL_CLK_DIVISOR[1] is position_velocity_interface_unit:inst18|VEL_CLK_DIVISOR[1] at LC10_14_X1
--operation mode is normal

E1_VEL_CLK_DIVISOR[1]_lut_out = XJ1_op_a[1];
E1_VEL_CLK_DIVISOR[1] = DFFE(E1_VEL_CLK_DIVISOR[1]_lut_out, GLOBAL(clk), , , E1L1192);


--E1_CNT[1] is position_velocity_interface_unit:inst18|CNT[1] at LC9_11_X1
--operation mode is normal

E1_CNT[1]_lut_out = E1_CNT[0] $ (E1_CNT[1]);
E1_CNT[1] = DFFE(E1_CNT[1]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1_VEL_CLK_DIVISOR[2] is position_velocity_interface_unit:inst18|VEL_CLK_DIVISOR[2] at LC7_14_X1
--operation mode is normal

E1_VEL_CLK_DIVISOR[2]_lut_out = XJ1_op_a[2];
E1_VEL_CLK_DIVISOR[2] = DFFE(E1_VEL_CLK_DIVISOR[2]_lut_out, GLOBAL(clk), , , E1L1192);


--E1_CNT[2] is position_velocity_interface_unit:inst18|CNT[2] at LC5_1_X1
--operation mode is normal

E1_CNT[2]_lut_out = E1_CNT[2] $ (E1_CNT[1] & E1_CNT[0]);
E1_CNT[2] = DFFE(E1_CNT[2]_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--E1_VEL_CLK_DIVISOR[0] is position_velocity_interface_unit:inst18|VEL_CLK_DIVISOR[0] at LC8_14_X1
--operation mode is normal

E1_VEL_CLK_DIVISOR[0]_lut_out = XJ1_op_a[0];
E1_VEL_CLK_DIVISOR[0] = DFFE(E1_VEL_CLK_DIVISOR[0]_lut_out, GLOBAL(clk), , , E1L1192);


--E1_VEL_CLK_DIVISOR[3] is position_velocity_interface_unit:inst18|VEL_CLK_DIVISOR[3] at LC6_14_X1
--operation mode is normal

E1_VEL_CLK_DIVISOR[3]_lut_out = XJ1_op_a[3];
E1_VEL_CLK_DIVISOR[3] = DFFE(E1_VEL_CLK_DIVISOR[3]_lut_out, GLOBAL(clk), , , E1L1192);


--D1_OK_FOR_X4_PULSE is quad_decoder:inst12|OK_FOR_X4_PULSE at LC5_8_T2
--operation mode is normal

D1_OK_FOR_X4_PULSE_lut_out = D1_REQUEST_FOR_X4_PULSE & (D1_CLK_CTR[0] & D1_CLK_CTR[1] # !D1L23);
D1_OK_FOR_X4_PULSE = DFFE(D1_OK_FOR_X4_PULSE_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--D1_REQUEST_FOR_X4_PULSE is quad_decoder:inst12|REQUEST_FOR_X4_PULSE at LC9_8_T2
--operation mode is normal

D1_REQUEST_FOR_X4_PULSE_lut_out = D1_CLK_CTR[0] & (D1L23 & D1_CLK_CTR[1]);
D1_REQUEST_FOR_X4_PULSE = DFFE(D1_REQUEST_FOR_X4_PULSE_lut_out, GLOBAL(clk), !QC1_data_out[0], , );


--D1L21 is quad_decoder:inst12|Mux~643 at LC4_7_T2
--operation mode is normal

D1L21 = D1_BBB & !D1_TMPBB & (D1_AAA $ D1_TMPAA) # !D1_BBB & D1_TMPBB & (D1_AAA $ D1_TMPAA);


--L1_b[30] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[30] at LC8_13_J2
--operation mode is normal

L1_b[30]_lut_out = MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L52);
L1_b[30] = DFFE(L1_b[30]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L169 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9943 at LC4_11_J2
--operation mode is arithmetic

L1L169 = L1_subtract $ L1_b[29] $ L1L174;

--L1L170 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9945 at LC4_11_J2
--operation mode is arithmetic

L1L170 = CARRY(L1_subtract $ !L1_b[29] # !L1L174);


--L1_q[62] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[62] at LC9_14_J2
--operation mode is normal

L1_q[62]_lut_out = L1L171 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[62] = DFFE(L1_q[62]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L171 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9947 at LC3_10_J2
--operation mode is arithmetic

L1L171 = L1_q[61] $ L1L169 $ L1L176;

--L1L172 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9949 at LC3_10_J2
--operation mode is arithmetic

L1L172 = CARRY(L1_q[61] & !L1L169 & !L1L176 # !L1_q[61] & (!L1L176 # !L1L169));


--E1L1469 is position_velocity_interface_unit:inst18|VELOCITY~4587 at LC8_15_X2
--operation mode is normal

E1L1469 = E1_LATCHED_V_COUNT_Q1[31] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (E1L1711) # !E1_LATCHED_V_COUNT_Q1[31] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L1714;


--E1_LATCHED_V_COUNT_Q4[26] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[26] at LC9_5_P2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[26]_lut_out = E1_VELOCITY_COUNT[26];
E1_LATCHED_V_COUNT_Q4[26] = DFFE(E1_LATCHED_V_COUNT_Q4[26]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_LATCHED_V_COUNT_Q2[26] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[26] at LC2_11_P2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[26]_lut_out = E1_VELOCITY_COUNT[26];
E1_LATCHED_V_COUNT_Q2[26] = DFFE(E1_LATCHED_V_COUNT_Q2[26]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--AE1_partial_product_node[5][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][16] at LC8_5_A2
--operation mode is normal

AE1_partial_product_node[5][16]_lut_out = !HJ1_true_regA[15] & !BE1L24 # !BE1L35;
AE1_partial_product_node[5][16] = DFFE(AE1_partial_product_node[5][16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][14] at LC3_8_A2
--operation mode is normal

AE1_partial_product_node[6][14]_lut_out = BE1L26 & (HJ1_true_regA[14] $ !BE1L37) # !BE1L26 & (!BE1L37 # !HJ1_true_regA[13]);
AE1_partial_product_node[6][14] = DFFE(AE1_partial_product_node[6][14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[2] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[2] at LC4_9_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[2]_lut_out = E1_LATCHED_V_COUNT_Q1[2];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[2] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[2]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1496 is position_velocity_interface_unit:inst18|add~3001 at LC6_1_X2
--operation mode is arithmetic

E1L1496 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] $ E1_LATCHED_V_COUNT_Q1[1] $ !E1L1489;

--E1L1498 is position_velocity_interface_unit:inst18|add~3003 at LC6_1_X2
--operation mode is arithmetic

E1L1498 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] & E1_LATCHED_V_COUNT_Q1[1] & !E1L1489 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] & (E1_LATCHED_V_COUNT_Q1[1] # !E1L1489));


--E1L1493 is position_velocity_interface_unit:inst18|add~2997 at LC6_9_X2
--operation mode is arithmetic

E1L1493 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] $ E1_LATCHED_V_COUNT_Q1[1] $ !E1L1486;

--E1L1495 is position_velocity_interface_unit:inst18|add~2999 at LC6_9_X2
--operation mode is arithmetic

E1L1495 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] & (!E1L1486 # !E1_LATCHED_V_COUNT_Q1[1]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] & !E1_LATCHED_V_COUNT_Q1[1] & !E1L1486);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[20] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[20] at LC2_12_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[20]_lut_out = E1_LATCHED_V_COUNT_Q1[20];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[20] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[20]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q4[28] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[28] at LC7_11_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[28]_lut_out = E1_VELOCITY_COUNT[28];
E1_LATCHED_V_COUNT_Q4[28] = DFFE(E1_LATCHED_V_COUNT_Q4[28]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_LATCHED_V_COUNT_Q2[28] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[28] at LC5_11_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[28]_lut_out = E1_VELOCITY_COUNT[28];
E1_LATCHED_V_COUNT_Q2[28] = DFFE(E1_LATCHED_V_COUNT_Q2[28]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1L1471 is position_velocity_interface_unit:inst18|VELOCITY~4590 at LC10_15_X2
--operation mode is normal

E1L1471 = E1_LATCHED_V_COUNT_Q1[31] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (E1L1723) # !E1_LATCHED_V_COUNT_Q1[31] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L1726;


--AE1_partial_product_node[6][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][16] at LC8_8_A2
--operation mode is normal

AE1_partial_product_node[6][16]_lut_out = !HJ1_true_regA[15] & !BE1L26 # !BE1L37;
AE1_partial_product_node[6][16] = DFFE(AE1_partial_product_node[6][16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[4] at LC1_9_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[4]_lut_out = E1_LATCHED_V_COUNT_Q1[4];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[4]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1514 is position_velocity_interface_unit:inst18|add~3025 at LC8_1_X2
--operation mode is arithmetic

E1L1514 = E1_LATCHED_V_COUNT_Q1[3] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[3] $ !E1L1507;

--E1L1516 is position_velocity_interface_unit:inst18|add~3027 at LC8_1_X2
--operation mode is arithmetic

E1L1516 = CARRY(E1_LATCHED_V_COUNT_Q1[3] & (!E1L1507 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[3]) # !E1_LATCHED_V_COUNT_Q1[3] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[3] & !E1L1507);


--E1L1511 is position_velocity_interface_unit:inst18|add~3021 at LC8_9_X2
--operation mode is arithmetic

E1L1511 = E1_LATCHED_V_COUNT_Q1[3] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[3] $ !E1L1504;

--E1L1513 is position_velocity_interface_unit:inst18|add~3023 at LC8_9_X2
--operation mode is arithmetic

E1L1513 = CARRY(E1_LATCHED_V_COUNT_Q1[3] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[3] & !E1L1504 # !E1_LATCHED_V_COUNT_Q1[3] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[3] # !E1L1504));


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[29] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[29] at LC9_7_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[29]_lut_out = E1_LATCHED_V_COUNT_Q1[29];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[29] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[29]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1723 is position_velocity_interface_unit:inst18|add~3305 at LC3_15_X2
--operation mode is arithmetic

E1L1723 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[28] $ E1_LATCHED_V_COUNT_Q1[28] $ E1L1719;

--E1L1725 is position_velocity_interface_unit:inst18|add~3307 at LC3_15_X2
--operation mode is arithmetic

E1L1725 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[28] & E1_LATCHED_V_COUNT_Q1[28] & !E1L1719 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[28] & (E1_LATCHED_V_COUNT_Q1[28] # !E1L1719));


--E1L1726 is position_velocity_interface_unit:inst18|add~3309 at LC3_7_X2
--operation mode is arithmetic

E1L1726 = E1_LATCHED_V_COUNT_Q1[28] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[28] $ E1L1722;

--E1L1728 is position_velocity_interface_unit:inst18|add~3311 at LC3_7_X2
--operation mode is arithmetic

E1L1728 = CARRY(E1_LATCHED_V_COUNT_Q1[28] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[28] & !E1L1722 # !E1_LATCHED_V_COUNT_Q1[28] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[28] # !E1L1722));


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[5] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[5] at LC3_1_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[5]_lut_out = E1_LATCHED_V_COUNT_Q1[5];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[5] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[5]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[23] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[23] at LC9_12_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[23]_lut_out = E1_LATCHED_V_COUNT_Q1[23];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[23] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[23]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--AE1_partial_product_node[4][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][15] at LC8_14_A2
--operation mode is normal

AE1_partial_product_node[4][15]_lut_out = BE1L22 & (BE1L33 $ !HJ1_true_regA[15]) # !BE1L22 & (!BE1L33 # !HJ1_true_regA[14]);
AE1_partial_product_node[4][15] = DFFE(AE1_partial_product_node[4][15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[5][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][13] at LC3_5_A2
--operation mode is normal

AE1_partial_product_node[5][13]_lut_out = BE1L24 & (BE1L35 $ !HJ1_true_regA[13]) # !BE1L24 & (!BE1L35 # !HJ1_true_regA[12]);
AE1_partial_product_node[5][13] = DFFE(AE1_partial_product_node[5][13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--AE1_partial_product_node[6][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][11] at LC5_8_A2
--operation mode is normal

AE1_partial_product_node[6][11]_lut_out = BE1L26 & (HJ1_true_regA[11] $ (!BE1L37)) # !BE1L26 & (!BE1L37 # !HJ1_true_regA[10]);
AE1_partial_product_node[6][11] = DFFE(AE1_partial_product_node[6][11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--BE1L7 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~112 at LC10_12_K1
--operation mode is normal

BE1L7 = JJ1L63 $ JJ1L48;


--E1L1473 is position_velocity_interface_unit:inst18|VELOCITY~4593 at LC2_14_X2
--operation mode is normal

E1L1473 = E1_LATCHED_V_COUNT_Q1[31] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L1735) # !E1_LATCHED_V_COUNT_Q1[31] & E1L1738 & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31];


--E1_LATCHED_V_COUNT_Q4[30] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[30] at LC2_4_S2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[30]_lut_out = D1_LATCHED_QUADRATURE_ERROR;
E1_LATCHED_V_COUNT_Q4[30] = DFFE(E1_LATCHED_V_COUNT_Q4[30]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_LATCHED_V_COUNT_Q2[30] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[30] at LC3_6_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[30]_lut_out = D1_LATCHED_QUADRATURE_ERROR;
E1_LATCHED_V_COUNT_Q2[30] = DFFE(E1_LATCHED_V_COUNT_Q2[30]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[11] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[11] at LC5_2_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[11]_lut_out = E1_LATCHED_V_COUNT_Q1[11];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[11] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[11]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1577 is position_velocity_interface_unit:inst18|add~3109 at LC5_3_X2
--operation mode is arithmetic

E1L1577 = E1_LATCHED_V_COUNT_Q1[10] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[10] $ E1L1570;

--E1L1579 is position_velocity_interface_unit:inst18|add~3111 at LC5_3_X2
--operation mode is arithmetic

E1L1579 = CARRY(E1_LATCHED_V_COUNT_Q1[10] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[10] & !E1L1570 # !E1_LATCHED_V_COUNT_Q1[10] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[10] # !E1L1570));


--E1L1574 is position_velocity_interface_unit:inst18|add~3105 at LC5_11_X2
--operation mode is arithmetic

E1L1574 = E1_LATCHED_V_COUNT_Q1[10] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[10] $ E1L1567;

--E1L1576 is position_velocity_interface_unit:inst18|add~3107 at LC5_11_X2
--operation mode is arithmetic

E1L1576 = CARRY(E1_LATCHED_V_COUNT_Q1[10] & (!E1L1567 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[10]) # !E1_LATCHED_V_COUNT_Q1[10] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[10] & !E1L1567);


--E1_LATCHED_V_COUNT_Q2[10] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[10] at LC8_2_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[10]_lut_out = E1_VELOCITY_COUNT[10];
E1_LATCHED_V_COUNT_Q2[10] = DFFE(E1_LATCHED_V_COUNT_Q2[10]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q4[10] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[10] at LC4_2_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[10]_lut_out = E1_VELOCITY_COUNT[10];
E1_LATCHED_V_COUNT_Q4[10] = DFFE(E1_LATCHED_V_COUNT_Q4[10]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1L1453 is position_velocity_interface_unit:inst18|VELOCITY~4563 at LC4_16_X2
--operation mode is normal

E1L1453 = E1_LATCHED_V_COUNT_Q1[31] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L1574) # !E1_LATCHED_V_COUNT_Q1[31] & E1L1577 & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31];


--PD1_counter_snapshot[25] is dual_processor:inst|timer2:the_timer2|counter_snapshot[25] at LC4_16_N2
--operation mode is normal

PD1_counter_snapshot[25]_lut_out = PD1_internal_counter[25];
PD1_counter_snapshot[25] = DFFE(PD1_counter_snapshot[25]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L190 is dual_processor:inst|timer2:the_timer2|read_mux_out[9]~1358 at LC8_13_N2
--operation mode is normal

PD1L190 = PD1_period_l_register[9] & (!VD1L4 # !PD1_counter_snapshot[25]) # !PD1_period_l_register[9] & !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[25]);

--PD1L192 is dual_processor:inst|timer2:the_timer2|read_mux_out[9]~1408 at LC8_13_N2
--operation mode is normal

PD1L192 = PD1_period_l_register[9] & (!VD1L4 # !PD1_counter_snapshot[25]) # !PD1_period_l_register[9] & !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[25]);


--PD1_counter_snapshot[9] is dual_processor:inst|timer2:the_timer2|counter_snapshot[9] at LC9_5_N2
--operation mode is normal

PD1_counter_snapshot[9]_lut_out = !PD1_internal_counter[9];
PD1_counter_snapshot[9] = DFFE(PD1_counter_snapshot[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L191 is dual_processor:inst|timer2:the_timer2|read_mux_out[9]~1376 at LC9_13_N2
--operation mode is normal

PD1L191 = (VD1L1 & !PD1_period_h_register[9] & (!VD1L7 # !PD1_counter_snapshot[9]) # !VD1L1 & (!VD1L7 # !PD1_counter_snapshot[9])) & CASCADE(PD1L192);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[9] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[9] at LC10_12_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[9]_lut_out = E1_LATCHED_V_COUNT_Q1[9];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[9] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[9]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1556 is position_velocity_interface_unit:inst18|add~3081 at LC3_11_X2
--operation mode is arithmetic

E1L1556 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[8] $ E1_LATCHED_V_COUNT_Q1[8] $ E1L1549;

--E1L1558 is position_velocity_interface_unit:inst18|add~3083 at LC3_11_X2
--operation mode is arithmetic

E1L1558 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[8] & E1_LATCHED_V_COUNT_Q1[8] & !E1L1549 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[8] & (E1_LATCHED_V_COUNT_Q1[8] # !E1L1549));


--E1L1559 is position_velocity_interface_unit:inst18|add~3085 at LC3_3_X2
--operation mode is arithmetic

E1L1559 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[8] $ E1_LATCHED_V_COUNT_Q1[8] $ E1L1552;

--E1L1561 is position_velocity_interface_unit:inst18|add~3087 at LC3_3_X2
--operation mode is arithmetic

E1L1561 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[8] & (!E1L1552 # !E1_LATCHED_V_COUNT_Q1[8]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[8] & !E1_LATCHED_V_COUNT_Q1[8] & !E1L1552);


--E1_LATCHED_V_COUNT_Q4[8] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[8] at LC6_16_Y2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[8]_lut_out = E1_VELOCITY_COUNT[8];
E1_LATCHED_V_COUNT_Q4[8] = DFFE(E1_LATCHED_V_COUNT_Q4[8]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_LATCHED_V_COUNT_Q2[8] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[8] at LC9_5_Y2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[8]_lut_out = E1_VELOCITY_COUNT[8];
E1_LATCHED_V_COUNT_Q2[8] = DFFE(E1_LATCHED_V_COUNT_Q2[8]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1L1451 is position_velocity_interface_unit:inst18|VELOCITY~4560 at LC10_16_X2
--operation mode is normal

E1L1451 = E1_LATCHED_V_COUNT_Q1[31] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L1556) # !E1_LATCHED_V_COUNT_Q1[31] & E1L1559 & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31];


--PD1_counter_snapshot[23] is dual_processor:inst|timer2:the_timer2|counter_snapshot[23] at LC2_13_N2
--operation mode is normal

PD1_counter_snapshot[23]_lut_out = PD1_internal_counter[23];
PD1_counter_snapshot[23] = DFFE(PD1_counter_snapshot[23]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L184 is dual_processor:inst|timer2:the_timer2|read_mux_out[7]~1360 at LC3_12_N2
--operation mode is normal

PD1L184 = PD1_period_l_register[7] & !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[23]) # !PD1_period_l_register[7] & (!VD1L4 # !PD1_counter_snapshot[23]);

--PD1L186 is dual_processor:inst|timer2:the_timer2|read_mux_out[7]~1409 at LC3_12_N2
--operation mode is normal

PD1L186 = PD1_period_l_register[7] & !VD1L6 & (!VD1L4 # !PD1_counter_snapshot[23]) # !PD1_period_l_register[7] & (!VD1L4 # !PD1_counter_snapshot[23]);


--PD1_counter_snapshot[7] is dual_processor:inst|timer2:the_timer2|counter_snapshot[7] at LC10_13_N2
--operation mode is normal

PD1_counter_snapshot[7]_lut_out = PD1_internal_counter[7];
PD1_counter_snapshot[7] = DFFE(PD1_counter_snapshot[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , PD1L228);


--PD1L185 is dual_processor:inst|timer2:the_timer2|read_mux_out[7]~1377 at LC4_12_N2
--operation mode is normal

PD1L185 = (PD1_period_h_register[7] & !VD1L1 & (!VD1L7 # !PD1_counter_snapshot[7]) # !PD1_period_h_register[7] & (!VD1L7 # !PD1_counter_snapshot[7])) & CASCADE(PD1L186);


--KK1_rx_data[7] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[7] at LC9_2_C2
--operation mode is normal

KK1_rx_data[7]_lut_out = KK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8];
KK1_rx_data[7] = DFFE(KK1_rx_data[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , KK1_got_new_char);


--JK1L48 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[7]~710 at LC2_15_C2
--operation mode is normal

JK1L48 = VD1L2 & !KK1_rx_data[7] & (!VD1L1 # !JK1_control_reg[7]) # !VD1L2 & (!VD1L1 # !JK1_control_reg[7]);

--JK1L50 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[7]~732 at LC2_15_C2
--operation mode is normal

JK1L50 = VD1L2 & !KK1_rx_data[7] & (!VD1L1 # !JK1_control_reg[7]) # !VD1L2 & (!VD1L1 # !JK1_control_reg[7]);


--JK1L49 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[7]~718 at LC3_15_C2
--operation mode is normal

JK1L49 = (VD1L6 & !KK1_rx_char_ready & (!VD1L3 # !JK1_tx_data[7]) # !VD1L6 & (!VD1L3 # !JK1_tx_data[7])) & CASCADE(JK1L50);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[7] at LC7_2_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[7]_lut_out = E1_LATCHED_V_COUNT_Q1[7];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[7]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L1538 is position_velocity_interface_unit:inst18|add~3057 at LC1_11_X2
--operation mode is arithmetic

E1L1538 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[6] $ E1_LATCHED_V_COUNT_Q1[6] $ E1L1531;

--E1L1540 is position_velocity_interface_unit:inst18|add~3059 at LC1_11_X2
--operation mode is arithmetic

E1L1540 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[6] & E1_LATCHED_V_COUNT_Q1[6] & !E1L1531 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[6] & (E1_LATCHED_V_COUNT_Q1[6] # !E1L1531));


--E1L1541 is position_velocity_interface_unit:inst18|add~3061 at LC1_3_X2
--operation mode is arithmetic

E1L1541 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[6] $ E1_LATCHED_V_COUNT_Q1[6] $ E1L1534;

--E1L1543 is position_velocity_interface_unit:inst18|add~3063 at LC1_3_X2
--operation mode is arithmetic

E1L1543 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[6] & (!E1L1534 # !E1_LATCHED_V_COUNT_Q1[6]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[6] & !E1_LATCHED_V_COUNT_Q1[6] & !E1L1534);


--E1_LATCHED_V_COUNT_Q4[6] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[6] at LC3_14_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q4[6]_lut_out = E1_VELOCITY_COUNT[6];
E1_LATCHED_V_COUNT_Q4[6] = DFFE(E1_LATCHED_V_COUNT_Q4[6]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L386);


--E1_LATCHED_V_COUNT_Q2[6] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[6] at LC6_16_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[6]_lut_out = E1_VELOCITY_COUNT[6];
E1_LATCHED_V_COUNT_Q2[6] = DFFE(E1_LATCHED_V_COUNT_Q2[6]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1L1449 is position_velocity_interface_unit:inst18|VELOCITY~4557 at LC1_16_X2
--operation mode is normal

E1L1449 = E1_LATCHED_V_COUNT_Q1[31] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L1538) # !E1_LATCHED_V_COUNT_Q1[31] & E1L1541 & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31];


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[24] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[24] at LC1_12_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[24]_lut_out = E1_LATCHED_V_COUNT_Q1[24];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[24] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[24]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q3[1] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[1] at LC2_6_P2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[1]_lut_out = E1_VELOCITY_COUNT[1];
E1_LATCHED_V_COUNT_Q3[1] = DFFE(E1_LATCHED_V_COUNT_Q3[1]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_LATCHED_V_COUNT_Q2[1] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[1] at LC9_11_P2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[1]_lut_out = E1_VELOCITY_COUNT[1];
E1_LATCHED_V_COUNT_Q2[1] = DFFE(E1_LATCHED_V_COUNT_Q2[1]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q1[1] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[1] at LC2_1_U2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[1]_lut_out = E1_VELOCITY_COUNT[1];
E1_LATCHED_V_COUNT_Q1[1] = DFFE(E1_LATCHED_V_COUNT_Q1[1]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[22] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[22] at LC1_2_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[22]_lut_out = E1_LATCHED_V_COUNT_Q1[22];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[22] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[22]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[26] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[26] at LC1_8_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[26]_lut_out = E1_LATCHED_V_COUNT_Q1[26];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[26] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[26]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q2[3] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[3] at LC7_12_Y2
--operation mode is normal

E1_LATCHED_V_COUNT_Q2[3]_lut_out = E1_VELOCITY_COUNT[3];
E1_LATCHED_V_COUNT_Q2[3] = DFFE(E1_LATCHED_V_COUNT_Q2[3]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L282);


--E1_LATCHED_V_COUNT_Q3[3] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[3] at LC8_7_Q2
--operation mode is normal

E1_LATCHED_V_COUNT_Q3[3]_lut_out = E1_VELOCITY_COUNT[3];
E1_LATCHED_V_COUNT_Q3[3] = DFFE(E1_LATCHED_V_COUNT_Q3[3]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1L381);


--E1_LATCHED_V_COUNT_Q1[3] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[3] at LC2_8_T2
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[3]_lut_out = E1_VELOCITY_COUNT[3];
E1_LATCHED_V_COUNT_Q1[3] = DFFE(E1_LATCHED_V_COUNT_Q1[3]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--D1L33 is quad_decoder:inst12|Mux~652 at LC5_6_T2
--operation mode is normal

D1L33 = D1_TMPAA & !D1_TMPBB & (!D1_CLK_CTR[0] # !D1_CLK_CTR[1]) # !D1_TMPAA & (!D1_CLK_CTR[0] # !D1_TMPBB # !D1_CLK_CTR[1]);


--D1L25 is quad_decoder:inst12|Mux~648 at LC10_6_T2
--operation mode is normal

D1L25 = D1_TMPAA & (!D1_CLK_CTR[0] # !D1_TMPBB # !D1_CLK_CTR[1]) # !D1_TMPAA & !D1_TMPBB & (!D1_CLK_CTR[0] # !D1_CLK_CTR[1]);


--D1L31 is quad_decoder:inst12|Mux~651 at LC9_6_T2
--operation mode is normal

D1L31 = D1_BBB & (D1_AAA) # !D1_BBB & (D1_AAA & D1L27 # !D1_AAA & (D1L29));


--E1L1192 is position_velocity_interface_unit:inst18|POSITION_PRELOAD[23]~1369 at LC10_16_Q2
--operation mode is normal

E1L1192 = TJ1_dc_address[5] & TJ1_dc_address[2] & E1L466 & E1L464;


--L1_b[29] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[29] at LC2_12_J2
--operation mode is normal

L1_b[29]_lut_out = MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L60);
L1_b[29] = DFFE(L1_b[29]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L173 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9951 at LC3_11_J2
--operation mode is arithmetic

L1L173 = L1_subtract $ L1_b[28] $ !L1L178;

--L1L174 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9953 at LC3_11_J2
--operation mode is arithmetic

L1L174 = CARRY(!L1L178 & (L1_subtract $ L1_b[28]));


--L1_q[61] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[61] at LC10_10_J2
--operation mode is normal

L1_q[61]_lut_out = L1L175 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[61] = DFFE(L1_q[61]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L175 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9955 at LC2_10_J2
--operation mode is arithmetic

L1L175 = L1_q[60] $ L1L173 $ !L1L180;

--L1L176 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9957 at LC2_10_J2
--operation mode is arithmetic

L1L176 = CARRY(L1_q[60] & (L1L173 # !L1L180) # !L1_q[60] & L1L173 & !L1L180);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[1] at LC2_1_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[1]_lut_out = E1_LATCHED_V_COUNT_Q1[1];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[1]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[3] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[3] at LC3_9_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[3]_lut_out = E1_LATCHED_V_COUNT_Q1[3];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[3] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[3]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[28] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[28] at LC8_7_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[28]_lut_out = E1_LATCHED_V_COUNT_Q1[28];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[28] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[28]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[10] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[10] at LC3_13_U2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[10]_lut_out = E1_LATCHED_V_COUNT_Q1[10];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[10] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[10]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[8] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[8] at LC4_2_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[8]_lut_out = E1_LATCHED_V_COUNT_Q1[8];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[8] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[8]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[6] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[6] at LC9_2_X2
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[6]_lut_out = E1_LATCHED_V_COUNT_Q1[6];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[6] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[6]_lut_out, GLOBAL(clk), !QC1_data_out[0], , E1_Q1_HAS_CHANGED);


--MD1L165 is dual_processor:inst|timer1:the_timer1|read_mux_out[1]~1360 at LC2_12_Q2
--operation mode is normal

MD1L165 = MD1_control_register[1] & !VD1L3 & (!VD1L2 # !MD1_counter_is_running) # !MD1_control_register[1] & (!VD1L2 # !MD1_counter_is_running);

--MD1L168 is dual_processor:inst|timer1:the_timer1|read_mux_out[1]~1408 at LC2_12_Q2
--operation mode is normal

MD1L168 = MD1_control_register[1] & !VD1L3 & (!VD1L2 # !MD1_counter_is_running) # !MD1_control_register[1] & (!VD1L2 # !MD1_counter_is_running);


--MD1_counter_snapshot[17] is dual_processor:inst|timer1:the_timer1|counter_snapshot[17] at LC2_8_W2
--operation mode is normal

MD1_counter_snapshot[17]_lut_out = MD1_internal_counter[17];
MD1_counter_snapshot[17] = DFFE(MD1_counter_snapshot[17]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , MD1L227);


--MD1L167 is dual_processor:inst|timer1:the_timer1|read_mux_out[1]~1377 at LC3_12_Q2
--operation mode is normal

MD1L167 = (MD1_period_h_register[1] & !VD1L1 & (!VD1L4 # !MD1_counter_snapshot[17]) # !MD1_period_h_register[1] & (!VD1L4 # !MD1_counter_snapshot[17])) & CASCADE(MD1L168);

--MD1L169 is dual_processor:inst|timer1:the_timer1|read_mux_out[1]~1409 at LC3_12_Q2
--operation mode is normal

MD1L169 = (MD1_period_h_register[1] & !VD1L1 & (!VD1L4 # !MD1_counter_snapshot[17]) # !MD1_period_h_register[1] & (!VD1L4 # !MD1_counter_snapshot[17])) & CASCADE(MD1L168);


--D1L27 is quad_decoder:inst12|Mux~649 at LC6_6_T2
--operation mode is normal

D1L27 = D1_TMPAA & D1_TMPBB & (!D1_CLK_CTR[0] # !D1_CLK_CTR[1]) # !D1_TMPAA & (D1_TMPBB # !D1_CLK_CTR[0] # !D1_CLK_CTR[1]);


--D1L29 is quad_decoder:inst12|Mux~650 at LC1_7_T2
--operation mode is normal

D1L29 = D1_TMPBB & (D1_TMPAA # !D1_CLK_CTR[0] # !D1_CLK_CTR[1]) # !D1_TMPBB & D1_TMPAA & (!D1_CLK_CTR[0] # !D1_CLK_CTR[1]);


--L1_b[28] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[28] at LC8_11_J2
--operation mode is normal

L1_b[28]_lut_out = MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L58);
L1_b[28] = DFFE(L1_b[28]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L177 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9959 at LC2_11_J2
--operation mode is arithmetic

L1L177 = L1_subtract $ L1_b[27] $ L1L182;

--L1L178 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9961 at LC2_11_J2
--operation mode is arithmetic

L1L178 = CARRY(L1_subtract $ !L1_b[27] # !L1L182);


--L1_q[60] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[60] at LC8_10_J2
--operation mode is normal

L1_q[60]_lut_out = L1L179 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[60] = DFFE(L1_q[60]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L179 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9963 at LC1_10_J2
--operation mode is arithmetic

L1L179 = L1_q[59] $ L1L177 $ L1L184;

--L1L180 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9965 at LC1_10_J2
--operation mode is arithmetic

L1L180 = CARRY(L1_q[59] & !L1L177 & !L1L184 # !L1_q[59] & (!L1L184 # !L1L177));


--L1_b[27] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[27] at LC9_12_J2
--operation mode is normal

L1_b[27]_lut_out = MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L54);
L1_b[27] = DFFE(L1_b[27]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L181 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9967 at LC1_11_J2
--operation mode is arithmetic

L1L181 = L1_subtract $ L1_b[26] $ !L1L186;

--L1L182 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9969 at LC1_11_J2
--operation mode is arithmetic

L1L182 = CARRY(!L1L186 & (L1_subtract $ L1_b[26]));


--L1_q[59] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[59] at LC1_2_J2
--operation mode is normal

L1_q[59]_lut_out = L1L183 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[59] = DFFE(L1_q[59]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L183 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9971 at LC10_8_J2
--operation mode is arithmetic

L1L183 = L1_q[58] $ L1L181 $ !L1L188;

--L1L184 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9973 at LC10_8_J2
--operation mode is arithmetic

L1L184 = CARRY(L1_q[58] & (L1L181 # !L1L188) # !L1_q[58] & L1L181 & !L1L188);


--L1_b[26] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[26] at LC5_12_J2
--operation mode is normal

L1_b[26]_lut_out = MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L56);
L1_b[26] = DFFE(L1_b[26]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L185 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9975 at LC10_9_J2
--operation mode is arithmetic

L1L185 = L1_subtract $ L1_b[25] $ L1L190;

--L1L186 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9977 at LC10_9_J2
--operation mode is arithmetic

L1L186 = CARRY(L1_subtract $ !L1_b[25] # !L1L190);


--L1_q[58] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[58] at LC3_2_J2
--operation mode is normal

L1_q[58]_lut_out = L1L187 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[58] = DFFE(L1_q[58]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L187 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9979 at LC9_8_J2
--operation mode is arithmetic

L1L187 = L1_q[57] $ L1L185 $ L1L192;

--L1L188 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9981 at LC9_8_J2
--operation mode is arithmetic

L1L188 = CARRY(L1_q[57] & !L1L185 & !L1L192 # !L1_q[57] & (!L1L192 # !L1L185));


--L1_b[25] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[25] at LC3_16_J2
--operation mode is normal

L1_b[25]_lut_out = MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L53);
L1_b[25] = DFFE(L1_b[25]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L189 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9983 at LC9_9_J2
--operation mode is arithmetic

L1L189 = L1_subtract $ L1_b[24] $ !L1L194;

--L1L190 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9985 at LC9_9_J2
--operation mode is arithmetic

L1L190 = CARRY(!L1L194 & (L1_subtract $ L1_b[24]));


--L1_q[57] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[57] at LC8_2_J2
--operation mode is normal

L1_q[57]_lut_out = L1L191 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[57] = DFFE(L1_q[57]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L191 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9987 at LC8_8_J2
--operation mode is arithmetic

L1L191 = L1_q[56] $ L1L189 $ !L1L196;

--L1L192 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9989 at LC8_8_J2
--operation mode is arithmetic

L1L192 = CARRY(L1_q[56] & (L1L189 # !L1L196) # !L1_q[56] & L1L189 & !L1L196);


--L1_b[24] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[24] at LC5_13_J2
--operation mode is normal

L1_b[24]_lut_out = MH1_byte_complement[3] $ (!MH1_byte_zero[3] & JJ1L55);
L1_b[24] = DFFE(L1_b[24]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L193 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9991 at LC8_9_J2
--operation mode is arithmetic

L1L193 = L1_subtract $ L1_b[23] $ L1L198;

--L1L194 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9993 at LC8_9_J2
--operation mode is arithmetic

L1L194 = CARRY(L1_subtract $ !L1_b[23] # !L1L198);


--L1_q[56] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[56] at LC4_2_J2
--operation mode is normal

L1_q[56]_lut_out = L1L195 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[56] = DFFE(L1_q[56]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L195 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9995 at LC7_8_J2
--operation mode is arithmetic

L1L195 = L1_q[55] $ L1L193 $ L1L200;

--L1L196 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9997 at LC7_8_J2
--operation mode is arithmetic

L1L196 = CARRY(L1_q[55] & !L1L193 & !L1L200 # !L1_q[55] & (!L1L200 # !L1L193));


--L1_b[23] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[23] at LC5_3_W1
--operation mode is normal

L1_b[23]_lut_out = MH1_byte_complement[2] $ (!MH1_byte_zero[2] & JJ1L61);
L1_b[23] = DFFE(L1_b[23]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L197 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9999 at LC7_9_J2
--operation mode is arithmetic

L1L197 = L1_subtract $ L1_b[22] $ !L1L202;

--L1L198 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10001 at LC7_9_J2
--operation mode is arithmetic

L1L198 = CARRY(!L1L202 & (L1_subtract $ L1_b[22]));


--L1_q[55] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[55] at LC9_2_J2
--operation mode is normal

L1_q[55]_lut_out = L1L199 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[55] = DFFE(L1_q[55]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L199 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10003 at LC6_8_J2
--operation mode is arithmetic

L1L199 = L1_q[54] $ L1L197 $ !L1L204;

--L1L200 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10005 at LC6_8_J2
--operation mode is arithmetic

L1L200 = CARRY(L1_q[54] & (L1L197 # !L1L204) # !L1_q[54] & L1L197 & !L1L204);


--L1_b[22] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[22] at LC7_3_W1
--operation mode is normal

L1_b[22]_lut_out = MH1_byte_complement[2] $ (!MH1_byte_zero[2] & JJ1L42);
L1_b[22] = DFFE(L1_b[22]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L201 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10007 at LC6_9_J2
--operation mode is arithmetic

L1L201 = L1_subtract $ L1_b[21] $ L1L206;

--L1L202 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10009 at LC6_9_J2
--operation mode is arithmetic

L1L202 = CARRY(L1_subtract $ !L1_b[21] # !L1L206);


--L1_q[54] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[54] at LC2_2_J2
--operation mode is normal

L1_q[54]_lut_out = L1L203 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[54] = DFFE(L1_q[54]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L203 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10011 at LC5_8_J2
--operation mode is arithmetic

L1L203 = L1_q[53] $ L1L201 $ L1L208;

--L1L204 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10013 at LC5_8_J2
--operation mode is arithmetic

L1L204 = CARRY(L1_q[53] & !L1L201 & !L1L208 # !L1_q[53] & (!L1L208 # !L1L201));


--L1_b[21] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[21] at LC4_8_O1
--operation mode is normal

L1_b[21]_lut_out = MH1_byte_complement[2] $ (JJ1L45 & !MH1_byte_zero[2]);
L1_b[21] = DFFE(L1_b[21]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L205 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10015 at LC5_9_J2
--operation mode is arithmetic

L1L205 = L1_subtract $ L1_b[20] $ !L1L210;

--L1L206 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10017 at LC5_9_J2
--operation mode is arithmetic

L1L206 = CARRY(!L1L210 & (L1_subtract $ L1_b[20]));


--L1_q[53] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[53] at LC5_2_J2
--operation mode is normal

L1_q[53]_lut_out = L1L207 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[53] = DFFE(L1_q[53]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L207 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10019 at LC4_8_J2
--operation mode is arithmetic

L1L207 = L1_q[52] $ L1L205 $ !L1L212;

--L1L208 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10021 at LC4_8_J2
--operation mode is arithmetic

L1L208 = CARRY(L1_q[52] & (L1L205 # !L1L212) # !L1_q[52] & L1L205 & !L1L212);


--L1_b[20] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[20] at LC6_8_O1
--operation mode is normal

L1_b[20]_lut_out = MH1_byte_complement[2] $ (JJ1L39 & !MH1_byte_zero[2]);
L1_b[20] = DFFE(L1_b[20]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L209 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10023 at LC4_9_J2
--operation mode is arithmetic

L1L209 = L1_subtract $ L1_b[19] $ L1L214;

--L1L210 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10025 at LC4_9_J2
--operation mode is arithmetic

L1L210 = CARRY(L1_subtract $ !L1_b[19] # !L1L214);


--L1_q[52] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[52] at LC10_2_J2
--operation mode is normal

L1_q[52]_lut_out = L1L211 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[52] = DFFE(L1_q[52]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L211 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10027 at LC3_8_J2
--operation mode is arithmetic

L1L211 = L1_q[51] $ L1L209 $ L1L216;

--L1L212 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10029 at LC3_8_J2
--operation mode is arithmetic

L1L212 = CARRY(L1_q[51] & !L1L209 & !L1L216 # !L1_q[51] & (!L1L216 # !L1L209));


--L1_b[19] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[19] at LC3_14_O1
--operation mode is normal

L1_b[19]_lut_out = MH1_byte_complement[2] $ (JJ1L38 & !MH1_byte_zero[2]);
L1_b[19] = DFFE(L1_b[19]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L213 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10031 at LC3_9_J2
--operation mode is arithmetic

L1L213 = L1_subtract $ L1_b[18] $ !L1L218;

--L1L214 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10033 at LC3_9_J2
--operation mode is arithmetic

L1L214 = CARRY(!L1L218 & (L1_subtract $ L1_b[18]));


--L1_q[51] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[51] at LC9_11_J2
--operation mode is normal

L1_q[51]_lut_out = L1L215 & (BH1_is_neutrino_3 # BH1_is_cancelled_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[51] = DFFE(L1_q[51]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L215 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10035 at LC2_8_J2
--operation mode is arithmetic

L1L215 = L1_q[50] $ L1L213 $ !L1L220;

--L1L216 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10037 at LC2_8_J2
--operation mode is arithmetic

L1L216 = CARRY(L1_q[50] & (L1L213 # !L1L220) # !L1_q[50] & L1L213 & !L1L220);


--L1_b[18] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[18] at LC8_14_O1
--operation mode is normal

L1_b[18]_lut_out = MH1_byte_complement[2] $ (JJ1L41 & !MH1_byte_zero[2]);
L1_b[18] = DFFE(L1_b[18]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L217 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10039 at LC2_9_J2
--operation mode is arithmetic

L1L217 = L1_subtract $ L1_b[17] $ L1L222;

--L1L218 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10041 at LC2_9_J2
--operation mode is arithmetic

L1L218 = CARRY(L1_subtract $ !L1_b[17] # !L1L222);


--L1_q[50] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[50] at LC7_2_J2
--operation mode is normal

L1_q[50]_lut_out = L1L219 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[50] = DFFE(L1_q[50]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L219 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10043 at LC1_8_J2
--operation mode is arithmetic

L1L219 = L1_q[49] $ L1L217 $ L1L224;

--L1L220 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10045 at LC1_8_J2
--operation mode is arithmetic

L1L220 = CARRY(L1_q[49] & !L1L217 & !L1L224 # !L1_q[49] & (!L1L224 # !L1L217));


--L1_b[17] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[17] at LC5_14_O1
--operation mode is normal

L1_b[17]_lut_out = MH1_byte_complement[2] $ (!MH1_byte_zero[2] & JJ1L40);
L1_b[17] = DFFE(L1_b[17]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L221 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10047 at LC1_9_J2
--operation mode is arithmetic

L1L221 = L1_subtract $ L1_b[16] $ !L1L226;

--L1L222 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10049 at LC1_9_J2
--operation mode is arithmetic

L1L222 = CARRY(!L1L226 & (L1_subtract $ L1_b[16]));


--L1_q[49] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[49] at LC8_1_J2
--operation mode is normal

L1_q[49]_lut_out = L1L223 & (BH1_is_neutrino_3 # BH1_is_cancelled_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[49] = DFFE(L1_q[49]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L223 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10051 at LC10_6_J2
--operation mode is arithmetic

L1L223 = L1_q[48] $ L1L221 $ !L1L228;

--L1L224 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10053 at LC10_6_J2
--operation mode is arithmetic

L1L224 = CARRY(L1_q[48] & (L1L221 # !L1L228) # !L1_q[48] & L1L221 & !L1L228);


--L1_b[16] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[16] at LC5_8_O1
--operation mode is normal

L1_b[16]_lut_out = MH1_byte_complement[2] $ (!MH1_byte_zero[2] & JJ1L43);
L1_b[16] = DFFE(L1_b[16]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L225 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10055 at LC10_7_J2
--operation mode is arithmetic

L1L225 = L1_subtract $ L1_b[15] $ L1L230;

--L1L226 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10057 at LC10_7_J2
--operation mode is arithmetic

L1L226 = CARRY(L1_subtract $ !L1_b[15] # !L1L230);


--L1_q[48] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[48] at LC6_2_J2
--operation mode is normal

L1_q[48]_lut_out = L1L227 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[48] = DFFE(L1_q[48]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L227 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10059 at LC9_6_J2
--operation mode is arithmetic

L1L227 = L1_q[47] $ L1L225 $ L1L232;

--L1L228 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10061 at LC9_6_J2
--operation mode is arithmetic

L1L228 = CARRY(L1_q[47] & !L1L225 & !L1L232 # !L1_q[47] & (!L1L232 # !L1L225));


--L1_b[15] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[15] at LC6_16_J2
--operation mode is normal

L1_b[15]_lut_out = JJ1_true_regB[15];
L1_b[15] = DFFE(L1_b[15]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L229 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10063 at LC9_7_J2
--operation mode is arithmetic

L1L229 = L1_subtract $ L1_b[14] $ !L1L234;

--L1L230 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10065 at LC9_7_J2
--operation mode is arithmetic

L1L230 = CARRY(!L1L234 & (L1_subtract $ L1_b[14]));


--L1_q[47] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[47] at LC5_1_J2
--operation mode is normal

L1_q[47]_lut_out = L1L231 & (BH1_is_neutrino_3 # BH1_is_cancelled_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[47] = DFFE(L1_q[47]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L231 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10067 at LC8_6_J2
--operation mode is arithmetic

L1L231 = L1_q[46] $ L1L229 $ !L1L236;

--L1L232 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10069 at LC8_6_J2
--operation mode is arithmetic

L1L232 = CARRY(L1_q[46] & (L1L229 # !L1L236) # !L1_q[46] & L1L229 & !L1L236);


--L1_b[14] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[14] at LC7_13_J2
--operation mode is normal

L1_b[14]_lut_out = JJ1_true_regB[14];
L1_b[14] = DFFE(L1_b[14]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L233 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10071 at LC8_7_J2
--operation mode is arithmetic

L1L233 = L1_subtract $ L1_b[13] $ L1L238;

--L1L234 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10073 at LC8_7_J2
--operation mode is arithmetic

L1L234 = CARRY(L1_subtract $ !L1_b[13] # !L1L238);


--L1_q[46] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[46] at LC2_1_J2
--operation mode is normal

L1_q[46]_lut_out = L1L235 & (BH1_is_neutrino_3 # BH1_is_cancelled_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[46] = DFFE(L1_q[46]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L235 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10075 at LC7_6_J2
--operation mode is arithmetic

L1L235 = L1_q[45] $ L1L233 $ L1L240;

--L1L236 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10077 at LC7_6_J2
--operation mode is arithmetic

L1L236 = CARRY(L1_q[45] & !L1L233 & !L1L240 # !L1_q[45] & (!L1L240 # !L1L233));


--L1_b[13] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[13] at LC2_16_J2
--operation mode is normal

L1_b[13]_lut_out = JJ1_true_regB[13];
L1_b[13] = DFFE(L1_b[13]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L237 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10079 at LC7_7_J2
--operation mode is arithmetic

L1L237 = L1_subtract $ L1_b[12] $ !L1L242;

--L1L238 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10081 at LC7_7_J2
--operation mode is arithmetic

L1L238 = CARRY(!L1L242 & (L1_subtract $ L1_b[12]));


--L1_q[45] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[45] at LC3_1_J2
--operation mode is normal

L1_q[45]_lut_out = L1L239 & (BH1_is_neutrino_3 # BH1_is_cancelled_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[45] = DFFE(L1_q[45]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L239 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10083 at LC6_6_J2
--operation mode is arithmetic

L1L239 = L1_q[44] $ L1L237 $ !L1L244;

--L1L240 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10085 at LC6_6_J2
--operation mode is arithmetic

L1L240 = CARRY(L1_q[44] & (L1L237 # !L1L244) # !L1_q[44] & L1L237 & !L1L244);


--L1_b[12] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[12] at LC5_16_K1
--operation mode is normal

L1_b[12]_lut_out = JJ1_true_regB[12];
L1_b[12] = DFFE(L1_b[12]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L241 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10087 at LC6_7_J2
--operation mode is arithmetic

L1L241 = L1_subtract $ L1_b[11] $ L1L246;

--L1L242 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10089 at LC6_7_J2
--operation mode is arithmetic

L1L242 = CARRY(L1_subtract $ !L1_b[11] # !L1L246);


--L1_q[44] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[44] at LC7_1_J2
--operation mode is normal

L1_q[44]_lut_out = L1L243 & (BH1_is_neutrino_3 # BH1_is_cancelled_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[44] = DFFE(L1_q[44]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L243 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10091 at LC5_6_J2
--operation mode is arithmetic

L1L243 = L1_q[43] $ L1L241 $ L1L248;

--L1L244 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10093 at LC5_6_J2
--operation mode is arithmetic

L1L244 = CARRY(L1_q[43] & !L1L241 & !L1L248 # !L1_q[43] & (!L1L248 # !L1L241));


--L1_b[11] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[11] at LC4_16_J2
--operation mode is normal

L1_b[11]_lut_out = JJ1_true_regB[11];
L1_b[11] = DFFE(L1_b[11]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L245 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10095 at LC5_7_J2
--operation mode is arithmetic

L1L245 = L1_subtract $ L1_b[10] $ !L1L250;

--L1L246 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10097 at LC5_7_J2
--operation mode is arithmetic

L1L246 = CARRY(!L1L250 & (L1_subtract $ L1_b[10]));


--L1_q[43] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[43] at LC9_1_J2
--operation mode is normal

L1_q[43]_lut_out = L1L247 & (BH1_is_neutrino_3 # BH1_is_cancelled_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[43] = DFFE(L1_q[43]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L247 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10099 at LC4_6_J2
--operation mode is arithmetic

L1L247 = L1_q[42] $ L1L245 $ !L1L252;

--L1L248 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10101 at LC4_6_J2
--operation mode is arithmetic

L1L248 = CARRY(L1_q[42] & (L1L245 # !L1L252) # !L1_q[42] & L1L245 & !L1L252);


--L1_b[10] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[10] at LC6_1_E2
--operation mode is normal

L1_b[10]_lut_out = JJ1_true_regB[10];
L1_b[10] = DFFE(L1_b[10]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L249 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10103 at LC4_7_J2
--operation mode is arithmetic

L1L249 = L1_subtract $ L1_b[9] $ L1L254;

--L1L250 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10105 at LC4_7_J2
--operation mode is arithmetic

L1L250 = CARRY(L1_subtract $ !L1_b[9] # !L1L254);


--L1_q[42] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[42] at LC4_1_J2
--operation mode is normal

L1_q[42]_lut_out = L1L251 & (BH1_is_neutrino_3 # BH1_is_cancelled_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[42] = DFFE(L1_q[42]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L251 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10107 at LC3_6_J2
--operation mode is arithmetic

L1L251 = L1_q[41] $ L1L249 $ L1L256;

--L1L252 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10109 at LC3_6_J2
--operation mode is arithmetic

L1L252 = CARRY(L1_q[41] & !L1L249 & !L1L256 # !L1_q[41] & (!L1L256 # !L1L249));


--L1_b[9] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[9] at LC8_16_J2
--operation mode is normal

L1_b[9]_lut_out = JJ1_true_regB[9];
L1_b[9] = DFFE(L1_b[9]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L253 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10111 at LC3_7_J2
--operation mode is arithmetic

L1L253 = L1_subtract $ L1_b[8] $ !L1L258;

--L1L254 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10113 at LC3_7_J2
--operation mode is arithmetic

L1L254 = CARRY(!L1L258 & (L1_subtract $ L1_b[8]));


--L1_q[41] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[41] at LC6_1_J2
--operation mode is normal

L1_q[41]_lut_out = L1L255 & (BH1_is_neutrino_3 # BH1_is_cancelled_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[41] = DFFE(L1_q[41]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L255 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10115 at LC2_6_J2
--operation mode is arithmetic

L1L255 = L1_q[40] $ L1L253 $ !L1L260;

--L1L256 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10117 at LC2_6_J2
--operation mode is arithmetic

L1L256 = CARRY(L1_q[40] & (L1L253 # !L1L260) # !L1_q[40] & L1L253 & !L1L260);


--L1_b[8] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[8] at LC1_16_J2
--operation mode is normal

L1_b[8]_lut_out = JJ1_true_regB[8];
L1_b[8] = DFFE(L1_b[8]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L257 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10119 at LC2_7_J2
--operation mode is arithmetic

L1L257 = L1_subtract $ L1_b[7] $ L1L262;

--L1L258 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10121 at LC2_7_J2
--operation mode is arithmetic

L1L258 = CARRY(L1_subtract $ !L1_b[7] # !L1L262);


--L1_q[40] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[40] at LC10_1_J2
--operation mode is normal

L1_q[40]_lut_out = L1L259 & (BH1_is_neutrino_3 # BH1_is_cancelled_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[40] = DFFE(L1_q[40]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L259 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10123 at LC1_6_J2
--operation mode is arithmetic

L1L259 = L1_q[39] $ L1L257 $ L1L264;

--L1L260 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10125 at LC1_6_J2
--operation mode is arithmetic

L1L260 = CARRY(L1_q[39] & !L1L257 & !L1L264 # !L1_q[39] & (!L1L264 # !L1L257));


--L1_b[7] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[7] at LC10_13_J1
--operation mode is normal

L1_b[7]_lut_out = JJ1_true_regB[7];
L1_b[7] = DFFE(L1_b[7]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L261 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10127 at LC1_7_J2
--operation mode is arithmetic

L1L261 = L1_subtract $ L1_b[6] $ !L1L266;

--L1L262 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10129 at LC1_7_J2
--operation mode is arithmetic

L1L262 = CARRY(!L1L266 & (L1_subtract $ L1_b[6]));


--L1_q[39] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[39] at LC6_12_J2
--operation mode is normal

L1_q[39]_lut_out = L1L263 & (BH1_is_neutrino_3 # BH1_is_cancelled_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[39] = DFFE(L1_q[39]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L263 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10131 at LC10_4_J2
--operation mode is arithmetic

L1L263 = L1L261 $ L1_q[38] $ !L1L268;

--L1L264 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10133 at LC10_4_J2
--operation mode is arithmetic

L1L264 = CARRY(L1L261 & (L1_q[38] # !L1L268) # !L1L261 & L1_q[38] & !L1L268);


--L1_b[6] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[6] at LC3_13_J2
--operation mode is normal

L1_b[6]_lut_out = JJ1_true_regB[6];
L1_b[6] = DFFE(L1_b[6]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L265 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10135 at LC10_5_J2
--operation mode is arithmetic

L1L265 = L1_subtract $ L1_b[5] $ L1L270;

--L1L266 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10137 at LC10_5_J2
--operation mode is arithmetic

L1L266 = CARRY(L1_subtract $ !L1_b[5] # !L1L270);


--L1_q[38] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[38] at LC1_4_J2
--operation mode is normal

L1_q[38]_lut_out = L1L267 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[38] = DFFE(L1_q[38]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L267 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10139 at LC9_4_J2
--operation mode is arithmetic

L1L267 = L1_q[37] $ L1L265 $ L1L272;

--L1L268 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10141 at LC9_4_J2
--operation mode is arithmetic

L1L268 = CARRY(L1_q[37] & !L1L265 & !L1L272 # !L1_q[37] & (!L1L272 # !L1L265));


--L1_b[5] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[5] at LC1_15_X1
--operation mode is normal

L1_b[5]_lut_out = JJ1_true_regB[5];
L1_b[5] = DFFE(L1_b[5]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L269 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10143 at LC9_5_J2
--operation mode is arithmetic

L1L269 = L1_subtract $ L1_b[4] $ !L1L274;

--L1L270 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10145 at LC9_5_J2
--operation mode is arithmetic

L1L270 = CARRY(!L1L274 & (L1_subtract $ L1_b[4]));


--L1_q[37] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[37] at LC2_4_J2
--operation mode is normal

L1_q[37]_lut_out = L1L271 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[37] = DFFE(L1_q[37]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L271 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10147 at LC8_4_J2
--operation mode is arithmetic

L1L271 = L1_q[36] $ L1L269 $ !L1L276;

--L1L272 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10149 at LC8_4_J2
--operation mode is arithmetic

L1L272 = CARRY(L1_q[36] & (L1L269 # !L1L276) # !L1_q[36] & L1L269 & !L1L276);


--L1_b[4] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[4] at LC2_5_J2
--operation mode is normal

L1_b[4]_lut_out = JJ1_true_regB[4];
L1_b[4] = DFFE(L1_b[4]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L273 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10151 at LC8_5_J2
--operation mode is arithmetic

L1L273 = L1_subtract $ L1_b[3] $ L1L278;

--L1L274 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10153 at LC8_5_J2
--operation mode is arithmetic

L1L274 = CARRY(L1_subtract $ !L1_b[3] # !L1L278);


--L1_q[36] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[36] at LC10_14_J2
--operation mode is normal

L1_q[36]_lut_out = L1L275 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[36] = DFFE(L1_q[36]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L275 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10155 at LC7_4_J2
--operation mode is arithmetic

L1L275 = L1_q[35] $ L1L273 $ L1L280;

--L1L276 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10157 at LC7_4_J2
--operation mode is arithmetic

L1L276 = CARRY(L1_q[35] & !L1L273 & !L1L280 # !L1_q[35] & (!L1L280 # !L1L273));


--L1_b[3] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[3] at LC1_5_J2
--operation mode is normal

L1_b[3]_lut_out = JJ1_true_regB[3];
L1_b[3] = DFFE(L1_b[3]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L277 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10159 at LC7_5_J2
--operation mode is arithmetic

L1L277 = L1_subtract $ L1_b[2] $ !L1L282;

--L1L278 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10161 at LC7_5_J2
--operation mode is arithmetic

L1L278 = CARRY(!L1L282 & (L1_subtract $ L1_b[2]));


--L1_q[35] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[35] at LC1_14_J2
--operation mode is normal

L1_q[35]_lut_out = L1L279 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[35] = DFFE(L1_q[35]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L279 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10163 at LC6_4_J2
--operation mode is arithmetic

L1L279 = L1_q[34] $ L1L277 $ !L1L284;

--L1L280 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10165 at LC6_4_J2
--operation mode is arithmetic

L1L280 = CARRY(L1_q[34] & (L1L277 # !L1L284) # !L1_q[34] & L1L277 & !L1L284);


--L1_b[2] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[2] at LC3_5_J2
--operation mode is normal

L1_b[2]_lut_out = JJ1_true_regB[2];
L1_b[2] = DFFE(L1_b[2]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L281 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10167 at LC6_5_J2
--operation mode is arithmetic

L1L281 = L1_subtract $ L1_b[1] $ L1L286;

--L1L282 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10169 at LC6_5_J2
--operation mode is arithmetic

L1L282 = CARRY(L1_subtract $ !L1_b[1] # !L1L286);


--L1_q[34] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[34] at LC8_14_J2
--operation mode is normal

L1_q[34]_lut_out = L1L283 & (BH1_is_neutrino_3 # BH1_is_cancelled_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[34] = DFFE(L1_q[34]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L283 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10171 at LC5_4_J2
--operation mode is arithmetic

L1L283 = L1_q[33] $ L1L281 $ L1L288;

--L1L284 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10173 at LC5_4_J2
--operation mode is arithmetic

L1L284 = CARRY(L1_q[33] & !L1L281 & !L1L288 # !L1_q[33] & (!L1L288 # !L1L281));


--L1_b[1] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[1] at LC4_5_J2
--operation mode is normal

L1_b[1]_lut_out = JJ1_true_regB[1];
L1_b[1] = DFFE(L1_b[1]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L285 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10175 at LC5_5_J2
--operation mode is arithmetic

L1L285 = L1_subtract $ L1L289;

--L1L286 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10177 at LC5_5_J2
--operation mode is arithmetic

L1L286 = CARRY(L1_subtract & L1L289);


--L1_q[33] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[33] at LC3_4_J2
--operation mode is normal

L1_q[33]_lut_out = L1L287 & (BH1_is_cancelled_3 # BH1_is_neutrino_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[33] = DFFE(L1_q[33]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--L1L287 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10179 at LC4_4_J2
--operation mode is arithmetic

L1L287 = L1_q[32] $ L1L285;

--L1L288 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10181 at LC4_4_J2
--operation mode is arithmetic

L1L288 = CARRY(L1_q[32] & L1L285);


--L1_b[0] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[0] at LC5_16_J2
--operation mode is normal

L1_b[0]_lut_out = JJ1_true_regB[0];
L1_b[0] = DFFE(L1_b[0]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , L1L290);


--L1L289 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10183 at LC8_15_J2
--operation mode is normal

L1L289 = L1_subtract $ L1_b[0];


--L1_q[32] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[32] at LC6_14_J2
--operation mode is normal

L1_q[32]_lut_out = L1_q[31] & (BH1_is_neutrino_3 # BH1_is_cancelled_3 # !JH1_p3_unqualified_custom_instruction_start_0);
L1_q[32] = DFFE(L1_q[32]_lut_out, GLOBAL(clk), GLOBAL(H1_data_out), , GH1L8);


--CB1L19 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter_next_value[1]~290 at LC5_11_L1
--operation mode is normal

CB1L19 = (CB1L27 # !CB1_ad_setup_ram_s1_arb_addend[1] & CB1L79 # !CB1L2) & CASCADE(CB1L20);


--XH1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value~1718 at LC10_4_T1
--operation mode is normal

XH1L25 = RH1_d1_instruction_fifo_out[13] & !RH1_d1_instruction_fifo_out[11] & !RH1_d1_instruction_fifo_out[10] & XH1L23;


--XH1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value~1679 at LC8_4_T1
--operation mode is normal

XH1L23 = !RH1_d1_instruction_fifo_out[14] & (!RH1_d1_instruction_fifo_out[12] & !RH1_d1_instruction_fifo_out[15]);


--FF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value[0]~932 at LC4_13_G2
--operation mode is normal

FF1L2 = ZE1_d1_instruction_fifo_out[7] & (ZE1_d1_instruction_fifo_out[5] $ (ZE1_d1_instruction_fifo_out[6] # ZE1_d1_instruction_fifo_out[9]));


--FF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value[0]~933 at LC1_13_G2
--operation mode is normal

FF1L3 = !ZE1_d1_instruction_fifo_out[7] & !ZE1_d1_instruction_fifo_out[5] & ZE1_d1_instruction_fifo_out[6] & ZE1_d1_instruction_fifo_out[9];


--FF1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value[0]~939 at LC10_12_G2
--operation mode is normal

FF1L8 = ZE1_d1_instruction_fifo_out[8] & FF1L3 # !ZE1_d1_instruction_fifo_out[8] & (FF1L2);


--DJ1L75 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[3]~688 at LC7_7_U1
--operation mode is normal

DJ1L75 = (AK12_regout # AK18_regout # !AK14_regout # !AK16_regout) & CASCADE(DJ1L76);


--DJ1L70 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[0]~689 at LC2_16_U1
--operation mode is normal

DJ1L70 = (AK12_regout # AK18_regout # AK16_regout # !AK14_regout) & CASCADE(DJ1L71);


--DJ1L97 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[13]~690 at LC10_7_U1
--operation mode is normal

DJ1L97 = (AK12_regout # AK18_regout # !AK14_regout # !AK16_regout) & CASCADE(DJ1L98);


--DJ1L89 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[9]~692 at LC8_5_U1
--operation mode is normal

DJ1L89 = (AK12_regout # AK18_regout # AK16_regout # !AK14_regout) & CASCADE(DJ1L90);


--DJ1L86 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[8]~693 at LC3_14_U1
--operation mode is normal

DJ1L86 = (AK16_regout # AK12_regout # AK18_regout # !AK14_regout) & CASCADE(DJ1L87);


--C1L24 is div_by_5:inst5|DIVIDED_X4~215 at LC4_3_P2
--operation mode is normal

C1L24 = (C1_DIVCNT[2] $ FB1_data_out[2] $ (FB1_data_out[1] # FB1_data_out[0])) & CASCADE(C1L25);


--FE20L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~194 at LC2_8_B2
--operation mode is normal

FE20L13 = FE20_cout[1];


--FE11L42 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~542 at LC2_3_E2
--operation mode is normal

FE11L42 = FE11_cout[0];


--FE17L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~193 at LC6_3_A2
--operation mode is normal

FE17L13 = FE17_cout[1];


--FE8L40 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~545 at LC4_9_A2
--operation mode is normal

FE8L40 = FE8_cout[0];


--CE2L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[3]~153 at LC9_15_K1
--operation mode is normal

CE2L17 = FE2_cout[0];


--FE5L42 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~514 at LC4_3_A2
--operation mode is normal

FE5L42 = FE5_cout[0];


--A1L141 is inst7~5 at LC10_13_O2
--operation mode is normal

A1L141 = !inst36 & (A1L141 # QC1_data_out[1]);


--KE5L30 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|segment[0][11]~19 at LC4_15_G2
--operation mode is normal

KE5L30 = !CG1L5;


--KE5L31 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|segment[0][11]~20 at LC3_1_G2
--operation mode is normal

KE5L31 = !CG1L8;


--KE5L32 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|segment[0][11]~21 at LC5_16_G2
--operation mode is normal

KE5L32 = !CG1L11;


--KJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_0|the_apex20k_lcell~0 at LC4_9_S1
--operation mode is arithmetic

KJ1L4 = CARRY(JH1_p3_force_carryin);


--TF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_0|the_apex20k_lcell~0 at LC2_1_K2
--operation mode is arithmetic

TF1L4 = CARRY(QF1_carry_chain[0]);


--~GND is ~GND at LC9_16_Y1
--operation mode is normal

~GND = GND;


--enet0_IRQ is enet0_IRQ at PIN_M17
--operation mode is input

enet0_IRQ = INPUT();


--enet1_IRQ is enet1_IRQ at PIN_J5
--operation mode is input

enet1_IRQ = INPUT();


--RESET_SWITCH_out is RESET_SWITCH_out at PIN_F12
--operation mode is input

RESET_SWITCH_out = INPUT();


--clk is clk at PIN_L6
--operation mode is input

clk = INPUT();


--ch_a2_in is ch_a2_in at PIN_Y6
--operation mode is input

ch_a2_in = INPUT();


--ch_b2_in is ch_b2_in at PIN_Y12
--operation mode is input

ch_b2_in = INPUT();


--ch3A_aux_input_302 is ch3A_aux_input_302 at PIN_J20
--operation mode is input

ch3A_aux_input_302 = INPUT();


--ch3B_aux_input_303 is ch3B_aux_input_303 at PIN_J22
--operation mode is input

ch3B_aux_input_303 = INPUT();


--ch4A_aux_input_304 is ch4A_aux_input_304 at PIN_J4
--operation mode is input

ch4A_aux_input_304 = INPUT();


--ch4B_aux_input_305 is ch4B_aux_input_305 at PIN_J21
--operation mode is input

ch4B_aux_input_305 = INPUT();


--ch_a1_in is ch_a1_in at PIN_Y11
--operation mode is input

ch_a1_in = INPUT();


--ch_b1_in is ch_b1_in at PIN_Y13
--operation mode is input

ch_b1_in = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[11] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[11] at PIN_Y10
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[11] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[2] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[2] at PIN_Y8
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[2] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[0] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[0] at PIN_Y9
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[0] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[1] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[1] at PIN_T9
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[1] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[3] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[3] at PIN_W9
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[3] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[4] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[4] at PIN_V9
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[4] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[5] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[5] at PIN_U9
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[5] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[10] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[10] at PIN_U12
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[10] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[9] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[9] at PIN_P11
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[9] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[8] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[8] at PIN_V10
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[8] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[6] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[6] at PIN_T10
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[6] = INPUT();


--DB9_CONNECTOR_rxd_uart2 is DB9_CONNECTOR_rxd_uart2 at PIN_F14
--operation mode is input

DB9_CONNECTOR_rxd_uart2 = INPUT();


--DB9_CONNECTOR_rxd is DB9_CONNECTOR_rxd at PIN_W8
--operation mode is input

DB9_CONNECTOR_rxd = INPUT();


--MISO_adc_spi is MISO_adc_spi at PIN_B12
--operation mode is input

MISO_adc_spi = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[7] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[7] at PIN_U10
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[7] = INPUT();


--master_enbl_input_301 is master_enbl_input_301 at PIN_Y4
--operation mode is input

master_enbl_input_301 = INPUT();


--cycle_start_input_300 is cycle_start_input_300 at PIN_V16
--operation mode is input

cycle_start_input_300 = INPUT();


--MISO_dac_spi is MISO_dac_spi at PIN_AB17
--operation mode is input

MISO_dac_spi = INPUT();


--wr_mon_digital_outputs is wr_mon_digital_outputs at PIN_T2
--operation mode is output

wr_mon_digital_outputs = OUTPUT(XC1_data_out[1]);


--wr_cont_digital_outputs is wr_cont_digital_outputs at PIN_U4
--operation mode is output

wr_cont_digital_outputs = OUTPUT(XC1_data_out[3]);


--rd_n_mon_digital_inputs is rd_n_mon_digital_inputs at PIN_T3
--operation mode is output

rd_n_mon_digital_inputs = OUTPUT(!XC1_data_out[0]);


--rd_n_cont_digital_inputs is rd_n_cont_digital_inputs at PIN_U19
--operation mode is output

rd_n_cont_digital_inputs = OUTPUT(!XC1_data_out[2]);


--MOSI_adc_spi is MOSI_adc_spi at PIN_A21
--operation mode is output

MOSI_adc_spi = OUTPUT(DB1_shift_reg[15]);


--SCLK_adc_spi is SCLK_adc_spi at PIN_B9
--operation mode is output

SCLK_adc_spi = OUTPUT(!DB1_SCLK_reg);


--SSn_adc_spi is SSn_adc_spi at PIN_A20
--operation mode is output

SSn_adc_spi = OUTPUT(DB1L42);


--DC1_chipselect_to_the_SRAM1 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|chipselect_to_the_SRAM1 at PIN_E2
--operation mode is output
--register power-up is high

DC1_chipselect_to_the_SRAM1 = DFFE(!DC1L49, GLOBAL(clk), , H1_data_out, );

--SRAM_Hi_cs_n is SRAM_Hi_cs_n at PIN_E2
--operation mode is output
--register power-up is high

SRAM_Hi_cs_n = OUTPUT(DC1_chipselect_to_the_SRAM1);


--SRAM_Lo_cs_n is SRAM_Lo_cs_n at PIN_E4
--operation mode is output

SRAM_Lo_cs_n = OUTPUT(DC1_chipselect_to_the_SRAM1);


--enet_RST is enet_RST at PIN_K5
--operation mode is output

enet_RST = OUTPUT(!RESET_SWITCH_out);


--enet_AEn is enet_AEn at PIN_N6
--operation mode is output

enet_AEn = OUTPUT(GND);


--enet_SBHE_n is enet_SBHE_n at PIN_R21
--operation mode is output

enet_SBHE_n = OUTPUT(GND);


--enet1_IO_RDn is enet1_IO_RDn at PIN_R4
--operation mode is output

enet1_IO_RDn = OUTPUT(VCC);


--enet1_IO_WRn is enet1_IO_WRn at PIN_V6
--operation mode is output

enet1_IO_WRn = OUTPUT(VCC);


--SRAM_Lo_oe_n is SRAM_Lo_oe_n at PIN_A2
--operation mode is output
--register power-up is high

SRAM_Lo_oe_n_tri_input = DFFE(!DC1L194, GLOBAL(clk), , H1_data_out, );
SRAM_Lo_oe_n = OUTPUT(SRAM_Lo_oe_n_tri_input);


--SRAM_Lo_we_n is SRAM_Lo_we_n at PIN_E6
--operation mode is output
--register power-up is high

SRAM_Lo_we_n_tri_input = DFFE(!DC1L247, GLOBAL(clk), , H1_data_out, );
SRAM_Lo_we_n = OUTPUT(SRAM_Lo_we_n_tri_input);


--FLASH_we_n is FLASH_we_n at PIN_H13
--operation mode is output
--register power-up is high

FLASH_we_n_tri_input = DFFE(!DC1L249, GLOBAL(clk), , H1_data_out, );
FLASH_we_n = OUTPUT(FLASH_we_n_tri_input);


--FLASH_ce_n is FLASH_ce_n at PIN_E1
--operation mode is output
--register power-up is high

FLASH_ce_n_tri_input = DFFE(!DC1L245, GLOBAL(clk), , H1_data_out, );
FLASH_ce_n = OUTPUT(FLASH_ce_n_tri_input);


--MOSI_dac_spi is MOSI_dac_spi at PIN_Y5
--operation mode is output

MOSI_dac_spi = OUTPUT(VB1_shift_reg[15]);


--SCLK_dac_spi is SCLK_dac_spi at PIN_Y3
--operation mode is output

SCLK_dac_spi = OUTPUT(VB1_SCLK_reg);


--lvdt_sample1 is lvdt_sample1 at PIN_J17
--operation mode is output

lvdt_sample1 = OUTPUT(F1_inst8);


--lvdt_sample2 is lvdt_sample2 at PIN_G14
--operation mode is output

lvdt_sample2 = OUTPUT(F1_inst12);


--enet0_IO_RDn is enet0_IO_RDn at PIN_J3
--operation mode is output
--register power-up is high

enet0_IO_RDn_tri_input = DFFE(!SC1L24, GLOBAL(clk), , H1_data_out, );
enet0_IO_RDn = OUTPUT(enet0_IO_RDn_tri_input);


--enet0_IO_WRn is enet0_IO_WRn at PIN_K18
--operation mode is output
--register power-up is high

enet0_IO_WRn_tri_input = DFFE(!SC1L26, GLOBAL(clk), , H1_data_out, );
enet0_IO_WRn = OUTPUT(enet0_IO_WRn_tri_input);


--digital_pots_SCLK is digital_pots_SCLK at PIN_Y2
--operation mode is output

digital_pots_SCLK = OUTPUT(FD1_data_out[0]);


--digital_pots_MOSI is digital_pots_MOSI at PIN_G4
--operation mode is output

digital_pots_MOSI = OUTPUT(FD1_data_out[1]);


--digital_pots_ssn is digital_pots_ssn at PIN_J16
--operation mode is output

digital_pots_ssn = OUTPUT(FD1_data_out[2]);


--open_valve_loop1 is open_valve_loop1 at PIN_G6
--operation mode is output

open_valve_loop1 = OUTPUT(FD1_data_out[3]);


--open_valve_loop2 is open_valve_loop2 at PIN_G5
--operation mode is output

open_valve_loop2 = OUTPUT(FD1_data_out[4]);


--cntl_ana_addr0 is cntl_ana_addr0 at PIN_U15
--operation mode is output

cntl_ana_addr0 = OUTPUT(HD1_data_out[0]);


--cntl_ana_addr1 is cntl_ana_addr1 at PIN_V2
--operation mode is output

cntl_ana_addr1 = OUTPUT(HD1_data_out[1]);


--cntl_ana_addr2 is cntl_ana_addr2 at PIN_V14
--operation mode is output

cntl_ana_addr2 = OUTPUT(HD1_data_out[2]);


--sel_cntl_ana_channels is sel_cntl_ana_channels at PIN_R12
--operation mode is output

sel_cntl_ana_channels = OUTPUT(HD1_data_out[3]);


--DB9_CONNECTOR_txd is DB9_CONNECTOR_txd at PIN_D15
--operation mode is output

DB9_CONNECTOR_txd = OUTPUT(!GK1_txd);


--DB9_CONNECTOR_txd_uart2 is DB9_CONNECTOR_txd_uart2 at PIN_F13
--operation mode is output

DB9_CONNECTOR_txd_uart2 = OUTPUT(!LK1_txd);


--APEX_reload is APEX_reload at PIN_C19
--operation mode is output

APEX_reload = OUTPUT(!DD1_data_out);


--lvdt_pwm_out is lvdt_pwm_out at PIN_V15
--operation mode is output

lvdt_pwm_out = OUTPUT(TK1_q);


--dis_feedback2 is dis_feedback2 at PIN_G3
--operation mode is output

dis_feedback2 = OUTPUT(FD1_data_out[5]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[15] is DISPLAY_tens_digit-DISPLAY_ones_digit[15] at PIN_D18
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[15] = OUTPUT(KD1_data_out[15]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[14] is DISPLAY_tens_digit-DISPLAY_ones_digit[14] at PIN_R11
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[14] = OUTPUT(KD1_data_out[14]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[13] is DISPLAY_tens_digit-DISPLAY_ones_digit[13] at PIN_U11
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[13] = OUTPUT(KD1_data_out[13]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[12] is DISPLAY_tens_digit-DISPLAY_ones_digit[12] at PIN_Y7
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[12] = OUTPUT(KD1_data_out[12]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[11] is DISPLAY_tens_digit-DISPLAY_ones_digit[11] at PIN_V8
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[11] = OUTPUT(KD1_data_out[11]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[10] is DISPLAY_tens_digit-DISPLAY_ones_digit[10] at PIN_Y17
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[10] = OUTPUT(KD1_data_out[10]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[9] is DISPLAY_tens_digit-DISPLAY_ones_digit[9] at PIN_V18
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[9] = OUTPUT(KD1_data_out[9]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[8] is DISPLAY_tens_digit-DISPLAY_ones_digit[8] at PIN_V17
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[8] = OUTPUT(KD1_data_out[8]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[7] is DISPLAY_tens_digit-DISPLAY_ones_digit[7] at PIN_C18
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[7] = OUTPUT(KD1_data_out[7]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[6] is DISPLAY_tens_digit-DISPLAY_ones_digit[6] at PIN_R10
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[6] = OUTPUT(KD1_data_out[6]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[5] is DISPLAY_tens_digit-DISPLAY_ones_digit[5] at PIN_T11
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[5] = OUTPUT(KD1_data_out[5]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[4] is DISPLAY_tens_digit-DISPLAY_ones_digit[4] at PIN_U8
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[4] = OUTPUT(KD1_data_out[4]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[3] is DISPLAY_tens_digit-DISPLAY_ones_digit[3] at PIN_W18
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[3] = OUTPUT(KD1_data_out[3]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[2] is DISPLAY_tens_digit-DISPLAY_ones_digit[2] at PIN_Y18
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[2] = OUTPUT(KD1_data_out[2]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[1] is DISPLAY_tens_digit-DISPLAY_ones_digit[1] at PIN_U18
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[1] = OUTPUT(KD1_data_out[1]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[0] is DISPLAY_tens_digit-DISPLAY_ones_digit[0] at PIN_W17
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[0] = OUTPUT(KD1_data_out[0]);


--enet_Address[11] is enet_Address[11] at PIN_M20
--operation mode is output

enet_Address[11] = OUTPUT(GND);


--enet_Address[10] is enet_Address[10] at PIN_N20
--operation mode is output

enet_Address[10] = OUTPUT(GND);


--enet_Address[9] is enet_Address[9] at PIN_K20
--operation mode is output

enet_Address[9] = OUTPUT(VCC);


--enet_Address[8] is enet_Address[8] at PIN_P4
--operation mode is output

enet_Address[8] = OUTPUT(VCC);


--enet_Address[7] is enet_Address[7] at PIN_K4
--operation mode is output

enet_Address[7] = OUTPUT(GND);


--enet_Address[6] is enet_Address[6] at PIN_V11
--operation mode is output

enet_Address[6] = OUTPUT(GND);


--enet_Address[5] is enet_Address[5] at PIN_K22
--operation mode is output

enet_Address[5] = OUTPUT(GND);


--enet_Address[4] is enet_Address[4] at PIN_K19
--operation mode is output

enet_Address[4] = OUTPUT(GND);


--enet_Address[3] is enet_Address[3] at PIN_P22
--operation mode is output
--register power-up is low

enet_Address[3]_tri_input = DFFE(TJ1_dc_address[4], GLOBAL(clk), GLOBAL(H1_data_out), , );
enet_Address[3] = OUTPUT(enet_Address[3]_tri_input);


--enet_Address[2] is enet_Address[2] at PIN_N22
--operation mode is output
--register power-up is low

enet_Address[2]_tri_input = DFFE(TJ1_dc_address[3], GLOBAL(clk), GLOBAL(H1_data_out), , );
enet_Address[2] = OUTPUT(enet_Address[2]_tri_input);


--enet_Address[1] is enet_Address[1] at PIN_R22
--operation mode is output
--register power-up is low

enet_Address[1]_tri_input = DFFE(TJ1_dc_address[2], GLOBAL(clk), GLOBAL(H1_data_out), , );
enet_Address[1] = OUTPUT(enet_Address[1]_tri_input);


--enet_Address[0] is enet_Address[0] at PIN_K3
--operation mode is output

enet_Address[0] = OUTPUT(GND);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[19] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[19] at PIN_E3
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[19]_tri_input = DFFE(DC1L151, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[19] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[19]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[18] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[18] at PIN_B3
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[18]_tri_input = DFFE(DC1L149, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[18] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[18]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[17] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[17] at PIN_D1
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[17]_tri_input = DFFE(DC1L147, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[17] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[17]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[16] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[16] at PIN_C2
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[16]_tri_input = DFFE(DC1L145, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[16] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[16]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[15] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[15] at PIN_D2
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[15]_tri_input = DFFE(DC1L143, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[15] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[15]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[14] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[14] at PIN_D3
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[14]_tri_input = DFFE(DC1L141, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[14] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[14]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[13] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[13] at PIN_C1
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[13]_tri_input = DFFE(DC1L139, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[13] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[13]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[12] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[12] at PIN_C3
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[12]_tri_input = DFFE(DC1L137, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[12] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[12]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[11] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[11] at PIN_A4
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[11]_tri_input = DFFE(DC1L135, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[11] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[11]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[10] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[10] at PIN_A3
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[10]_tri_input = DFFE(DC1L133, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[10] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[10]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[9] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[9] at PIN_B4
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[9]_tri_input = DFFE(DC1L131, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[9] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[9]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[8] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[8] at PIN_B5
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[8]_tri_input = DFFE(DC1L129, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[8] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[8]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[7] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[7] at PIN_A5
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[7]_tri_input = DFFE(DC1L127, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[7] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[7]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[6] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[6] at PIN_A6
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[6]_tri_input = DFFE(DC1L125, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[6] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[6]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[5] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[5] at PIN_B6
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[5]_tri_input = DFFE(DC1L123, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[5] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[5]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[4] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[4] at PIN_B7
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[4]_tri_input = DFFE(DC1L121, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[4] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[4]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[3] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[3] at PIN_A7
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[3]_tri_input = DFFE(DC1L119, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[3] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[3]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[2] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[2] at PIN_B8
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[2]_tri_input = DFFE(DC1L117, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[2] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[2]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[1] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[1] at PIN_A8
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[1]_tri_input = DFFE(DC1L115, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[1] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[1]_tri_input);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[0] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[0] at PIN_G17
--operation mode is output
--register power-up is low

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[0]_tri_input = DFFE(DC1L113, GLOBAL(clk), GLOBAL(H1_data_out), , );
FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[0] = OUTPUT(FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[0]_tri_input);


--SRAM_Hi_be_n-SRAM_Lo_be_n[3] is SRAM_Hi_be_n-SRAM_Lo_be_n[3] at PIN_H5
--operation mode is output
--register power-up is high

SRAM_Hi_be_n-SRAM_Lo_be_n[3]_tri_input = DFFE(!DC1L47, GLOBAL(clk), , H1_data_out, );
SRAM_Hi_be_n-SRAM_Lo_be_n[3] = OUTPUT(SRAM_Hi_be_n-SRAM_Lo_be_n[3]_tri_input);


--SRAM_Hi_be_n-SRAM_Lo_be_n[2] is SRAM_Hi_be_n-SRAM_Lo_be_n[2] at PIN_F4
--operation mode is output
--register power-up is high

SRAM_Hi_be_n-SRAM_Lo_be_n[2]_tri_input = DFFE(!DC1L45, GLOBAL(clk), , H1_data_out, );
SRAM_Hi_be_n-SRAM_Lo_be_n[2] = OUTPUT(SRAM_Hi_be_n-SRAM_Lo_be_n[2]_tri_input);


--SRAM_Hi_be_n-SRAM_Lo_be_n[1] is SRAM_Hi_be_n-SRAM_Lo_be_n[1] at PIN_F2
--operation mode is output
--register power-up is high

SRAM_Hi_be_n-SRAM_Lo_be_n[1]_tri_input = DFFE(!DC1L43, GLOBAL(clk), , H1_data_out, );
SRAM_Hi_be_n-SRAM_Lo_be_n[1] = OUTPUT(SRAM_Hi_be_n-SRAM_Lo_be_n[1]_tri_input);


--SRAM_Hi_be_n-SRAM_Lo_be_n[0] is SRAM_Hi_be_n-SRAM_Lo_be_n[0] at PIN_F5
--operation mode is output
--register power-up is high

SRAM_Hi_be_n-SRAM_Lo_be_n[0]_tri_input = DFFE(!DC1L41, GLOBAL(clk), , H1_data_out, );
SRAM_Hi_be_n-SRAM_Lo_be_n[0] = OUTPUT(SRAM_Hi_be_n-SRAM_Lo_be_n[0]_tri_input);


--SSn_dac_spi[3] is SSn_dac_spi[3] at PIN_K21
--operation mode is output

SSn_dac_spi[3] = OUTPUT(VB1L44);


--SSn_dac_spi[2] is SSn_dac_spi[2] at PIN_P16
--operation mode is output

SSn_dac_spi[2] = OUTPUT(VB1L43);


--SSn_dac_spi[1] is SSn_dac_spi[1] at PIN_K6
--operation mode is output

SSn_dac_spi[1] = OUTPUT(VB1L42);


--SSn_dac_spi[0] is SSn_dac_spi[0] at PIN_P12
--operation mode is output

SSn_dac_spi[0] = OUTPUT(VB1L41);


--opto_data[15] is opto_data[15] at PIN_U2
--operation mode is bidir

opto_data[15] = opto_io_data[15];

--opto_io_data[15] is opto_io_data[15] at PIN_U2
--operation mode is bidir

opto_io_data[15]_tri_out = TRI(ZC1_data_out[15], ZC1_data_dir[15]);
opto_io_data[15] = BIDIR(opto_io_data[15]_tri_out);


--opto_data[14] is opto_data[14] at PIN_U1
--operation mode is bidir

opto_data[14] = opto_io_data[14];

--opto_io_data[14] is opto_io_data[14] at PIN_U1
--operation mode is bidir

opto_io_data[14]_tri_out = TRI(ZC1_data_out[14], ZC1_data_dir[14]);
opto_io_data[14] = BIDIR(opto_io_data[14]_tri_out);


--opto_data[13] is opto_data[13] at PIN_P17
--operation mode is bidir

opto_data[13] = opto_io_data[13];

--opto_io_data[13] is opto_io_data[13] at PIN_P17
--operation mode is bidir

opto_io_data[13]_tri_out = TRI(ZC1_data_out[13], ZC1_data_dir[13]);
opto_io_data[13] = BIDIR(opto_io_data[13]_tri_out);


--opto_data[12] is opto_data[12] at PIN_U21
--operation mode is bidir

opto_data[12] = opto_io_data[12];

--opto_io_data[12] is opto_io_data[12] at PIN_U21
--operation mode is bidir

opto_io_data[12]_tri_out = TRI(ZC1_data_out[12], ZC1_data_dir[12]);
opto_io_data[12] = BIDIR(opto_io_data[12]_tri_out);


--opto_data[11] is opto_data[11] at PIN_N15
--operation mode is bidir

opto_data[11] = opto_io_data[11];

--opto_io_data[11] is opto_io_data[11] at PIN_N15
--operation mode is bidir

opto_io_data[11]_tri_out = TRI(ZC1_data_out[11], ZC1_data_dir[11]);
opto_io_data[11] = BIDIR(opto_io_data[11]_tri_out);


--opto_data[10] is opto_data[10] at PIN_R18
--operation mode is bidir

opto_data[10] = opto_io_data[10];

--opto_io_data[10] is opto_io_data[10] at PIN_R18
--operation mode is bidir

opto_io_data[10]_tri_out = TRI(ZC1_data_out[10], ZC1_data_dir[10]);
opto_io_data[10] = BIDIR(opto_io_data[10]_tri_out);


--opto_data[9] is opto_data[9] at PIN_M15
--operation mode is bidir

opto_data[9] = opto_io_data[9];

--opto_io_data[9] is opto_io_data[9] at PIN_M15
--operation mode is bidir

opto_io_data[9]_tri_out = TRI(ZC1_data_out[9], ZC1_data_dir[9]);
opto_io_data[9] = BIDIR(opto_io_data[9]_tri_out);


--opto_data[8] is opto_data[8] at PIN_R19
--operation mode is bidir

opto_data[8] = opto_io_data[8];

--opto_io_data[8] is opto_io_data[8] at PIN_R19
--operation mode is bidir

opto_io_data[8]_tri_out = TRI(ZC1_data_out[8], ZC1_data_dir[8]);
opto_io_data[8] = BIDIR(opto_io_data[8]_tri_out);


--opto_data[7] is opto_data[7] at PIN_K2
--operation mode is bidir

opto_data[7] = opto_io_data[7];

--opto_io_data[7] is opto_io_data[7] at PIN_K2
--operation mode is bidir

opto_io_data[7]_tri_out = TRI(ZC1_data_out[7], ZC1_data_dir[7]);
opto_io_data[7] = BIDIR(opto_io_data[7]_tri_out);


--opto_data[6] is opto_data[6] at PIN_N3
--operation mode is bidir

opto_data[6] = opto_io_data[6];

--opto_io_data[6] is opto_io_data[6] at PIN_N3
--operation mode is bidir

opto_io_data[6]_tri_out = TRI(ZC1_data_out[6], ZC1_data_dir[6]);
opto_io_data[6] = BIDIR(opto_io_data[6]_tri_out);


--opto_data[5] is opto_data[5] at PIN_P3
--operation mode is bidir

opto_data[5] = opto_io_data[5];

--opto_io_data[5] is opto_io_data[5] at PIN_P3
--operation mode is bidir

opto_io_data[5]_tri_out = TRI(ZC1_data_out[5], ZC1_data_dir[5]);
opto_io_data[5] = BIDIR(opto_io_data[5]_tri_out);


--opto_data[4] is opto_data[4] at PIN_P1
--operation mode is bidir

opto_data[4] = opto_io_data[4];

--opto_io_data[4] is opto_io_data[4] at PIN_P1
--operation mode is bidir

opto_io_data[4]_tri_out = TRI(ZC1_data_out[4], ZC1_data_dir[4]);
opto_io_data[4] = BIDIR(opto_io_data[4]_tri_out);


--opto_data[3] is opto_data[3] at PIN_R3
--operation mode is bidir

opto_data[3] = opto_io_data[3];

--opto_io_data[3] is opto_io_data[3] at PIN_R3
--operation mode is bidir

opto_io_data[3]_tri_out = TRI(ZC1_data_out[3], ZC1_data_dir[3]);
opto_io_data[3] = BIDIR(opto_io_data[3]_tri_out);


--opto_data[2] is opto_data[2] at PIN_T21
--operation mode is bidir

opto_data[2] = opto_io_data[2];

--opto_io_data[2] is opto_io_data[2] at PIN_T21
--operation mode is bidir

opto_io_data[2]_tri_out = TRI(ZC1_data_out[2], ZC1_data_dir[2]);
opto_io_data[2] = BIDIR(opto_io_data[2]_tri_out);


--opto_data[1] is opto_data[1] at PIN_N17
--operation mode is bidir

opto_data[1] = opto_io_data[1];

--opto_io_data[1] is opto_io_data[1] at PIN_N17
--operation mode is bidir

opto_io_data[1]_tri_out = TRI(ZC1_data_out[1], ZC1_data_dir[1]);
opto_io_data[1] = BIDIR(opto_io_data[1]_tri_out);


--opto_data[0] is opto_data[0] at PIN_L14
--operation mode is bidir

opto_data[0] = opto_io_data[0];

--opto_io_data[0] is opto_io_data[0] at PIN_L14
--operation mode is bidir

opto_io_data[0]_tri_out = TRI(ZC1_data_out[0], ZC1_data_dir[0]);
opto_io_data[0] = BIDIR(opto_io_data[0]_tri_out);


--DC1_incoming_ext_ram_bus_data[31] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[31] at PIN_B10
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[31] = SRAM_Hi_data-SRAM_Lo_data[31];

--SRAM_Hi_data-SRAM_Lo_data[31] is SRAM_Hi_data-SRAM_Lo_data[31] at PIN_B10
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[31]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[31], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[31] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[31]_tri_out);


--DC1_incoming_ext_ram_bus_data[30] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[30] at PIN_B11
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[30] = SRAM_Hi_data-SRAM_Lo_data[30];

--SRAM_Hi_data-SRAM_Lo_data[30] is SRAM_Hi_data-SRAM_Lo_data[30] at PIN_B11
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[30]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[30], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[30] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[30]_tri_out);


--DC1_incoming_ext_ram_bus_data[29] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[29] at PIN_F11
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[29] = SRAM_Hi_data-SRAM_Lo_data[29];

--SRAM_Hi_data-SRAM_Lo_data[29] is SRAM_Hi_data-SRAM_Lo_data[29] at PIN_F11
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[29]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[29], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[29] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[29]_tri_out);


--DC1_incoming_ext_ram_bus_data[28] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[28] at PIN_G13
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[28] = SRAM_Hi_data-SRAM_Lo_data[28];

--SRAM_Hi_data-SRAM_Lo_data[28] is SRAM_Hi_data-SRAM_Lo_data[28] at PIN_G13
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[28]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[28], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[28] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[28]_tri_out);


--DC1_incoming_ext_ram_bus_data[27] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[27] at PIN_G12
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[27] = SRAM_Hi_data-SRAM_Lo_data[27];

--SRAM_Hi_data-SRAM_Lo_data[27] is SRAM_Hi_data-SRAM_Lo_data[27] at PIN_G12
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[27]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[27], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[27] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[27]_tri_out);


--DC1_incoming_ext_ram_bus_data[26] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[26] at PIN_D10
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[26] = SRAM_Hi_data-SRAM_Lo_data[26];

--SRAM_Hi_data-SRAM_Lo_data[26] is SRAM_Hi_data-SRAM_Lo_data[26] at PIN_D10
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[26]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[26], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[26] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[26]_tri_out);


--DC1_incoming_ext_ram_bus_data[25] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[25] at PIN_H12
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[25] = SRAM_Hi_data-SRAM_Lo_data[25];

--SRAM_Hi_data-SRAM_Lo_data[25] is SRAM_Hi_data-SRAM_Lo_data[25] at PIN_H12
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[25]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[25], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[25] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[25]_tri_out);


--DC1_incoming_ext_ram_bus_data[24] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[24] at PIN_C10
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[24] = SRAM_Hi_data-SRAM_Lo_data[24];

--SRAM_Hi_data-SRAM_Lo_data[24] is SRAM_Hi_data-SRAM_Lo_data[24] at PIN_C10
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[24]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[24], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[24] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[24]_tri_out);


--DC1_incoming_ext_ram_bus_data[23] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[23] at PIN_C9
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[23] = SRAM_Hi_data-SRAM_Lo_data[23];

--SRAM_Hi_data-SRAM_Lo_data[23] is SRAM_Hi_data-SRAM_Lo_data[23] at PIN_C9
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[23]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[23], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[23] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[23]_tri_out);


--DC1_incoming_ext_ram_bus_data[22] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[22] at PIN_G11
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[22] = SRAM_Hi_data-SRAM_Lo_data[22];

--SRAM_Hi_data-SRAM_Lo_data[22] is SRAM_Hi_data-SRAM_Lo_data[22] at PIN_G11
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[22]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[22], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[22] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[22]_tri_out);


--DC1_incoming_ext_ram_bus_data[21] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[21] at PIN_F10
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[21] = SRAM_Hi_data-SRAM_Lo_data[21];

--SRAM_Hi_data-SRAM_Lo_data[21] is SRAM_Hi_data-SRAM_Lo_data[21] at PIN_F10
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[21]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[21], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[21] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[21]_tri_out);


--DC1_incoming_ext_ram_bus_data[20] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[20] at PIN_C8
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[20] = SRAM_Hi_data-SRAM_Lo_data[20];

--SRAM_Hi_data-SRAM_Lo_data[20] is SRAM_Hi_data-SRAM_Lo_data[20] at PIN_C8
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[20]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[20], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[20] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[20]_tri_out);


--DC1_incoming_ext_ram_bus_data[19] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[19] at PIN_D9
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[19] = SRAM_Hi_data-SRAM_Lo_data[19];

--SRAM_Hi_data-SRAM_Lo_data[19] is SRAM_Hi_data-SRAM_Lo_data[19] at PIN_D9
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[19]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[19], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[19] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[19]_tri_out);


--DC1_incoming_ext_ram_bus_data[18] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[18] at PIN_E10
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[18] = SRAM_Hi_data-SRAM_Lo_data[18];

--SRAM_Hi_data-SRAM_Lo_data[18] is SRAM_Hi_data-SRAM_Lo_data[18] at PIN_E10
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[18]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[18], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[18] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[18]_tri_out);


--DC1_incoming_ext_ram_bus_data[17] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[17] at PIN_E9
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[17] = SRAM_Hi_data-SRAM_Lo_data[17];

--SRAM_Hi_data-SRAM_Lo_data[17] is SRAM_Hi_data-SRAM_Lo_data[17] at PIN_E9
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[17]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[17], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[17] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[17]_tri_out);


--DC1_incoming_ext_ram_bus_data[16] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[16] at PIN_C7
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[16] = SRAM_Hi_data-SRAM_Lo_data[16];

--SRAM_Hi_data-SRAM_Lo_data[16] is SRAM_Hi_data-SRAM_Lo_data[16] at PIN_C7
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[16]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[16], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[16] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[16]_tri_out);


--DC1_incoming_ext_ram_bus_data[15] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[15] at PIN_D7
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[15] = SRAM_Hi_data-SRAM_Lo_data[15];

--SRAM_Hi_data-SRAM_Lo_data[15] is SRAM_Hi_data-SRAM_Lo_data[15] at PIN_D7
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[15]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[15], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[15] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[15]_tri_out);


--DC1_incoming_ext_ram_bus_data[14] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[14] at PIN_H10
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[14] = SRAM_Hi_data-SRAM_Lo_data[14];

--SRAM_Hi_data-SRAM_Lo_data[14] is SRAM_Hi_data-SRAM_Lo_data[14] at PIN_H10
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[14]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[14], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[14] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[14]_tri_out);


--DC1_incoming_ext_ram_bus_data[13] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[13] at PIN_F9
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[13] = SRAM_Hi_data-SRAM_Lo_data[13];

--SRAM_Hi_data-SRAM_Lo_data[13] is SRAM_Hi_data-SRAM_Lo_data[13] at PIN_F9
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[13]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[13], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[13] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[13]_tri_out);


--DC1_incoming_ext_ram_bus_data[12] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[12] at PIN_C6
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[12] = SRAM_Hi_data-SRAM_Lo_data[12];

--SRAM_Hi_data-SRAM_Lo_data[12] is SRAM_Hi_data-SRAM_Lo_data[12] at PIN_C6
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[12]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[12], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[12] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[12]_tri_out);


--DC1_incoming_ext_ram_bus_data[11] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[11] at PIN_D6
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[11] = SRAM_Hi_data-SRAM_Lo_data[11];

--SRAM_Hi_data-SRAM_Lo_data[11] is SRAM_Hi_data-SRAM_Lo_data[11] at PIN_D6
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[11]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[11], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[11] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[11]_tri_out);


--DC1_incoming_ext_ram_bus_data[10] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[10] at PIN_C5
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[10] = SRAM_Hi_data-SRAM_Lo_data[10];

--SRAM_Hi_data-SRAM_Lo_data[10] is SRAM_Hi_data-SRAM_Lo_data[10] at PIN_C5
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[10]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[10], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[10] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[10]_tri_out);


--DC1_incoming_ext_ram_bus_data[9] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[9] at PIN_E8
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[9] = SRAM_Hi_data-SRAM_Lo_data[9];

--SRAM_Hi_data-SRAM_Lo_data[9] is SRAM_Hi_data-SRAM_Lo_data[9] at PIN_E8
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[9]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[9], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[9] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[9]_tri_out);


--DC1_incoming_ext_ram_bus_data[8] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[8] at PIN_F8
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[8] = SRAM_Hi_data-SRAM_Lo_data[8];

--SRAM_Hi_data-SRAM_Lo_data[8] is SRAM_Hi_data-SRAM_Lo_data[8] at PIN_F8
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[8]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[8], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[8] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[8]_tri_out);


--DC1_incoming_ext_ram_bus_data[7] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[7] at PIN_G9
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[7] = SRAM_Hi_data-SRAM_Lo_data[7];

--SRAM_Hi_data-SRAM_Lo_data[7] is SRAM_Hi_data-SRAM_Lo_data[7] at PIN_G9
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[7]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[7], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[7] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[7]_tri_out);


--DC1_incoming_ext_ram_bus_data[6] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[6] at PIN_D5
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[6] = SRAM_Hi_data-SRAM_Lo_data[6];

--SRAM_Hi_data-SRAM_Lo_data[6] is SRAM_Hi_data-SRAM_Lo_data[6] at PIN_D5
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[6]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[6], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[6] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[6]_tri_out);


--DC1_incoming_ext_ram_bus_data[5] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[5] at PIN_D4
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[5] = SRAM_Hi_data-SRAM_Lo_data[5];

--SRAM_Hi_data-SRAM_Lo_data[5] is SRAM_Hi_data-SRAM_Lo_data[5] at PIN_D4
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[5]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[5], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[5] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[5]_tri_out);


--DC1_incoming_ext_ram_bus_data[4] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[4] at PIN_E7
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[4] = SRAM_Hi_data-SRAM_Lo_data[4];

--SRAM_Hi_data-SRAM_Lo_data[4] is SRAM_Hi_data-SRAM_Lo_data[4] at PIN_E7
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[4]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[4], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[4] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[4]_tri_out);


--DC1_incoming_ext_ram_bus_data[3] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[3] at PIN_D8
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[3] = SRAM_Hi_data-SRAM_Lo_data[3];

--SRAM_Hi_data-SRAM_Lo_data[3] is SRAM_Hi_data-SRAM_Lo_data[3] at PIN_D8
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[3]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[3], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[3] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[3]_tri_out);


--DC1_incoming_ext_ram_bus_data[2] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[2] at PIN_G10
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[2] = SRAM_Hi_data-SRAM_Lo_data[2];

--SRAM_Hi_data-SRAM_Lo_data[2] is SRAM_Hi_data-SRAM_Lo_data[2] at PIN_G10
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[2]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[2], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[2] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[2]_tri_out);


--DC1_incoming_ext_ram_bus_data[1] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[1] at PIN_H11
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[1] = SRAM_Hi_data-SRAM_Lo_data[1];

--SRAM_Hi_data-SRAM_Lo_data[1] is SRAM_Hi_data-SRAM_Lo_data[1] at PIN_H11
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[1]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[1], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[1] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[1]_tri_out);


--DC1_incoming_ext_ram_bus_data[0] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[0] at PIN_C4
--operation mode is bidir

DC1_incoming_ext_ram_bus_data[0] = SRAM_Hi_data-SRAM_Lo_data[0];

--SRAM_Hi_data-SRAM_Lo_data[0] is SRAM_Hi_data-SRAM_Lo_data[0] at PIN_C4
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[0]_tri_out = TRI(DC1_d1_outgoing_ext_ram_bus_data[0], DC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[0] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[0]_tri_out);


--enet_D[15] is enet_D[15] at PIN_K15
--operation mode is bidir

enet_D[15] = enet_Data[15];

--enet_Data[15] is enet_Data[15] at PIN_K15
--operation mode is bidir

enet_Data[15]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[15], SC1_d1_in_a_write_cycle);
enet_Data[15] = BIDIR(enet_Data[15]_tri_out);


--enet_D[14] is enet_D[14] at PIN_P20
--operation mode is bidir

enet_D[14] = enet_Data[14];

--enet_Data[14] is enet_Data[14] at PIN_P20
--operation mode is bidir

enet_Data[14]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[14], SC1_d1_in_a_write_cycle);
enet_Data[14] = BIDIR(enet_Data[14]_tri_out);


--enet_D[13] is enet_D[13] at PIN_P21
--operation mode is bidir

enet_D[13] = enet_Data[13];

--enet_Data[13] is enet_Data[13] at PIN_P21
--operation mode is bidir

enet_Data[13]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[13], SC1_d1_in_a_write_cycle);
enet_Data[13] = BIDIR(enet_Data[13]_tri_out);


--enet_D[12] is enet_D[12] at PIN_K16
--operation mode is bidir

enet_D[12] = enet_Data[12];

--enet_Data[12] is enet_Data[12] at PIN_K16
--operation mode is bidir

enet_Data[12]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[12], SC1_d1_in_a_write_cycle);
enet_Data[12] = BIDIR(enet_Data[12]_tri_out);


--enet_D[11] is enet_D[11] at PIN_N21
--operation mode is bidir

enet_D[11] = enet_Data[11];

--enet_Data[11] is enet_Data[11] at PIN_N21
--operation mode is bidir

enet_Data[11]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[11], SC1_d1_in_a_write_cycle);
enet_Data[11] = BIDIR(enet_Data[11]_tri_out);


--enet_D[10] is enet_D[10] at PIN_L7
--operation mode is bidir

enet_D[10] = enet_Data[10];

--enet_Data[10] is enet_Data[10] at PIN_L7
--operation mode is bidir

enet_Data[10]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[10], SC1_d1_in_a_write_cycle);
enet_Data[10] = BIDIR(enet_Data[10]_tri_out);


--enet_D[9] is enet_D[9] at PIN_N5
--operation mode is bidir

enet_D[9] = enet_Data[9];

--enet_Data[9] is enet_Data[9] at PIN_N5
--operation mode is bidir

enet_Data[9]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[9], SC1_d1_in_a_write_cycle);
enet_Data[9] = BIDIR(enet_Data[9]_tri_out);


--enet_D[8] is enet_D[8] at PIN_V12
--operation mode is bidir

enet_D[8] = enet_Data[8];

--enet_Data[8] is enet_Data[8] at PIN_V12
--operation mode is bidir

enet_Data[8]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[8], SC1_d1_in_a_write_cycle);
enet_Data[8] = BIDIR(enet_Data[8]_tri_out);


--enet_D[7] is enet_D[7] at PIN_J1
--operation mode is bidir

enet_D[7] = enet_Data[7];

--enet_Data[7] is enet_Data[7] at PIN_J1
--operation mode is bidir

enet_Data[7]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[7], SC1_d1_in_a_write_cycle);
enet_Data[7] = BIDIR(enet_Data[7]_tri_out);


--enet_D[6] is enet_D[6] at PIN_M6
--operation mode is bidir

enet_D[6] = enet_Data[6];

--enet_Data[6] is enet_Data[6] at PIN_M6
--operation mode is bidir

enet_Data[6]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[6], SC1_d1_in_a_write_cycle);
enet_Data[6] = BIDIR(enet_Data[6]_tri_out);


--enet_D[5] is enet_D[5] at PIN_N18
--operation mode is bidir

enet_D[5] = enet_Data[5];

--enet_Data[5] is enet_Data[5] at PIN_N18
--operation mode is bidir

enet_Data[5]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[5], SC1_d1_in_a_write_cycle);
enet_Data[5] = BIDIR(enet_Data[5]_tri_out);


--enet_D[4] is enet_D[4] at PIN_L16
--operation mode is bidir

enet_D[4] = enet_Data[4];

--enet_Data[4] is enet_Data[4] at PIN_L16
--operation mode is bidir

enet_Data[4]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[4], SC1_d1_in_a_write_cycle);
enet_Data[4] = BIDIR(enet_Data[4]_tri_out);


--enet_D[3] is enet_D[3] at PIN_L17
--operation mode is bidir

enet_D[3] = enet_Data[3];

--enet_Data[3] is enet_Data[3] at PIN_L17
--operation mode is bidir

enet_Data[3]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[3], SC1_d1_in_a_write_cycle);
enet_Data[3] = BIDIR(enet_Data[3]_tri_out);


--enet_D[2] is enet_D[2] at PIN_N2
--operation mode is bidir

enet_D[2] = enet_Data[2];

--enet_Data[2] is enet_Data[2] at PIN_N2
--operation mode is bidir

enet_Data[2]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[2], SC1_d1_in_a_write_cycle);
enet_Data[2] = BIDIR(enet_Data[2]_tri_out);


--enet_D[1] is enet_D[1] at PIN_J2
--operation mode is bidir

enet_D[1] = enet_Data[1];

--enet_Data[1] is enet_Data[1] at PIN_J2
--operation mode is bidir

enet_Data[1]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[1], SC1_d1_in_a_write_cycle);
enet_Data[1] = BIDIR(enet_Data[1]_tri_out);


--enet_D[0] is enet_D[0] at PIN_M16
--operation mode is bidir

enet_D[0] = enet_Data[0];

--enet_Data[0] is enet_Data[0] at PIN_M16
--operation mode is bidir

enet_Data[0]_tri_out = TRI(SC1_d1_outgoing_nedk_card_bus_data[0], SC1_d1_in_a_write_cycle);
enet_Data[0] = BIDIR(enet_Data[0]_tri_out);


--watchdog_fault_n is watchdog_fault_n at PIN_Y14
--operation mode is bidir

watchdog_fault_n_open_drain_out = OPNDRN(!A1L142);
watchdog_fault_n = BIDIR(watchdog_fault_n_open_drain_out);


--watchdog_OK_n is watchdog_OK_n at PIN_Y15
--operation mode is bidir

watchdog_OK_n_open_drain_out = OPNDRN(A1L142);
watchdog_OK_n = BIDIR(watchdog_OK_n_open_drain_out);


--watchdog_relay_n is watchdog_relay_n at PIN_Y16
--operation mode is bidir

watchdog_relay_n_open_drain_out = OPNDRN(A1L142);
watchdog_relay_n = BIDIR(watchdog_relay_n_open_drain_out);


--ch_a1_LED is ch_a1_LED at PIN_U14
--operation mode is bidir

ch_a1_LED_open_drain_out = OPNDRN(!D1_TMPAA);
ch_a1_LED = BIDIR(ch_a1_LED_open_drain_out);


--ch_b1_LED is ch_b1_LED at PIN_U16
--operation mode is bidir

ch_b1_LED_open_drain_out = OPNDRN(!D1_TMPBB);
ch_b1_LED = BIDIR(ch_b1_LED_open_drain_out);


--ch_a2_LED is ch_a2_LED at PIN_V1
--operation mode is bidir

ch_a2_LED_open_drain_out = OPNDRN(!FL2_TMPAA);
ch_a2_LED = BIDIR(ch_a2_LED_open_drain_out);


--ch_b2_LED is ch_b2_LED at PIN_V3
--operation mode is bidir

ch_b2_LED_open_drain_out = OPNDRN(!FL2_TMPBB);
ch_b2_LED = BIDIR(ch_b2_LED_open_drain_out);


--ch_a3_LED is ch_a3_LED at PIN_AB5
--operation mode is bidir

ch_a3_LED_open_drain_out = OPNDRN(!FL1_TMPAA);
ch_a3_LED = BIDIR(ch_a3_LED_open_drain_out);


--ch_b3_LED is ch_b3_LED at PIN_AB6
--operation mode is bidir

ch_b3_LED_open_drain_out = OPNDRN(!FL1_TMPBB);
ch_b3_LED = BIDIR(ch_b3_LED_open_drain_out);


--ch_a4_LED is ch_a4_LED at PIN_T18
--operation mode is bidir

ch_a4_LED_open_drain_out = OPNDRN(!FL3_TMPAA);
ch_a4_LED = BIDIR(ch_a4_LED_open_drain_out);


--ch_b4_LED is ch_b4_LED at PIN_T19
--operation mode is bidir

ch_b4_LED_open_drain_out = OPNDRN(!FL3_TMPBB);
ch_b4_LED = BIDIR(ch_b4_LED_open_drain_out);


--RK2L2 is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|$00023~GND at LC9_5_Q2
--operation mode is normal

RK2L2 = GND;


--A1L27 is dev_clr_n at PIN_N7
--operation mode is input

A1L27 = INPUT();


