#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1215db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1215f40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x12072d0 .functor NOT 1, L_0x1272a40, C4<0>, C4<0>, C4<0>;
L_0x1272820 .functor XOR 2, L_0x12726c0, L_0x1272780, C4<00>, C4<00>;
L_0x1272930 .functor XOR 2, L_0x1272820, L_0x1272890, C4<00>, C4<00>;
v0x126a380_0 .net *"_ivl_10", 1 0, L_0x1272890;  1 drivers
v0x126a480_0 .net *"_ivl_12", 1 0, L_0x1272930;  1 drivers
v0x126a560_0 .net *"_ivl_2", 1 0, L_0x126d6a0;  1 drivers
v0x126a620_0 .net *"_ivl_4", 1 0, L_0x12726c0;  1 drivers
v0x126a700_0 .net *"_ivl_6", 1 0, L_0x1272780;  1 drivers
v0x126a830_0 .net *"_ivl_8", 1 0, L_0x1272820;  1 drivers
v0x126a910_0 .net "a", 0 0, v0x1265040_0;  1 drivers
v0x126a9b0_0 .net "b", 0 0, v0x12650e0_0;  1 drivers
v0x126aa50_0 .net "c", 0 0, v0x1265180_0;  1 drivers
v0x126aaf0_0 .var "clk", 0 0;
v0x126ab90_0 .net "d", 0 0, v0x12652c0_0;  1 drivers
v0x126ac30_0 .net "out_pos_dut", 0 0, L_0x1272310;  1 drivers
v0x126acd0_0 .net "out_pos_ref", 0 0, L_0x126c200;  1 drivers
v0x126ad70_0 .net "out_sop_dut", 0 0, L_0x126f580;  1 drivers
v0x126ae10_0 .net "out_sop_ref", 0 0, L_0x123f7f0;  1 drivers
v0x126aeb0_0 .var/2u "stats1", 223 0;
v0x126af50_0 .var/2u "strobe", 0 0;
v0x126aff0_0 .net "tb_match", 0 0, L_0x1272a40;  1 drivers
v0x126b0c0_0 .net "tb_mismatch", 0 0, L_0x12072d0;  1 drivers
v0x126b160_0 .net "wavedrom_enable", 0 0, v0x1265590_0;  1 drivers
v0x126b230_0 .net "wavedrom_title", 511 0, v0x1265630_0;  1 drivers
L_0x126d6a0 .concat [ 1 1 0 0], L_0x126c200, L_0x123f7f0;
L_0x12726c0 .concat [ 1 1 0 0], L_0x126c200, L_0x123f7f0;
L_0x1272780 .concat [ 1 1 0 0], L_0x1272310, L_0x126f580;
L_0x1272890 .concat [ 1 1 0 0], L_0x126c200, L_0x123f7f0;
L_0x1272a40 .cmp/eeq 2, L_0x126d6a0, L_0x1272930;
S_0x12160d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1215f40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12076b0 .functor AND 1, v0x1265180_0, v0x12652c0_0, C4<1>, C4<1>;
L_0x1207a90 .functor NOT 1, v0x1265040_0, C4<0>, C4<0>, C4<0>;
L_0x1207e70 .functor NOT 1, v0x12650e0_0, C4<0>, C4<0>, C4<0>;
L_0x12080f0 .functor AND 1, L_0x1207a90, L_0x1207e70, C4<1>, C4<1>;
L_0x1220940 .functor AND 1, L_0x12080f0, v0x1265180_0, C4<1>, C4<1>;
L_0x123f7f0 .functor OR 1, L_0x12076b0, L_0x1220940, C4<0>, C4<0>;
L_0x126b680 .functor NOT 1, v0x12650e0_0, C4<0>, C4<0>, C4<0>;
L_0x126b6f0 .functor OR 1, L_0x126b680, v0x12652c0_0, C4<0>, C4<0>;
L_0x126b800 .functor AND 1, v0x1265180_0, L_0x126b6f0, C4<1>, C4<1>;
L_0x126b8c0 .functor NOT 1, v0x1265040_0, C4<0>, C4<0>, C4<0>;
L_0x126b990 .functor OR 1, L_0x126b8c0, v0x12650e0_0, C4<0>, C4<0>;
L_0x126ba00 .functor AND 1, L_0x126b800, L_0x126b990, C4<1>, C4<1>;
L_0x126bb80 .functor NOT 1, v0x12650e0_0, C4<0>, C4<0>, C4<0>;
L_0x126bbf0 .functor OR 1, L_0x126bb80, v0x12652c0_0, C4<0>, C4<0>;
L_0x126bb10 .functor AND 1, v0x1265180_0, L_0x126bbf0, C4<1>, C4<1>;
L_0x126bd80 .functor NOT 1, v0x1265040_0, C4<0>, C4<0>, C4<0>;
L_0x126be80 .functor OR 1, L_0x126bd80, v0x12652c0_0, C4<0>, C4<0>;
L_0x126bf40 .functor AND 1, L_0x126bb10, L_0x126be80, C4<1>, C4<1>;
L_0x126c0f0 .functor XNOR 1, L_0x126ba00, L_0x126bf40, C4<0>, C4<0>;
v0x1206c00_0 .net *"_ivl_0", 0 0, L_0x12076b0;  1 drivers
v0x1207000_0 .net *"_ivl_12", 0 0, L_0x126b680;  1 drivers
v0x12073e0_0 .net *"_ivl_14", 0 0, L_0x126b6f0;  1 drivers
v0x12077c0_0 .net *"_ivl_16", 0 0, L_0x126b800;  1 drivers
v0x1207ba0_0 .net *"_ivl_18", 0 0, L_0x126b8c0;  1 drivers
v0x1207f80_0 .net *"_ivl_2", 0 0, L_0x1207a90;  1 drivers
v0x1208200_0 .net *"_ivl_20", 0 0, L_0x126b990;  1 drivers
v0x12635b0_0 .net *"_ivl_24", 0 0, L_0x126bb80;  1 drivers
v0x1263690_0 .net *"_ivl_26", 0 0, L_0x126bbf0;  1 drivers
v0x1263770_0 .net *"_ivl_28", 0 0, L_0x126bb10;  1 drivers
v0x1263850_0 .net *"_ivl_30", 0 0, L_0x126bd80;  1 drivers
v0x1263930_0 .net *"_ivl_32", 0 0, L_0x126be80;  1 drivers
v0x1263a10_0 .net *"_ivl_36", 0 0, L_0x126c0f0;  1 drivers
L_0x7f07e8105018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1263ad0_0 .net *"_ivl_38", 0 0, L_0x7f07e8105018;  1 drivers
v0x1263bb0_0 .net *"_ivl_4", 0 0, L_0x1207e70;  1 drivers
v0x1263c90_0 .net *"_ivl_6", 0 0, L_0x12080f0;  1 drivers
v0x1263d70_0 .net *"_ivl_8", 0 0, L_0x1220940;  1 drivers
v0x1263e50_0 .net "a", 0 0, v0x1265040_0;  alias, 1 drivers
v0x1263f10_0 .net "b", 0 0, v0x12650e0_0;  alias, 1 drivers
v0x1263fd0_0 .net "c", 0 0, v0x1265180_0;  alias, 1 drivers
v0x1264090_0 .net "d", 0 0, v0x12652c0_0;  alias, 1 drivers
v0x1264150_0 .net "out_pos", 0 0, L_0x126c200;  alias, 1 drivers
v0x1264210_0 .net "out_sop", 0 0, L_0x123f7f0;  alias, 1 drivers
v0x12642d0_0 .net "pos0", 0 0, L_0x126ba00;  1 drivers
v0x1264390_0 .net "pos1", 0 0, L_0x126bf40;  1 drivers
L_0x126c200 .functor MUXZ 1, L_0x7f07e8105018, L_0x126ba00, L_0x126c0f0, C4<>;
S_0x1264510 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1215f40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1265040_0 .var "a", 0 0;
v0x12650e0_0 .var "b", 0 0;
v0x1265180_0 .var "c", 0 0;
v0x1265220_0 .net "clk", 0 0, v0x126aaf0_0;  1 drivers
v0x12652c0_0 .var "d", 0 0;
v0x12653b0_0 .var/2u "fail", 0 0;
v0x1265450_0 .var/2u "fail1", 0 0;
v0x12654f0_0 .net "tb_match", 0 0, L_0x1272a40;  alias, 1 drivers
v0x1265590_0 .var "wavedrom_enable", 0 0;
v0x1265630_0 .var "wavedrom_title", 511 0;
E_0x1214720/0 .event negedge, v0x1265220_0;
E_0x1214720/1 .event posedge, v0x1265220_0;
E_0x1214720 .event/or E_0x1214720/0, E_0x1214720/1;
S_0x1264840 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1264510;
 .timescale -12 -12;
v0x1264a80_0 .var/2s "i", 31 0;
E_0x12145c0 .event posedge, v0x1265220_0;
S_0x1264b80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1264510;
 .timescale -12 -12;
v0x1264d80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1264e60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1264510;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1265810 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1215f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x126c3b0 .functor NOT 1, v0x12650e0_0, C4<0>, C4<0>, C4<0>;
L_0x126c550 .functor AND 1, v0x1265040_0, L_0x126c3b0, C4<1>, C4<1>;
L_0x126c630 .functor NOT 1, v0x1265180_0, C4<0>, C4<0>, C4<0>;
L_0x126c7b0 .functor AND 1, L_0x126c550, L_0x126c630, C4<1>, C4<1>;
L_0x126c8f0 .functor NOT 1, v0x12652c0_0, C4<0>, C4<0>, C4<0>;
L_0x126ca70 .functor AND 1, L_0x126c7b0, L_0x126c8f0, C4<1>, C4<1>;
L_0x126cbc0 .functor NOT 1, v0x1265040_0, C4<0>, C4<0>, C4<0>;
L_0x126cd40 .functor AND 1, L_0x126cbc0, v0x12650e0_0, C4<1>, C4<1>;
L_0x126ce50 .functor NOT 1, v0x1265180_0, C4<0>, C4<0>, C4<0>;
L_0x126cec0 .functor AND 1, L_0x126cd40, L_0x126ce50, C4<1>, C4<1>;
L_0x126d030 .functor NOT 1, v0x12652c0_0, C4<0>, C4<0>, C4<0>;
L_0x126d0a0 .functor AND 1, L_0x126cec0, L_0x126d030, C4<1>, C4<1>;
L_0x126d1d0 .functor OR 1, L_0x126ca70, L_0x126d0a0, C4<0>, C4<0>;
L_0x126d2e0 .functor NOT 1, v0x1265040_0, C4<0>, C4<0>, C4<0>;
L_0x126d160 .functor NOT 1, v0x12650e0_0, C4<0>, C4<0>, C4<0>;
L_0x126d3d0 .functor AND 1, L_0x126d2e0, L_0x126d160, C4<1>, C4<1>;
L_0x126d570 .functor AND 1, L_0x126d3d0, v0x1265180_0, C4<1>, C4<1>;
L_0x126d630 .functor NOT 1, v0x12652c0_0, C4<0>, C4<0>, C4<0>;
L_0x126d740 .functor AND 1, L_0x126d570, L_0x126d630, C4<1>, C4<1>;
L_0x126d850 .functor OR 1, L_0x126d1d0, L_0x126d740, C4<0>, C4<0>;
L_0x126da10 .functor NOT 1, v0x1265040_0, C4<0>, C4<0>, C4<0>;
L_0x126da80 .functor NOT 1, v0x12650e0_0, C4<0>, C4<0>, C4<0>;
L_0x126dbb0 .functor AND 1, L_0x126da10, L_0x126da80, C4<1>, C4<1>;
L_0x126dcc0 .functor NOT 1, v0x1265180_0, C4<0>, C4<0>, C4<0>;
L_0x126de00 .functor AND 1, L_0x126dbb0, L_0x126dcc0, C4<1>, C4<1>;
L_0x126df10 .functor AND 1, L_0x126de00, v0x12652c0_0, C4<1>, C4<1>;
L_0x126e0b0 .functor OR 1, L_0x126d850, L_0x126df10, C4<0>, C4<0>;
L_0x126e1c0 .functor NOT 1, v0x1265040_0, C4<0>, C4<0>, C4<0>;
L_0x126e320 .functor NOT 1, v0x12650e0_0, C4<0>, C4<0>, C4<0>;
L_0x126e390 .functor AND 1, L_0x126e1c0, L_0x126e320, C4<1>, C4<1>;
L_0x126e5a0 .functor NOT 1, v0x1265180_0, C4<0>, C4<0>, C4<0>;
L_0x126e610 .functor AND 1, L_0x126e390, L_0x126e5a0, C4<1>, C4<1>;
L_0x126e830 .functor NOT 1, v0x12652c0_0, C4<0>, C4<0>, C4<0>;
L_0x126e8a0 .functor AND 1, L_0x126e610, L_0x126e830, C4<1>, C4<1>;
L_0x126ead0 .functor OR 1, L_0x126e0b0, L_0x126e8a0, C4<0>, C4<0>;
L_0x126ebe0 .functor NOT 1, v0x1265040_0, C4<0>, C4<0>, C4<0>;
L_0x126ed80 .functor AND 1, L_0x126ebe0, v0x12650e0_0, C4<1>, C4<1>;
L_0x126ee40 .functor AND 1, L_0x126ed80, v0x1265180_0, C4<1>, C4<1>;
L_0x126ec50 .functor AND 1, L_0x126ee40, v0x12652c0_0, C4<1>, C4<1>;
L_0x126ed10 .functor OR 1, L_0x126ead0, L_0x126ec50, C4<0>, C4<0>;
L_0x126f230 .functor AND 1, v0x1265040_0, v0x12650e0_0, C4<1>, C4<1>;
L_0x126f2a0 .functor AND 1, L_0x126f230, v0x1265180_0, C4<1>, C4<1>;
L_0x126f4c0 .functor AND 1, L_0x126f2a0, v0x12652c0_0, C4<1>, C4<1>;
L_0x126f580 .functor OR 1, L_0x126ed10, L_0x126f4c0, C4<0>, C4<0>;
L_0x126f850 .functor NOT 1, v0x1265040_0, C4<0>, C4<0>, C4<0>;
L_0x126f8c0 .functor NOT 1, v0x12650e0_0, C4<0>, C4<0>, C4<0>;
L_0x126fab0 .functor OR 1, L_0x126f850, L_0x126f8c0, C4<0>, C4<0>;
L_0x126fbc0 .functor OR 1, L_0x126fab0, v0x1265180_0, C4<0>, C4<0>;
L_0x126fe10 .functor OR 1, L_0x126fbc0, v0x12652c0_0, C4<0>, C4<0>;
L_0x126fed0 .functor NOT 1, v0x12650e0_0, C4<0>, C4<0>, C4<0>;
L_0x12700e0 .functor OR 1, v0x1265040_0, L_0x126fed0, C4<0>, C4<0>;
L_0x12701a0 .functor NOT 1, v0x1265180_0, C4<0>, C4<0>, C4<0>;
L_0x12705d0 .functor OR 1, L_0x12700e0, L_0x12701a0, C4<0>, C4<0>;
L_0x12706e0 .functor NOT 1, v0x12652c0_0, C4<0>, C4<0>, C4<0>;
L_0x1270b20 .functor OR 1, L_0x12705d0, L_0x12706e0, C4<0>, C4<0>;
L_0x1270c30 .functor AND 1, L_0x126fe10, L_0x1270b20, C4<1>, C4<1>;
L_0x1270f10 .functor OR 1, v0x1265040_0, v0x12650e0_0, C4<0>, C4<0>;
L_0x1271190 .functor NOT 1, v0x1265180_0, C4<0>, C4<0>, C4<0>;
L_0x12713e0 .functor OR 1, L_0x1270f10, L_0x1271190, C4<0>, C4<0>;
L_0x12714f0 .functor NOT 1, v0x12652c0_0, C4<0>, C4<0>, C4<0>;
L_0x1271750 .functor OR 1, L_0x12713e0, L_0x12714f0, C4<0>, C4<0>;
L_0x1271860 .functor AND 1, L_0x1270c30, L_0x1271750, C4<1>, C4<1>;
L_0x1271b70 .functor NOT 1, v0x1265040_0, C4<0>, C4<0>, C4<0>;
L_0x1271be0 .functor OR 1, L_0x1271b70, v0x12650e0_0, C4<0>, C4<0>;
L_0x1271eb0 .functor OR 1, L_0x1271be0, v0x1265180_0, C4<0>, C4<0>;
L_0x1271f70 .functor NOT 1, v0x12652c0_0, C4<0>, C4<0>, C4<0>;
L_0x1272200 .functor OR 1, L_0x1271eb0, L_0x1271f70, C4<0>, C4<0>;
L_0x1272310 .functor AND 1, L_0x1271860, L_0x1272200, C4<1>, C4<1>;
v0x12659d0_0 .net *"_ivl_0", 0 0, L_0x126c3b0;  1 drivers
v0x1265ab0_0 .net *"_ivl_10", 0 0, L_0x126ca70;  1 drivers
v0x1265b90_0 .net *"_ivl_100", 0 0, L_0x12700e0;  1 drivers
v0x1265c80_0 .net *"_ivl_102", 0 0, L_0x12701a0;  1 drivers
v0x1265d60_0 .net *"_ivl_104", 0 0, L_0x12705d0;  1 drivers
v0x1265e90_0 .net *"_ivl_106", 0 0, L_0x12706e0;  1 drivers
v0x1265f70_0 .net *"_ivl_108", 0 0, L_0x1270b20;  1 drivers
v0x1266050_0 .net *"_ivl_110", 0 0, L_0x1270c30;  1 drivers
v0x1266130_0 .net *"_ivl_112", 0 0, L_0x1270f10;  1 drivers
v0x12662a0_0 .net *"_ivl_114", 0 0, L_0x1271190;  1 drivers
v0x1266380_0 .net *"_ivl_116", 0 0, L_0x12713e0;  1 drivers
v0x1266460_0 .net *"_ivl_118", 0 0, L_0x12714f0;  1 drivers
v0x1266540_0 .net *"_ivl_12", 0 0, L_0x126cbc0;  1 drivers
v0x1266620_0 .net *"_ivl_120", 0 0, L_0x1271750;  1 drivers
v0x1266700_0 .net *"_ivl_122", 0 0, L_0x1271860;  1 drivers
v0x12667e0_0 .net *"_ivl_124", 0 0, L_0x1271b70;  1 drivers
v0x12668c0_0 .net *"_ivl_126", 0 0, L_0x1271be0;  1 drivers
v0x1266ab0_0 .net *"_ivl_128", 0 0, L_0x1271eb0;  1 drivers
v0x1266b90_0 .net *"_ivl_130", 0 0, L_0x1271f70;  1 drivers
v0x1266c70_0 .net *"_ivl_132", 0 0, L_0x1272200;  1 drivers
v0x1266d50_0 .net *"_ivl_14", 0 0, L_0x126cd40;  1 drivers
v0x1266e30_0 .net *"_ivl_16", 0 0, L_0x126ce50;  1 drivers
v0x1266f10_0 .net *"_ivl_18", 0 0, L_0x126cec0;  1 drivers
v0x1266ff0_0 .net *"_ivl_2", 0 0, L_0x126c550;  1 drivers
v0x12670d0_0 .net *"_ivl_20", 0 0, L_0x126d030;  1 drivers
v0x12671b0_0 .net *"_ivl_22", 0 0, L_0x126d0a0;  1 drivers
v0x1267290_0 .net *"_ivl_24", 0 0, L_0x126d1d0;  1 drivers
v0x1267370_0 .net *"_ivl_26", 0 0, L_0x126d2e0;  1 drivers
v0x1267450_0 .net *"_ivl_28", 0 0, L_0x126d160;  1 drivers
v0x1267530_0 .net *"_ivl_30", 0 0, L_0x126d3d0;  1 drivers
v0x1267610_0 .net *"_ivl_32", 0 0, L_0x126d570;  1 drivers
v0x12676f0_0 .net *"_ivl_34", 0 0, L_0x126d630;  1 drivers
v0x12677d0_0 .net *"_ivl_36", 0 0, L_0x126d740;  1 drivers
v0x1267ac0_0 .net *"_ivl_38", 0 0, L_0x126d850;  1 drivers
v0x1267ba0_0 .net *"_ivl_4", 0 0, L_0x126c630;  1 drivers
v0x1267c80_0 .net *"_ivl_40", 0 0, L_0x126da10;  1 drivers
v0x1267d60_0 .net *"_ivl_42", 0 0, L_0x126da80;  1 drivers
v0x1267e40_0 .net *"_ivl_44", 0 0, L_0x126dbb0;  1 drivers
v0x1267f20_0 .net *"_ivl_46", 0 0, L_0x126dcc0;  1 drivers
v0x1268000_0 .net *"_ivl_48", 0 0, L_0x126de00;  1 drivers
v0x12680e0_0 .net *"_ivl_50", 0 0, L_0x126df10;  1 drivers
v0x12681c0_0 .net *"_ivl_52", 0 0, L_0x126e0b0;  1 drivers
v0x12682a0_0 .net *"_ivl_54", 0 0, L_0x126e1c0;  1 drivers
v0x1268380_0 .net *"_ivl_56", 0 0, L_0x126e320;  1 drivers
v0x1268460_0 .net *"_ivl_58", 0 0, L_0x126e390;  1 drivers
v0x1268540_0 .net *"_ivl_6", 0 0, L_0x126c7b0;  1 drivers
v0x1268620_0 .net *"_ivl_60", 0 0, L_0x126e5a0;  1 drivers
v0x1268700_0 .net *"_ivl_62", 0 0, L_0x126e610;  1 drivers
v0x12687e0_0 .net *"_ivl_64", 0 0, L_0x126e830;  1 drivers
v0x12688c0_0 .net *"_ivl_66", 0 0, L_0x126e8a0;  1 drivers
v0x12689a0_0 .net *"_ivl_68", 0 0, L_0x126ead0;  1 drivers
v0x1268a80_0 .net *"_ivl_70", 0 0, L_0x126ebe0;  1 drivers
v0x1268b60_0 .net *"_ivl_72", 0 0, L_0x126ed80;  1 drivers
v0x1268c40_0 .net *"_ivl_74", 0 0, L_0x126ee40;  1 drivers
v0x1268d20_0 .net *"_ivl_76", 0 0, L_0x126ec50;  1 drivers
v0x1268e00_0 .net *"_ivl_78", 0 0, L_0x126ed10;  1 drivers
v0x1268ee0_0 .net *"_ivl_8", 0 0, L_0x126c8f0;  1 drivers
v0x1268fc0_0 .net *"_ivl_80", 0 0, L_0x126f230;  1 drivers
v0x12690a0_0 .net *"_ivl_82", 0 0, L_0x126f2a0;  1 drivers
v0x1269180_0 .net *"_ivl_84", 0 0, L_0x126f4c0;  1 drivers
v0x1269260_0 .net *"_ivl_88", 0 0, L_0x126f850;  1 drivers
v0x1269340_0 .net *"_ivl_90", 0 0, L_0x126f8c0;  1 drivers
v0x1269420_0 .net *"_ivl_92", 0 0, L_0x126fab0;  1 drivers
v0x1269500_0 .net *"_ivl_94", 0 0, L_0x126fbc0;  1 drivers
v0x12695e0_0 .net *"_ivl_96", 0 0, L_0x126fe10;  1 drivers
v0x1269ad0_0 .net *"_ivl_98", 0 0, L_0x126fed0;  1 drivers
v0x1269bb0_0 .net "a", 0 0, v0x1265040_0;  alias, 1 drivers
v0x1269c50_0 .net "b", 0 0, v0x12650e0_0;  alias, 1 drivers
v0x1269d40_0 .net "c", 0 0, v0x1265180_0;  alias, 1 drivers
v0x1269e30_0 .net "d", 0 0, v0x12652c0_0;  alias, 1 drivers
v0x1269f20_0 .net "out_pos", 0 0, L_0x1272310;  alias, 1 drivers
v0x1269fe0_0 .net "out_sop", 0 0, L_0x126f580;  alias, 1 drivers
S_0x126a160 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1215f40;
 .timescale -12 -12;
E_0x11fc9f0 .event anyedge, v0x126af50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x126af50_0;
    %nor/r;
    %assign/vec4 v0x126af50_0, 0;
    %wait E_0x11fc9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1264510;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12653b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1265450_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1264510;
T_4 ;
    %wait E_0x1214720;
    %load/vec4 v0x12654f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12653b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1264510;
T_5 ;
    %wait E_0x12145c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12652c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1265180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12650e0_0, 0;
    %assign/vec4 v0x1265040_0, 0;
    %wait E_0x12145c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12652c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1265180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12650e0_0, 0;
    %assign/vec4 v0x1265040_0, 0;
    %wait E_0x12145c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12652c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1265180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12650e0_0, 0;
    %assign/vec4 v0x1265040_0, 0;
    %wait E_0x12145c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12652c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1265180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12650e0_0, 0;
    %assign/vec4 v0x1265040_0, 0;
    %wait E_0x12145c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12652c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1265180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12650e0_0, 0;
    %assign/vec4 v0x1265040_0, 0;
    %wait E_0x12145c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12652c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1265180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12650e0_0, 0;
    %assign/vec4 v0x1265040_0, 0;
    %wait E_0x12145c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12652c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1265180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12650e0_0, 0;
    %assign/vec4 v0x1265040_0, 0;
    %wait E_0x12145c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12652c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1265180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12650e0_0, 0;
    %assign/vec4 v0x1265040_0, 0;
    %wait E_0x12145c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12652c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1265180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12650e0_0, 0;
    %assign/vec4 v0x1265040_0, 0;
    %wait E_0x12145c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12652c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1265180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12650e0_0, 0;
    %assign/vec4 v0x1265040_0, 0;
    %wait E_0x12145c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12652c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1265180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12650e0_0, 0;
    %assign/vec4 v0x1265040_0, 0;
    %wait E_0x12145c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12652c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1265180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12650e0_0, 0;
    %assign/vec4 v0x1265040_0, 0;
    %wait E_0x12145c0;
    %load/vec4 v0x12653b0_0;
    %store/vec4 v0x1265450_0, 0, 1;
    %fork t_1, S_0x1264840;
    %jmp t_0;
    .scope S_0x1264840;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1264a80_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1264a80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x12145c0;
    %load/vec4 v0x1264a80_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12652c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1265180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12650e0_0, 0;
    %assign/vec4 v0x1265040_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1264a80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1264a80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1264510;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1214720;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12652c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1265180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12650e0_0, 0;
    %assign/vec4 v0x1265040_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x12653b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1265450_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1215f40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126aaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126af50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1215f40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x126aaf0_0;
    %inv;
    %store/vec4 v0x126aaf0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1215f40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1265220_0, v0x126b0c0_0, v0x126a910_0, v0x126a9b0_0, v0x126aa50_0, v0x126ab90_0, v0x126ae10_0, v0x126ad70_0, v0x126acd0_0, v0x126ac30_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1215f40;
T_9 ;
    %load/vec4 v0x126aeb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x126aeb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x126aeb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x126aeb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x126aeb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x126aeb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x126aeb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x126aeb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x126aeb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x126aeb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1215f40;
T_10 ;
    %wait E_0x1214720;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126aeb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126aeb0_0, 4, 32;
    %load/vec4 v0x126aff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x126aeb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126aeb0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126aeb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126aeb0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x126ae10_0;
    %load/vec4 v0x126ae10_0;
    %load/vec4 v0x126ad70_0;
    %xor;
    %load/vec4 v0x126ae10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x126aeb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126aeb0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x126aeb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126aeb0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x126acd0_0;
    %load/vec4 v0x126acd0_0;
    %load/vec4 v0x126ac30_0;
    %xor;
    %load/vec4 v0x126acd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x126aeb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126aeb0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x126aeb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126aeb0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response9/top_module.sv";
