/*
 * (c) 2012 Thomas Wihl
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 *
 */

#ifndef TIMER_H
#define TIMER_H

#include "System.h"
#include "Device.h"
#include "InterruptController.h"
#include "ClockControl.h"

#include <stdint.h>

/* TIM IT0 IT1 IT2 IT3
 *  1   5   2   3   4
 *  2   1   8   3   4
 *  3   1   2   5   4
 *  4   1   2   3   8
 *  5   2   3   4   8
 *  8   1   2   4   5
 *  9   2   3   10  11
 *  12  4   5   13  14
 */

class Timer : public InterruptController::Callback
{
public:
    enum class Prescaler { EveryEdge = 0, Every2 = 1, Every4 = 2, Every8 = 3 };
    enum class Filter { F1N1, F1N2, F1N4, F1N8, F2N6, F2N8, F4N6, F4N8, F8N6, F8N8, F16N5, F16N6, F16N8, F32N5, F32N6, F32N8 };
    enum class CaptureEdge { Rising = 0, Falling = 2, Both = 10 };
    enum class CompareMode { Inactive, ActiveWhenEqual, InactiveWhenEqual, ToggleWhenEqual, ForcedInactive, ForcedActive, PwmActiveWhenLower, PwmActiveWhenHigher };
    enum class CompareOutput { Disabled = 0, ActiveHigh = 1, ActiveLow = 3 };
    enum class CaptureCompareIndex { Index1 = 0, Index2 = 1, Index3 = 2, Index4 = 3 };
    enum class Option { Timer11_Input1_Gpio = 0, Timer11_Input1_Hse_Rtc = 2, Timer5_Input4_Gpio = 0, Timer5_Input4_Lsi = 0x40, Timer5_Input4_Lse = 0x80, Timer5_Input4_Rtc_Out = 0xc0 };
    enum class EventType { Update, CaptureCompare1, CaptureCompare2, CaptureCompare3, CaptureCompare4 };
    enum class InterruptType { Update, CaptureCompare, Commutation, Trigger, Break };
    enum class CountMode { Up, Down, CenterAlignedDown, CenterAlignedUp, CenterAlignedUpDown };
    enum class MasterMode { Reset = 0, Enable, Update, ComparePulse, Compare1, Compare2, Comapre3, Comapre4 };
    enum class SlaveMode { Disabled = 0, Encoder1, Encoder2, Encoder3, Reset, Gated, Trigger, ExternalClock };
    enum class Trigger { Internal0, Internal1, Internal2, Internal3, EdgeDetector, FilteredInput1, FilteredInput2, External };

    Timer(System::BaseAddress base, ClockControl::ClockSpeed clock);

    void enable();
    void disable();
    ClockControl::ClockSpeed clock() { return mClock; }

    virtual void dmaReadComplete();
    virtual void dmaWriteComplete();

    void setCounter(uint32_t counter);
    uint32_t counter();
    void setPrescaler(uint16_t prescaler);
    uint32_t prescaler() const { return mBase->PSC; }
    void setReload(uint32_t reload);
    uint32_t reload() const { return mBase->ARR; }
    void setFrequency(const ClockControl& cc, uint32_t hz);
    void setOption(Option option);
    void setEvent(EventType type, System::Event* event);
    uint32_t capture(CaptureCompareIndex index);
    void setCompare(CaptureCompareIndex index, uint32_t compare);
    void setCountMode(CountMode mode);
    void setInterrupt(InterruptType interruptType, InterruptController::Line* line);
    void setMaster(MasterMode mode);
    void setSlave(SlaveMode mode, Trigger trigger, Prescaler inputPrescaler = Prescaler::EveryEdge, Filter inputFilter = Filter::F1N1, bool inputInvert = false);

    void configCapture(CaptureCompareIndex index, Prescaler prescaler, Filter filter, CaptureEdge edge);
    void configCompare(CaptureCompareIndex index, CompareMode mode, CompareOutput output, CompareOutput complementaryOutput, bool latchCcr = true, bool fast = false, bool clearOnEtr = false);
    void enableCaptureCompareIrq(CaptureCompareIndex index, bool enable);

protected:
    virtual void interruptCallback(InterruptController::Index index);

private:
    enum { EVENT_COUNT = 5, LINE_COUNT = 5 };
    union CCMR_OUTPUT
    {
        struct
        {
            uint8_t CCS : 2;
            uint8_t OCFE : 1;
            uint8_t OCPE : 1;
            uint8_t OCM : 3;
            uint8_t OCCE : 1;
        }   bits;
        uint8_t value;
    };
    union CCMR_INPUT
    {
        struct
        {
            uint8_t CCS : 2;
            uint8_t ICPSC : 2;
            uint8_t ICF : 4;
        }   bits;
        uint8_t value;
    };

    union __SR
    {
        struct
        {
            uint16_t UIF : 1;
            uint16_t CC1IF : 1;
            uint16_t CC2IF : 1;
            uint16_t CC3IF : 1;
            uint16_t CC4IF : 1;
            uint16_t COMIF : 1;
            uint16_t TIF : 1;
            uint16_t BIF : 1;
            uint16_t __RESERVED0 : 1;
            uint16_t CC1OF : 1;
            uint16_t CC2OF : 1;
            uint16_t CC3OF : 1;
            uint16_t CC4OF : 1;
            uint16_t __RESERVED1 : 3;
        }   bits;
        uint16_t value;
    };

    struct TIMER
    {
        struct __CR1
        {
            uint16_t CEN : 1;
            uint16_t UDIS : 1;
            uint16_t URS : 1;
            uint16_t OPM : 1;
            uint16_t DIR : 1;
            uint16_t CMS : 2;
            uint16_t ARPE : 1;
            uint16_t CKD : 2;
            uint16_t __RESERVED0 : 6;
        }   CR1;
        uint16_t __RESERVED0;
        struct __CR2
        {
            uint16_t CCPC : 1;
            uint16_t __RESERVED0 : 1;
            uint16_t CCUS : 1;
            uint16_t CCDS : 1;
            uint16_t MMS : 3;
            uint16_t TI1S : 1;
            uint16_t OIS1 : 1;
            uint16_t OIS1N : 1;
            uint16_t OIS2 : 1;
            uint16_t OIS2N : 1;
            uint16_t OIS3 : 1;
            uint16_t OIS3N : 1;
            uint16_t OIS4 : 1;
            uint16_t __RESERVED1 : 1;
        }   CR2;
        uint16_t __RESERVED1;
        struct __SMCR
        {
            uint16_t SMS : 3;
            uint16_t __RESERVED0 : 1;
            uint16_t TS : 3;
            uint16_t MSM : 1;
            uint16_t ETF : 4;
            uint16_t ETPS : 2;
            uint16_t ECE : 1;
            uint16_t ETP : 1;
        }   SMCR;
        uint16_t __RESERVED2;
        struct __DIER
        {
            uint16_t UIE : 1;
            uint16_t CC1IE : 1;
            uint16_t CC2IE : 1;
            uint16_t CC3IE : 1;
            uint16_t CC4IE : 1;
            uint16_t COMIE : 1;
            uint16_t TIE : 1;
            uint16_t BIE : 1;
            uint16_t UDE : 1;
            uint16_t CC1DE : 1;
            uint16_t CC2DE : 1;
            uint16_t CC3DE : 1;
            uint16_t CC4DE : 1;
            uint16_t COMDE : 1;
            uint16_t TDE : 1;
            uint16_t __RESERVED0 : 1;
        }   DIER;
        uint16_t __RESERVED3;
        __SR SR;
        uint16_t __RESERVED4;
        struct __EGR
        {
            uint16_t UG : 1;
            uint16_t CC1G : 1;
            uint16_t CC2G : 1;
            uint16_t CC3G : 1;
            uint16_t CC4G : 1;
            uint16_t COMG : 1;
            uint16_t TG : 1;
            uint16_t BG : 1;
            uint16_t __RESERVED0 : 8;
        }   EGR;
        uint16_t __RESERVED5;
        uint16_t CCMR[4];
        uint16_t CCER;
        uint16_t __RESERVED8;
        uint32_t CNT;
        uint16_t PSC;
        uint16_t __RESERVED9;
        uint32_t ARR;
        struct __RCR
        {
            uint16_t REP : 8;
            uint16_t __RESERVED0 : 8;
        }   RCR;
        uint16_t __RESERVEDA;
        uint32_t CCR[4];
        struct __BDTR
        {
            uint16_t DTG : 8;
            uint16_t LOCK : 2;
            uint16_t OSSI : 1;
            uint16_t OSSR : 1;
            uint16_t BKE : 1;
            uint16_t BKP : 1;
            uint16_t AOE : 1;
            uint16_t MOE : 1;
        }   BDTR;
        uint16_t __RESERVEDB;
        struct __DCR
        {
            uint16_t DBA : 5;
            uint16_t __RESERVED0 : 3;
            uint16_t DBL : 5;
            uint16_t __RESERVED1 : 3;
        }   DCR;
        uint16_t __RESERVEDC;
        uint16_t DMAR;
        uint16_t __RESERVEDD;
        uint16_t OR;
        uint16_t __RESERVEDE;
    };
    volatile TIMER* mBase;
    ClockControl::ClockSpeed mClock;
    InterruptController::Line* mLine[LINE_COUNT];
    System::Event* mEvent[EVENT_COUNT];

    void postEvent(EventType type);
};

#endif // TIMER_H
