var pipelineJSON={"3":{"nodes":[{"name":"Exit", "id":9, "subtype":"exit", "start":"64.00", "end":"95.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"64", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":10, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"arg_sum3", "id":11, "subtype":"default", "start":"0.00", "end":"63.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_sum3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"63"}], "type":"inst"}, {"name":"arg_sum", "id":12, "subtype":"default", "start":"0.00", "end":"63.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_sum\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"63"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":13, "subtype":"default", "start":"63.00", "end":"64.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"63", "Latency":"1"}], "debug":[[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl\\accessor.hpp", "line":1099}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":14, "subtype":"default", "start":"0.00", "end":"64.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"0", "Latency":"64"}], "debug":[[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl\\accessor.hpp", "line":1992}]], "type":"inst"}], "links":[{"from":10, "to":14, "details":[{"type":"table", "Width":"72"}]}, {"from":11, "to":13, "details":[{"type":"table", "Width":"64"}]}, {"from":12, "to":13, "details":[{"type":"table", "Width":"64"}]}, {"from":13, "to":14, "details":[{"type":"table", "Width":"64"}]}, {"from":14, "to":9, "details":[{"type":"table", "Width":"64"}]}]}, "4":{"nodes":[{"name":"Exit", "id":15, "subtype":"exit", "start":"2.00", "end":"33.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":16, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"arg_a6", "id":17, "subtype":"default", "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_a6\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"arg_a", "id":18, "subtype":"default", "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_a\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":19, "subtype":"default", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl\\accessor.hpp", "line":1099}]], "type":"inst"}, {"name":"arg_b9", "id":20, "subtype":"default", "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_b9\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"arg_b", "id":21, "subtype":"default", "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_b\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":22, "subtype":"default", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl\\accessor.hpp", "line":1099}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":23, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"0", "Latency":"2"}], "debug":[[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl\\accessor.hpp", "line":1999}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":24, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"0", "Latency":"2"}], "debug":[[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl\\accessor.hpp", "line":1999}]], "type":"inst"}], "links":[{"from":16, "to":24, "details":[{"type":"table", "Width":"72"}]}, {"from":16, "to":23, "details":[{"type":"table", "Width":"72"}]}, {"from":17, "to":19, "details":[{"type":"table", "Width":"64"}]}, {"from":18, "to":19, "details":[{"type":"table", "Width":"64"}]}, {"from":19, "to":23, "details":[{"type":"table", "Width":"64"}]}, {"from":20, "to":22, "details":[{"type":"table", "Width":"64"}]}, {"from":21, "to":22, "details":[{"type":"table", "Width":"64"}]}, {"from":22, "to":24, "details":[{"type":"table", "Width":"64"}]}, {"from":23, "to":15, "details":[{"type":"table", "Width":"64"}]}, {"from":24, "to":15, "details":[{"type":"table", "Width":"64"}]}]}, "7":{"nodes":[{"name":"Exit", "id":25, "subtype":"exit", "start":"64.00", "end":"95.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"64", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":26, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"64", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":27, "subtype":"default", "start":"64.00", "end":"64.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"64", "Latency":"0"}], "debug":[[{"filename":"C:\\Users\\24746\\source\\repos\\Base_Vector_Add/src\\vector-add-buffers.cpp", "line":87}]], "type":"inst"}], "links":[{"from":26, "to":27, "details":[{"type":"table", "Width":"72"}]}, {"from":27, "to":25, "details":[{"type":"table", "Width":"32"}]}]}};
var treeJSON={"nodes":[{"name":"\'lambda\'(auto)", "id":1, "type":"kernel", "children":[{"name":"\'lambda\'(auto).B0", "id":2, "type":"bb", "children":[{"name":"Cluster 0", "id":3, "type":"cluster"}, {"name":"Cluster 1", "id":4, "type":"cluster"}, {"name":"Cluster 2", "id":7, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"\'lambda\'(auto)", "id":35, "type":"kernel", "children":[{"name":"On-chip Memory", "id":36, "type":"memtype", "children":[{"name":"__SYCLKernel", "id":37, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"C:\\Users\\24746\\source\\repos\\Base_Vector_Add/src\\vector-add-buffers.cpp", "line":"87"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"C:\\Users\\24746\\source\\repos\\Base_Vector_Add/src\\vector-add-buffers.cpp", "line":87}]], "type":"reg"}, {"name":"GlobalId", "id":38, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl/detail\\helpers.hpp", "line":"152"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl/detail\\helpers.hpp", "line":152}]], "type":"reg"}, {"name":"GlobalSize", "id":39, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl/detail\\helpers.hpp", "line":"153"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl/detail\\helpers.hpp", "line":153}]], "type":"reg"}, {"name":"GlobalOffset", "id":40, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl/detail\\helpers.hpp", "line":"154"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl/detail\\helpers.hpp", "line":154}]], "type":"reg"}]}]}], "links":[]};
var systemJSON={};
var blockJSON={"2":{"nodes":[{"name":"Cluster 0", "id":3, "start":"0.00", "end":"95.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_ztszz9vectoraddrn4sycl3_v15queueerkst6vectoriisaiiees7_rs5_enkulrns0_7handleree_clesa_eult_es_c0_enter_ztszz9vectoraddrn4sycl3_v15queueerkst6vectoriisaiiees7_rs5_enkulrns0_7handleree_clesa_eult_e_56_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"95"}], "type":"cluster", "children":[{"name":"Logic", "id":29, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"64"}], "type":"inst"}, {"name":"Exit", "id":30, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"64", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 1", "id":4, "start":"0.00", "end":"33.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_entry_ztszz9vectoraddrn4sycl3_v15queueerkst6vectoriisaiiees7_rs5_enkulrns0_7handleree_clesa_eult_es_c1_enter_ztszz9vectoraddrn4sycl3_v15queueerkst6vectoriisaiiees7_rs5_enkulrns0_7handleree_clesa_eult_e_56_4gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"33"}], "type":"cluster", "children":[{"name":"Logic", "id":31, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":32, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 2", "id":7, "start":"64.00", "end":"95.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_entry_ztszz9vectoraddrn4sycl3_v15queueerkst6vectoriisaiiees7_rs5_enkulrns0_7handleree_clesa_eult_es_c2_enter_ztszz9vectoraddrn4sycl3_v15queueerkst6vectoriisaiiees7_rs5_enkulrns0_7handleree_clesa_eult_e_56_9gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"64", "Cluster Latency":"31"}], "type":"cluster", "children":[{"name":"Logic", "id":33, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"64", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":34, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"64", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":5, "start":"33.00", "end":"64.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"33", "Latency":"31"}], "debug":[[{"filename":"C:\\Users\\24746\\source\\repos\\Base_Vector_Add/src\\vector-add-buffers.cpp", "line":87}]], "type":"inst"}, {"name":"LD", "id":6, "start":"33.00", "end":"64.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"33", "Latency":"31"}], "debug":[[{"filename":"C:\\Users\\24746\\source\\repos\\Base_Vector_Add/src\\vector-add-buffers.cpp", "line":87}]], "type":"inst"}, {"name":"ST", "id":8, "start":"95.00", "end":"126.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"95", "Latency":"31"}], "debug":[[{"filename":"C:\\Users\\24746\\source\\repos\\Base_Vector_Add/src\\vector-add-buffers.cpp", "line":87}]], "type":"inst"}], "links":[{"from":29, "to":30}, {"from":31, "to":32}, {"from":33, "to":34}, {"from":5, "to":33, "details":[{"type":"table", "Width":"32"}]}, {"from":32, "to":5, "details":[{"type":"table", "Width":"136"}]}, {"from":6, "to":33, "details":[{"type":"table", "Width":"32"}]}, {"from":32, "to":6, "details":[{"type":"table", "Width":"136"}]}, {"from":30, "to":8, "details":[{"type":"table", "Width":"72"}]}, {"from":34, "to":8, "details":[{"type":"table", "Width":"40"}]}]}};
var scheduleJSON={"1":{"nodes":[{"name":"\'lambda\'(auto).B0", "id":2, "start":"0", "end":"126", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":4, "start":"0", "end":"33", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_entry_ztszz9vectoraddrn4sycl3_v15queueerkst6vectoriisaiiees7_rs5_enkulrns0_7handleree_clesa_eult_es_c1_enter_ztszz9vectoraddrn4sycl3_v15queueerkst6vectoriisaiiees7_rs5_enkulrns0_7handleree_clesa_eult_e_56_4gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"33"}], "type":"cluster", "children":[{"name":"arg_a6", "id":17, "start":"0", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_a6\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"arg_a", "id":18, "start":"0", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_a\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":19, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl\\accessor.hpp", "line":1099}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":23, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"0", "Latency":"2"}], "debug":[[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl\\accessor.hpp", "line":1999}]], "type":"inst"}, {"name":"arg_b9", "id":20, "start":"0", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_b9\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"arg_b", "id":21, "start":"0", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_b\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":22, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl\\accessor.hpp", "line":1099}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":24, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"0", "Latency":"2"}], "debug":[[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl\\accessor.hpp", "line":1999}]], "type":"inst"}, {"name":"Exit", "id":15, "start":"2", "end":"33", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":6, "start":"33", "end":"64", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"33", "Latency":"31"}], "debug":[[{"filename":"C:\\Users\\24746\\source\\repos\\Base_Vector_Add/src\\vector-add-buffers.cpp", "line":87}]], "type":"inst"}, {"name":"LD", "id":5, "start":"33", "end":"64", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"33", "Latency":"31"}], "debug":[[{"filename":"C:\\Users\\24746\\source\\repos\\Base_Vector_Add/src\\vector-add-buffers.cpp", "line":87}]], "type":"inst"}, {"name":"Cluster 2", "id":7, "start":"64", "end":"95", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_entry_ztszz9vectoraddrn4sycl3_v15queueerkst6vectoriisaiiees7_rs5_enkulrns0_7handleree_clesa_eult_es_c2_enter_ztszz9vectoraddrn4sycl3_v15queueerkst6vectoriisaiiees7_rs5_enkulrns0_7handleree_clesa_eult_e_56_9gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"64", "Cluster Latency":"31"}], "type":"cluster", "children":[{"name":"+", "id":27, "start":"64", "end":"64", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"64", "Latency":"0"}], "debug":[[{"filename":"C:\\Users\\24746\\source\\repos\\Base_Vector_Add/src\\vector-add-buffers.cpp", "line":87}]], "type":"inst"}, {"name":"Exit", "id":25, "start":"64", "end":"95", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"64", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 0", "id":3, "start":"0", "end":"95", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_ztszz9vectoraddrn4sycl3_v15queueerkst6vectoriisaiiees7_rs5_enkulrns0_7handleree_clesa_eult_es_c0_enter_ztszz9vectoraddrn4sycl3_v15queueerkst6vectoriisaiiees7_rs5_enkulrns0_7handleree_clesa_eult_e_56_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"95"}], "type":"cluster", "children":[{"name":"arg_sum3", "id":11, "start":"0", "end":"63", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_sum3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"63"}], "type":"inst"}, {"name":"arg_sum", "id":12, "start":"0", "end":"63", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_sum\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"63"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":13, "start":"63", "end":"64", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"63", "Latency":"1"}], "debug":[[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl\\accessor.hpp", "line":1099}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":14, "start":"0", "end":"64", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"0", "Latency":"64"}], "debug":[[{"filename":"C:\\PROGRA~2\\Intel\\oneAPI\\compiler\\latest\\windows\\bin-llvm\\..\\include\\sycl\\accessor.hpp", "line":1992}]], "type":"inst"}, {"name":"Exit", "id":9, "start":"64", "end":"95", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"64", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":8, "start":"95", "end":"126", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"95", "Latency":"31"}], "debug":[[{"filename":"C:\\Users\\24746\\source\\repos\\Base_Vector_Add/src\\vector-add-buffers.cpp", "line":87}]], "type":"inst"}]}], "links":[{"from":4, "to":5}, {"from":4, "to":6}, {"from":17, "to":19}, {"from":18, "to":19}, {"from":19, "to":23}, {"from":23, "to":15}, {"from":20, "to":22}, {"from":21, "to":22}, {"from":22, "to":24}, {"from":24, "to":15}, {"from":6, "to":7}, {"from":5, "to":7}, {"from":7, "to":8}, {"from":27, "to":25}, {"from":3, "to":8}, {"from":11, "to":13}, {"from":12, "to":13}, {"from":13, "to":14}, {"from":14, "to":9}]}};
var bottleneckJSON={"bottlenecks":[]};
var gmvJSON={"nodes":[{"name":"0", "id":41, "details":[{"type":"table", "Interleaving":"No", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel 0 Width (bits)":"64"}], "type":"memsys", "children":[{"name":"0", "id":43, "details":[{"type":"table", "Data Width":"64", "Address Width":"35", "Latency":"1", "ReadWrite Mode":"Read/Write", "Maximum Burst":"1", "Wait Request":"0", "Start Address":"0x0"}], "type":"bb"}]}, {"name":"Memory Controller", "id":42, "parent":"41", "bw":"0.00", "num_channels":"1", "interleave":"0", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":44, "parent":"41", "type":"bb", "children":[{"name":"SHARE", "id":45, "type":"arb"}, {"name":"Write Interconnect", "id":48, "details":[{"type":"table", "Name":"0", "Interconnect Style":"tree", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}, {"name":"Read Interconnect", "id":46, "details":[{"type":"table", "Name":"0", "Interconnect Style":"tree", "Reads":"2"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":47, "details":[{"type":"table", "User specified num-reorder flag":"Unset"}], "type":"memsys", "children":[{"name":"Bus 0", "id":54, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":49, "parent":"41", "type":"bb", "children":[{"name":"LD", "id":50, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"33", "Latency":"31 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Caching":"No", "LSU Style":"PIPELINED", "Kernel":"\'lambda\'(auto)"}], "debug":[[{"filename":"C:\\Users\\24746\\source\\repos\\Base_Vector_Add/src\\vector-add-buffers.cpp", "line":87}]], "type":"inst"}, {"name":"LD", "id":51, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"33", "Latency":"31 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Caching":"No", "LSU Style":"PIPELINED", "Kernel":"\'lambda\'(auto)"}], "debug":[[{"filename":"C:\\Users\\24746\\source\\repos\\Base_Vector_Add/src\\vector-add-buffers.cpp", "line":87}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":52, "parent":"41", "type":"bb", "children":[{"name":"ST", "id":53, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"95", "Latency":"31 cycles", "Width":"32 bits", "0 Width":"64 bits", "Uses Write Ack":"No", "LSU Style":"PIPELINED", "Kernel":"\'lambda\'(auto)"}], "debug":[[{"filename":"C:\\Users\\24746\\source\\repos\\Base_Vector_Add/src\\vector-add-buffers.cpp", "line":87}]], "type":"inst"}]}], "links":[{"from":43, "to":42}, {"from":42, "to":43}, {"from":46, "to":45}, {"from":48, "to":45}, {"from":45, "to":42}, {"from":50, "to":46}, {"from":51, "to":46}, {"from":53, "to":48}, {"from":42, "to":54}, {"from":54, "to":50, "reverse":1}, {"from":54, "to":51, "reverse":1}]};
