PPA Report for tdm_parity_gen.v (Module: tdm_parity_gen)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 1
IO Count: 20
Cell Count: 68

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 293.44 MHz
Reg-to-Reg Critical Path Delay: 2.329 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
