** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 17:22:55 on Sep 29,2025
vlog -incr -mfcu -work xil_defaultlib ../../../../Activation_accelerator.srcs/sources_1/new/bf16_2_fp32.v ../../../../Activation_accelerator.srcs/sources_1/new/shift.v ../../../../Activation_accelerator.srcs/sources_1/new/adder.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_bf16_2_fp32_0_0/sim/design_1_bf16_2_fp32_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_shift_0_0/sim/design_1_shift_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_adder_0_0/sim/design_1_adder_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
-- Skipping module bf16_2_fp32
-- Skipping module shift
-- Skipping module adder
-- Skipping module design_1_bf16_2_fp32_0_0
-- Skipping module design_1_shift_0_0
-- Skipping module design_1_adder_0_0
-- Compiling module design_1
-- Skipping module design_1_wrapper
-- Skipping module block_tb

Top level modules:
	block_tb
End time: 17:22:55 on Sep 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 17:22:55 on Sep 29,2025
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:22:55 on Sep 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
