
---------- Begin Simulation Statistics ----------
final_tick                                23058038000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 221668                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687796                       # Number of bytes of host memory used
host_op_rate                                   222294                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.11                       # Real time elapsed on the host
host_tick_rate                              511118337                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023058                       # Number of seconds simulated
sim_ticks                                 23058038000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.735805                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300301                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               304146                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7165                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603901                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                129                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             423                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              294                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716873                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6957                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028311                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.305804                       # CPI: cycles per instruction
system.cpu.discardedOps                         15371                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2169571                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5801192                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454444                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8567549                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.433688                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         23058038                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830172     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721878     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455694     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028311                       # Class of committed instruction
system.cpu.tickCycles                        14490489                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        63264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        143025                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           41                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        79749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          197                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160708                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            197                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  23058038000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              29274                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44846                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18410                       # Transaction distribution
system.membus.trans_dist::ReadExReq             50495                       # Transaction distribution
system.membus.trans_dist::ReadExResp            50495                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29274                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       222794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 222794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15950720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15950720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             79769                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   79769    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               79769                       # Request fanout histogram
system.membus.respLayer1.occupancy          740427250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           501793000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  23058038000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30466                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        95004                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          266                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           47924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            50501                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           50501                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           468                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29998                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       240473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        93952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     16724096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16818048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           63453                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5740288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           144420                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001703                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041237                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 144174     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    246      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             144420                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          362404000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         402499995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2340000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  23058038000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  117                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1076                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1193                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 117                       # number of overall hits
system.l2.overall_hits::.cpu.data                1076                       # number of overall hits
system.l2.overall_hits::total                    1193                       # number of overall hits
system.l2.demand_misses::.cpu.inst                351                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              79423                       # number of demand (read+write) misses
system.l2.demand_misses::total                  79774                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               351                       # number of overall misses
system.l2.overall_misses::.cpu.data             79423                       # number of overall misses
system.l2.overall_misses::total                 79774                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37217000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8598052000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8635269000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37217000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8598052000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8635269000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            80499                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80967                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           80499                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80967                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.986633                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.985266                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.986633                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.985266                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106031.339031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108256.449643                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108246.659313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106031.339031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108256.449643                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108246.659313                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               44846                       # number of writebacks
system.l2.writebacks::total                     44846                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         79418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             79769                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        79418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79769                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30197000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7009253000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7039450000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30197000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7009253000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7039450000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.986571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.985204                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.986571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.985204                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86031.339031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88257.737541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88247.940929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86031.339031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88257.737541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88247.940929                       # average overall mshr miss latency
system.l2.replacements                          63453                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50158                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50158                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50158                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50158                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          253                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              253                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          253                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          253                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           50495                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50495                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5581424000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5581424000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         50501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             50501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110534.191504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110534.191504                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        50495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          50495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4571524000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4571524000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90534.191504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90534.191504                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            117                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                117                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37217000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37217000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.750000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.750000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106031.339031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106031.339031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30197000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30197000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86031.339031                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86031.339031                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1070                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1070                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        28928                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28928                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3016628000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3016628000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        29998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.964331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.964331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104280.558628                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104280.558628                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        28923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2437729000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2437729000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.964164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.964164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84283.407669                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84283.407669                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  23058038000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 14293.157813                       # Cycle average of tags in use
system.l2.tags.total_refs                      160662                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     79837                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.012375                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.091894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.223816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14171.842103                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.864981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.872385                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          918                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15380                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    722505                       # Number of tag accesses
system.l2.tags.data_accesses                   722505                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23058038000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          44928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       10165504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10210432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        44928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5740288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5740288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           79418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               79769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        44846                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              44846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1948475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         440865957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             442814432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1948475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1948475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      248949542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            248949542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      248949542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1948475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        440865957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            691763974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     89692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    158836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001680869500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5562                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5562                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              280559                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              84216                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       79769                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44846                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    89692                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5522                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2495019000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  797690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5486356500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15639.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34389.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   146956                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82722                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159538                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                89692                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   74170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    816.772674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   691.796404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.801215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          174      0.89%      0.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1928      9.87%     10.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          892      4.57%     15.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          835      4.28%     19.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          768      3.93%     23.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          886      4.54%     28.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          560      2.87%     30.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          699      3.58%     34.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12785     65.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19527                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.668105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.108915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.366540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5558     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5562                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.121359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.110534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.650769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5221     93.87%     93.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              187      3.36%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              114      2.05%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.09%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.02%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.49%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5562                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10210432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5738688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10210432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5740288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       442.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       248.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    442.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    248.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23050018000                       # Total gap between requests
system.mem_ctrls.avgGap                     184969.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        44928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     10165504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5738688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1948474.540635243990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 440865957.459173262119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 248880151.901909440756                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       158836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        89692                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22582500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5463774000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 521795638500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32168.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34398.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5817638.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             67380180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             35813415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           565773600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          232164720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1819949040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4049814090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5443917120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12214812165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.742043                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14089976500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    769860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8198201500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             72042600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             38291550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           573327720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          235897020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1819949040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4567180860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5008239840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12314928630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        534.083977                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12950866250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    769860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9337311750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     23058038000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23058038000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1038671                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1038671                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1038671                       # number of overall hits
system.cpu.icache.overall_hits::total         1038671                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          468                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            468                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          468                       # number of overall misses
system.cpu.icache.overall_misses::total           468                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42160000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42160000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42160000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42160000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1039139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1039139                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1039139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1039139                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000450                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000450                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000450                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000450                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 90085.470085                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 90085.470085                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 90085.470085                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 90085.470085                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          266                       # number of writebacks
system.cpu.icache.writebacks::total               266                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          468                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          468                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          468                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          468                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41224000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41224000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41224000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41224000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88085.470085                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88085.470085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88085.470085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88085.470085                       # average overall mshr miss latency
system.cpu.icache.replacements                    266                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1038671                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1038671                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          468                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           468                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42160000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42160000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1039139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1039139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000450                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000450                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 90085.470085                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 90085.470085                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41224000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41224000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88085.470085                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88085.470085                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23058038000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           193.141298                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1039139                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               468                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2220.382479                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   193.141298                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.754458                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.754458                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          202                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2078746                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2078746                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23058038000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23058038000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23058038000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7042279                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7042279                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7042403                       # number of overall hits
system.cpu.dcache.overall_hits::total         7042403                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        99221                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99221                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       100710                       # number of overall misses
system.cpu.dcache.overall_misses::total        100710                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10968412000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10968412000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10968412000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10968412000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7141500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7141500                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7143113                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7143113                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013894                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013894                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014099                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014099                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 110545.267635                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 110545.267635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 108910.852944                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 108910.852944                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50158                       # number of writebacks
system.cpu.dcache.writebacks::total             50158                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19474                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19474                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19474                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19474                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        79747                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        79747                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        80499                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        80499                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8777254000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8777254000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8862244000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8862244000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011167                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011167                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011269                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011269                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 110063.751614                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 110063.751614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 110091.355172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 110091.355172                       # average overall mshr miss latency
system.cpu.dcache.replacements                  79475                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5656302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5656302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29710                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29710                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3130634000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3130634000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5686012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5686012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 105373.073039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 105373.073039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          464                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          464                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3044188000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3044188000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005143                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005143                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 104089.037817                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 104089.037817                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1385977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1385977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        69511                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69511                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7837778000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7837778000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.047758                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047758                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112755.937909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112755.937909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19010                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19010                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        50501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        50501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5733066000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5733066000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 113523.811410                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 113523.811410                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          124                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           124                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1489                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1489                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.923125                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.923125                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          752                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          752                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     84990000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     84990000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.466212                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.466212                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 113018.617021                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 113018.617021                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23058038000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           940.802727                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7122978                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             80499                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             88.485298                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   940.802727                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.918753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.918753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          864                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14366877                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14366877                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23058038000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23058038000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
