{
 "system_diagram_metadata": {
  "schema_version": {
   "major": "2",
   "minor": "0",
   "patch": "0"
  },
  "xsa": {
   "vendor": "xilinx.com",
   "board_id": "xd",
   "name": "xilinx_zc706_base_202120_1",
   "version_major": "202120",
   "version_minor": "1",
   "description": "\nA basic static platform targeting the ZC706 evaluation board, which includes 1GB DDR3, GEM, USB, SDIO interface and UART of the Processing System. It reserves most of the PL resources for user to add acceleration kernels\n    ",
   "generated_by": {
    "name": "Vivado",
    "version": "2021.2",
    "cl": "3367213",
    "time_stamp": "Wed Oct 20 16:35:21 2021"
   },
   "board": {
    "name": "xilinx.com:zc706:1.4",
    "vendor": "xilinx.com",
    "part": "xc7z045ffg900-2",
    "board_part": "xilinx.com:zc706:part0:1.4"
   },
   "available_resources": {
    "LUT": "218600",
    "REG": "",
    "BRAM": "545",
    "DSP": "900",
    "URAM": ""
   },
   "device_topology": [
    {
     "id": "0",
     "type": "Dram",
     "used": "yes",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HP0",
     "slr": "",
     "spTag": "HP0"
    },
    {
     "id": "1",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HP1",
     "slr": "",
     "spTag": "HP1"
    },
    {
     "id": "2",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HP2",
     "slr": "",
     "spTag": "HP2"
    },
    {
     "id": "3",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HP3",
     "slr": "",
     "spTag": "HP3"
    }
   ],
   "design_intent": [
    "embedded"
   ],
   "clocks": [
    {
     "name": "CPU",
     "orig_name": "CPU",
     "id": -1,
     "default": false,
     "type": "RESERVED",
     "spec_frequency": 666.666687,
     "spec_period": 1.5,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 2",
     "orig_name": "clk_wiz_0_clk_out1",
     "id": 2,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 100,
     "spec_period": 10,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 1",
     "orig_name": "clk_wiz_0_clk_out2",
     "id": 1,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 142.857142,
     "spec_period": 7,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 0",
     "orig_name": "clk_wiz_0_clk_out3",
     "id": 0,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 166.666666,
     "spec_period": 6,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 3",
     "orig_name": "clk_wiz_0_clk_out4",
     "id": 3,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 200,
     "spec_period": 5,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 4",
     "orig_name": "clk_wiz_0_clk_out5",
     "id": 4,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 50,
     "spec_period": 20,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 5",
     "orig_name": "clk_wiz_0_clk_out6",
     "id": 5,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 41.666666,
     "spec_period": 24,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    }
   ]
  },
  "xclbin": {
   "generated_by": {
    "name": "v++",
    "version": "2021.2",
    "cl": "3363252",
    "time_stamp": "2021-10-14-04:41:01",
    "options": "/tools/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++ --target hw --link --config binary_container_1-link.cfg -obinary_container_1.xclbin ../../matmul_kernels/Hardware/build/matmul.xo ",
    "xclbin_name": "binary_container_1",
    "uuid": "b1229f86-b032-49ba-92c2-6045e45e1e21",
    "link_uuid": "b1229f86-b032-49ba-92c2-6045e45e1e21",
    "package_uuid": "",
    "system_compile_flow": false
   },
   "user_regions": [
    {
     "name": "OCL_REGION_0",
     "type": "clc_region",
     "instance_path": "",
     "available_resources": {
      "LUT": "",
      "REG": "",
      "BRAM": "",
      "DSP": "",
      "by_SLR": [],
      "URAM": ""
     },
     "kernels": [
      {
       "name": "matmul",
       "estimated_resources": {
        "LUT": "352",
        "REG": "1601",
        "BRAM": "",
        "DSP": "",
        "URAM": ""
       },
       "ports": [
        {
         "name": "M_AXI_GMEM0",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "M_AXI_GMEM1",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x28",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "in1",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM0",
         "size": "0x4",
         "offset": "0x10",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "1",
         "name": "in2",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM1",
         "size": "0x4",
         "offset": "0x18",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "2",
         "name": "out_r",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM0",
         "size": "0x4",
         "offset": "0x20",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": []
      }
     ],
     "compute_units": [
      {
       "id": "0",
       "kernel_name": "matmul",
       "cu_name": "matmul_1",
       "base_address": "",
       "actual_resources": [
        {
         "design_state": "routed",
         "LUT": "3696",
         "REG": "6340",
         "BRAM": "7",
         "DSP": "64",
         "URAM": ""
        },
        {
         "design_state": "synthesized",
         "LUT": "3855",
         "REG": "6340",
         "BRAM": "7",
         "DSP": "64",
         "URAM": ""
        },
        {
         "design_state": "fully_placed",
         "LUT": "3696",
         "REG": "6340",
         "BRAM": "7",
         "DSP": "64",
         "URAM": ""
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "ap_clk",
         "id": "2"
        }
       ]
      }
     ],
     "connectivity": [
      {
       "id": "0",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "0",
        "arg_name": "in1",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "1",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "1",
        "arg_name": "in2",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "2",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "2",
        "arg_name": "out_r",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      }
     ]
    }
   ]
  }
 }
}

