-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Mon Apr 15 22:23:36 2024
-- Host        : DESKTOP-QTLF06L running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               F:/work/gitea/heterOS/prj_trace-exp/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_audio_fifo2stream_v2_0_0/effects_loop_audio_fifo2stream_v2_0_0_sim_netlist.vhdl
-- Design      : effects_loop_audio_fifo2stream_v2_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_S_AXI_CONFIG is
  port (
    axi_awready_reg_0 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    s_axi_config_bvalid : out STD_LOGIC;
    s_axi_config_rvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_config_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_config_aclk : in STD_LOGIC;
    VALID : in STD_LOGIC;
    s_axi_config_aresetn : in STD_LOGIC;
    s_axi_config_awvalid : in STD_LOGIC;
    s_axi_config_wvalid : in STD_LOGIC;
    s_axi_config_bready : in STD_LOGIC;
    s_axi_config_arvalid : in STD_LOGIC;
    s_axi_config_rready : in STD_LOGIC;
    s_axi_config_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_config_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_config_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_config_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_S_AXI_CONFIG : entity is "audio_fifo2stream_v1_0_S_AXI_CONFIG";
end effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_S_AXI_CONFIG;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_S_AXI_CONFIG is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxfifo_en : STD_LOGIC;
  signal \^s_axi_config_bvalid\ : STD_LOGIC;
  signal \^s_axi_config_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg5[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg7[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair108";
begin
  Q(0) <= \^q\(0);
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  s_axi_config_bvalid <= \^s_axi_config_bvalid\;
  s_axi_config_rvalid <= \^s_axi_config_rvalid\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s_axi_config_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^axi_awready_reg_0\,
      I3 => s_axi_config_wvalid,
      I4 => s_axi_config_bready,
      I5 => \^s_axi_config_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_config_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => axi_awready_i_1_n_0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_config_araddr(0),
      I1 => s_axi_config_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => sel0(0),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_config_araddr(1),
      I1 => s_axi_config_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => sel0(1),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_config_araddr(2),
      I1 => s_axi_config_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => sel0(2),
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => sel0(0),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => sel0(1),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => '1',
      D => \axi_araddr[4]_i_1_n_0\,
      Q => sel0(2),
      R => axi_awready_i_1_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_config_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_config_awaddr(0),
      I1 => s_axi_config_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => aw_en_reg_n_0,
      I4 => s_axi_config_awvalid,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_config_awaddr(1),
      I1 => s_axi_config_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => aw_en_reg_n_0,
      I4 => s_axi_config_awvalid,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_config_awaddr(2),
      I1 => s_axi_config_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => aw_en_reg_n_0,
      I4 => s_axi_config_awvalid,
      I5 => p_0_in(2),
      O => \axi_awaddr[4]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => '1',
      D => \axi_awaddr[4]_i_1_n_0\,
      Q => p_0_in(2),
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_config_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s_axi_config_wvalid,
      I1 => \^axi_awready_reg_0\,
      I2 => aw_en_reg_n_0,
      I3 => s_axi_config_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s_axi_config_awvalid,
      I1 => s_axi_config_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => \^axi_wready_reg_0\,
      I4 => s_axi_config_bready,
      I5 => \^s_axi_config_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_config_bvalid\,
      R => axi_awready_i_1_n_0
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => slv_reg2(0),
      I2 => sel0(1),
      I3 => slv_reg1(0),
      I4 => sel0(0),
      I5 => rxfifo_en,
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(0),
      I1 => slv_reg6(0),
      I2 => sel0(1),
      I3 => slv_reg5(0),
      I4 => sel0(0),
      I5 => slv_reg4(0),
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(10),
      I1 => slv_reg2(10),
      I2 => sel0(1),
      I3 => slv_reg1(10),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(10),
      I1 => slv_reg6(10),
      I2 => sel0(1),
      I3 => slv_reg5(10),
      I4 => sel0(0),
      I5 => slv_reg4(10),
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(11),
      I1 => slv_reg2(11),
      I2 => sel0(1),
      I3 => slv_reg1(11),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(11),
      I1 => slv_reg6(11),
      I2 => sel0(1),
      I3 => slv_reg5(11),
      I4 => sel0(0),
      I5 => slv_reg4(11),
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(12),
      I1 => slv_reg2(12),
      I2 => sel0(1),
      I3 => slv_reg1(12),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(12),
      I1 => slv_reg6(12),
      I2 => sel0(1),
      I3 => slv_reg5(12),
      I4 => sel0(0),
      I5 => slv_reg4(12),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(13),
      I1 => slv_reg2(13),
      I2 => sel0(1),
      I3 => slv_reg1(13),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(13),
      I1 => slv_reg6(13),
      I2 => sel0(1),
      I3 => slv_reg5(13),
      I4 => sel0(0),
      I5 => slv_reg4(13),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(14),
      I1 => slv_reg2(14),
      I2 => sel0(1),
      I3 => slv_reg1(14),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(14),
      I1 => slv_reg6(14),
      I2 => sel0(1),
      I3 => slv_reg5(14),
      I4 => sel0(0),
      I5 => slv_reg4(14),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(15),
      I1 => slv_reg2(15),
      I2 => sel0(1),
      I3 => slv_reg1(15),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(15),
      I1 => slv_reg6(15),
      I2 => sel0(1),
      I3 => slv_reg5(15),
      I4 => sel0(0),
      I5 => slv_reg4(15),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => slv_reg2(16),
      I2 => sel0(1),
      I3 => slv_reg1(16),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(16),
      I1 => slv_reg6(16),
      I2 => sel0(1),
      I3 => slv_reg5(16),
      I4 => sel0(0),
      I5 => slv_reg4(16),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(17),
      I1 => slv_reg2(17),
      I2 => sel0(1),
      I3 => slv_reg1(17),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(17),
      I1 => slv_reg6(17),
      I2 => sel0(1),
      I3 => slv_reg5(17),
      I4 => sel0(0),
      I5 => slv_reg4(17),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(18),
      I1 => slv_reg2(18),
      I2 => sel0(1),
      I3 => slv_reg1(18),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(18),
      I1 => slv_reg6(18),
      I2 => sel0(1),
      I3 => slv_reg5(18),
      I4 => sel0(0),
      I5 => slv_reg4(18),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(19),
      I1 => slv_reg2(19),
      I2 => sel0(1),
      I3 => slv_reg1(19),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(19),
      I1 => slv_reg6(19),
      I2 => sel0(1),
      I3 => slv_reg5(19),
      I4 => sel0(0),
      I5 => slv_reg4(19),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => slv_reg2(1),
      I2 => sel0(1),
      I3 => slv_reg1(1),
      I4 => sel0(0),
      I5 => \^q\(0),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(1),
      I1 => slv_reg6(1),
      I2 => sel0(1),
      I3 => slv_reg5(1),
      I4 => sel0(0),
      I5 => slv_reg4(1),
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(20),
      I1 => slv_reg2(20),
      I2 => sel0(1),
      I3 => slv_reg1(20),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(20),
      I1 => slv_reg6(20),
      I2 => sel0(1),
      I3 => slv_reg5(20),
      I4 => sel0(0),
      I5 => slv_reg4(20),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => slv_reg2(21),
      I2 => sel0(1),
      I3 => slv_reg1(21),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[21]\,
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(21),
      I1 => slv_reg6(21),
      I2 => sel0(1),
      I3 => slv_reg5(21),
      I4 => sel0(0),
      I5 => slv_reg4(21),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => slv_reg2(22),
      I2 => sel0(1),
      I3 => slv_reg1(22),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(22),
      I1 => slv_reg6(22),
      I2 => sel0(1),
      I3 => slv_reg5(22),
      I4 => sel0(0),
      I5 => slv_reg4(22),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => slv_reg2(23),
      I2 => sel0(1),
      I3 => slv_reg1(23),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(23),
      I1 => slv_reg6(23),
      I2 => sel0(1),
      I3 => slv_reg5(23),
      I4 => sel0(0),
      I5 => slv_reg4(23),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => slv_reg2(24),
      I2 => sel0(1),
      I3 => slv_reg1(24),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(24),
      I1 => slv_reg6(24),
      I2 => sel0(1),
      I3 => slv_reg5(24),
      I4 => sel0(0),
      I5 => slv_reg4(24),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => slv_reg2(25),
      I2 => sel0(1),
      I3 => slv_reg1(25),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(25),
      I1 => slv_reg6(25),
      I2 => sel0(1),
      I3 => slv_reg5(25),
      I4 => sel0(0),
      I5 => slv_reg4(25),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => slv_reg2(26),
      I2 => sel0(1),
      I3 => slv_reg1(26),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(26),
      I1 => slv_reg6(26),
      I2 => sel0(1),
      I3 => slv_reg5(26),
      I4 => sel0(0),
      I5 => slv_reg4(26),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => slv_reg2(27),
      I2 => sel0(1),
      I3 => slv_reg1(27),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(27),
      I1 => slv_reg6(27),
      I2 => sel0(1),
      I3 => slv_reg5(27),
      I4 => sel0(0),
      I5 => slv_reg4(27),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => slv_reg2(28),
      I2 => sel0(1),
      I3 => slv_reg1(28),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(28),
      I1 => slv_reg6(28),
      I2 => sel0(1),
      I3 => slv_reg5(28),
      I4 => sel0(0),
      I5 => slv_reg4(28),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => slv_reg2(29),
      I2 => sel0(1),
      I3 => slv_reg1(29),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(29),
      I1 => slv_reg6(29),
      I2 => sel0(1),
      I3 => slv_reg5(29),
      I4 => sel0(0),
      I5 => slv_reg4(29),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(2),
      I1 => slv_reg2(2),
      I2 => sel0(1),
      I3 => slv_reg1(2),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(2),
      I1 => slv_reg6(2),
      I2 => sel0(1),
      I3 => slv_reg5(2),
      I4 => sel0(0),
      I5 => slv_reg4(2),
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => slv_reg2(30),
      I2 => sel0(1),
      I3 => slv_reg1(30),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(30),
      I1 => slv_reg6(30),
      I2 => sel0(1),
      I3 => slv_reg5(30),
      I4 => sel0(0),
      I5 => slv_reg4(30),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => slv_reg2(31),
      I2 => sel0(1),
      I3 => slv_reg1(31),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(31),
      I1 => slv_reg6(31),
      I2 => sel0(1),
      I3 => slv_reg5(31),
      I4 => sel0(0),
      I5 => slv_reg4(31),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(3),
      I1 => slv_reg2(3),
      I2 => sel0(1),
      I3 => slv_reg1(3),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(3),
      I1 => slv_reg6(3),
      I2 => sel0(1),
      I3 => slv_reg5(3),
      I4 => sel0(0),
      I5 => slv_reg4(3),
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(4),
      I1 => slv_reg2(4),
      I2 => sel0(1),
      I3 => slv_reg1(4),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(4),
      I1 => slv_reg6(4),
      I2 => sel0(1),
      I3 => slv_reg5(4),
      I4 => sel0(0),
      I5 => slv_reg4(4),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(5),
      I1 => slv_reg2(5),
      I2 => sel0(1),
      I3 => slv_reg1(5),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(5),
      I1 => slv_reg6(5),
      I2 => sel0(1),
      I3 => slv_reg5(5),
      I4 => sel0(0),
      I5 => slv_reg4(5),
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(6),
      I1 => slv_reg2(6),
      I2 => sel0(1),
      I3 => slv_reg1(6),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(6),
      I1 => slv_reg6(6),
      I2 => sel0(1),
      I3 => slv_reg5(6),
      I4 => sel0(0),
      I5 => slv_reg4(6),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(7),
      I1 => slv_reg2(7),
      I2 => sel0(1),
      I3 => slv_reg1(7),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(7),
      I1 => slv_reg6(7),
      I2 => sel0(1),
      I3 => slv_reg5(7),
      I4 => sel0(0),
      I5 => slv_reg4(7),
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(8),
      I1 => slv_reg2(8),
      I2 => sel0(1),
      I3 => slv_reg1(8),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(8),
      I1 => slv_reg6(8),
      I2 => sel0(1),
      I3 => slv_reg5(8),
      I4 => sel0(0),
      I5 => slv_reg4(8),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(9),
      I1 => slv_reg2(9),
      I2 => sel0(1),
      I3 => slv_reg1(9),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(9),
      I1 => slv_reg6(9),
      I2 => sel0(1),
      I3 => slv_reg5(9),
      I4 => sel0(0),
      I5 => slv_reg4(9),
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s_axi_config_rdata(0),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => \axi_rdata[0]_i_3_n_0\,
      O => reg_data_out(0),
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s_axi_config_rdata(10),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => \axi_rdata[10]_i_3_n_0\,
      O => reg_data_out(10),
      S => sel0(2)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s_axi_config_rdata(11),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => \axi_rdata[11]_i_3_n_0\,
      O => reg_data_out(11),
      S => sel0(2)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s_axi_config_rdata(12),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => \axi_rdata[12]_i_3_n_0\,
      O => reg_data_out(12),
      S => sel0(2)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s_axi_config_rdata(13),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => \axi_rdata[13]_i_3_n_0\,
      O => reg_data_out(13),
      S => sel0(2)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s_axi_config_rdata(14),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => \axi_rdata[14]_i_3_n_0\,
      O => reg_data_out(14),
      S => sel0(2)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s_axi_config_rdata(15),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => \axi_rdata[15]_i_3_n_0\,
      O => reg_data_out(15),
      S => sel0(2)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s_axi_config_rdata(16),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => \axi_rdata[16]_i_3_n_0\,
      O => reg_data_out(16),
      S => sel0(2)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s_axi_config_rdata(17),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => \axi_rdata[17]_i_3_n_0\,
      O => reg_data_out(17),
      S => sel0(2)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s_axi_config_rdata(18),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => \axi_rdata[18]_i_3_n_0\,
      O => reg_data_out(18),
      S => sel0(2)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s_axi_config_rdata(19),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => \axi_rdata[19]_i_3_n_0\,
      O => reg_data_out(19),
      S => sel0(2)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s_axi_config_rdata(1),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => \axi_rdata[1]_i_3_n_0\,
      O => reg_data_out(1),
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s_axi_config_rdata(20),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => \axi_rdata[20]_i_3_n_0\,
      O => reg_data_out(20),
      S => sel0(2)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s_axi_config_rdata(21),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => \axi_rdata[21]_i_3_n_0\,
      O => reg_data_out(21),
      S => sel0(2)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s_axi_config_rdata(22),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => \axi_rdata[22]_i_3_n_0\,
      O => reg_data_out(22),
      S => sel0(2)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s_axi_config_rdata(23),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => \axi_rdata[23]_i_3_n_0\,
      O => reg_data_out(23),
      S => sel0(2)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s_axi_config_rdata(24),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => \axi_rdata[24]_i_3_n_0\,
      O => reg_data_out(24),
      S => sel0(2)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s_axi_config_rdata(25),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => \axi_rdata[25]_i_3_n_0\,
      O => reg_data_out(25),
      S => sel0(2)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s_axi_config_rdata(26),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => \axi_rdata[26]_i_3_n_0\,
      O => reg_data_out(26),
      S => sel0(2)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s_axi_config_rdata(27),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => \axi_rdata[27]_i_3_n_0\,
      O => reg_data_out(27),
      S => sel0(2)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s_axi_config_rdata(28),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => \axi_rdata[28]_i_3_n_0\,
      O => reg_data_out(28),
      S => sel0(2)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s_axi_config_rdata(29),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => \axi_rdata[29]_i_3_n_0\,
      O => reg_data_out(29),
      S => sel0(2)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s_axi_config_rdata(2),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => \axi_rdata[2]_i_3_n_0\,
      O => reg_data_out(2),
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s_axi_config_rdata(30),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => \axi_rdata[30]_i_3_n_0\,
      O => reg_data_out(30),
      S => sel0(2)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s_axi_config_rdata(31),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      O => reg_data_out(31),
      S => sel0(2)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s_axi_config_rdata(3),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => \axi_rdata[3]_i_3_n_0\,
      O => reg_data_out(3),
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s_axi_config_rdata(4),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => \axi_rdata[4]_i_3_n_0\,
      O => reg_data_out(4),
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s_axi_config_rdata(5),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => \axi_rdata[5]_i_3_n_0\,
      O => reg_data_out(5),
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s_axi_config_rdata(6),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => \axi_rdata[6]_i_3_n_0\,
      O => reg_data_out(6),
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s_axi_config_rdata(7),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => \axi_rdata[7]_i_3_n_0\,
      O => reg_data_out(7),
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s_axi_config_rdata(8),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => \axi_rdata[8]_i_3_n_0\,
      O => reg_data_out(8),
      S => sel0(2)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s_axi_config_rdata(9),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => \axi_rdata[9]_i_3_n_0\,
      O => reg_data_out(9),
      S => sel0(2)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s_axi_config_arvalid,
      I2 => \^s_axi_config_rvalid\,
      I3 => s_axi_config_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s_axi_config_rvalid\,
      R => axi_awready_i_1_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s_axi_config_awvalid,
      I1 => s_axi_config_wvalid,
      I2 => \^axi_wready_reg_0\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => axi_awready_i_1_n_0
    );
rxfifo_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxfifo_en,
      I1 => VALID,
      O => wr_en
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_config_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_config_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_config_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_config_awvalid,
      I3 => s_axi_config_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_config_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_config_wdata(0),
      Q => rxfifo_en,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_config_wdata(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_config_wdata(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_config_wdata(12),
      Q => \slv_reg0_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_config_wdata(13),
      Q => \slv_reg0_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_config_wdata(14),
      Q => \slv_reg0_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_config_wdata(15),
      Q => \slv_reg0_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_config_wdata(16),
      Q => \slv_reg0_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_config_wdata(17),
      Q => \slv_reg0_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_config_wdata(18),
      Q => \slv_reg0_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_config_wdata(19),
      Q => \slv_reg0_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_config_wdata(1),
      Q => \^q\(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_config_wdata(20),
      Q => \slv_reg0_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_config_wdata(21),
      Q => \slv_reg0_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_config_wdata(22),
      Q => \slv_reg0_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_config_wdata(23),
      Q => \slv_reg0_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_config_wdata(24),
      Q => \slv_reg0_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_config_wdata(25),
      Q => \slv_reg0_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_config_wdata(26),
      Q => \slv_reg0_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_config_wdata(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_config_wdata(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_config_wdata(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_config_wdata(2),
      Q => \slv_reg0_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_config_wdata(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_config_wdata(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_config_wdata(3),
      Q => \slv_reg0_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_config_wdata(4),
      Q => \slv_reg0_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_config_wdata(5),
      Q => \slv_reg0_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_config_wdata(6),
      Q => \slv_reg0_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_config_wdata(7),
      Q => \slv_reg0_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_config_wdata(8),
      Q => \slv_reg0_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_config_wdata(9),
      Q => \slv_reg0_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s_axi_config_wstrb(1),
      I4 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s_axi_config_wstrb(2),
      I4 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s_axi_config_wstrb(3),
      I4 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s_axi_config_wstrb(0),
      I4 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_config_wdata(0),
      Q => slv_reg1(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_config_wdata(10),
      Q => slv_reg1(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_config_wdata(11),
      Q => slv_reg1(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_config_wdata(12),
      Q => slv_reg1(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_config_wdata(13),
      Q => slv_reg1(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_config_wdata(14),
      Q => slv_reg1(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_config_wdata(15),
      Q => slv_reg1(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_config_wdata(16),
      Q => slv_reg1(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_config_wdata(17),
      Q => slv_reg1(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_config_wdata(18),
      Q => slv_reg1(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_config_wdata(19),
      Q => slv_reg1(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_config_wdata(1),
      Q => slv_reg1(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_config_wdata(20),
      Q => slv_reg1(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_config_wdata(21),
      Q => slv_reg1(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_config_wdata(22),
      Q => slv_reg1(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_config_wdata(23),
      Q => slv_reg1(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_config_wdata(24),
      Q => slv_reg1(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_config_wdata(25),
      Q => slv_reg1(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_config_wdata(26),
      Q => slv_reg1(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_config_wdata(27),
      Q => slv_reg1(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_config_wdata(28),
      Q => slv_reg1(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_config_wdata(29),
      Q => slv_reg1(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_config_wdata(2),
      Q => slv_reg1(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_config_wdata(30),
      Q => slv_reg1(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_config_wdata(31),
      Q => slv_reg1(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_config_wdata(3),
      Q => slv_reg1(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_config_wdata(4),
      Q => slv_reg1(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_config_wdata(5),
      Q => slv_reg1(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_config_wdata(6),
      Q => slv_reg1(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_config_wdata(7),
      Q => slv_reg1(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_config_wdata(8),
      Q => slv_reg1(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_config_wdata(9),
      Q => slv_reg1(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s_axi_config_wstrb(1),
      I4 => p_0_in(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s_axi_config_wstrb(2),
      I4 => p_0_in(1),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s_axi_config_wstrb(3),
      I4 => p_0_in(1),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s_axi_config_wstrb(0),
      I4 => p_0_in(1),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_config_wdata(0),
      Q => slv_reg2(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_config_wdata(10),
      Q => slv_reg2(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_config_wdata(11),
      Q => slv_reg2(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_config_wdata(12),
      Q => slv_reg2(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_config_wdata(13),
      Q => slv_reg2(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_config_wdata(14),
      Q => slv_reg2(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_config_wdata(15),
      Q => slv_reg2(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_config_wdata(16),
      Q => slv_reg2(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_config_wdata(17),
      Q => slv_reg2(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_config_wdata(18),
      Q => slv_reg2(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_config_wdata(19),
      Q => slv_reg2(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_config_wdata(1),
      Q => slv_reg2(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_config_wdata(20),
      Q => slv_reg2(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_config_wdata(21),
      Q => slv_reg2(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_config_wdata(22),
      Q => slv_reg2(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_config_wdata(23),
      Q => slv_reg2(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_config_wdata(24),
      Q => slv_reg2(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_config_wdata(25),
      Q => slv_reg2(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_config_wdata(26),
      Q => slv_reg2(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_config_wdata(27),
      Q => slv_reg2(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_config_wdata(28),
      Q => slv_reg2(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_config_wdata(29),
      Q => slv_reg2(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_config_wdata(2),
      Q => slv_reg2(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_config_wdata(30),
      Q => slv_reg2(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_config_wdata(31),
      Q => slv_reg2(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_config_wdata(3),
      Q => slv_reg2(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_config_wdata(4),
      Q => slv_reg2(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_config_wdata(5),
      Q => slv_reg2(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_config_wdata(6),
      Q => slv_reg2(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_config_wdata(7),
      Q => slv_reg2(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_config_wdata(8),
      Q => slv_reg2(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_config_wdata(9),
      Q => slv_reg2(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s_axi_config_wstrb(1),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s_axi_config_wstrb(2),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s_axi_config_wstrb(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s_axi_config_wstrb(0),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_config_wdata(0),
      Q => slv_reg3(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_config_wdata(10),
      Q => slv_reg3(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_config_wdata(11),
      Q => slv_reg3(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_config_wdata(12),
      Q => slv_reg3(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_config_wdata(13),
      Q => slv_reg3(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_config_wdata(14),
      Q => slv_reg3(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_config_wdata(15),
      Q => slv_reg3(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_config_wdata(16),
      Q => slv_reg3(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_config_wdata(17),
      Q => slv_reg3(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_config_wdata(18),
      Q => slv_reg3(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_config_wdata(19),
      Q => slv_reg3(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_config_wdata(1),
      Q => slv_reg3(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_config_wdata(20),
      Q => slv_reg3(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_config_wdata(21),
      Q => slv_reg3(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_config_wdata(22),
      Q => slv_reg3(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_config_wdata(23),
      Q => slv_reg3(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_config_wdata(24),
      Q => slv_reg3(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_config_wdata(25),
      Q => slv_reg3(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_config_wdata(26),
      Q => slv_reg3(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_config_wdata(27),
      Q => slv_reg3(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_config_wdata(28),
      Q => slv_reg3(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_config_wdata(29),
      Q => slv_reg3(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_config_wdata(2),
      Q => slv_reg3(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_config_wdata(30),
      Q => slv_reg3(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_config_wdata(31),
      Q => slv_reg3(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_config_wdata(3),
      Q => slv_reg3(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_config_wdata(4),
      Q => slv_reg3(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_config_wdata(5),
      Q => slv_reg3(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_config_wdata(6),
      Q => slv_reg3(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_config_wdata(7),
      Q => slv_reg3(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_config_wdata(8),
      Q => slv_reg3(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_config_wdata(9),
      Q => slv_reg3(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_config_wstrb(1),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_config_wstrb(2),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_config_wstrb(3),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_config_wstrb(0),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_config_wdata(0),
      Q => slv_reg4(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_config_wdata(10),
      Q => slv_reg4(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_config_wdata(11),
      Q => slv_reg4(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_config_wdata(12),
      Q => slv_reg4(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_config_wdata(13),
      Q => slv_reg4(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_config_wdata(14),
      Q => slv_reg4(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_config_wdata(15),
      Q => slv_reg4(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_config_wdata(16),
      Q => slv_reg4(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_config_wdata(17),
      Q => slv_reg4(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_config_wdata(18),
      Q => slv_reg4(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_config_wdata(19),
      Q => slv_reg4(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_config_wdata(1),
      Q => slv_reg4(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_config_wdata(20),
      Q => slv_reg4(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_config_wdata(21),
      Q => slv_reg4(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_config_wdata(22),
      Q => slv_reg4(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_config_wdata(23),
      Q => slv_reg4(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_config_wdata(24),
      Q => slv_reg4(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_config_wdata(25),
      Q => slv_reg4(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_config_wdata(26),
      Q => slv_reg4(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_config_wdata(27),
      Q => slv_reg4(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_config_wdata(28),
      Q => slv_reg4(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_config_wdata(29),
      Q => slv_reg4(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_config_wdata(2),
      Q => slv_reg4(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_config_wdata(30),
      Q => slv_reg4(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_config_wdata(31),
      Q => slv_reg4(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_config_wdata(3),
      Q => slv_reg4(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_config_wdata(4),
      Q => slv_reg4(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_config_wdata(5),
      Q => slv_reg4(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_config_wdata(6),
      Q => slv_reg4(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_config_wdata(7),
      Q => slv_reg4(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_config_wdata(8),
      Q => slv_reg4(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_config_wdata(9),
      Q => slv_reg4(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg5[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s_axi_config_wstrb(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[15]_i_1_n_0\
    );
\slv_reg5[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s_axi_config_wstrb(2),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[23]_i_1_n_0\
    );
\slv_reg5[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s_axi_config_wstrb(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[31]_i_1_n_0\
    );
\slv_reg5[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s_axi_config_wstrb(0),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[7]_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_config_wdata(0),
      Q => slv_reg5(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_config_wdata(10),
      Q => slv_reg5(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_config_wdata(11),
      Q => slv_reg5(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_config_wdata(12),
      Q => slv_reg5(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_config_wdata(13),
      Q => slv_reg5(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_config_wdata(14),
      Q => slv_reg5(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_config_wdata(15),
      Q => slv_reg5(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_config_wdata(16),
      Q => slv_reg5(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_config_wdata(17),
      Q => slv_reg5(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_config_wdata(18),
      Q => slv_reg5(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_config_wdata(19),
      Q => slv_reg5(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_config_wdata(1),
      Q => slv_reg5(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_config_wdata(20),
      Q => slv_reg5(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_config_wdata(21),
      Q => slv_reg5(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_config_wdata(22),
      Q => slv_reg5(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_config_wdata(23),
      Q => slv_reg5(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_config_wdata(24),
      Q => slv_reg5(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_config_wdata(25),
      Q => slv_reg5(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_config_wdata(26),
      Q => slv_reg5(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_config_wdata(27),
      Q => slv_reg5(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_config_wdata(28),
      Q => slv_reg5(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_config_wdata(29),
      Q => slv_reg5(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_config_wdata(2),
      Q => slv_reg5(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_config_wdata(30),
      Q => slv_reg5(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_config_wdata(31),
      Q => slv_reg5(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_config_wdata(3),
      Q => slv_reg5(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_config_wdata(4),
      Q => slv_reg5(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_config_wdata(5),
      Q => slv_reg5(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_config_wdata(6),
      Q => slv_reg5(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_config_wdata(7),
      Q => slv_reg5(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_config_wdata(8),
      Q => slv_reg5(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_config_wdata(9),
      Q => slv_reg5(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s_axi_config_wstrb(1),
      I4 => p_0_in(2),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s_axi_config_wstrb(2),
      I4 => p_0_in(2),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s_axi_config_wstrb(3),
      I4 => p_0_in(2),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s_axi_config_wstrb(0),
      I4 => p_0_in(2),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_config_wdata(0),
      Q => slv_reg6(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_config_wdata(10),
      Q => slv_reg6(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_config_wdata(11),
      Q => slv_reg6(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_config_wdata(12),
      Q => slv_reg6(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_config_wdata(13),
      Q => slv_reg6(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_config_wdata(14),
      Q => slv_reg6(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_config_wdata(15),
      Q => slv_reg6(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_config_wdata(16),
      Q => slv_reg6(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_config_wdata(17),
      Q => slv_reg6(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_config_wdata(18),
      Q => slv_reg6(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_config_wdata(19),
      Q => slv_reg6(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_config_wdata(1),
      Q => slv_reg6(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_config_wdata(20),
      Q => slv_reg6(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_config_wdata(21),
      Q => slv_reg6(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_config_wdata(22),
      Q => slv_reg6(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_config_wdata(23),
      Q => slv_reg6(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_config_wdata(24),
      Q => slv_reg6(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_config_wdata(25),
      Q => slv_reg6(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_config_wdata(26),
      Q => slv_reg6(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_config_wdata(27),
      Q => slv_reg6(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_config_wdata(28),
      Q => slv_reg6(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_config_wdata(29),
      Q => slv_reg6(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_config_wdata(2),
      Q => slv_reg6(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_config_wdata(30),
      Q => slv_reg6(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_config_wdata(31),
      Q => slv_reg6(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_config_wdata(3),
      Q => slv_reg6(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_config_wdata(4),
      Q => slv_reg6(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_config_wdata(5),
      Q => slv_reg6(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_config_wdata(6),
      Q => slv_reg6(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_config_wdata(7),
      Q => slv_reg6(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_config_wdata(8),
      Q => slv_reg6(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_config_wdata(9),
      Q => slv_reg6(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg7[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_config_wstrb(1),
      O => \slv_reg7[15]_i_1_n_0\
    );
\slv_reg7[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_config_wstrb(2),
      O => \slv_reg7[23]_i_1_n_0\
    );
\slv_reg7[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_config_wstrb(3),
      O => \slv_reg7[31]_i_1_n_0\
    );
\slv_reg7[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_config_wstrb(0),
      O => \slv_reg7[7]_i_1_n_0\
    );
\slv_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_config_wdata(0),
      Q => slv_reg7(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_config_wdata(10),
      Q => slv_reg7(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_config_wdata(11),
      Q => slv_reg7(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_config_wdata(12),
      Q => slv_reg7(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_config_wdata(13),
      Q => slv_reg7(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_config_wdata(14),
      Q => slv_reg7(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_config_wdata(15),
      Q => slv_reg7(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_config_wdata(16),
      Q => slv_reg7(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_config_wdata(17),
      Q => slv_reg7(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_config_wdata(18),
      Q => slv_reg7(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_config_wdata(19),
      Q => slv_reg7(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_config_wdata(1),
      Q => slv_reg7(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_config_wdata(20),
      Q => slv_reg7(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_config_wdata(21),
      Q => slv_reg7(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_config_wdata(22),
      Q => slv_reg7(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_config_wdata(23),
      Q => slv_reg7(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_config_wdata(24),
      Q => slv_reg7(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_config_wdata(25),
      Q => slv_reg7(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_config_wdata(26),
      Q => slv_reg7(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_config_wdata(27),
      Q => slv_reg7(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_config_wdata(28),
      Q => slv_reg7(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_config_wdata(29),
      Q => slv_reg7(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_config_wdata(2),
      Q => slv_reg7(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_config_wdata(30),
      Q => slv_reg7(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_config_wdata(31),
      Q => slv_reg7(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_config_wdata(3),
      Q => slv_reg7(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_config_wdata(4),
      Q => slv_reg7(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_config_wdata(5),
      Q => slv_reg7(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_config_wdata(6),
      Q => slv_reg7(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_config_wdata(7),
      Q => slv_reg7(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_config_wdata(8),
      Q => slv_reg7(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_config_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_config_wdata(9),
      Q => slv_reg7(9),
      R => axi_awready_i_1_n_0
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_config_arvalid,
      I1 => \^s_axi_config_rvalid\,
      I2 => \^axi_arready_reg_0\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_iis_deser is
  port (
    CLK_100MHZ : in STD_LOGIC;
    SCLK : in STD_LOGIC;
    LRCLK : in STD_LOGIC;
    SDATA : in STD_LOGIC;
    EN : in STD_LOGIC;
    LDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    RDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    VALID : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_iis_deser : entity is "iis_deser";
end effects_loop_audio_fifo2stream_v2_0_0_iis_deser;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_iis_deser is
  signal \FSM_onehot_iis_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_iis_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_iis_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_iis_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_iis_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_iis_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_iis_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_iis_state[6]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_iis_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_iis_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_iis_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_iis_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_iis_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \^ldata\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^rdata\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \bit_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal bit_cntr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal bit_rdy : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal ldata_reg : STD_LOGIC;
  signal ldata_reg0 : STD_LOGIC;
  signal lrclk_d1 : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rdata_reg0 : STD_LOGIC;
  signal sclk_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_iis_state[0]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \FSM_onehot_iis_state[6]_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \FSM_onehot_iis_state[6]_i_6\ : label is "soft_lutpair110";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_iis_state_reg[0]\ : label is "skip_left:1000000,read_left:0100000,wait_right:0010000,skip_right:0001000,read_right:0000010,wait_left:0000100,reset:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_iis_state_reg[1]\ : label is "skip_left:1000000,read_left:0100000,wait_right:0010000,skip_right:0001000,read_right:0000010,wait_left:0000100,reset:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_iis_state_reg[2]\ : label is "skip_left:1000000,read_left:0100000,wait_right:0010000,skip_right:0001000,read_right:0000010,wait_left:0000100,reset:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_iis_state_reg[3]\ : label is "skip_left:1000000,read_left:0100000,wait_right:0010000,skip_right:0001000,read_right:0000010,wait_left:0000100,reset:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_iis_state_reg[4]\ : label is "skip_left:1000000,read_left:0100000,wait_right:0010000,skip_right:0001000,read_right:0000010,wait_left:0000100,reset:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_iis_state_reg[5]\ : label is "skip_left:1000000,read_left:0100000,wait_right:0010000,skip_right:0001000,read_right:0000010,wait_left:0000100,reset:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_iis_state_reg[6]\ : label is "skip_left:1000000,read_left:0100000,wait_right:0010000,skip_right:0001000,read_right:0000010,wait_left:0000100,reset:0000001";
  attribute SOFT_HLUTNM of \bit_cntr[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \bit_cntr[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \bit_cntr[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \bit_cntr[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \bit_cntr[4]_i_3\ : label is "soft_lutpair110";
begin
  LDATA(23 downto 0) <= \^ldata\(23 downto 0);
  RDATA(23 downto 0) <= \^rdata\(23 downto 0);
\FSM_onehot_iis_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAFFFFBBBA0000"
    )
        port map (
      I0 => \FSM_onehot_iis_state[0]_i_2_n_0\,
      I1 => EN,
      I2 => \FSM_onehot_iis_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_iis_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_iis_state[6]_i_2_n_0\,
      I5 => ldata_reg,
      O => \FSM_onehot_iis_state[0]_i_1_n_0\
    );
\FSM_onehot_iis_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => \FSM_onehot_iis_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_iis_state_reg_n_0_[6]\,
      I2 => EN,
      I3 => \FSM_onehot_iis_state_reg_n_0_[1]\,
      I4 => p_0_in2_in,
      O => \FSM_onehot_iis_state[0]_i_2_n_0\
    );
\FSM_onehot_iis_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => EN,
      I1 => \FSM_onehot_iis_state_reg_n_0_[1]\,
      I2 => ldata_reg,
      I3 => \FSM_onehot_iis_state[6]_i_2_n_0\,
      I4 => \FSM_onehot_iis_state_reg_n_0_[2]\,
      O => \FSM_onehot_iis_state[2]_i_1_n_0\
    );
\FSM_onehot_iis_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_iis_state[6]_i_2_n_0\,
      I1 => EN,
      O => \FSM_onehot_iis_state[6]_i_1_n_0\
    );
\FSM_onehot_iis_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAEEFAFEEAE"
    )
        port map (
      I0 => \FSM_onehot_iis_state[6]_i_3_n_0\,
      I1 => \FSM_onehot_iis_state[6]_i_4_n_0\,
      I2 => EN,
      I3 => bit_rdy,
      I4 => \FSM_onehot_iis_state[6]_i_5_n_0\,
      I5 => eqOp,
      O => \FSM_onehot_iis_state[6]_i_2_n_0\
    );
\FSM_onehot_iis_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF06240FFF0"
    )
        port map (
      I0 => LRCLK,
      I1 => lrclk_d1,
      I2 => \FSM_onehot_iis_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_iis_state_reg_n_0_[4]\,
      I4 => EN,
      I5 => ldata_reg,
      O => \FSM_onehot_iis_state[6]_i_3_n_0\
    );
\FSM_onehot_iis_state[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_iis_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_iis_state_reg_n_0_[6]\,
      O => \FSM_onehot_iis_state[6]_i_4_n_0\
    );
\FSM_onehot_iis_state[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_iis_state_reg_n_0_[1]\,
      I1 => p_0_in2_in,
      O => \FSM_onehot_iis_state[6]_i_5_n_0\
    );
\FSM_onehot_iis_state[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => bit_cntr_reg(0),
      I1 => bit_cntr_reg(1),
      I2 => bit_cntr_reg(2),
      I3 => bit_cntr_reg(4),
      I4 => bit_cntr_reg(3),
      O => eqOp
    );
\FSM_onehot_iis_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_100MHZ,
      CE => '1',
      D => \FSM_onehot_iis_state[0]_i_1_n_0\,
      Q => ldata_reg,
      R => '0'
    );
\FSM_onehot_iis_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => \FSM_onehot_iis_state[6]_i_2_n_0\,
      D => \FSM_onehot_iis_state_reg_n_0_[3]\,
      Q => \FSM_onehot_iis_state_reg_n_0_[1]\,
      R => \FSM_onehot_iis_state[6]_i_1_n_0\
    );
\FSM_onehot_iis_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => '1',
      D => \FSM_onehot_iis_state[2]_i_1_n_0\,
      Q => \FSM_onehot_iis_state_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_iis_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => \FSM_onehot_iis_state[6]_i_2_n_0\,
      D => \FSM_onehot_iis_state_reg_n_0_[4]\,
      Q => \FSM_onehot_iis_state_reg_n_0_[3]\,
      R => \FSM_onehot_iis_state[6]_i_1_n_0\
    );
\FSM_onehot_iis_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => \FSM_onehot_iis_state[6]_i_2_n_0\,
      D => p_0_in2_in,
      Q => \FSM_onehot_iis_state_reg_n_0_[4]\,
      R => \FSM_onehot_iis_state[6]_i_1_n_0\
    );
\FSM_onehot_iis_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => \FSM_onehot_iis_state[6]_i_2_n_0\,
      D => \FSM_onehot_iis_state_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \FSM_onehot_iis_state[6]_i_1_n_0\
    );
\FSM_onehot_iis_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => \FSM_onehot_iis_state[6]_i_2_n_0\,
      D => \FSM_onehot_iis_state_reg_n_0_[2]\,
      Q => \FSM_onehot_iis_state_reg_n_0_[6]\,
      R => \FSM_onehot_iis_state[6]_i_1_n_0\
    );
VALID_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_onehot_iis_state_reg_n_0_[1]\,
      I1 => bit_cntr_reg(3),
      I2 => bit_cntr_reg(4),
      I3 => bit_cntr_reg(2),
      I4 => bit_cntr_reg(1),
      I5 => bit_cntr_reg(0),
      O => VALID
    );
\bit_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bit_cntr_reg(0),
      O => plusOp(0)
    );
\bit_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bit_cntr_reg(0),
      I1 => bit_cntr_reg(1),
      O => plusOp(1)
    );
\bit_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => bit_cntr_reg(0),
      I1 => bit_cntr_reg(1),
      I2 => bit_cntr_reg(2),
      O => plusOp(2)
    );
\bit_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => bit_cntr_reg(1),
      I1 => bit_cntr_reg(0),
      I2 => bit_cntr_reg(2),
      I3 => bit_cntr_reg(3),
      O => plusOp(3)
    );
\bit_cntr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => \FSM_onehot_iis_state_reg_n_0_[1]\,
      O => \bit_cntr[4]_i_1_n_0\
    );
\bit_cntr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => SCLK,
      I1 => sclk_d1,
      O => bit_rdy
    );
\bit_cntr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => bit_cntr_reg(2),
      I1 => bit_cntr_reg(0),
      I2 => bit_cntr_reg(1),
      I3 => bit_cntr_reg(3),
      I4 => bit_cntr_reg(4),
      O => plusOp(4)
    );
\bit_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => bit_rdy,
      D => plusOp(0),
      Q => bit_cntr_reg(0),
      R => \bit_cntr[4]_i_1_n_0\
    );
\bit_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => bit_rdy,
      D => plusOp(1),
      Q => bit_cntr_reg(1),
      R => \bit_cntr[4]_i_1_n_0\
    );
\bit_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => bit_rdy,
      D => plusOp(2),
      Q => bit_cntr_reg(2),
      R => \bit_cntr[4]_i_1_n_0\
    );
\bit_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => bit_rdy,
      D => plusOp(3),
      Q => bit_cntr_reg(3),
      R => \bit_cntr[4]_i_1_n_0\
    );
\bit_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => bit_rdy,
      D => plusOp(4),
      Q => bit_cntr_reg(4),
      R => \bit_cntr[4]_i_1_n_0\
    );
\ldata_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => sclk_d1,
      I2 => SCLK,
      O => ldata_reg0
    );
\ldata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => SDATA,
      Q => \^ldata\(0),
      R => ldata_reg
    );
\ldata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(9),
      Q => \^ldata\(10),
      R => ldata_reg
    );
\ldata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(10),
      Q => \^ldata\(11),
      R => ldata_reg
    );
\ldata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(11),
      Q => \^ldata\(12),
      R => ldata_reg
    );
\ldata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(12),
      Q => \^ldata\(13),
      R => ldata_reg
    );
\ldata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(13),
      Q => \^ldata\(14),
      R => ldata_reg
    );
\ldata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(14),
      Q => \^ldata\(15),
      R => ldata_reg
    );
\ldata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(15),
      Q => \^ldata\(16),
      R => ldata_reg
    );
\ldata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(16),
      Q => \^ldata\(17),
      R => ldata_reg
    );
\ldata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(17),
      Q => \^ldata\(18),
      R => ldata_reg
    );
\ldata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(18),
      Q => \^ldata\(19),
      R => ldata_reg
    );
\ldata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(0),
      Q => \^ldata\(1),
      R => ldata_reg
    );
\ldata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(19),
      Q => \^ldata\(20),
      R => ldata_reg
    );
\ldata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(20),
      Q => \^ldata\(21),
      R => ldata_reg
    );
\ldata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(21),
      Q => \^ldata\(22),
      R => ldata_reg
    );
\ldata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(22),
      Q => \^ldata\(23),
      R => ldata_reg
    );
\ldata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(1),
      Q => \^ldata\(2),
      R => ldata_reg
    );
\ldata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(2),
      Q => \^ldata\(3),
      R => ldata_reg
    );
\ldata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(3),
      Q => \^ldata\(4),
      R => ldata_reg
    );
\ldata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(4),
      Q => \^ldata\(5),
      R => ldata_reg
    );
\ldata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(5),
      Q => \^ldata\(6),
      R => ldata_reg
    );
\ldata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(6),
      Q => \^ldata\(7),
      R => ldata_reg
    );
\ldata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(7),
      Q => \^ldata\(8),
      R => ldata_reg
    );
\ldata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => ldata_reg0,
      D => \^ldata\(8),
      Q => \^ldata\(9),
      R => ldata_reg
    );
lrclk_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => '1',
      D => LRCLK,
      Q => lrclk_d1,
      R => '0'
    );
\rdata_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_iis_state_reg_n_0_[1]\,
      I1 => sclk_d1,
      I2 => SCLK,
      O => rdata_reg0
    );
\rdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => SDATA,
      Q => \^rdata\(0),
      R => ldata_reg
    );
\rdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(9),
      Q => \^rdata\(10),
      R => ldata_reg
    );
\rdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(10),
      Q => \^rdata\(11),
      R => ldata_reg
    );
\rdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(11),
      Q => \^rdata\(12),
      R => ldata_reg
    );
\rdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(12),
      Q => \^rdata\(13),
      R => ldata_reg
    );
\rdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(13),
      Q => \^rdata\(14),
      R => ldata_reg
    );
\rdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(14),
      Q => \^rdata\(15),
      R => ldata_reg
    );
\rdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(15),
      Q => \^rdata\(16),
      R => ldata_reg
    );
\rdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(16),
      Q => \^rdata\(17),
      R => ldata_reg
    );
\rdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(17),
      Q => \^rdata\(18),
      R => ldata_reg
    );
\rdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(18),
      Q => \^rdata\(19),
      R => ldata_reg
    );
\rdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(0),
      Q => \^rdata\(1),
      R => ldata_reg
    );
\rdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(19),
      Q => \^rdata\(20),
      R => ldata_reg
    );
\rdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(20),
      Q => \^rdata\(21),
      R => ldata_reg
    );
\rdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(21),
      Q => \^rdata\(22),
      R => ldata_reg
    );
\rdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(22),
      Q => \^rdata\(23),
      R => ldata_reg
    );
\rdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(1),
      Q => \^rdata\(2),
      R => ldata_reg
    );
\rdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(2),
      Q => \^rdata\(3),
      R => ldata_reg
    );
\rdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(3),
      Q => \^rdata\(4),
      R => ldata_reg
    );
\rdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(4),
      Q => \^rdata\(5),
      R => ldata_reg
    );
\rdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(5),
      Q => \^rdata\(6),
      R => ldata_reg
    );
\rdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(6),
      Q => \^rdata\(7),
      R => ldata_reg
    );
\rdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(7),
      Q => \^rdata\(8),
      R => ldata_reg
    );
\rdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => rdata_reg0,
      D => \^rdata\(8),
      Q => \^rdata\(9),
      R => ldata_reg
    );
sclk_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_100MHZ,
      CE => '1',
      D => SCLK,
      Q => sclk_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_iis_ser is
  port (
    SDATA_O : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_100mhz : in STD_LOGIC;
    \count_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_iis_ser : entity is "iis_ser";
end effects_loop_audio_fifo2stream_v2_0_0_iis_ser;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_iis_ser is
  signal \FSM_onehot_iis_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_iis_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_iis_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_iis_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_iis_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^sdata_o\ : STD_LOGIC;
  signal \bit_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal bit_cntr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ldata_reg : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \ldata_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \ldata_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ldata_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal ldata_reg_0 : STD_LOGIC;
  signal lrclk_d1 : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rdata_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \rdata_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sclk_d1 : STD_LOGIC;
  signal sdata_reg_i_1_n_0 : STD_LOGIC;
  signal sdata_reg_i_2_n_0 : STD_LOGIC;
  signal sdata_reg_i_3_n_0 : STD_LOGIC;
  signal write_bit : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_iis_state_reg[0]\ : label is "write_left:10000,wait_right:01000,write_right:00010,wait_left:00100,reset:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_iis_state_reg[1]\ : label is "write_left:10000,wait_right:01000,write_right:00010,wait_left:00100,reset:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_iis_state_reg[2]\ : label is "write_left:10000,wait_right:01000,write_right:00010,wait_left:00100,reset:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_iis_state_reg[3]\ : label is "write_left:10000,wait_right:01000,write_right:00010,wait_left:00100,reset:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_iis_state_reg[4]\ : label is "write_left:10000,wait_right:01000,write_right:00010,wait_left:00100,reset:00001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bit_cntr[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \bit_cntr[2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \bit_cntr[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \bit_cntr[4]_i_3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rdata_reg[0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of sdata_reg_i_2 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of sdata_reg_i_3 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of txfifo_i_1 : label is "soft_lutpair158";
begin
  SDATA_O <= \^sdata_o\;
\FSM_onehot_iis_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_iis_state_reg_n_0_[1]\,
      I1 => ldata_reg_0,
      O => \FSM_onehot_iis_state[2]_i_1_n_0\
    );
\FSM_onehot_iis_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEEEFEEFEEEEEE"
    )
        port map (
      I0 => \FSM_onehot_iis_state[4]_i_2_n_0\,
      I1 => ldata_reg_0,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \FSM_onehot_iis_state_reg_n_0_[3]\,
      I5 => p_0_in4_in,
      O => \FSM_onehot_iis_state[4]_i_1_n_0\
    );
\FSM_onehot_iis_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => bit_cntr_reg(1),
      I1 => bit_cntr_reg(0),
      I2 => bit_cntr_reg(3),
      I3 => bit_cntr_reg(2),
      I4 => bit_cntr_reg(4),
      I5 => \bit_cntr[4]_i_1_n_0\,
      O => \FSM_onehot_iis_state[4]_i_2_n_0\
    );
\FSM_onehot_iis_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_100mhz,
      CE => \FSM_onehot_iis_state[4]_i_1_n_0\,
      D => '0',
      Q => ldata_reg_0,
      R => '0'
    );
\FSM_onehot_iis_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \FSM_onehot_iis_state[4]_i_1_n_0\,
      D => \FSM_onehot_iis_state_reg_n_0_[3]\,
      Q => \FSM_onehot_iis_state_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_iis_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \FSM_onehot_iis_state[4]_i_1_n_0\,
      D => \FSM_onehot_iis_state[2]_i_1_n_0\,
      Q => p_0_in4_in,
      R => '0'
    );
\FSM_onehot_iis_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \FSM_onehot_iis_state[4]_i_1_n_0\,
      D => p_0_in2_in,
      Q => \FSM_onehot_iis_state_reg_n_0_[3]\,
      R => '0'
    );
\FSM_onehot_iis_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \FSM_onehot_iis_state[4]_i_1_n_0\,
      D => p_0_in4_in,
      Q => p_0_in2_in,
      R => '0'
    );
\bit_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bit_cntr_reg(0),
      O => plusOp(0)
    );
\bit_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bit_cntr_reg(0),
      I1 => bit_cntr_reg(1),
      O => plusOp(1)
    );
\bit_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => bit_cntr_reg(2),
      I1 => bit_cntr_reg(1),
      I2 => bit_cntr_reg(0),
      O => plusOp(2)
    );
\bit_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => bit_cntr_reg(3),
      I1 => bit_cntr_reg(0),
      I2 => bit_cntr_reg(1),
      I3 => bit_cntr_reg(2),
      O => plusOp(3)
    );
\bit_cntr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => \FSM_onehot_iis_state_reg_n_0_[1]\,
      O => \bit_cntr[4]_i_1_n_0\
    );
\bit_cntr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sclk_d1,
      I1 => Q(0),
      O => write_bit
    );
\bit_cntr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => bit_cntr_reg(4),
      I1 => bit_cntr_reg(2),
      I2 => bit_cntr_reg(1),
      I3 => bit_cntr_reg(0),
      I4 => bit_cntr_reg(3),
      O => plusOp(4)
    );
\bit_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => write_bit,
      D => plusOp(0),
      Q => bit_cntr_reg(0),
      R => \bit_cntr[4]_i_1_n_0\
    );
\bit_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => write_bit,
      D => plusOp(1),
      Q => bit_cntr_reg(1),
      R => \bit_cntr[4]_i_1_n_0\
    );
\bit_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => write_bit,
      D => plusOp(2),
      Q => bit_cntr_reg(2),
      R => \bit_cntr[4]_i_1_n_0\
    );
\bit_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => write_bit,
      D => plusOp(3),
      Q => bit_cntr_reg(3),
      R => \bit_cntr[4]_i_1_n_0\
    );
\bit_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => write_bit,
      D => plusOp(4),
      Q => bit_cntr_reg(4),
      R => \bit_cntr[4]_i_1_n_0\
    );
\ldata_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(10),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(9),
      O => \ldata_reg[10]_i_1_n_0\
    );
\ldata_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(11),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(10),
      O => \ldata_reg[11]_i_1_n_0\
    );
\ldata_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(12),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(11),
      O => \ldata_reg[12]_i_1_n_0\
    );
\ldata_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(13),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(12),
      O => \ldata_reg[13]_i_1_n_0\
    );
\ldata_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(14),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(13),
      O => \ldata_reg[14]_i_1_n_0\
    );
\ldata_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(15),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(14),
      O => \ldata_reg[15]_i_1_n_0\
    );
\ldata_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(16),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(15),
      O => \ldata_reg[16]_i_1_n_0\
    );
\ldata_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(17),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(16),
      O => \ldata_reg[17]_i_1_n_0\
    );
\ldata_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(18),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(17),
      O => \ldata_reg[18]_i_1_n_0\
    );
\ldata_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(19),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(18),
      O => \ldata_reg[19]_i_1_n_0\
    );
\ldata_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(1),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(0),
      O => \ldata_reg[1]_i_1_n_0\
    );
\ldata_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(20),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(19),
      O => \ldata_reg[20]_i_1_n_0\
    );
\ldata_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(21),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(20),
      O => \ldata_reg[21]_i_1_n_0\
    );
\ldata_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(22),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(21),
      O => \ldata_reg[22]_i_1_n_0\
    );
\ldata_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FF202020202020"
    )
        port map (
      I0 => sclk_d1,
      I1 => Q(0),
      I2 => p_0_in2_in,
      I3 => Q(1),
      I4 => lrclk_d1,
      I5 => p_0_in4_in,
      O => \ldata_reg[23]_i_1_n_0\
    );
\ldata_reg[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(23),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(22),
      O => \ldata_reg[23]_i_2_n_0\
    );
\ldata_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(2),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(1),
      O => \ldata_reg[2]_i_1_n_0\
    );
\ldata_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(3),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(2),
      O => \ldata_reg[3]_i_1_n_0\
    );
\ldata_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(4),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(3),
      O => \ldata_reg[4]_i_1_n_0\
    );
\ldata_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(5),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(4),
      O => \ldata_reg[5]_i_1_n_0\
    );
\ldata_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(6),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(5),
      O => \ldata_reg[6]_i_1_n_0\
    );
\ldata_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(7),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(6),
      O => \ldata_reg[7]_i_1_n_0\
    );
\ldata_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(8),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(7),
      O => \ldata_reg[8]_i_1_n_0\
    );
\ldata_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(9),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => ldata_reg(8),
      O => \ldata_reg[9]_i_1_n_0\
    );
\ldata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => p_1_in(0),
      Q => ldata_reg(0),
      R => ldata_reg_0
    );
\ldata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[10]_i_1_n_0\,
      Q => ldata_reg(10),
      R => ldata_reg_0
    );
\ldata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[11]_i_1_n_0\,
      Q => ldata_reg(11),
      R => ldata_reg_0
    );
\ldata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[12]_i_1_n_0\,
      Q => ldata_reg(12),
      R => ldata_reg_0
    );
\ldata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[13]_i_1_n_0\,
      Q => ldata_reg(13),
      R => ldata_reg_0
    );
\ldata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[14]_i_1_n_0\,
      Q => ldata_reg(14),
      R => ldata_reg_0
    );
\ldata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[15]_i_1_n_0\,
      Q => ldata_reg(15),
      R => ldata_reg_0
    );
\ldata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[16]_i_1_n_0\,
      Q => ldata_reg(16),
      R => ldata_reg_0
    );
\ldata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[17]_i_1_n_0\,
      Q => ldata_reg(17),
      R => ldata_reg_0
    );
\ldata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[18]_i_1_n_0\,
      Q => ldata_reg(18),
      R => ldata_reg_0
    );
\ldata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[19]_i_1_n_0\,
      Q => ldata_reg(19),
      R => ldata_reg_0
    );
\ldata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[1]_i_1_n_0\,
      Q => ldata_reg(1),
      R => ldata_reg_0
    );
\ldata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[20]_i_1_n_0\,
      Q => ldata_reg(20),
      R => ldata_reg_0
    );
\ldata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[21]_i_1_n_0\,
      Q => ldata_reg(21),
      R => ldata_reg_0
    );
\ldata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[22]_i_1_n_0\,
      Q => ldata_reg(22),
      R => ldata_reg_0
    );
\ldata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[23]_i_2_n_0\,
      Q => p_2_in,
      R => ldata_reg_0
    );
\ldata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[2]_i_1_n_0\,
      Q => ldata_reg(2),
      R => ldata_reg_0
    );
\ldata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[3]_i_1_n_0\,
      Q => ldata_reg(3),
      R => ldata_reg_0
    );
\ldata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[4]_i_1_n_0\,
      Q => ldata_reg(4),
      R => ldata_reg_0
    );
\ldata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[5]_i_1_n_0\,
      Q => ldata_reg(5),
      R => ldata_reg_0
    );
\ldata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[6]_i_1_n_0\,
      Q => ldata_reg(6),
      R => ldata_reg_0
    );
\ldata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[7]_i_1_n_0\,
      Q => ldata_reg(7),
      R => ldata_reg_0
    );
\ldata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[8]_i_1_n_0\,
      Q => ldata_reg(8),
      R => ldata_reg_0
    );
\ldata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \ldata_reg[23]_i_1_n_0\,
      D => \ldata_reg[9]_i_1_n_0\,
      Q => ldata_reg(9),
      R => ldata_reg_0
    );
lrclk_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => '1',
      D => Q(1),
      Q => lrclk_d1,
      R => '0'
    );
\rdata_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => dout(0),
      I1 => Q(1),
      I2 => lrclk_d1,
      I3 => p_0_in4_in,
      O => p_1_in(0)
    );
\rdata_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(10),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[9]\,
      O => p_1_in(10)
    );
\rdata_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(11),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[10]\,
      O => p_1_in(11)
    );
\rdata_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(12),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[11]\,
      O => p_1_in(12)
    );
\rdata_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(13),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[12]\,
      O => p_1_in(13)
    );
\rdata_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(14),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[13]\,
      O => p_1_in(14)
    );
\rdata_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(15),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[14]\,
      O => p_1_in(15)
    );
\rdata_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(16),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[15]\,
      O => p_1_in(16)
    );
\rdata_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(17),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[16]\,
      O => p_1_in(17)
    );
\rdata_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(18),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[17]\,
      O => p_1_in(18)
    );
\rdata_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(19),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[18]\,
      O => p_1_in(19)
    );
\rdata_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(1),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[0]\,
      O => p_1_in(1)
    );
\rdata_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(20),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[19]\,
      O => p_1_in(20)
    );
\rdata_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(21),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[20]\,
      O => p_1_in(21)
    );
\rdata_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(22),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[21]\,
      O => p_1_in(22)
    );
\rdata_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FF202020202020"
    )
        port map (
      I0 => sclk_d1,
      I1 => Q(0),
      I2 => \FSM_onehot_iis_state_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => lrclk_d1,
      I5 => p_0_in4_in,
      O => \rdata_reg[23]_i_1_n_0\
    );
\rdata_reg[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(23),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[22]\,
      O => p_1_in(23)
    );
\rdata_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(2),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[1]\,
      O => p_1_in(2)
    );
\rdata_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(3),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[2]\,
      O => p_1_in(3)
    );
\rdata_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(4),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[3]\,
      O => p_1_in(4)
    );
\rdata_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(5),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[4]\,
      O => p_1_in(5)
    );
\rdata_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(6),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[5]\,
      O => p_1_in(6)
    );
\rdata_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(7),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[6]\,
      O => p_1_in(7)
    );
\rdata_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(8),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[7]\,
      O => p_1_in(8)
    );
\rdata_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => dout(9),
      I1 => p_0_in4_in,
      I2 => lrclk_d1,
      I3 => Q(1),
      I4 => \rdata_reg_reg_n_0_[8]\,
      O => p_1_in(9)
    );
\rdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(0),
      Q => \rdata_reg_reg_n_0_[0]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(10),
      Q => \rdata_reg_reg_n_0_[10]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(11),
      Q => \rdata_reg_reg_n_0_[11]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(12),
      Q => \rdata_reg_reg_n_0_[12]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(13),
      Q => \rdata_reg_reg_n_0_[13]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(14),
      Q => \rdata_reg_reg_n_0_[14]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(15),
      Q => \rdata_reg_reg_n_0_[15]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(16),
      Q => \rdata_reg_reg_n_0_[16]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(17),
      Q => \rdata_reg_reg_n_0_[17]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(18),
      Q => \rdata_reg_reg_n_0_[18]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(19),
      Q => \rdata_reg_reg_n_0_[19]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(1),
      Q => \rdata_reg_reg_n_0_[1]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(20),
      Q => \rdata_reg_reg_n_0_[20]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(21),
      Q => \rdata_reg_reg_n_0_[21]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(22),
      Q => \rdata_reg_reg_n_0_[22]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(23),
      Q => \rdata_reg_reg_n_0_[23]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(2),
      Q => \rdata_reg_reg_n_0_[2]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(3),
      Q => \rdata_reg_reg_n_0_[3]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(4),
      Q => \rdata_reg_reg_n_0_[4]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(5),
      Q => \rdata_reg_reg_n_0_[5]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(6),
      Q => \rdata_reg_reg_n_0_[6]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(7),
      Q => \rdata_reg_reg_n_0_[7]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(8),
      Q => \rdata_reg_reg_n_0_[8]\,
      R => ldata_reg_0
    );
\rdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => \rdata_reg[23]_i_1_n_0\,
      D => p_1_in(9),
      Q => \rdata_reg_reg_n_0_[9]\,
      R => ldata_reg_0
    );
sclk_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => '1',
      D => Q(0),
      Q => sclk_d1,
      R => '0'
    );
sdata_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FECE3202"
    )
        port map (
      I0 => \^sdata_o\,
      I1 => sdata_reg_i_2_n_0,
      I2 => sdata_reg_i_3_n_0,
      I3 => \rdata_reg_reg_n_0_[23]\,
      I4 => p_2_in,
      I5 => ldata_reg_0,
      O => sdata_reg_i_1_n_0
    );
sdata_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => Q(0),
      I2 => sclk_d1,
      O => sdata_reg_i_2_n_0
    );
sdata_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_iis_state_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => sclk_d1,
      O => sdata_reg_i_3_n_0
    );
sdata_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_100mhz,
      CE => '1',
      D => sdata_reg_i_1_n_0,
      Q => \^sdata_o\,
      R => '0'
    );
txfifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \count_reg[13]\(0),
      I1 => lrclk_d1,
      I2 => Q(1),
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized0\ is
  port (
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 43 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[20]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[20]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[21]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[29]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[29]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[38]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[38]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[39]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[47]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized0\ is
  signal \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[10]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[11]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[12]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[13]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[14]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[15]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[16]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[17]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[18]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[19]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[20]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[21]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[22]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[23]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[24]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[25]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[26]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[27]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[28]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[29]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[30]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[31]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[32]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[33]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[34]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[35]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[36]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[37]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[38]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[39]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[40]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[41]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[42]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[43]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[44]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[45]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[46]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[47]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[8]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[9]_i_1\ : label is "soft_lutpair137";
begin
  \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ <= \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\;
\goreg_bm.dout_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(6),
      O => D(6)
    );
\goreg_bm.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(7),
      O => D(7)
    );
\goreg_bm.dout_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOPBDOP(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[12]\(0),
      O => D(8)
    );
\goreg_bm.dout_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(0),
      O => D(9)
    );
\goreg_bm.dout_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(1),
      O => D(10)
    );
\goreg_bm.dout_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(2),
      O => D(11)
    );
\goreg_bm.dout_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(3),
      O => D(12)
    );
\goreg_bm.dout_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(4),
      O => D(13)
    );
\goreg_bm.dout_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(5),
      O => D(14)
    );
\goreg_bm.dout_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(6),
      O => D(15)
    );
\goreg_bm.dout_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(7),
      O => D(16)
    );
\goreg_bm.dout_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[21]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[21]_0\(0),
      O => D(17)
    );
\goreg_bm.dout_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(0),
      O => D(18)
    );
\goreg_bm.dout_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(1),
      O => D(19)
    );
\goreg_bm.dout_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(2),
      O => D(20)
    );
\goreg_bm.dout_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(3),
      O => D(21)
    );
\goreg_bm.dout_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(4),
      O => D(22)
    );
\goreg_bm.dout_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(5),
      O => D(23)
    );
\goreg_bm.dout_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(6),
      O => D(24)
    );
\goreg_bm.dout_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(7),
      O => D(25)
    );
\goreg_bm.dout_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[30]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[30]_0\(0),
      O => D(26)
    );
\goreg_bm.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(0),
      O => D(27)
    );
\goreg_bm.dout_i[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(1),
      O => D(28)
    );
\goreg_bm.dout_i[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(2),
      O => D(29)
    );
\goreg_bm.dout_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(3),
      O => D(30)
    );
\goreg_bm.dout_i[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(4),
      O => D(31)
    );
\goreg_bm.dout_i[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(5),
      O => D(32)
    );
\goreg_bm.dout_i[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(6),
      O => D(33)
    );
\goreg_bm.dout_i[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(7),
      O => D(34)
    );
\goreg_bm.dout_i[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[39]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[39]_0\(0),
      O => D(35)
    );
\goreg_bm.dout_i[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(0),
      O => D(36)
    );
\goreg_bm.dout_i[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(1),
      O => D(37)
    );
\goreg_bm.dout_i[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(2),
      O => D(38)
    );
\goreg_bm.dout_i[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(3),
      O => D(39)
    );
\goreg_bm.dout_i[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(4),
      O => D(40)
    );
\goreg_bm.dout_i[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(5),
      O => D(41)
    );
\goreg_bm.dout_i[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(6),
      O => D(42)
    );
\goreg_bm.dout_i[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(7),
      O => D(43)
    );
\goreg_bm.dout_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(0),
      O => D(0)
    );
\goreg_bm.dout_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(1),
      O => D(1)
    );
\goreg_bm.dout_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(2),
      O => D(2)
    );
\goreg_bm.dout_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(3),
      O => D(3)
    );
\goreg_bm.dout_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(4),
      O => D(4)
    );
\goreg_bm.dout_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(5),
      O => D(5)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1\,
      Q => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized0_13\ is
  port (
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 43 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[20]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[20]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[21]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[29]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[29]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[38]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[38]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[39]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[47]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized0_13\ : entity is "blk_mem_gen_mux";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized0_13\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized0_13\ is
  signal \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[10]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[11]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[12]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[13]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[14]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[15]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[16]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[17]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[18]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[19]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[20]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[21]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[22]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[23]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[24]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[25]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[26]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[27]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[28]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[29]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[30]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[31]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[32]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[33]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[34]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[35]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[36]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[37]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[38]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[39]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[40]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[41]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[42]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[43]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[44]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[45]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[46]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[47]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[7]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[8]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[9]_i_1\ : label is "soft_lutpair115";
begin
  \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ <= \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\;
\goreg_bm.dout_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(6),
      O => D(6)
    );
\goreg_bm.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(7),
      O => D(7)
    );
\goreg_bm.dout_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOPBDOP(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[12]\(0),
      O => D(8)
    );
\goreg_bm.dout_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(0),
      O => D(9)
    );
\goreg_bm.dout_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(1),
      O => D(10)
    );
\goreg_bm.dout_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(2),
      O => D(11)
    );
\goreg_bm.dout_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(3),
      O => D(12)
    );
\goreg_bm.dout_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(4),
      O => D(13)
    );
\goreg_bm.dout_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(5),
      O => D(14)
    );
\goreg_bm.dout_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(6),
      O => D(15)
    );
\goreg_bm.dout_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[20]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[20]_0\(7),
      O => D(16)
    );
\goreg_bm.dout_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[21]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[21]_0\(0),
      O => D(17)
    );
\goreg_bm.dout_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(0),
      O => D(18)
    );
\goreg_bm.dout_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(1),
      O => D(19)
    );
\goreg_bm.dout_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(2),
      O => D(20)
    );
\goreg_bm.dout_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(3),
      O => D(21)
    );
\goreg_bm.dout_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(4),
      O => D(22)
    );
\goreg_bm.dout_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(5),
      O => D(23)
    );
\goreg_bm.dout_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(6),
      O => D(24)
    );
\goreg_bm.dout_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[29]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[29]_0\(7),
      O => D(25)
    );
\goreg_bm.dout_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[30]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[30]_0\(0),
      O => D(26)
    );
\goreg_bm.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(0),
      O => D(27)
    );
\goreg_bm.dout_i[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(1),
      O => D(28)
    );
\goreg_bm.dout_i[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(2),
      O => D(29)
    );
\goreg_bm.dout_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(3),
      O => D(30)
    );
\goreg_bm.dout_i[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(4),
      O => D(31)
    );
\goreg_bm.dout_i[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(5),
      O => D(32)
    );
\goreg_bm.dout_i[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(6),
      O => D(33)
    );
\goreg_bm.dout_i[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[38]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[38]_0\(7),
      O => D(34)
    );
\goreg_bm.dout_i[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[39]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[39]_0\(0),
      O => D(35)
    );
\goreg_bm.dout_i[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(0),
      O => D(36)
    );
\goreg_bm.dout_i[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(1),
      O => D(37)
    );
\goreg_bm.dout_i[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(2),
      O => D(38)
    );
\goreg_bm.dout_i[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(3),
      O => D(39)
    );
\goreg_bm.dout_i[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(4),
      O => D(40)
    );
\goreg_bm.dout_i[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(5),
      O => D(41)
    );
\goreg_bm.dout_i[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(6),
      O => D(42)
    );
\goreg_bm.dout_i[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[47]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[47]_0\(7),
      O => D(43)
    );
\goreg_bm.dout_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(0),
      O => D(0)
    );
\goreg_bm.dout_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(1),
      O => D(1)
    );
\goreg_bm.dout_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(2),
      O => D(2)
    );
\goreg_bm.dout_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(3),
      O => D(3)
    );
\goreg_bm.dout_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(4),
      O => D(4)
    );
\goreg_bm.dout_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[11]\(5),
      O => D(5)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1\,
      Q => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized2\ is
  port (
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[18]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[18]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[19]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[27]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[28]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[36]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[36]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[37]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[37]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[45]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[45]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[46]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[46]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[54]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[54]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[55]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[55]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[63]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized2\ : entity is "blk_mem_gen_mux";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized2\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized2\ is
  signal \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[10]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[11]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[12]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[13]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[14]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[15]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[16]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[17]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[18]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[19]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[20]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[21]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[22]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[23]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[24]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[25]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[26]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[27]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[28]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[29]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[30]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[31]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[32]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[33]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[34]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[35]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[36]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[37]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[38]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[39]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[40]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[41]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[42]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[43]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[44]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[45]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[46]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[47]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[48]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[49]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[50]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[51]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[52]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[53]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[54]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[55]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[56]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[57]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[58]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[59]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[5]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[60]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[61]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[62]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[63]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[6]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[9]_i_1\ : label is "soft_lutpair73";
begin
  \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ <= \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\;
\goreg_bm.dout_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOPBDOP(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[10]\(0),
      O => D(8)
    );
\goreg_bm.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(0),
      O => D(9)
    );
\goreg_bm.dout_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(1),
      O => D(10)
    );
\goreg_bm.dout_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(2),
      O => D(11)
    );
\goreg_bm.dout_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(3),
      O => D(12)
    );
\goreg_bm.dout_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(4),
      O => D(13)
    );
\goreg_bm.dout_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(5),
      O => D(14)
    );
\goreg_bm.dout_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(6),
      O => D(15)
    );
\goreg_bm.dout_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(7),
      O => D(16)
    );
\goreg_bm.dout_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[19]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[19]_0\(0),
      O => D(17)
    );
\goreg_bm.dout_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(0),
      O => D(18)
    );
\goreg_bm.dout_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(1),
      O => D(19)
    );
\goreg_bm.dout_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(2),
      O => D(20)
    );
\goreg_bm.dout_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(3),
      O => D(21)
    );
\goreg_bm.dout_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(4),
      O => D(22)
    );
\goreg_bm.dout_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(5),
      O => D(23)
    );
\goreg_bm.dout_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(6),
      O => D(24)
    );
\goreg_bm.dout_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(7),
      O => D(25)
    );
\goreg_bm.dout_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[28]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[28]_0\(0),
      O => D(26)
    );
\goreg_bm.dout_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(0),
      O => D(27)
    );
\goreg_bm.dout_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(0),
      O => D(0)
    );
\goreg_bm.dout_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(1),
      O => D(28)
    );
\goreg_bm.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(2),
      O => D(29)
    );
\goreg_bm.dout_i[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(3),
      O => D(30)
    );
\goreg_bm.dout_i[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(4),
      O => D(31)
    );
\goreg_bm.dout_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(5),
      O => D(32)
    );
\goreg_bm.dout_i[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(6),
      O => D(33)
    );
\goreg_bm.dout_i[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(7),
      O => D(34)
    );
\goreg_bm.dout_i[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[37]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[37]_0\(0),
      O => D(35)
    );
\goreg_bm.dout_i[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(0),
      O => D(36)
    );
\goreg_bm.dout_i[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(1),
      O => D(37)
    );
\goreg_bm.dout_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(1),
      O => D(1)
    );
\goreg_bm.dout_i[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(2),
      O => D(38)
    );
\goreg_bm.dout_i[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(3),
      O => D(39)
    );
\goreg_bm.dout_i[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(4),
      O => D(40)
    );
\goreg_bm.dout_i[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(5),
      O => D(41)
    );
\goreg_bm.dout_i[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(6),
      O => D(42)
    );
\goreg_bm.dout_i[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(7),
      O => D(43)
    );
\goreg_bm.dout_i[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[46]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[46]_0\(0),
      O => D(44)
    );
\goreg_bm.dout_i[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(0),
      O => D(45)
    );
\goreg_bm.dout_i[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(1),
      O => D(46)
    );
\goreg_bm.dout_i[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(2),
      O => D(47)
    );
\goreg_bm.dout_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(2),
      O => D(2)
    );
\goreg_bm.dout_i[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(3),
      O => D(48)
    );
\goreg_bm.dout_i[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(4),
      O => D(49)
    );
\goreg_bm.dout_i[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(5),
      O => D(50)
    );
\goreg_bm.dout_i[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(6),
      O => D(51)
    );
\goreg_bm.dout_i[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(7),
      O => D(52)
    );
\goreg_bm.dout_i[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[55]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[55]_0\(0),
      O => D(53)
    );
\goreg_bm.dout_i[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(0),
      O => D(54)
    );
\goreg_bm.dout_i[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(1),
      O => D(55)
    );
\goreg_bm.dout_i[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(2),
      O => D(56)
    );
\goreg_bm.dout_i[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(3),
      O => D(57)
    );
\goreg_bm.dout_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(3),
      O => D(3)
    );
\goreg_bm.dout_i[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(4),
      O => D(58)
    );
\goreg_bm.dout_i[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(5),
      O => D(59)
    );
\goreg_bm.dout_i[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(6),
      O => D(60)
    );
\goreg_bm.dout_i[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(7),
      O => D(61)
    );
\goreg_bm.dout_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(4),
      O => D(4)
    );
\goreg_bm.dout_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(5),
      O => D(5)
    );
\goreg_bm.dout_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(6),
      O => D(6)
    );
\goreg_bm.dout_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(7),
      O => D(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1\,
      Q => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized2_83\ is
  port (
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[18]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[18]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[19]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[27]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[28]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[36]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[36]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[37]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[37]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[45]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[45]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[46]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[46]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[54]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[54]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[55]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[55]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[63]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized2_83\ : entity is "blk_mem_gen_mux";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized2_83\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized2_83\ is
  signal \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[10]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[11]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[12]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[13]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[15]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[16]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[17]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[18]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[19]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[20]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[21]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[22]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[23]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[24]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[25]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[26]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[27]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[28]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[29]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[30]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[31]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[32]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[33]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[34]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[35]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[36]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[37]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[38]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[39]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[40]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[41]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[42]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[43]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[44]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[45]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[46]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[47]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[48]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[49]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[50]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[51]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[52]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[53]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[54]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[55]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[56]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[57]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[58]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[59]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[5]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[60]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[61]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[62]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[63]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[8]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[9]_i_1\ : label is "soft_lutpair11";
begin
  \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ <= \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\;
\goreg_bm.dout_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOPBDOP(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[10]\(0),
      O => D(8)
    );
\goreg_bm.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(0),
      O => D(9)
    );
\goreg_bm.dout_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(1),
      O => D(10)
    );
\goreg_bm.dout_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(2),
      O => D(11)
    );
\goreg_bm.dout_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(3),
      O => D(12)
    );
\goreg_bm.dout_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(4),
      O => D(13)
    );
\goreg_bm.dout_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(5),
      O => D(14)
    );
\goreg_bm.dout_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(6),
      O => D(15)
    );
\goreg_bm.dout_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[18]_0\(7),
      O => D(16)
    );
\goreg_bm.dout_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[19]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[19]_0\(0),
      O => D(17)
    );
\goreg_bm.dout_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(0),
      O => D(18)
    );
\goreg_bm.dout_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(1),
      O => D(19)
    );
\goreg_bm.dout_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(2),
      O => D(20)
    );
\goreg_bm.dout_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(3),
      O => D(21)
    );
\goreg_bm.dout_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(4),
      O => D(22)
    );
\goreg_bm.dout_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(5),
      O => D(23)
    );
\goreg_bm.dout_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(6),
      O => D(24)
    );
\goreg_bm.dout_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[27]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[27]_0\(7),
      O => D(25)
    );
\goreg_bm.dout_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[28]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[28]_0\(0),
      O => D(26)
    );
\goreg_bm.dout_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(0),
      O => D(27)
    );
\goreg_bm.dout_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(0),
      O => D(0)
    );
\goreg_bm.dout_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(1),
      O => D(28)
    );
\goreg_bm.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(2),
      O => D(29)
    );
\goreg_bm.dout_i[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(3),
      O => D(30)
    );
\goreg_bm.dout_i[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(4),
      O => D(31)
    );
\goreg_bm.dout_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(5),
      O => D(32)
    );
\goreg_bm.dout_i[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(6),
      O => D(33)
    );
\goreg_bm.dout_i[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[36]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[36]_0\(7),
      O => D(34)
    );
\goreg_bm.dout_i[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[37]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[37]_0\(0),
      O => D(35)
    );
\goreg_bm.dout_i[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(0),
      O => D(36)
    );
\goreg_bm.dout_i[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(1),
      O => D(37)
    );
\goreg_bm.dout_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(1),
      O => D(1)
    );
\goreg_bm.dout_i[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(2),
      O => D(38)
    );
\goreg_bm.dout_i[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(3),
      O => D(39)
    );
\goreg_bm.dout_i[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(4),
      O => D(40)
    );
\goreg_bm.dout_i[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(5),
      O => D(41)
    );
\goreg_bm.dout_i[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(6),
      O => D(42)
    );
\goreg_bm.dout_i[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[45]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[45]_0\(7),
      O => D(43)
    );
\goreg_bm.dout_i[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[46]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[46]_0\(0),
      O => D(44)
    );
\goreg_bm.dout_i[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(0),
      O => D(45)
    );
\goreg_bm.dout_i[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(1),
      O => D(46)
    );
\goreg_bm.dout_i[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(2),
      O => D(47)
    );
\goreg_bm.dout_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(2),
      O => D(2)
    );
\goreg_bm.dout_i[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(3),
      O => D(48)
    );
\goreg_bm.dout_i[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(4),
      O => D(49)
    );
\goreg_bm.dout_i[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(5),
      O => D(50)
    );
\goreg_bm.dout_i[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(6),
      O => D(51)
    );
\goreg_bm.dout_i[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[54]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[54]_0\(7),
      O => D(52)
    );
\goreg_bm.dout_i[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[55]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[55]_0\(0),
      O => D(53)
    );
\goreg_bm.dout_i[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(0),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(0),
      O => D(54)
    );
\goreg_bm.dout_i[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(1),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(1),
      O => D(55)
    );
\goreg_bm.dout_i[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(2),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(2),
      O => D(56)
    );
\goreg_bm.dout_i[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(3),
      O => D(57)
    );
\goreg_bm.dout_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(3),
      O => D(3)
    );
\goreg_bm.dout_i[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(4),
      O => D(58)
    );
\goreg_bm.dout_i[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(5),
      O => D(59)
    );
\goreg_bm.dout_i[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(6),
      O => D(60)
    );
\goreg_bm.dout_i[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[63]\(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[63]_0\(7),
      O => D(61)
    );
\goreg_bm.dout_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(4),
      O => D(4)
    );
\goreg_bm.dout_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(5),
      O => D(5)
    );
\goreg_bm.dout_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(6),
      O => D(6)
    );
\goreg_bm.dout_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      I2 => \goreg_bm.dout_i_reg[9]\(7),
      O => D(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1\,
      Q => \^no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => Q(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"11",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => din(3 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3 downto 0) => D(3 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper_35 : entity is "blk_mem_gen_prim_wrapper";
end effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper_35;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper_35 is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => Q(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"11",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => din(3 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3 downto 0) => D(3 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized0_33\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized0_33\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized0_33\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized0_33\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized10\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized10\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized10\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized10\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => Q(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2\(12 downto 0),
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => din(1 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 2),
      DOBDO(1 downto 0) => D(1 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3\(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized10_113\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized10_113\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized10_113\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized10_113\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => Q(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2\(12 downto 0),
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => din(1 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 2),
      DOBDO(1 downto 0) => D(1 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3\(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized11\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized11\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized11\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized11_107\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized11_107\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized11_107\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized11_107\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized12\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized12\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized12\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized12\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized12_106\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized12_106\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized12_106\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized12_106\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized13\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized13\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized13\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized13\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized13_105\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized13_105\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized13_105\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized13_105\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized14\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized14\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized14\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized14\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized14_104\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized14_104\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized14_104\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized14_104\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized15\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized15\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized15\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized15\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1),
      WEA(2 downto 1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1 downto 0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized15_103\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized15_103\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized15_103\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized15_103\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1),
      WEA(2 downto 1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1 downto 0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized16\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized16\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized16\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized16\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized16_102\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized16_102\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized16_102\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized16_102\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized17\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized17\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized17\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized17\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized17_101\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized17_101\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized17_101\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized17_101\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized18\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized18\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized18\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized18\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized18_100\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized18_100\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized18_100\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized18_100\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized19\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized19\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized19\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized19\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized19_99\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized19_99\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized19_99\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized19_99\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized1_32\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized1_32\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized1_32\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized1_32\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1),
      WEA(2 downto 1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1 downto 0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized20\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized20\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized20\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized20\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized20_112\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized20_112\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized20_112\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized20_112\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized21\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized21\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized21\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized21_111\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized21_111\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized21_111\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized21_111\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized22\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized22\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized22\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized22_110\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized22_110\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized22_110\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized22_110\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized23\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized23\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized23\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized23\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized23_109\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized23_109\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized23_109\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized23_109\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized24\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized24\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized24\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized24_108\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized24_108\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized24_108\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized24_108\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized2_31\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized2_31\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized2_31\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized2_31\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1),
      WEA(2 downto 1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1 downto 0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized3_30\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized3_30\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized3_30\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized3_30\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized4_29\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized4_29\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized4_29\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized4_29\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized5_28\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized5_28\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized5_28\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized5_28\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized6_27\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized6_27\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized6_27\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized6_27\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized7\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized7\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized7_26\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized7_26\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized7_26\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized7_26\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized8\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized8\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized8\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized8_25\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized8_25\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized8_25\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized8_25\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized9\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized9\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized9\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized9_34\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized9_34\ : entity is "blk_mem_gen_prim_wrapper";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized9_34\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized9_34\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => srst,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[6].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp0,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => v1_reg(0),
      S(1 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_0 is
  port (
    ram_full_comb : out STD_LOGIC;
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_0 : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_0;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_0 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[6].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp1,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => v1_reg_0(0),
      S(1 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 4)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => comp1,
      I2 => comp0,
      I3 => p_7_out,
      I4 => \out\,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_1 is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_1 : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_1;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_1 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp0,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => ram_empty_i_reg,
      S(1) => \gmux.gm[6].gms.ms_0\,
      S(0) => \gmux.gm[5].gms.ms_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_116 is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_116 : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_116;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_116 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[6].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp0,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => v1_reg(0),
      S(1 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_117 is
  port (
    ram_full_comb : out STD_LOGIC;
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_117 : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_117;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_117 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[6].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp1,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => v1_reg_0(0),
      S(1 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 4)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => comp1,
      I2 => comp0,
      I3 => p_7_out,
      I4 => \out\,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_122 is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_122 : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_122;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_122 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp0,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => ram_empty_i_reg,
      S(1) => \gmux.gm[6].gms.ms_0\,
      S(0) => \gmux.gm[5].gms.ms_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_123 is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_123 : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_123;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_123 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp1,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => ram_empty_i_reg(0),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => E(0),
      I1 => comp1,
      I2 => comp0,
      I3 => ram_empty_i_reg_0,
      I4 => wr_en,
      I5 => \out\,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_2 is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_2 : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_2;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_2 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp1,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => ram_empty_i_reg(0),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => E(0),
      I1 => comp1,
      I2 => comp0,
      I3 => ram_empty_i_reg_0,
      I4 => wr_en,
      I5 => \out\,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_39 is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_39 : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_39;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_39 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[6].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp0,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => v1_reg(0),
      S(1 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_40 is
  port (
    ram_full_comb : out STD_LOGIC;
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_40 : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_40;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_40 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[6].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp1,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => v1_reg_0(0),
      S(1 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 4)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => comp1,
      I2 => comp0,
      I3 => p_7_out,
      I4 => \out\,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_46 is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_46 : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_46;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_46 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp0,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => ram_empty_i_reg,
      S(1) => \gmux.gm[6].gms.ms_0\,
      S(0) => \gmux.gm[5].gms.ms_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_47 is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_47 : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_47;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_47 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp1,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => ram_empty_i_reg(0),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => E(0),
      I1 => comp1,
      I2 => comp0,
      I3 => ram_empty_i_reg_0,
      I4 => wr_en,
      I5 => \out\,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_49 is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_49 : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_49;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_49 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[6].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp0,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => v1_reg(0),
      S(1 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_50 is
  port (
    ram_full_comb : out STD_LOGIC;
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_50 : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_50;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_50 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[6].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp1,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => v1_reg_0(0),
      S(1 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 4)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => comp1,
      I2 => comp0,
      I3 => p_7_out,
      I4 => \out\,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_51 is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_51 : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_51;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_51 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp0,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => ram_empty_i_reg,
      S(1) => \gmux.gm[6].gms.ms_0\,
      S(0) => \gmux.gm[5].gms.ms_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_52 is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_52 : entity is "fifo_generator_v13_2_4_compare";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_52;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_52 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp1,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => ram_empty_i_reg(0),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => E(0),
      I1 => comp1,
      I2 => comp0,
      I3 => ram_empty_i_reg_0,
      I4 => wr_en,
      I5 => \out\,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[0]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[6]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[10]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[12]_0\ : out STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gmux.gm[5].gms.ms\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC;
    sel_pipe : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr : entity is "rd_bin_cntr";
end effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  D(0) <= \^d\(0);
  Q(12 downto 0) <= \^q\(12 downto 0);
\gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^q\(0),
      R => srst
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(10),
      Q => \^q\(10),
      R => srst
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(11),
      Q => \^q\(11),
      R => srst
    );
\gc0.count_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^d\(0),
      Q => \^q\(12),
      R => srst
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^q\(1),
      R => srst
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^q\(2),
      R => srst
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^q\(3),
      R => srst
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^q\(4),
      R => srst
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^q\(5),
      R => srst
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^q\(6),
      R => srst
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^q\(7),
      R => srst
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8),
      R => srst
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(9),
      Q => \^q\(9),
      R => srst
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_7\,
      Q => rd_pntr_plus1(0),
      S => srst
    );
\gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => rd_pntr_plus1(3 downto 1),
      S(0) => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_5\,
      Q => rd_pntr_plus1(10),
      R => srst
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_4\,
      Q => rd_pntr_plus1(11),
      R => srst
    );
\gc0.count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[12]_i_1_n_7\,
      Q => \^d\(0),
      R => srst
    );
\gc0.count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \gc0.count_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \^d\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_6\,
      Q => rd_pntr_plus1(1),
      R => srst
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_5\,
      Q => rd_pntr_plus1(2),
      R => srst
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_4\,
      Q => rd_pntr_plus1(3),
      R => srst
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_7\,
      Q => rd_pntr_plus1(4),
      R => srst
    );
\gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => rd_pntr_plus1(7 downto 4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_6\,
      Q => rd_pntr_plus1(5),
      R => srst
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_5\,
      Q => rd_pntr_plus1(6),
      R => srst
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_4\,
      Q => rd_pntr_plus1(7),
      R => srst
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_7\,
      Q => rd_pntr_plus1(8),
      R => srst
    );
\gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \gc0.count_reg[8]_i_1_n_0\,
      CO(2) => \gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => rd_pntr_plus1(11 downto 8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_6\,
      Q => rd_pntr_plus1(9),
      R => srst
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[5].gms.ms\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[5].gms.ms\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gmux.gm[5].gms.ms\(0),
      I2 => rd_pntr_plus1(1),
      I3 => \gmux.gm[5].gms.ms\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[5].gms.ms_0\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[5].gms.ms_0\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[5].gms.ms\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[5].gms.ms\(1),
      O => \gc0.count_d1_reg[0]_0\
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[5].gms.ms\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[5].gms.ms\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \gmux.gm[5].gms.ms\(2),
      I2 => rd_pntr_plus1(3),
      I3 => \gmux.gm[5].gms.ms\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[5].gms.ms_0\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[5].gms.ms_0\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[5].gms.ms\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[5].gms.ms\(3),
      O => \gc0.count_d1_reg[2]_0\
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[5].gms.ms\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[5].gms.ms\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \gmux.gm[5].gms.ms\(4),
      I2 => rd_pntr_plus1(5),
      I3 => \gmux.gm[5].gms.ms\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[5].gms.ms_0\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[5].gms.ms_0\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[5].gms.ms\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[5].gms.ms\(5),
      O => \gc0.count_d1_reg[4]_0\
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[5].gms.ms\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[5].gms.ms\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gmux.gm[5].gms.ms\(6),
      I2 => rd_pntr_plus1(7),
      I3 => \gmux.gm[5].gms.ms\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[5].gms.ms_0\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[5].gms.ms_0\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[5].gms.ms\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[5].gms.ms\(7),
      O => \gc0.count_d1_reg[6]_0\
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gmux.gm[5].gms.ms\(8),
      I2 => \^q\(9),
      I3 => \gmux.gm[5].gms.ms\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gmux.gm[5].gms.ms\(8),
      I2 => rd_pntr_plus1(9),
      I3 => \gmux.gm[5].gms.ms\(9),
      O => v1_reg_1(4)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gmux.gm[5].gms.ms_0\(8),
      I2 => \^q\(9),
      I3 => \gmux.gm[5].gms.ms_0\(9),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gmux.gm[5].gms.ms\(8),
      I2 => \^q\(9),
      I3 => \gmux.gm[5].gms.ms\(9),
      O => \gc0.count_d1_reg[8]_0\
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gmux.gm[5].gms.ms\(10),
      I2 => \^q\(11),
      I3 => \gmux.gm[5].gms.ms\(11),
      O => v1_reg(5)
    );
\gmux.gm[5].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(10),
      I1 => \gmux.gm[5].gms.ms\(10),
      I2 => rd_pntr_plus1(11),
      I3 => \gmux.gm[5].gms.ms\(11),
      O => v1_reg_1(5)
    );
\gmux.gm[5].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gmux.gm[5].gms.ms_0\(10),
      I2 => \^q\(11),
      I3 => \gmux.gm[5].gms.ms_0\(11),
      O => v1_reg_0(5)
    );
\gmux.gm[5].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gmux.gm[5].gms.ms\(10),
      I2 => \^q\(11),
      I3 => \gmux.gm[5].gms.ms\(11),
      O => \gc0.count_d1_reg[10]_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \^q\(12),
      I1 => \out\,
      I2 => E(0),
      I3 => srst,
      I4 => sel_pipe,
      O => \gc0.count_d1_reg[12]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[0]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[6]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[10]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[12]_0\ : out STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gmux.gm[5].gms.ms\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC;
    sel_pipe : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr_45 : entity is "rd_bin_cntr";
end effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr_45;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr_45 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  D(0) <= \^d\(0);
  Q(12 downto 0) <= \^q\(12 downto 0);
\gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^q\(0),
      R => srst
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(10),
      Q => \^q\(10),
      R => srst
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(11),
      Q => \^q\(11),
      R => srst
    );
\gc0.count_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^d\(0),
      Q => \^q\(12),
      R => srst
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^q\(1),
      R => srst
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^q\(2),
      R => srst
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^q\(3),
      R => srst
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^q\(4),
      R => srst
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^q\(5),
      R => srst
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^q\(6),
      R => srst
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^q\(7),
      R => srst
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8),
      R => srst
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(9),
      Q => \^q\(9),
      R => srst
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_7\,
      Q => rd_pntr_plus1(0),
      S => srst
    );
\gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => rd_pntr_plus1(3 downto 1),
      S(0) => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_5\,
      Q => rd_pntr_plus1(10),
      R => srst
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_4\,
      Q => rd_pntr_plus1(11),
      R => srst
    );
\gc0.count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[12]_i_1_n_7\,
      Q => \^d\(0),
      R => srst
    );
\gc0.count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \gc0.count_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \^d\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_6\,
      Q => rd_pntr_plus1(1),
      R => srst
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_5\,
      Q => rd_pntr_plus1(2),
      R => srst
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_4\,
      Q => rd_pntr_plus1(3),
      R => srst
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_7\,
      Q => rd_pntr_plus1(4),
      R => srst
    );
\gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => rd_pntr_plus1(7 downto 4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_6\,
      Q => rd_pntr_plus1(5),
      R => srst
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_5\,
      Q => rd_pntr_plus1(6),
      R => srst
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_4\,
      Q => rd_pntr_plus1(7),
      R => srst
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_7\,
      Q => rd_pntr_plus1(8),
      R => srst
    );
\gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \gc0.count_reg[8]_i_1_n_0\,
      CO(2) => \gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => rd_pntr_plus1(11 downto 8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_6\,
      Q => rd_pntr_plus1(9),
      R => srst
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[5].gms.ms\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[5].gms.ms\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gmux.gm[5].gms.ms\(0),
      I2 => rd_pntr_plus1(1),
      I3 => \gmux.gm[5].gms.ms\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[5].gms.ms_0\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[5].gms.ms_0\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[5].gms.ms\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[5].gms.ms\(1),
      O => \gc0.count_d1_reg[0]_0\
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[5].gms.ms\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[5].gms.ms\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \gmux.gm[5].gms.ms\(2),
      I2 => rd_pntr_plus1(3),
      I3 => \gmux.gm[5].gms.ms\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[5].gms.ms_0\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[5].gms.ms_0\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[5].gms.ms\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[5].gms.ms\(3),
      O => \gc0.count_d1_reg[2]_0\
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[5].gms.ms\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[5].gms.ms\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \gmux.gm[5].gms.ms\(4),
      I2 => rd_pntr_plus1(5),
      I3 => \gmux.gm[5].gms.ms\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[5].gms.ms_0\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[5].gms.ms_0\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[5].gms.ms\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[5].gms.ms\(5),
      O => \gc0.count_d1_reg[4]_0\
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[5].gms.ms\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[5].gms.ms\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gmux.gm[5].gms.ms\(6),
      I2 => rd_pntr_plus1(7),
      I3 => \gmux.gm[5].gms.ms\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[5].gms.ms_0\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[5].gms.ms_0\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[5].gms.ms\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[5].gms.ms\(7),
      O => \gc0.count_d1_reg[6]_0\
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gmux.gm[5].gms.ms\(8),
      I2 => \^q\(9),
      I3 => \gmux.gm[5].gms.ms\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gmux.gm[5].gms.ms\(8),
      I2 => rd_pntr_plus1(9),
      I3 => \gmux.gm[5].gms.ms\(9),
      O => v1_reg_1(4)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gmux.gm[5].gms.ms_0\(8),
      I2 => \^q\(9),
      I3 => \gmux.gm[5].gms.ms_0\(9),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gmux.gm[5].gms.ms\(8),
      I2 => \^q\(9),
      I3 => \gmux.gm[5].gms.ms\(9),
      O => \gc0.count_d1_reg[8]_0\
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gmux.gm[5].gms.ms\(10),
      I2 => \^q\(11),
      I3 => \gmux.gm[5].gms.ms\(11),
      O => v1_reg(5)
    );
\gmux.gm[5].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(10),
      I1 => \gmux.gm[5].gms.ms\(10),
      I2 => rd_pntr_plus1(11),
      I3 => \gmux.gm[5].gms.ms\(11),
      O => v1_reg_1(5)
    );
\gmux.gm[5].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gmux.gm[5].gms.ms_0\(10),
      I2 => \^q\(11),
      I3 => \gmux.gm[5].gms.ms_0\(11),
      O => v1_reg_0(5)
    );
\gmux.gm[5].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gmux.gm[5].gms.ms\(10),
      I2 => \^q\(11),
      I3 => \gmux.gm[5].gms.ms\(11),
      O => \gc0.count_d1_reg[10]_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \^q\(12),
      I1 => \out\,
      I2 => E(0),
      I3 => srst,
      I4 => sel_pipe,
      O => \gc0.count_d1_reg[12]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[0]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[6]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[10]_0\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gmux.gm[5].gms.ms\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  D(0) <= \^d\(0);
  Q(12 downto 0) <= \^q\(12 downto 0);
\gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^q\(0),
      R => '0'
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(10),
      Q => \^q\(10),
      R => '0'
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(11),
      Q => \^q\(11),
      R => '0'
    );
\gc0.count_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^d\(0),
      Q => \^q\(12),
      R => '0'
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^q\(1),
      R => '0'
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^q\(2),
      R => '0'
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^q\(3),
      R => '0'
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^q\(4),
      R => '0'
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^q\(5),
      R => '0'
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^q\(6),
      R => '0'
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^q\(7),
      R => '0'
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8),
      R => '0'
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(9),
      Q => \^q\(9),
      R => '0'
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_7\,
      Q => rd_pntr_plus1(0),
      R => '0'
    );
\gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => rd_pntr_plus1(3 downto 1),
      S(0) => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_5\,
      Q => rd_pntr_plus1(10),
      R => '0'
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_4\,
      Q => rd_pntr_plus1(11),
      R => '0'
    );
\gc0.count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[12]_i_1_n_7\,
      Q => \^d\(0),
      R => '0'
    );
\gc0.count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \gc0.count_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \^d\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_6\,
      Q => rd_pntr_plus1(1),
      R => '0'
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_5\,
      Q => rd_pntr_plus1(2),
      R => '0'
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_4\,
      Q => rd_pntr_plus1(3),
      R => '0'
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_7\,
      Q => rd_pntr_plus1(4),
      R => '0'
    );
\gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => rd_pntr_plus1(7 downto 4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_6\,
      Q => rd_pntr_plus1(5),
      R => '0'
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_5\,
      Q => rd_pntr_plus1(6),
      R => '0'
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_4\,
      Q => rd_pntr_plus1(7),
      R => '0'
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_7\,
      Q => rd_pntr_plus1(8),
      R => '0'
    );
\gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \gc0.count_reg[8]_i_1_n_0\,
      CO(2) => \gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => rd_pntr_plus1(11 downto 8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_6\,
      Q => rd_pntr_plus1(9),
      R => '0'
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[5].gms.ms\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[5].gms.ms\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gmux.gm[5].gms.ms\(0),
      I2 => rd_pntr_plus1(1),
      I3 => \gmux.gm[5].gms.ms\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[5].gms.ms_0\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[5].gms.ms_0\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[5].gms.ms\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[5].gms.ms\(1),
      O => \gc0.count_d1_reg[0]_0\
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[5].gms.ms\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[5].gms.ms\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \gmux.gm[5].gms.ms\(2),
      I2 => rd_pntr_plus1(3),
      I3 => \gmux.gm[5].gms.ms\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[5].gms.ms_0\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[5].gms.ms_0\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[5].gms.ms\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[5].gms.ms\(3),
      O => \gc0.count_d1_reg[2]_0\
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[5].gms.ms\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[5].gms.ms\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \gmux.gm[5].gms.ms\(4),
      I2 => rd_pntr_plus1(5),
      I3 => \gmux.gm[5].gms.ms\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[5].gms.ms_0\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[5].gms.ms_0\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[5].gms.ms\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[5].gms.ms\(5),
      O => \gc0.count_d1_reg[4]_0\
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[5].gms.ms\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[5].gms.ms\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gmux.gm[5].gms.ms\(6),
      I2 => rd_pntr_plus1(7),
      I3 => \gmux.gm[5].gms.ms\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[5].gms.ms_0\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[5].gms.ms_0\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[5].gms.ms\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[5].gms.ms\(7),
      O => \gc0.count_d1_reg[6]_0\
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gmux.gm[5].gms.ms\(8),
      I2 => \^q\(9),
      I3 => \gmux.gm[5].gms.ms\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gmux.gm[5].gms.ms\(8),
      I2 => rd_pntr_plus1(9),
      I3 => \gmux.gm[5].gms.ms\(9),
      O => v1_reg_1(4)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gmux.gm[5].gms.ms_0\(8),
      I2 => \^q\(9),
      I3 => \gmux.gm[5].gms.ms_0\(9),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gmux.gm[5].gms.ms\(8),
      I2 => \^q\(9),
      I3 => \gmux.gm[5].gms.ms\(9),
      O => \gc0.count_d1_reg[8]_0\
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gmux.gm[5].gms.ms\(10),
      I2 => \^q\(11),
      I3 => \gmux.gm[5].gms.ms\(11),
      O => v1_reg(5)
    );
\gmux.gm[5].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(10),
      I1 => \gmux.gm[5].gms.ms\(10),
      I2 => rd_pntr_plus1(11),
      I3 => \gmux.gm[5].gms.ms\(11),
      O => v1_reg_1(5)
    );
\gmux.gm[5].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gmux.gm[5].gms.ms_0\(10),
      I2 => \^q\(11),
      I3 => \gmux.gm[5].gms.ms_0\(11),
      O => v1_reg_0(5)
    );
\gmux.gm[5].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gmux.gm[5].gms.ms\(10),
      I2 => \^q\(11),
      I3 => \gmux.gm[5].gms.ms\(11),
      O => \gc0.count_d1_reg[10]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr__parameterized0_121\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[0]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[6]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[10]_0\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gmux.gm[5].gms.ms\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr__parameterized0_121\ : entity is "rd_bin_cntr";
end \effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr__parameterized0_121\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr__parameterized0_121\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  D(0) <= \^d\(0);
  Q(12 downto 0) <= \^q\(12 downto 0);
\gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^q\(0),
      R => '0'
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(10),
      Q => \^q\(10),
      R => '0'
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(11),
      Q => \^q\(11),
      R => '0'
    );
\gc0.count_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^d\(0),
      Q => \^q\(12),
      R => '0'
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^q\(1),
      R => '0'
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^q\(2),
      R => '0'
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^q\(3),
      R => '0'
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^q\(4),
      R => '0'
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^q\(5),
      R => '0'
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^q\(6),
      R => '0'
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^q\(7),
      R => '0'
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8),
      R => '0'
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(9),
      Q => \^q\(9),
      R => '0'
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_7\,
      Q => rd_pntr_plus1(0),
      R => '0'
    );
\gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => rd_pntr_plus1(3 downto 1),
      S(0) => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_5\,
      Q => rd_pntr_plus1(10),
      R => '0'
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_4\,
      Q => rd_pntr_plus1(11),
      R => '0'
    );
\gc0.count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[12]_i_1_n_7\,
      Q => \^d\(0),
      R => '0'
    );
\gc0.count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \gc0.count_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \^d\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_6\,
      Q => rd_pntr_plus1(1),
      R => '0'
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_5\,
      Q => rd_pntr_plus1(2),
      R => '0'
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_4\,
      Q => rd_pntr_plus1(3),
      R => '0'
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_7\,
      Q => rd_pntr_plus1(4),
      R => '0'
    );
\gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => rd_pntr_plus1(7 downto 4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_6\,
      Q => rd_pntr_plus1(5),
      R => '0'
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_5\,
      Q => rd_pntr_plus1(6),
      R => '0'
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_4\,
      Q => rd_pntr_plus1(7),
      R => '0'
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_7\,
      Q => rd_pntr_plus1(8),
      R => '0'
    );
\gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \gc0.count_reg[8]_i_1_n_0\,
      CO(2) => \gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => rd_pntr_plus1(11 downto 8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_6\,
      Q => rd_pntr_plus1(9),
      R => '0'
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[5].gms.ms\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[5].gms.ms\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gmux.gm[5].gms.ms\(0),
      I2 => rd_pntr_plus1(1),
      I3 => \gmux.gm[5].gms.ms\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[5].gms.ms_0\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[5].gms.ms_0\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[5].gms.ms\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[5].gms.ms\(1),
      O => \gc0.count_d1_reg[0]_0\
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[5].gms.ms\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[5].gms.ms\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \gmux.gm[5].gms.ms\(2),
      I2 => rd_pntr_plus1(3),
      I3 => \gmux.gm[5].gms.ms\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[5].gms.ms_0\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[5].gms.ms_0\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[5].gms.ms\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[5].gms.ms\(3),
      O => \gc0.count_d1_reg[2]_0\
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[5].gms.ms\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[5].gms.ms\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \gmux.gm[5].gms.ms\(4),
      I2 => rd_pntr_plus1(5),
      I3 => \gmux.gm[5].gms.ms\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[5].gms.ms_0\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[5].gms.ms_0\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[5].gms.ms\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[5].gms.ms\(5),
      O => \gc0.count_d1_reg[4]_0\
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[5].gms.ms\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[5].gms.ms\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gmux.gm[5].gms.ms\(6),
      I2 => rd_pntr_plus1(7),
      I3 => \gmux.gm[5].gms.ms\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[5].gms.ms_0\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[5].gms.ms_0\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[5].gms.ms\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[5].gms.ms\(7),
      O => \gc0.count_d1_reg[6]_0\
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gmux.gm[5].gms.ms\(8),
      I2 => \^q\(9),
      I3 => \gmux.gm[5].gms.ms\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gmux.gm[5].gms.ms\(8),
      I2 => rd_pntr_plus1(9),
      I3 => \gmux.gm[5].gms.ms\(9),
      O => v1_reg_1(4)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gmux.gm[5].gms.ms_0\(8),
      I2 => \^q\(9),
      I3 => \gmux.gm[5].gms.ms_0\(9),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gmux.gm[5].gms.ms\(8),
      I2 => \^q\(9),
      I3 => \gmux.gm[5].gms.ms\(9),
      O => \gc0.count_d1_reg[8]_0\
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gmux.gm[5].gms.ms\(10),
      I2 => \^q\(11),
      I3 => \gmux.gm[5].gms.ms\(11),
      O => v1_reg(5)
    );
\gmux.gm[5].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(10),
      I1 => \gmux.gm[5].gms.ms\(10),
      I2 => rd_pntr_plus1(11),
      I3 => \gmux.gm[5].gms.ms\(11),
      O => v1_reg_1(5)
    );
\gmux.gm[5].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gmux.gm[5].gms.ms_0\(10),
      I2 => \^q\(11),
      I3 => \gmux.gm[5].gms.ms_0\(11),
      O => v1_reg_0(5)
    );
\gmux.gm[5].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gmux.gm[5].gms.ms\(10),
      I2 => \^q\(11),
      I3 => \gmux.gm[5].gms.ms\(11),
      O => \gc0.count_d1_reg[10]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_rd_fwft is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    enb_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : in STD_LOGIC;
    data_count : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_rd_fwft : entity is "rd_fwft";
end effects_loop_audio_fifo2stream_v2_0_0_rd_fwft;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__1\ : STD_LOGIC;
  signal \count[11]_i_2_n_0\ : STD_LOGIC;
  signal \count[11]_i_3_n_0\ : STD_LOGIC;
  signal \count[11]_i_4_n_0\ : STD_LOGIC;
  signal \count[11]_i_5_n_0\ : STD_LOGIC;
  signal \count[13]_i_3_n_0\ : STD_LOGIC;
  signal \count[13]_i_4_n_0\ : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count[3]_i_3_n_0\ : STD_LOGIC;
  signal \count[3]_i_4_n_0\ : STD_LOGIC;
  signal \count[3]_i_5_n_0\ : STD_LOGIC;
  signal \count[3]_i_6_n_0\ : STD_LOGIC;
  signal \count[7]_i_2_n_0\ : STD_LOGIC;
  signal \count[7]_i_3_n_0\ : STD_LOGIC;
  signal \count[7]_i_4_n_0\ : STD_LOGIC;
  signal \count[7]_i_5_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  signal \NLW_count_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\ <= user_valid;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAAA8AAA"
    )
        port map (
      I0 => Q(0),
      I1 => srst,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => rd_en,
      I5 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      O => enb_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFFBF"
    )
        port map (
      I0 => srst,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => rd_en,
      I4 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      I5 => Q(0),
      O => enb_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4555"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => srst,
      O => ram_empty_fb_i_reg_0
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__1\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_fb_i,
      S => srst
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_i,
      S => srst
    );
\count[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(11),
      O => \count[11]_i_2_n_0\
    );
\count[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(10),
      O => \count[11]_i_3_n_0\
    );
\count[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(9),
      O => \count[11]_i_4_n_0\
    );
\count[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(8),
      O => \count[11]_i_5_n_0\
    );
\count[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(13),
      O => \count[13]_i_3_n_0\
    );
\count[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(12),
      O => \count[13]_i_4_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      O => \count[3]_i_2_n_0\
    );
\count[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(3),
      O => \count[3]_i_3_n_0\
    );
\count[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(2),
      O => \count[3]_i_4_n_0\
    );
\count[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(1),
      O => \count[3]_i_5_n_0\
    );
\count[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(0),
      O => \count[3]_i_6_n_0\
    );
\count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(7),
      O => \count[7]_i_2_n_0\
    );
\count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(6),
      O => \count[7]_i_3_n_0\
    );
\count[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(5),
      O => \count[7]_i_4_n_0\
    );
\count[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(4),
      O => \count[7]_i_5_n_0\
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_count(11 downto 8),
      O(3 downto 0) => \count_reg[11]\(3 downto 0),
      S(3) => \count[11]_i_2_n_0\,
      S(2) => \count[11]_i_3_n_0\,
      S(1) => \count[11]_i_4_n_0\,
      S(0) => \count[11]_i_5_n_0\
    );
\count_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_count_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \count_reg[13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => data_count(12),
      O(3 downto 2) => \NLW_count_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \count_reg[12]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \count[13]_i_3_n_0\,
      S(0) => \count[13]_i_4_n_0\
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => \count[3]_i_2_n_0\,
      DI(3 downto 0) => data_count(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \count[3]_i_3_n_0\,
      S(2) => \count[3]_i_4_n_0\,
      S(1) => \count[3]_i_5_n_0\,
      S(0) => \count[3]_i_6_n_0\
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_count(7 downto 4),
      O(3 downto 0) => \count_reg[7]\(3 downto 0),
      S(3) => \count[7]_i_2_n_0\,
      S(2) => \count[7]_i_3_n_0\,
      S(1) => \count[7]_i_4_n_0\,
      S(0) => \count[7]_i_5_n_0\
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => srst
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => srst
    );
\gc0.count_d1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_bm.dout_i[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst
    );
\guf.guf1.underflow_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => rd_en,
      O => p_1_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_rd_fwft_42 is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    enb_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : in STD_LOGIC;
    data_count : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_rd_fwft_42 : entity is "rd_fwft";
end effects_loop_audio_fifo2stream_v2_0_0_rd_fwft_42;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_rd_fwft_42 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__1\ : STD_LOGIC;
  signal \count[11]_i_2_n_0\ : STD_LOGIC;
  signal \count[11]_i_3_n_0\ : STD_LOGIC;
  signal \count[11]_i_4_n_0\ : STD_LOGIC;
  signal \count[11]_i_5_n_0\ : STD_LOGIC;
  signal \count[13]_i_3_n_0\ : STD_LOGIC;
  signal \count[13]_i_4_n_0\ : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count[3]_i_3_n_0\ : STD_LOGIC;
  signal \count[3]_i_4_n_0\ : STD_LOGIC;
  signal \count[3]_i_5_n_0\ : STD_LOGIC;
  signal \count[3]_i_6_n_0\ : STD_LOGIC;
  signal \count[7]_i_2_n_0\ : STD_LOGIC;
  signal \count[7]_i_3_n_0\ : STD_LOGIC;
  signal \count[7]_i_4_n_0\ : STD_LOGIC;
  signal \count[7]_i_5_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  signal \NLW_count_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\ <= user_valid;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAAA8AAA"
    )
        port map (
      I0 => Q(0),
      I1 => srst,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => rd_en,
      I5 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      O => enb_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFFBF"
    )
        port map (
      I0 => srst,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => rd_en,
      I4 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      I5 => Q(0),
      O => enb_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4555"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => srst,
      O => ram_empty_fb_i_reg_0
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__1\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_fb_i,
      S => srst
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_i,
      S => srst
    );
\count[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(11),
      O => \count[11]_i_2_n_0\
    );
\count[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(10),
      O => \count[11]_i_3_n_0\
    );
\count[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(9),
      O => \count[11]_i_4_n_0\
    );
\count[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(8),
      O => \count[11]_i_5_n_0\
    );
\count[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(13),
      O => \count[13]_i_3_n_0\
    );
\count[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(12),
      O => \count[13]_i_4_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      O => \count[3]_i_2_n_0\
    );
\count[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(3),
      O => \count[3]_i_3_n_0\
    );
\count[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(2),
      O => \count[3]_i_4_n_0\
    );
\count[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(1),
      O => \count[3]_i_5_n_0\
    );
\count[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(0),
      O => \count[3]_i_6_n_0\
    );
\count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(7),
      O => \count[7]_i_2_n_0\
    );
\count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(6),
      O => \count[7]_i_3_n_0\
    );
\count[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(5),
      O => \count[7]_i_4_n_0\
    );
\count[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(4),
      O => \count[7]_i_5_n_0\
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_count(11 downto 8),
      O(3 downto 0) => \count_reg[11]\(3 downto 0),
      S(3) => \count[11]_i_2_n_0\,
      S(2) => \count[11]_i_3_n_0\,
      S(1) => \count[11]_i_4_n_0\,
      S(0) => \count[11]_i_5_n_0\
    );
\count_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_count_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \count_reg[13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => data_count(12),
      O(3 downto 2) => \NLW_count_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \count_reg[12]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \count[13]_i_3_n_0\,
      S(0) => \count[13]_i_4_n_0\
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => \count[3]_i_2_n_0\,
      DI(3 downto 0) => data_count(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \count[3]_i_3_n_0\,
      S(2) => \count[3]_i_4_n_0\,
      S(1) => \count[3]_i_5_n_0\,
      S(0) => \count[3]_i_6_n_0\
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_count(7 downto 4),
      O(3 downto 0) => \count_reg[7]\(3 downto 0),
      S(3) => \count[7]_i_2_n_0\,
      S(2) => \count[7]_i_3_n_0\,
      S(1) => \count[7]_i_4_n_0\,
      S(0) => \count[7]_i_5_n_0\
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => srst
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => srst
    );
\gc0.count_d1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_bm.dout_i[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst
    );
\guf.guf1.underflow_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => rd_en,
      O => p_1_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_rd_fwft__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    enb_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_d1_reg[12]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_count : in STD_LOGIC_VECTOR ( 13 downto 0 );
    sel_pipe : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_rd_fwft__parameterized0\ : entity is "rd_fwft";
end \effects_loop_audio_fifo2stream_v2_0_0_rd_fwft__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_rd_fwft__parameterized0\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i_reg0 : STD_LOGIC;
  signal \count[11]_i_2_n_0\ : STD_LOGIC;
  signal \count[11]_i_3_n_0\ : STD_LOGIC;
  signal \count[11]_i_4_n_0\ : STD_LOGIC;
  signal \count[11]_i_5_n_0\ : STD_LOGIC;
  signal \count[13]_i_3_n_0\ : STD_LOGIC;
  signal \count[13]_i_4_n_0\ : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count[3]_i_3_n_0\ : STD_LOGIC;
  signal \count[3]_i_4_n_0\ : STD_LOGIC;
  signal \count[3]_i_5_n_0\ : STD_LOGIC;
  signal \count[3]_i_6_n_0\ : STD_LOGIC;
  signal \count[7]_i_2_n_0\ : STD_LOGIC;
  signal \count[7]_i_3_n_0\ : STD_LOGIC;
  signal \count[7]_i_4_n_0\ : STD_LOGIC;
  signal \count[7]_i_5_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i_reg0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  signal \NLW_count_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\ <= user_valid;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      O => \gpregsm1.curr_fwft_state_reg[0]_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004555"
    )
        port map (
      I0 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => Q(0),
      O => enb_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222222"
    )
        port map (
      I0 => Q(0),
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      I2 => rd_en,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => enb_array(1)
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i_reg0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i_reg0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i_reg0,
      Q => aempty_fwft_i,
      R => '0'
    );
\count[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(11),
      O => \count[11]_i_2_n_0\
    );
\count[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(10),
      O => \count[11]_i_3_n_0\
    );
\count[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(9),
      O => \count[11]_i_4_n_0\
    );
\count[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(8),
      O => \count[11]_i_5_n_0\
    );
\count[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(13),
      O => \count[13]_i_3_n_0\
    );
\count[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(12),
      O => \count[13]_i_4_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      O => \count[3]_i_2_n_0\
    );
\count[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(3),
      O => \count[3]_i_3_n_0\
    );
\count[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(2),
      O => \count[3]_i_4_n_0\
    );
\count[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(1),
      O => \count[3]_i_5_n_0\
    );
\count[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(0),
      O => \count[3]_i_6_n_0\
    );
\count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(7),
      O => \count[7]_i_2_n_0\
    );
\count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(6),
      O => \count[7]_i_3_n_0\
    );
\count[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(5),
      O => \count[7]_i_4_n_0\
    );
\count[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(4),
      O => \count[7]_i_5_n_0\
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_count(11 downto 8),
      O(3 downto 0) => \count_reg[11]\(3 downto 0),
      S(3) => \count[11]_i_2_n_0\,
      S(2) => \count[11]_i_3_n_0\,
      S(1) => \count[11]_i_4_n_0\,
      S(0) => \count[11]_i_5_n_0\
    );
\count_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_count_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \count_reg[13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => data_count(12),
      O(3 downto 2) => \NLW_count_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \count_reg[12]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \count[13]_i_3_n_0\,
      S(0) => \count[13]_i_4_n_0\
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => \count[3]_i_2_n_0\,
      DI(3 downto 0) => data_count(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \count[3]_i_3_n_0\,
      S(2) => \count[3]_i_4_n_0\,
      S(1) => \count[3]_i_5_n_0\,
      S(0) => \count[3]_i_6_n_0\
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_count(7 downto 4),
      O(3 downto 0) => \count_reg[7]\(3 downto 0),
      S(3) => \count[7]_i_2_n_0\,
      S(2) => \count[7]_i_3_n_0\,
      S(1) => \count[7]_i_4_n_0\,
      S(0) => \count[7]_i_5_n_0\
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i_reg0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i_reg0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      R => '0'
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i_reg0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_bm.dout_i[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => '0'
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => '0'
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AA2A"
    )
        port map (
      I0 => Q(0),
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => rd_en,
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      I5 => sel_pipe,
      O => \gc0.count_d1_reg[12]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_rd_fwft__parameterized0_119\ is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    enb_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_d1_reg[12]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_count : in STD_LOGIC_VECTOR ( 13 downto 0 );
    sel_pipe : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_rd_fwft__parameterized0_119\ : entity is "rd_fwft";
end \effects_loop_audio_fifo2stream_v2_0_0_rd_fwft__parameterized0_119\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_rd_fwft__parameterized0_119\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i_reg0 : STD_LOGIC;
  signal \count[11]_i_2_n_0\ : STD_LOGIC;
  signal \count[11]_i_3_n_0\ : STD_LOGIC;
  signal \count[11]_i_4_n_0\ : STD_LOGIC;
  signal \count[11]_i_5_n_0\ : STD_LOGIC;
  signal \count[13]_i_3_n_0\ : STD_LOGIC;
  signal \count[13]_i_4_n_0\ : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count[3]_i_3_n_0\ : STD_LOGIC;
  signal \count[3]_i_4_n_0\ : STD_LOGIC;
  signal \count[3]_i_5_n_0\ : STD_LOGIC;
  signal \count[3]_i_6_n_0\ : STD_LOGIC;
  signal \count[7]_i_2_n_0\ : STD_LOGIC;
  signal \count[7]_i_3_n_0\ : STD_LOGIC;
  signal \count[7]_i_4_n_0\ : STD_LOGIC;
  signal \count[7]_i_5_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i_reg0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  signal \NLW_count_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\ <= user_valid;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      O => \gpregsm1.curr_fwft_state_reg[0]_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004555"
    )
        port map (
      I0 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => Q(0),
      O => enb_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222222"
    )
        port map (
      I0 => Q(0),
      I1 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      I2 => rd_en,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => enb_array(1)
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i_reg0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i_reg0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i_reg0,
      Q => aempty_fwft_i,
      R => '0'
    );
\count[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(11),
      O => \count[11]_i_2_n_0\
    );
\count[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(10),
      O => \count[11]_i_3_n_0\
    );
\count[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(9),
      O => \count[11]_i_4_n_0\
    );
\count[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(8),
      O => \count[11]_i_5_n_0\
    );
\count[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(13),
      O => \count[13]_i_3_n_0\
    );
\count[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(12),
      O => \count[13]_i_4_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      O => \count[3]_i_2_n_0\
    );
\count[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(3),
      O => \count[3]_i_3_n_0\
    );
\count[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(2),
      O => \count[3]_i_4_n_0\
    );
\count[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(1),
      O => \count[3]_i_5_n_0\
    );
\count[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(0),
      O => \count[3]_i_6_n_0\
    );
\count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(7),
      O => \count[7]_i_2_n_0\
    );
\count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(6),
      O => \count[7]_i_3_n_0\
    );
\count[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(5),
      O => \count[7]_i_4_n_0\
    );
\count[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(4),
      O => \count[7]_i_5_n_0\
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_count(11 downto 8),
      O(3 downto 0) => \count_reg[11]\(3 downto 0),
      S(3) => \count[11]_i_2_n_0\,
      S(2) => \count[11]_i_3_n_0\,
      S(1) => \count[11]_i_4_n_0\,
      S(0) => \count[11]_i_5_n_0\
    );
\count_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_count_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \count_reg[13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => data_count(12),
      O(3 downto 2) => \NLW_count_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \count_reg[12]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \count[13]_i_3_n_0\,
      S(0) => \count[13]_i_4_n_0\
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => \count[3]_i_2_n_0\,
      DI(3 downto 0) => data_count(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \count[3]_i_3_n_0\,
      S(2) => \count[3]_i_4_n_0\,
      S(1) => \count[3]_i_5_n_0\,
      S(0) => \count[3]_i_6_n_0\
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_count(7 downto 4),
      O(3 downto 0) => \count_reg[7]\(3 downto 0),
      S(3) => \count[7]_i_2_n_0\,
      S(2) => \count[7]_i_3_n_0\,
      S(1) => \count[7]_i_4_n_0\,
      S(0) => \count[7]_i_5_n_0\
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i_reg0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i_reg0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      R => '0'
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i_reg0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_bm.dout_i[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => '0'
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => '0'
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AA2A"
    )
        port map (
      I0 => Q(0),
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => rd_en,
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      I5 => sel_pipe,
      O => \gc0.count_d1_reg[12]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_rd_handshaking_flags is
  port (
    underflow : out STD_LOGIC;
    p_1_out : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_rd_handshaking_flags : entity is "rd_handshaking_flags";
end effects_loop_audio_fifo2stream_v2_0_0_rd_handshaking_flags;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_rd_handshaking_flags is
begin
\guf.guf1.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_out,
      Q => underflow,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_rd_handshaking_flags_43 is
  port (
    underflow : out STD_LOGIC;
    p_1_out : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_rd_handshaking_flags_43 : entity is "rd_handshaking_flags";
end effects_loop_audio_fifo2stream_v2_0_0_rd_handshaking_flags_43;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_rd_handshaking_flags_43 is
begin
\guf.guf1.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_out,
      Q => underflow,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_updn_cntr is
  port (
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    srst : in STD_LOGIC;
    \cntr_en__0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[13]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_updn_cntr : entity is "updn_cntr";
end effects_loop_audio_fifo2stream_v2_0_0_updn_cntr;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_updn_cntr is
begin
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(0),
      Q => data_count(0),
      R => srst
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(2),
      Q => data_count(10),
      R => srst
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(3),
      Q => data_count(11),
      R => srst
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[13]_0\(0),
      Q => data_count(12),
      R => srst
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[13]_0\(1),
      Q => data_count(13),
      R => srst
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(1),
      Q => data_count(1),
      R => srst
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(2),
      Q => data_count(2),
      R => srst
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(3),
      Q => data_count(3),
      R => srst
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(0),
      Q => data_count(4),
      R => srst
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(1),
      Q => data_count(5),
      R => srst
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(2),
      Q => data_count(6),
      R => srst
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(3),
      Q => data_count(7),
      R => srst
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(0),
      Q => data_count(8),
      R => srst
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(1),
      Q => data_count(9),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_updn_cntr_48 is
  port (
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    srst : in STD_LOGIC;
    \cntr_en__0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[13]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_updn_cntr_48 : entity is "updn_cntr";
end effects_loop_audio_fifo2stream_v2_0_0_updn_cntr_48;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_updn_cntr_48 is
begin
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(0),
      Q => data_count(0),
      R => srst
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(2),
      Q => data_count(10),
      R => srst
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(3),
      Q => data_count(11),
      R => srst
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[13]_0\(0),
      Q => data_count(12),
      R => srst
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[13]_0\(1),
      Q => data_count(13),
      R => srst
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(1),
      Q => data_count(1),
      R => srst
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(2),
      Q => data_count(2),
      R => srst
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(3),
      Q => data_count(3),
      R => srst
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(0),
      Q => data_count(4),
      R => srst
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(1),
      Q => data_count(5),
      R => srst
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(2),
      Q => data_count(6),
      R => srst
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(3),
      Q => data_count(7),
      R => srst
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(0),
      Q => data_count(8),
      R => srst
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(1),
      Q => data_count(9),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_updn_cntr__parameterized0\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \cntr_en__0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[13]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_updn_cntr__parameterized0\ : entity is "updn_cntr";
end \effects_loop_audio_fifo2stream_v2_0_0_updn_cntr__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_updn_cntr__parameterized0\ is
begin
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(0),
      Q => data_count(0),
      R => '0'
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(2),
      Q => data_count(10),
      R => '0'
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(3),
      Q => data_count(11),
      R => '0'
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[13]_0\(0),
      Q => data_count(12),
      R => '0'
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[13]_0\(1),
      Q => data_count(13),
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(1),
      Q => data_count(1),
      R => '0'
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(2),
      Q => data_count(2),
      R => '0'
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(3),
      Q => data_count(3),
      R => '0'
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(0),
      Q => data_count(4),
      R => '0'
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(1),
      Q => data_count(5),
      R => '0'
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(2),
      Q => data_count(6),
      R => '0'
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(3),
      Q => data_count(7),
      R => '0'
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(0),
      Q => data_count(8),
      R => '0'
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(1),
      Q => data_count(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_updn_cntr__parameterized0_124\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \cntr_en__0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[13]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_updn_cntr__parameterized0_124\ : entity is "updn_cntr";
end \effects_loop_audio_fifo2stream_v2_0_0_updn_cntr__parameterized0_124\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_updn_cntr__parameterized0_124\ is
begin
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(0),
      Q => data_count(0),
      R => '0'
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(2),
      Q => data_count(10),
      R => '0'
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(3),
      Q => data_count(11),
      R => '0'
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[13]_0\(0),
      Q => data_count(12),
      R => '0'
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[13]_0\(1),
      Q => data_count(13),
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(1),
      Q => data_count(1),
      R => '0'
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(2),
      Q => data_count(2),
      R => '0'
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => O(3),
      Q => data_count(3),
      R => '0'
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(0),
      Q => data_count(4),
      R => '0'
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(1),
      Q => data_count(5),
      R => '0'
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(2),
      Q => data_count(6),
      R => '0'
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[7]_0\(3),
      Q => data_count(7),
      R => '0'
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(0),
      Q => data_count(8),
      R => '0'
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cntr_en__0\,
      D => \count_reg[11]_0\(1),
      Q => data_count(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[12]_1\ : out STD_LOGIC;
    srst : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gmux.gm[6].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr : entity is "wr_bin_cntr";
end effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gcc0.gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  Q(12 downto 0) <= \^q\(12 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(12),
      I1 => \out\,
      I2 => wr_en,
      O => ena_array(0)
    );
\gcc0.gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gcc0.gc0.count[0]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \^q\(0),
      R => srst
    );
\gcc0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(10),
      Q => \^q\(10),
      R => srst
    );
\gcc0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(11),
      Q => \^q\(11),
      R => srst
    );
\gcc0.gc0.count_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => p_12_out(12),
      Q => \^q\(12),
      R => srst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \^q\(1),
      R => srst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \^q\(4),
      R => srst
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \^q\(5),
      R => srst
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(6),
      Q => \^q\(6),
      R => srst
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(7),
      Q => \^q\(7),
      R => srst
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(8),
      Q => \^q\(8),
      R => srst
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(9),
      Q => \^q\(9),
      R => srst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_7\,
      Q => \^d\(0),
      S => srst
    );
\gcc0.gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gcc0.gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gcc0.gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gcc0.gc0.count[0]_i_2_n_0\
    );
\gcc0.gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10),
      R => srst
    );
\gcc0.gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11),
      R => srst
    );
\gcc0.gc0.count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[12]_i_1_n_7\,
      Q => p_12_out(12),
      R => srst
    );
\gcc0.gc0.count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \gcc0.gc0.count_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => p_12_out(12)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_6\,
      Q => \^d\(1),
      R => srst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2),
      R => srst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3),
      R => srst
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4),
      R => srst
    );
\gcc0.gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gcc0.gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5),
      R => srst
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6),
      R => srst
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7),
      R => srst
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8),
      R => srst
    );
\gcc0.gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \gcc0.gc0.count_reg[8]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9),
      R => srst
    );
\gmux.gm[6].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gmux.gm[6].gms.ms\(0),
      O => v1_reg(0)
    );
\gmux.gm[6].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gmux.gm[6].gms.ms_0\(0),
      O => \gcc0.gc0.count_d1_reg[12]_0\(0)
    );
\gmux.gm[6].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_12_out(12),
      I1 => \gmux.gm[6].gms.ms\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[6].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gmux.gm[6].gms.ms\(0),
      O => \gcc0.gc0.count_d1_reg[12]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[12]_1\ : out STD_LOGIC;
    srst : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gmux.gm[6].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr_38 : entity is "wr_bin_cntr";
end effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr_38;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr_38 is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gcc0.gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  Q(12 downto 0) <= \^q\(12 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(12),
      I1 => \out\,
      I2 => wr_en,
      O => ena_array(0)
    );
\gcc0.gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gcc0.gc0.count[0]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \^q\(0),
      R => srst
    );
\gcc0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(10),
      Q => \^q\(10),
      R => srst
    );
\gcc0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(11),
      Q => \^q\(11),
      R => srst
    );
\gcc0.gc0.count_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => p_12_out(12),
      Q => \^q\(12),
      R => srst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \^q\(1),
      R => srst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \^q\(4),
      R => srst
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \^q\(5),
      R => srst
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(6),
      Q => \^q\(6),
      R => srst
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(7),
      Q => \^q\(7),
      R => srst
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(8),
      Q => \^q\(8),
      R => srst
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(9),
      Q => \^q\(9),
      R => srst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_7\,
      Q => \^d\(0),
      S => srst
    );
\gcc0.gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gcc0.gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gcc0.gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gcc0.gc0.count[0]_i_2_n_0\
    );
\gcc0.gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10),
      R => srst
    );
\gcc0.gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11),
      R => srst
    );
\gcc0.gc0.count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[12]_i_1_n_7\,
      Q => p_12_out(12),
      R => srst
    );
\gcc0.gc0.count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \gcc0.gc0.count_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => p_12_out(12)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_6\,
      Q => \^d\(1),
      R => srst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2),
      R => srst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3),
      R => srst
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4),
      R => srst
    );
\gcc0.gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gcc0.gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5),
      R => srst
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6),
      R => srst
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7),
      R => srst
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8),
      R => srst
    );
\gcc0.gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \gcc0.gc0.count_reg[8]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9),
      R => srst
    );
\gmux.gm[6].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gmux.gm[6].gms.ms\(0),
      O => v1_reg(0)
    );
\gmux.gm[6].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gmux.gm[6].gms.ms_0\(0),
      O => \gcc0.gc0.count_d1_reg[12]_0\(0)
    );
\gmux.gm[6].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_12_out(12),
      I1 => \gmux.gm[6].gms.ms\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[6].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gmux.gm[6].gms.ms\(0),
      O => \gcc0.gc0.count_d1_reg[12]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[12]_1\ : out STD_LOGIC;
    p_17_out : in STD_LOGIC;
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gmux.gm[6].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gcc0.gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  Q(12 downto 0) <= \^q\(12 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(12),
      I1 => \out\,
      I2 => wr_en,
      O => ena_array(0)
    );
\gcc0.gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gcc0.gc0.count[0]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \^q\(0),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(10),
      Q => \^q\(10),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(11),
      Q => \^q\(11),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => p_12_out(12),
      Q => \^q\(12),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \^q\(1),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \^q\(2),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \^q\(3),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \^q\(4),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \^q\(5),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(6),
      Q => \^q\(6),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(7),
      Q => \^q\(7),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(8),
      Q => \^q\(8),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(9),
      Q => \^q\(9),
      R => '0'
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_7\,
      Q => \^d\(0),
      R => '0'
    );
\gcc0.gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gcc0.gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gcc0.gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gcc0.gc0.count[0]_i_2_n_0\
    );
\gcc0.gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10),
      R => '0'
    );
\gcc0.gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11),
      R => '0'
    );
\gcc0.gc0.count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[12]_i_1_n_7\,
      Q => p_12_out(12),
      R => '0'
    );
\gcc0.gc0.count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \gcc0.gc0.count_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => p_12_out(12)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_6\,
      Q => \^d\(1),
      R => '0'
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2),
      R => '0'
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3),
      R => '0'
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4),
      R => '0'
    );
\gcc0.gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gcc0.gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5),
      R => '0'
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6),
      R => '0'
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7),
      R => '0'
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8),
      R => '0'
    );
\gcc0.gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \gcc0.gc0.count_reg[8]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9),
      R => '0'
    );
\gmux.gm[6].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gmux.gm[6].gms.ms\(0),
      O => v1_reg(0)
    );
\gmux.gm[6].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gmux.gm[6].gms.ms_0\(0),
      O => \gcc0.gc0.count_d1_reg[12]_0\(0)
    );
\gmux.gm[6].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_12_out(12),
      I1 => \gmux.gm[6].gms.ms\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[6].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gmux.gm[6].gms.ms\(0),
      O => \gcc0.gc0.count_d1_reg[12]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr__parameterized0_115\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[12]_1\ : out STD_LOGIC;
    p_17_out : in STD_LOGIC;
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gmux.gm[6].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr__parameterized0_115\ : entity is "wr_bin_cntr";
end \effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr__parameterized0_115\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr__parameterized0_115\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gcc0.gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  Q(12 downto 0) <= \^q\(12 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(12),
      I1 => \out\,
      I2 => wr_en,
      O => ena_array(0)
    );
\gcc0.gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gcc0.gc0.count[0]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \^q\(0),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(10),
      Q => \^q\(10),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(11),
      Q => \^q\(11),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => p_12_out(12),
      Q => \^q\(12),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \^q\(1),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \^q\(2),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \^q\(3),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \^q\(4),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \^q\(5),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(6),
      Q => \^q\(6),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(7),
      Q => \^q\(7),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(8),
      Q => \^q\(8),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(9),
      Q => \^q\(9),
      R => '0'
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_7\,
      Q => \^d\(0),
      R => '0'
    );
\gcc0.gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gcc0.gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gcc0.gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gcc0.gc0.count[0]_i_2_n_0\
    );
\gcc0.gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10),
      R => '0'
    );
\gcc0.gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11),
      R => '0'
    );
\gcc0.gc0.count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[12]_i_1_n_7\,
      Q => p_12_out(12),
      R => '0'
    );
\gcc0.gc0.count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \gcc0.gc0.count_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => p_12_out(12)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_6\,
      Q => \^d\(1),
      R => '0'
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2),
      R => '0'
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3),
      R => '0'
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4),
      R => '0'
    );
\gcc0.gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gcc0.gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5),
      R => '0'
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6),
      R => '0'
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7),
      R => '0'
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8),
      R => '0'
    );
\gcc0.gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \gcc0.gc0.count_reg[8]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9),
      R => '0'
    );
\gmux.gm[6].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gmux.gm[6].gms.ms\(0),
      O => v1_reg(0)
    );
\gmux.gm[6].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gmux.gm[6].gms.ms_0\(0),
      O => \gcc0.gc0.count_d1_reg[12]_0\(0)
    );
\gmux.gm[6].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_12_out(12),
      I1 => \gmux.gm[6].gms.ms\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[6].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gmux.gm[6].gms.ms\(0),
      O => \gcc0.gc0.count_d1_reg[12]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_wr_handshaking_flags is
  port (
    overflow : out STD_LOGIC;
    \gof.gof1.overflow_i_reg_0\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_wr_handshaking_flags : entity is "wr_handshaking_flags";
end effects_loop_audio_fifo2stream_v2_0_0_wr_handshaking_flags;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_wr_handshaking_flags is
begin
\gof.gof1.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gof.gof1.overflow_i_reg_0\,
      Q => overflow,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_wr_handshaking_flags_36 is
  port (
    overflow : out STD_LOGIC;
    \gof.gof1.overflow_i_reg_0\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_wr_handshaking_flags_36 : entity is "wr_handshaking_flags";
end effects_loop_audio_fifo2stream_v2_0_0_wr_handshaking_flags_36;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_wr_handshaking_flags_36 is
begin
\gof.gof1.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gof.gof1.overflow_i_reg_0\,
      Q => overflow,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
TorW/AXU6/wm/SUJXLZEd40KkEvka8gW2pygLKFhNRqansr+9rb3s8nNqJi4pu4h+GC568H/hDW5
rNLurdXPYg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lQ7ilJ7E6OA/M+IzYr/DuD6WjLuxukISczm5g4x46Sr8WW85CuQfj1+zvki/PMY+HGMH9JAtSKCV
Cp7096Fy2xPJjxDfgrjyKBvmiAA9GKh4sSAynHZK2zGcTORi49ZHtPkeeoz5VLOgZnSnMFB38+u7
C38nVk2AX/pdXVIBQH4=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
paQL0AiQJAezFh3gBESrp3wF9lVFRuhxQZYirMxU4H851Ll4jBO3JWI6CpOU2VraLSeEE3s3vVRv
YDQB4jAakRoIVQ8PVMo+eVGkg3cAb3rWmUfXrHmNU3nPKGMnWowaWkihGl7oWFyPK3eDH7W0n2M7
nmp1ba/C/gfyFP1m2H1f5sQHCmTPdyhiUSBS8wcpgHVytyEJmnWIx4ak+QhpGJi7bBkGhSMiQOZP
Lboar+n/6WJgbVXdde91VZ9CbWWKqmWBQIYpvJAZkB3F5s/g4bFhc4fyUcQKqo2xe4kKVSgd51aD
f969lpaPRRSHu6OgcEVopl3QQLu3o6VaatufJQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OI6lGAzJzR2sY3RqzFVslaY+R/mE4FUA5fTWt4alX+srRiDurgL8W+5L1NjbYkj8iscBXodvp6kr
LP7VGJwXjz42dHYI1WC0zktqS0OAKEAmrs72opfueiFOWghPyadGUmDPL/l3XnYLgAr++rXXqEve
KWt8QsAlZ1PRvZs0LfF/l9nRCuEdzbuNF7C56ZTZanh6nPRHR25FbxBXo1G3FUziPeCLutH+ozIX
iyLU5aKxe+fjd4C9eBg+1PZ9kVnqRgUHS5uBAh4Yvz+xkxxVOzCdpcjkgIAD5Z66BqWKM9mA4KX3
8QotwK3M+PU4lDfgnqq99QM2XJ7j/4xd/Fr6mw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eE6W8ibR/0hWbHMVXu/v6taCP8gIESr7bpnSbXMPwzsbHwS+YgrKfK+P8lTKgAel7ucodBSLfTRj
s2CX5tq0NZzM3EPm4I6IU7rA/uX51FII9xH+C0wjKJz8NJAYO90KtpzJz8ypjBUHaRlNk0fH9pSB
Mvf4wmyiVvPY31eS2k8nCGuB3XhOQY0lzFabZBJCRo1kr1L7XUTw9//cMg/bq+oSfJEst0+YKMNs
XRSrQsnmQvVXdPJzI0SYKL14xeGbb7z6LuPlOmBQAxWRZAqjW1tSYqVCnohIMKCVxO2cakl5MBH2
J16HQK0bfAl14anILJIQaLiO00cKlnhjepWZtA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qUwn8dQIFPfDwI6HY1YGWiIPJWqQpoYKDzHcZyh1zaIYg+sJ34RLEVf5c0XkL17oM+t3DgYq2sCF
HYqsiUn3c4F3Scp4jp5Gsl2rF9VCOkIhUfSA1URkiLFY50Poys9L7otSR/f1pzwyy1n2oU1xIvT5
2jGGBpogmreBirgmfNo=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QU6xSOTTqIAoG7iy7Fw8B7BxIq5jd3eo7XrYP/j+h0dKAgrwZYtZBCMJaw4KXwoIL/vvA0yZudGe
Usn1UEZ6YgblwdrdaAFUHOBF706mtSRiswpXWw/nZrkAXr5GFVDzf1VsTzTuKdnrLckIwgsUGTSy
mfVqdF/B/zziKhzx5/UZvPtpaShEtpA/isGusTjL7ew36ShTf4j1eVu7AQZm7GX2PrxI5Y3d2DRS
PFqwKeah+DZVpIbzt6hMdSO0aMbZsFoBIk6xpy+vUxmwfgCh1ya2fbqvE1wyMO0qhyGvLUvTJR/R
EPS0/fk8heAws1e/dcRxaokCqZaRgLiEjh+ecg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
C05j46W42UDsRVBkd35XbARpnvXmhU9jV7DiNV4W5Jou1GRjmY1OGEZoDfW9CwSJVH5Lxt4AbWqu
4gUr+UNGUKTx+l52dkD69FjmnlJOylMPnz+u3P3d19IUqNTt6w7jbNJRq6c8tq8p8lQnBrohMXgN
b9QZUnt0k/IgBfmiU6MSCKV8Uz9pDjkc5y7GbaEgqNZ6DbhgikmwJRy8YMj9mtGoigDhQDtP0bN7
3qp6OUK5X+lq5Bz/070IjtDqwHfdXM9NYYDQd17H6/4JL8O+PfYiOGTIxNLui97nuNgD/Dr0jHLH
SVtIZLOl39vTtw6hpBD+JDKF2aUCmYarvNQ/IA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qIC1glX0fWg02GKTCJiNXLb2bExTkouQFpTXj5VZK0kuj/NOMehYMwK0RUbVjeX9xwJLsXdZHCFb
J9ZqPYvLU3kaHbhWyXcGRbMbFeDtGquwUPteIPh5gwrYLX5/tcWadMU6psHoCxbQrFFfZ5sa0PoB
1NArRjPZ6UwK6Oc4UTEyONaDMZ7o62ArJ8V31TdUDtMIRAfnCI/WGTZ6hqSLOs9RUDsMPCygrgXO
aLbQ0glRRSnd1hu2QZZ1twSJv6VenSPSeXkrNEb3yVfjSZMUduvayyrbu0LVniB8ewdH2ayyhxZ1
unzEzkdONF/WqKO7HTz+c/UDRkmORSHEF+Gsiw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 241584)
`protect data_block
ySOkXQaZNfwZNNoqeP6tTNf/NU+kM1TGvkHepl54sPoexQ6N99tWh9V2ECs6O6DUAXIWoY65fTvz
d0cVvTgaQXKZOJjTCKWUYHt8FgNJd1C45uNoqwAMiVivmiPcE1TgQkgSNLO0DmqtQe+o0O9EWqzp
6t+Whn4Fezw/EUxX9iDYygGkSrHVP1syGbYfuWRMiBBOmyd9NraYoqbEuPxEnlpBE37STmc+3hjM
ND6gXqH0VlUiBhK5sxRttt5HpWrvvPiErSJqnMyhOinPCSpja5jzd0NfhZ1WSBbuRyr0GbI4eDCR
uXav5Yrc+9tgxPvuEISPVO/WVoMgZH0oe/hBHwGV5NBiGZA0Rry8d2ZVvGLLs4yykOSs9W8EdvQC
KtYGGAWHo7FF3ving+r/a/xJEmC73TRDAF+ot31Cm0J1ste5b9vm3aPGZfsT4l1dE7OwE5LcsUgX
D/9JmjS03pNhhqKHT2VYas5dtc/BOqEkZ95ouua0Gj9lvJVD8YQijN2biAyDW0/VZpfYj1/UjhbP
fsSfn9nrNmJVC8+Vju7bssKyea4PHEWT4ce3uJDS43QUz7TWxdDhtaFrUBl6J9ifAE2xyVCr93fl
U/7UFp3pIzw7Y3cHNgbdwvfoESsmW3PIu2IuGSH9UBGfgJPYCLtvIhUwFmzyuBG2SmIfxttjJAgQ
xM6W4YxFt6Czn72GsNV34hmLXM46sp2e+JpeGdswxXqwIDtxzTESitXFAykG2vFazydydvyR+b5m
7hTy5wEq7lMmcFNNrP1GZ9O5yv72lDtgL11uLKoljwVHlFrHiaxtrCVyQU47Ikv6WvQKAeGsvrH6
8web2RnmSyAB79nJ9WPzk2vfZ2MoNhQXWJrtCvaHvnM+Im9An993ySGwyrMyirsFPIT+ox+fCX83
fFrIt2Rp+kYX7cZqk/MNBySDwQqJDVhMdxgDss4euzXx3Hm/aV4TnCo+Wejmt8cV1DO86YrY0un5
S0DRrJJVaeBgnXkYLo3EnnOP3fjYPEfawIRhs3u6MKet5O1FjdUO/AKv6a+R6qlF4h8ydVz9WnGI
mY1Lc/Nk+IOHO530C7A8tfZIsDcCQ3NPkxsW813cC271MOss7ZA2nK2rGKtNuLy1hp55Vmo9/Ixk
T8YOu7Dju8W4dFVxR+vBQATO3qsgv5ayJIBxGrS5DMvrO025kXii22fnCw4bUxOE5lmxF7pTK6E1
dS+y4IUu+twPbupSF9omXvSLgqodBkIX6DgC5vHuyi9wuqe8x9NdtLPpWpVbhj2da0Rcj6/QPyMQ
0S6NAoQFrDKnQFwMmqjKCmqF6kvHFmqksqlGrkDD46WxT73AqZJQlVPfbfMqqHV10Un9Abui1WSg
oCiTDz+Qa3qFFzVFoOC9PqcCtjoSdAzHmVqTnnGRvZ7vQ98Mw6GZVEBCjeWvbOdPeZwf+rAl5dj2
dVgnECgluThbxSOM2qYyVTdHubWhJ2/VHtAt3sDvG8wq0VMebir679zvlPZ5lA3cthM9vTred3n7
kLuHAD2BukH6zFRjeMnRa1WLJ+Ou10qPzbSym0z5U7mzWsX0eDAtWsLTJPJTOofIyT9T4YTxlmf8
r+NWUe/euk4GbEDboELBi9AQ8gVuUvQ5w8y3jugbec5VTIS8NYXEh3iWjOvWTWSAQVlYOmsSTNMZ
jZW7ZabMOmoX7fRiz/Ac8KBTElpI6+hYry6/pM7QgRmOg3OUqz/fwehBSJEsPw+EETeLBicZ8oRj
1zJiFYTMDZZ8685yCjYtuCD1dvbA/GlV3Nirs57BIBzFDfT13uY48G3jDY/b6ilTJd9lqUbbS5Hm
1A9h7I2iL3OvphjmAiJH/O7tVru6HJeB5byv97f6Y6tIz8M9JkjvT2lXCS/gev71UCjgb4eFkwXo
K9nv1XYeMqKEZ1HVuLzPlCVVJHAQBvM+km8LGCaSDOLNz4FRAAlRuwYjemQZYdbLbJIG3Wqm2oCJ
ApWtHUGL97ljRrSQgD/s5/j31wLwN8pe5fN8Ur4Bhuyu8qkevTumxMsgxmfL9o5u+sTMdu/qp0pZ
DDPEDaRWnYxbG4Vyc+TXDDBng0Ov734jwEEegoXHdct19ld/atbMmIIJlhm8PQIgaAdbKXC4G3vi
7xds+R4biimCV3HYGeHFZvXRsWyHbfgyUEfOOsIkiwbCHRadE0BLF8xkyGl48UdXR/Je/OAFBvN6
EQbIgfniEIDRwgwFUulOF1wE/iBGYtO9jEYuzxqFpCq566TFUixF2bVR26/IkTSo5X4xJ008Uxw8
xbYTgivVzIxqTCflECq5k5G+JijIvPBhpeRrATJRfbYRcADTb15VxPAJ9kntWPalrBW4wzsAvENn
WEAcoJ0UfPgn19GsDvau/i9gHsndJXlS6AtKRBEs6BJJT188sEns383jHqkiHv4WD3naMgWETb9E
jIDzPlgCbtJAtcDT+CoQ/UsDsLUWzIsnU6Z0674UY64CU5GrUvWbLW3+URG5+PNJrLP6Z8q52w/9
Uusqd/vVFnpdjxn1pxVYdlqoCLiqHN5j4TGhnd5V17EhkLU3B7OrHmEkQgCdKCy2RtpzmHtmorTo
2nYyNYRzNb8xvSifxRLtKQWdFPyrzw7AFbwf+re6DoBy4DtKDpYucF054jLxZ7NAsx0Ddpd7UbEE
X/yqoXgA1msaRWBivNjW5D8GNdHsQ755HWYo+SpQvIZgvLLYihdMQ0f4hK7v7D6EHisUjJMDj+F6
yEXl/5GApQ5wJY0wTyRdkt6ETUoOW2IxQignXe1y4OrTMtdtIzQL/hdnwx0EHsEEJcsCR5UeiLyK
pVx+B44F9wGtkoapwG7mdJo9f0G/W+vOpM5w5HeIN+Dupz/6YoZt88YBUQouAAMs3Mt2NyeUKM4x
L0pF5XcgLK0dBj+4fCHB6XF+YE3ATTNCOZ+zcz93GnyflZqAFyD/5WL7sxNELVmbNmEL+bJR99ub
eEmhhD+W4c3HCLYa8ry52GFmulFeLFMgPyaLDdDyvon7AyZNqpEkFEIMnWXUFulvPrlZWwdYFxqH
wVfIoLY68KkUGwylFP/cMJZqF+R5F94rj2YW3K7L9DKP4NgmWlp//YV8+H8YMAiJWPNno/QgQ/S2
dWimoq76PLBFCgftDbeN6MI+D7zsIvrO9i1IRFJeDm4WPc+K7iPD0T+bTleeiFOPVpjnHav2sBVp
BHfGZ+DSlnK3HGvRfVLLqD6f6PWY4B2sY4rIuaVpUZJQpAtjcuxTSCPYmfK5xe4pw85tLAXU2rmX
/4mnd3N1o0TyFQ96VN8ZvG+BYhRK0VumZ0uEk5UU8a2drsCUEGE8ROKxpgLRL14y5ZpIxgKoUc9L
gKjRz43ExI7jEgJ/y4Z1jf9vgXAAfXlB5wY0TKgy2ulipq7AbtECyctAf1zrEjiFGXcQJOPUuQqG
6C09oOl7zzh4WNLfUT1ap70BnicONhGeNy4uHcfoctwFhSGUvR33oOORb23DZ9JQWBhcXDF+rM5v
pDXMUX2jO4l4ZP+eGWhAFgs+MWP4Jx0I0HJmSxMJw+lljrVwu5O0dGjIpXrP7ZHucNRZAkHbkQXX
RF/l0rdUP5Jt00PgEwUvA8Nn/qsYkeYwPC7prw8Y/Nn/burxFeuAOEhzZI0C/fgYC/C7Am8+sBXh
DER6t385zfF1GZcmuo4bh2+U+/7o2IiARoUDSZRiyzpcD/O5Ks/oop1DS5Dr6luJsz2ajzxeaUAw
2hXVeXA/5y6KJVKNp4QvKY2MyIiRDAnpZRU3c0MK5yDeE/4VIwNKIuQUlmoQ42kqTwzbGoMrgrxP
a58vl7ZAE0AbTuHAe5MdtLVjIIcuvIEh1xbhvCZTzSSGD8zz539VMl41EImt7cmlElxQhvkJaqP2
l26t+N9miBQfva0E0ZMd/uhiOYMDocnTFj6Giu85ALotG+AD+46RNpqZJPR9yg9KTFEnKOB7uXoo
Rp2Eyy6+n2YoclqxNFqHCHiM84S9Sb3tCNyz5TLfgfAhxAUpzcG7SaabNpA8+ftcLQsWpOwrliO7
+yabn9Ts0+NCq6EIuK5/UhDRFZklOzDoxjwpxVFmLdVfeHLmfbtRVw2X3zCNwKVnt7NONDxav95K
ETD02/sP4uXsZbIgngiuHmRHXs8T+J5y65ja9fYgGquoCsnEmhVz1YHmXD7EVz4eEAGP/dQDa+IJ
Krvfi0KJk7LtdcHGe+XJ1tj/aL50KdXJWybew5C0hIixvkqoR/ydWk8aORxcwl+iSwDkr8AqqJ6b
8//+ytKKw7+9KxejPgIgg7vMsXcl5jRroSYqztCejWhbazyYqbamWnHql6JnYfr0TlX4ze8v9yUV
k2Gmz6IAI9xhAJpJjpViD2JuVMNZXXHIDPbtPnM56/inAvazRh7nmTZwshZMb1eVhhR9n4UcZ4cU
PTsRCpJ/zl1EHZjbIllRGE/6gyuf2yGHepgWoGBY3Ni3yK4B/eIjhwTvH/kxAiHqq3Nm7bKf2UWM
mB55NL+2DJvhvm06cKfM7RcfSX6uw9l2cWfhB8gn7tYfPjUZ2PqKVcLnNtqXcKbFqArXbKJms0ga
iiPJlwtCn0qM57j1wyHkjntIEUle8KtS2MCpskkVM7KRPnNF9ZfJs47aUZTGy4xlY20jf4D9oQQZ
ydCIJOaaNL33j7iwH2S4PsDDTPz4sq96xjQKOiUlBA2AJus5T6q8S2ejE0+KMRmfZjUC/X9/go9A
HIczAc+gDUxYBhjtw7ZZ8DzWHEuMeowE7ZhSo48YYthoU2rpxCpt+z60pjrxkWwqtv55h0m9K0zD
TZnpAB4bCZTt1F6l9hXkymqYb5XxEggDmDLTrVe6zzqEIFoIZUHI90yP8xrEK41fsgGHQLz6d0Et
i4oMQIkbOf96art3pkLYI2DxnGyazI8CJNTkZ2hDDActM9uQVEEN9R1/jiznWA5hArvuL8lYSDJE
HFDgq8WrPD5Wy4/a8eJuZQFfnD+3fL2hMB8TorXX+tbsGd4wrpY+6SBAmpWiF1qMB7fe5anh8TOl
iPMKlQv0mZOLhNRZEo0l1w7T4j3qm1k3NmN0amJ7NWjTeR5sNMx8XV0HzQO1RTWT+5z/hLIc4nbm
Ml5NFM+lYPeHAlVTiqYYbVD0MofQk7zqi5D40GBXV3Wzg4s7nEKdBxhcvS9mkPPGexhKZpfyhJx9
sH4/ADF1BeowW8LzD8qV2Br3Dn5lp5pmzSNeWCcrQO1bwmYeg0/jYuPaJ8nac0yTrlt0E1OQQ/OX
ZjTmVq8iyxCAhzBg6bpLZ+1Q2r9MthZCoixcMKA1jmM5d61gtct+sZYhvNgqXGXPOR8hxErIB7Lh
nqGNlvM80GXm9m1Icq3AmOKjph1AK0WFCIx0duZiToHhWMajKABeGrSJkuNyDG3pFAAUa1Fje+kJ
8QG7m5sxq0r6X4BxZm/u0szdOGrVYRLo8Ybq5wWvrdxrDhn3DduzCxHGTDeI+Q1wQxG1sZ7PvyU0
mF+Ht8BGAMdRXkKNixLnELCJD6Wd8YFO1r+J1k4zK2CEIXBpZq6B96LJ2Yqt7OWcWi54VtqrAlrN
lKyMif9gIXliy0HhP4IbVK8MtL411bQdMpnkktgmfvjWGdPbfvHMJQwdVANOfMb8M18dj3MTj9az
Rz/Hvp1PHJD7+8HxDmVZ/adLcQmIi6ox5tzRcRRvUTRDQ09bSaXKoOa9feXTa8o3BuzsfP/k8EjV
kpdO4rBdbRq2pdGKNUjMBkdHsMrLJXloYO81+gDFE4FgLfyFHubAkBqZlFFnvCAvJjRVFmxYuTR0
w/036W9IWcjJp3du86WZrKu8LuKKd9T9/v44SA2RDPDDDGZu9zfynvF3VklaRDroONZdWp7LsPjz
d3nS0qw/WGgRDEWFSrUjQ95Zs1Vj3V1+dGskkGVG6gWCMvCpxXhuWZhsVDitvfCS4H1QzwU5G5jm
AndMUBpJtNebsf6yfLFcIFX6vkAG0I5UYRVZrIMpb4iHbYuyLu17kCQZZBp+AnZEjAcxMZpwEx+y
RiDqUI8jTkPJR3nO361rC4z63lSPlXs4kPiFqNgVa4gjK5u9/fgrZkDawAwkS4SX92qyTS1/thU+
X6f5wLuKP9uO2iOUwdXUuqcPgNlYdenwvnZrd15r94rNQdyct7Ewxn0pYx7EoAw8S/MhiF3o/B9u
jNHeVk03QDKWhJVd6qQeDTMkC7wprQBk79YTIIf4IXPh+Hz/yyhn1U+gZ09SLW5OnpnUCQhvjA/j
CfiNRRZXYv4Z+ss3ausxUN0z5Di/ybXtz3edtLvZHRt+2c50UC3uPEPvFb+8Z6SbkOWWhdpWXmHi
dTJtuHAYENKIPNoZ/6Ln/xNsXz/BzUIrGU0HIl73kKsD09/irse7Vw97JFUEiZHgY6Bu6y72/Dwu
Nxh4GmUq4vNF+PIgoMLg+zYTmkyn+s6YyUepwpJcb+VYrjRZi4EuUWKS5OzEVeujUqGop4VvzQEa
D/BZ3qufGDk8n16GVdyZUz4pFNR9BY1+OpHdoa1sThPbHscL4/R4yjgwH54f7inl8QUNjUf3vU6U
ycoNH5YTYEEH4GyAWc9RB+SyXnKvzlToO0N0GmNVLJBFwLDuG77bqlanJFsDua8OY/sUHMSFmusP
VTE6s1hZjJ8XhJhz64QhlYatJIhFak15eytoEDdJ1OiIi9eBujb8QMGJRVddn6pcBTq71dXMwGWj
iJbkfGchpVARGaptlR5gQr4fiS2p+9AsjLwcdsRQ1nvzw4SovgFhYNfGW23hhh46oYvMjskDZJtG
YRveaek4zJ3oKf2PhGQHP3wtLn9hHGkid+cwLW55w8QGX1wq4TPl0pzMMAPUsze2i0BhQjBgXPve
OxU5VbH+zWmwkkHLAxPtSrboivcvGaFWXIgqzflbylLi89eADz3FE6gQti8QuolGfhvJsQmEINFp
S4e66VQvb1hOrT5mCnS0q+/O16D1BFtEuncfvlD+IEl6UHYadEEG+8vQMKPjcETF5bQAYziCcho3
yd+qJksMrVecs/BgdoyZXhPHVIcSer/9RMVR1ZFWdZ9lxTJY9QDGE19FBsvApmvQ1mgUsiSLkYo+
rVbafe2usoHQAbmOLPcFRyeLkQ9qoOq1RQf2phXQ6DktJ3aXSBcRTeZnZ3NC90I6t9wPY6Y0RK73
R/713UXVIbdzSvGQn/lZ9nT7fwrrujhiaYClOsAAVvPphAVfrbOPVc7ovw3kUDpyTWR4VnsuuIKX
62UxLWaPSxO4mHDW6bSi8k17JywfVoyJUXZrWBU9SjZhJ24E3ixyFloHp06LN1qp6zLe2kgkkh6m
lFO5+OkOe3PCtlZvuoMOiq/8BwJJGtZ8GUiV6isUbmBO91Mh1P3v+bZ3M76uG5glzBeyBbkwhS/e
rdc5JfVHRDlC4MRcA7yGs9nfY3iEUlV1Qtw+BJNBfFTdw1zg7VAEa4t7E4M2uurs6SI9+7JNm8M+
8nq3GQ2Fo5mjQ7sf+rv/KaH/0zughh7Es9j9c11S+3DPgUfEeL6UTw8XmKKbP0KPr5zAKiRhwEBy
dodjjHxQDo6KwNP2nHxEBViNSS/qnNYNABR1qWVs8b8LZa+rX79RdnhuYCWv2Jd6rDDDqAoRZweM
3ylmPBVtdcIzjLnqMMV5GbU/flrnNIFGi8Nxvn/tN/Zv+heqDeSnwjufjs68bjUNKOCE+fqA1Fl9
5jSaunUNfEyRnh06dnqIBjd16PJZ9eGNRpDNkH/5p2ibpJkhZ7p2BYGt3BngNrtFMRmGpMtdu+gI
dsWUSy7JJQQhobV3kkt0f2qz9KZD17PuGhrsdB4nO4JzxpOK5Kp2nG3NawdchE+HiaPtmxlj22HQ
rjEnZTQm9bBOsyIxXQgvHY0c1dAgp+kRQTlePFX4maaNhiG1qFD4xXmh7UwQFxIS7kOP/Ptr9UYj
/p/LC1MzhQgc7zbKCgpPn1jmWNPzLsIk3kn9sUTK1QBJTEAu25ZzwohHcSxA1Yn+wkQxCFjMr7gE
dOWw5Le/Ts1EsphZ/4I5ZE/Be/pZtUa1LQy+tv3AJNNOC9ICdXdpNjo1OYBJldb6UplG0TYmvBz5
gu5icsF+vtWUTUFuWAQhNJqobpZ9/ZdkVY6iDoJKtcdzQuxJAvV1Gkw0Jq/G9WCz9Jprg2rv8PcH
3UgVLmfHcmqVLOdqSiIEVOyEIFwNxuFLmKj9hGtVKP0XfIXCTTt7xO8uSx4/SOAaquBFLeLBZD+8
v+h3REK/jACtNycmcBAXTkvUwcIakmyRh1+3EJijKvZGUsSZQfX5FqUcyXAi+a69kvAkbKnf9leT
ULq3V9s9F1K8QTbdlNHStErp6G6L0xkPDJCg3WN4vpl4AWZG9KJtfmdoLn0vt7h0Cu4OONnFKRJp
Gn6aQCVKXmuFJA170ngVuWSnFtMaXy8UcjMVw7tNNy0rkX6xnKaWhg7Luj14/Dm2HiTOgvQrpfCQ
RzgIryludXzoBUWB7MkK2YzQjtrqzv2nu9tUwKoA6ThI8MNiXWOW2CHjTGttkdhStLN/YFs+yhqz
hPb8x9VB9H4NkzJ2xiLphDHCIa31Jes8FKoShIWHSyS+lHEy6w/6AIrpt+qoZFfFCTNkXwle6n7X
FHbnQU7N8tltYs96gsGTwBT6mkNYfKmGhW966uWMLlJjX8GG8wLVXG+Vn5URlCMtx+Cb/dVJD2AK
qnr7x2EZ0yEihgiogBsYZIPekZm6TEs6PHhZwdwhKBa1I/IpWPAfSW6XVMWd9dYLrLzcAZOfVK0Z
ZaDR6h3hzXZ+WBg8RPYJqEfR7LLmSYPhzzR5Q2wV/xCLom8oXkrZcWSqf/y0Hj4d92l9pTKBJwwQ
YYn13ghQUZ/7lj1inllrlFeGOK4RHJlWcdBMTCn4WvWDdsb3cnq7+NH/UNbOSdyQuSM/a+bS5jav
qOPRiP4jBewsjrB/jYNFs+iRCukptl5ybrG11JDa72uIZFUUM2yMWmVInS1ekaBOSlLq29OpkW7m
AL+6IlIlY7hrPvtTEHpLzCt7wRvDHXz8iS+C1c036XMAwKL6VvGxb2aOsdBMl6gcKlssww6Yq/NS
O5zfuE+oGHNLD4NzRp+407VSJ+Amf0XU/6kefwnzGtmVeHoK7fGuVp7QYX5QGCPCtAHaBR0rg0ev
4LPtVimkQsALpf2zU+a+L1hQsmMIQJjtPWWb4Ny+PVyLFULWuZI2Tqa4UlzXuxlFs0fVRYeu8m43
Ln9XmGnBod0Y+QrC0x2ik/ijanqcNkvLQxOlqk+G+tyYPTxpE8eJ6hEWmVdjXlPP725+0opzVM7j
RIyqbpIzdEK+/DTnyMDbXV7oGfctj52ZaMbLjeBTf+I4LxNxTFS+kyXT67b6mdYlFBkKYJnmOXX6
pFfM2JgYnGPQguLFIwnbrkxc7C8YDjHippRjoMGv7GCk+CP4cFGvy3VgM84nsBGdkgs9CbGgomR5
BN2HNwZZ/t94Vel2RRc0+DIgFzCHhbhmZf4XUXGALtKCm/rZU7EOJUKUWST/VXWrwjGwpz5xexOY
N+putYHwNdMgauPWlx3c/ko0QfrFY3xYsbjes+VYUTANcTJqAlhG0elt3W1jyZkdcN/aniN9Cv7m
WQC77GwNZQKdfInOSyH4EXwhM0RXfdMOCemNzodBcG9XWAqhIjO4nxeUjQ5y60JX2l9lXeiypXu6
aJFGAJUfeGRkFHHtQvol6SaqUUe5Vnriw6EU+6LAOSE410gtImBgHPyEKb2N10hEHRCzfjluG2oN
Git/IDcJNyob4LUqy1JqdS73dwfLb1aCiGEhDBvcr0bjr8F+8Vk9IQwSzSw6JZskdN5RGe8Rbx43
z/NhNqx9bc/YcseTuJHic+lxIvk5NQhAvDmZSX2c0m7VJKC5oCoMG9lJqXYow4gucyr2X+KaOGzK
gEO2uvZWM+v9ehoaAIx5P8HzYx+aZsSOiuztHOzgNzkIhQUdAGcFDHBZXcP9j8Lf0XLpqESHT4il
sJQ+GT5jYpOSc3jui45lYF0lR0bP6uI3DhVrEtuffxlAysNlOSuF/tRztNKT7qnuoFP4ngFZPtm+
Ll8YeN6neO4KWK8lkzGVpJ/W+PYj6tGG27faZIBn78aSo3pUB5/J2VkITJ/k32BFW1zVTJZTcatg
wTFryTkRsyemCi/onpEYDIVHc3FnWRuqpxW8nXbQ5F5UPuTsP1vfkhwhZymRtQhtoQW2Jor9pt9O
IINjTiu9Mz0xHCYnKKK+SFA7hMkCIyrb2eTsce4fH+GCLrHK7QB+tokA8FZMcElXFgtc41STeNAo
/RebO/pFfFRs5noSbQW4QiKvjtUh6N9hF1sYPve/FwiXrhpri8IMtOmj1pmRbaPpTnVDySdzFn8k
zSy85GfmE1iDmtD7J8ffxtTU/YwAtH8W2+QqJOJTAy6fOnFHUyNQo1Niqlco8xiYuonuO2ZahOb9
vVq/wK6NeC/4LcEhNrZ8g8xaFzNoOwt0a3bb3bRV54Rs+8/4f/Bi/XY6N0E/Uby6js4tLmKwLWva
c8S1IIdgS9sd36FSQIKeIGGOGObz7LWbXOMMBPVUvLO5S9j1Hph277ZWGJdnc1rhVQ63Q8nUxH92
F6/0qg/DNo18X+Mz5dlRiIBZP4lVavPF+LJISQx1hmDmMcOxokVCWLqEnu+D+iIoZLi/1zL54PvB
WCFzEa5V+PQCdQCvjbepCa4MhDIZavfg5Ng4OL/5g04pGb65iT4nhVHkOgwLkuFkilVS+GX/nipG
6m9D7BIeRZ1+yc1NoWfOCsSlU0N+oaQgVGm7h9p6IFANngh2M0ykFnkJ3oTVZjMWQmPxCW9gphHC
tAZa0qsv8XALZ1WGvodo7SRxbUDfjzzP5PGDajCMPJvlyO5yHzLWxeebllPa43L6x6y1QQQjyhT5
og+U99Ykpyj6ETgFgQH3wglc1r66xLWUUkiBDcnKNqq14yqVXieT1SaURLREXYOmOvkYE9J/H0Wl
YsQBTXIpOL37nPqFAdJ3lyJzC73LjcHe1b9N8D/wZZg6WkJW7vX4Yriu134IIUeszE3S/9KOPsgD
qG5OqbEgQyb6K29lSuSHX76IG5rz+ze+ucFDwu1hxWsco1I7BAUU10wGldktyUnIoVQ373UhImWT
z/B+NyTd1K/3RysEG1n/l6FLjFH47JUYL7wAp57Ndm8o2lsWi/yYXxo+sAK5ILrBHAV2xsO33Vem
LkulLfmzI4qb9EYydWGfhIjKUdO1y+LxS9OhTvtx1rbwpBTDNPONvj4IAom0nDAJz1fk1btooOzk
l2QzJfkc2P/Btv0uNyI/nrsph5+1G/rGwZ0I2TpSZhF6EnnfnZI6wQHW85axwbaqboHdJPkZkw8/
W8A6VHDZKutHD3gljWkvGmQtx9+wGQKdmWPhfcFpt5gn3G9aw9ROmmWg3ERuXlul4E925uRQVm+d
FZvgPQ77ivVr1H8f6j2PfuDV0+QtV3KKGRn17NTz83djguEzDOaenHyWTCGYIBz5mZr3v6WNM7S+
bfZmcvGvzxmr+yAbV1E3A4F2mW9vsv+KF+Mif7c1C3iWMb5X805ZKpZtuGU4a35HjdEuCw8dPuld
7RsSfXd0OCyER5dQFjzBJFunaWarQw+UaG7QpcBMaxDeTsJzkBf9472hEcOBcwRwFODwzuULp/4L
R8XGpCAMyjYlVqxP7sZyiBWxsImX44HhAyztUghEmBRodp4Wz6Wbu4Xocg+zgqNrqBIWRqKxYk0q
jtPw8XcEUlJac5Gdf2XPI9m2rDFGH3MlupGfJhtPbT3iDKaswgMRsno4EF29lZhFrSzcqekYcaeM
sqqFEgOBTgmppiuXdmpMeNqiaFvPgvkBcDbIEWSNjCNS1/3p4F8/hhNnE/1Oszx0rQY+I16Ru4M8
K1GSVzPOTlhqb/spwCBYgHWbm2e2ausolwlWt3iZQeVyhIqU39GVAObok2xG5Lw/6fl6kbYzIow7
AhJQd7DYmKh2/Z7P0qLn0sswcy04bP2kIPp5YozbDx7BJxbV4dbIrU7bHbKejAFqe3weU+SnfjC8
PCUhbf+vEu2V7vU8jZdl9Ty6OPQh3AwS28S60A5u8LcqRxz2zLCs6t3TWNaWWb/T8467sB9+PAOF
+0ZQRJKqHRUhkapcgKxk/MDwQEmy/lXQS7g+y+RpEtavWPpqS+hnYwTg0zJUf4S5CLTM0oJDUZiV
4KeAaG4sL4Y6cdeB1pmzbAbwxHtZXUdFOtIqGSvgv5s3cAJDuqPzq0Fa3m+V4Q+iObjykTIhJsLW
U05xfjkU+azMaF8TNBw5ByhxmPMi6Dlg0ybB1gsxTiuntThD8yJEkjrGxRDRkHSYA4UaFoy5Mh4V
QzXatiOYSQaBaDiFwvFqZsPWvb9bWzhoHQ/R3bWzVqj7GgcYhPzXyI+ky9RCXQndXSxCfEAMkoIH
Ta30z81gUw+YbaiMvs2ALhGYeBc/WQ9rvyoD+OkevDPYtJdx+CYJ+tgvjbuPeTH7OJ51EZA5LMEE
QS+ACfD4i0VYIYiV7UJ8v68JQ3E7kqqiTemu3X7+hi90RAxR8Qs4mt2j/lO9saQb2XR5G1R73pOo
i5OK8N9tkjoZ8L4kJbOC1zaWplm4iTEm3+szJOO6JHuNmWSthI2sY1ieB3N2HQYr1epDcPNQktGf
5KdR59lTcfX/kSAgRbb2XWjivw6+NPqLuMrwlRRVzohYgIvLPVD/GKDjHQO++w8av/3YaJ1tJqLJ
mYmMtz9y90/9tHtpopOH5CiJCSILC4Gq3K17ZkC6R73B77FnVp18xrDGtED8dsSqQROcwwqKLrdS
lCqvqSWpZnh8NYeuB6u9zwlvZFHTVRVMYYiUeJSIEpiycigG2M5farujYRekjnicr9NyYz/p0D0D
RzYsuAFJ51E5NN8jrgFrWDcVXy7cuJTPQh42ubJdxrl546/ZLjY8M9Ml764Am8+IiMBo75lQtoqn
enbKoc3A2vUlOt4ilhNdSf6WxaTMM6hks//VclalZpp6OPV5uI20Ob9PLRg3YytC2x7xW3AIEURu
k7SflUqKDHtROLebtIisEmgP+OGCddyS7Fvz/ewT3Z5BH4jX0V6t/7yjZjRJB3pfTP7nxk8DJXrG
TxG5rRrFJbHuiWYdD1FGNJ1P5ixtNe4gsvOHBKNI7kfVKJly7cUGTxYTkhA8Dr3EyHQQPkD2qguD
x4RtBZwTy4qYHLtgDSJ1SRniS/DfY1LF2vfGxuQw2QIhOteq5htyUbfk5oKg1hOAjPyPCKaJCrjS
PlmdPSC54VLdrNwShT1rjaVLAfs57p/G5w7ddVGRrgX1+7PVa8kSCQTzA10XSxqZMDMq3tvt8SLK
pz7V41CYjc1CjXICL4WEN0gYR4UIsS6AdC1qRp463TEkjwKQzWVFRpzyjIjY0bUFDNihDz7MkvJ7
VX+16+layD5FXvJ8xWsGNdAZ/yk7qSPuQeanKp7kZEfpZsaB8tz4X2mVY23igBqRNVZtLY5XbynV
SkRKjE5wCLRiNUCRo7MpWbdxwZwoJ+/Os0mniz7nHcW2TQmQwoqrfcnGI/27zPaOdM9C14ngig+X
S/DevZOT/mnpcqE8zP/EBaD7aMFbZTd2T2yN48GZMqRDIEbHMpbmV5mdUz6M7ihp1h3EmPHa2Js8
A4m+GxkteqKisL4if8eebK17rv0VxMej+QSQaNCai+XO1aeiSr47pDTswgvZc3S76wwiXiysS3J3
NFIRWdkKfOi+Ob1woY0gSDt5cT5UrBIeYhN776Ep94k4RYVboUcBdKLo/M4UN0DATMaYaGi4bwzr
CV0uQFHEtJXO+GD3n6a/eE1IBm8nQMCcQYu0uxdEKedQnFDG7axnljxnvqjR7nYnio0J58wzCNEJ
iZ9IoeflVtqjUFciewt/iO7ED1MN7VYV/9F9NmNry1ceSh3sxjTXTR1bwIUWXe4fkracwLztTVNq
kE00oiKgz7VhOz4u1Z+kU0nDbE46DQc0u1kFkJWI+/SvZIzdC+vxQb8/18Knig7MpgnRyDJMxDBs
evk3hodkP9vK58FAak6AVi0KHMmhlin/SYct2TNBXB45hMwNh/RjVn6HwXFl6Ru3/p9wsFb0iyZZ
vtEZu41scifSjnvhoH+XI/PSQUcb7fPKBgQfp8hjTx9C/flzZ40+bTxYafder3qaO2u4XYQYobGu
tYixqWXRXyyyfOA4LXAbURVjDgBm6dht0SyKufj17GwQNTJndP3QWgvCgp6lwKqXLQPS9V4ra6ou
2O/lpEdzIYKcJTRKyWHkeyR6dfM6fKZ1J+zrRyVyvMre1p7+e3R2Ur6UZBT8GOyoQckwz/FhVahm
JpM0CSOBHo5iFPLPKassNIw+Xc275AR/PnTkVdD3TmMdqhGLJd54T2yhWSdpGO+GSus1AXPImPLz
ttTxms3oZ1umqY7PnjbASH/0tsYphow0lLE/wKdiLujiRaKq79dKzm1/1f1Oy/2RvAJZeJ9QDPxS
iSjqxsqAW47zj/icIAC0i99d9eHI/yuqRFzPExMB3CQ+N/bxMflSzg7OQMhuubd2W1HlBGiF7Obk
Jmk3zZDIacVpVsCjKH1uad2ceNTpH8qoBcoX5dJKmIHaHysXntteJYModtCSGtXd37Hr2KFaJAk0
G1qgkU/k7erLW03RBim42ufessgtuMhIOFOIdwCSuIng+qsFFr/5pZnFCLJYqh6fRvT0yFwJPDmZ
wMb0h0eTYwoOW9loilY5+DZR5+8Ebu6c6ylOBqunNG4hIy/xfLhBaw2YDUfCVtyaJZcxYWJp4RjR
jZ/lLwRTmLAsOSwueGdVBChFbwQFrEaR4WLX1bdzWQA4iWfcUDnph8rBZLUlF9ddLokqW9bCnzQc
PNPNfeYQ3f6WcpCbgoHkaVLK02ciApDvSu43KoDkVNfVfs6eV5o7Qcqa63euThyf5PUJxzl/plhS
GZRU2QaTUwi14fjXlzQjqxRBcXxQVGi3skw5FoJOHRST5iNlCoDbIWeaQnlIYR/XPxCWdUHor0SM
F+VQOfS8+weWgrKLn4csVZWfHdgmMf6vPGTTrDJaSCTAlBWnS5v8XqW2XxYwiL8MjwSZniLxTQAw
w+tBODKan2k1w8VMeCHl/rDgb6uJogF/6wG32TbmzjOm7LvViKPOsXwMypaLyRCyFxQlUPW36Gn3
ZJRkAk8vUFXqeFuDV38H61gSP8hqHiEd7xoNVAQFmaVg3L1ga0ZaeN8JcT5kQF3836HmCVY0t4ed
zCU0VyWKvLOUb2sI0KdXWig0d5lUHe+y0zaxCUXbm6k+f1Va8o3QYdn6S0e6WSPv09dhjYx8v72c
hro5l0wb+TEM1qGbhBo4FJi5VvZZmWEmEo2TWepQgLNNFBOV6BR6aZPGgm1e5m0Ttl8OFsbqhYwW
hIlPc+rePt5dvYXbbx+VaxlBxtN3VZbGNPRDkp9RPXz8gVoGuh1fMTAp7cdP0OUjvskjPG3tg0eN
SXnYV2htHqKFM8kaJN0mkPoKmV6k9XzNnTY6SuEsGqfejFkLmS65Cz/xn8hKqEAk5Xxh3FHebs3/
Ol0s97Fk2u6OVvgBaToUO51QYChF+6V2TDMRhb3S9kqmk1JYTMp5TC461WvRSg0X2YkssUzrADlT
wwMEfj0rBxB+z88JBMyBm2xZvIoF/s4/P0mlZVtSWeV0La7AFoTy1hPRwC38wkmfxMPPcSFxKu7I
JugDvNMybxtD3C5z5csvwG6iGCodmDbT2TNeL7BpLJUCO2NedG9BwYE3I4lm5Dt2X9EERwaeaNFB
d0y+uCGEBgG6ePg9mEDDeDQ5iNDPjyfXbtEkfAHv+I3Pn8E2q7Ij3q3LgAFaw4ChVcstE08tZLHI
5N2zYuUu61JiTjkaXS9X46AVOtlJ/A0c5OIeoEU7ygVVo1DeriLPCSHJSzX0wC1dbrn2/ZQ1rZpd
27PSm7JfZodiScq83c5RmrPiQZAh8wcNNPgKFZqyl9zomdIzGdLiBuOGVCb9vhaJMQXaPuYtOdMV
+H5g/6DtxTgcx59ejZeBE1sXR0TtMZhLyOu+/rm83lV3/JSr9ib7HuirEdspW7Z3sQRHMJHkuaVW
ue7+L4ZWgRBpr+pQD0flMCoufs3N5ou2YqUZoPZtcT6PMAU9C41fzzcp05o0VUgFDlFTJVvvWDec
Q2YAJBhn2WDaUTYEwX4h9sasxWj+zPQt7+0nJeRdcYtAnNjkh5UarPBSESJk9adBCgbT9Z0ElzOX
5DVkOInFrC7mN87WadLgZODDPRAukk/2Buiy+zO8cijl+G6zXxAx/hX03vKEjR2i3G6nDVghoZF/
r8Q4ZEIQ57NUYy39KdqkEFYMiej/WngSh14Z3qlTfD8uUs9+eZUdSP7aRUXB76QzK/rsopEvLMM7
iDBwjEELQ/CKVYDnVxxgAAH5KBm7APyre/irtSKiAYH0+5aErEDHC6KsGAbO826r8Kov7d589YJ9
BtxENsUJPGp0+Rc3RRibWqCHyNHC2HnEvns5LH7LRy+VP5V507P/y80rUHueYm/vIaNv8817qyru
ic/7fz4gFn4xfIeCdojj22KKKCZbSn7wn3hbT4yeauBbzzGk5Fmq+6h3A4tr9bA9jLWAV3hnFxFF
DrNPg/huTMC+qfdaW4fy5Wkj4OB/X/ADgco1csQ8MX+zBNaifJPR4iZYR+9dz0oowCFFp81PVQs1
Gm5KKmEin20Ocqgg1cdiaxngGUciRrmof1rmDrgAH1jiJgEfnoz2McghdhhyXutpHXbV/ml2WvH0
ypFNnNTyLnMcaphytM3Y+UMjWbOk8UhVyez3IYKnAOiy4fVXcV0fKZrsUMrinireQ3lzJSa4GnT4
EKVwmy8kWasTtQOkppU/ylqm+jk9AY2WEIzVYaMCbBJyCdHKqEoylyLxCDGATd+CgZbyqgiMC4fk
mZtKUNvcYG+TXxwNedKYcFyOVC6l6ycqSaD8qIKmcIXOqzgqy7mtS6FyEifnYdVhwxIauPJSA2lT
DLtarEGHGSG3mTs0ZyuIDhiC454gkpF8a9YC3qgGjglrrMBPHM2RuDGVISStFyPaORqEqyKHLD9w
DGVQoOuRT85Gg5SrMpuJ2mEVma+zOjs7OSTmQTPFZqeupWLNNmLJawpdohoxV9dMw1ZQiN5MeXW+
UeLYD0olA+9lA/VrWZLn1pSqptOsS2n2sARjDkBacM5wMT9MhZzBvof++iEWLdhGV56Xr+dwG7bc
7RsskGwoU/ZSmpAlTRBXSaeBbHUDJxNmEAxBVzyP7bCKlxzwRgPCVS/pi+9VwHnF3nJ8R81ovHX4
jD1acocqWK+mW52rAvX08jy0mg9obfbTMO/McrJaoBItvvG8E2CNZs5CulkQkN0tDY6VGJAhyBh2
v+8mHcOPQvKICv2a34n3sBISQiArnCxSMc1YxK1Y4RPYInwxO2GT+5F4MxW/VFL3YUloHudjGJq0
yr/sduf57/nDv4uGsWcPkW41pdVprM//q+k7cViVn/uvuFvb6qKLVquYmRbhYl8ue2Rmt1mX9fPM
lHgy4ncI0JDWxaUPPdBXn7Z09VhNgYYFRfVzgNnYSmOQF3kL+ykUOrCvCgL1zX/ZsfqAxZqzLrNo
7JmEIcQkKi14B2/5uDVOiPhyYPaswC7qWok3zDRNumJWY58wCHer+QA/EZOUBROvmCoxpoL27emk
mTMvOfHS4OxLBcQcukJyP9Dq5lqBBGEjro54fNTvPkP4hzuC2R7EzpS9NpZKnFN8MBpqRE4R5oR3
4h71lJOzzTlh10DJQGmf58oBAkOlqcqzUKy4shSi+MUZ1RkAIC+KpMHa7yU7RY40uXTtipK3t5kJ
0mzfa5/t4AthEmH0bZ7qQPT3Sg/CPEqKfzvthMyU1/WaRch0yAmoaJ10ntQjpLzAA8nIiqlcgxQH
ko7vBz6gdOujvIZTeZj1U46kfYjRp96urwVv81TUj7pyKFpQ3p3QnMuy+StIijrCQ7+CfGB0QEbz
GLy+M4pKAME9OLFPcXiMuw8+SgXM/eh2CCmz9qGqy3Gg/bT5iyu4s+hq/bnqqMNKCrFeYj13DDb0
KpX3EH7AN7ZVOSdPAhd3PRGE1MAK1bbxaL5ohuvkIdfpCXn6JU1Ebq9YTSwgSF5r2dAL53fYDUg6
PDbfxlEl+9P/GSzaNVXNECcPTGfoAGtmPvixXKD17iBBprzdMUCL8E+4mrV09jFD7WKvv/ma8MYH
c5toqJZPDl9dQS5oT/GVN4bDSj9D7mBFTzo2HWKjDARzwAX/FMa2BcjDY1RI2FbBQ/BP9FM+XskD
7axpoNmavWgJCQsBlBcjMeQGXD450dQmzTXAjutn5q91HfGL2GrbH/+KUWme33r3v0aQGrrSoPWD
8aOdGEaNitPyqi7pu8prGLgh60S2txJ8BE8kiy/8ouFHRu+gi+Dj53zfipTVwxTegAgAttTvLH48
bX0CUVgt6UcC48OMd27pg9DC8RtMXKwYKIDI/gZrwwDu1idZEuS0k5y66q4ThjMD2t0iI2x7U3Nu
A6P/g8/ODtqATa82meZYFcwzepWfZOd2Ib35vJvJPxL+3YV12qU3rzddBoc+5IG17KJ0ktZHfanz
tXftUhua5jao66wWt9L38qHUFYv5cEu/u00n2jGeopbPh6BdL/Sd6NJoh3vGMpzKy81MlTmCelki
O0q+I60mhdELEJ9KuscjNK4zxeVqtGzhvYHhHjk9KwY5SrG0P5gfNjA2trexwuzhs3i8S4mbX7u+
O4jKg0YLcb/RtMPOk2NNvN8IWkF1Ht1voa5VG6as7/GFqFzRWK7wskp2U6mnkaJt/SndjCd1JE8S
U9mptpJG8kG9BH7JZBnBrSqRl9WHkG4l4h+lktHkS3jAxPw04833MAnNvwjy1yPHfMxRtRsEO+Yh
ZPiGa9NrMheKl+8anrV7iBv1HF/6+zFCV47l1XtJmrALOwzT3eUhA/Sw8tWkZT8teeA9RrECrLcG
rMrN9/SKas0iywjbo6Cqn6COjnBwrcSI94EFTVMDba5B1D3jcnBEsHZevb+xrBd/b5WSiRmFHfKc
08ShAjXD0Ga3jG01S5LuU6LXyVqTt2mDKwW3l3x1UMY1MfYbChZQbkS2HzYqrZaETobBgEY6EAHP
l4hNZkozCiRIq9cX9e5kIcvz94pn5nmn98k2U3Up9+9wJjAruSY2NYi//DXrKI9LLjbe1wHk5eoD
5/jAitroqVPYcpzkNVb6rxCgCjiZ2lNBfSu/68WvyxVaTx+bCz3j8bBub0Sot/0//4ggWwEA9cGL
xjEvqgnNrdn6rsaCylbBS4kRyMmBoRtIKhL2eC/5tD3tYibOQOiyYskbWsECsRGLnBhDRMAUJWCa
d5EGowzXF9hJacipIrDyirpGlaqN9iQQXX0sumGUQCXMHJHUBSYCZisbKQ4YLIlEXFsfZmGly8or
YihnlGeHtK6LvUgRBQQPEKXcTu48OFsfmUm5QL9DR4qUAXMTjuseiO3h91nnL8Rj2cTufEklzBDG
cnDjM3FJEmNTnommjfTTn8KguL8KSboTkHaduoRlwzPYuXKUpjv5ialaM1tHeGSi68kxVC938VhT
AQi8VKUSEq/7K7aK9ZxdEe+VZUqJ/D/wyaJkOZ1WLmVrRspqD9etCvzDJdhHxnnRKvPtJG9WAkg5
W1vN0EZV601H7uJ0rCqtmnwh2w8YvStenGF6kQ/J63b4Iu9JZPw88olAVHS8lhv1Cu3pQlcCnZqt
BUIGf07S3hIJnxIb9ptd9IdHhZraYEgg0V8o5hrQcjZoAfMfOfJ9M40czdXed5Dd+GKjbPlNWYVR
KsEe37h1Fd1h3Hmaa8zSAmNRCzu7NUtGymhwa2wHqeI/oRdZULhu9Igv6oT+zWgVRx91YfbvdLkl
+HZRd/Ra60OUXdPh+WIP7F30v0LjXqQDIh1QXMHnPv95PY/di6efFf6XetdryRLOYdBPJNleOkGu
MXE0TMF86TgBV/mNu7XBjPhb1IQqScmIsa+7gjRSnOn7frciwZPf8kzm80vWKsq2VeSDo1XR4Syh
sg7FDqeBg0xHorjVqALwQS/I0WqWezlVExFGZzgYfgIZYi0lTaZLASqVUkXHu2qwKEm9RBydnJaH
WSPcqgDhJVum5H8NNZmgGE58PfxGdXaKVCoNXeNg36qMbD5Oar2A/+TRVV3bpmF6zzD+mPCsBg2q
9wLePun/QfEKqWeMq73O4IH4ivIZni37IlwMhtwXfpQpYvkFPEzcUycenI/d/g29oHceSDNJbM4h
eDsFrhllZDI/0Baore/FaVg84OEebg87DZyvEAz4dp0I0axEFHO1xdTGNRYQ1WvxoDCtxRmQtm8w
NerSTbNY8yJbQXzgTX4NS6/ACpZohfEumKSVCbAQfGUbx9Ln829z/ngEHxufUBdqpj7lknKabcTC
VrNRRZg5G5548aNn28icmLl1lpRpC2zK8MDpKWjLtLJaNo74fL2zDrdO1BiRYzQrAzrcRVZkzoTc
r2kz0YjqvH1QqPtUmPccO3HKLEXv7c3Iuj9bZmPlfVNB/Rm5yvc1MC9kdkM4PBznpUv/Q5ipsoVS
unnhXLM6WAwhMpiteAIfmMDXkpu3sNNQ24Rrek+4bW1FgH1+PSjb978YtgfaCF4La/yoNTeG5kLg
KEFVxNlPaBB5Zsi3Lb5hyBluaI/de8WZNdybYp7y2YIkFggJIGM5wikRnA0A69ykCkD4H/LE6ubJ
VCBRUuhnP2UHXVXzg8rcAgG26L9AcTH5dvRSnnMKk/4JLRiRY7Vv7oCUJVX0Oe8aqWGkjwDjNSPa
hZTf9wXa1Kc9WcLJCBVYMz6+MZhqKxyF+DeOP8r/TaPLcskIV7OZqKSoS0NMbqknBekYp8DOJ1gQ
gKi4ohWZS8fg4F1ISE0BcB1BtO5RlO+SHL0JoOalzjGozvxaPEb7iX5B8yjhjdcfFv7Q4aa19ZzT
yd1+1zt5+W4IkYNWYGYnbUzyCllWYm4YBDg2ldHegveA2YzRc9FQsjfUF6C0QB1fAHv6CIcKKMew
9JLNH9QCp84lKV7nw9LQgfZHDkwXNikO8lhAhr8NsEBmeacZ2EQI+3cy4c7jerCbe9tZH8cJA3UU
oLWJGu5YGqf3rCL/cukaBu2+qztFLMt9rzYo1B605w+6vK8VNCQaqjorrllPbx7PuaZQ1jYrnexB
h4B1iD/n0iV1UloQ88OlHIFBRAmdl3DtROd7KFLREPc3op4drlTf8b5+A9ueeBUxUf8ukeFuAEmf
bd3IYI/T19/y0VHzUfuBxemuXBdKT2yu+hfe1UsRc3dtAutERc8FDX0DZwd+YfHYUS8vIWeSdsj/
sCrMSxy+p9r1Y/oFs6ZNtgtijaYPhl4YJ6YYOBDubpFMxl3R5IhKjgn6In7AoYkyLje2T6ChgXkB
XjQJDx0On6lw7HAYwO3B/mhzWU5urZooqvzLYSwyB9Ml692wZq0zlTX+aF2Ph17TNGo3LJ4rp5yc
L8U4Hj6nzRZ14GMA4OQAdhimCjbYGckqSvEX6mFuTM4O7pFowrw+aHMOobRltaJOpu1Av3JjfpkS
bBXROqmCj7WchCYiCvvBYSh9il0gUNKdM+dnNYQi3WrKIiBg7rlamVwA49QhFsklvAZ6NlqnZ/yW
HNYdx/jHC9rKqg42a13cUb1PznSxMUQQHqnlqRwe6qn7hu7fnBU5gZHMDnMect8GYg/Wa0HbixUo
OOnFQjM2A2tsfb5Oub4z5DJHEUf4bP3YaQu4Qxio1SwM+lBbCEUgczLakVNfQYs91O2Z/aAQjlu6
IF6bxahTp1A1n3oJzq/LEwjhT5h5DbEGiTasFoF4wOSA9oJ3F4TtLYXNNhiwBJYHtcnGEHAxGNDW
KkiSYndjO4W5nwC29QftkPPMED/dGfGTEWiR22mhjsCYjKonZJ8DZS7LQudzCz6DBJhYizHHzSqj
6jYbUOVZCvjHCShcFA0kXxiv40EECgmUv9SB1yyoWb4K7WcSXT4k3zHSDGfPUJjq1nxCl4Y0tk8X
z7SrMA0VyQaqlHhxIXx/nu6nQulDnEuuUfmS/ld2Te7fpeItkJxEf0eEtittspdIBzpH5OkDjuBa
HxG/zjguihou+iPHjfIDqoDpCwHrrxOLvmFkg5bv2OeK5k41/b9PzUWiVg9IV1UdKjYwrfKXbalk
PeIqbt+FW7jag+h/Lqg+qILqFg1nIb5RxRuTygvkgTfdYQwM3bKFjQYs33lf6s+5kRiGixAN5/vR
nwOMwOZRPf6Q3iAna/YSWOYGcRvwSnRe6C59k1tkE1fNS44Q7wfP4CB2e6RWt4a431DCCK3ILCW7
+z7l0BlCsd0ZC7/8YT9x+b81fyITnL5uy5CU9CroVJqGfbZqedz/9pvkYnbqrfm8eeK+/th4chUB
sht8Zvbl9M6Hc++/b7iiyyPHD32MmTjhR8M6sk2yU7m9oKH4t2gghvRXEwUjefFf0ucFs6oDahtR
qltLxhUFxbeb+pqomE+D/uf0YwcLnyCNs0lIfdJ8BfYaj2l3B5poDvGvNp00+q3x2KyWL5jYeDLQ
EQViAls6SWhgXmHXCIS/rGbgs3l4Y8yTxS+ynhnhHIQnelwaqaA9FKCuFuTBoFLO8SffCPaff5Ak
20stXcv3viNXVe9NgL3CJRNHFmBO9lE2F+Urtbmx1N5OAyvrd5VF9hJ2CRHWRQCPaJsCf7kIqzKE
nm89KgPOA31tRfPLSgOL33DHpmr10KeqTIQUlG5ifH9RCL8pVwmjEZu6CjyKfrTBJOGbVh83koPt
nXogJSN9JPWM2UUXEWJDGxQEWnqUMz3z2fQ+kRgYJpTA8r4LuSeUro2BQSTFUvuaGoBYHXW5bNZF
PBw6jOCS8LsksPo3Lkj7tS4V2N3EQe37tmJodLylu9GZpgeB0VOFgwvHDCsd2luNOgvprWLRpMa1
GG91YyKh9MjJoIsBNMXXZ/AlLClVTs+ndFL3NPU/7agzzIEyuOd2/DXEgip8/NT6WvQF+ILPu1DZ
NMbZPY23tL9P1/XlV59v2+zPFU7HC86NslKSbHFOX1jXUNDUe/HbrtAFkrawlk4ZMYCkhXegm13S
LXKhXH7+JHAJ52IogEx8fz/FTYZBJOobzjJQPmqoTBLQJfnluwQG1SmJGIo2w8znQNlDamoSMvAw
RyQlagpK7BSeoCo9kvxauAucPsV5Ety07FFfiNoBguGTIpa/eD2FlTKuPqXAxLlofxQ/T6vJaNyI
Bl/IwP/NF98qYP/+UaQ/aNhB0QYMhhRZL9RFghdCgnkGI1dB7wm7rGPe7OTaBUaqBuG3yScY476r
ACQP8/+hxIrhkaAmCvGVVtor96YoKNc64MKqo3IAIsaBOXFf3To0dopltUm3RDPOJLMfDfWT/CXo
1Osy8TIjQ+8t2CI9y6gPKYtHVN8sxwF2LkGo0IWURgSmU4acdZzGNnYKFkjAhIFc75hfoihEv/9W
dQ+zpkMCuA+vGkBSPu6M7JHWq8ft4cexpKhlKz7RtwmGsJDai/dc8eC01KpCm4+zpc8ZIbrlkjeE
xhHHjT0PwI+rG7DIOqT7Pz/EVPvYcVC6CwX5tYJkFk43XgMhlBkkuTTeptOpaRq37ncfn3MN2APZ
rQOE410sWGTSGNaNF/vOXYZTuZGsYu4arvK3S6Fe+eoPsp6xT2huAY1xvW0/P7bwEUSA1qO8OX+T
F4SFj7m0D4/JdCY5JxORN/vjR2/w8e25O2YSMVPCRA7qkRq7etyqVjIVVBZsZy7EPEXX5zsddmVs
eLd2rDF9e/zZav3yju6KJF9F5JA9ELaLokTRuWxNhHGYxM32AnCVbg4ZCcY4UVrwVBLMyrKy0YtR
PjZbgtDEKeovAIYsqp1C37ev5XBylNa1iT0IH7Fb04LEGKyfiP/cPdhWEhXhMVpF0HiYohTuFoa0
b+uqU9SoZvKJ+B5EmIn1VnyozPgOI7VhcFKiAnSYq5aEicXVsPpKRcl5XUrHYIZeVEiOC+fsRr9K
vZyHWa5QRgmFfeSmJIxtQbUQk+kMcSB1XST6BNz2AsXyjIjzvvj17U2GDPnXkje3paeQGvVE3gbV
9ujGRU5COaFjFJZqnhIqqs8DWApsZ8FV5W9hzzc0+fVSEWx50W6WnqIv75SewphlncD3/89PfuVU
y4Jfl7W9xePtqU8b1G/WJiuAAfhBaPhbegRuvrdZNnRIs76loTp8IMWFrtaX88eMwG0zP51W2txy
BFd88nEvUG5lDRS+riT66MgJZKr4EAdF+XpMh5ESjnWnONOgL+AVZZ9nkzvV4yw6JxlkWG3UD7YX
RRJLpCIz0qv9HhbzLLC8fNvW7/Cffizf5PDmcqzK8cYmtTBK+r7f7qLZxwL0j4NzBKtzlu5AkgN5
UKlGdutM/n5GJA707I2XkXmtfeAVLl6ZPBLAducHpcLwHZ73wKphPRAqqas2SHrLa6dOpbyDc4bD
g1wzNWuWSANWMMT10+Slw9wMHSFmcpajzwz4HlLsOsRj2eNjEFH70xKAnADZPHCkmVOVwnIZ82H0
roaf1w9NFwHGY+GQqsAuGnRQP5TuPvqdxh/bwzq5SoJ96nt+VRCo5j3fZ2IUVtvqZdfEVqIBgjvI
acKet4qe3r1+I50f4KGdZnQzdf+gTaSc+jX03jLZVslu+hVEIzzbh9YQnUUwLGLmqmfQXAeA6/nz
1Iwida4jKhOHeWeJSZwb1oKsFoFevYek6E/ZJyN5XiuvKj1WI4uWo0ghuB9+KD+TMxCQHJkKBDJH
VET977t7vQuwk12/AaxNU83qGnKF6huDBYgw5xCcHEQRKFbwfkwelAc7Q6sMJHThx6berHWpT4Zt
mjDeQF84G477s+kff17uP9Nqr7OBMrMcwOefdOjwJ52u1IzMQuwvuV7Hn6dRuKzPnazF5RKBzssA
h9NbyS3a29tmfBAPmk7QbzYMvb4d2PkC2cuNaRE9bOJm31TK7RYaLIJKRLumd8skkZdkcghrMhaK
kTFTLSc/KeXdBEqhgzUs8RkIPfxOed5S8g6g8lFA2TjzSpQZw9nIW0smR7xGGjsJKHOQfLIqp/Ey
AGC1kQKHrTASxi7wYxkGgoPXRf0vpVVdAO2ZteTktqulkiIxrMb8Ty5RJRPnI0wX55u78qZh5huT
TKshh3EEI4Wx1ntht5RUsQBkvoify6NPeEgZBe0GpXQYDNR6yahMTCZKHhcIuw0fCWE0P7pgFoTf
8yOa/KD6xb3D4VHucsks4XuUCO5UYkddalc1Pffsx9e8TsZwnCU+02eqkJp9fSaTqbV8JJsdTYom
moLg8/nMwVT5PRjjZegMLFJ4hvtUk/P/gnrKL9iZi6TipGFk66/6yx7AY0+NzZvY9ZrlgROsPXXg
nUaSv4/RBUuTb9b9vSys1V2T0RP68soIlOXNN3P8J2ujBRXdLvRDro6bIalviYOsUa4B51YPJZyB
QpjUBKR4wXAeaO+2Srab5ikut3BkbjfIAZlKG76Nyg50enUSeh9dw9pWJmdTXncBEWf3hxFQdcJG
YesHDwjysqKbrOrtKdd7K5jxoZm90kmyjKlBaeG+GawHhTXZeq17c6H1CCNDR5kLSKRbIRiq/z1F
6JL1VVmtmX3ZuCJlHDEHsYf79hKGm2pUNEuD474qHreSm0avDeNeyBZEL7qJUFyF9zwH6fwa33f+
/Jwp94ZMmAx0EpW4MWRmsU+12/LHeIma4YfYf/EIihkWxONhWSIh4Y5Vdn5dXAKWDOKHBvgysp6w
NH8fL9jnzXuNZzNinPQYwTFsvxf8cxkA6VKOorQ2233sRxqEF1ZmwKxvh9VuT+3LtR5uAs7vH+nS
jSdaV3J/ssAQquQ22FqakYrYece7DTVqHjWtxn3/eiVl4YG2B74H3b5OLFvD7BVW7LHpEwYcCXlm
hoS0Qb3UOknM/6xhwBH9JsZcn0ydVcppZqnNfonADCw0QVQ46UtHLBMr7hpEpMkCR1efMILtisdn
xhabZQe6VqQIG6/E0EE+++pNcJuTP7DryNCEE8uSPFibPm0zVYLLBncu8iVxXbhQ2YkTrLHUsmQ8
Xxa24x9D3Dn7ua/CdSlByHoC+sCc5oUT65DXzbGU3pgQGmsTilw8pWo9ycc/tdrxvDZ18ToLFRP/
k1OaeFAQ0B1QkapHZSVUZ7F5lZ9d1cDPIhKN9tCUZATJRcT7ctepMBk7J+0YRWBnUslQoDqtF2It
ifqTo8WUe/dMiJzsv2XUQrUs+V8pPfebXVlbfbtTKarBcZ51cg5PTA7kkqXiSDnzOrtjW3WrVHeI
X9D1dsOULrE6/94b7b9W77cIkoV4NNvNZc3qNrsDwRHH1tHraStJAfqoZxCy1cU5PxbvGltCo6SE
hy8XnOiY8O/diHFbkJX1S97zTrVtK7Xfp80FggprSzBXuxd1S5SJRMfme+lBR0cLCgxNSy2AFvH/
acgnI4tzztTZwJOGWbbwX09LtMhRSwE2GQSZgQ7bCBGj6/AU7Yrk2geKnu1TTm7YPc4amj3YH9mb
bOU+Pg/VORH28ayaenfsSY42T6X4gQUjzRH54dxNS3+dpiBHbmROP2wuWGyOooYeMIgMTzdQnIky
hNsAJGKJZryA/QwTra2eATPZ+maOOPZAukQJdrYnj3L8apJR1oDS+rMXKHt05XZRBi11gbbHL1ql
i+R/9uKPulvGbSf655vSxMP3rbiWDQ/sUoU1XkDJeu1M5x+GUhTccPRKL9ULfT73wELsz+cRvlP3
mEpsHErK8XtiU8obCgIC2yzqXjg6YCbhhNNcOZDt4B3eKpTeOfSLuJ8zsPBADzwhujV28Jd+uQ7I
VWUGuWLGkl25wibowUU1k/n7OX80G2O5RWSbmAM0oNZuzZHt5n5gdPSQqFQm7W8sODBFX7gXnuFP
y5b9SjHZm2/Bfg/6BAi3zA9jeLXwL+y2N1WBUeGA9rdhsza5o6ZXSy+W7BytA36eCSo85dPoct6p
sMxgKR9jqw37lHUPLNs9vraaaECi2ZFMrCpIXUjPz9uqu1oTS0PN/EtNzr+USIkZiRYU+kNfxBHW
/LzbLAKzGJ0oFZ3ir15K2u4XtFtchM7kdJ4/iw/phVOhe41MQoXNULt/tCA0KzHzVLDVcYzg9McS
WwNjHmit4Taj7MOho1mqU8pqNIh3bYfjt6ypH9OVV5d4mCVDEq2L/aQ4THXP2w+29qIDvQ4v8RNx
rCO+4bOsEjVTNDmdCn19HsubcdWdVlzwjk1V3ZOL6RcugQMtF1WvF5kG/EYQ4UCx9xGmhgJOVnJb
LyIxq9jw8kKVXncRtsibHTP4850J2U9z4WTeOvRIFWFVkZM1ilh+8XrgmmX+vALaaMTLrL3ShO0/
gTevbCZTXavnca3gwt2vH1x1O6u/8IBDCMOgJns4TmYTGXIfABAjxJxIva8ybLJSKHRnrtp+sDwV
t43Jb0mdKu7KwbV7f3XumvmQyKVokiSmzJFMROfDLIzDgadc1bOhqLtbemuqpu8v2FDAZPNd6R+s
jaMlaNyVl2hAAqqHHeIdrkEKvjXpD80bPFHRIkcUMIO9jLqeeC8BYJ1Fh5ZICI35r7TQjuVkFzpC
dlAUYoTmdv7YIN681et1ffXLDy+cPYtmujDeNh7riKUXvLi7OsGI5LvWsLpIDHVyrw4qbNrXm7Yx
jbP2ZVVuSsVG3a58dBroDi/7ntJz0vZF8fnWqgJ9iTzQskETRwgc1S9EO7ELhC0V9Ncdtz7Tzp9D
VHEKdcvCEvq5sixZbPPLrimjUn2QW015ovz1lrOvmWA2v7FnQBVNusFUbsyYfRX07bDIccQfiJaH
YWNOTrLdWYdhdzSYZqJcrbuAUXd9FMGzxVV/6+m6rphUS/BGRMce2t+kND5U69fOiQ/knxXuiRLG
cBcW6BuJmYtLW8hMthqSmFYTOwZprn/MTg8B5DIFe4M+0s6nCjszNbqV+oUJQ0vUiSuztP0Med/b
6oMy4YZ9eqVBbzj14eR9B0q363D7+ZXyh3poqjNyvqoGIEzgPBaKOIB6YcS0qQsp4L2GT3x029ji
IVEWSbGQAfjO4H5rxIxGgWwAynF3vG6OSEl5tyqqQez3rGLXmO8O0rpCKv9rhjk6oNfObIQvdXSK
anplmFD4AWooa3++vUmh9j1/1qmW4jNLDmmOIKfAH3+pQzGWrjmsCzFZq/BRFO0tPkPSaKhJ5AeV
KDEO8XKMwLltw8VeqeKt7RIsm4xDOsj/g1jfzrP8GU5uNdKi8D9HamumgrM0axQB39XEZIo2+6xq
NJ8Amms5z0W48mgoEdR+1kXfgpEZHA6y/KrJj96hrQVbTXGXO/0arRj4x1ISC7pRth3P5vrsGehw
RZ2SH8gAsxf5f5tYNHTMb/8R7XpXADbNf6mj6W8q9uHnPMh1/eOdu40FnujCmvOkZVZbgFqNyGsD
aI6Ee4iSkHHglC2AiDUCuTXERVRH+G6UZkVQXZJTuiOORu5WeWlVkQfVvh0EUyLS+sS6cB1eF+EZ
Z4yCNlGP8X81owhjNqAzmnsNmuDX2EO4ujJYCT9yCs5+u7KAApfNZq4wqo1H/2BC/SqCG4WQWqSL
nCNp5CGDCORJmSWR6BfjsNfcoJOFK2Wkq8VTwTuG+SRKF/Os9ofCUe7qclRQVTlAk6Fc8xKNPyBh
R6Q9tgqegdp2claV9XgQ4FUtT/VHNzxkYGhrMfnTPcDkzAs1QcsX+AFnMJ9GbCuzVuxsu/ZnKHCQ
kRLX1Od7vxVJYLEZ2DcTjgFmHUQaVTCUTE10C2ZGFG7nXPFBM2lJWbuDx7St//hvUpE0TYdw6Fh7
QSV141p3uwm/zJws21qlzb1byQo6yKVf/qhPhNFe8JtCCUd9O6iIo3sYsaCu/xHSFMwdxjZKfQQP
J6RrHosuQ8D5YBlv+X0CPwARtR0Ffu+M4Edl49CMZGbsNazSZTYbKnD3Jz6siPuHZE+nXkB1TnbJ
N4vBGlqC5ecbsEvgmxKAgDZ3KrQGNFpWn9/VD/PwcAH29FNoHu8INPsgMsigPZrSfsEtKqiTYyjd
+lDRZpNwHHtYQiz/0UNLTWhLYmXegT3h8NykHo7QKvOY1vObjiixXlbeSEBeHFloSLsllXWpMJeq
ZdRJwBtOW/y0ocbeRLHR6TRArwSsoQMhZwRtabXy6EBLBj0a/jxmlRrl4eXm82eLuQlBLi9ypZgU
wFnEumyeDpf166qWtIy8PyW35GRdh6oxsqt+tYksvKJOIq7EvY7kFCodFdKT+6FrJWu3gY7oJRtW
kEC+6oXuhnLizX/piqlMipjWRkUNoqGconb5gJuRewwA65jQUNgApBGtguICg8v9uwb2dyriWu+D
iCf76KeM+WIVKCJrArc2l4WmXsQNT/7fOtwoRPHQknZXFVwOSKtgXFcfoZDiaSqVTvRVKSPR4t6C
O87An6qljMWANNMP4pPGYxGr0bmXUp/23KasLlr9hGJA7xw6P+wM0/U2GrDvstcVYtfAkh1u5NJd
rkqSYhhBqhPOvmJuEgTz+xufbtq6nwjCvaFcdQrhHeVh5mIQvEvXMShMlLtyGVlVvGfg17NSheCw
NPrAkIo8PmquM5Znf+ooZxUlFijIsRtLLPGaom7ogWpFpYBvCKtV7/QUeDyffXbWHWWc9SrC4y5e
TG9MUBowMr2HUawyAggAKES8Qbi8jy6de0MLKWfXPbMCTlGuvy88DKR67rnu6GCL4SSqyfCdQRqR
6J6Ka9HMWCQ6saBEH0eYcT/CVRoK5phi/5L65ffS7L+rU2aJ2Gc9ODlvkEnMuwegVepW7M1Y0cMP
fXamf9GMKh48qjzsDbt44jAZc57U4aC7wYsy8fxSsxB3eSsj3HwQOuqyerJnhdh5VU8ApcRxtWv8
OgggO0c3PiHNJa1oqIVpr0uQ3e8gIitAr1JzczATjU5CpsooXwf8prvrdfX0MIdYZtisclrUZqJc
/0JMK06X7Pd8WuGfNdFhDY0FBaVV9crZ9rJNVNe6+isRtYNdE0NUAVP28HtCwuvloF+zzSSa7d1/
xgapaABCNPk+gOTwS5895ssc34f50U1DcNDFHd4rCFRMK1VBS146vhcdpVibnp3RB3D6hKFxIdUM
xARXuHGp6fC9mURB3cWyEpcNffT/xZus4H7m4D+LjJyPNtbc0l00Yxb2QI4s0B+QLZdvgubuhhh5
Ny769aFj2TxAUthi48/CTnpqmw5DHhaultc1UHs+rMm2EDVaFAZJ4Q4kW9zWmxKsGEaJ7YbozTu2
Y7Q+Hxy8Sb3pYGHajXm1F268gFwO3oTX1b4EbpOJ2aCFn4crHHACjUKgF3Ui4W7cIyuShcGoh0Hc
373xLInNAN15rMDc/E8R9Gq8F/Q83VMMzxTVDUp4uNTALj8G6mlIbUfuFLycHopzgWndY8ZF9xXy
o14nefTiimqaee5JPZwF8L8KYm460FeTJDL6GQapJv+bGNv6ViOPrsbr10MkTWOz8JESEoUC4AZL
LdlO9xlKfOCe2sQUgksAcGj3jZH7tStY+JM++kxqoOCaDtYZuQG70YRQF/ptW2SJT5oBhrGrZwMM
fSVUdD1L0L+ivo4o+La9Tisjtl/4VeCj4EBWIYLHMPkTgJY/b3IpJaEjVzYRr2n77o1UZbyVP4H8
1FhGjVlNikXfcEsuEhdtDYj+6tUB2xz8OP2knNbS2WvHBUPtLpU/jRuqVCJN0D+C5Mcmlo5LvM/A
HPbe18Su6zx3mn2Gqhbc+8PyqvXGubeyEND703HHmUGhEP7vnTtbvAsSkcFu/JEyg7/lyAy0Ciid
m0C9exulkWbv16T53CDaiKX0ydDi6YFcyOET3FNrJeol5Kes4JhGnevJbGxFD1JRGTJfGZ7ujmm8
4bQRnndm+tPMvV+IZhfuNG1U/PwEDmrFjr6pRuVeh7bovId9oBXwyO4vBY9CIdDogVBjsHxJ1d1+
kxRLxqqtb4i+2CibFwY1p3lpvBD+jn1uxn4YQ/j4bDFeiWjf0CTuIAFqKULezxm+dMgG3VaBqKyh
ziuClczvaWtMHlSEdZrl3HIzvM18NONoUsO8R06CI602kVXgsP2/UyzC5MaPo4HZAPuOWZgx2nxR
zzRx6Qlln0/bRltQC2CiXpyiJJg1lHDNmvvWjFDweQK7yBR+emYYBZevlEUgekG/3kLpJukFRD/z
tK53OKWvltgCLGk1ax3MEPgaNybY/PWY29Ux7hLgGrivhw+3L7TMdvYUdUG0LHzKC37KCudYmf0p
VNcq22vZhUYdv6jEw+aTcEFd3HOsJfsqDKTw0HVX+jymJZA4dCvuvTdZNuYrMkxejQvWrqfqUrMd
931kishAN0XQLbq+sGiechIqwgskF8yJmb/j0d8qDS6aTHuIWOIUyesMA3cBbw0M9kKqXQYVxdnY
LK5TZbZfKZB/n7wJrzGDdCEr3+RU7Wg6WnyY0lHtcDZxlRYibS/3W1WLERZOb/g4FQeJaX+YCm0r
pyIbcSBxQKetVxOS/d2ThSmqQ06STJVWtdrBRqnAni9HC/96XMmBf31GKfWMZc2QflENTZPMmTT6
Rt6bIfw+acJw2pfKi5TUyFrRq9dHb5KffDaEe2NNznPsMaY+RQc4ihSKtJYQ4W99yrQLwSe5LiVn
szankl6+JZRQaI6qgT1BkqyMHlxLWWzU7IIcqZpt6/MK2qLZ0wDHSoBsQP3IPeipMPlb3wusZF0A
TGQDGfPTRxCIRi/2NJOkx2VuVMySUDuWHcdOE13QqlSuoK5JRJBvW7ivu0hLNn8J+U6RBVBsOjL4
7ij7tgZI5PyPmUN+taarzc/vFpN5svV4Og/BD6T5Qdpxw0klUdtf4C05k/YXhDwM9/Rw9YYThetw
7I7QvdWfc2XtlVUfeNo6A6q6em7KeutR5oBXXVTqBGrNGCdrOgWS83F7Yf7UDZdPxicz72GL/2nS
cRcCgDliJw1PRLI9y7aJyJi1UBOKX3at+UjwzY++nhTyLmugfVWixifG5DAABd9G+ktfEPheoHG7
ZR9MAFsV4dz2v7DR+KvYWw8EJMSPSj41qJM+3TaSK/VEa4xDZBiAivxniIjY47Z3ZS9E+oMB3Cwi
feAth23aNNGkN+afAGSJIL7OxW8TEtS/ye8v2LJqmKjmhsw+buKmqJ8QsW8qWW9iLE620b6AVh13
wdNgeGlRc3Syo/8jtcSxmvyaqyWOArdEARX96AQ8HieoI+ssxFoSh9rbofe2/eh4CP/OPmXltK7A
z3//r4+RRulDQ/1bl1jU9CtRGZ/FUwrFXe/rPbZXYG1a3IxjN7wuJhq/6QA0dYL3pA+8F4yrmdu/
DRgpalGSJBDD1UwpixnhsqejUudbRsVUSwMH3VCdLfxK8SO26AXoLmTfbkfif1B4R8cxoj2vS06r
0HO1X9AF5msuuV2QXdUfvUS3+Fk4QrD8eHwFb4rz5AIMesYMaX7YboBeagBqPA4vis8FWruA+wez
xwKIgaFY7BtIy6apX0w6rFEbazsOJ6TCzzsiSP+dSoH57v1j+kDDn4xnw0EWrQh6s3Bvq/adTsbf
gaX/e0DfR7w4om8ZcbqYb90dQmHv9OH8TheU+9UfVvgiJ/sBBy7CadyUcBHcyAEDdu+l/h1Sfs0I
4yGzz+6Q/5biKgYl1H8P/zgI3sdmF7aAC8T6WpqIL3rruxadE6aUW18Fsr1qonTSJPIzU4JrzWYS
2Moep+zwDtW1mpqItpLokBpMbHBS4Pff9l2S8J2/PlwZM15nVH9xOr3NCDDOlXcXWi+J/fg0PFSE
tf1MZJ5ku9rV9pFlUEJgfQ69CqANn8ZDe1KYGyQw5kgYN5+kmvYSv1CPaP9j87Ok9O2I+6mjzIV7
IYInVWt417ntzh+kXXWTkF6u/WXVTu9G5EyPq1A5Uk9YclCFLt4isENtqvsuqd+5jDVck5K/y1tH
BeuceiIKGoZmGq+pHgV82hj4JIWcU1Dd9Ivfv7y2orcxQb6Ocdontm/ysdxw+fAW5TGUTFN7kEjT
15lt36SoxoTspD935IBhRNhBqSRr0OUnF8v5Mv9xH0mzzNE/oE2fBzqCeJbYweVyuOo46p1mfo5P
Cpcbd+LiWZj0PhWQuLUUiqeLSWcu0G5wsL2BNMzkcZ6q4hno83L3Y0bluIftSl94XeUreg9zDkDf
grn50hAo0yVZzu4l3EAwKWAo0WO/JiRbostP0ttEMa3fKi5aITjqdoPE6dUhVfSQ4b7U46axyNTe
Tr6ebiqXJWbqYq1HW/KxtUBqelaT2d0oQLvf4BflqDDEEpWa9iiiZiGcSydyiTKj3g2M/u5rA4so
0aEr+DjJaXIesIBLgWg1epYLsN7SWXY4VnUBokZZqsODEoaFt7zkBvf9HlQIbZubyQx8La9MbCXN
4winc4FWQOrwW/KsF8LSAPOtMxMeGOpSC4lpfHP+c8VnCRhsdtvq14XUCdSNQd6OXXBy+1mM75Ie
vMxryFh1G47GFJFCxax6mNLfKHwjJQnWDygk72IsZHlnzeaT2PeECHy+ttCFmCY11UPRUqMuDjrM
vAUDbHJLo3OTrDZYeb1IEpGcj0JBhYvh7mNI80IWioeb/0wj1CUysSuPwh8nD7qCQCQ5J06Ek1Vf
JVJtIHckyu0hbrWrIXMgOqBmk/jufLMb6hyNTPayfX5PuNbwo5QVM84WFJWbWgZEw7vQoH83W+xu
huxw5CZ6o5R8S7Mm3/GfqM0QY/05ontIUVuuNTvHsfPa8dX2UjGH6r5Pra18ZivPPLiXEIzloovl
e1Hv6t8ysLJRrfQiVklLGiFwpgwMHA5bElSqOpozKrDmmpxWqnoplw9jleZ1EjDdmNoXesRqYJRp
AzYwHBxOaPOmh5+sj+KdUhnhTPuvpldgh4Z7vuOCT4w3ffeyo8AMWPpeW5Tj0KxyNOnl1/GI8ufw
c35SAcw3/fidTRG3BFdyeSpFDLMG4iOKXGww8ENK92tIK5VFQQ5Z/YHI4Y+jTkTC39lsM9PAX7PE
Qa7eWy9VeHPlmgjqXI8eOtJj+HxalMelvqVV1xFLO3iRzZFquoTOelTK4i46WDH4vbIvXvlu0ZpN
x0x0KNUr+IleqUrYCHmpf0CRjk0JFP0UUVXsELKssXXCQc78ucLU3HDYxfy+tU41zP0bMfjr95jr
BJU8p81EkJNzRj54QgGr+JX5gFaoqDHIXIkA2Z1djD3iyO4mpTqwGXP5Rw7Jiqr+rOjsE3cdCO65
y14HC4AjAAWcjCdiju1DAKRsz/bFMEctz8wHOerCqKA9oxhdfinLkQ7PNPtLdp+a5dUC901tXjgY
ehXxokCLciz4KXUci1OwvjYMZql7gzEFxSCOKNkL3BS14I6RqfsfFvuZ9s+uQsoMYl42Geys0Z7s
xo22XKacNh615lyCqrxV4rUwyCiRwTKQTrHBhiPOvXqeBI5qpDH4k4tPIH8q/jgGXIvQbawgMVpq
lB842KX/ppUeSYJsKdBBr5Nn7W5XusxIoo26giDHxPg38UWMHxXBTYjnc9rK9ZAWLrDEZWRYZanb
BwZ+UE0KqBNPfvNBIAA6J266GX9FB1mKpmSHQCBjVaFrZLfFAh0J1yuQck/ZqMQHt2CgFoVknV+i
0TtG+PVa+ZEx+jM/nq846fS0tR3TSERJkZaCuaymQCie3etLR+/8DnStoNZRCMgFuzwEKzlaGlGD
CIvrismJaUIjHQSKLn4mJSiOjkYKiIwaJPAtP32r99J/b2Cb0ZfpTTrILfGLwo/PfuEC4CVlmG/s
r6OhgKLHg1xZEjEaWupRgNgLyXqUIITiTFKalG6kLcr52+ktLio2J+JG0LI80o/uAgQ9UY0Fvn1g
LPrWVJNyyrlpJtg9KfFvbCsxMg3Ipzlmw6BHn53xXFQNHdGo+8cIhgI4QtpH7G1Dtfzd12AM8jj4
aIeBL/7C9PsVwGtm09WauFKhCKKwVxfjTOsYR0cUVOOtsbx1dV3DEH/ceMpTGq42L5bmKwTOIO94
DNsrmpOsenFAJb7ewlwLapRqDH4k5sCF9wNio74+8VZJhaLf8i/vX3VlpNI50vikNkzHTfx+uDho
MguN5j4z0oWnkus3GKS7iIYv2iU8nufOoUp5hpeLwebu/UiCXU4DXIpk3C5kXd5YfKakqvM3kACp
uWtey0YDihz0mCQnNhPFsM9WHdK+jCaqPjg1uGrypqFMLBVj9+EAbEgZZY4ze/0VTl5vWrQYvec+
D8ZxmDfefaq7BnQF655ZYdLwA/MR+JXFUlKc1HQNP/pmcPeM2IisUv7lYVpAMoLHH6H/j4vGygDc
Q2g1W8QCQG2YUDFmwFuRbk+Uf9rpgZScfZxkgNKtdVBci0rpEIr/9CKFBpefwDP8F0IhFJMydTpM
nxpp4X+HH7BnTXwPNTok8+4XAcv8GPSF8/IbLjxKBoo75YEJYKs5p5ArQ9tWeGBjQ1td6ssn0omr
Hf+g7koIktSf5q9ICwarCVMKVMKmGwnNra0ZXxgIlClEQVPEmjzFaMumgV5KquFO3ucQXkzEl4xY
qeiTV94Q9h400GJ4joJfnP/r+c2ys2AU6nfKabeEeR7oMv1ClLYL9/41W7XYzxVn/76Pu4YG04E1
fYtU6vVCVc5eK9p86KMPF+5WR7bCkLxcKEqWPV2zg8VWMtfBUBjDScJMc0LTbL0kSzyMnhBzi88X
tsatlZE9uOBgvdx6H2olwNcQEEjyqSGczVyPb2P+QgHZV8S9VtTGQ9eolGc6nVwBJPSqN7I0MhO0
wuJZpm1cJ1FEgYW+XgSp+bTm2jsTpSITWAkNaQOxhS8BAW46dQBpLmeLuxmIyq2dUEF1XjVQg6Ys
yDcV0woqO7iLmLk5+EZ+F6SFSgi4xToHFdaXk6z7x6xOUEj3aoM8zalud5wHG3uaK36INWRy3BHk
B1ply3b17HT7sjfXs2wd33uG/oqilWBn+7XZRwcFJSasy5rxUP59I3cenQ1s74Mvw23Xhid8bxol
rSjCyS9wumvM1qUwKkzhQ+ILUKyRwTFsyqdp0bEpfNU5ZWy1jNJ/q66DfE0kHhWmi0pppT6nd6Rg
H5Fr9NF769Af77Yzwrj4CEdgjPAcbEHH09Aji/ODmcBy2UBTataPn1iyAHzhJpczPWsgjwFeMG/o
xm8zU1WGHTt/Q/7F6ZVX090nCX+tP2HwaEY3SoxcNnKqP3g9jn0rYfWBk5E+uzQz5c6NzqhF0f+g
W9HjuOC4DEEjSOVMqIyXBb4R6jNQId2TtudW6m+ZwIGids7cuTPzd6Q8RY0xs9tB68aTM7iI9sea
NeHTBrS/+PSQefNUZej82vBVQamZRvLPPenZ1gXAUoD4pb90qTcpDtHh7NqHKPQpMeA6Maha29Pc
o0PfMEkQQgMKvMnDGGowZQXkJiqc2BFd3n4qVnaN91Fu08hV72JO5x/hTX0T7dd1MEHi3GbWbVyo
9/UbeS4SrBnGZn4Y1DOxV3/2pRxYHXCsv9YVDcGhABZR/2JcQ/5p2fF5S/pgao4ozfodb7PVgAMd
RAj2j9+tIwoli3FgDOeqrqgJjpYb83JjEwWeQNxX0dMMJXaV4fTPOIscXkDoDgHbbJc+grOnPGk2
7aIEaSolSNU2e6J96UzyDiL1e1rR0DnAnrkIYUUZl6PqUxUdAsDe09R0jseJYK8h5a7pefFyKXU0
BsuAQkLwcQeK4BJlgCA2obWE2ifHN8HLQlIw3pD51PWQrm/7WgxkfBHWHSGQkzlLETaDt4sJ5Pk2
K5VeR7+Q3VxWz3eOCRR0+qKXFAC5t08qWUID3HXcxRWYXL6mn+mkY7opqPUVbyL6jDee+iji/TvR
+iHC1jtx1gbqsgS/+Rm8nr57MK3qLihY4iyjm6X/rs0O7u61mXe7VO2MClV66vfLArZF6xJMy4l6
x9nDmWgN4PEzdLrlB+IPPyINYNySFd7LG3IkW49NUmGHj1ISL+ewvoCggQYwfuKeDIssibfe2Xt8
elWgva6HT88duQ2G0G8FeeLFwiZPXy7HtgSc6/PPmGyb+2o5gSIS1xSSQUAIzW9QMGG9wCK89sRm
zqCaHtler7v7YNdXrmqacKdj3FINU+7ldX5Kdv9FaVv5DDIuld6Ppf94Vxvt8Klpq+mwcX1ReHOE
VC0V5iKnwcFzIePl72PBltnE0boUH7VI+o1HwuaskgTzl/7e0DIZuK8dIazmy6hcCV3N0bcoiuTv
8r9181BBc7Je2WlaDTVlmjIztU01x/UxdIQL2Y8OC3/WBrj/TmHdwkOMTexzoCXxn285mfYVG6VI
KitAIOcoSbbZu7GQrBUurp37cOzY2pQ2OWY9iQidHw9sUsqkudWHABH1F1vEdJVMUYjQRbsqY3ea
Ids60tvRrYBOS1pSe+fbTMyYTHdMeFcLsaowTmvFAkz/hdGpAlfCFoOg3DRWyQTM8SA7jzWD2ac0
3uGKzphoGm97Eg3etsFo1MSfa/RLozFxyiT86e5ldl7GznwrSJpjOWrqqcNRupwIa7PGyVciqCLe
AF/Teor9E8gRRdKdcwl5q2M/Pmk8sBUkVAw3cwxIgx9y9ueW3MLKzMAOWn2dTQEGqGpgitG9b6q+
kIiQ8GceDFTiwlLQ/3gTQlwBVj1MiICF3G8C6Qpzi7E3GUyA/dVbtiryVYCiG4BbegfNr3PIDiwp
iwTJPk7rYp1ozCAoP1fyh4OQoIHsXZN9ibJBX/e30dwZgt5O8PnvTel5/RpsP4cLILAs0//lLggS
qbYlICmM/vHF626z1XydDtT7VNQwf8ixAzxPPuOjfi0akcnl+xoJXkjB75/DIei/bchlWbCi0tow
tAcw8uE5bljCVATo6heF5FAjpTN8PgitATWPlMvHXPHaPlTnmZvq8350E69ZtBbpPIZMGWZihYCa
6iRFh9UWzTZjdGe+5CNo3Tdf1Utwe89BYP9Z3wx9c2uZV6a9Am8Nei870BETkzFkwtfhwgTLkKTr
KSfJZt4E5GcBu6lGhI59b+MMuRgQdOH2vl6Kz4oSP5zBFyx7waBGDi4YaIMx1wt9WTfyhjKi6/+Q
TbB1HW0nThJVF/xZjf+XwtN869O1HxhV6zfYC74fbZB+BfC4/Dgeaz3YFNiS4an/Pdno6aLLhfaL
JePKMwwjMUUda4dS1ZDbZHJIs64UsLGwWuqO7uMTZZvPt3OLkebaNbSE2ImrH5sXiaNsdU0wvkzi
AZbf5Pv2/M25HT8rK3leHxur+XtgGAKcvWqg9mrU9rGy7HYly7PWf7VG7NU+90R1rgSG0eWLlGkm
yWwUZW5bKXmm0ey7KTeV5ldIvRuVQfgiRH4nP4z61Ch3idH3YrmxkUBharuyK2vT3FDoizmdsJtc
wqa1W5OrQy89WirG9LPtFP066Oo4fXn15NPSw0temPylVcxzopN/TUpkiDDlGZqKwFWpPyVh8sWv
mNEvfqG62EK9QfwhEsIClqE6502x+7SfC+f2YxfoVL8orFtt7COMFAuM7dGHsqXFz8UK/abz36PI
ZgCB5kt0K71vHmiQ6vJkaAMN3k8eVAxK7XifeV394+eGF5aK3MYQLKLTMXlUKCzovcTACICFWg2L
sMPp2Jpzeslxb4n5UnXYqvPBoqehTWy3e6uFHhAzvJtfikmy4Puc2IDSnA8SidH0tiuP5dQWhA7Y
mj7HIxHHok/4xK4MA+5gaTqOsylmR1iFTqNc65tLZf7BHpcwwCtuXVR6MadG4lDpiMgpft/a/c/2
ElMA6g8Zh9ktpRjqIJGvJOfxMo49+X0pmGl/WbuaTK9x9QGJ2AtXibIEVe+a66LAu3/sK9tz6v6t
Vxt+kscx0djeGHe3mvY0N8Xnd7RWe0hL68MtDW2T5BZMJF17I17bwFxfP1B3JpZ1oCTHCdMuLaat
1Id4yZLRCoO7o4mquCCpHV686/0Oo6Pm4DFZkQPvZc2Vrg+MwDA8bIZtcq1gQOG4EHDNoE5A2+h5
HCEPYfS66Gttp20O2G5pJaiNDBw9/vP8K4vQfN7X/fhPGzq9L4inX/EMjbOGe4Jc7bFCNEWIBW62
n10So1eiyulS+Hb8Ke2TTkRcvEteqEUPcn/vxzsppBmLxSwrPrQAbHwUpae1JBDFbRsqzHn2lioY
7tBlLkyC6j7rClRBCdAIGn56cRK/M7up96iZ5bzKCGFqnngSeTamx0iMkiphJtb2RQU5gK9tG2IG
s8XDBrPMKXixIk4VgK1FSusUfhFPbbJtPrgRxMCDPnxuyUebLO4anL1AAvUnZjLg+OE4jwLLPEoN
8dQ+4/iYH/GH6D8M/BAR+h1ePeYEbaN+v7hhhMgTYcrE0AwICaVPsILXVLLyDdC+Ixj4Ik2gCXj6
2+5qIseAGC1WBG/DH4HIKbpdYrbefsgELFgMEwJ3UJWz1DvhwTB82JAosf07GvjPAdJPXayQAjxq
i7a1arTvAtcM8Pa9pZ8y7UAtNf5VmSRQyO8a4Bxgy8u8mEDdU3ah7kxDG3ZBKD4BF+g2lbdpRspv
cmDEcLXqt0FPBedWaNjKz0iUQ5VwoZX5CMumKUq3ShhIb69BsLvlYZml2WSVU/8Xjurrf4RMU3V5
TcGbAwtir9dkiukLyRitrz/5UCcPydK8nsnb7ee5t5yePxvCPkBchFzqrOHdR9b1hDTwLIS4MGcP
5Yy9ag/+1lffEnR7TswEivbgIQZF2I4fq3O2MIa0rH+SPPR/Fbxrxhy6JU8s8BZ/uorHwet7lusQ
WLb25dPuUaOi5GqJCgiRwIMZy+q3MzJ6xnIA2k72mAl9jgMtAeDS1JHL1UH7jK5xtCAjChbDPZIn
PKa/C5tMvURhjTibVfO3LTAGWNDkEhSxmqiHlb8qis1H+bdL4yeOa5eKpIf3d3SUBJCJ4wnDCCLY
veLo/H9S9ZM6uA2Keo7EtIm57winGDtjr63iM+Akpry+3SYYFkT+SVNsv7dHsyfV6GrYOv9x/0GP
7W1dMHkYKEFacKqHOjyDwOo/P5YozWKvSk4QjG17BC8HjfSPd16YQ2vT+oJ6BfhVHsOVP8UOfmej
Gk06fCj6YjsZ/bCPrUoVjkb4GTm3K5BH0Q07YG/OAIYHMHmT7YkdzSdDPgTVrwnGs+H0TkMVDR6H
vavMHFUEO3M5OZdK8T/GxEQtwuZwSPbwjLWK2vhe6ugGwsLEOJaxK8FHwPnbcTXK8uc4OGc5wDom
KVMgnhgQZS3E9gWGR/VqTB4HJwvJRyJjTVitAT2uzbjwvEEjKhjtSrRvLz2u+JHyP70wgKV6+jZa
pDaLB26CoHZ1BC/qMSZzLBr3hMGsUFWYnCXeXLkEL9U2hGVBBbCQKQe2/jPvjgtDNLWOBPdThYdH
QIwIE5rGX9fZyooOhRJv/X4llvz0f4aOBLUg+3KkM2oeGtZiA4shdA6XGyR1u4upBiwbG2xI6X6f
WTFo2znuTonQ9rVoTf/8rIfwVCn0qBMXRdLDAc/UriBdBB3ZYG6ghnGuST5gf5N5oZrKwtTMazii
M+FPyu8tGUdPn7HjTwLYzy6g0/RrAEXsCzsEaut7blILGjcdeyRjDtPGxajO69ZQEOWNL24Xp0gp
Y5SzpymPNJ1wadtz3p7zRrxCB3m9KFMe+7A6zRwgVR+OvhuH8WClySnY5qc+nVi8OVYiqvUSK9By
VBykwgtZyuvGFxEYsQSZNvlo5BC+Wtidw3RQQoH0mRDe9peimA/3ebPE9bG/2SQHTd/IgrDZDWdh
5hsZJgF6EykMCKnGpkk49bTqUuxnM6Oe/Eom1lOk5lA1xkgnkKNhrryi1QoQf2fbxhL4y9ofydPA
ytlYbCgSeCkYkciw7wjUE9oUGBqNE359CFeaCX1/2pRRf4F/tKBeYJQmFjodEmjMK6ogxJGzBbby
kfuzvSNFF6Fvn9z7jXNmIH0bWuAs9mw3IfPzxdehPBC5Q3GvUR5c2yG0U20KOdSlqDWFe1Wy4kkk
YSTkewzmmIbBtHhMJtDdUxrDvQHw2JHYEfLu9/sPRs8uBghp6H7+Fsm6fgDCfS+vEYvk76eG/lpr
t8y/8PqH/2sKHQLmh1Yh9GQuSaJO90juFn8HFvybi1cahRQUeAW1Yuu6dfoN2Q3RuSlZrPoqgTBw
lS2pMcI4GW0rj2oAEjNyJKNqem494dbzk/5gbOGOl387/g9kzFduOCdLmE/t9aLa6Tmn1ZVyl8mD
qLcQSOON9Lpy03rPulUQ2gBku3P8CPgR2GMYZid0CI32TMdFwoaXhtrVcNCIabeWF6xggGcEUKpH
TYSUHIaXPbfy3Alnb5oY0FP9RHpyQaPMSpnqDFlHpvYT7Gv66tnWR7g/Zp5hHv3HNxZujQOaZrEt
hxaQomm6GKzg5mdq+5lmapMHzdS2w3sa+vK43rU4Q73/WdEEYrNPOccpK4HGICNRACXiOyFaMWiq
XRSaABMIAWMUX1Q4YhKTgmScqQ+6ARSPTOmjZ3yoR4t6/4VZUYFe8mweF14xKARYda9Qi6HmkBF8
q1TZPXC6U1lxt1/9wPd061W+ywWIs4aupT5f+75MHKZxCAOAfnDVGswHlUd25cDLy98qprNw9rG3
7/1WjrMxlY9IfZHIvYn8Yx3PR2g8N05j4NLyXxotCahosPLjdXKN4FnIFYDbxdRIHsUCStmoyuwc
R32tFwVsbeUhA5T4Bq68aPRa+T/OZlsnzMwrh7vsCjhJASbqdIycU7VHBuMoUes4/na45b9pZs30
zudYTdpn6zJvi/dobxV9pW/7Ks/1rTBTiHFi5eU2s6o6TdwvUOcoHyDNhbiL7d/XzJ/3ArD1YY13
8uJjUPkpds+LzBa2ZQKo8vZgSMVTs04xP6UfdgwA39ib43Zb8xX6ccOOpNjGrRyFQ9Cn1UqsinXB
uwdgzDYZOlVT4Yv25jWAGXKDH2UsMHpwtMK+truudYsdxlqXR+0ugY8YCDlS0Ms1oSct9vHq3p2T
Z/l7kYLpztdiKHE2tSfa+fMTAEQ3M9xhszuIFbGMhFoGYn7Ker1OoD8/v5m6xHx85k5KadP2NtgW
lMuxbZ8Mk63j8Y0CHVOUP9xn7RxqBRcEAh1TEX2eeExQfrb5dWMakCmk6JTbETwrJ735flwG9Fu9
Rk7VLj8v6DCnjkEc2GQOjAZdqHanRTygZlEOVANytAK4U5jwGr2ebYpsoQQqxExEvLejY8VcOd58
BYoDTcUF9qIFNjygD0qRi9rY4d0iukI+OTwZ8U/OyNqPmRx5iQ6Cgt3Z0w3MmBkbT6UtAVOCXC59
lyeM0MfX83IquUZdHOmyeatfGtikY6dwMqKGAiM3uih8wE+KNUQu6qzSV5gyGxJM4OeueIZpkYxw
j4tm4n7Il56ntKkDDF6kLEMJ0psE/svVb9PJIBvjeiS53+nEttZGjTtJemecmNC93CUsKdsNdf46
BvooPgYT1ywfnysK9MaAGfg9n1oVOt9rfPZbWpbUHN5os997fy16wqyARhVaq8o3HB0Z+YWCrv0x
akC5rEqqBu2tnd6oe4ClraO4zzFq7VuCmgIZnqgmks7MalwsW772EEO0qODrrNBZm00RLB1sdu7T
BgAal5mUmlCpbqGLifbXWhuBYH14q5/mUEbhPBrr7EuRRitMhId7o/fNV6q2pNk+dCSwkgEQNxbY
DMyBNqUPI7hBExD6vBLDh+vf6ec1DjEjhBufMngLRuzm6c7mWSxhWOyi846DfC8VM7KREOR6BAEM
FJowEkgQbu4GZSP/oVEaoE7scMd5lomeKCzEeoMydiPSnTfCCO76PEw1DRd7dauyqdhpBs4mgtMr
1GaEa5hsG+OGeuVLTLs5rWX4t8U6wbYgOT8ybRGn3LtZtU1+RK3B2BqfVfxd2eNCkVHSScbiPAJR
45VQGoLXLK5E7OZHUg4xMSNlabLRJm2HfekyAH0JNHPtXt+c8zxipLa5k/0bWd8CEPeVJzSoNA5H
8gEvF/OIVX/QiN5DeLH/HRER99bXp+sNWE56FiHvg417lYIx4zmWGax2GHPDSEtBdiuclY+44NQB
7N4i8GjuvbDC0y3qU5TrnYHYb/kl4zFj0ZxD7SXjw9FeXePCw1URJcVQlAvW0/VbGMb8kIfJw8O7
yjji5vF4ZDrx4AHI8qLjrYLcXWakuzHKB6aXEGXrLtg5oY/Mvj1s5k900OKW7PZeLkysXmfARCwq
O03yhpNPyrTwprZ8nbQ6GtT2z8tzikXSUS902AwNTIlnc8tW1R+GkLv8vXBiIyQIWXqA7Ln6a1b0
Vz8ien6VFqWkRwSrtwCmH8Ia/AgN0RaglbKaLqRo9izUP0Zha1VfzKjsjxCpxI8URSxdyQKDi5yT
Usxd4lQ2rIa5nDk9Vs9VTmeMN5y1FXK0f7QAcNA2kPhRks3YPs7XtoYLX0qi8ET2f4ve2CKnYWEs
SjYPmULsDyqRhZ0kfgk0mTAlMmDbjstyILtZFm2QaLhOnYFDpXyIgxL9u0+TwnL2eOO6Phz6zN7b
RCcO4YzTCTxp9mwlJy6URt/zUtUJlY7jiB64PNMtHfUbKPCJgjrpQ23/FgDn0/uDdJRlVKKI72wD
4+yEu6pD4zx4pBiQCsYzKR9JtXchZ1tBsBB1EjVA8VXQreXjQvCZHt8527KIOOZHZxJsRG7ybZN/
ublA9DQ2/hTK08Oz47xpUuyQYum6IOj0H8oAEMs0n8hTQUlyHI86qPodw8zESr48NZ7rKQDiV84B
FIlTjZQrTDQYkh2+hyOjIP3wgI7MKfNuAo8vhHMmsIcffK6s/+xkBZ1/HbnRltPjewqZlr0CqVGo
97jQ82nhMueMXhfZRLb5IFa/HEQQ/lE413e72UkY3TT3ZdWHPrNgG7n/7U7l8h3MMDz5N8wS0qKI
7FOpbttIg1QA8cnc/xJh/3lZPnDXuh0CQ0PJTi1MpLpa+CcBydEkGJejLokOmhjE2Ox3D312Cz5R
0OJRjbkEJrRBgG1jWnD4R9MnUGpy/BHcAEBlVDWtOsil+Se80kw7rfFPjk3RAl90FowMMyX5WkiK
tLsv4mLdq7srFbIUIjjhP+NvJMKoVwbhZmPmJePvpvPVvPVghSGTJ0c2RnG3+dRMZnw9sWk81hYa
Gq5tSDX2h1gRd+ZwkJxUm83hW8BSlgBQ9FFiNVx3XhMvhpllInwcVztM/iJLbpI2P+O5CjFPLAW7
kJ/6dLPq8M26jfT0kguZ1O3Sn8/Jc8KsZvmvonXiLrfwpGwp2fwvLRyBSleUpNDBvC0K+USpuhst
hrB9H96+6SXI/PY7CIIBFI65SvYlxLOEkXPzCe8MxSeQhKtpcRIHH9bfYiQrJtDNR5z2yk2SjNnC
NhdVI10Q+/E838T0xglan3jLlME3oIu399aTmFgSYYgnZJIz6hnCrYkyVzTBG1BifTQG0HtMMuRe
Y5a+ECP1kGLI3ZCuyTy1sh1C2v20of52ujQsgz3ugGyuR6j79Z1NAyIAFPTmIfHmplsv+aHx2dFT
nJsuiUzsQp6Gqd2hCNSI0EZ3lYoln5PPXVybLM78oSxDee8eglKoXde/ZsenJ8YV2te//KMZ99+Y
cSvhXqMxrRQzi2j3VVAmZCXs+FhbfGAAS3GsUuiy1Q6EMmTzw780U8nO8DIKCUjz+9of1Z7cfT1D
oHFzKE4c1tf29T0FW1oiZqT1IslniEqazhd4KGrrxEyg9/S2A7YeN67Onzzdi+H6uBkhRbjItQss
9oRPe5LN33Dr/pQUsZB3rPZMonO21tdSu5noGZENdX9NR7L3zJRcFZ3fla1MZZFdRJQWIImPRUfi
s5zbtT6yk0Vj+wbWNnpjNadW8FXhieUShVWEsGGHxkh5UYw8E5HED9x9oza4DLlanG6+V4f2//xF
XbAlisftIC8ZacoNkukXZCAwBDOc5Xqgmx6andVaYAvj9/eH7ZBzT64Vq/LP783kZvSaOgW+Gwdq
eMRY2bDRATetqLNL48x0b0MjvfkkmhvYxOtwv8cs03Nd1sLkVMzMZJIKBS1SdeDnSJc9fsEeA/Bo
XLnd4rGTciMv4QISFdljM7IdiPQ2DbQKZrBin+XSsoxt6/1rYv1XhtyPmiXD86UcSx/vbDNcfOhu
TN8lB4plLiVFU7XIq3Iz0O7aIJ/lDWKs+fh2mxLn6u9/pLQ5kf5dxcBiPFE/QXSrWO191+Q1al9D
k5O/PfSIuH1pJX7h0KJXuAI1LuMdgWDyu62LZYoTE0Q/Snt/d5Sv6LmFfebk7/NqcEVeuC84IuWp
nVMnWjRUK0RtRDVlcIJbfsemMHsCBsjZ7mKay5M3zsV4aqHtbUAxfd/jJjbZ+/GPbdjJYDXzypvJ
yn/1+JcPBx8ME0F2FKttbOjVGaLPePNjQ97o/wBVfhwUYik7u8Wdu88OjMZCFg9oiWf25IiNFbJ9
+qkq8nzAfG0j0ushJy3S5R/PtEXviq67WF3DBtP24cgYU9UKN8Mz+gwL+vrK0QxJTpsjDB28GzJE
wu+uGTgALeIrZLbd3cVJVolgRs/EDAQm+qV1csKTZly8p1Pc5Ys7OFCZDlsUA2H92zzmJEmIjtrs
eXPDHaPmQx/48f/Sx5Bx36Py+BPSzm6r7D5LyqiQOHEBXxmyfsBTm4cyZxX6rhQ/Pkcgiicc1qlZ
vDoNJ7uAnbkQ5c6kDrgax3YgRWvx9hX4M6m7uf3o6JIkYvfoh15gaBc8HyxJeuwRC/AZlnoIaFgL
2PqWZFCUpX3oYRFOP+a2W8u3XO/kQ55Tt11I5A22xJB4YTBF+Xo5KuMY9XagfUyagb7mZD13JnGm
nQD/nh2yvgPWOgLU7AP3GI4rS/hCERxu6fQGlq7KsMMdIY1DWHdUQ+QS/HGeoopUYqGwZLWOP/Sg
G9rK0UzINwLYVGmzAEcJrcGWHGq7BaGxwOd6/CbNvS9vr0OzKy76wJ0Y0kSno582N71mD03a91pR
srKQuGNKGXB9sf/+RgE85N5FWlX2KpdkAzFp/YCjopKYG1hsV6vvTuZNt3B+KzGWGWM3YJ1IBIew
ccQ/1AD4B42ZG0DFm3N9CuWdPYfo3oXqC8Ks/7o3z0lIjmkXhvCOs7qgOHAYJmFNBFV7eAreg/r3
pU8+wXc02tojGL7klMV8tnsFpiw2BL0ae0MVDVZI0KLwSzmTZ0bcEeZoZVKVOcTxC1fFogKB1KTw
iXP2wM0kagIsSUIkS5qyjlCa8+91R7EFY4PGM9zJZJXQ9pzyPv/40KXq6zkLMpHYrL5tsTkgzyIK
I8kvQ7/pfZOPnTICBnwILZczWXojr7DabCkLmKmgHhw/aJAf9XtxPtxY8XmBYzWePAF1wAAxwCG4
VMeKf+h3PagBaPuubazvXpxZJwSE2FsYHGl9nVbFNOdgVT9q91Fh0AV/ZJSHzBlDy+SpUPBRoMwm
QrG3gef/GX9dOIiH6WkhzLtaQ8EVUI8Q9PKR3gry7xn6ixVVBB53OCalJeWBFKX6Ih5Vuh9niKii
C47WnqQE+lNeILFrvTLUdC2JJnDicfuXa8TDqiUORgKp1VYBMfgHYAnu0TFBhh6cej+xOPUsOgAu
ebj4x2z/BR+Beb29rW2pONdHChCw8oP5bXGK2Nz47U08BauHkvX5O1qY6udzPhAG3wsQrF+GkvQF
n2Grsn7WsTqyJVAjZH2n2ClUT0vW3IK412AnFPCnIoEqhBFmffxp1TAz8DLPvU/8oef29UvDDQyj
DsCL3CLwdxwAF9UyqrX0WvAh8eON837fMZUMJ92sg7epVtEZ2lfkmRtULkvBTfoDXo9fyzgHmKwx
4Nq7c5lkU8woygvSAZGxA00TmAsD75LWD5OoS42DugEVnA0ck51ete/Law0+GDZA8kBgsf6n/0cI
I6QIoSkZuzRiO1T0lmp+v7ABqY1CLsrV6bNhOjVHiPKXA0o+z+w2q76X2SjWpGZ63FoEh+SS0NcF
KSAHCDExAH2mrs2fwRKjG7wlGJ8PKyq55NGS0Ixbt15aO9rlaP5NkdQzYIJaaNMZjP8+z8gTk/Sh
Qly9X02aGqkTlTqWQPRjakIOk+VT4X3RJXrcc4GqvBDaY1eeM5jewVeev+W7yHB7AqYhjLJlGJoO
8dwfe8bixUY886ZjqPNHdYSZalVZTAXuh6SUzvSdfQpVnRYqCyJHDb97h0jdqntlykF2EOqNkedI
MOcLsLisfY6iiH6HAuTPegLG0U3/kvD+lhvP9FdfH08LEwxCPVvgcdV/JOwcAmz6rdUDezTL7ir4
nOxpoj0aBwzIlj0Vy5KRdxUenngjJcXKP6ZOpWq+JMGZ5Lt8uWnmYPDpKEmhjJiaVU1LFQNgcoBU
l8tb3661kFQsB+txUjOs6tlxjA99XQLzq0yhr2OWeu+5ngL7SeUOUblQ4Kcp0ezhljnDBTmTWwvo
U/mgR12WIQr7bipMgw+4VOWHXWyotCEofF51UC9h8dc8C9BqINyTfbiZK9oe7GhSh8cPzVwE7vsr
GOMdCTJKURBoMDJveXGdCOgl8IWGcGZeRKyZVLEfOnHfebwgVOXt8Hq7Y/5+DCgqD1EwPm9oN4WX
zxTy85xPP+UE8ZzLKMFPePIqMCKASvNWjLDIqVzdPGV7arCzjWfInylqcy8VZsdNZUvRMEPEvMAa
PkWK2oUYwfNh6jgqX3wADVuCplbyQteHac8826NfotPuVqNphPZMasLwFWXQADNj9eu1wCUzw1dv
B/fZ43N8XJTjGIHgQBYbF4W9aezoaTMfGw8WngRLrPTTvub8GgbyKeSz4fbvmM5lISOiGNxJH7Vc
vdbATPEpms4rpSuLn+t392WumA1KMSvTgxrmtmrBpJhBx+hscMbcurumFUcgWkxVcR5+2GQlDN5h
atR4uXvy6zFDh1fqlbRAwo0yBWQHFK/n/et/BhiTFzeEvR/jvYKv7BlpQzvwea1KzAs3jDXuqKQJ
2Tr6xiE8deUZxD2UsvTWdKNzn20z2A9n2G9BXe5zthLckAXsy2atp+75B3LqYy26FpNTs3b+kiSz
HtTUWkDHlC5qTB+fbi1mTQWKiE6HvfYvS0B7/V0hYPALAvT+3673d1S8M8U8GHruW+MRYiMsDmE6
5Z/rpdo5RqbpQ1fCacECuA52v8BDPCNWKuEuR5fhi5NJ3i4hMz1h7CpD1KmdpNDpsfq9gqMGnDTN
0sIqEKCri3qD/0gJnWyVjY7ulURvSxM/Z6cAJ7IEnZgchyC+pL5ygL84TRaPW2XFWXWJ7kMcEr2x
puS3Uyxv/IKLfrowYSbM6qOLoYTvSduwpkahtSOcFxIqXcmLpoTJkbRwHzWSxd9EM07qhVkp+TCb
mFpIRp7l/rfnjUqX+b2qxf7TGrGAIQw+trKow4fIiQ0Y3x2gCSp1zMNDcSLVHLcHsDhOQfFrHCMk
jXjkoK0D8MapX3nm/outeXiiy27rcSnzXtgNgb6ywClzv0M5XXl9uDxDb8A7HPebXtoAjX8E+Ug0
OzgRiMYqDlWB61M0W8bZaYmRg5123jZnq+yYSZ0G/vksPzI6ihj4Wdhd1Lha7OEjtSqlLZEaxbN8
dILVffH3bQ3VFw8/vl0OTNrag6Xfy1myxFlYjBaejZXneEUjdDwAim3TYmms5nUNq/hQ9Wlgx/HD
KFeFgu7sZMhYS7iFKa121EZDdPefatyLzFclNGvz+BmarEL9NZlhqrq/PBBOwjLl+G5OhCMglQUg
m6kJDLKoQEADBma5gy3O3VcuFbD34cpZZf+hlPLHFevrKM2zsz77pj21+kdF76n0raC+vWh4tbix
Ms3zhj1BZvE8kTWbzxA+xBgGJ1I6AkWOiHgsS/lesQmaKECuUuzRzADrRKzAfc7665zzPY592I9y
rg7FGajNLlPSrRBZVeLKb8RPFZnzFgBZPvJI0Qdbz6NxliK1mRP7DBZ1nFQF4CYux4bUhyHEF4W9
vjGf/phBcioNfnujR5iwMZG5n/XLeVWgtZ41vXRzLARSE9phGDrLZrQzfBGAHrNk9ib9UDNr0YRV
FVh3F2PEg+uRuBUpnBITUAm4UA8Xc+quIOH8C+T4gmftIZb+7xGes7W/sOCjGTaK4YcSvMHYAgrd
yL4ZXOSWf1jqrlmpNZwdNeJUzG40Vqbc3d7U23zkjWcoAM44l4Ud9cFgZMkL5R7W4E6xQU7tFkmX
N/XpS5bIA4HoFPKsaSVlI4bxoyEFk9IbjKrMuRy4SnzlA/BZKEtM1raZR1VEdBClDSXCTvYLWSds
GQhPszO0Fp2at2PKrdBLkpyAqEbLbqbMSQi1gA0RQOXpi15GP91nG6afEC36POwcSHrcoTrtmCE/
HR5sshEKvvNNWqzHZQeR/mKG64LKvpDid6XzStYaYxL0ASX6J/ymiGSJvsP75hh7PbBy0OKmWQ9J
kJTEiJh+tu2HV5q590skZiRcWtbCpkRe1GhBEMPD5sQ+gopDD9HPJZffJRDoI+jyLSqRwCQgm97J
291lMwktlqo1Prau+5A3xtUgdLBxWfSnXlfzNCJ04B7c2UG1Lkm1GN+NdN61ykc6jbQiU/wCK4BO
uRJxQWVkjNt8vAH5+GIek8PjgdrJ/PMXr1lvJ+oI2+RmDHoe0wQ8hktUJXpVNTYTD/sAkm6fhRor
rP8613Vq1SN2wI2VdqivN+0whzYpd4MPn93hcWeE5onWZ0uMVXYyIiPFki54nzykI3eMN6NKyalI
3+BibGFJrzwcXPChrb8xBmndX5EsdfW/olxlHs4czy9jmTtipRMEgC2NxfoXMIwzhxS6pLTos1Io
re7AYAUgxN675/kZdmFSzdZm7DLnS7LcyMim18YXKKcNKAuMZB3S4xF0iyFocXJERTISKKkgmUOn
Z6hN7MmZ9Tm3H6CFk8DJ6v8a1z0/2Ue+QT6R9O0/sqhyC1yZcX+Hq37VpXb/iZbv5CHkPdSbODOf
Nam+AMrT7FQ1gt91s+gFy+nZ9NNxTi9K0ZoWvvSofhMUIoL20y5hL9Nfj5eT//MBbEaqLInmD3iA
zkdqugmoKXjuhKqe0doYwKP7XzKyWXgq7yWLEqTREGXxVcQu4UcGdgcrz9dBYqO179DchYsijK7I
iGQKDU2NNl7VQgnoHUIVyCt51ulU2a/9EgHZAEBFmz/eP6lWBmIwlMPpWFkOaKwQ+glzA09CN8j1
O2iYlOi2oZDV2r50nSkVETDSB1U0+B4yMNb8IXwIHsJCR6O/Kz+p7QP0CBt2DGM2qymJJbTR/3WC
FEj07iUvo6xv9SZ5uJs8aX82UXKXP11svwdOUDI8jUEWKgUVJus/xZJ2oUT+tfJC8X/HbU5y20Kc
ny6vzv2M7LFArOUkTY6j5D5IyJFMEQ3igYmbCwaVwUPQ6tkrwfl6MOxZ5FTItIbwrqbu3YMdDTkb
fXzvlD7JQ6qpM8lP6eTplFBnLX/WplcDkL1h2jtxiIZjOa4yMhJo2Yq8nNqixOs1hq8IRu7Hmqcq
uKpmN70uL4rXqWT6b2Ka/NZDdhLy8fpYhSYeq7+7OC6IjPxptHC/www5+lkFlJd6ODL2fhjcdHpS
0TvVIlodaxZ0PYeDT6bblQZ4UPbJC+U1LF7nwP07ajCDN0xXjc2jl+2esP51/F+DoepE74LzaO85
pZ97x/Dw56/dQ44b8VzKSquJgLIlQcjtYoMD9CEa73IpcZE1gMcaKPFK4yYGvZQ8x4HqydK8cDuW
SXsm0wCnjctZmSVmGNIJwEnxK3ZrCkdGa6yXR8eZhacyLOpRSwlg/i7p5w3DjtpO443u273zXS3c
N8U+M37eNe5Mnr1m4sIBM/puY5C2v9eQzdN/SXDyl/HoVIyLvhHNFfiXf+YEtlrIXE+3TR3GUO3d
0r1mCGbCbvvJ1UNvAQxXCY7tzYOH4sDd+bW4NJW39DlpO9nmuYLZwob77KdXmspsrnNmvHVOgGR8
GhojDXKSboDxmotKgGathq/BTn9/UpTjZ3JMgQOc9PWaZyLrvsNEzbb24SGCkFl668tlHiAqsgMk
Vh4vagbyGZuAyREOEH6rnBmyvCI4VIQwgAeCeeVAKxthluxoy+5R+9lK8AjWOOXzLyRHhGzIjVrd
RqhrbRzWjulf1aWvNlDQmgDH3SjrtIzX2pKNtsx/9bYwa8McJHprFi0XD8f6LSJLzNZQBsco98l3
+96FB4yM2vD4K8LmJ1gXtPJTjmBYREBW4EWqAz77OS1DXwBpL/ZVthGI/wpL2k20A3QEaib7j5+m
JMccb+9d+YKr0sD2MXjJPbDfy28K4oYE+HOBVbknZ0Vcu/DiPRKqk20rhI4d0ALIYAT0JBrqlyNY
JJDof8uVQWzEz/YSoPyNmhUf2y7G+1ykOIDEUEzrA3Eg5fM5611GHGLqJ/+oRB7pSPGglDJSrx1O
k+csFTveO0qFIvKFshhVeWRmslGr85SfkrpzmMtD74MHjyF4IeWVgAASlMH4Y0gAkn6y3dyGL/YZ
E/mpVYJ5GIWJBhtjB3ssswT4lwtjp6TYHhLywvcoBaHUh0+CumCOgfBMOXW6dw4PfJw51fap5BOM
v0pnpo36HCRe4F5PxWjXkU7NO0kMrZl63aKKYOPfqJh7Ti6GpPAJAw/bGzipIZ6NYmEm2qMey9FZ
4Ad0Q1KTMt4YcoCpfDf2+XwaA5tIJM09gX9SQUo9vMFwjvaeOUG+qPKbu5Or5wyxu+CXgMpalfc2
eLu+0tSwILRFfwD2cWEL9zT3kYEuj8eFmDpYeL+n9vTtZ+RXriLlXi/jO5wLpwLyyMwolxGlwV/C
5Eq+yKbTOGbbwiXMvqMvO1SAbyfxEFFn4xl7FE8ZWNWvOg4XlUD7Pnxz0rs8WLHO5hRUH3KGJ6h7
KmMxJyygnQj06hX/yWmXehKvdi5KWqnGXgRBYT3E3iKQJiJ+uiIB38WeUZMKHsU7747JCgaCVbzx
oy6R3rCyKC2hDCIbCYoJO9RiJpgWWOqgHiGDF+qLB2ZmxKTjOOg4Y96Lov7nsUvylOUMoXkLziAE
Z6qfXzSs5CUJ9zxIBE9FJgYMP93mN7mfa1XGrN1lp7eypJ7/kwPS2uz72Ky2WkPO3f0rr+3keec9
Gq+e+zHEo6fqx1T6G/Lxa9y8t8ROkI+n8pYKODk11edBDvh7sJwT+MbI+28caXO1X7Xg9MPP4Im6
shKid0Uu2lfq8Phq7Dv/yqOd0wMPm28EPs4fyHtHGDzkf1pXsUeP45OqsXaXGxetox1+TQpZ+SX1
xKJeW50M8TcLzj3JfPbF60KeTTK7YDKZHkclKXpn25dwEhowQTPr1kLo/IGs7ynwrTITh+US63s+
p5+xOWlO/kh/0z1yrx8STTBC8/wev8v72pGm+TDwNu1Ccj/hFV0ULGMTQsenaJ2WBiLalVvpgzAJ
YuU3wl/JT2+0iyf1DxV8i0JliOThVFTKrSB6ozSEZArvDY/icQJyOTOyArdhLsPI6nlvzmn/sUD3
VWTFUtq6CNk+gNfltE2r0FcD+6UqxE57eENzKKmvPcfvseutgz6ZRgXVRiye7gAXa/EROmAwDn8k
fwXcXAIRRLnHEwzRBPkbFAJBK0PhJ/sW11ejuYBT9otfWf7IfWc+e6XzgTs935I/S/wNeqLKzQ7i
bu25uLYqRvAdf9AlhoWDOhag6yO7Yv8VrHE5xs+fHsUQjr8tM+gPlew7dugPH6JDLSYhnKjQknyz
WdrHQOpMOr7rSnvTKWf1J5kDZNFuL8qI/Zf6fMBSOzmNXZq1Y7Vvt7DYhkE7fpKW18yNf0UaPe0D
MBtTpazoB1NUy6GpHZxtooy1loL2/kTuU1DcVnK2NZ3H9wPmf7ITSqzp4VkJ0G3YxJiSmS9/EQyG
XUkkDseGSZYFPquvsnjHZo/xSnFP9KpuKeYe4ksakG8Tl4d29ADKhv9pWhSS9kuCrLV6sa0AoX9f
n2BheTeyVfoHzdDXj/JlciKw0ECJIk0+/GwBaF3ceX8RJMYuivOwOV/2nidwIjCviQ1dhQSNS1z5
4KATlby/Qtz3T0BKbJ9khDWB1FZof+eZMxHgfcCh325HKHehYh6XpCVs7RhLfZYpmVYcQ0xQxmzw
FBMya3STpA2MIqITeiceBss//eyT6jWZktWgHlTo5oIyAEq0uzO1K212zXTBBTo+a1b6f2zJrVTL
mn2mrIy0iQLVNdIZC+15yYAMY1GX79sXs3PVactovbZRYvyTqzOdAWf3SaS8cQfL++eHTv4qboYL
63ESuqsRz6sDdHIRd+iiQiasU4Zk5Sb+pEmQZljeoFz5CD3X7CBQe/sugTcQ5/f3uMlX6McsM3ed
doL3fq40DLSl19mZ9KSV/PDq/aBLUy2LXvo34jIgGca4zVLTGffaQgPQ0JBGU30PYsj2W1jJQmUj
CjbaaZk4ZAWgNfuAIcVX53EUFHJxNZVNuNQJVf/fVvhjLo4hYyVvfXh0eXaB/zj/3DWIdjB3uINL
BoXTUkxg2J1LUzmXNUqc/zPtOXkZrUABWq67OjsU6bAVhBarvm0GSKElmI4V8fAPYN2Ipfxn6FPP
P6nm77FQQbU0XYJu2+zvTrPyvzM5aKQIVMMVTqOlSrlw4qrXEZPjiakdWiCWVIKZSZUy9uK+JLFu
gvelPY2MUQuTp55iy51H/y7DR2eI+eazU9Cb4ZKHk+JUVgw77ts0D4HoFLO3JuUhEc/rJd8RMw2/
40TSTTp8CnHLG+D6jkZwhMmVPBmCKMZZWVMP48FDMnxiyZqZFodAkTCPwaZ7qoeIg2gm0N+GS7iO
fggkdB3G74YAwyWJ5iivG+FedSZZFe3BSxkiQiBqU8A9UqB/KAIK2SNAr7kPpkj9++cPdwge6rQe
vLptMPp8i6DTpa1EdGSgwyb2d8IpDT0f5K8oxIRtyF+MRLrz4Lz56Kq6ecZYL5s8y/n3XfvuVTJ8
n2mzVQkAI5MCELJVJeWMmeLB18LFDZGskrVG0/h3Y6x8WNjYhSr66Gn/+DtlwnnAgPKsk/Vanl1e
8YJtB4vz2dXA+yrcsXVCFYv/P46IBaAmVc6ZNeQbMHKVvIINSM7+2yB/wdhsBlSifIi4NBR+o/qF
bKadibqvW2IptcgPlW8nj9UvYDUMgW1gGRye3dooPYT0e9UWLqGQzvyBhTE6cytohnxv5A9GVDsX
X2mHOKMmbwVyTG/amwzhAMDPWFwahDCiWxYL8bMEExvFQRnPg5owOME2/jl7QeNRWMpvpcsq4mIK
7lxasg/92+vYZNceZx2H95GdQHTlqXRoFsxxfRO8BvYBnA5g33wU/jy9DF+N9bgJYFB14stwSoS4
amXlvgn+0tuyumNH4FCVYO7j3zyklTq+8tcTdvH+o4IEvHvZdRMw1PznRZhi3ORGD9rKAF278Q7P
+TsOxhB+lMAA0CX5dttFpLfPNPk6kmj/Ar6YQJxyK5DCVy4XyhRqjuKQTNOBxPJUfznkiax0Eh7S
gS8LN3UmMgYTiSCSt7eWpGT+3t1//+8HWy31zykGQA8xWgbFnO6aTKTEmvQkyxcqqHAcJaHmqm6l
8jiNzzI6k/D0hjdBIKwMgSRffuwjVw1yuA8OZlAfWoOglDd2edJOeCYV/2Arg39+A2gqreOqk/jP
uVFuOA6rJhm6zUIuUDhOdHoMTmmLOp4kTgHxkBchYGyDxSZ33J13ycJuWCCAC9hu8cNE/8VVtgin
/V6qWWBGc+JQ43yOZ5nEPyxknfl7GElYiC0fTuxt700BxzyCuWrapE24AZbNje1m4/gp2LPcMGJB
RLru83T1um7QAlxjruhYp4J6gcWKDbwQZtn9/0afXJzPtt2xMWDKOyOme4GfUMATcSZqdBmjABMy
n6CgZiY0YkX+iMDQPOxBQPSeeyQ+uJ6vglrFRRfUSJ8E9UiZz3Qn0pnrRLeB/PwGxJOU2/8UcoLv
JYEPtaT9OzzXD49L7CDzbbX9nSH/KD613XQbm/VLhCTK+Fd7m5vdL2G1dblZfPSq9qwkv/F6/8h+
J69Hdn+PIMm4/ATIylWfHyD5TZmLazEk0Ubdc9nTGFRZS3wryEzRlETssxUqc2bdvMVOdEQtOMTT
VYGG0qjefDYUvjAjIZI2hJIbrslDE29xBsi1cUNejenEszM9p2WTrX+fbN72Zzej0552llCE3loL
ennJq/wpEzeiVkswuP++FK8mFkimJUUAlRDzvcjZzEZIeuHNehrC8Huw13uFRJTHLmImOqoXae/6
wTwIEpUtKbwbxnGv1fzmHBqu+tbupf9rQeI/UNprFjPsSCn1UT5Au/3h7+LiOUfVGhUiRIbD9cY+
TsgH3rc/tHoiYS0HHCqup2vg/v7ZE5vENXzD0wbqwlUFBDRYvBxXRccWZtYipbKtI3q0vavMa8qU
O9oWwMKK0lxP+eKfNiltd2ZTJWrTXgVUxJlwPTSH6qg3daBJ/2bYSii3qcQf6BVo/5SmDnaf+5XF
Js1lfYC7P8lrS8FO0PntBwtfTRUj9S8bkqdGlBGgDs/TxXXISZ8WCXq3i0hBh9fZ1L47Fd/ZkDmw
48geDITByP3jxcc7hMoOqq+/AAhQRQmDQzWHuZyzKDiIIrBzxAXLfg3Wz4f1YOjwf2ev3OYogIcx
vcF6IRwWMfE8djZWzBhiJE8fv0SCZ1cBdGXo95DqkqgiQjvd0mVoExt6g8+1nqotXfXQBIRAL19h
M7HUfc9pHZBkSNMz02BxfX1XCFI23ofXOu7RluNplA3M0lwYIkQnrIyV5910pRIzZQRtwoecRp5C
0Oq5jllYKsuxHStmGcBn6LR4qQ+zsmtYVhVzstYEr5JudInOqWLQ7LP6drtGXptCIUHTv9w2LQdC
MkfCGI4yWfMV7fekDkbwwGPFHuWnrRJmMcdppChlOS7yTx95UQpCY5AH2m49yC7eLBZ8QrSXE1s2
bFSlQsBodcIrqvHxcdLigJ4s7CDzn6c9xgqWBBS/pghXt/6u+f8Yy6FUwVuHBAtWN5j/kqCnootV
meO08+rA6HRtudW8sBVUxqzIkiwjXNitk1f/kcJOIAhsh3V2hVpS95bunqp6+LhXdrttO8n6idjI
pA/97BJnowBzQHw1Z9A8MSj5x/x3Zitqkne+l2wWs/cd0qwx9P3NomCXePxfN0IIhq31d20YOzub
gbkd9Xb6JecYAwaNOGLfLE0QzUPIWMTsymjUtxnaUrh3agb7jH+SmHN/WX+ioWfhaPPADt/a7i4e
MQIfYSKXCwODTLZAddkWhqyhLBBLYHmO8m1V8DIFMwYRPgkAsELtvPSsQQAgQKTwMWtS1Lk2xaWB
XVzSssf4LY+CC1oLMqnAJRwngJMxrje4W8aPCoAzhnAsB/q+GhbQpxywFY7OrZLet4/W1XdXgE5d
pqiN/KelUxw/5ZuX75RcbrZ2/Qlw6AW+0xc9OslTkbujTKs1Hv3BrtblMm3O8+1v1eNPfbg7GyZS
5R2O6DVQvwtdgie+gWvdY43PO0U/u++dDoTv7d8GL5y+O7Oep52iWqbS01h0/X6OT7czipKVG+pS
WSURu9bm7IGwrBZYDvecrP8zsIZTEUYlnhFhfnzk08Pwce0oOphlDq1P9+PpfBtMk1IQzMZo8h0G
uRrK+CRnSBsVkeQzn6j9qa6McagHm72ZFgD1vojeDzZkGcpXfIUDPaWcUflxjRoUWEcZCODS1/tE
+OjmQ0zZ39ri3GLnt55het1NWhX/389hZV+weoXcCHmg+5NkyJqN/hcrMrj0NytS43OjdnVBchdX
91kmBW/7WGBXNUEUqOvp/Cc0j4uwcM7jAzUUVtW2DVQ/QZXNVlouF7zbfMtZ2eFcCsysW6xvmeG8
XUAQ4DbO7vd+RhJPCLXH0otbyDc0HNSnqmnZqstQZnf4CU/WZL2W2YVMWFR9wnSr39heDRAcPyF8
hOcw9SVJo8CuP3DvwSV1CMGmmXydiEa48vw+gQOWuruNUPSEro6p1tKfQia4m431OMsnOU4xv/z6
GCmvKeo+lP4H5wGlatxP543lCIuGnRIyvKmbEbBNC+1YRPrtVTCsD1tI4DPAZiiVKD9jksg7KYno
mxFUuSwDuYupy7t78J/FBofO0pRuFBWyWd6fb17rGltDT0a2U7qitQXpyreAZLD3PextcTceUrTi
pyai8Fna4aYoGC4uKO3Z22voWVPoFItl7xcw5QPTi1PN/veTr7JBQeGIG5iVTDugdV3bUIOZp5Cv
bZrDVkjZzwSdLkJEj/brQARUAlIDsQKBSCbf52tieZQC2NFWm6KgOrOxYmzLQximJnmv5cpY6QeE
vXRY99sZitSbnrhUO/u4ZM/J22QjuOtUwhKrC0q3e0yGGXK7BKzTfHJFhYaGVuF49hNBRDpy+lDz
tzVOi1kTdrigQg+TqPQD8K5IjQqRS0kdA4B1vj60X7suCTLPjfgbwQk6eM3jPgEfc2rPjr2cT1Qu
e2rTwni8tlvJA9B5iQNbnn9ml1frwodgXuPrAFcFraIKWuyxnQMgy2Tfb3QGJ236Ncpjyf6iKl2p
NqrlZE56NN54rzXgyBqkhH91FmoMo8HQSnR1Eghuzwwj8qixGlI87Y+WdymJdnxZS7fKXglJwZhn
fwoyMm6eKQFg9dQa2RQ9t7HdGd7EnxS7bXjOjTo+NpJPGZ6eMnDmQfGsHH8ckf6E20qYLnFMKx2N
ST1pM4bPMzdKvZnU1LO7QTb/OllXEiV7t+vt0gutna6jhMRTup/aerhE1tw+j/g/19GG29TGW5a3
2PQD2OimZgTBncMtinfCOvcLbDc1W/zYlNiWPaLJRdBwXwgB4gB1GUOj/l99uHIhZzKlpbjigX4l
VVWXtAyYkNxVRv4kE+Hb7q70qNj/LaO1UIWlFsWkSFTQ1TIX36ya3Ya5tPv6S98zRTmf4c2uR4Ko
KVJyqSPniWCKeQQuGGkZkV+SqzMu3NThrtWY94LUW4np/72AtOsd2Yxq8EoTw32prBGnNHXTFxNW
w7Xp8NKEs448X3jLjN6tN5/Or7HcdmYaSIfGewX6XhknLCHP6Xo3mykMfsb7JG7XT9GaLdG3QZ2h
qonWpWXz3G88S9R36AfG+npWcm1fBYn/9bGPwmgkGL2fzFtyePN+qEUu7hHthbXN99nAr9FwDp2k
uYIV/KgDQxQxKKvwM6Mrn0RcDrwPEiF/YZcYwqmxvjcMqZy10RrQWavn8Td6dEe4rLbQwyagBX5z
ytaDB6tkp/v4Uy2JeWpnQY58rwov+NfiQE3KMol2JnpkJFfNJloN0uh8UiGyL64Ncm9k54PvncTD
0nJS/4hjoqxQooe/GDlV3QzMnaTKVyhQuW6XlqUtYZDmz2CISYUXVuMYbIVJUc1FL0JicLiNv/zx
Pll+v8Kj0RbL6c1JxD1f8zPOd4cX3Cxjffx5oyIVTFS8i+oZWIqcq7dfm7IRbMf/xkwQKWoM59N2
6ykASzse2oZM8UqACrIW+dVYyu1nLoSu4O+n23kpkaRIPa+B9GVX6WBvGLtOlWMW5DO3obT6VVat
NTpRe+T6GsR2C79WrH8Kwtx0VeMjdjaoWcTc0hjRh6jftdnm8vcdgbwW1GtSJBhTk+NzFE0zEsBD
YQEMzdZh5yX9ItoBFqMa7HgHMZZzs3GuwoC1QWYHn2g4S51EjeKF9kECD2in41wCw5Ix51206IXH
LzQcNSOwxq2QUn7TXwPmFB1a0w0qtErX7N4G9mBceAU5XBeuyTuWERieJt8vsmWInjk1zKTaxR6O
PYbIWanCYx0CoQulO9g3DuL0vlMPDxqx92Vg786NF8qtiuDnjX/muxiXns068G/GkCHxFFd0PCCM
+3yj061beLNHU7adTmCGMlMm+9/ic9nBav4z/aIv/yJL6G/LiAD3inytkK5XW4fLx3BwrqbsCqcf
mFB0fRKWSzVewcKbCCitQSDQ9Ribkkx6hfqCoN/w3lYFXNE6e4xLzKMXzpsUUKWjaqxU2lBgIXqk
8UnfCBfAOtC6GLKHhUjusRiRS09TgS2krdg+MVsfM0wTlfPZ1Uw4H03dFrFT4gCevRZgWtn1BeQ/
LOk/oEzVS6Ffybccg5ZrLHrHEHLI7hFE75V7Ga/pXJaPM3deyVl31M20lpRrb6I0FGtCZYVoLbug
34dWps8uI58iv9S0Fn1GQ+oLb0SNnHVndVQsS/+bQS9Yy4ZZZ3HQKuAhjRReaqn/CW+T/0mIBcKS
wTzNIWiWPGMR9+zeiHBJVd9AjeD0sQWuGiuk7fbQ5thQO1YOurcA/9fFJcRdu2dutXjSH8aIHcXO
1d3IFl0Igp0PoUoHZK9J+TTqpfrqmVtMdprGp7AdZt6ufPldlb8Np2fDyx2Gv0m/mrGGwcrvZn1t
hbvKHdCbARljEfaS2HYv6Oen5YLcUgjO5Lq3/GLLcphc00oKgmyG/JhzBO8G5Kzk5TM+iTGWYaCZ
41FzYuMHTMe8bvpq9cipdoTYfJ6Y+df6gtR1mYEkzVNuon5u++tHSEuBQoCb+LclfJhI6LLZ9v56
OF2gM78gYKG4VUf5c6wjpNDhjrXmUWLVoMNJlDNXv+hBqrjBQEyfKslUAlyU/KFgtEG4jGvh+HkU
jGQsnefFThiSLLDQ0oPTVLIrTmi3M0zPQ8NAnPSsQeFBJ9UVWkDWu4aTvskwpJPuD+H2KUJgspLF
GiE9l/2PR+TQiAxpYK/YTksFWCBKBKz/7m97V1EYRklWUNXrzd/FN5OhYIk4bF3eCX2GMwFdlfRC
T98T7GnJyJnFXpwI92QlxwAhr7XdArq/Zf3Apk5Obd9hX0yiKAbETua/BnO2TvlrdYE3qJ8B/J4p
5lpjmfGicvEcDrw/LUg6+MrsTiplqIHUbZ8JHzCnDzHGmsHjJJdgajH9+GwZK+RVyurD5f049vW1
k87Dwjr9suxwNmeklRE/Fxjpahwofz3+41W4lsrCgbGyKJlOwxvKPR7FJ2nSzrxTgDZo1WaMRQQx
asiZ5uQeb5+6TX52xSoZB6xnzjbZ0WX4nIihAlOOQUX/3QJJGylP1A4K+iHmY2u/f3ssdah7Cc0p
blGxwpWJFQZ/n9+r4VuGzymNazK9C8aA90Ve+Cr3/0EnQMTotPq9HPGUVn4MEcf2IZQUV3Y8CqnE
avYUVukpMyJUcFvBv/Av/ujyr4NGUqfKtTpUjMiU40sd4jD8ptxyCqBTQkNbE6NKw6dfLFQ5XyZe
Db0SZTs2tifytptfMlwzg8/ZQNUT76iK7qFLlI0bi/ZNsxW9ARracudn7Y8VTjy8BCMDissOonfe
+oAJKKL+gcHvfXR+K1xnYgQGx5gjEvGDtDLL0QbCruNH9NSV3qiZLI7QigZ6GXGtQrqB4mC7D4E4
O3s5S925ERS56WcxKG8JoZ3aRgVu4B+C+a6i94LCmubi54ECFcWAbGS9V8lRGqWBajkLLbUZG7fv
+VR/Q+0TS6N/GLBHalMVuQCgMXxfD9dfsaiqze8Dgl+M0t+b9T6u1K5rUtKo/nupLQPbSB77JUuT
7KoevHywvN9SpsF1itMALgoWuKirHPoGb2olAM6qRhZG34NG5bETKjUukMdvkZyBOfL0+24QcAFu
E4pOBfDuv1rfmtb7hCXNdqNBUlMJY31/Pq92Ked6DDkAskX6ps9ntoD3qw8ifW/LfimxOccxRH8j
AJMWQX4twRRZgjnSGnL6RsKjWPuQBXJoupAjfPGpIN4f+pwKYpWrdQiaUGEvilVinGFC7rrYqAVj
YmCdIfyq8FLr/rzWaL8AIbQsxAHEU37nhK87KEriguUKSOh4Tdsa4Gr6PE9rYL61CayUAHFw+67c
gdrZIAwMiAzFARyMzcHENBbaIipIYpWmeG5/is+Je/HihFKDRrNhtwVVzubwNr/ocFCrpBYuDt5P
osmenxy2bTXEZNOb+ydVegkBGGQshGXYzjn4rmmaPOUZXATRtC5ftpA1SdmtCau4/B+ImeehReV/
CYP797mL+1wx/4oGkADB+vkZer4kTDhP0uhdMhPhmFpuJfS4BJ3u5RBKMnGoFRxWaiAtTS1agvIC
xR6zWxq3G6quckWzx5OS/Zx21z0pq9X6o0R2mrqtMclxNSjvzAMMmJ/m2dA52eXoPm3XQlNr9dMr
PIaqIULsaj4ufpCZj45DFlxyM1ZVqVVPkCuRTL3fc6JcdwDuOvYiMldct3IvfG25RXOnkdsvDvwA
mjP789bJID+v4wk09TSQhZSGVrIOTo0DtGxY/F4Cf6M3aV82jNEoSgrsyA+Iw4QClDvOox7KOloo
Sz/zic6Yw+gZUARuMOfjRmPxtBksGIvVnaJS46LBjF7Y7ztTwdDOL1EpMQWir/g5sLR78xC9MP9i
fIsVajIXKe1BnVs6BjI4zY4pCPF0WuVHjX4gG3R2RalKVwEluRlWK+ARl+qw5RnJT8PZIBu4wyqL
uAfv9nwLBda430Zsdwn46CVDKYqj2ioJyzwDyTFtrqR7u6y/BfYBG115qtdE3bAc/cfDZQB87O5p
5OExMi+3kfoJNtuCDKF9CcIzn2BuT423WxeB2cgMQa7LsgcMJXt+ZeQrpK0D6Kx53tjIfyVEuSrA
rH/06nT38hu+a86BOsAWVp9yTdK02fQvpBpwfpYm60gRtErmibntUxMhAPdqXNY8tBwB2i/8SAQO
ZeiFSrqfJ+HHwVhBeSwQT7rGObQPnPluxkqozqXej96skZ8DCTRHMZze/Jx81WlgSr/jmILSKwOY
2+lbDf/eB+k/fdaQinwmuMaQuSNyp4EKF9KqsIhCNtwGIjC0hEeBTiD4lBwHrQq81C/01cQU1Td7
KaJgC/wiL7HRzyQNtOBChdavCqgikGk+PFQiZHppOOtbmB/uJwkZNeLyxU9poLvmZToyE6tDpiuT
qAkFqHzSl5jy2GLjKpegEH4FNBF+0dwQHrcSPC15gWBcuwjKVyPvo1ieevuenYjE2q6LK+AgcqKJ
Kjq9Mr7eks5rlp7WawlSkZ1HWQQfVaKzKe7l0ixGuvB4e+Z80RMNwWNGAvb88giVrOuno9apdsoU
q1FApYFFZflbuInDN42nf08tlS/x7nD3GBlodyQ5azfxiJCawTkkkpO9jp37IfD75u9XfXx1NEsb
zO14WBDy+Mdo050vgL/NnkVXEQUPP4pIy/CdzKHSbvx7N/k/M7WYbkJDrd3laXmGbXBE8YH2Cv5V
lo0k/eoN4CePrrXhh36i9r66OTk2ojY/gWKgP2RVHh+QBeF5l6WTyQgmyq4/JsHi8f73oc5a+Y5W
DPBr+WKjOu/MNPBfacN6+O5y2rzsZ3nA6Qm9W7UPqh0bwZenrTYsYtr0kVi+hmVF1BNdnb5NcwAq
yp5ErUeIXXXhzhML+bPzgA6Sh8s2MQWWV2IjTiHX4W0nb3Vulw87XB7w2hQguZdO6MZ1xqFYLZVy
Wp09DLD4HJf4nPgIQx77k5lkDKK2bXbRkmsGsTREqBoO8DTtHVmqHbCovjlLqYggSWfGu9V0KmPi
hflKEpd1viHEERNsIsCf/74QlxBXDrpfxAI1/OeCjKtmiw11VDILQYrUISZkpS9EMG5hI7j/28fm
h3tR0ojgOcHAL0TuvjUWVHq6l9lNtnwQK2spdNRRJOWXv3qGBuROPRIGLo5eOam0/Ijne3AT24kJ
nT0NIK0ZJkL5c/zi9fa01xuhebxHfddeR3iWkcbcUbbsoWgRnEql3QY5tTLt/USwH99deI2KnyW3
kl4hXkKbVJljDvjxwNGSCq5A+eSeygAucTNh+c7VPvKUoUWkxn5joLbtTOOHCl5RdIhAE4Mg6qm8
5/3lZpM5VY+RvY7Uq6nBAmNPRoORogw17Sqhf5faSqfHXLfh0YRODE7SCu69UG+cvrUOxJAE2/NP
0ZwObejGsyLj6TAzlpjQgyCgoJJo6MMMViNnb3k21cAx7j4hP0qEDPz8ptCsh8tVeUExInCaLwoo
r+i4yL5bv3O8L/0gKMO3C7Ayzkhbie7yRWuCMWd5PV53C2Ok0Abcxbni0LFm6HzUJMhesu1Nu9oS
Jr5/uoHM+N7DhEn9MNv7+aW/ewpX/QD2VTxf+MFBN6pMlyXuhn1oo3kB8lQRJu7fKLi2H0pFQq4C
pWP/mRja4t0n1rdpJNZJIyOHphozvBWqCH9wh02/zGYesQbZuH/3P5wgTJ5gGjMTiqV4EgGbNKwA
ptMltOk2qGYMx1vhVqFp+vWoCA/Zth11jHJTFpxIl7m3JqPsF9fnDYHJCDotwSUY8X56s2JQ/LKl
j7QFNlqn0jhM2PhX0fabvSTAWY5hVH+FRIYxH6JKpiV8hTDSufoooIz50Up5oLywoc0PV/vx4vId
hoUvMEheOo3abuY6Dr7cLW78eFFiPUgUqGes2vHVbeiqc6lxDytjB6Q2NHae3EMYyda5vUdm3WKE
Gahlf2NUTJzQy5UO0Dg0JogGIsNHmBqRdqwZLGSYwQBurFgVupzJ/ZlRm54tWLGt37hqQVY75Ncb
S/4sbl62SOaU+GhEWYux9beQN8iYXdHJo4n/L6rrC949XZhIDdL6xQPSoFgEcHjhMAcEIc2pddRr
rF+ZSJ/a5xyuRoc+3FVK1P06YLCMHk8RurNhoEYEtbPglp8nLjqZYE12EQBAt21B5k9Kn6Nr4ZQA
bV9xhH1edzcm/Ocw8ECsNCB3xO8nfOwHdyIE/8hmH2crEptvAVwj2cs52M8cFeI9P+2e9ZYYQe3e
3wjyL2gcBrM826fVXWhOYRQct6ikGUS+067FR4rQXLz2Mzk+W96xESKpqXLa/5rvGgIEfW1ATbEd
2mwqmdc52IbaQXImIpZxllMQAuNHcjLCwifb0rs3znGiQttB7fCMAqwBaFFfe9Id0yXSdWbO9BTf
A5zrt1XugvhPm6M4uMCYMq30jXm04MLnVQPpAJodGR1R2NOPPrbclOUx94fi9Peiv0lt2B8z32zn
c9ENxypU0A5+wloZshjaq+Mp+Fqkt/+yCqnv80ZoooJdBlr4tvG3IsXqfCP7ELQhKQaUNg5+CQ02
xsCdtgUY92AUXKi3FFqRBp4uuzFYMQr3YhZremcnIWIQDSDdS+tGhw9uFh/VZinC2o1NovbcVCUq
jq6GEhDoZsIRYuYFUVfq4QSI6SZ+d5B8gq6iayfnAY96v5BpRDrVtgV0y1pvdnOVe7rBbEB3F31e
/fKRh7Vk8a0Dt4vWbmVSmrJmR+3XGb22HqhIMSxMTC22gUs11wPn70z1YZ/pc4r0zc8TVc+6U/MH
nm4jy6LJTDC3fUwMS6YOCl4iLIHf1kbsbdtOG+sD/bY9q1XmWVzs2q9KEEKmtk4zYXX+a6XZb/Oo
GOwq+e0a0NHxdFTXJHDHIhoirRY5+1p7plzEnN2u3Nt5jxhb2YuAc0uWqySVUnpy9D4TnrRseXps
g0S6jU8BFucBy8+IuaO2X5MeU2zKbN3fa5FHkcU7Cffyl1d1SdSEGSafVZ0VOif/PyLlT+eZJy+B
lEYQvcEyO+dhuZChExyGsiyXPiYhhk1sxHcZZcky5A0lPEIJqCClHCDGLXjhlnNUduX/jg1ARSfn
L5htwlS1KKmyjf8o/ZaRLsRJGnc2S+o1ie0XwJsT6nwsxq7oM1E5xIXuGmilF0j6O44kpWU1HREt
PbZaort/+MpWFGnsLdJgYqDyomewpL2Q/s5gt2sW9dLPxdaUk6oXzc4jcWS9ivizsQQ1JPBF2eBm
f6IoMAV6/HpN9rKXB1EU0GPHKhKukM1bUHSpFfgUJIdi6H/oTgbJhBGMDP8jyHFTX3WokasGdEc/
7d8ceM2GxGJmuTOPRLcjjFgG7TfvvYq8x4XJV86wlW960QTNVJZ+6XMpFH7dt1LuBRe9WkgM9yrC
a7K3xVTxXAi6VGRjN6P4Px/caZZuPAz9uzqesSKkIfL+T7OKhLfRtoU+xjHBcfgeE+RiQ6RWxVUD
V4dmFCnIwc4EimSRuqYXH2glpRMsKgBx4PwmB/Ts1TCs2ky34fdSPAdcmsHEkmIhSVFlvedDHMMy
fb7oOPoSJl8W74Qdj5TmFULYtZHIpp6McIn6/fJ8fc/MBrlf/hWAtUBz115GW0BhNycD6btGsjkk
LxjR1qcqih8ONJFg1sYMAXNqg7wCUrYwl9kBj5t5Yboai17jBW6UoyoMvdACFuNcP7ahOI9FSMer
ELk2akpVa1n2KqbDA9ixjry3E20KxQz/LSDdCtfXPjN803qr1eBb/tEkQKbVs6UKexK6uIJ2MbmV
281vNvtAvrJO2BNuUyfBgwk2jOvWDJEzm840EFPCcHZ9eDjHEJZNZQAeXDK2R4shyPdgb81yPip0
KbTTSZx1r+hDb2md0rjeaLSTfcVCH0+SfXWQRh9k2BhHZP/gZuc8nCWsc0L8LZp8olnRCZB8g72J
XUXr+R+W4+0Y3tKswhIaKz5TMdexQuEFBwDzDhepGcq+GCnTThVVEXSuZXUmgpUVzOMYgfkCivuy
v6cJ35tIMbxdHP1+PIzhQGfrwM2OZWekJFvZ5FRokPWTF0Np9w48WswruPNBKukm43asIWq/6dXB
9amBpEYOlWF+UR6LXB2cJHxmTR1XvUNHo64J9pbfBZcP9BuINclw70hAS5vihqhGBbHN5TWdi1eS
CgZ1qbx0TnvdWuHldQNK3H9WA5BYtmgbHkGKp/SF07aZlqtLAkAGAYKAlnDthd1srSVCsk2Dhd5x
2u7acNSxIuLroOt/OfSHuxC8AXIgjDJUDY32He2uTgHSO8lZVyKKPZasM9vFM+zBd8YBgP35Lrqu
gORDOqyQPLLzXsU+BgwCrGu3FXAYFfKXULPtcHXE3YpczZw2/WUIbx4LGs0VWaaiYz23SBch0Ow8
b7lvtH2ZiBxLL1K1u2raDvzV8ZlP3odfX5QxYqxC4A/kHL+eQRmxaeEkCvSU625aVYWKx6kPzgNR
D78q6ePUhkhtvwrt5fTh6L8ot5A+SFIennf9Kyc/EeMAR7EzlM1YVtvw0c+wXpy4pB7vUoSAMWPP
fg5MqWQ8y66utnGWncF+A4NGQfors13f11heJ/bIWGIEd1tj7IAXuCMyOs4n0afEnrIOqXr7J/YB
P6adTMxDs09QELiGJ9Bqg1MkfhjJbJ8VOZbO5ysbRgtyV0wppQ4PvA3ESaWEJVG8DAZ3bSYX9WiT
cNh22sNJ+Hz0tHANfp/gsg+zMDUYpRZzdrQu9eI0b1SCYqumakTvHsUJ6emXDcBQqRVCfDWNFuq9
kxq49tWXV7Z+C+F26JeH90EVbB/s2awuDYxdik5WYy2wMyWk1R4sHfqhKEcE1GSywgajqNXXvL1y
UgHpOsCx5VdDcSlGpk7fsgIA8N8rYOHU78gUXUOejtZmD/LG7Ki9Y7JhhjHmlmk/pZZSkNBVutHb
Jk1fGAPPvye1rCgOytmFnRYVCjr52IJUsa/R0+CcM+594QJlUKlAb0c0Yuw03UyBd9g4w67yY6E5
6qj1yBzX9NtkgUBSQXHJ9IN+M7++OWN4WvUJOCs3TH+Ghcso1AVjN8dGUhi3j/ZYtSvneDMESHhN
MSCESz39inRW9OIckA2J3RuqJgU0SwshmUT8r5EQCnzlJLba8rbqO7meQE7Lej4fMVC0ExtiCLoc
SSaBegAIJpd4zR8Fsj5rUI1IuVxaI8ChfRbcnsbAeQAOPiX1Hgil6QU82IDdRLlkA7KNqhzdzU+m
nJ8E8skwTrAnkp8E+bB/yyD5B5X9WztSbn8znU3d/nmQ78fPxwVIKMd7eneyytB58UazZC98mqBi
Md4I+/S8XVLkN76oMP2+M+SBkTTA13ZHWEsz0A2rTLpQ/EsGAJ67CJmZxYZtC11125P3l5n28G3l
mce6nPT3+CZglEHkzdnv/cfYYc5zJ95v41rDJCbS8vMb1YHRJ000A96tluFyFNNH1xy6EZvUTXht
mUwHVy22I4UuCJje0SLAaFgoSIRoqtGkEFS2BtACusKyOb+yMLElPKiK27V/nLbUySjA3gKqNdsh
XZnQvWgQwnfsZsU/mAWLiUuBQIhDSoNFNxSXc3WOavbkAZDcXkx/5Rj3pWqTV8+E4eeiBy8r4rtx
Dy+5z+VS1nD7L1bIlkKM9vpXF3KCwXPnQUCBmnehnlWO5Tvsikk+IPwVJ6LLu6fnpytuUb/KS3xC
vyrlf1rgzJOvvBrTPW9ZmAtObcc97DQrznt/y0Uk4LUtuIZb3Q3RnyrlPWfcsRRm8Nik8l2v0pnQ
eLrMEB9m/xyTw0x5rYPFmngq46f4j5ay3YBDqGdjrTNkSLbXhmYOiobbp1gUGtuxpD+LlENNnNhf
rFuWmKoGE2z3tp+iYzwivPpL3qIoc1CCI8/Rg2V4egHtG/f9GdrThtjrpVqujSatgZYTds+BF4zZ
JKs7KbZ9PSo458EpQOogCp2WkWXVen+bIrXNIvrOJzEM+6ap7h8buiKVD+yheZK7t4gXPga+jBZ0
b4YSD+IA8lRkTTYlQwPAIUotenqaEnIAeXHit4Q/tgKCnp7o9ORLDnbwhH6O8cO3KAmRA5bcShPL
MWDLg8l7cOhFOrdNMWyLbZXryLKbWI54DAbINuRGUr7YFjuhcxq7GeXHe39BibW2iYmPd7pjCrl9
SIG8dbEUlMKoZ1TARJMpFLkdgzl/UEN6YMnmKrq2764ctj9ClGXm4QNTlhlILSshgScqh0sOBvXa
i4u4DxXkaY5SBZS0QRyZYXEakL16UNxyW0LppcPUnAmkkqhdvc0aQoySIzNnS5+z8Bk/bXqOr4nu
s7ND/ZFWwqoUhaoG4UHzNVFXjKZvNawW+lyQejqwRKvGzNQ+yR66OK/CxnM05Xrj4OeVOg3SEJMA
h2VTH0AmyJ5FCiDbCE+clq3KSXY+nkAQoSj2jhhc1q2JZ9TstZie07gDigUgMH8xwc0y50SzfGOn
bAkYXIyEjnDhKBXmCpNMP39xg709uAKlZSaJ+fg8qkiLBx84MXgB3+ntHHgFlzI6SFzdqf6qlRYq
Qc/qtw7JHmLeWbDVhlCM+My/aoZJTlpwhuoloyqmyz0G6XdffZaWmAVK+RQmN5ag1JyU9oBmljOK
Ut7FbIe7MalV4Cgrz4tu8RF30hoyk91DvVUh6i4+ZOwm/MC6C8WiR5oAVW83QhrPW6AoVJnX7SCh
r0bXPwYanVUr9eXEBMGgW9fP+DgoVbTeYGJm96jvX3dYXVpyMoaQvupuoGnHeLQFcRhZIspttb3I
Lfki6jzviZbzmfE8Tbl3TZLQ7QxbWOILFZosR0sYvWIAjsKOfBq9fcxxJ94AX8LS6Z1PU13/ioYs
aJWZWvhwkn261sGiiSdK7xIq1dE/3T1ZOyK8fjh6EqLFSmDhMmzrww1J8tydiK9ZMDadt5yQe9y3
u956XW2y3qVXisITTL8QEHbAzUJfR6BlgtJkiO7hCjeju0kN00hAiv/psyCjGFMZS5+qrVOrxKj5
z0UuQooBx2N8BxcWLbFsCwPUN0kD6Bq+3mNDSWckfbONjFZBxjyGbOZsv887VfFgd+RJtbg4y98O
dIjmk7Q9bYAJpe+50fs1QeSwl/65eLTOVZixdJ/Y/4c858G4Qm08V98Lk2Xt1V6QJg44RT7NqFYV
cqOWvZ2Cab/XITViusSiyspdZOVBuLJ+wtaQa/eDZYdHjPQq/WKWx8h722fFpqmVjmiM1gKdpnEN
8eoSh44Ao1VW5EiQVU+bTsDBSppfXeMqcGbjv27iMB3K4/B84Jlf5AHkPVAAxVblpOB3IED/CC2r
uaP9Om7DkAWklpAEgkifY+iTUCTTE32u+1q69UrKL7jgg70ZG1CRmHTl3LBVzqSXEyN7YMxO+lZQ
/8MVOVphsxGRcFvIGmJn0qERZ/1/uAjiPjgCeZpXMlmN9ic72QSI3tgZVbZfn1TvpfGn2H6dfIYL
W0Bh+yUvlcOYRLt5jCmJv4huK6P+Rjy/HKFxPZv4typFHIwV8h9N1NThgZnCApGbEySvLXGwIkP5
3mbtokHK1LHE5Qw7IqLi1a9O6DaA4qj14eVjVo2ft2xpQyKFkx6uRqrADYIYhs5eKHJFKpWLcrpH
ZeSxGQWAfSoWlEsnLJtWT1Be/VCMrqP2hTdC3Zyf2YdtpIpTrphkpDR6RHtSx+Q8zklSvjDrjAVH
Pa7bzMHDWJMR+Q2vdzKsmZuTav4IS8pQV9cN1Nb7C4CNxZYq/nU8TdDUKy9MfUhioxgJjcl3I5cu
x1qsQxKPrQxEJ/w6UfxVbxDNLgQSHZIY3v1woFaDZehiX5r2tqBhoun6/s4BW00OeXriqF1+zGIJ
Cq6uPwsKkxv+CHgDr5qqkNCp9AUlffsPdUoPGuNabUUOKcGYsuwVG9CVg0uNhfUHiIDwgLKXgZR/
HgG9S2a1FTJOfn2PUCw1B5nw4/+FXWQlAGPjh1LXyMKSMX4W8OWOhCsuhko2obWsJaGpQaAKACXy
RZzScY12gpoRbrz90bI4b/YMeSMdjCGEk+PRgCsIvjy4Sik9yg5V7PBM2Iuxb0rpOjlPYJN8VUfN
CfrUk8CGhsrES6jJ1IRYR6IUkC8eGqr79sbop08BRSf1DJ/6ob16Iv2eZ568lgQXr/8bA+g9G8io
VzHPS2xzK5bk2tvEwDWzwvKR41Zys+IQ1ZyR1rFyTEFTyHAwJoaaVnQshMO2DZY/79+WLRrayYId
wRMUxI5ToPXWrGh2UtmueP6TO0XBgdjN55+7eecqcyQypwU4MricGsJznA5mvuFs/eagBYSySJ14
olyiCkRZ6GWnR0W8xrzRdnYOz+ou2nLOmCB0u3003Sc/6RyVHrox/QiKXFwktYNIRVEDdZrf4w3y
bdA3PQAslO/O/2CaRj1oF0MgzbJM5UlAw2/sFkK4+Kqemy/O19TceokQ26muPf2gnQB7xnMp5QXF
d1jttbGPx+LeDugZygNRrTyrBFseMAuci+ugIW3Yjkh0RDAlDc7OBZQTU15txDWbO2Zmd+RDaLzP
SEf8hKbP4ILUowbRq+1QRLmZuKlpIzGtSw8U7VvQESWTAASv/mggzKRMyGc8mN32JKxn4TECEqRM
NV8S8FxE8TfSVq0E8GDvgyv75QKHJK/VdooH2oMABHm84UhkJ5ge6UymNoFllSGafd3fwyGjtNEo
I4cBeW7rHK7VGx7Gt9GLt7BFetZYhlhDaiCkXT4+4zznzUMGYcWz7lA2+v2COBaFkupwrgR3mSZr
//1NwLHB1Qvs/ok/KjKSj2F8TTVhyxdVeDfGCIxjVHtUQHiShycwyJxOal/M2cqyyYXri5t2ze2o
1oYGrzGUTqojbb2SbB7p+puas7hO66yxpDtMa0AIdoswelIlOHrDNsnK5MFAV9eyjKiGj8N23kQB
GCZuaFqVIuCgGq6/CsTSK/mlUsH9wJDkYysCLDTHGtGtL3FnNTlOZqyK6FVTBDYZfmYZGYlvh+Zi
hsbfU6WlVy7walCSYtrPer4fSSWEoFCi/geyw1HEU1I5E+fEaAPsTZedLYals8JTtm3g0/AC8Mz9
F+jd9fq6Xr2GDP0vJDjWqy1xso9RYwrRQg8l/R2/4A3MK5+c46HYOkFivZd94owyRYUHLJnBCHVb
iRnQsn2dl5ZONf3UmO6EeF5tubc27sQPxucEXKE+E/EoYSwceIh3XxGrT87u7AhhChHpaMnaaSGK
pHzR31hJ/RZmp1fGLR2+W8TEevDj+mH3GmdqMCeLsnyrhS6aYwLIFwK2kvla4JgVDU2w6BT22I1W
zHn0Uu6XnqfX78NEk6abHmUsyzTblBMflaTbV7cYNXuprTFOi6y2R8rM26MXj5mP2+MYaof68bjL
EmbOjTZ5+uto21/a2ZOX9EKSQzhP5swZYI09UmEZi0m006L8u62tmWBVPSKTclKlfk+xqQktCkAq
K8KO/wJsLRrPerwnFHg/up1wHkz3zMVDM7p0YFz62PIAojkokmnyJuNzgCdXScWHdJ9gbRgx+tKq
riGnsrQCdgIKueE3BiFXyMOGeuCB/XWB6GydttkCmDlHkXbxY1R8l0d1ahh7qMjBGq8/AIFXxXQ9
Du6uVPeUcsh2dq8wr6q6L9XOOwRy+EBNPhE30pIR1+PzX1F0PHjxktzRojFyVqG+IgStm9VVkaFg
PHVw8LyuLHpbj52YAoK4ESxgvqr+k2FFMWJRqplH5OYITQVcdZraclVp8DusIZSBtX9DBaggZgGh
MvPDkAsKsaoCHarP0VXwNbViHcpCpM0cjBzIoBrll+LlH2BCFYfaNF1yOyR9zOg8eRSifBfzcT7g
Q7YApNmBvsd3DC8L7+L7Rl6P1MxxQEurppvmgTy/Jt3nFaiitjqZd0P8XXwigKUw4R081kxl7H2o
sTSlYft7WaXBi5JYLxbtJMWCozwIK7Q1Hs9C5VH9skiuUzsD/Jc5bLs/8tzzX8ITyvJvJCfDZZyU
PzkIues9oL/Mor/Gake0dBAt4wvohy+urL5PH1EdN5zMXHvHX/xPhPPbYmT/ueMQKWU+B9QWoE1I
9h2YxsuVejV0vGVHr3c/Y12sMKUsz7GdBcnm0bq6/AXVtOLhjZrLVNlJOipGtl7leapIQPUKkymG
qGgJWewhje0X3AcfsYICNdLRQVNiRKV88o8r7gSPwzZOYt18anHl8GIQGCab6yxn53yv590TnP3h
4K3uET7HLf5romGrs+9Kb/I1W9sZ9HnpVDLZXPwSf+IYXXmNrkq7obg07evEqXWAfYIPWQotyr+L
hv32ceU/zJKQ9NDd46gr7HPFcKbtFicGgSfVMWwpj5Y7YPAc6CMVH8heNwY++WG3IXWeKvLBsxX7
aAy+qo+sFXjPA7XuYolu3CglCeL6zIOkwoyYhAmT397sLsrG7K9v51WdwKGuKEIfDG4fwSoIQSp4
+OBBsKKl9kEqPFIeWaNFNKW3Cyb6DEHYje09J/g0xvg2vmU+lfuaxVECheqcMGhxdfigszbMfF0w
8BfW6QFAJ/lQ7VnbeIP/3Xy2Uizm/AE4cDHVVtWSpN/ay6HdEALd+N31BJhMNn/TlyKWoLZEail1
p45dhjpPFYo1faDqy1S7ACAQJvnqYqqStz7RQpah5jpqFTxkhi5uyQeREYV0IkrwWAj89WFoq6Ao
01W4Jx7zjMYaIf4adiV4NeeqyJ9Ih61VQlVHAR4gD2kDFFvRJDCZGbmXlagQ5lCCuHwbXOu7wRQD
88ZHWVkicjEfK2eHmUHuARl8ElOOtlI5sMYLY8WEGcL8lHofJvhQqoo6Nz/y46nN07qqlT31eZzY
aroaLbWx47BLDjo9/4KtFHYgST5/a11DpFxahe2dUuLtW06e4wAIdbyhpNKCB+MeDqxN+ZcvsMWy
6QHm6UHP7TPjyQGafZv+UGjLe8G8XCiO6EQabzJrZ7o0MWgywYSliORoCpPFQM9dfUhrLvdY05ry
TGZcqZA8Xc02Ws6qZYCFYWX9hfXm0PF8A6/6MR0OO9BsxDiKew7RtyJY13qc0EanyKwF/4MRBu7a
l9qcs/Oq3DMNGF7mSn77NnEXXwivJoeNWzm5DlnnPYMoHbwgAh/WAuuyg5X3sch2cVAtjS6Yz/Ef
j5bCnElCZ+AwI9eh1X0eau/S000t+CkE0IHw+cUMGILg7Ii3DLACdC2hOAaqVbetWQeQY/4r5Ip2
gaMq0j2ex+dCywCwTEj0Z7JckIY4roGBKVnGHAj+VhnxP4Qm8y4LftI7rADkTVVYgwqEHAFwn84s
hmqqqR6KZn3yLtLm/oL1L8Q/6Y2b9s+YYCq/9PZBym+ZSskxfEKD725zMvx/PU/NDX1kOfnCK5Ze
3F9e2WJ6d87G1lNpovFf5W8JLRT9kD3IpGSDCObDJLrfiPhw8hSHcwpfBm59QbzarsVHZPbYLiTB
q9LUJ1ocK1Gl81XIppA4dx4SWLX4uq9BCfY1HdC29Y47LKmUs1GLFnUFaQoFa7dRbqb4mlLMYETK
NRHbtHQnBTv4J78fs4Wo5p7/giDrD1BVynCPe4WmkzkIJ1TOqopruJdrEUKpxEael/awU4liwHr4
Jn2TJXCklVQL3jY6+M3ZfZ23PFvps44pwyvQiLFk+I+Ep4rF8qmsKbhbdzjHr1/UylJ/D3JX0FMd
8Ehe+Xb3IcVQGzDkSVipBP/Yvi8R7z8QevTAQjmAbzcuqXevcxQs2jS1zVJw1BT2AESHmQ+QosUj
56QEaIUmu2dolFEoSay1sAbwG9tllxk6jG6tTJNOt4SLnDYD8B3fcMpO7t22Ou568jP8nq40UYhP
tsgyFrLdqBL6xi26P43U7hYXmND4fiBk14koM1LYc54CdkgLNnk+IvWNmO1j6s0cOv5VT6diM7AF
cCSqvsbMkyGsybke1zU2x+u085FHR7wsAmn6Q6RP5gFmamvqk4ewU6iWBir1ybUlzmZjicOsNvmg
ZQWGdM1xx0tKwBbohPjT7X0lOBPKf1FTDSJTZ3VSQlpKL1saNGZJyYIoBg0yR4VIR3TRDjv8sHrQ
KIVtwq7raeDq5ET7rKrDcitwjrA3bLRDKFp2wSIx9pJG+6uypOz1S+CUiWhTroZ8uAfvcs35oOkg
9ue2qDKRq4BouBvWueNFydUbrlAmq4rSsaE84oX/DDY6HzjaiOXkNdg95b6STUXnfylPJfjd8nWV
egTMcdabDBzgPxSqwe411ePleOJdRnqYuMDg6DG2HT1c1p4JOrWbNpzdtrd3jJvSmyEWZfc7CUu+
fDnRuA2nXa1RQWjDDXT4aeor306/Pk4FcIIMuCTK41Id4UU9y0bcV0t14T4ljOc6Myvc1c8FtJUe
Qwv1ZHhFUhvoy40hNHwu3p+d54RtZwAJD7dCbGXWpgBMu6BoWI9zRWfVPUIUiYlUMsAjbEM375L3
dcvtoDSWGqG9AJUgAQU7ZSI+vS/rHw70xVhD25vPmX6C/9FzqjSAIVCeH1tH5R1pgb3+Hs/KFe/Q
RbCG1S/qx42GOtauIXoIQYSjWeyuvO+SXmYIIS3EQr96EREO2ciJ9gUY76c6S/BzJkh79jsMccF0
FZlJDaftvfn+G/8Y41QrSjTjVc42Y4U4D2qCfEawvihCt80phu6gFsBTm0B5bR+vW5bJBqGGEsqO
k9XdzftNH9U3vLtHhqSGAoylXqcjTHz95gE4lU8a4ktjj6l0kOhxcc130uwk0WijEmGcwnCC8ZJC
vR2sC0Z5YH8F2Icdhn797Qk3YQWiBVJX2vwN7dyPJSvuyqEs/rqIPbRMxdRGtMgrGI55JdhjmX42
z1KQSyYphNeZI+zZmFIrLUdYHom3+2qh+XhI/O0OqgcdAK1gG9ea6x3cbPqQnH+eJiggLUPE3Fcd
eau4zwGKFh4lYFeB0kM4BFFQDgRO04ZJ5v7a9htxeRsrJPJjMJEog25k2/nsJMPpFl8OzDPvvTVK
y9QHhWvI5x+p0GdjrwF5hr/g6OufQm+/xGA0ID+26nuPFHwr5ItvHQ4IBkKs63vimHUPJ46EdDwi
caTAC7mUHfWjXqGErewWFIehUudQi1piQ7EGWhfpU4uFXSp1kSZvC8RyFUYv0y2kOqGP9xuw90Tl
3GVaYGQ5pT7TwFSSTm5kbC+ZiuRTW2odKUQSPfk4hWISkEeMAfj5ODMnqW5YJwHdpwB3on6cNDho
ljXOlZiwg5ack8zv+IjMlGt4cRE9mO0Q0n7SFATKq6TLs7M2BJgBNGRUE/cYhWqPJn7wTW9vf1o7
OF4poCt0TlSTC2hFYwnfxJuycCjlWCprMKwQAOFNUshkpzIcoFHj2jYZK+HTxPektRKTd3rEsgC+
qyoh9ON5Y39jcjIbUaCbFYjtaG8g+MtyDoRn5anic0Kg8fTzq/34cUlGZ88tThY273KoZ619ZlDy
ebmRo9ua4XezTMRtrFo7XJwDg2pxcooimVrGA0XX4jd4LdjVic5uhUrMF+fwNy3rHM9NG7l2fxqn
+FKGi8G+nLSgjJSm9sSdLVmwVzSAaBXQcW38R+z2uevibDM2WRyAUaYSwnfJDbax7szIlyH5FhNC
Fa0Co8FCB+x+m1LDUK/ipMCGSHCTEE9visTsPDeFSvpvxbfKzmIypq4O/eyOVJ+2tcqYiAzuHFtw
ms+ye6i/UGj4LOQTjvzoScuKEiDMIp1sGf45GHQR9d88A1ySQQ2eIZ3HlrGrNiR1zKli4Tj9d946
cH1bY8OzOijVkU20r3YB/DPD5Y2Ef7HRJEXV3NMjPxeKSq4RTEzwf34kYu3ZbZBLnMPacza6sMPh
nnV+JCJiQra/2Kjd8iYIH4MZhzigj4Bc5QtOh/pi7GaM60FUorSiJBJPIhPTpKUwjYqA/Z3VCV/s
2yoxuElnVl2/GEV/3PVULv1XyjHvDTQqouEcvWBTAnZO7y2aNG7C/rfMSRFD2b7AHndkOkV1Tj0l
0hiKtX3qITmu4H8HRULwF8vo0jZGL4OqgNNHBmJq1xFYNnkP4bn41Udz1houEOqPwrWm645iKA70
kRSp/ySZoYsmUdv4E1Ddc4g11SIFHryX2UhLJlOaIW80k1GZcL0A40M5HH4hehwwFHyIuoOMFzty
XbQyMJMYFbXVgqVl7DXDRJ1ysQrEE+5+/8CCdzJcZTt9HE7jBBBsKnuazttkdZgrFh6QLTeh0h/B
M7bGM7IbRS5dWcnMv9JkjNkR1MOk7cjD8gNnBpkzjRHXTlF5FunoLxdc1jlJofLstkNoXXCrQg50
T78O8nmGX79x6JZPTJTz5LDp/XCfJqBZww7/FQzf8CHc/1aDWuAUCfbggvimebqcvVqUsWPqhzyV
WDgpR0rTSWOhJhg3PGMqtr5Klkfg6fpvEdoqLfK7yw60DxJDRO5rzBoq+ydoDqdVrQGIzRebRSQH
J198aqJPS7eys0IT2JjO9qfPSEmZEaeEktHMf/fc7g1Sh2VJ57oCVKFOlfJxAJtoatB7NbjNx+9U
t2RjeSLvxujjheLN+koleEjwtx0j4oFJTWoc7uMw7WVNXQQ5bM+kUl+zSmMGoeJUSZ7GZ4ZyTybm
cAGwxrMceZ4L5B8rsD/bcNB4rdPUiFKmWLBasWMlpskC3/skCnbbMdEcv/M2slYERM4JDNQrDU5T
QdEtUpXpkEpQfXTPnH7x1fEOIKd6GMR6XGlUYdbtlZPy/L+qF9iYf2FIWKpK5WzsgpjVjZkRmHaG
pRWGhuescHtnEtc1uQmGiD6alCmcAoFuTpvLqOKfK/Bw5m5pRK6okCdGLC//fW7mG8Nb1fz5qLb2
HHU2JjlbRfChNYsW5h4Ew/mJARL6wxaXAQvctbo3DPG56uUTDN2DqAVZ0JNqnDT5nNxj+0R1cyB2
eD/XVg0e8OAv1luEZmCM0+EXwVAeCOqbAQO6vuY++R0VBARmu1GVh7Ug64m9ZY7BtLrcoXV1bwKF
JiCVBMnmhzNEDLSqFDJJqaSrO30WDsHeyR7Jdd3iETz8F8vmQwAawRi1ls/AKojnhPn9F1y8N+so
xhdJ/8cd+3Rp9aA+irJT2S2mm4AQxmYPifdI947S/BEkt4wcQ7Xd86g64t8gxUuEqddKvGhpeUl8
zVq2qoXXEJ96XkaU8OgA0ZcqN+sb76uawgsSYnyFl511P15wvm/GfC8YJa66gMoy3lr/BqHoM/Wj
ODUp5Zt77CtOnN4az/dZRM7+/AVelOgOx8Ot5Es57T3IFXD7TMW3GCt1mhq1hWQbbAz4eYZkRRUl
9X+61q1N96pABv9ia6uJkqpki8u/hp6rGIGUZhg7K8VzmdxlCFInQN6fe6rVvxCFbCcw5smHBXLM
T4tIL54yqXwqgP/+O+gHEGSzOWGQhNfytPN0BV7PlK04Irih2AZ9JNyLsljNZcA7U+8Af+Ikj06g
08HqpVOu/GqKNNrJxP8d9fUsiYxrAB26ZpzKN7KmtP7Z8btELbjZfQA3ZsmHVYW8PHaG7tpr5BmH
fVhKCqWaB6NEoLYn4/HW5nIIAHWxNbLDsa6dGXYy55mzYvVb6PNj/hDyiZJ/64l9+rX5YNmOe2V+
Wrc3GjjPkfaamXdo512af/T6rJbZHxnd70jMooApAObaCZbBAanzR0V3pqwrP355IOEopQzfv6pj
Jd4755GgZdhxG9Gf440JGDy+YPyo5awvOtWgJp2EW1/dEqltyjPltTJ7bsKmx9B5pno+3qi8bKug
8USEoDFbnn1XSAF29UQuDLmw0KqsZU5EqUttKpvOu4IVYwYAULD2FujVEL6PnIycfOjXR31f6LA0
LQ1ctiUnAomtkI+HEwNM3/9vNSpPRvWH4tZ+Ltz0fyal0kA0kxoAe/5jNpaI0X/7F/VjY+yphIea
UFxh/wJxq3WmBtH6R55xNp0TclD1N9JCfskhkwD+qYgXNN2iRmmNh6CK9dV/1DXoCCw9hF43SxrO
mJ+D0AaJMCy5qxda3ps4SZpj0LdAOQDnvYK+iBHfDaXqeZzssdgWXYgCWm9nEXY16A/akCzETKhs
R6AvI+cIgyL+3ob4HCVcs7+mWoCz7WPvoPVU9+YtVf8+YvzMeA+xsAALA5Nf2NdMHg5dd5H9VL4j
a4XlwkctRFrU0i8Ayd0p6IjJCMnG8tt/gaemKEMu0HUSS617tPO93vXzJX0GeCEJNUidqU2SdDzz
OfyZZYCaF4GvN1q4tw4oy/e2i1uVClyO2n+nDNlF6xbnl07hmnjJkvT+fgQLLobKjp/ozLtKajyc
jAaPj/97xQwXdrNAn4Qy5mqpRbn8A8LFvTnP2VCNNCBqZtu3xM2591bTAoQrS/o5zRv2db9izz2+
nSG7KcCctxBCtu2GlxW5T9mhtFNN/depXrJK/MVnYuhWRJg/3i99VGMHn9gbvZiOdmOI9j6pAXfY
fUJfg6KlvT/d1IeicKOZ9EcojCgEkfXsUvkZOWLaEyNffvM1X4SPX6cTAZlsrP8C9o48saiY+CuB
aqFzG90oHjKz4ry69x9/Y+sz+oF7PhcSRZwaJObHqPxc2eymyv96ovTAEkeRrI2yDUAjSSxFA/Bq
LPIsY2hr0bIkpvsHPhGvAepKzhNabkhOswmC8zoOHwJfpw+nkqxiFUS4tfKwGCWFNqEKosc9WxVW
JYn2sUPidAP/cGZebaRMl3tfT+elChIxXkCzSirwSh1zLlMc/GUeXqybadydLP4vo0SlcfSovYu9
r2f4hrd68coPrcfJzA4x2uvbGfSB7Wgk1JQWvZVZv95Ui1xkxuyOqOML5Q0zHFyRnQ/DBlxmUIVT
L9E3hS/T/xEm1B7PayXV/BTcvrutB6bwO+PuVV2uBAf0DOKCcqd58fiDOWN/RyPu6cVvuBGugnVE
NaST5isBrvQ387sneKZPpuAUxDzR3OV+5rx/UzejOoGlpY/ChByzIb8cTPO8X6wD2eOxE01k8ohE
Qw81aftbtyItlT+s1nN3+3k2Bq5j/6ydMAgSBTj7y+ykfyifZ2pbnCgTFaXTOgQ/zPMVuSj+oH7m
YCGU4Bu3pybiYOLn1VxyFEhMSlULwIow4BqsDkEmjcUTxJwcfbKnMJUVOVuI9ys9gND+SkukrVLE
cb4H1lPB3b7EHV310rjO47uwQVoA5OmywgpEOGsBWjbJNOsvS3CRbRYs6GoM91b83U2iLPlxJEek
bGX/heLABGj4/sxY0AiN2vxZicLRh8nNr1rDQL31lvf5Z8P+Z5mv31/v4UkQENHRpQjVMHVexII2
ehniQasYzP69MTBva3fu6R77sfFy54DweXEaF/uoPTEs7gRx//096YMSQl1BZCzaaUuqgu0+I+9X
+LW516tjS9SyBq0CYHrCsjSJukyGe8FDdm78FV2Icebtd9/cX07Q98nlsMPQO8L/tZRPgBo8IEX8
bL0gdx+y2cjtwPf8wT3qF55ygpoM0KmH0220bK3Yb7LsHFm1Hs2RCpELUgpBYbA5xx+j3HepbSdD
q9Y0IjoBLumIwpy5aaBjvjcfc14OqmXhAJEGmhYj9+pI2eBgKKHy51wQygx4ENumx8G/1yTqU8Jg
nKKkEUHvZIS+JEdnScYzxnJeq0IZGqQbREqf8xbvx0A2ESLky9+Rka0xhT6xN3nMzgzqpHg5iRLP
kvb036hgVjGtxK5k0dV1HuCdgBYE8/o4nqlIt0VCFYZrLi9XD707afeolPMGFX1z9TTiPtfLM3Kq
lvkaYAMAZFRKjvwYwoh2zBRKmZilDxf2TwgFM3ddwN8vfp9otJ+x2K3d4vAw0g4UOA+55vKtC/AO
5IxBwOKVAjqxc1Tzzs3EVmyFAUn3m34tfDq6ePv/ETLrx4j51DpRNzgqegNK21jopDC0JfnTBV2/
QVoj1qvgmSkJy2Sgl9SD66UdPrIF/87NnYzsPrwwbT632fFAlQnzHZzf9GiMQHiFjbJUUNnZj27z
2c9bGVzSq4a0qmJsfmTqehoBM05CezQMzht5AskJ9Bdux7lTgFQ0vMkk1GmhWEbYsgjDNpe6xNlL
cxQv67BpLtymdUwD/kM2MMc7cQD9qlt7btb5O3WjT7h7sIoShpOtCcItuoMCUhPOBsaxWv/ZLFxf
uUYphGyEu3aSDegu+phUwUe6qY6Re/g4CS7gWnBQHDc+wjheHE3oHp1HG2Bwp/8dtNhmGef5YWUx
qJyQ/eAyLQCaTiXerhVNTvae11c6eJ95TDqjFysimmcsAuLcai34FshobiHlER+/Ht8VoRbFIFlk
VubBXhjD7qBr1qqZiEhXxkl+QXgkY00bL1d7WJChJHe0v5tjV6VRc7KOLrhC/Id5V2IqD9AInECu
qGQzez1fmbU4n1gmXSVQ2m637rT4hU5ynPeVeKM2Jo2I/Q8B30/88sR4fIyORkTXaH4yljiGJoN7
+LP8h6NsuPMqs5JTiBEyDYCPFy6n9hcCQaF8QEmBUIGyfGUWyQXEimqB+I5Dl7bIW5s5lHatMqBx
uI+F1QzJHCLwuBEdM3emexxPVbd9mM+ArpuDvdYBNM+4shBLIaRYdJDPrRu4wOr0sPknFPKvS2I/
qGRLoZWbeZz/KnPwTYqxgXZE/yhhzNkevt3Jw+j287An2xwlNOg2G839aCkUvNTdJ/N5x9fuzUCy
W21TouP6fKk4sd4UyLoaF8ZMJniowagqXBHg/IGE7FOnSSkJ0/LxOUMV+cq8P41e5JQXRw76O1KV
uCwUef6GQx5bXCIDESgwAEsS4AD4PRNoDWmlOZcT9NRxmAKuFgDW3cdSzbNYzG1xfNsEv3qWl7UI
LBCVdGzPqy1tvb8BoyCzaUVL7lUECJeXBeJyV16fzZSfMZYx4dTBNFzyQhxjd8toGw2eDhbrcl7Q
YjcsBL9hcL4CARnISpjXBlURHO718alBpn5z0Ma6xJbRoA452FeBPU8E2tEqXMtsR85LN88sQ20N
qKta7UIRavpKGDbuPO+QtFHrPL2bYK35PcOY8UcUewFunFuYQJjO2Jnc1vg7XCZtuSHfKu8h1GDJ
Dwz+ohwaSzhxSE0LmiFyKN1Bi9/FNw4aLV/riLtPqDRgmLU0mKIp3hG3JuhWK5pkXjEVZnRB9cyW
lBqUlsPyWdAzsloUEZxKdduG7C8lRa+BlnP2URojBKrLSkjUsEk6aztnXpjCmgbveZYf/itCY/An
WNWVPsWGmtBzG1V5i4CAAWYQeW2jgqmKOei0uibmHFrJt9c4Ei6FCEkEo3oZXooar6TdA2BIaUwG
YcPBqRdzgtuOCVVN7UyUVlXliBwVbvlsS1+lxrw1I4I3c3CJzLTHtvWgnrVrlXU5nBWcHFgE/iqz
Lj9VsPHPUtJE2xGfZ5NZi99vV+IBGaHhVzMXEegbOwKKTNIu2dF8VbD9ehZB9eE075mMvtyCnHnA
K5pTtcEHxSMVgdEL7MaDUDHc5Fakrtqyfck5iZOTecaN6hiQKZp/ZCbHfpacsqmx9Rle8JZdISt5
CVypoXHlnAjRd5bGDzuTotKZ9hhawZdtAqlksJw8aJrdI1EQhWdx7QYeO41MH4/JdqkdCGU47gea
y6z+0Re/rrF2G8LTy5wkcr3GHDoKL+Fbn16G9MEYJRK4zTjMFwmsB1Nn4W5xJ3zvhqzPCJbicSnE
6TBsqcf5Ywj7JrLgJ4u+9k2nDqfSSRT/H0C4FT7b7zZdC44FLGWXC0h3MGC2BbeHnPpmPBGg9YpL
78aT/aUl6y5UBwv1ij/eKkH2qBDZ3Z6UIYDZQjl0BsbS+KUyvJmAn4VptToSWz4WE61EeBxTgNRX
1A7ZC4cHwWRIkGMwxXtFWc0geSRG9lZ/4hWJyMQOSP56L/RcsXhWIObj1NsnosvGsSDxKO/YJ+8A
+CcOj89X6ttxNEStxfJ2pnktdp2sDgKb/T+acr3XpHHOMv6oTMmktUY3lX80UicZAYemt1+mDwZN
UwbVYX+AUZ/mnzgbcVzrrZwNreFxArSeIn5F36xtFJk8r7ieLTFXEdt0T3L7T5PPgUNNckpBgtpi
MBP/PJ2hr2MMWRb4khvDdqNrC3/GKhfv1uXxiHWJmFM5eWgMwlWChYUbEyurXSnmJSAV/NR4on6W
avSc3hx8xe5Ks8e8TzLZRoZX/xlwcdkfSAe+/uNecM4592TQP0JhXhTc5eE44YM6lkVZLvwyxfkx
y0ZMpa6IhW/wZWQ5LWA/EL0eJZhk6kmtYbzq7KWGhUmEYON9MOKGgvp4l9re+3cJ15o/fclzkg47
ODP+V1BzDRSZGdPtF49VJ2iU6AiN09nn66xytYc3fyimIoBdzxQbUnrjI/RXeL4ys7+9ne2e6iio
oaBCBaruF1jrKT0ldic4p8rQ9ER+8Oj4WGPl2EcvQud6t4KDLUiEShYRjto/biXNa9L3BLarWW/r
hHdZjCbt1xKkQjkAmWfG0aStgPzjSM0K2chnVDH5UrI77phOxXXXO17u3pU/9Ba/gA4NqDVDg8A8
Rc7e9nrvIvMQuQTL4IPZQMCJQ9WTXwxOtwGpmYSOspph162tfUSrSsP1IUpsUdTRxbDkV9WY1TEf
sJDRyfnoNQeHifH6qE7Q8Ce0d7ulpswDq30dcWmhZBdyBwXJEKRZ8mF2qjPQxxP2pvHAhWQceti0
Y9qkoQgmWnOcLslNT6+SLAAj+2OCHPBd7jW6cS8YYK9Ds/doCs79ky5kkOqZXSTw6hNloQrvlCRO
eZ7+7Ep4P1OmZiLdMW5Aqz95bnfhcV69NbYkBzcGZcwMJR2BebSustxXHN4rQFijPMxezd326fFS
o3QRBAUGtWCvR8QmDHdweoLh8i0xiL/VkIhLmjDn9HNX/VVYMhBOMD/80JhjKTHY/rG97eq1IkUH
MSSI212SXChJR2xlEr4Umt2QMgP3UDKI6uEgBDRs47bu0aM46rFw9+KOUUTLfczeXdENIdwgYTMr
2jG5c3zopTJGf5mYK7e1VEkDYFVxN22jUQp1c2K0tLrmGrDjQoMZaPE5BsWLywJB66jc21N0K2NV
daPadDqCYhO0LxmB2s8vscH2bFUdiv2wBSqdwyqeicwo4MhFEw3RY1XcCvdxnINl2FQWM4j2DqyY
feKRzy+P7HHN1Pi+qXytd1a1nDfewUx6D4me1Hmvu/bdRIcaVcd1wzL2b3MMliT0oFJOX4/yRuYH
K8zgxl5l50w0mO5s6Y6CZV9ZFjTLq40eKW8Jf+QSXa51nxkux4b2bIkpUlZgq7RZcMG2ldADWGFy
8NfBZIB808LjoIa9TYwFRTlNLaMINBlbKFm3UgSOyJZu5tY5K+JEgFY38SKVwS5o/fKAq3EQDNA4
CjElFTcfkqtn/ccYmFmwrQYzUmEmfrEBzgeziQ9CADr+GiAUtRyQlcvYffv7GGB0HQD96WSXF/A+
P1OBvZH8klaPFP3XOC19IEucVg4kXQZuvOYDE8Xj5G7kUvDbAOuFuJuPXNWSa7NxIaS+juhkMa72
vo/3llwshR77od0LjpmS19qKGIkiDtsiiV986fEJKqclINgpy5Ukz2UIicXEFsTvMvpxguiya7EP
6uyCTpHjyW/DrTxkzLpWK9xCx8m8dhhQPEPCgzNXNHLHFMc/P73DRT/lbtZ4IM8fTjv6LI1FtW7z
vmZwvwllvV+zSslwqRWWj3NcTNzd9bt+nsWUgl4RKM7O/O7HiXKPCD70lK1x1bkJ8kekkViIO4yV
UzlAABbyj58QC+tLHkWHw5/W2TtQ9DtRUYgMynOSW1rj1BzE8K4J02CAjfy/ddhslQfbl4LyJuKl
VRW71Xry1JQyExDkmBmWhY09RMsKaOAweDUs2eYq/9GpEJogov5yllV4dzH726fLzOXXpOVNaqq3
/ziGbn8SzBBqNT8Vq0DKiTX0u+ctVRlTRqLujONZ/9nCJTCdS3TNmOirnqBG/AFSpsU1SywzPD2J
aqFSpZfiJ/3yPa5WwGRd53EmRxvhJGlD3tOrV9ecJJPKcGU9fnHcTy+mGO6U/xF3Vu4vfKk+ju3F
3mw0QoO3xnquyXpBkfkPEPSQ+CndINO/eznkxP0WXeoVPrCSI7G8Nmw2RApZGY1nyoloV7lCvbqf
VyhQ0Ct8cy2OH4sGD7DbB5P1nwnPSRkme9bzH1vVh+qw6idzopbPZKGYf6yKBS7OtByQ153viHQD
DxH7kG7asA+Lypk3i81Mtw8I8Wpdafu0FYOBiAswxBBiV7ylPYrLg4UwdLSK+zeLyfMSXH47t7Rf
6EWFfaBQHrpftnhxE2oFoLA+qEbi94wjjNKEpiCyovyNEN6+BAuRMUsPr2z/J040aVxxto9+FARA
jumgnUZMGRmSeeJHnIDHay8OS9IIxJVp1XZf/W8M7/HhvVsGQv/Wd69+XBnMlV/fve4gaMRN1k2l
yE6sVoWsUc94jMzvdzC9ps+mTaPJZUnl1wxZda+FOjgeyE2qcX8rPjSvLAY+j5kimy3SEP9AtYUx
AaLYsmgKfESf2Fogx4sx84Xnt8vcAYOhAwSnUfyqjr58O6Z51/tADKNbIZns+EJF0gk8oYvhvl4y
+16Q9GEHBKVT2JXSiLoF6USTH0wrhpNppAEbKHsNvyTrTMBA+X1+GfR3gU2R2EuZledpY4ySAYMy
is0gvlVSMbLBCTndFBqTO1bf5QF43KkwIhrQ1OMNUzIIUEgUUEVtQ3MYdlYW5ZohAZRpZYQcrrGH
52K0ovzs4NAGLrer0wlofvD89D6373SmfzBH687mdBu/JBP8jQhRAGFF/ejYvZ+4JsmD1Lo3hyBj
+LkNGmhkBQfZLqEinh4u4n3ARpBmmOJ/iOA1VSKuhq0WhdCEyGNr81w6uEWC+kyAgr5e6MvGmmiY
75jWcEzxMP9lWADyG4RTaKdqhV0H2SQf8WwXuBmlKGvaBAepJXRry34+7oai938RCsAO03UGYBBf
KP2HjK+d0XlhOYHcan/z1iPKBcYa+KzsMJNDqLJgJ6YWQLiMcYbrSTMoQCeO6tIR/qmdi1wDCtjg
lIoWHwn3Mugf4neg8ck0jplDv0PSgSXw9HH13r9nh13D/bFNQo9IRSv3a3HRHguCBY07L9nRaLtJ
Q7fFNLqBNyyn9mRia8saunFKwt8dZc7T3kgvJXh1tuJmx4VN+JhZjKsz/hp08z4l/Nl2+YOZylY2
f6sJO25cND5YoNyUF5Lc1Z8o8o87+iO1q3/CZZJAUs0h2YwKX97LjJBqTcezpG70pTNzpMUQkmpz
d926O2lX1ZLR72ftSjDEyWv91OsGAE1v/xrSMhw+LpAvvDM/seXfB9lj0ETF//RoCJ5S7tFMKn0T
uU+vSfjn85NGG1ihJT2pwRMT+I9lD/48FAaciU5szzUwFXMp/f8czSN+RWCM7mc0XKWmtw57kVF5
oS72cpitYmLhFjLZ6a2iM9kKhe6HBUDCOi97+OXT8oweuEpJoFNvPaK14LIk6GzbM537dL7N5Cl8
Fu7guqW/CjuW0daU0dFb7Fpxs3w1g9kqs8LOy6ncmARbUV28fb7uh5VM3uwvljG4KkEKZYEKqxiQ
USTIZ+nLH3YxERPsBAXtElfr7aT7P21a2ayOTkVLXQ3CDUIoZbUDf8lN8A1xjlfO78k8k24JVrFH
JDD6v5Bk38zxUuenV6AIGMmkSk8fauahJETc+vuhNuPDKcY0wav+mbmlXfulHZPaVOoBHoctWn8b
nKiZg5y+Wvb3pfTK/ewZ3zv4+7ILWjtruZnTSgYvxoDim0FRHJC/re+F3l7/a1ZXZpeUIcJooW3H
C8c2+ZH1WegMs9lX6qjU+QOQh9yRVoaJmAkKx/1g7NIFngvnph4hOCRrm27uQsuYU5kUS+H/4fly
hXc4VaknT3TL4y+fduATcIeatX5pbQSpAWdA/folli8b9vFph+17qMlu4q0qHpuOFokp8VC1rax8
HcMerDX4Mia7Eq6wM0pI0bdyPn83RjbuUCpR/bjy0Rs0VwlCA93bWS9j4hWZmlMi7avSx3a3Vw8s
NLh5dQZ60SNhy7zyVVyyyLhtC0aoJTieFuyiiGkKKXu0EiqaS44MVk0tvYSmK5CJOSlblKdSs3pP
4vfFcW/ZYa0fO7zHW85rZv50djnDF+LhxEJPBX6G4sDMS8JUGzjC/REVtpuwbFOGHOznJGPaX/fT
WOnp4s2tsUB3oCJ2mx1SR/LgbFPqau0Tdrx00hEuRCPQbQ9SQ9TcAeULaPRHmJor7guWVhPti//R
a061jrQ2vZPMQRZtmJgo09ybNeM5a+WYpoOlZjL7b7Hg9D6BBz4gmZn2gpMtd+t+3F3R0k5bA4hX
akTx7PbZ/hGUo2XyOX6iAlpZvxQhOktp629AG414bsOl/Ud74yuSZkHpRF8bfWy0NOFuJ9wGsJuD
Y7YLFWgCUwfaRftG8K9v19pWEQTTyXNtKt3DNdXmEYmPzgKuYkAqf43rWnyxaoN1R5V7MJCRWT3W
TKOlvjVVx3VsE96+fX9UG2b/9jD/qp8DSsMLFi8h7Wg5HkSrZ4e5LA+yePu0V7VrNLzRDes50Ycp
Ue1EOk0suhrUnYYC7seUoAIelvzIeHSA3fksLrHjqsTZ2N/iNjEf0a5l+/IwmNlVeKuBFTSP3SaQ
6I7pYrM+kbqllSWe0Q6SN3Ztm8NUH1HfWJhXL+u619Z2Y1Tl569qfEnwJFXBjPLroUSd8oKRT6zb
FCzZYsIhuCznRRypEfh49QtVAlp3d+31E1Kf/2kaYQis5dwF6giNiffl7Sb96vHUZaHr3Mv9x/sc
kGe4sVZ4nPb8q8I0d05sPvmYj1f0hKWFyasGKVn7Y9efxYO1cVFXToZAsCuMxtZ5OktDdOF7mYvr
6Oh+DI5Tl/Ns5vbShKJXVOFPkvBVl/9V+DhpAVfuDIJ4PwT0RDz/MdV7Ai6KCiVaWI3LWMIjp73k
eMi7csEHfU53fnkkkBtF8X3suiG9mLl3fdQ5J31Y95Erwt8WfnTlFrRcPZ+3twVMWDf+yc7sx3n0
umKxpdENwD6Tqj0DnLQk3pG9F0V1rg+LLomdDxwAU/zbeWVYoWFHz2JV/Vgzz4VQR2/tzkmIE0vD
Pg1xHKOD05WXARX/kF3UjnyA/E3yppdZ2a5/QKjtlTKrAJmCWc+cGcQRQbIsCA9RK9KwOoz4f5C6
erlGP8HWvM3ZRsEX6HwyxW+/nuQ3JWNA2+7DCnvNWGDMztzm2ONxCX9KisFstwLPZuLlPw5hCxrH
YhDhek5+m3mB0yB6oVnsdcWLmYaKIO7Nqh5gzSI3tVQRStbWifapIQ2z7no0vMtq73e+onCJJISx
ghhH2Kj0pZg1/1z75vBGGpcENWQtB/jiv4pZtPoy1l7548GgWFJ7L8Usqc/446cb5KIiMqeh7+/h
AsuZ27C5zo3vr8ZfYbW2EnZW6uWZAJnkwyIKTScDDFc2hKYgFF8kYFwSkf/HbXsrIuM5x/ydisDF
HXJFQytXGANosYFu8gQJZWutgV+ZG7siPca/nGAb88ZUk99EjKQ2sqvcTeKu7zJI5pF46paYQufu
EIBc8rdJ/qHNBdTxXe7+EwU6vP655mjhSDw3mU/SHXQLcSdN4866tvnDuZxmansd9OFKprUJYnUV
NH6i1FqrBlhlchTFjr5qi0uIdXiyyQHGlMU/Iti1pNXnikx69KP33zV8AoWcNqdzgEf1Gzdf/Xjp
/fjWPcNfc6UmxN6W97dCmIDfAJZZU/oUE7yX6FhdcJNQX5g4+klcZIIZpIIaehWLm4GxHKd5MTzw
8rmaVObzLXACI6JN2C60j3jfXcHH+l7Vt1j2EsTLAZaQOxMvVhqd2ZXPl/c2iW8G/FNtsPPuwnQ/
3/nEv4cEF2+3vqRM7Lduc5pa63Jo53/VtgAhcFvEdzUpkM2BPPRhnq+NYSEf899bXdOajYQKdBb5
ZB3egHTDKvWWiedepooMQB1PUCQ2+FttuqAjGq3mI2x7SPKKYcCnM3HEmTFE8lD6K+8xBsZLvYeV
lvT2gKe+Q4FXPu3f5XMbQdeBmoctQMJie1y6+steKe6k2bn8FlAyrHObufQPqYrhTvR176B0dtsy
IjS8kDEgyJZ7zj+wPwzfmWNdvB0ScTrDbySq3nPAVAD9nvIVme4ffajAuLbdNeCsG6Fr6cdmgWGb
0mxQkLvFxxzF8wsgZVsDijiJsM2L3BuaFKUwJWTaOJz4i4WQwomb8McuCcQ5cSUVvzN1dfYTj4+X
v4cxxmsN91y3XKt7oNt6lZIqWpmwmA4pqJeIbVqSNNaWyPXG1d7/Dhkkg77xKkN2d+77qlklqqpG
qBDJQyGWUpCE4pinwpjJtU3m85o76bz+vqQ1Vd2+x9fnKLht6khuGG0vaTzOOrVQiurU4DgI/a9J
SmTenxfQbcjZvH5MinLOE35PWeO2SczD6qXgkXaQLvdfS0Hq/p9GIGK7AOUXX/M6ZM0P79nwCcOM
GbuA9CT6lRY9qUhiN6Md9/E+QtedjZ3THJ5BXMZNSadd4GGJKnu+dnU2GaKAJ8T2bk6osafCSdYB
puSH+j4YRiLxrVSWHo8xMCotYp5EWPjY259tuXktNAgYKiqLwLdgSQGoA7/fI2ClLJZ6HnL8546e
y6hzKEzFcYAkohEKcER5Vtos0AX4yZERK1oPJJcw3D9t6laAeiiADaKKe9ZnXC0j2KbRg9gS4eUU
3y/kYJxpRt/02+2j71LvOGe0OSl/CzZyi4fwxiDvrXYQttvZf0qjjsIv4p2wqIGiMdJccY/I4Hhi
r8Iasj/9ecPnwTc2JNdvGzgsbo0tWpQ6uUtQtj+2PdWVlLU3MgOKfakmhk6gyDvbjWeAk7gY3f5m
NCTtI6itu7m3uommmxY7E5UN1CApVKRKi87TvmxXFMmguP2I1ufOQRQP6h7Wxdf2aCbV1nFxYzeE
GgTn1IT+QVbhGNX2FsPv7HpO3JlMyWYirHrlyoWtRL/x/PKWquOQtGTcvFvJkNPNgSWMuepuLmAH
q7S4iL123Vexuja7/WAuj42NxNTHz+6X+6ZB9DhIxl/yN5OIgi2/FMUIm85VhtN1MJ9gPhHhmQe0
9TUS6uHmjAOTcFeQyvBxgdh5HhGYlCSqem+kI78e0wzIKda1neJ/dO1P59hTm7FXsoAMbIKEhENr
l8pPHrUYW9EyRZ6hEifydWRFZpOFa+swuyKvfSXkZxhvh1JfpiXx/uiOhbbEVqbC1W8ifqx9XsLT
A28BY6jwmt6Ncjt6o+Y2eEkZyowqQYtG7zuBNTV1YH/9htSAOwp/icbl2zaJL88MzJYk94hznrEA
KJgIaOFitlYFrDfH+vrOs88KUtpvVDS+6XI740gBT8XF7zBCvUa+ynP1d9nx7V88tiro9ZcAQKVE
quzACyY7gxK1qty+ZBWwyL6metb35N2F4eT2AuMtq06giv04eAAp/xIJrQgflWZUkxFm9T7fRheN
9twYcHlRHRz/M/jwH1ovZIESOWzZomPsksgdUB3j4MqofbuJ6rIUhLhsIxinAutpEW68H22A9b9F
bn6K7zIjocPDQ7bg5GZ7QXEfl1fuilN8zrXPmW6QIW0l/Sbhvx+wowvGM3yMldHSXRvB+3k+bh/Y
yNeX8+StR4Bwxue+ojI1qklmNNdnL4iRI/XixsON8lXzZj6W2j+p2pU1dQ4vfnzB7xy5ZPMQoFnV
o9O7yt4xtPvBZFJsi79DWlc4ZDzIYL+Wzk2ioFFFJYrscDoJs6Bkr+cXl18RM/y9g+CwboMfRZG2
oD6x4YUpIpJzF8Kcx3DGm8Zk+uBGNT4Mo9oOwl8MtR7fyuyqX5ACzbH9YyqYjqfhsdiZmXdCOGay
yHgGpQMuCuVW1ypo0k9UWxDbvP4Sx0Gjcc6colNh4OCzlVkgNhUI2Z32B/vFPIww88hkFQ5ykOlU
e8deif79DNR1rG8qFUqjnUgy831SfJLKoPce2S+xj9X1S13djp9Q6BdUykuGcUMiU9slpi8fLIN9
bmFN8dST5Y79UgKLWMPKc2R1e2kBo5ZA67mxn5AlQsWLhHGNijEHJd22zptHTibMLIEmoBXDBqfN
og7N47UlXkRR8eobPUwlMOcxX1R8z0MaT7QrfhdxRpCAcDTVpaBoC3Ee3ah2ej/3/vzkBF9V/g59
iWEH/Cud7KX5Evb1RA1WdDLaPLFJJtD2KaJMP/vMEbrqRMI3jWv6KIZWg4/RXUznxItaxh9/S7hm
gYPwODSBtcboBSm3gDgxH7nJYadvJMK5QXZiGLo1WJRspTJ2ehecDeVJLXZ+3kufI++UdzbdhMBL
j9esKEBINJqNWIQtZt9Ru7wGqOeN0ckBR9F72keWDE3H9kYYecj8jDlYK74nz3O5fFwBCE7LBvJP
qrcaOzNPTJHsuq5DQFVFJYDaefewurEDzWgA1Nxo26Inu3mYwAhIifKHj/FUGV5Tn4XkrgAxR5Ob
Gr59fEW19HCwMD4FADlIb23yHWQenNEzfiz5Os+k4Fc9A/PC17gAOUIc2hA+gAb9TqdByUi3EJbM
4ERnatnWVIDarn1Ev7EwO4+DZcYqXSVGH95fMq99PTpPtqQs6yJ2w+SfdzVP88/5xd9RWjMgfDdQ
fN4+DCOFOg6EBAZ2IQSrAAfBUy29Ryg9t/riS5t4WaDYebQVO84TQJVCLXCehD/nMYyvre476r9T
hG1/LrIu0BYZsgqY0IHgJwQfY7F8/jysAitYqLTnuLV13nP3BCz0jAgZP5fhoeKVBEWoKKyygHli
tXi1qh++64LGjLA55anySph/lcSIv04Sp+ITefXyU9BLlgprv4q8//YdGAiTUJO+i64FxT5Skzbf
40X8ADvH61OJQHkYw+UvOkafqEWPleK5yw19ls7xOCmgnt8medvo8jbgTObhvNTcFmGh5OJ3mO8x
C1bLRAdCRSmp+TFLlxGWz5V32yIrKiKu+x47XjjPI1IOdbXEWvN8GFwNd9HMFiqd6ZZCn95Ja+5o
UGRXV0q9xUhmz5AxBt4Aq2/eRwDfMq+mv751NRJQl7RPxZWIpcx+LzOMrmmWsHSNIK/qqMmtHH6q
4eIwNwhT7pAb/X39dHpYrSw7xVUQZHggt5aRW95p4Of7h3qPohAMSEerSJs5Dj0OcJ2+F7/8sz/k
8Mshgzrlodq1RXhrB5WoBIBSN6KKJgYl6Jko06z7ZI7QmXYGFP0CDzeHIeEHh1W9n3xmbiZyCqEJ
bFpvXv6U0Hrykwt5VvavDBw0vh0uX1+buB8A80+tLXUhaLsCx34fkANXaRY/1uHxFRrLXminTTXj
8mmF09HoMifKBSokjgahDRoZnvWU0WkA6F4qe0g0Y8fd8ZcrW62yl/R04QlfkB7YokkuqNDYRGFf
9qngsqoP/b/2JH49KjpLDu/YhthlA4LniVsJqq7Xt//sRNIpyKuF9CkHKAxm22dNSDDF0wAfcYIh
01wjoinT2/jhcyIGMdGkrx/VmqE/k9F3zqm4x2l9qdkioTByHUjnRpIhojs/8TCrWAVe/x2MCQgX
eAWMwAwKGs8XevB5Owt5Hbg/echR9OZ0SAXeC28530BLzNWduzEP7wxMpjly1DLiuhbR9ibSQbci
Gl2oZNKxeuOlYcEBRnkMw7aBSKMYzQi6qndrU1H+nE+LpUHTdgdjPgZaJ2cLrbNqC+vgc5laKIgp
uOjhO9YdXPfO9gtMjQet3ylq2dMdpuMttk0rzy0V1khhZDEBM8Tg/P56/96ZquEwx7PVjKF2/uvV
lqpRmqMQ/LQUZhupdK/rIh4bKA1aoHnOirKDiwJN02EhRAuvPtKgkHCpSNEPuB40KHd7QkJ5fwgf
E+qs63n0JV97Ccf/ZCj3MhrJFDXiFtSlVyWjpBDp0eF0ncit+W3JKZzVHoEJKDZcVXHkAshzOn1f
wlLuvIg+pAESAzdHzG4yYV61gZArgg68UqGo6dFtE6TDvbHuxdyhOo5V5kXZMNoBYpj/qL4ugmXJ
okEZtvYRYAG81now5vSZBXk75/kzuL1KpiA+3rlqguz1GOjCIxA0/LOTJRbefzwzNCBwu1aVpTN/
NBALPUScxATOBMtqZAGAd2Z0c+kKXgV8nQLQPN/RSm1+7py1cboWN9ncuXRW1NOKTz7yYq/dJSAA
rUsroIkCp/qhJe8UUVXIuTV8sES7u3TCec0dKFE4U9aJAs287hnaoHRVno4UWaO3b2ZiZf9VsGIS
WFMuo7i08yDWijELuzbfKFzNJVU7DAgdQKHPzttXsiYZbQcWdoffCk02tLCOP8SvWYoawA5QfMKX
2DbetdBijvkfGPA9rrlaNTsGYcU2Nzon/oqttqj96rvd49Cs+rF/fx6MRIk7OwJgAgRASilrdD5+
G9JI8f4vTS1o4zoPQzwgwHTCQ0xOln7cpKfHpQc4UL+sl73LXD/QPTv6aP5XatR+jIjux2Pzh35+
qpoONmQvpIhGh+2x2M/RuAiFQkQMzztwDEEsefpmZGEDdcRqBdW81q+Avwkne2r4B9o0620Z8Pn8
xCReBKxAZh85GyXpVxONuulUCbqEilgEgYLBdlLcWsmSrcwy4EJV47MbGFID1SeeSqtClWfIF4mo
lgalvwdT9LYZIwiSvESID1J1qbkVJJjb7HxDcJehla+fh7o6QA2wb/guaDY1leTVzjf3yuNLfufD
PQmXTPh1T18BrtK+CnXbPLKPlcjUOW3RFSv1iksbHp+xe73QBUTMlkH/D4LM+6wxiFjb5Jem4Bdj
R/SWMTpUktdwvwiNuQpF+rKExOPlscFpDBCEfSag1rHq905ECJjth0FReDPEoNha3k6dcSILuBEa
+gc5DnFw5q3f6mfo6G0yKxbGgX8Z3DDznqWdmjcoRqg5BuOdtUCSqV+PAPBj8MHlzbFSu9bOkVl7
RhatSVNMGbMQYQVNzcy/92SRfEau+CHagRHaLZKbvFPS8L1veYCnzL0b8Uin4l4AYn+q3XfGRDEY
UoC0gpuANrfTJ7lM0Ni2By5Ovc09xd936hBFM6jfYRYYOtHX/2DLe7RERnk8QxpkjdTRdHAEuN2U
nvwTL2NrqjcV0f3yGBNpl1zgK3OsrPU0BO0Cx//9relvzSram6R+OFLwXSkianORDGW9p9iSh5ju
rhgAdQEQxYXK0T5xwaQU0Wn6G6jaDV+Sz4A4hGomp/BXjeFBp+DMOM7Y2LmMlQRr0whJGZ5cu616
gVMeoL7QQALhPpQLM3J4exyOrOzWdt1OVdFtc0MaHqNuLjMVLy53upxjEyZIIcFLYBgN4ceEJYea
4g/HNFV9PLHKmJ0HP9KNCBOgHCbwzK6r9ZPYaEllrVckIIQNmwPvnlsHrpXvPhcrzpYI0jq1PJme
wwjaRTmOPPETL/T5rwAZEJ4Sp/6kLcQPwO2D0T3odmt/rEna/oL8dG+Kbk695ousPdn7Hm2LrjKh
12y76quSZj80aLYDqb+L0aVDYHzz27SXuc1VNRs8puuVMQh9HwM3encnSYt9pgQ19XtfsijijtbE
HNVfyFFeAvdPTNrKcgjRFcJiSsWzgAfXeZS+29qXnf57i4rh7X56dV2cmTOkYHDzlZNmbqK7UmCI
T7nUaaFEotX8aarri6o/T7vsFX0Ax5GkoNB9CZQnt30YJsfA0TXh237ZZYF+ggL23oLuGmkUTcEY
iZCop1a+BtyVxKKxU1LJO/T92iXefNDX6fRsxFwc+xW4t/0if4CDjvmvi93xMRcu66DtuQw+WTTf
miVjo8917vajNrSCBtWSLHrObxVOJN3sBPjaF9JJaLmGgT7Gr7aD/og4V5/TT1hA54ChGIejLk6M
CCD39iZjhDHDxBzIEdAebXbIl1Cz5ZcO4ZB5Jddr7b9MMQ0/i9/iPSiiAQFPHths42h4gi804pyl
ReG7oL5eyLVBmU55Xbo4O7t+aBg8fP5H+eEHhb1j2Ryd3KQquhODy/KPwPWi4Y2/BniryfbfHqyl
nx/IUZdTC4nT4+nnb7CgoFXLpXAbITLICBR6VhCFcM0EgOahPXHwBEo8np+yOIdW4Rf55uBkHIqY
qWLzeR53vUUtgaQJI565PD9aE16YK3dH78Zo6d1BSrtrswjjcYFi50opd+AuHvJ5XEgKhKUc96OF
jD1+nYWPpQx9OQ7qRbAjM9/rQF5A1HNPA8emkb+loSdKWyvxGH06DSP0359lsD8oii8eeFt9KIZE
p2/a95To94HMDzXamrhBS5vvPAN0h5oDTqdCw2dXoCLw93TsRCX+wOekbEtKRcE7jDBRNh57mVou
Oqp4CqBtlypqmdLuaaJqTghQaqt2gpnODDbrQP5+0xfYrhsrjmONUT4BWsy/a0VYtXzCT2+md5BZ
fh0yk8u4IdNqf2qvbuNn/t8paNyiyopu7WQqmq8b2w3cmj2atSwzxQw/uix9cRrF66s6IXqn2cLi
6disVF2Lh5t5pP7bBPzZladhtq1BJJ+Vm5U/rzH3pPD7DqlfjgIZGTcGo6ZHqryVzNijLx6rIeng
fCXnxaUkXAalcrLCmm13g6aOqAS/mEp0btqXqRCYsT8Mg2uOGPQTZFoMBt7ouoe72UFXjBvZa7Y9
gea263tpVRkoLIZaQYE39hItOqDdvvRi0otNMpx4xGrNJoDcn6hK9GktiOIc39naNTRarD8sCjRs
rdpE0NxZr9vk80qgGLJizXOE1yGUcJMn2/j+TF4pFdloETx6Jqqvg61TaLYJXcTALoG5DTvOjQj4
o/uGeRqRF2kTCx4IBDhpGg+rw5x2KC8y8Ap9UlJWnVdCIDRUmgLppBFnPNUWpnCcJZUINbvrZcro
wpzC6t24weEVnO1L+y6OCdTyd29gX6j1TCaLq/QZZnxoXbZ9YMfRUYYb5ZonGxC4jLP1UtJ3ZVUH
BGQLClSk13yHfZt3ZTjSO5RWWuajNFbaNM+k+tHjnKvxu2hVBpJUvp6yC5aFF+ByQurXN2IxZbwG
U9kXil7maGa6FrN1V+1itOyknvyxUzCvoj62HA5303bXwoiz8hWbju1HBVjIaxT6/7/PFd0LWhGo
fwcuJVwk09SURSiug8jfHeQNGdkt0nbayYoQZhBusnwKwLbgcg+7Rpjs2coc5o0TFp0sT3SliKHj
L3fhwZEUtkfNtkVfyD4V/CHsKXOJBISd/pnjRiJpTYPUe7nJBhqx8xDXTH8bdE6iaFC2Ziz7OIqw
ucsik9Hrs4g0Uyu8q77bnrDK8AucpfnZV+YccRnB+6nprlJe71r83uKE5SlfChfONjoUx9ng2GdB
xcpydGa4c2EbjTm401BWJYoD45q9l4OEFbl168AVqQZXlHVPLM4Htd0ROnS/bNbLz2B0li5+T9Il
X2tGbN9LNpkMVn9qnYBcfj7NPQiaZRoTDf1iBp72emEN87LxuKx/SSNV++j+HFKoA3uhKKRMop+I
sXPXyGYGhx4wE3tawunDdBQZ0y5io2OxiE/97wgUtoXeqtxSOvVKyTvKO+UkLPeiDHt44IJo07Jz
ytH5h+OkDf4y1pSdIOBaRvS/Hi6mcU8XGE9jjTMhL41B+U0yUzgCqCI8SecS1fMXIHRnOqx0LB+G
QB7UyGdxn0e0vN1uw2LIk5mBJ09mp5v5VYomEPCDcY02oypFRTc9fARdTWuzCLmY434QuOR/E4E7
3+lEnpQ+aK2iAFHdpBiM5+fqXhuGkGlCiimcjSKh0qLMwyEXJjYHdSer78m40AetGd9vCpoFK2ff
BomYJCpLBp8mtrJp03DIOmQKqi/glQnQrhREiq8rE1WLs5iEg/sFbw9/FH+8rbcbeTUdVwV1489Q
j7qVDDbS2tE/Kip6qHHPHzHi7+lDd0Vvj3qaia2gUOVTIOPi/13szThMlY/G+qrouIwaXn0cGt5B
PzuOZ//dF8OIGczYktsq8muYixPQUDhBtZeRT/c2E80FQrl8fJIdrn+QUh9//wcstNOEXv+R0m5L
Y2ehNDYrSFsn2XDkFWhburZ/7dyrIEprTVRN3Jyx9dLint3y5U5Fe8SABojcwE+IGzwo8z1hPApO
kLLeIStvci3yS3R5njJU/Y9ZeEG+kM9Nml0VbxtiE+I1Xsbww1iBg2rFuNI34JDlvJC6X7J5eEvO
+hsUa9HHio+U99/JeSk72PMyKqt7ik1ZLCgisyFgNMfvjN5WFd+BaeglLuIvyS+f3YjoULht4ZXl
9wzyV86xSQD01pqP92marO9Y88jO763aPLLq51nMh4sECOCMavDi6+JU0HwURsulSu8LuOnsyRlQ
rSwl1idQxtmWURpHqK0HCmumqPYWON80xIusJHcIHqrEy6OkunJYoHP0ef94/XYhs/wKqehUAK/+
YQqCFGksZckDKUq+LM9ykjuAxrNIhszLqCnN0eRRvo4G84ZuTuOYb4cHnKrxFWjioQ/MKv3dp/KU
OF51l5n5UThsRv17gaExKk2f9TVLRBF9y8N+w8CeJWq1L0SnY5yta1IplnbPjTqqPd3/600hCiCd
xbO1gAbje/Bu0iDhx3G/8a0zbBA736vrYEa3KObV8ZSVsGoV/lcDfuSm7klPUtFV7cMnmvAV7lWs
kP3A6UIM9VYR3SKgyti5Knz+SBP5wDEJ4nP5vIixhMEYIl7SnLWmndH0EfU9/DDStTkUeq6c1u31
dxwkNXxtubsvN3BdPtfGlJklXloBfxbZY97fBPNTBH+6D7LwFAF7hzeWeEwuNyT8eCX195woakFR
UdpbxWRxDKkII6NB6hNJKeoJQb+EKIBCS8nx02mZxtC5jrIfDcz5ItGNtagNSHDwwHTMOFD8bfNM
7hXsVMLkru3L0+gI6Dd9iVIBqEpI289ZiihTYfF8tP1rKh4/RBQAaGCxuWVcd4rcMd9XNdLPwJac
HPpAUiqxuUD99TuSfDexRhdZc2xSfhdz8JJtmJvMUUInlEHzhUDpCALssB0qFfKS+5JlsEtHB7Q/
XG5ryGRMr8zUAxEZMDOkKQBe1e6oDSbxO2GaI/KTHApX03ZQbb2ncMbL7OMSHFbkX19SCKHsmwpb
K14naUz57osZg57ZetnTi1TZgLM2+IOK47c/EcsEQtV7wX8TkzSAejx8xO2BtM7RSSut7QztUUXD
nwazkPlO2e2LCNsc7jUPuN8d+oCXDAl6f+0gEQNZOtoCXz+zipb5XC04DW6jxNzo7BN9XZIBnyzB
guHK8gmZLwzG/vbxTHKwE8ew4J0Sx0ZTIUGng9IuTOk7WIo/H5xz9eWwX03XHYweX0B6XuFqQsRM
fqnaJ4jvmQoAiVwf47MGHf0B3n0WUKNNbt1pURTvjF+swQZyLRHMosg+a9IDo+W+j1ueGonykjQ/
yimzKlyjQNyAX8nlbVTdhLKIm9vW6gnBRwgizTuXJ+dxnyzFKkL5yPhCBRmRqxF3B/YCJCsBdjka
WwFhb903rasln9JDK6XPj18JvoKuDqfDe9GWvq9dp2R5pETrYGxU6e/qDQMhKAePWbuQUbw2lsPs
L96IY3f5ACy+kdSMAOPV43p5Zxve8hK4qhRcvFjwHDL661hblaBdqOKlYHa6PpxrPiVZ43svyz0/
iFil233lkIuxrZnPZhCHaO0y9eCOKcdE4l5fgaPGGrjuZ+/C0CVz0dw7SKbkihxTxSOyXVKohV+Z
KdSKEwiY1jFy1JZMV1raIACQ4zArImt3phwtfjr+S0oDxVe0mWT6uuQjp52N4TttXLlERO/GdtgR
q8fmEJTm/pbGAQTjRJnpQaOOGVR/YEos7LedwMPOB4JlV1DO03u/uTHrmBNnyx7xr4TDRzuuHfG9
qFiinZGz86fGSkG/3xj/j9MxRh/JVt2MXvk/Zlk9cNf0A86CPL/I3kxQyJrNYClwbpky3LDMXjPo
qvkt2dA+0LOTwh++u7v5a349XzFwvgy1ohIdGK0PI0m5ceF/oKUZTrFD+h9uDYVvxHalUsbA/AFJ
SHqlSVaOjI1Ug/j3CtyFcqPEGO1vf/APvk4sc+DDYiZNsR9NkcLLI+oGKfA3iJ5M4ZZUnohLp+JE
CO47thbS2hzSfZX3XUi8YvSSMBqZF92QiIVncHONj1WpsZgniDAzj4sxpOgFCg0DHEZ4mLqI2dDh
LEUo5xYWdoG+r9E7fLIK2kFjqsoU44GqdljNczcVMh3JOlUEOWUsyKNWLV5IHbuSJ8/V4oU7pEgA
/k/GAIB1NkQ0S8WvVoJJ7X4wHqYjZUzxkRCaySYrfBZoS0SwUXXhCvOARNGHooMvbjwkQ1MPYE/J
/fn+Shm/rXbyrwscziaDEU6lO0/2PaJP3a5SCu+jQPrNE+DfNkvp8/vGdLw1iObOCmjM+NZIk1jz
dAUb8+wa4F1lWuHjKUFtrnFRdtpX6csFkKH7FhS1fHwFZkM2TcZsYTkGFkvEHEddAyviQ5xcNG2f
8oqnRacRfhvUwyticsnJJjrMT69tvRAruHYZmCgVCltWnFrQNEnvReuxxY+ri6maudEdiCCR6WO4
BlTDAFpZuXT+dRhaVyzmeB3OVX4uYTMeJDVh1LSquCzAjptbObhvfRxCIFRcioHt4f7e7Kkk4tWX
g9Ipm5DYq9ca4UIn1hi8zaJ1u9o1yYRdsGuisxv99QGabsQ24mMgUIsON1DJgmmKVoOheNTtpJaZ
mhE1GLvZFyVEcDebvlm6y51qDSjR1srkrVTsLbd8UqyV8FnJtOr9z4SKTThbE0e3Wb+kChQ5mxmk
PeQYtPvRGjPXAa2Ry3uRD1oRa4A+EDWUdfG2XYUEWDHfU2saX28oECz1PhShdgUZxHWFmky4BXYy
I76pSDIicAVhuly/aaXomzR8iJS65glQpa+WqcNrPrYPEDpkOW3831+ziJuLJKeV5TDfZvqOTNwU
4dXHOBi37M0xuWFe3aFAKzjsggxaPGvR4naAK7+fVQfWB7NPbWhLBhlpx9f+upHWgdep1n4djXFu
2qmQbNfWPsXtcP1Ada4JX9nJ04LnqoFt3WeXPHXlZAteFjfhPHnDA8I/aVOk2RkybYqv3uHKj3sO
TyuVMzTojUxzbWukEJ76f2V2ReDwK+ud2o8YSmnUtLjMaxIpXwi8dXxRRuG5pykuOcQ3kmue4sex
l9GWUE6BI3qh5ljh2prSqrmRNfm1Q0z/cTvkpGveAdwlkQFo/YV4EWCjIaJKuaCSFqeqvmvH5WND
gLoyvCjDOwl9aXV9MjsaND4hTfkkNkNW//4nqvimp8htr1LT96I12jUi+1LVr5YM5DMw7JqdgLWr
6odXWvE4hgVmBLybUd8cziae9c1rlQL2L6zQNV5JdHKy26MSL88YkAv+strICgVu6o5qWEWCNinS
BAHV1pcrNb6amK7anMmQZNzcsGbNxyI+6VuUP9bAIMKUlzolnLJplSpXONX12KXfAgUhl0nS9F1i
uJYmhugpJinwM5Oul3bEA8Tw02AsKUBTv/VoGNDw3KAvB9V5ue/6QOEpRRc8Lv5M8NUGm6AFOvFT
jRSmfGm8s3U6x02I4mCp0/gZrI3UoVeGxPTCYNxNFHJovaCzCqwqcn0uLZV+ubTxVjIy393h7oM6
1m7DD5TFsBm7OgdYWZoexdjrtBm+jD6hzYyOyhVw5UtCahJvJSNId371M0rDd2WIjY4QVCRn1xCv
Iy0hgq14WZcL/w1xVf1OJA+sCD0meQTVIQWg6MnelJ5GjwtOKinfUjyHQ3h4tsGnAsFdRjvy7jxq
zLL7bGrGKaPAWq32Ss7LUysJq7hRX4gyXtpV15sUp/aoWpzxsg364YgR9fk3I7jHFU9m048q6tpX
2y3RPEDYhd9ztGaxO8iLrQFBornS81i15xkKq9cbB/O0IRhMvb0/tmTMtixggewpSvanWD9PoJPc
2nY75mD5o3ZBtyzH7ICs+Zs3Gd7MpPJPjpgkNUhDcllbujQE+L/+aK43DBIW2we9npbAHot3LcKm
Pcq5scjxV7Sw/phiiciqshTeZee/8Vh3sGKTiZNQsGhBE9E/CHkX9nN5fDxe3DdoZMLqE5fLcLfS
zSaBYsMvHzh6IiQxNvlg2ooJLwvhZjrrJjg4fAgbQtv1Dx/ZItoCPVDP9ADoAp+PhLf0xQhpaLmC
qeJIoV3WPJO/bXDDh2n6bcF7pGB9Rvm7F5SZKJ7EWWSXtJyMabxnDPW6b2dnKqTxJA1ycUeC/4sY
tNmciJ6d9TasMBR/+vjM3SpQSVf9iqLK0Z/ccvEokXgVhDwBTJ3+jbFaX/Axe8aUH8+GkkLTH0uN
Z3DwVNX6jKFS6LrGRcVIz/tqear6HtTBCH75qG9kSZ4B0p/rbjWTr8nv9mMOeMkDIs/QQL0MZ9Xo
n0B8YqkRe+X9IzSECtyyrDEUhLq1Qyk8fWXRx1eKoSYNrjzGyjTyM1kt0SMjHCpPDjr/2HwaVwBw
MtwJvdvbwxzMJi00TgIfZO8Wi+Bzb/MaEP94ZHkk0u6dY5iMlNlU3nfmwIQhpD+h22+pk5537YGC
c9l9z/l5f7jtj3CQLARWLO6om32HC+CPDsyPUMhZKbsBE5zfFYfzS6NU1q6XFxRQUPu3JrRNxnYP
u6QXMqXLDHm87B8xQesMFFlr5jFn4rJgdLD0E9tqllDMcJzGFuscIUADM673GQIL/5McWntvAlbV
KT4IKRzxsQDa1z9xXEvz953oJkp0jCu8Dkhsoz9ygYWhCAzyc0IM3dpy5bnXyOpvGcufYTgml7wm
UAbqwsCRUMILajaK3iuMY594zKRgqPkAbWlV/5RFxF/JfA2OouL44Z0n8pQdM9Yg2Blk1iz6rDr/
vvcD9umDYEpipZFWdRD8CJvTbpq1+AvrK1RNN1tAY7Ggu6MmkQqNHVzoCZm5afP3wxvBnrzvBskn
Ddj8fCw+rRxDFlOG0sWC2U+AUbtz2NsuZ+q0ugvhVS3JaasoJYiRGVZ9Lp0UAZtrftsF5xQjZd9a
B75M+eLjJv6WbFrlRs+RawmIvpLK+h3sVosMdKg/XCsvrQe5JOtGmKgrCjzy9n2jmbCGuGkg/tM7
TimVCOcLG5TKCwaAo/SUL8DJlEIFH8Ep3qOlqTn67musEy2Vw/19CX2XTM1zX2K0CJNo/igy3Xl7
gC8foEb7V+NE16/llVFlPHtSni6P6f858IklXzY0G1oZ6+sILtGLazNIV6fg4jd86SHl9sAuAkH5
5qk3OZhmBR6DhdoW+9/Ewu1PajCUAZnUda6lTWIM7Yx3Rq5863Istt+VdzCwDCaAfQ6wD8/vqQGL
c+5IAcBcAqYW9snvGGYj0xRuKbtKJW5Smg3esJfzjIe4TNQ1RW5PTa/twUt0/T5jxBGgZeurbX/R
dx2GWrmAkWSeh0ZT3ufQ6cjTXDKyOQM+C1r/u/Vmkmp0Jv72ytbE7EBs14FMds0Kh48l00nVpVef
r4rz1I4FwC2uuZareRUCy5+uvaFobZ6jkm6MCi7fw44KwPuGhP6ujUyZApoee4zywSy33ettU+xw
NH2Id75Sdws0et7z5V/LYN9T2+j22GBAOJyGE4js9XgYb8qH5Tu7RKSFiMiLnzgULzGh4UA0C7Yb
R9fUBlXshQ7Z1oIrMZxSqvhmslDxWyUk7YvyskvxnHkXm15eZ7fY3r6rB+5bqGAK1ciL+i/h7KXP
I6e4lxBiCRq7cYMxqXIRm+Jj82NIB6wwSW4Oef3WKgVSogcKyfe8eLh3B+UVVXXzqqhpm3AoVoK1
N6xNoxMBjt3OefRHjE02fo/SCpJfAgBs7X9oDkvTDWyXK1HC9qUQ+2e80G/XdDu0/INwUt3aa9yB
did94mOYxNC4PQeo4uQIL8+nDhKu7KzalM6NQ9xhJeLgqPeaPYcoZjqWEANzt9DpX9hLUik360ed
iRwMi2VnL5h1TMjUzANEEQ+ibR2fI6m6gPWUgY4j49Pa1Ks1TqGogV0VUSqb/05nxrbRyX+1VIoe
C+O7N1kOjltVOPD2SgIklU1rQsk2C2FsPyyZ4+4JyEZKVIQiwPFzqY+XaZt4UcbNKtBqNYLPkE4d
Aoq/fCZkWkvq/alngN+i0S+0D4QZLD2SoG4W82PZyCFwBu3V9Xm+4zdY3tpTMiKgtICoOhFVhBOJ
taP/3TDOHcpZYJjYIkVGmO72VdOaTAZ5hyCYtHShZ4IGlfg61m6WEYd7PkqsObH7w5W0zVRfN1vN
C77kJZXlHUIclf119gnCoRjviUFnpLQ/oEWyne42tdoa5yf0vqp41/t37h5sVdGu5GY/Zfat7CnV
ZU6mw9Us5DGLc3qrrQw2dMwU7+EymshZgQesgw7vFh8qa9N97jboYXRiq1+j9TTfx7I6DKqCHfPw
eF8I6dvQioBvRzWD3nJNMvRtQV4v2o642KXIkrxG92FmUG+U/clHE6Cvv/RfidE2Q9uYsQcQqctB
2PRcTbPWRXaJCVleSyr4F57IsF6hKmLq5183u+8hX1FUfotU5gyv7lIuHzf9Ur04HecsroOzWPT5
j+l0sUKh7+c6ChOIQxflqRj4CtZZyDskIFvBcQHMNDjaywOit5mP4GxsGsKdVJZrugFkrIWOxY4z
UDZ+7FsG/wY0WKj+Bo6r/Hkc/ivaEMs7epEfbCI49AHJS/d3iO26hKJFSdCG0r4vTW4/Az5/ysVX
N+KnKUBqUc1TwonmP5JxtKyNZSNgPD9a+Bljft8pU7J4nX8CDRtxmrYcRSOOE+SWOzxVpK55HzCI
ECtwNUzU29pi4BMcJCOWsxCwNHTCczcfjp88NdKgTeKwxvWO1k8TAEsmJ7PrXPRNr/++1uZB4Bfc
hslpBVzCi2daqpPJhTVolfVDe1dr32xsDeC66wrBWIyyQzVlEeWIZHFZShagvGA/nr4e4wi9pN/Y
1qkswt58akQbRx1CTIwi4aiDyoqPFQhSqECkZGYXwBAy8W799m5J5jT/ROXo6OxfoCJFJ8ZIcIEg
IS+3SVl00UYHUUJNcEiyEatewhZUOn+qZqKozB+rJ4NLDW30kcN1IENT27dh3wPmupOBNLFK79kj
QMVvf2SPfEGbg5+tIuvqXL/Bxz3DLIgFZYNbKAg2yis+jQFk3LEQrnwPuL+cQOp0ZrY4ePadXvdD
UnRkq0wu7cMTplhPTCvhMNRPHFOoAXjRrMaK6ie1Qz0CWNl764ZZxf2LpUC+g8lr2sUv+EoSqZM6
Ws9DpmN1qG9U2Dqs2mLOGtkg4mS+6y+LRHUUEywMf66/tQPoGHD/zcwx97RotTICE8E5EDf/Xati
ihYf4NqKp6ZR5HGqIpH798FUUrevHlo7GkyUjhsf7kvr3dgsbgrBWDUXSzAbay8tE6QLdkATLhae
9ejhm+N5dzpeJ5gfL/ji9v8jf/IfuVwtet/1LPYKMCU4eT6l6EBqb5CAvPo6lPrmmxieU+16ENxW
MoHcbLntjFj/+cN2nd7lCeMIgWiyo0jFVubVNpyUvCcktt7tatNu6Lut+phHv2IU7hTK05i8d7Y5
CCIz0SGPYLgSAsplSgBDQRmAkAb5aSNLkA2wIwe7vbjtbzyC8+EoJOYsh3F3a5KLZSmIirM0d0AX
fTeboAGmCkcrOarDA0ho+UcY30qIUTnTBPGIRhUS8aVTwOzs8V4oKEUzsPzyRSWSxhp+T7Fexpgs
G5gN83tKBN+8YwxzsK2d6s91d1C29E8G/Oot+pU5yVoMEiiRiQ5DkAj4HG+J9iAYnP2uJmgUgXVg
/PXRkArHND9w+VKuDuRNrZYaYAUBv0xfAcHp25dM3uQAUUpkf71btJG1whV4dN041xDZXlanVz/a
vzQzPBzR7pTpgHdPDg0MIKhsys4hUd6Ik7w0ElIba/XJ0ZxOORRabBXzWdORGpJ3pQbHzit2b6jR
Wcii99V4vjhDvsaKj/Ser8/+PVSjB787RMxsfF2owT6c9lQt1fXASl2fYwJXIcSdyyY2GXWsdaVL
RlFG4m/GxG94e3ssoV7H2TSnIK+wi+XoaGOcU1cv2HQX3uEO/zDHYZ7Mb/q2vmiVmT61DMy6Kk7Z
RyZqGl/5E/k19vFkoEVYzhKAzwy99UTiYJDoUmnRLcHhaFMdPyVzuflzTMG7gMbK3kmsa79LQ73K
yWpZfXR5yM9lFD9O0eLie4jL4iAwqj2asvq3Suz27fXIr7/H2zzh3BIeEtnrAe+Ru1uEbwIremcb
DLZNaUJ+UEhxIeYAHj/8jBu2dD4aigMj9QFnzIyo0Yq8pkqS3e5ZSfvsCNTZ9YjGnov+tV0xikki
nnb8w/S8KLMIg8N0TXaVBYq5mKdr5veuwr+jMcbup5paKPMlwM3QOFxN/bbbxh4emTwBKfWZWme4
OWebSgR1sjgzYpC13nl288TH/pmpOAhejml3QjWZSdgQJk1/pmimuGyo36ATw5WlGfBK6JE042it
e/oqV5B3gpXnYjg3CXH/N7ezu0IpTCsFMs3AbxEb20KjohHfA7f6H4oQx+UCq2sNe2JgLC08uDEp
ZJN/HJQYe1N4OM0aS/4CNIYX+FwZEOTOvqq0NsUg3116JotnpZ3xCDmMRci+WkSOCPeZ5QjEc5PY
Jx87xKVKrtC7ZmKb4GyGtYrZBWx8P5qa8IhXnVA42Suftzv/NldOv+XR0zDA9IF+YioxQpg6uAr1
pPAE9g4HxoWgvyhkhO8FvM/N2Sul3pBaXISffZDcCiGcJ6hwXYRxkyJh/W4t6ZrD/o2Qm2J78Ex+
gUvwYj6ikZdTdq1Ec2rTF6Vhg5+j9DWGhcPha/XWPztJRC9VU4F8fA0fwhwDaXtlgCJOACNLubST
HM6XYeSbkCLpGEZ5f8mvEKxA0Z/V4S/hJnzMvVf+DKGTngmZjAz5folGCsgHaO9dQYPUG3FE6/UR
uHUcU9kmBXvgWeJzaKCbCsYB91qJ1apSRZ+1VH1+jWBNRNO4ZOtxSqmdvUb3c0Z3lQEbT31aBOHE
WOOMGx+zy1hxplEdWXvyCU5w+1KN0d9bSpry+3nj2KkTo8kalIJz0Oj8GXOp9r+VZ7TtpANT1yHU
1XBs88S+B0eH5w2c3Uu/NrbkSC1+iYY/teV60llbkOFd4wBdmyZltAaF6uWQ6P2mrhzq6X10JGgG
sqHoHhvBbzXJYSzZozWwRVLsh6PlGKpEQnRzS1o7scmokqW8OkiiMKlHRMbFX1hVgVw0vImrzZsR
W+2jUPk4A9A+k5cOQWq7B397w8mWDeICzJjD8tHJFvpHBs7VPDpotmhfGfgcHlWfmwNwdSEH4CbA
W2sFSBHY+4XuJxHNIoC7D5DrNBV1TzaCoP8NHGivCqTxaHHvAceByvm2MC4QH5xceHkYM1s3Jfas
MOlKX3brqKepHkwCVY+e035415U92PLmGX7Iz/y8fsgIVTZFHkGx5R/nnrVkcDq3dKTPy0jwMuwf
4icL6GVwjEbewz12nBt4BwRqJnucMRLM3v9X+FKAySoNuKOzke4aS+wrtQ3LciZ0jzjQHpcl4z2F
c1+5yk1AYIWWzQnemy4e8bhJv3Gy/yStT6j4cH1HSBsOSI/1Q3aECK/BDfYKH0PdA5W6lJ4yD68Z
7/MDPTLxsgRyAHo2qSDDS/A8FWdph1NEUD2WXeWg4ROx+JUUgHz6tuhB/G+7d6D2NpYx1AGPoiO+
fR9gcZl+U8+fExPl7Q4HqcKhQYxaY+LBfq3GJA5G0hTUKBgxGrRJ3/UvasuFGr7BQmBxp1KvpaCa
6Kkz7m7LN4bvT2lwaEmzY6Bd+rEYXDcbiKsPX6e+YjYoLJetILdWECEB5W/exTZLV7NmPhXkR5hv
ac2/oXXkabartx7S/aGr8cOYO51G0SGJCFPACSxCvvVgeWEwNARv2qv6CDCmMTgfmQUC2OC2bLRr
PgS/hQccCxJiNkeWiF3GYsjHqlWmffz0uAVDVwRUJ7d633F1gmfVaVMFEzOlkJWBnzcP1lODCC6K
eLXpZbGLQOmMbXo/3uxL9+ddGbdMD60EiuHfyJSuD/WlO8gOACOCmDxXusIBXgKkI5Wpz9ShFj2T
gzlYVhYjS5tgirjH+gwTNa/6E1AXqCOq4qI/C7RymJybH8asISucpkEtJgT9GC45FILpmptZygYr
l+/Shq+vTwxMgH9M8cF40izfJ05rZ3hhk+vFkUANkqUxk11gahzfUoBfGnzpUH+eybZuwBQi0WLh
sQTA+D7AnFuR4q44/XtahZ0BEhv0ijZr2SkMqcFa9BJerIXwO/cY8sVRUrxkUmREHoFwzKacN31i
4BzbyXShIKzcWNjYAhoaqbk2AJ1qNF5DkM1hPqhefS4IYe1yvJOK4a6eUKYJ78db3ksv0sECMO4r
MC2ZaxEsC5YJeUjz3Mpm4a7JWhSUqozav52nBcEoPWp+emerwmcfmyJstt9ExGTOcF8PoJsM3Q2p
Hp6Z+SYMhjeoybGytISNfv5z4+LZu9up0XP6wdNG1adw10zfOwpBMVVzcNrrZ9YDqhQYuSseJkYJ
HZ6i3l9zTa1FE5/TVByjtI0YGXRPzaQNhWHkWbeHfloFMJNvn8NBhzqLocjaGC3pqaCA9jcH+i4T
jqRdaK3yitxHzj9tSEJtdzCa1B2esVGW3pIy1BSa2yfGy4LKCHO8mAx4YpRxQTgt+xBYMiHOz98y
KtFnDiskIvQAnOtTxlKr56rwV1qfWIKMDUPoxGXi7WT9dzP3EmroKQmbi0sfK+CRsONfDc402CiI
D+l7FVqNf5M5PhuoFf66bU2IV60+/1kfsmbEr9r/cWOOMXTinKFoB/bNBDYN+Z+KQ3uEcaBZEFxF
eHPklWc1yMnxgbsV9Cy5qn70ngMEIIGYUpP646vHbmDBDMikWKrVX53Ed/XS1dsJEb5Xy9THTASH
xoVMgo++BcAOsMjWt9XodCLlXYyqvlMPopVUe8MXc09A86hHGqfjNrDrXIxGBSsjqH/Jbo17xUJf
LLLxFcK+TJ3ojeUTIGrIxryb9MDgVb9h9ubRPrr3N+izpiha96n27+iOIoqvnFL1SlhCPNGJwyrp
R9h9kUp+NiS9r+VaFLc1ptaMP8BZ3I33Dhb7o4QjZSL3zwtuN5ZA7J2/wRmVFmLYeF/qluZMJczi
w5e3C4DlmAsGy1WNDCPf6hqL6vCb2As/YzPlBNP5Uxl2XvstjBE3SJ4S2cJBmEVbBNYxVicouZxt
ZASYp6Ms+4FdcuY8s+AAShuXiuO8besoJswgg9MMXY+8KsHEG/pcfdSMPIe80+9rlceJkfQeWop3
GB5uS73sZsoJhN4qLNXryBlb/EnGGL4mkf9PKtRU6rxbVCSGc/6HzFT+jjWTecC8KRMyyj2VJOem
8Cq+1fH1Ri/d+EPXHn+sdU1oGzfyVS4QpybIsTsGvywaVu8s/d5lHNT4FSjJyNCzNax21ySD+7Us
qHqatWT8DWywu37mRes9v7VbDK0ZRhSgkWkTpuNicNrmThWbHUPtcqlLhOVHiDdXhwcIxC1uWZZ/
olp0hdImFXy+/cvydPK3QvE4cjKclUFWMxfUAs4FGvh7VpriDQ8ibhUde+Ms+lvncrm6tf78P7iK
fh5MPi15FMuDMQyo5OxISpzyhJUiebEFxM5olX9/91h9kFVA5EHpTAE15ulTI8UFyz9ue7dCqcO9
MW+WqN6zYxh2F+IocKUxMFlP1Xh0OvTwqVq7vTXtVGka87mBJU/VQhtK1TMcmxiluMbCUjmCK0yw
q2biRUAKZ3bOwkb2Gs+mFMxOqBGaQeMDjmcE4RsugGATuhHsVBPzDuky7w8jBfkfQFmVX400oa8X
ut4A1747A5d/Mop/gROATvk3HkQH+d2U86Y8lyESb3Uc8jyBKiUfKjaQEgfIlIfdtZ7ybI9KzWSp
cxEIeHgFblu0VbGkyEbRJ40hCe4POeXk4CYvUcCZXaTnoC2B0Sunlkct0zxw70q7VVGPftan373h
3BD3XyrG2VILdZ1Zhdt4XFKxPrnOMPr7kjzfncaIOI22/yu8xS4FbWtFM6yl+wwZQTVsoBMwSpxN
l3KoM512ovjU+wQrAxONOF8kezD3lUxPFBKrclGn7fX+pgxHgwp6CErAJx7x45N4t1XEniODeuMw
rIP/RuaWjNSWfeHN4KtdOBA9DmEnfjzygrNHMqp0vkHCJ9hXYadYGg4YXWBOYCeTQdeG2ghfCi/G
QiL5ieY3nr9zpa+TWQXEBjFuLHMJ/tj9u4WGEiLhyT8cxoFvyOSM6h1JsbINk3YllFA0tgSfWqcd
l35i5MSQh3y/UDcyhAvZ7z9MZR921DJwY0IT4sQHeIY0OP7xGzxg5ZwDHCI7kfTTs0X1PsapL8Kg
k9ifOGtqBA0ZfwH97VgFD1lmd5jP43OTZM5aNQKom7o8ZciVFGHCVsvOQTniLuQEcfugMZjNBhIq
i5cVSe43IsFCAEuc3kbilQvUP0YVz/a99ScTVdHpaG5Aa2DwoscPisA4ACAJ5EOtDTujK3r0YBpb
TToYI43Mqe40SOKTFdihxNPVdAlzOpVCPO6seTp9ZUyLo+eMUoEQjlet5yFW/OTKyszKtExk91qd
fHVOxkv4nKH1/zGY48SRnnm6Wz6oU+vh1snoHfA+I1kg6FkdmU3V6bCRTLYGlSuK1hAXDuPlTgOY
Fees3LCcVl+LlJWL6GGjhsWWTQ/S1eYHGEZdqapDGrA3GweNVidX3qDMiDmXvFWqNwVzCA7Hn4v9
REfwbMrkk+78ONyEuWENhbu/fDk/rc+LKlh6vum4rcrusSdiA4lT1uLFtmjpcqL0lITgVnWLO/Bz
2nzlQZ9zB7OmiXyIxVH9TmNEkRYJppS713azOQIhATq3sDn6XJfPn/eMRIqOAPsRAZLTnqi2Jzlg
4FNk9WXwpVdgqptYvfqfcBz7uOscyycUqehVoy6GN89wFe7Ukl8NOMfKYc7S92XL5cYeLTS7SnF+
ldWtl9JwHCiZIIWt+sFouNTmIoNW0QhB5qNcsSZlhgzZl/0wzUaUTxrxRWvjwQwHxCm1WXiYBY1z
qdNWql8hU4mJlkixnO7UrwnPGm/rr+nK7hM94sY1Z7Pt02V8Etzrb8sCbDWDDBjjXK1TEGLep8XG
imH7rgxQys/ttiMv/4pu3INLdCA+2i/v/KTd8+sOVdnwZFz6A3YUt3F50e/MjLc7taqWXOLxQtnp
Nv0r5mSwyO3z5zhm/wvngDO7iLz0l6BSUTq6jX4DAKjM+mPj5O8UZeW61HDbJQgGHEoZw9N2aCzL
slG+UAj4ThtEDI4fXSdjXGjuBntBp8yLT6yo7iyUUl9kOlDuAtbImG+o5xPOIt0Q1FcGMiAWYtHz
RVzyE2xYaBrAr//leVjwk6IPNG2UDzBL16ne5w4xVhlPItDsjhzmm+tt2AIeDCGjbpGksj4FWJqi
gCwlBu3nWjAQoE/ZGDcbHs3orJycKuM9lZd8a8dZ+AEJrrttAp8jS5qZLwGscaFM3xdkxSSJW4TU
kv9MxRugYoIJaq3kAfJ9rSo6vj0HXd3hYxGlLhCOcdbV1BwFOZFW2ZRaPg+Y/jJoSNI57vc1RdXr
sFdYNOyEj8RyyYwKiWkUijmcxLEzB37oJPpj9ec3D7jh6hHMpqtSstGCnZef7rOUeFOb9CEBR+IF
Wz7/5f+oe/6d8lFOqeIKyRjTeLL3zhzRPpjWO6phexJOVthRcsvSYSMpdvvVtYw1lP2eVkRpyHuA
4TUIzMA/jQIf93r+2MXWQsKyOwhNmAN/MqcdY9a13IoqzBqu+nNbr7FldMFMu3P0QLFOC7euNwp7
9h3fsitwgPWIQYJKUVHmDczkFytU6cp3+IJHKadNuPLGZTYtBTF8xL1dda7SDAd1unIF5f9HQM4j
esdrTJ+hbPUku3/JCWEN1XSj0zxEhidicjDEHVAAt9kgDeJCDHHU2G9aWPqTilhOaweXkdx9lHGR
R2FS2JJhokIPIb1zmYEmfpOunK30FBil6K+9I4yj0bVwF41NdgCsEY7BOCG9+oJfCOLEcHL6htuk
nJEYiHknNefUmr1gooCPGrCilkU29pneyswcImVPQAWsgF8+sVUlrvOHcdO62tl2gVtWgRtXqnJd
BjFechMS7oRT90LY82+7SDocZ+j+GytY1sDxoaJOh/MKc3Agzs4J9OYOpGaJroHu9VdxvoouZLir
BA7nN1FUpC/o7Cm5XA+VTAoHuZ/HmKz27bL3UT+Bs/zCmUlclexBUOHuJb70m2RGU9f20gzRMBgH
4FyEht8tHkSDC8utk/selzfcHxXXaNxD+Y6OiqVgE8xMS4RG9QRxmjTMhZx/h0HWIZ1hGwXyCuda
hc5PtnjREy8+Dj6aYq46WZb16YtG6xTLdSDxQnho8cNdsi49jDljVCrTjUNL/03GloYHTR1uKmoa
BUJ4dMHrnOGtPyMwW8a7T6y2JcdCeqAAqZvUi6dkwUe/45QYgmJU4ZJCeiaOiOnWvlduG2oLmhBZ
WxfJ7NFQprFJDTNv/5u7z+qcfldeLTQzHBflT1G5tmlaT2N70f/hEeIuWFNylEZcStS16Bc8rnbY
Ct1MOJ4Nd+4UnLDQu2G2qWnQAQ7pOnv/5fLv91ok7QR1R48zWY3FUSum1tj0kYj3j1XTALTo/f0U
iUjWzModlFS7udl9En29nItAF7jN53IqOB1YWYJTz+HY9P63O1fxS4ztV4Iq2LcSZWLm4+nUulNv
08hDsTEgMT0atTWzmmLA8yxueixQrwR/V9IZxxnYngfm5HJeImga48vX46qEDrYAkuyqG4IwWp9h
eT4bvKm6RPLkhqxJUzzSXpVa8ngM5b7uig8b69w3HUwCL2YhD2zhv8mnkKUcGVNeAHlBx/TNsBYS
meZ8qvPIPqzgCxyH3yWA+7Wqo/AVtZ/SQi8HQjb7N/cAu1rTEpnWNrox26SWvjrMsYZEoybsJtk1
n8jxe/ATlqdfQS3AvciEqObX/IhF6fknZUmGsgLmplx0UCBv6HeBJs7J0xg3frEEzL9mtnx19015
8SuG8Z0s9Xvn9OZpkXGqXneUlsv/A69sPCq4PYFHM5a8fC0V6e/cxKX5U7hPeE/Xmge9ZFee88WY
d5z5eqjZJpRSy2OHI8fZ3WcO4BjM/nspn1/O71lb/YxnueaGEOnjNDc2WooP+vGJKC/gqa4VknyR
U1SNNvJQLp+M2xTJEA/tUNH0eKV3c9TPslJI7PdzQQSNnuKkEXgHjoV0jDaJLfCTuChXnp3frvUZ
koBq7TD5DiWwsNxzhS+sngZK9jo/i8sbbs+Yti+29l/+N4TumyEl4Vs6JW0ZwKQxiRx5eNxlZ0X5
f2UlHgF6GBSPLBaoqpR0D1jYG+dBvoJIbpdsUITOoP8BHl5HIPbWCTu6j3TMMH2nRK7k8oJ8/Aui
ElWZ9Xje5supesOAvrODLck8k7EKaE5BCpOBpt6vi+G8ID/sN5C5eEYz3ruOhxcBnxPVNve++CYl
2shdpHIVGrlnwF/qvHvDSJhWs0dP1Mlinaa7hnkwcVwovRHZPfQj/SCoQtoyzlFQ3as0fOhfqAAZ
w7zQaSKYw4CaZv46RT8UFXdwwH+KwzabkUGHBkmBccIwereWtYFIgT9eZIbhqyY/lZRoXb2VP6zw
3Nk0ZqfnOt5v1DOyCdEVJsSZ0PDxTGDZZlWBSo7rQw/ACLDU+tgE3JCJs63LoPH14BclkMN/CEEQ
usnG6sZot7aEvWdGdALkNILvjFC4mxxoQtGVcLsnDWw7UwUgbeakIlw0I+A/TBssnuq64OTNvvYy
KXduEdx7BGv25DK+phP3crf5y5WDaE153nKanQd3BnR5g1r52+6NsYU1yS7NXpWgykGz12lDdpcv
xTzZhlp7QIYKjYoJpRxa7ofsl39mLU8AilnOHT5fBIaVX+ZEatZ898yOyHpwPuUY2bYUjQWqCTwg
a4bwIE6283TlUNhdweFAMLdJEtQzq+Y5krWVjOt2JqPmxWWpXLz/pXS1rxpN9q5EqUvC8YznCYfo
ZxtdwlmsI2+RAv6HQZIRHKQ1EG4wFB67B8gT1dQF2H9xIT9DyZ7lgWZ0ImT/4IPLQDcj7AbjtzDD
remwwrKElqb1hnRigppSRnXk+bkj/pZ92Q4YQqJJmy5zFltN3maofl3izT32A0DtiXyH1BXu18j0
6GUw4tFBJX8j4ubj8DoEijmPm2XWWlcDXTE+Fnf3vHk8yqhHDiD0P4CKy+MCrcht5kShkUvd6eUp
+0QFoKCNQq78BXfMBHhZmnD9u+jsc5C129YIBFVL67MgVb58OmkyTAa54VrxBNTrVjiXiwYiNBLI
MeyrGZgo0LnTmJUl4ZPekP4zBQkuEw/7NTOLIEi6qRayLQo1Y9H5QJhoStthuP7PNQ/n5XDQtrxF
ZGbwCK1AW8mcQxd6uXJ7YNvXO3EkoDlC+wslugnzZ7IefvRpOnEmQx1A4KmLgT8u9JyC39KaEWwn
QqpryORsFiKQJWyOkqTTZfo17S4K25fpjuDk1NpXO5PYdUZ6S2PL7D+5HFnSnjzacbWMHXGTcYe8
uGQs0WnrgrIjnt0odi2iiMsAyn2gT+QF/67hrYNlgSYQFzys7WEPibsmfQ5BUsHSg6GB1BTVOXa2
IZCyYeL5w74SoHHlN5vagmu3yaKlvXizWO0x7GP0hpmgX+fBM/I1DFfxn8ULIC1oqZkIIJm9lW0K
HzZgng8cKkMvqAFWQfnZPzwaJmktEzGa6cGQyPOHNUvQs238qku/ItURJd9mOksaP+Y2n+dqV5Ic
imIY8Gk3TgZI9/m2IkBHYcH9I29d0SfmU6y80ygAakzy+ahS2P0ZaC4EJ+psj/RfuHJfqoXEfg5w
tDZwsqek2PdCDEEPTaoSZZ6GbpSvXL0Ei+1voXBXp0l+s++Jwg37sltd5qh+PiEt5COh4EVMEw9T
wY9To3qHGaKwhPKe8HM2Rqiz/l1cxq6G5R1s/zhbqr3lMFCRsRItcW4EgnoCzK8QMxNK9Acrc7PZ
YJIuszfE+NDTkg0NloPW3wBNk9nIPXlk5XEsgh7XOIdgfqS9DNiti8UKvFTlkmU9rBhdO8YFZhPg
SRaWKgBo9dUKAtFb5DmCcLknUZi7Z+16Ooom3QjwskUH9Q/v6CohL26FSLRNntKxwKLCP8Vhkujw
xnPHPMrj2p5zG56Ft4aFInmUFj9wQkAsodKfW+URKIderNK2Q968BJHtI/EYvQnpWIcbny0T1IAW
pSyCrK64qrQwatFuxGpJ2zY+fdys3G1EIGY+YrHRb2mvqIAkeJaZmnHQ1U9I0mXMefP/JOtikfux
HV/q3/ds9EFTYAgCNjQR3EnL9AJql4g0di6rn2/G7gpDHXImkB32HhWHB/tKSH41HycknQpTICgr
+izJHFY0flYT61Vr2tjLU1yWwEKIu7pskNFzczs5SVzifSXuHBzFSfgOeT/eIIztcMHydIIw0ARr
7/37iCRF014tNcVy1/3v8e3eBJOSqtJxcZ1c/xjVutq1Z9XxwcpFAbkcNfUG7dvDhIyxFuGkzfKU
2OCkID95Q3lfzmU0LNI3JO2IeziEaVErbpYbQgdrRKX67UEEjLyJtbzzKYIYzSwW43rJd1MoxK88
QJYmCeBcvXNWwhItau6gt/Pd/0VkbgAVMnt7QFfwiGXsWIwJOruwEIi7HdH+hHXVsw6drNK1V0Qs
DZ1c5dIeAN2QFegVL3ykwXNzAc9AEpdEApplIh6cMlSz7JMbzE5rscnnTywZyvxwEa696yq6GlDb
BQhnflfUfFCPk928eJKNEipu71H/y1Ayt8eEYZzrkTDpxGXwOEhBczPfpmnhwT2lA4+fC+qdYoG6
ZGzOSYwdcDF4guFpLscsAhuPjNASB4/a8/MbUI87uhEzLOvRRmN/s4BHbxC0fwfP3CIRLu5YXvsa
WVkpRRiuWzikcA8/UaEoKQ7wBcJxwvpmnz9wErAIOoBLVJp0js9tXRXEeIGFxO/lWMtVEo5OcEU8
y+pHlj/NhDoxiOshEVrAs4uzrEa8PScwP5mtzO1zJQ7pNLx+FIVMmYIpZNpEnZFySkjqeFSZjmlI
ZuVXsmeR2vtdUISNeSUl5xW6RhVFwHO5UbcsWgbuQcDzJNk31N9ZMhsuxqrqhDW0qSZIOa6GXMaZ
a5BSjRDYinopTtbOe1+u2nVhP3U9cjlwafPTtUk0SzaTKs9efQn/st/zQedehzOallQ5OMp0+gwa
dWPhwfZQ1KnZt8aCwkEMEA5nSpBXQAQp4BMjwPJz4AgA4RPcbt8lWDuh53Qkd3YsRgmRVFXv9aOo
jLD4g88lpYRXQ1qDfp0/vJ6aXXSAv7tgFfc19x1SwVRDdowIU7W0vnjf9Z53aN95TZJJGk5vTeqw
du7JRfuVXqiuN0R9+51bjX1EpIiMBBdeJZNoZQp8y9MTsvvaSj/vVOU2PqgQSywtmVe68Ibl0+VL
c61is0A0c8f11DekR/PEtxtJQfalSQuMH5G1jX5gNR7+azcsjNSDmOJfDjKPdjhOYf/vXOjEDZf2
CyUgN5y5i4Y/rYsCTO75DiazfGfM4veHfhCt30s6Bne1YODtxNvDjHIU+Ilw1uO50EbY3ZwJLSi8
MoKgI75FZ9ZKVEh17yXPhR5X1ZnpFU+fG1ojkQSuoqPkxGlYACxGx9IvsUm2Vnld4CTeSn8/ILdl
PVBErUIi+tqzCWYqGqWHhdqN+y46XoJk8wVcqYOXy6TdOMEnZJn7iMuGsEGcvjXE4+mQ7GORP9jw
Lj7tZatQCQjwxVNAbB81mc2D2zHEdC6CKNA8A8jkn8poPq8xGzOYaczypevFKbIzmwOe0Iu0+EaP
G8SyUoKz0yICJ3Q4nFE9OjWR99nyWYUdWyG/aFjCRk1wu+f7lgva/wWwWqPqMCu6LmVte5TEiQ01
NxdKh2KDAnTzMyQdmfdVy+1NRym3kmWgEFljDmGeBqrCiAWOa65GPJY4+pJoi4L1QVLgBeYtinkr
Pc982Egnl+QLVXYTM/8Tzt82tn5OMMNTYcUJrulS2cvehHp+gM44gfUw3IhUDJHxJimEb/gEtUo/
IsPimbb6/tQpiWgOjYH7mSUHHHAO5WfXu3VHnmKUNYM9pA+xd8oGwLYHkuRfQBld+b6KwFFLHK0U
Ioa5pE6cMSvOvUupz3wyRZfuqcMc5cfHerCOtnRPAmPJ4IxSU90WknbJw5FOragLv0XyrHBJIJPk
TyVNpuSD8kNe9bMF2rugxMMisFvGagE2tUye+VbKpGV2Zagat1RlHyhXk4CSPEF4FIoXznXazgoJ
eOFlUZphUYrW8/TMC4+nUQYuix1LP1CtixqmwzbUPEOm0tQycRmmWjWylg4fk9FTuMJyTzO4ubEY
e7VGoty5GE/Fj7Ab+8yDF449/czbCFsD+aq8uWEYIFHlFHLxmh9Nx1qDFCCWzI6JCDvDMjvrYAN2
15gkifwyb/VzjU+lDm6+daMvRLlebwJqpYZX93rXHhW/thLK8Z9uKf535j3ZK5byJml65/FySIbJ
MtDAsUofSpYWYzx2bKCW0OTCChLO413gUQNu0mto+qn7kuc5RB3eZgMa4oTyFqmTmsHxGYqxVWlu
ZDrFGfo5kFMZQyOR8wj1gx0njqeVmOc3KCJbunzzyg/kwly2WJbn5CL6/IqfOEOslRWhEPrYXacE
EqVZ0hMJr/Xs7EI/b7kgBCzy2AytSF9YSoCp1Cqj0zSTHwNSEXjeBEK0dOl2aYLAi1pLN8y3n0mn
KGCgRu9dsvijJc1MDzTVaYvyjEO4ReUUv4wn9oDNDl4lk2nivSnHJfhTWnm6mvxGDdFJl0Th0NcR
ZQZMCFGIVGq7aD3Lo/bXY8126FKJLNpdFstVwNwrUDNEKR9K71ELQFh8a9SGq+Mtrvlfi2rJX6JP
8pV17JCixMV2X2FKJjiF5gN2J7QnKfiYUdxnSecS4QA8mRWAGx3MA8NTbu7gNp1kcdC862ONma/k
Wl6M+4fjEVRgHsLift1ahn0H770+ABBsujmnlZdN8/EWCrWzB99Ze4aq6bTiJpdvG9eL4wXWgOMl
q+Gn9fRtG4rKsjRWA7QWUpwYrjctLCQEQpllXQgv+XF+07yyuIDyO76kXWG5dAF4Zlsw5YGywA3L
q62KqpvZxBTQ6dyZJw32AP0v0YziDSgC/ILED6ojNYYNgig60xr+lf2YIQTHRCs7K/Irj9pzEMm/
EGCx1XVtDY6eTbrhMF29H5dSQqwbFdBHnRz9fgotxENOAlnTF5HQbTdVjrIoe2B/pUEkrRPCPeKP
1ycNoxELKsYEm6Jd0zMUpEBdYbavaHXaHSRufXvMlG2bPGuM1X8aw0SHc9A7tW/aUN7eIIFx9hOu
L+GglrhT7QdVQibHyjduOLb76ayzxkjq1bTTGQ8FAcLZPJoAsAbWS8vdqyyKQBh5M3VEovVTvBaF
fw8e5Futu0QSkM7kHgvznEGYNF1FZU37KJhcxud9or0jOpqg3tRoKee/igJoukdF3VRJD8CUAtQI
gaEnrujR/1cTxWJlHHkKIEJz1FC3Vdh6rCiMcDHlgBUWiUW8yNQu9F7y1ovHKzP3lPyV2qLmiYas
CXiw3+haUE5F9ychJPJY54n8WOlhW9FXXsG0Cl3MCllXYxFUKxjiKvwSEosUAbQBL+erF5RzJ1qA
wll1nO7NXaL1kSxiRnEyBZYZXHQIxTqQtx8DE5Ep3qBagAIewxtbABCQBJ6DTZudPd3RkZX3GnVY
k2OKE0v9nQrYkvQwnpAIFz4QoDa9+1QOeULs6JFF/R+VCcWAbTkKkKbDJxJ/lXsNoPbxkufwUSux
wHG75+OCa6cJtqSLTXB3A3fqF+z40A96yWEbuKWdTaRFBUbIsX72QpZTqzQExPtAexe82AwVSHWa
LwTAbQ2C66S0qh6TGElk/2n0VJZfuWw10tTzInRikML7/8wvvgDsr11B4YXdxRHuhre71rS8ialc
3ni1iIX0cuq+G0opWbvgYEHHTjH1sndPCSKR+LhTywLSJah0iU/s4O0fEHjPiIZ7WV42KoykNJF3
j44zSKxwtONUxZfqUHv4EHqTSyPUfNL5xgW3HaP5NbMWJmSbPlvExdYurAi4ml/ZsW/nOQqY+Wrw
KPqe7BJmOE6E3yfTjD9gJw8JdXS3jJwVrO8aVXJPKihgAAzNTdCZe7RsI2fo9/fBpV7anoAyUXSP
bnA2HAWw8nSEnUXnlrNZJa4B31M2tc1KmsTwdDtVzRM75ZKU29F9iNZOO/Z8C2Ws4CBVDCZ0S/nl
+g0VDkEBzrvsb1oXnApA6LHwH9jmbLyyo7Bi/N+QzF0YQlIy7r1dZCFakIDlBj3kNt2IWXOxFtmw
i7NONTp68ub8ZSeBKEdrIgnJ9DIXfoUSM7C6mltzHAE4/VlWRt+B87fqO+WuaI8LfVDDxbO03DO4
bBxi3PTcUGF7E+08etx7mSFLSU44zth0HTCXUS8/6TgWIGf9G/Ov9/DJLPEd4Zmfri2ml6URvJe/
lDHv4GGWuAshDS1Pzfwa9zqole6rgzkbTgf4ZSx3ztUt/d3sR6U2T+4+AlYLgbsPEY1BWQMK3OBR
CQYolWcmJ607gGEjRZrjXRYkmTAkeip9xq83WVwZ7W20feIw0ftamsSsCMm/6qDM1fmRxhDevfu0
6y662cyLQD+8VGt4FD0Qn/y/opRto50ZWwqjOwt3bG3/cHCIrA4fr6tk9Ykrg00EziOXTSHOq+nG
hdgf6rCEJr/2bevq2rdcRALr6nuUK7YEE2YOnXW/FiAqrvXCpa7h3ssLhzXhVqTCpvPj0Mbnvmbw
Pl+oap46LAufD/iedM9s2ihOUViGtsqdTBzUeRwV3bBvBy312x7krvplM8kFwuOJxmVd4HYdFOKc
R3mQPxnjhKUgjMR6unIH4+e6MZcufMn3yrIS3R2rUuYGYqie9udgY1qHNm6tAZQjRRNRj+Adq8fQ
FSx/dPKC9EVLQzu944Krny5HbBEUe3zjklkfwShtvWSWrsvYTRpbNy/2zUgeuWCGeRETyXRQAJtG
SZo6CBFelx73VaOhq/SToy8vntzG2NSE+spCc9GXzw9Byew3rU+/HRMoxPKwR4NkwnYRckKwuWh3
mlpM/wBGthchqRUvnIlPR7ahfOLra8lhCb4YhrgOsGLYIIq9UFK26S62zNm9bkuADECiweHTLTy7
KGJUQsUpqVV2Azm+7NfG9aMU9GeabY0fUPKVsJsb0poKooO6LPYHtfTMIn83G1Ap4TNmd31I9pb3
0yts04JfEzrks8+h6RCnT8ZNWaKxigqbtPvNxPIz2Vzxr24QQA6fkbME6xfHupFzAaH4cadgX6qO
EaTq3BGkhgIixuCJN52i7l0IP8hU6LPH52TmqGuamxRaWWkMGeClNjurnlhPAU8OJpiS+2MXX9ob
sqxi8XSFwFQajQnq5Ix9G0vTCUMPb5JLemo+wnIDHf1BM4lq4Xa3hV6G2gWAWe2uTsLDaK7pMBMO
u6v+h6jq9im8pJoYIB4k1nK5OhS7r6y2gBEOKWYtzw6IjAcNpW0rBbhb5Pirw6QEWUYHhICJr5M2
gtNxZAKGtjpSzhmdoS4qKObHjdqoM/oOlXdO05K4btdnUk8unYUz+/4ZnHFOVRls5i05dK8QpgrO
WcpyWZdDPK4NmNwclG86c//dd7KV14obXs5/2HdCcKI0X4Mbsa3r6xHK9KZJggW1Bc4z1qNRGcCr
wjUgzhojKClntoDxH/q9VfLxwiRd4ZD5dfuFZoN0oz54STeF5uhjSNcNfvmjjBcLC7vnadP/2a06
6+WkqljJQhtpsyPtxfsvGhNWp/Ioid5d8YFrzvfOrZLtKK6U/9P1RSkQOSCMa/84IbrVS0q9yTXF
1N1jgJMI2/9CJrBBO4M3XisvSGWGLhW/jybbsnMukf8SGaZiyzUCHbYgK3gWvWEF6z5IvQxeFine
nO1/kU9ITjwpTCwOsPL53AZS95DVO+enooaC0CbPpZJ7qPGUM1seUqZKgrN88NkpYwhF2Myje+7I
ktzD2GFIrHcDxZUGQ68LUE+9u0K/J0OpFla1/0RDpBa5NqETz51XpA3s9SZKQC33xc+Cg5+Hkz2e
WbeLUNiF7MCJ3MpciCmw2eSfvuaJzWiz8lFBI7QfhXY5Nwbcdcz96jFFFTsRjXjEuuZ5d9Z3zdhs
O3oZYrZhDFeVs+fwS8F7xhkRVOBuYAwsEcNvk8yXKOdbwovvDTyvqtbICwK8tASMgkUVDwxrW472
IK9CVopsH9J4q+hCePAGgulXHhQivYhZ5yg8Jt2V3DWoIEmic5vHCvpBSKo/yZ69RNP07r8yJSll
tLvy82dJgNNdwjL8HsJXRtEMmUSSf5bc40EROLpyPnVVwhzcHzXmc4hpwvxxNvx0/gpD7qXelhxZ
z3Ks39hYwvRCdjYfurrYIT7Xri4+Cp4LI3Kh+5NvtU7zs7dRqzzZLAMJhfDIiD1AXTLPlXH9ulE5
3ZLhQJUnlEc3OqB4q+hK/1zpuArpXstoOEN3MsRpjG+hXTNAnJIOq0Z8QAV4+h5vSKSw0bmhm+J2
GrpN0rOYRd2PV+Wh3KUvIRdJgyJcAEW8vGciqLY/WmWidimrtNWej68mqNUPyypMImx9M4wavm2w
z9jjoaJzqp8MtpmMEz1vOmicTNocSg1o5qOCBm++wWjJgpe3Ca+nG1XCWM4wO8LH8CGDuLB1CQvn
EqPcVL8/Pu12QeIskYeRC2Y4J6dMnt3z5uiedSTeYFtHFQRMjPftIWo5DJKbijO4PPlWJgk3lOC3
Kwl2n1I0fYDDoMo75kaDSd76v0lAYUKo+0YkFZGtPPvUH0iClB8WnDZ6A0ODj5DW6Bx+9U1dNmp2
KfJIPRIzbujhkIvpv1EflHtX5wD7ndUa2KtySJ1IIIhtLYm/YpNY6JIlCJ0ExwhLIfCG/oeoh1t8
jdODM5hiTGh+QSHIUlMwFJtFDYmieDCBFb/bGgi6h11WsZBdO8r3/h/yAjVNU5dvGX0aPL4bi7jP
1mo3f9uxh0cmLyEEXcS/oTtzHLzVh5Rc0CE/7pRYK3vo9pWJev/kpovNvGtJBawnn5Jyy7RQ1pok
AnHGtaQxijZrikhujjSVMcoIPj5TqCSF2HjTEKcLi3E4hYMbZGbV5q34rknrq2Dy2uV/o4d1Lrc0
rN9Dh3B0vVRNRII0/DS7Zt/ihld/GyN/9ISZJ3JCHFzMoez0MTGMPuOMwDds/VBqMWt/EHvpq9E8
/nkpd3Jm6PvKmmz4FWhwG+a5gdlDulL3rZ6xFr/F7AAnhymFLms7ag2XL87t0h0dSI/39QJlFNFi
y7p766YR/w0fcZAvf97zMk3Uor1l5tsffQRRXaVmWBKNeM/G/rHihR1nURNNmHF1b7yTLZfiN+++
nNcNYLU7O6e5nYIw7xo0Bccm8L+4KU5WtYo8cYPt2PIi+WbK6cCFMCxZYdIXgOQPvFlA4g0B/g7W
DP6sApFr1FHPvYxaSlU7JKXUGXOtxcv+rsijomrPulOns7nlakGZ0k53w1o2TY9b6TQ4Gqu5v3wW
nKeGmypOv7eIOTrHnRwYe41ArVQ5GNRGna1JU44y3DJ08buVQTCnBOaHDhMfDWckx9qhhJY73yj/
EYVvKShP7d/79RKhp6Py7wNUB8NBWmkDCNWgBvnBr118tf3IGwL2+RaZETJQho3YcIR+fM6FfntL
6FGTc5Ch50UZHLW9GzFkhnbbPW5eWJ9gt26f6sSN7wa+Q5M8G+a4WodDLJG7lw+cpDK1JCWD8uAK
sQpPKOX5aq/FNiQLVDadQ+zEu75MnoWg6i0nf1KyDP22HWV1si4tdkH7V3wXwMgZMJXAjAyYtax5
mJNXdxfJkO8fnz18XNpQQZucrRJjIBNifVMasht65gW0UbisbOoackotvIMpEEcui5LyEB7mHB1+
n9f6mkzCVNRro0acLXA6ksYUXOlJq3YkbfXdFonz3Og4DniFaapabvqiroDqgqXiwt82/WjO4elc
p30lFFrTxSo5q0YhWJB+7f7TrVxJdNVFYX6uKjhroOgD3flRxAWkHcDtCY06cvNDySqy5/4pyhNU
NrFQBw1BDI00b09jVvl2STcEW//tsc63XHLR76bYocZBf014hDvpgDR1APtLhTF5/iegHLp0Kupq
yZtCJ1lWyVCFftVQP8H2wTX8WMr1wWpgdoIQOumBsOTIm1qDJmXpeSmNaYqEpM8lECoaS9q+hU8S
oUPyCJ+y2QANjw3N6XoxSSIvYuyPIWgyYSWf0dEAXzIywBkGYBMfcqLe5yiyOA5M2sMhCc+DtZow
mHkCu7vncEh375MD4N/ve+eEc5O5BDCXcWADmOn9SSeOFuwZLff+ZDB1WvMnYSOxWEB1CIxUz/kR
DuEYjsw9Va/jdRMA0cYHJTlhihcOjjRI6tfQlLeE1Tlq4Juy66fhXUyPhOXamp2XoxDEaEoWu493
LUTnfoR5r9ngqa7QVWiWMoxMvnh/QPNAcTeKEcRXnzrjnYUlbC44+7hFt7JIl7PhsbE/CqG7ejEH
SgIypYhsV6MJMnDITgXReLE6V5DJ3oj2H4IeDINMzcMG5NvaJf326p4Gn+icf5uqaH4M5JGFpUK9
lOJvgkCCiGaUbMWE9VpfmukoOo3mBC3XxpQTzMzWaJRRexvUOGcgQsPai8KFU7AWE9bg121XQzWg
lJT+xpsh+joOaqSFp8BX61Zh8RRqm/XtzDY9pQoBZlEHZNDiB2Sxnpk74m31tVAGZsTCqK6y4tPV
y09TpI8tb7YxzVi+mWmte2ugWBjRTPs3KF3NG8nVY4QEUBJbLZJXHznikCnreaK++Wx1bAmhBXxZ
9SUX+vJXQ8RfDoEgQJ5hJLUu16YPmB/ocKOFWrl+LEY3JQXnfJ8sdugdFqmoG6Gq5icktDKHbFND
Y9o8p7dbqNWBYbPWhU8Jd+CZA6ik84DFTElagb1Yil+oNTATKUS5VyGDzkofHJSptik28Q3qJtFu
yYsAhC4oVD/k++5/nR4TlCkrzSkcDp0Og9thMTJOP9z1GwIcfCF+gwZUX+mfZu1gHf3WKmu+6xLp
jaLeKvLlKwRjyVj3FYzIC95VwygYYDPoR3/DqpPhZgOgGR+snqWI+muEABraMI9wICZhAJ2kQKGj
sw/Pc5WoO84lsfWrwUcOvWrrGFMJiIy00EYIfyT8g5hMCHH762OlL3LpEnBv2f9yqthRFZXxGb/z
IttXjDMm2WXgA6I1RQjYh43McuLmG8ciQ1iehF7pddJ0sgTBaCdru7/I8XkE4dvMMZKP7BcMGxPk
hdeZNaUd5PpwEtkXTNWbkoDkPbiM1tJqsxBHSXp1RQ8vtdJrulbFaiWsPukHwguPk4pGg1Gugcg+
8FptGHUPgtSgwTDzHvXXO62JzjMKNu7pLs0Ae6ay9lB0e2nbSSD8JjBdY/26Ryva03keViyI2min
UdNAJwCXBZH1tT5OqSwEq1LwIdS0ObApqNE6YqrXPObJbohLRW6wQocYZYRHD4a2uJfJFqaR77X5
0a7rhaG89QKlggcUpII797WlC2BXgyg1M4ADuLr1B+5JHYpDHc3sLHcmIcEjOf/SH8Xlw81XQsNS
Y73CJ4tihQb/LcO52y2Ia4bDopqO/L5jrhq1vZ4BW275h/7y1jN23wrU2GTIC40vRAo/kHQ7zz/j
jH1kDHfuDdl9bO0fMwaMAHpOe+XtkiEjGsN5Yrs0LiTK/Ehwy8acknmX3lolxtRUcL9lOXdcC8NG
8fnsUJArpbt0jDgTrEvQGS4KwX5H90cbB6mfzmgogcl7h+CCLSyfB1h5/TCZaduj4wZA+FevZ6Jy
EIPHJNuz9zzBmrAWq1C5OaB/8V+mpM62qcZGeYQf/jlFYjye/54MIRyEDgZqdb7WiC98H0XWmJIs
9sL9M1+6sasDIM9pWWHCkLLIHeCPoNkhMZRECDIgocTyVl2uFLn1vg06+5U4LW9qyERob2OnBbfg
EdwjsV9FKYQgwEdz6jy7Kxiqzi/ip4vxl0dVtbsi1KGTOlGvQTSHiSB/xTb9hT2ZZjg8cPTgZYBZ
rTqXELbLcpKKG24o0FNsjnRuSy6Rdrvt1lisojFHsT7TuLNokW5EzLOeAWboQQCGlpdQKbqBfRK1
LbF2cNFPwZh2gjirdW5vwfZUJiDqwvzqz6NsWrCSMsHAcm/Tu2HSO2SXxV1JoMqVj8X1pQzolPs6
WVsYS5bSYHJD9wezqoWSxtDoyCHYwJSm32xUfnQsRG7O/HoGYwUf9za2jO7jD4FdjHCqnCvV2AYo
VUcy005UtigzFAq8ZLgRNDFPc3DrQCIov3Cb4OPdIIRcbzHPWWB0UH40GpmB8xJwunZqAWIZgnFU
aS6VDqu4X6hQRTFYQW1SiHtQI11+fXkUK9t+HbrkOwJagjpXBPhauiqpu1DBdF3/s3GGYhi/82vE
oX9A1QtuDWljR7rLGNGKJabLRpPgowC3wYw9A6M3FNcJrWQXwt7iJ5S4S+Hp61S0hy/G392pM9FI
XfNL3eEO5qvRHI5QLpdQKz20YtMymk3IqQ6pMVt81DV5Dtgg472+wiOufJKemwBxPISs95K3hvqu
Iat3IpUJZV6k5GXHlSg6J9qRIH5x3vpdGO31fJS5zlmmTMYKNFLI+dfvvYs2OHVXUmMI/3ZTYfaw
Fy2K269y2N9ztlJP7++ANcI9JaTsdhPHAkC6vYcnd5qaG7M1JKjU9/wKNis+F1SbQkw9i1LBeilL
lg1pNGy9qnXHZ1oR7PFU4/ieKxJe/YMgzLOZHPw5yqtuDw4zKZST2Hsz3fbaqimPPiSrmZ644jnV
YxioIlxfJyZWdGpTkVcaWLxdgvSSieAPJ88KcEOE78BVvdGFArbtPs1Wa6INSiBThyugv0DH3jt9
2PY888vOoiQEKO2O6FRJboQ9FqwWZhqndH089WwFiXjG0icO2q0u/tW7Jw5XrADR9NbKV2Qz/4oC
6ZQQNS8pZNAsIOD3oSHuyBpHuN7F8aoMzp2oYzqnZF/DIv2morCPk+2xggt+j0oj8xZbbHCBvzop
XnFK+1J17YmJdnZN3bQYQRE0NjxPMXudEAnVQOmscD131zzUwueKDOKHzn4YhVxEjhftZoHoew5y
RpPZO8xpXfMBkYKqw1A0zXeRCCB70n/pwDuuk2WgrasmJ+Etmug4+7hMJWEEhU91w38LYSbaHIV5
v8FLPWI3+tIk2vBM1smODINnVaMB8G30ZmdO0LysZjOhUcLtqSOo7Zmn3QxMhTVYs/EMsjwqLNfs
86/Kbc/eU7n1Oqly1ItXQoFdI9iNuq9x+ZQRz/iIKA9ffYhdehYG15X0u+KjUPCkkF9YTlsrN9L5
uUyGt36IH4p3hJTPMVn+003zbt0hyKzVIciBI7iqeuaNYVIMZJubfSlGZe/Qo/xyk+ix2Ho5rC1n
aLQsIGukdsS+PO5k33BucweWESYMjYHnQG5yUAAoEvGuCiyb9dpEkCTKIPWw8aOxTWZoRo+Plsy8
GhBljlSbQu9yOEv76MlXL+ORqGmTKwEp07rZoLm1TCZL60Mn0a+fsesHwea07bVPn/DUzO9Q+KAN
NLV1+6bPUqLDJYEKs7/ljy6kQ58JEqogsy++ykmDMbvgeJLbblRYipfvN4onBAL7iXWSM58w3O4i
lw6M1WJAZ8ynW8hCvJ8tBR+dhubf/M9cwdLtZJN9pRJNpCkMQ4Xas88TAe30U5Fd9XkP097rQ2tY
Tgt/On+weexdMNdeG+o7rSASrB6XsLbsx/m9D8sHUZt90kxhFX/42BR/k4sy2Q2dsIHvRiyq8kGT
ISbR2IFI2cS0gus8iX/dV6uT8oAWvC0wJus4Gr96J9ElB5hKA4pYLQoLBMB3FLaNh4mlcbuphPGt
K/sX9eF8ipGJLeRL6zDFOPeQL29HlCBqAjBtEu1RLGjKGJn2P8MJHFrXs+C7OflJ4IpdvJjf1rif
qAj+cjc6krWwwTawtVzZTQFPUHMWJAJ0E+ox92PxQRBJuffLcDNhpdZE2Slt6qOUYs4ewgtsvVV6
srT+c4K0GGSQa6Qq6aTl98ziEkw5A1i8atRsiBRjFUM3qA6ySJ7AbSe3N5ixcCLvo5tlLDRV1xQd
eu6NES2xI5q9qfqJ2flVAEm5YdKraTyyi1R6W5TbqigTP4t68KA60zKZma6BKPvOoP8fx15CCsYh
lIsbgOQu2sTH1Fc9YbOgL5McovDIAsgEJ2StuR9+jftNlzztv6HSgu/rQXYDI4Hvgi5IleKmPYZU
a2kvFFyydR3RbvqeHZXWIJcZfSpj1Qdm+HruZYF0TuHhQRp0MnCdRM0DXMPckKe+Bdwj593KEfFw
DmTEbJ5eWUB3jddE+4xdCW0wbC0V/79JRXWPLUwj0BobNa7vyW2gJ6C4ndI8VwVKEyPtV3n6fFZc
GDe6RV3vF4r3I1fSoDZwKLKzX07pZ0r5dB6tHPjut4he3VWj874h5QYP/pOHCv8fPu89B2iUaCN+
/PD9Dh0PMna11cnorKHJKWAAHxsg0o+L5WglUvLbZRGOgDcXfxsSz9HjOSaysw9SliMacbksL2IF
TYS78GGOSyTssdsYKdjQZaYnCylTKRcJan3wZkgJEQiUvHHEhVCAmFwyQQATWLoU5hc46/OA3aB+
xCx0wthV7zB4lZlH0WMitJ6Kc8d+xVSetNSTVcVO5BXSlYruWElMGGUstcJiOlpglPLRY0oHuUPw
vpbdoVWiqMj3voD2ZvJX4LB92koSZMZPxBdCgAX+0t2hZtAE4PUMsBWincsnuhLXjOHojMiMAPv6
smBxEIQEKtjJHxXUU3VJLgxs50U29M8mHmmkB8d8CHw64dZqFLrax1/6rxscvKNJWProLsKnaC+q
0QCHS7X62+hTdiLj1hgfOTzGBVyx+OPK7SOtJvOAxieAnZ5AyXDjfGT/jfJmVYOj7sTpQUfxPCLg
j/ScdHsohsJaH5Xm3kAZvg1dqd7KsYqvxsy/gBDjYG9r+DwKtklsP35Q6Sz8soOMuMQ07b5Uqkru
iVWxhcij9s81VdnE65M+UwXQTqVxlLohYAykeSn1L9fZY+Zx2jUREDpaaB+G+B2a1pChzlM+iEkG
I8Ez/iGQJSaPsCWYhrQcBpsJJqitGgJm7ezvbRttP9SeuMHvZytb9B93yH+y4zmDZjMs+1GLU4AL
/rI3xQ0gbUm0g/p8oFmQwikWp1+m+jiNzgwSW7B3LCfLcLzejHJomAWpKW7ApoGwOw6liaU8pVWo
M1tdB9FojKn53eni/GEyigkJvdMXwrHrTp9l0hgKKNhPuzYkap3nY87I/orPCiBkkfVe3mqdgiNq
r2jsJpHYbyWOd24d37HN4YL0A4LwV8PNESAWQm8ugzoVJSTbBE2hkEqErp+tyrCmizSJTJDFaxag
6Zeg9FeR9er1LQAXo7JhiVCjkGgwpauw4rKqnS++pshbMCCoOsQoMQQv7sfAlUvGpQ0GEFhY5xl9
2D5yXE09Kt2mZnmPhbiRvX51wFkgy2WBLWf11mI7LMCVcLKeuVE/+otiU06pvSDdII9nEZddwHJy
+dHgFDEAQLv/I24YyLQyOIixNnFzVfSmAVJrkNexSNLUaeZW/P5ZWaGc+MxSt3JNyqHYVLTeDrDb
Wtm8jfvN9BM6iq1+4RQsfkiIG/v4jJVawd5qkmsLe8cq0VY6Srpg6sMqe8vjtajKkYKvSL8d+yLL
4poHsM29BdBYVu9zSNCxNQsn/K/kfBImijW6c4JBMdyCV5mlb0+6EBZsipdafvuBuo8Pfd68cOGW
wYMpsCsKVhSZ44RyP/s3q7EH2pIBuAxZSa8U42KI92C9NsLDBbXX/s+EJkPUn8BETXUKpft8K0ku
4psW9NRcB0BtpABdHWFnw9eY3QU6WaWU6+A5ytBZX8GZiivSt4xWRcnqYJbbZIvmC87A3bOOqYmA
MNNrD0TWwfsnv0P2n8tBQSGk8AErlx+wlnzi0c6FYQCa4k+VeylwMQBMXGZn2FcxmKpy4o9y/rHr
6YWx3rKGjefKrefw06ICq1v9mFG3fhTKHiHUDVbIQhLKIuP9qP1VjiK5Pj64tUuPBQa92Hx22VQy
y9U379ktbdFuxN9aomQOoQosjDM3rL2k2c8XHQhk/CsSDsmcxd+JOtVwomlw5Koj5u+/FrDNjvs7
PQKne01yAe3m4DHfxnjIf0piFmiHzql5dJlxZQ13t7h54QSMnrLwk10Tt8u/W66AHz3raO4nj/rb
fkuSExEWiYLluNPuRgSSU7Di9YAPCZwPAd+MYLrvygzJoWofy9+0IKMt/uZ+bTHJ1rFy0x/7fAwT
8b81RCJ/1N3tex34bw21ZR1+VYVPr6vclbAHcxSngA3F2SUx91Sbr/gJ9b1m8oEyIELAvprfd5kH
6D0I8y2JqF/7Pyf38ZM7OFqGTkluhdneZYTdjNY8gH+89W4AM1EWamA6q0UrokVaiU84h6SAuIHL
8/bRjS2hFNFnLUyTTEhwseBgagOavyyFi/hvTvyNO3TeDaEASxk3RwFc2iMZmbhYzEPt4T8dDwd4
ap96FV5Igl8LCe78mPt8+P+Yj8fRdfQq4Nh2wePe36nbJAWvAkhOOXzBgYqI1hM8PmJv9We4vwbh
/zRexyxt5vMoXkgz89XAt6OnvnU5+Wx4N7rddlhbFIQL8/TRpsyYQh/lb1tJLUrOmh6g629A2Hpv
P8ZnfRJju4pEe5TUw5fJARn1cW15QqDQWnyc1zTyOn6JEFjzVpPYK1d0qR/XWSMae53y4Vv0cFQ7
O/oiIhe1KbT+M6eueW4/mtooxodLHpsAutjXRC8YzkfQiTShITBVokM5FI5HIR2Z2AMmJBzlfsFS
Bchjqo30vPjaQHu0mEns4cqYy7wdh5JCVK/Y9lNoxeZWm0gkl5fdHnSuKiVHxls5pvCB5lzMINH6
scEQKCHcFuThy14s6xTp2dVvdcUN8uUkacCUpK2CBtpttrZe6I7SzHrYGr/4Y5o/pEp9GiL/l1fm
eeHS4YWkZZWjG5SfDpIW6sr7GfYgpwV5+8OPUWTwmOxxw/W4xbEdHiHk+YDOQNQWWU2C6K3JO+ta
0QiGmNS2sPP0p6cBpv/uwOc0Iq6/DXbvy9SP+hqAw6ZVN8YcpunZmlYzyUsMSIOTBKoyR5C8TO+L
GG8nLHOhzDOjlUQkd9R4+dmgGduroFuzJKbG77OKfTmM5jxb1YpDTxWV/JiyFyCxvua6oJNZxehV
vWYRrWuLuwLguKET7D9eqa+P7fQxa2iiHRCsvrkU0epRs/DXRhJ0r7yNn1sg04qKsViCi9cNuCiU
z00kgBVlg/Ja3rPokBNK/4744klS5mtrUAHBLmwhu4X+7vi+z2ydNx7s6UQz1aI0btvaeKzv4aYt
ZSfpqceymd8VFOlUzdjkZMIvykrkL0Lr0dbM1bxNXJgNU4UccrnuB10kqwRjOt9P5h1RcLr//Ldr
wb4+LawqmhJqmjOG+yHI1hmzJcKQGbkJeh3V0r4Dr5HSytb5QkGGaQJYuanYACjkBu12hDrfgEbf
NdYMDGYOsAyQdqhvJhIFhQmXde7+wQKzlVlNGEfnlpqKyS+bv+xz/LDi7zjOI8Zne87Gi0LDMZWT
XCz+wCEyuBtE22vT0nWYkVWnRHeqbhCR5o8xiE9gCvqLP6XeNoyn11+1P9Oe4zpzjwx/nIvc9TlF
y6c/wnDgkB0aEusdDRZPsA+2Pq8spmva31LELcSQ2AE8fPWwgNBNatHeehQNCNGCVX1CwhwDm+92
83COVNgoSO/pXeB6qDbaUWia2KwlYCRvyCYUbE95VaLCz0ZkJls5QosV9NITHBi00rycDA5vOfgd
fsA4TY51PblVF4/tHPUYAz744ksfoWPr7H/Bl8wFkr5Qtd6p/6SfgmVDAjtnr8tfLqAdLbZ5hctD
3irjijK6ByvuLzsTU0l7eEFCkmRwdP8kujnNm6yFyglVy588oPVI/CBdpIF4YBnTApLB60E7hovt
geZThKxPCrk7Wjfi6ZwqWdDJh/4LHiQiqBVHYc5owhRSc7yvu7uzfWXDZE1XHHKtg53q3H7pbMVL
GHlNmTFUI41P/Wxsp/NdfAnClO9htw4eJ1c0h2ORhnmKjYMXZqZQrXfZfsn2bgAbSQin2btq9wgb
tb0M5pcyxTx+GkrQ/cvC3vLvG55kei7t6v1yqt6pHXpfXrR4sZTKK2XuKg5TcNw5z3LkiJuyYbBm
net684qfERBt7AZ2SLSFidKLEpwHl0ZhOvhrKdlSnCRy83V/Kd3Uuxf6YspIfNQonCyWYwBQwHT3
1YnqjNwsQQggfpl78/t4dJotwcMoQcsAt4iUqKglKkTW01El3Izads8Wl6HoXVm37FdYg6eTeXNw
8MriiULFAdJWIfYBRa6uewQcTfEZAM7xDh8ybcU5iqDRtx4tG6PJ/bdfwhGVSn9v/tgsCX++6NcP
beHannWgWkMHJKNVaakxD6w+tK7+T/Dcj9Ab0nb5a+K+QTjhWnlSaWhsHyzX+QMwu3/H9UGx0Okf
fKJLm3vCn12YwCt+IGFzBs7N1mYsv5mOALJi2GUzDrpL2PlnmvvWVGALu7BNY0+cCfo1OZIOxYkQ
upKzjXwe0+PQWw3t/NZ/BWdO3iFnzEZsATRtOyQ8Olt1D+JAioKDT6BVUqZmJnG0htsIAtspcUtt
ge7/wtgrjvzefNQfmpGsRtg8j6HWeC07TpRiG4NgP2+fdKF27OfAq6XG2j+EKLfsS8wZiklfH/kO
WfIbBLMhYWhxWtkwL8PHtAYVN7dsan13WyVaKj57udMvfVKQSYvkPU4YiaGztM3n3oODJIKmYgFz
9n7GtrijUEm2WeF/XudLxi2q6ywipVMUXC8AtgfwifI+C30HNwcOoz8o0de8UKeT1hx5uq724Dok
8B1RhprVnUvxfxmPrjOWDiFyArWeVComFztSCtfvLTsUsRRSyZ4JT11oOq0LBgTnvrOLfHvmG9nM
cSNlCS6VwbnzlTNngrqFYGJYQUvr9/NwmYQB9GTHiVv86p3ZhWdje6LWAWmW/XIar8Bj7BQlDQ94
ZMr0lPa/uCxy7KklkkRaW0t9oNNbSEG3YB4daHlF7fzXd3GRjwdLJXifneqqXSSJ5pjjjN8kNMm7
WTVD4OIoGIfSu8mW2chvuhPyQVDfqSaQ1IJ02KKHVUVq/25PIkhYBz2zZZnnjouRhFGb1kMpblTk
Q+EyWTs8BrNJL7nC7FjkvVZrJjN7rgtQb8eoadlGzoYaYor+na/hYn5OXtzq03AwPO7vOL5svTky
cKFP7DmK91i/FgALpy4BmOO6DaXXV0y8n+PQEFDz+j6eQstKI79xPN1BnPTNAQZNjJgJC0lQaab8
4fQ8FYYUTCwoJM+M4tbRy/ECjEJs8LxN8yNOI4Sw+R/dHiJ5MA+QeHpfMVcoyIpqoGB/n7RYUOMI
x7gWcBeC5apeFSGfI3i3/tG/kmOC8sfuQsrZHuLaaDRGVdIPrAnLG/ryuSP2EYFJYdBAZn+3FOsf
ZIoigBIrNzJNx/uLYJLV5U2TiA1KzpSRJjyBkrVkukE+78n3Rft4TF8LTnYe17e03plMGEmxHbLv
YBhysODhmf2aXSxoO0N6hFsCqXcvl4qKr8y1LVXWJE8SV85EGNudEgB8xw+V/CUGUOUctz2ORP1j
9nQoMopN8tXP4HM3OU7QrSbqtqnNolKFl604rL4v6M377rPnq0p9gU2SyIuzzNlvBugAfFQYM0rn
aEQXJhhHMOCxsAmc8jyPHE06jBBtSsWYZpHrgn1pZtYl/Gph4oM4yAmzNxkJqV25Ddi8IRtJiOK5
/23a5FWSHfSiWXODvIzQwynkf55ATqWlJT504arQjw6/wwFfLKsBurCSMrQ+f67pMj//YYOcOo1u
nmCdQgl9tnLFNsDEkKSRf1yGmOFMIEiOJsQyvn0rLSUY59TKXRV56ArzF4WkGnPX2GdLJ/l77IB7
otfJUCYRy7eYAO/K/OHnsCSD1YndBIstEXAk/MoV+d+5hWlFpmtxrCdNw8ky6+tyPxFEG3yavDvh
V1FVu5+UET/OZaR7Cf3uMD1UjuxqxxmHLFqqAuTpXMfxCiMzhCX7+Aqu0XObyECGVfidLZnQjyFQ
0ZtlnWjvJJZOY29lCzjnpVha/ReG+cU9z9r6i6p/yBpYi5SUfCt9zJjIxobKtUEGXt0G1sXxAk3r
X7p3XOre2Fxmf9DRvdVUKQpX5e4lKVJ+o5aqwF6d2N2kj5gSdkG2GJ30Zr7rFS7gWkzLK3tx6JTS
d9qO+/PXI3Zr2hlggky/+rium574zG1/S4xLRUnEjjvt+kvB/C5VWZuk8QT56/DOBcY1ypu8lqqD
5ii4zQ8kXe4Wjd7an1OGcyUHY4B7V/5to6bXVFsvAFnYHedLuMappvuYXZxFRRmeWPxIiGmZkIGj
CUP2u++NnfBiQdrZbcnlAIjx5hRHyARCUABqqWaOBx+ui5n6jgV2YYUHPX2Z9bN0eNjBvc/xxGYA
lmX1KgI8EorFoMI6ctN8Uq0VNZaIh2bbc0EHFOQYRH2cXJnrNGKw+LKYDjW/WcBriB/hoFvU/J/6
/x7FQHJq2OypN04fItksmUMDeZqXyUH03HYaGAIkmSxI9XP7a3oBe8nehKgo1D9Nek2fV+ExMCwm
RBz9UlNAESOPleDoL1c4wukOiR+pgiXSPZCafNt9tM4lSr6uJSQbYfBAonUoKKyVCE3QXtUyiwMQ
LPZm3vS/pLZ/7b4SOAo+qj1uMa8DoO0BwREs68dQerlwx0L2LrS2WJy0ssv1FxC/C0PSSkbyTo38
UHeb9X5ubBHAKSqKR1kBU+0hUtoqjvxkbYJ38Sh+VoPep1cKk6aah1T70KUpgBrOyMaO49PGnPED
rlIUISwJVrppBD8bsG4UFfaDWyDOLLONEa/j/B3C9CvgGpl9875USkZQfCam0faII0ZSj7xEgJod
Eo7RSOdKTEr5DjIiX+hwZBM51ywHz9W/cpiQXYkUGo4S2q5VXtK/PRFwL4YEZJZycZ4C8koAFjQD
ftQh5219aMVKnJAlx2Bd+RJ+2+9L1/tqR8x/jOs8Spg3iI7wpPDK4NGd+K5HIYUabj7y8tX4YrI5
FaBpBTQW996FKDgYyGg5bdATtNc9iVtDZb+1P27pajuLGbjkfWev0IuwxpG3o5XNaxxXlKqBpvy9
s54I/lIF++Pj5DdyEewuX+QFAE8ZQMrpGSU8MByIJQvC/LS2ck4NQanU0r0DM6bOhZGVAKaByQ2C
vbgldGz2QBCwLyGAzMQhm7uMMIxaiYurfj0lPFAbauWVvWnK2jwUYk9w1rFfefLDJhX3TJLK2KgO
bORCQxDH8nT/4bGwukjwPKkpqAgz+PIgyFuVSc8wOKk4pf5da3BLNaNGy7QrayrtJ9rtspY5Io9N
/Cl6F2oXTR1scbBT0WgtdGOJTidKB8w9W1uEN+9WIvMWrT0DkrwHgeV2OkYO0T6Z1EeJ9CWmSXsl
v3qRqnrz6N7/Hquh/GCprjrtlm2yM+s93/0jq+fVmuvNw2NfnYbkvLYso6mH1k1yBoKGPD/LJLhN
O3onPE1QG2LU8y0I9utbWlahJMSnCinllsw0fRXFB5IAKYg0DGRaFk23otV1DIHxD95ljJP86oBy
5FDlLpBDIHhXwl571ZBZOutSsIE+om68UMAy/lgHUuuZDyq8mqCdrg+xmnwu897+1GGy2nhEzP26
syCLRN7uMBQnYpuMeF6TrPtNSg0aX0lSVG7axRfF97TRiHjdHYjD/Hk5hUjRwfTZ9axtsaCRjEnl
9LqewIoQ7kidT9ueYM+EZKPBBxJ3Fcofm54/DC1C3F1YBOPfoCU9oKAnvCH0ptN6vTWcoOtozOjj
NtSapRhW2ri2GvpnsyN23PPhK5I3JWBAe2tc85zPx9GxyOwPZ7/6K4uMZpk6li3UayUPtZ08AvwX
cn1/O1fl2AGjv6xKCktn3T9sv0AQ8ZsCykWJejJ1Iu+PCqfO067QH9KTQvk27IRFU/Krl5V4UUjK
lNDp/wIHW9K21Th4P8n3S6Nazj/52ZRcm6AK6kROQ1ICZ5vrF3jY8GLEPV4bcnZ9m0js9SrEz+4O
4fLC9hVGzNvTN3670zUfcLIvQLCIY6vjJZTsFDgotGF6CvY/zoRhyb/sczNEh+FT0n07d0dJy4Nw
HoLaiGwuRTn8SdRyaUSpGFs3tgCI365vPw/zXbDG6Z3w8mpIDLiMv+ZjWaP7TEyTUsc2jzmR57Ul
UwTMZAfj0hSz3U+is1KPp/BGhzKje7sFcSTf4+GHLKQ80W6ilGh6XSs1vAK9RkHBrjARFFNkqrj3
8ulfkmj+v47VSTS9Yhy1XLv1NiBSBTLrmCpy+kGNSh8tFyii+8ipedMRdS4bNIj92l094pWD/z9A
BMYsr8Vj5KEcEAqhSuRktet8q8wrn0NqsE9oJPhaQSQMX01A1oggfMy+b3Kmdm4IDEGJJPJkAms5
yGZYV+i0ZDLDuBlAQMPRVkaaZ9gNuenHiKP36Ul1pvCH5vFgjtWQhNK4Wv8UGqSb68MVDIpAV7QD
ZTlh+bW9HLeiJDkF70OgGcPIZQ7OmTG98uBMH9PoNcz0Yr/i5RzBU8hyaDkKu/qh4GmU9r7/P2VN
nA1O5ft6hWyH5lmu8WJjt4hPXorHwSNMTKD3K/fwz4VElUtRaA0Kd/hcbTL4W85O6v3ZZFD9m+ZA
NUuiGXGhGLHoVd8WFKKWZjQX7wcYrWQ535XrAJxbPmn0GrAjV2zeEwDwurepK1qytEhLANKaxEsi
ed0qYgjDqOhPrR9pjuvafqaRCoGotJZcEC5NXvohjmG7JPCyaJmsoZaStlksCoge8I686tpU7/Cx
oxmT4aSeXZXhQuwlKgrb1a80+FdaOtR5ANQxDxvDlPLAKz9pULPn+ERbStaebaR29lOHYEW/yaX7
SnTQ6PMFVLfFdwO87qjYW4We3p42UP+VFAIi+pLyBv6trFpG+eQWowN5s/vXajeWGAYLsZq4UZNx
IbVBfwE+o0yR8rt6ckEYBZ+MYpX0BTgpAXKO/rJZCfS1EJ8v3SdoyId2wZEB7Qq7N/Dg/ZH8RXVX
bYdV1ly6i3oI0GC1alIPnH+Wxpnb97ZntHOhpo1opfoH6Yzm7aAMM8pTZ+sOVuC9yrlhBlk9GZur
F6eRTMEfhlFV+/ogoBaMzP0goxxGWNvnCDV7G19J+lFl3E+uwvzmRF08qRVpHpblgO4iig25WZAK
e1qhenQFJfQYQD4fL5aNmHsgmScKWe4cZ2kRPLQXxI/NWzxXFr1DaMnj6YUgYcLuJWpdJs/EHAIT
UoDDBb0Pq8GZzfexDBfvd8R4kdZOxBJNl87Xp72oTqMcV62gQpGVBMxSJPLHMy6UM4sOZxCkNiJk
XewqiLRj0VBOr1th74ipfW4xvboag3a8ZNXfVXHW6x8lYYMlP78goIDfNhKvvd6Kr/hSc4O/vAhI
gfajr5aYAq9xLQC164TeJpvXLcgiQnWk4UVdyaKPOqYxyTdjbcxSpoQYL17Hs8CrhJ1CCv5Fo4ga
zAU7xlBBsL8uuIU6LCFuntTvAcx8Rdp8PrHfhW9H1W+oIqtgV/MDiIdiUBjvwkDNOhIHkNZRC8Gs
uWqEeTCW/jd35f+N0m53agBjcFy9kjbYEs1CqTdh/MRLV8QUmtjxaoiya3F90hzoaxpjY+jNlG0X
wEWWalPCn8x18oXzCvDTBjKtHTCaI34lvGDYxM83Shg9nkDz3joZKUw1fGt8l7a5quRPUaDnyzzj
yOtmwAzO0fADZh9hTlWoQy1hHRX7RBZSJP0ClrW+ZI4VddsY0LNCB5D95WWohT1GQlNGfLYpj2uo
n9+W06AU8wd18nvvn13yBCiL7xDTiBKpog5h+DvOfv0hm4j27rJaWZ9f3NGyFKBtBT/xC5pLIypi
mt1guLcmBH/UAHLI+BDQUUsHEAxWzDvI1XWcQ/hmjdW3cyBtgc52jssUQiKo9eeNreKHqK3ZsUEx
B53qjj9dVuICDDWMEzM3uAzv+AWVYWW3Dnb5hwTXvELhcjRBrRfN3D51nsaB8Gl4IEuPupkDcWJ8
Am9OENb8u+XvegyQdEROOQdNkO2HGvHVCTpdr45hU2isGW27U7hXsCyOQK3tsDnUC4EcLrYByxuG
SrhJNFebYbGIJNI4nH+FkJ3vwCcZCNETCFDE5XXvwD7u4uJnbaf+jpqOj/5qhHLE31V6MrP+Ngnx
3pKA4SQK6zlbBtCYwBxvc1/Wi3ogglh4QtH46HM+l5rxP7mkKY+5+EEqy2v8GDZ/NxtgMOfwJ5zW
ubMI6pXPJqW8vq5XIFz5n1D1Djo2CCEjCQtVTHdQdwJJQJeci60uAck8fMdRWWl8xjuwUw4A5rP6
j5nKhSFMk2scEzIIlD0suahtwF9TrAC/Z4wB9Iof/5WMj3/ETU2nmDkO3gzT4QdX0g362fZgBzyP
nUb1XC7KkGEpRTmpU9h23GusAFRoNGt9AYpQjqV7QI8uwZeBuqN7GemapL6Jzrst5aVxO3ZWLcpX
LLP2jvksTsnlmQj2+RRxpDjP90BiNCrxsJ8oJhqkRGhviDH4hIuzasVEamc83gCG98uh9gqPsHpk
iCFMcfFhaE9fKaUDU/AjcbcfvDE0RiXjgQWuEIvnYpNOFiCePm1ZUS6qsqsBvBnc039hacINQbyc
o+A+1hd7NyCSyW6qEzO0o4ylB8G0RL2XerXIbqkWCWv7/P2oP+iDyWgzg0qXFacJg4XplpgLtfK5
DQyDLwcJnZYqiD7g7A8bxGWkcO8T4Z7xH70V5jqFm5LKlLz0XjCC6py1N6tjlCuhmE1uWUeFJKjV
PydP9e7QXwU9DEVJyXZL8N+wqJ6nYhiRp4n01Tguk+kxaWpkmU+5LoCyIASYHz4/Y+5xEdcs+EE6
t9Qmw2Yz5IoIB8vS3NN7qXT09d7EH1QDujgIU/JpOWEVW+Ce6BZGxmpugeuDqs/jryJyhNPQNbkk
2LpWvGUXixpB+FpTXoVnRO9JUXDsJVJCPBKXyZqSB4SV1rhMfFWnBsshkCmPkdHL/D82RdUk4I5Q
E+DUQ5zovesfQ7cKwt9FDoSDjtMvK8JwB3rE3kDI0LxgyNpk+wWQ/6qORZj0xU0ojWT5f5QUJS+s
amQ3U0Iy38WUq1T1UNHhJJnmlIaUacg/TVSkEXZSN1Hj0OAf2Sk7M3I5lW8+y7ZjY8iTLBbQXpCk
DyDHFK7/Re9dMA65gwkMJC/75I3379jIKulR8e4h2hjq0qMNxuI4eXi1OB7XxEXOklHBbVNTl6DE
EJz2msCZjg1RTboyg6JGx0zJiWrhmh6UdfsP7hd/UAXOtbgyZAHC6olhFXZfsE68OhW3CB4dnncp
kkr1g3HBw/p9Qp9wBrxMRRAX4PFGBIzgpW+01xlVaUrtQnJ5d894xMsLnnq8Ni1W8g/dxMlWgfpW
X/xIOu1Q8pi0cy/Z2MD9v6iz9PYxOMEP0pfngnCzBCd3UBKbuFTyfCM4CXuQzneid3s0awtW8oEx
Bot0XSRKitUv8pc0Ib8y9uyV4kEzwWwU/E9iVnGF31ek4fBhJ+1QxZrryfynTnoqLTjWgtwtg2cq
fU+z6rEE/GfdZF53BAeBCxecQQmtsrYIu6oeoUyCa7ZlkUJw27kmXe4oIgfYV21wWwUls09o+/J5
wtWwmFhNvrBbJFDNSD+wuQNx31aLQqEtEou8duNr6maja0uA2zIXAkjsRMaAZfMv+0xOhQ0dtjQW
45TBnFYpWPwgmyxegSrxX6NFp1ITqTCmxt7NqMyjqYPEuFHcU2BQRx/kb9RYfjpufGDy8jdNAuM/
LFN6nylKEAmm95Sq/OQy5ChXoBxtacjf5hqICgx1aGFvh/Q1O1SEycmTPrBgx0Kh0X3bdrefupz2
3DF7dhlU/Oa64orGJam8sywkwcY/OqsVntuBauhZZ6OhH1z55f9UCGqCRWMYET0N3Rbq+GR33ivH
o6216Q2dae2xxjA146fLR3u9FILv1HgCQcMWGhRRM/oE2+bwPWghqUbTcN100w50S4Vdxjdov8kh
+kkFp5AReEpiBQmt0z2uxIH4jtV2gumywmiB7b84AoM5EyYM86m16TtEQ3Svyn2v6KsDV93k+TcZ
Kv76bLUHkH/MtWn/CU0Inc4QuMv1pYWrgBAJGRSA2nj29wjp2rgzrz+5ITXgvl9B4wqDYHC3pE4o
JXQhtmiG8JOlV2vyb/wzNkoKy3YL81Uerg1aTTZhjly+EkSWuBLorE3mjPwJ0uVuiTKzuYVrnn7V
5obhodtaRI9305KjAQQZJTR71c4+OyogyfsKkoze/eMYQyYu4ujemCiw3smn96LlIpm7QXrdp+Tm
WOBtVXxcRWYV+jMKm7L6xeUWanEZAERIdt0SWBHCbdAykfbE2RbxhA8Ke1IlM9mnXsWYg0rjW2re
OuPc5BZMUrIxb8n+3KCzQJX9oIQSloaE1Rtx9yggYl4/rzmuySqcCdoKCc4L97Z9F1xPt0QOHpOr
jHf+b05l5wSaKSO2JcqmgMN260z6ccNMq15ubq4D7b5jj/yYS2422MRlQmreB6aDdtGEY9ZZDB6p
bWrVHAYxDZsC6CzQastSduDN4tECbtG7OROXIZJIiHRzXQGMHg3sZ8gtUG7zOTmUn1I+sUvKR3bx
SF6ViXZcb3eZrTodTB1Tk1Pow38qgcueFWZ0cV9QDVxbs0dWDMHzbbSN13iR0KfUoDv9jyBvKXL5
IEDyzhnq4dzCYdcf3ML8FaSTRhV6g0UZ7BPkPGYI0EMzNZxhd2BJ92wacS9TfH/8iuquk/rgBGWq
UM2r6BpQsUx2I6P+8EmmUlKDTpWD0GCprBPldQ1GZGjQ6jf+84ui1nafvCvMTguWGvjLaY7i5ghW
z0wvfO+ekBuRRIWiEZkr7hUb/uejxxv7qrY0tFlb2sICJGfoV0YMjMw16qs+7L3OrxdiYo24/lLm
GNgzUP+Q7e8/3xZb2Kw6WZJ81ut5fAt8+HiAny7f2HwnGelJsaV2bNtk31NSnZRtMjiZhT+FjLGw
+fY1jCjMKif7QzHZpZ6KlK38SpiRyhi0NZQyjQQEr2iG5hg+8F1vpSo9rygrqwMaEwQTpBByzXGS
yTUx5osJtTsnl4ntmzptCyGP0XDO09+KGMCRa5JZ/ZlX/cjH78DcgiXvw4zWV36MFtLDsKv8Lknv
2Kb4nRgEhwRJArtX7qLdrOf56UzVCAhTVgbrS+VkZMqBRTESht2P5JgX8fjWjo24UX8DDRdQjROZ
w1MnAi0fByCgkBsYb1GAKB4LjVSFeePwRYYDsm3NBkuRkCDoBozLgDWZGgw05ydXrKzIPjyYId21
4KDlFlco0eJSFtDQ3hfOok3mq4sIe0SLrL69yQxz/a7MB1BZF9z/QV58rZajeY3BxjbZP3hIWmMi
kWYnKy+A/M58Uu3UnFGz9GNLH4Y0CSd2ozWPA2Ki+a3ozx5QOeAlF1pl88VQ7xoMwbr1izTLpgDE
M/KMykaxheLEYi05Hk6Ipcdn4BVn8Fabd6zNsyhwdZYsgzEHCGgfeG5m8lCJhLr9Lc0+Rgb+z5I3
qzhKpk/k6btZyU2WnosfCtl7sOEG9osy9u5A/wVe5tiEWqZfj/93WWQ+Bk/ZCeuTcJM771RgCAl+
wzfeBMK1PiFNaatGbgZoTLnEWjc5PvUl0iYzHUNPgn4yIBOIyPdGh40UIsW4Ajknw3YVTeWwbCsG
uP3mam7zhrvzPceHBpdpTJsEhA5R4RFDVn6cCa5eAdRWLEzCDPHmivznkxMca+hhep2nXboRZAIB
CaFuDI8EuXqhvMbvvJI4+HDE+I83KuO4HFxceWigOzd3M5xJQKymsJ/Nc7ZiYPzCubPvgkk3G48b
X3khNJuuPXdROLOV18yq6QIM5ESEoFtUoM9GG6UblWyIAjF1MTiFzxPkJEkRe+iVi66zFrEbfj1v
e+t7PCzg/94egW9nYswggu1x00Nwsntc67ciRMu6xOjxInF6RlboCfcDmaFmesao8d+plXAmRPe0
u38st3LO+tY45YIc876ResPV2FVEUcxR3ii4zBdcFOT4v6Upoh0BOIpHe13hsjfbMbp5zC2ujb2j
TLrm4Etydr+Db0blOdwWv+XWxejWvUSal0vyNuc3ERyUM3p1inQE4UWwQ5nRTxYF+u7/E3oIJBEE
VKte1M+M/6FdXx6kfw4osoRwaqWvZdQxcdIJVWtlvxHFqinvyOaU4LPZFXHtMq5TGa0wG0jMn5WH
JhDJvBKo3iHvSydRD66CePUNxBXHIcSU4d6LIcvSdraPmdyd9ElnQXxKnFTPAt+eFouOhiF9N0G+
IA0IKGi2lXkmXJPSWvbJT6ZmjrrifDsdneOEaht4q7aZ7A9LcEJaCMdWTHI7WQl4VytSr6SXHx7I
yLDn0WGijz/tr4fmsuwlTMyMtYq88xl3DGRXEqsqSDeWX7WB21+xBSUKXK3A22OwVGOoz49yXvwM
Xy7nYR8FMnk07rVNWrl0K4sj7bh5V7SrFBHBm/9AmGXP+E/vh+GomOEaXYeXoGHF0QtjlfCxPuMt
EvbCNT/ntjXx7x+DqNigoohDQFF8k6Hnqcsu7fhLZG005pr98k9jAJK5OBm5GxgwzNDN0TSpXuzt
yrcPTj862mDK4NJv2o/IoLHwPxgLKz4jFe6sq8+MUSFH2aP2uQGWX1LDhIRRRCIH1jJFtbWDmkWd
g5imdqW9OjE8Jhf1DVYtwVdXpRAoGyPZyzUPJpVJue0HY6ZnDrJC9lULrKshl84rzv3cGKMUYita
wEreUuvi7xxBpI2nJYeCy7JNeLx+EHMyGzAxpzLh3Y2mr/v8Y8eDAyd4WNMqdvXFc6uRz3Bxe0rJ
H3TUSQHtffiUTBzFQ/1XSa1jffqPuS8yG6TQTqbHA3W7M1b28bOFQdrLrfGc3xM73F+jMRyP1MqW
bJo7ksehxR4IfQ5Od445V1OP0EqcAziolWTCF4eyUZhp1phHSl4Cp2wvUsY34HdDxlg9nU2EuNX2
mZ9ivI82QAWo3CmZW7NqvQLAYoNbG1xeO8vFd+IEqlSePjWYqcJbD2RiwtLyb9qZ11vRc2pOVCr8
B3+E+j3m47DHz1+gCka9XgD8h2rjK3oXIkXtEJlK2QX+uUia72lFN/xUObNkWeXvRKeinGWsHZTQ
x1LZj2L6BJ4hQYNplNqcO0BGGTL/RQwv/u1xFVirymwPU1W5PMo0AQPi9kYEhZsI8DRrxFJ0hEys
39YHzGUXX8WGzek3fl/S507TpyzxlNl+8gi/sIl9ZRBTGZqNKkq7rS3buucUTvoFBLdiiCxBk+F0
wsdCQRGhnomBj+SFvZHaJNrbRNW+Yv6/7WV4nehA22qjatO7dufuSZj9Si3Qn3iVrIzgBvfL17SG
b+blpYN4TLEIHjkfV5ZG8ofSklLo6I6HxKEpHLOgYPRlDdCzAcjHTMEwrAq+ryFr6CGKXrrUO+Gd
cyeRRYlb7S2HtBZkTBYNfY0LO6KcMfabGY7QmPxGJJURXd26TfYQOQ0AVjpsDmYMBEhh1q0GI24Q
CNh89gLllRSm3/tFAAiYGyb4azPdM86qRnYTGDIJ9q+qhwyC/OhREA9FzKnqgYya6Mr4tooHnIM9
EuEcXxEwq1Si0LmfI4NJeOXcfSnHfH9HvSEFuVo94uDzkL/KGkFCRMjaMhiecQ8txqwokb8HuL/6
ZXyjhZJwkox4YwGb8pjPLyMbdDhEVCwdhiYfHI/u3iwTFEhIYdKuY8ST2yDYU88lMGQnLYcpxRvv
fV8UtOING5bXbvwUK5t6vd+zMZb5uQWTkzfe2aX1Op7h5mg1nNbTaF4dXP8J2jp+9ws7rwpt8Swo
MIgQods9F9tmmdl/OesQtM4IVH3tCJ/FecU1eBit/0bY5gVKl4HyXwwTEI4ARJucJSeoF9U934w/
33+IHYau7SpGveCBvWOmGMvz99Kv8BBvBt2u8ZFU+2F9lW7x04NiS92xd3dhLfrc+XknxqC3GFi9
vfCOIV2I5SBcueSxgLNiBxSqCa85AC3opcaYW68io/Nr1KOnatbxInOFyW8eUodqMsC45dN9KBtM
R3Kmtb1pO+TfGGRos4FQgx4hOGNAsm6mUVZ8SkzNYDUsN60GvrK9R5dFILbGSWGOt/wT6W8VCRcp
AFK/uzQrR8tzz4jLcZM5T47pK4MSTMvUkrpDkiY8mwhOsjJ6j2e2+6FqUEdMRYKCpo/6z7LZgIWe
LnXyVLJFAI6NeLoYuQT28AB1aVyzrheThrxMSw5YGlCuBLgH4wCvNjqhEcY6aKNBm7AX/dvOEAIA
NOmub9za8DCVblNhA3l93ydrQcNdlt/BUD5sBocuhB3s0uU58NfJ2080ElBkfkT+ZkVM17Cj2sGy
0qSs6mEgOvI76Qj7KjG+oFTy+ny/s7pLTxRxvJaHPMwX1+jbgTcstG/bQUF+w5NJ4zlnp0dKA12X
l8FCsErBT6U9RxEhsiWlKL+t205x25HjZJUB2r32vuMWqOt5DyMzBGUVj4eDUY4yy7de4f2UVO54
u9NHxJfx+l6WM5xHB5bNy/srvT1JY/2APL8W+2L+gOWyhcBHH9VKeXBtVRM7fQ864WGv8Ea1w+e2
ZYNota3O6CfRhuqGhRfcLLG5yQ1JG4Xw1s11Cs0bZg0cfUa9tzUVAAK38b6oKlwN69OD05eQSUO3
b3+em0FOL95zjKZkSWNdqwyhhqQmZu5DbNNWLGKT/GpbWHN9SJoeTMFIbruwa7D4ytkeWaON/8GW
DNEbCPT3ix7UilM3eYyIV1vS/XtiaZSvfaE/Hpp8vKX6b/TrHq0GggB6OQ4BUd3CGbgFqf4iSHy3
DU9YJXa6N1yJ2b07ywDZokKyGSLfgjk8ywFEdN8aC9z8sGLNWS6VTtHnZzKxvtyzhkIbdG+xvKQM
homIDismiPbuYHDzAAr4gHgF989Q5Rqml4SHuX2V19UU40dohEeuaecZ3T+sxqHBCRrmb/45id7C
XnbC9kA1hbcSqmQ3S8xgykPdazfbE2Kp8I+yZLVdL+1j++sK0SVL67T6SAWWHZlQLZ389uQdju5j
iOYTVplghmB0+TrE1PCrF3U5MTWD3DHwECDF4feOpj7YzuwYfQT/buasPhADYKi5298C0xxmJQLg
X5isP/mAqEwyhXxPWQfHoytsDPk8hi6SX/BpNdoy38OYc8SNl9nng6nY6OhKGzfLkMVs5TR9kqrA
qCA3OlQnoO2RnhYIZdD+aCL4XBmC2vy7KoDJTPA3Bt8CD1bSilujDAOArWZHNa/8K5bkL1cShSpA
HNRuR6qERm332LTSIV4PtD79gzeT0maQPw+FQFaJrJfA9CekyyEpfBEie2USGlK5LgZgcFd8E9yP
s4ixHtYWNR08m3+QgQ255AqDY8AnKUQWo+YvcUVaCX7GgtnApubwy4Xye2Xkm0WKNs3kIsypPS4T
xnZhjMcoH3blIdRxCTa3ImmlGG5eAP8QOY12pZ6DKyNEngVhKl3QU6y++fAqtS+AuYW/l6TWOeRb
bECkyJOoXxoxPpcn8Iwpoqv0zX/TQz+OOng/sm76u6Zb5klvFB31l34ty2pr5dQbZ5J/bx+DXCbs
A9sd1D7KTlYijjNQ19JbGtmiuReuhdP05WwdotXtkWIuFCPS4ohljzzKM98935jubXnp2FZ08rjZ
azYz43r7ZHRdfiy6Ai9sbwwbQ1YgSybY2YEp6q/Qm7RnZnZxyM+MwXvN8CZEWllweX/6aLhvGspy
cWx+PYJR7nWspwA6ZQBKUvX7MUrJMdy/uB78giFhnv/rbWv87Wwt/GofiAP+TU1YD36L6z0SW4qv
nJ+VEenjdvpHV4SW4b9mEm168WmmB/Ppo4KtB6VrO7bLkKBmR9iJ15F6VWy0Ug5JltpKlADcxVoQ
q7LMP0lideTucq74a87QvyI+G3z5OyBdgBRCEt1K1lkvc2hwUu4NxP4S6jHf65fl1FqRD+sse6EX
feY8HCVqKh7SXZFke1lC+iPIJxAlTxp3H7ZMmjSjP28XVFvJ3ibIH1K/ioY6aBn/SQzfsTLSX9B6
GRzFvwrHLdQp4rIZrz7djGWzeBUlJlRURnlwmUIgtHHbEWvISe5n8eDos4oXxZUrJdj3aPt+sH2m
UO7h5w5NPD49xMQyr2OWgfraS+6L/hgPYbBdyS/zax2EjvkkYQ6bGOh8TySk7ATz6eACQpWkoqh8
tNwCErQwxJ7/0vZFeDp0/cobo5dNY7I+Y5vf0GnFHRNIXjrDPP+mYxoJ6tTFgZ0DrBdtA7angS3n
nVJ2IaYnqumcZ/sHBb+MbD/TV5RvxQu+Dx8tiGK7uNHr1RWv9CBRiyMtT/z9TSaG2Xg9/ahIUNRZ
S8X7zNk1RHdd39Ql2pa19NfL+nf2LIWUD+i6l4EdjPRJT14OF/RYNudHHH045xzZrOg2pSo/N8wb
xOnYpnJ12b8Hy62YcaMa7HC1SsZ1EvhF3EJdT4iFjHo14WBDnvE7NPxSVu33eiToglnzzNztHtTs
QcWkxx1u2u/MReDztvZGwsaXqgbic592N4XWUw9bGWlYSX16nDOGMPKTPQu2AxL9PtH7amDTHzoW
wX1GxWHOCejisYmFxwulbEQBNu/nFT4bW2ViGP/82EgP6VlSkApcunRVioVzvuQC3UQG+hwkJLWy
+ABiLtnwuHPvg44VbzXFnz1JY9eJr1FXhH6BL8GlzeuXsu6pOG/NYrz/M4F4zGWuLOKMIRYEq79F
Lcju8dztJejVPYorCECzjdZVvJ85yQxwl5QG4nmXNy3WFu08EuyKvbua+FTz6qykpLbY0Lnc04Vc
rCBp0P/4QHdvf+jDxirpFjQOsIY5dLJCw0MjBD+bof+BMgpzfVkK8GSe1H+ACRe0Np50ht00t3xY
ztu4jig5nkLrDyCLRKGanYEw7GZPmtb6telkkLRYSeFIQgAkzvkxqCSBS6UPnRLofgRWyu5LBg/4
+AsMG3WzlCD/YbW+ZPc1xfz6GsafoP5NmJn/DyE/5ADUsq+m/Mt+7lhmYh6y0bZiujMvDuzYQAyB
7aFcBMsimFO3GEbsvOiEklDKv4uvjNMPQdP8VZQajfyvaNtmtdMi6Qxmc0AVoSmSvyO+LQY1IjPs
bMCSYO2CajL5ThKqMjBmjMogc8+3vu/v3mRPQ6xhADYzZx8fJQENePNfT103K6fSVksbpzsRL4oW
aCb9GaAB+XhznkEj8Cr46lYCvcmKjbY0s1EJxQYlQuY65iJTDH7CxeieT4Hbw4yGz1O3FLuMEYG/
LgEUubgdVvLTQFortz0FzuARdTSMlpHSkbQsrDoUunIs3K3TFvvTzyFfw2bu/NtnxVcPukk8P0mI
7GazLSnxwjAPq2oUZlMTJ7CavPP4GNjGqL+bWkNwBAJjkn0Y8AR3blHdPe18mK/8sh/i4gjR5O57
+Y/gevZKi/n3S0GVSom7DCoYWXBGp17pqEjWyawfsZJojNL44O4cCsKz0nILGF/k7z+9eZZopKLp
4SCGa03BKjt2m+6Yad+PZIXXnZQpGY2Tx270zfP7I9kWUmvYgjD+lgQwPzAd1+451lCOKZ5xQVCR
f/+RVt0yhVn/EVo6Lx7xIiT7i1ec9FFC6XvmsjK/NBL8I7HCZtYANRaM1iiSxbAh2Ie893DfRPmr
gyKopFXa+8xUJ0pL+GvhT1OqEk/yBkxKJNKo9nfMvgnspqLpjRDz7Fg5UwSXZ0d4WKTQQaptzKOm
tqrRL5dRXdr8xSNgZ8ADJyTYyds+byKjdAW0dFwz4ikwkYhmFGtGHZZrTMacEatbxHgOGP5mCNGx
U/JNwZFWt2KeXOTxgmw+haOM/ieA2BIX0mFk/N+IKkNAs0NpQfVozdu+ZpIovdspaEylCXSEtfkP
0rnyOyvbgmFbvcQToDLeG/HtoshSymPvfhB/vuJEkcu0viOdmasW0Odjf6qU6yOItNwWZ82annXz
hBfOJmXIrnP9llaElMKOzSS/u/E/dQe6MuylRgCaHg2n6M8NrqtlcH/737Kj4047VgLD7bE/x30c
sLsTzJoWx56RgR8Py4WXVETttDCXN6E6/azObNVESSGinf7PD/+Fu00XoRs7Ft+iHWeWEkwrvvt7
b2D/ScvBwkTUW+AyzY+R6HAR/u4goVquwn3S6mziUz0z4Uk2Tkvxz1LeDEFYMRnMwOCSIvGJz9CN
Oih6C4qwkUPU6QAPtNmL0fiZvlV3vjgYa2mkq7lx5sbolC++b/JN0NaWXdQqLLkxdTC2JLBOstlN
rj0bY3lCyZnEG3U4BEdxtsBovYFhDEXu6VviEqWgpkd7l/JxKmWuxfee9e9Mv+MyMHJE30edkfjd
wh5yyKXkpP0W1sKX6SW7HUzPnvy43EqjDk+mlBTKxJor1BKVD1XK0mO8cIRW42SeYXXiEdQz5eSe
irxXKshlMa/laem6Pvbp2KFM0xW27+tsMuBGbaF6naFqBYEuguy8jE7t7rHO0CQ7xut4IP0DdIYO
1EEqIldys6NTZ6WhIgpXj2vWImreQRXPybEZGNSOHJshGu+s5Y1vICEQjC93OLc+AS4ZklCf+qlh
Fc7y61ZXxc5BF/NvKPWt3lKL2WF4HZ+GASdipJDSuvtsuC2o+SICg2V6Ag8CP3EAoy9Dccr1qe1G
iNnuzmQhUBD6czyBPdz1vl0ysHnBNpCgB3iYHeQIMP+mweWio71vhTWpI3rz7eggCz8r2opkS3Wp
gcScsMik9m6pb0M+VfHtzG44t7K9GPq0E3+tJgwjqxA+UGBEGa2sEHL7mZELwYE/3l/vnpFlkXtK
RAyOGdbEogjq+njcCGHcZxWk2VAwwbvrULMU3emJtfNNMO1w+2DM4o3EhZzENhNq1C/+XNz9RS5m
zROO2QiqENPRbLOUy0BObajj6HdbNzutx/TE+dPa3gab9H544Wan0xBReO2tO40P+NJxk7PdeKxj
WSagFos2ypkz4cOFuGFSF/SYL1P2+owIkIJ7dtf24+eS4jQywL3Viaoj7IUscXpMARO1e7zrIiLs
MuDp3DgNHELUIUWGvDax8CICyPtkeHpT8TY5mN7kFsPo6MWVXaZx4eMlhyRkdnbFc0qOaS8cK2U8
p+6JUdisru9rIaFYJZm+jQw9A8Wdcp4Gzk9gTa+faf50T+SQULJM/GPGwZNF3SXZjch5msrxNmx+
hu3I3Pcx+EyA6C196RHIL7SMMOPsfRQdJrgxMaLu7rL808ha6RJxK0qcVKnMs65u4fcyTaxZ5/Q0
3oyAVV18EyqOr+ey6z+i1oQR7ZA9DioFXY0YgA4nVE0JdRiAoaYa1aFCu3cH8eGhlt0O/RlFwJFx
INnToBU/Bstg4DwWu+BrYg0hJMPYjHnEwkxAX6jJPvHUs3MZAlND7XiYbFLvzJNkthPjq5SiLxBK
3PTzEgKmSkxFnUf9k3DrFkm4RhRMJslJoDHqcCCYsjrlqf+l3mOBgNLjZDAd1V/7UcKwt7ch69LO
I/H2feR5emHfC4K99GNM1VbO2435CAspERw1x8SYHIjMwfXNk66K3Yc/N+dcQBgqB1jXSmHUYrpx
iLEhi2tduXbcQnPe1Ku9p40xIUT+kmAzU1GqImdcirXioaA7cYQuV2zAonnSsb9e0thk6xVtmuFp
SnmYr0UdpYad3KEnclkz2af88N5BPp7LZtxEDqpvsrmioQV+aWZS4oXTi1kSjR4Ab01rCtJy5O+Q
0wFPZOqSB4/wHUSFIIPdL0MNvDqTo9zPZhQfoWhhSs7STWBtlF/n2N2WCpK68cTyICihxA6tRrX5
UzsWBzt0fzVtTX4QLclx2ENx/njnCg6d4z3Mgj6tnEgnrD5Q/lPZZKHMHAOk8id5pbnOpxSCoef1
t+ebzRYeiPX0+9iEkuTtalqTpvxIN6IqK1dM/QdvCCWMuZ8tD2G6JRoywGZapcFL9+6rjcOV6M8G
ZB8WXCMEgXJWlSbM59+0P7liyiMRK1BUxPzicv3LyWbOggMAmYI6bSgGGGjk8MOMiNQb7NlH2261
Oen1YH+Sp4/s6/wH4GYZtC6dOFTujYgB3taRe2IRIfeo24sNc6TRl7JmpkItl7TrgtXpvkQFiH3T
1S0re8iY6n8gQubtohjeiqolypEA8GnRMjHHsL1jD9EMzXOvK2jepTA7M1rKMU6zRYRTeegvUDXg
1AYgfeByM5Uvn7PqbHHEJsB3l4ZDdWkIdflYQiBiVFpVfKvopM3gK3WmVRgcMiTgM+MMJvKAt2v2
F7fL2prQ5hHK8VymERLUFovlxLDy4ck3Q4SJmL/AKKOCam0h6t+9TJYCZbM3KYq/vYD70XBgmbUL
NGG9NdQlahhw75SFfO0gLhmFkx5S/XRQSdFii06dErLkSvinoPwyJefxuTx3xjZPW5X4OKWVTerP
fH7MOy/ondygykHEydSt89K9Jxm9MWrYbv6428+b3Z9lr16OX4gkKVj2ntCe/3Hl88H72Zr3hN/6
XErnVHxgIxK+9hRi0EHPQo4b1KpZ67ogeYSiOY2OGa0pqVXd/b6DrdEwuCkyMskNyklSmeXPJmsZ
3jTr61Wcbq7HQCxsjX1R+aeEthYh8Y22RXljFDk8ZdAP2wuLt7yIPlz+KTAe9fzIF2avNYBqB6PT
zHQASps9y9nfSlXZNUt00rCgQjraxgHdHeNKaMXtHfmtu2bPSiv7TRALKfUI0d8M+G72G1ivU46T
CZR8K4GWIfKUnBTOU0HisZkWHOPQg0FY3F5LbpAl3x/cT7++Pern5Wj1qFYuGaPM5UOVulscfuNi
We9L7ezZI3qraE/dpXybAO5jfNdNcIn/J0U7umFZpiP1IBRbV4d1XysnHhWwDa+OTHJbu7mlFtXW
tuIxza5S7fpoV4SZema7Onog8cw2XPER196VAa9szK7P68cMYvl+aaJrLZd8CUJ2DX40M+FSOw+i
mwqWE/gA6eEVge/gaPxyIl6Q/X7FUJXIklOADyGp8aKBVDYHOTM5wQ5E+bgJt759yiZZHfZsHL89
PbFGPJwtupGN9l5Pik7nhQpX8jtgLkMS602QFKYtTvUMD8Ju1OZmuwi/Lw8hgKlWuN/6nUJ0sku4
lQO3zqWznNV1D5A6GAwPbzSU4PEIE68EQ1JTGiWusj9uBTPmwnC7ZdeBlYcmLfW1XYw2LELUFsjz
HD4nsVCNJVYJze4E7tTakWXnlLT0j8UT/FE07xaYoPy38BRb8DTofgJ1aN3bLcYKjq5T3uI3rjm4
JoZS/wA3Bj4JEqeXg50kvmew4KuNyT97At3EcSRmvW4GTu8I2EKoViiqt7cChILULUBaSl2detCX
rSyI7mOfbv8k1mFNZcraUUagsIEAlzTgYoICid1g/gfYFxWOg3tCLQmfUWChgKrAwNtQhExfYneL
uTaCBhu2PUCdX1XS6i+Cye7FcRPXLeUAvtTLU7vjE9zTW0eT49WODaM+nRNkQEs4+XwCGYFQRCkc
TqFZhBSKksPw3Kl7ey4qVfkMfjgibBxpHN+eovbBAnS18qbhiqdnNtKyalJ7dV8f0kCg//UAgDoo
j+OwZHX8VSU3l6T0qdFmk5GAWuxCW44e+aQls2NpxbGDdy2Acez+0ZQzkTVhId5PdCu041vxfplR
Vk92YUfUfyTm4f3VcJqrcKIsdeeIn2u4nXRrMDkNNJVCokg5rXe1c0Lvk68ZCc9oHThEM9WMDjmg
+IV6y0ubx2svoHAt8qYHozQ67ZfM+WU9N6dOpd4yZJLhsy44pjs/gRXioF0566RUS1gg3PCu83fa
piw6XiF0rlnb3wnnlWCkAlbCh7SkjcikKA8asDKYuwNM2zf/QmVmEIK2oU/ckBRryrPae/ZdmGTb
tsRUYV5NReCcQlEtr29DMrd5SLAuibHDK3JBPtDfUdBvsJdNH+TA69lTrnUNoMTXUxORXjDS32Sp
AY/AN4KY4XNo0Yph37hqYsIVQvkh9UXH6JOIvDjTV+iTYbr9O4wST/+ijQr1rv45DLjeqMXgUofF
EP12nnA2o7rMSie7eSH2NQdxLasaX5abYPcvaCj2ysf9j0uc/NOgxiCcokl6kQZiUI0FOglHvati
zx1e7B4YayGyk4jveGY40uHmMAlD4iDLTeI0fKKQkqBFesONLGsQCbpvUyuSS50WYbZxXEXN3jLx
CICjV9Yt6UkaQas9YnTOOjLCzgHFnyvPYsxMpEhsa9tYcfozCKg7bOE0MQ7ZCYMojiPFOL1oUm3/
0USb6iA4JXz0CZjSj020uHKfnjd4Lu7LQ9Is0LyvZBCA9uX5Ouk2XtOLCQ7vBAe12LrZBbq50r1f
e+hdKBHr/BH9TRGp5RCEkWtRqkAW6ECUPBZDEbLbCj40Lbu0qVAPsdD7BQjSwdRtDP12ZK9HBRa0
CLbw45mz4VdQBTCRxDTTLlSwDu0o23IunofDYvzh31ETHSHbD7aVQ+tyTbm64dOz4Q4A0T66nyTL
P1TZxxXAUaoYbOfM+5BkMKySGoT9f7vPOqZI7G+yheXjpHuYzN6XW8H6fCXO2jaGddXK9GOSmp5w
Hf57e0MnwwdtRTwm9Y2JOY4usobUHQt46d+5ZQsUqmEXkxiNQyk1H3eYt1PrQ7iSGJnCgtjm1tYt
1sV4+0JppcZs6aNFNematIsXpURBvI/biUURIyynNQUFDL5/pghFrW6bTA7hy36uS8MDXQ+qIuJL
N4Rbe6oCMvDZc/1RJvi355VDQInM5Hvy4OjFoSyYegBlJZ47izSlRqD5c/F6tkTbfeQZngGRlp8d
IGz68MqAKwL1jbKaV2PiwNqzaB8E7IIOChfe4WwiZak2s3rs+XS0C8Byr64hWSUfX4MaA9/g8hNS
RX9Zzqy86M/FhgbbEmw8zVAMeXngMbNYomt0sgQssAHUfuhS3GRERZ/ETBpYRwEorZHlAHIx+iMk
F+SMNuTRBIUheY23bbQPNPTaWIyAvJLXmlhjkXOzPMI1Cn7ppBOhKbULKKxhXWugg75fPO98eT6g
XExPmnuuE0YsvxPRHZm7GewATw+pDdnGBOgroizbmEiiQuvCP49vFEszzSC4ZO0jjwKHAhhzGKL8
auM6Il+0+ejICJUZ7MnXBg4tp0KJy5hN5UU8FHSjIwFYQNVKyg+6q3+QaElHCyNvPRj/i0c6XlVa
sHZRknhXqBrS4pABA4I/YPthD7IoKV+2xrgrNWHcSoBOFhL4DbmotIT/1DELXJxzXfcp3w5w45JF
0E3rSIG1be2KunDo7PykmTPLeap1dB0091/XzIryjb/HttoTkcf+Cd1yEaWPGm8uRtWSESgr2ALS
lc9/yIEEAmkWOD6RgNwneuePQaF6trlN5AZaHEp2wgBzOT88GEsHXnkrveEdhvR4u2vxNkwjSu80
JWg2ckAxVyPyNlMjcPP8MpX1DdylxE9zMHBC0GWyb3Eh2h3h5pKh2Cn2asmmYGGakZShf9FEAfBY
N1LsSQsTiS9d+vfM0AV+am3grQuslQJ2jDF1IpvR18w85GlkXar6ZDy+45fLghtH1HaSQAk49beo
7AKd1be0ukVErFFKEBwKzmc9rAVK7xiajVN+47r+EOjYsO+3Hnu/EoRgmFIoSErfudGwjK3Mx1KW
hO3qnLrsjZPTR8YplSGQN7MG9kgazt4DFH3XOTIZ1/u5Ch90wAjfrUBKBwgDkaMuZUVuan1RsPVr
kcc0bBoi6HJ7dfd3u1chyPrMykEVCdHqRsOJ4ZgYYcEmPEfmgL1x8B5+CNvpMbtLvnwzuuhPsiyR
WsUYhMcF8oXW4fg8uolfSkDPOMNfAV3P++lu00+Y6wF6LXP+25X8u+Q2M36oEEMYtMInZg7ykJ/Z
9ZKNb0gACMDJnhAXJRTHtIayIX/JRMaMqwBfE4YMf+rrg4XDyQYn6r8s7iBuZZa/Ic+V88jvCE1F
UPepnNyiphI+J9gUwMK7rYPE5fVCLM4p7ZUZcf3XuZI1660sHZMuArOlCk0MNgLw+G+AxZWdGXr/
pDLgxd3qeVyjT/wkwDpR3KF8bpZkm85sPAwTI5yiTuCqkzWhpTjC+aDbZCC+WUiXYlkoxn8yHX7S
ewWp22W6vcAr5UYZmVk9QaDS1WIKD+1Rl2IfEGzG25B9wM8bZy9myykIv4f4VT5WbSpQ2doFqIo8
83h+6mm7hPSnfw2o8JrgF390SazK4EU7Px6KeD6P3uu0j5gksurHS47tN/VHNtNcvQjo5vCOgnMB
CsWQQfA7upzBUwvq3EDcVpclCzUgx9fmum6d06MKBNdhEEqP1oiVLLR6KERD4mSn/kpv9aN8frVR
+InQh2Eg3rILj84kAcSqNw8oxX1jLD2eODsKgkDy/GfpGxmVjx36M5JyafI850n+YbAd2RGj34Op
7xuzFbXcFkMPnRAW9sZD+PPiT/zYS9/DllJmiz3GxApGlmNfc8BFZKyq9VWBMhU0E1xWIshffJB8
v2214LuuH+mFvWUOupvjhfHPOVA9/91zwZ/2ZnyRRbuPj/vmoFGG4CWx4ueHUFoBw1p+0aOT/DtG
vXQooOuheakSzAKztyOFQIjpEwH7MAbScqPdfEVfBT6TrXJ2uUF+Rm7aJ9QO1JRCXUF3libqejPw
+FeiL8eEl5W01Bk3LwHpOQbc4erFAhwwOJij0fRNbrS4RI5AV6MuWSHme4IU9GkYXFMOqGAzrDXl
6um1Asu4EEPn968crGX4NmgXMVRFUToTXWzpt71LCN8ayzoGqOg24bqcU1fpq1xUZw+dJQwU5HyT
o6orR/BlQIny1zD7VnfNY4MNko/N7Qq9ORKuTL6um9TZs2MispX8zLZ2HqSZKb2OXghFisPCJaAC
XDsdOPerp7XGBAZ7e4lTsDksFK8hu0btKIh6dnZcm3qaNV3QiN+83IoqkVHBzxKKAO4Zd5sPCaaT
iwevBn2D9JCs1prP3Ms/ly3uTbSpDZYVIsJsDomQlFD/f4LB5drb1Z9H8EdbaTRPVAbuCqFa8zNF
zMAVcRXJZ2k2PbDq2mjX91S1zMEx3KRDkm5w/mpTFAkz1snHHhfgBttRdzdJpkj/HUFGS7xlp0H8
9aZBIHcLaXyQ863sJcB50akldMNFHWchTaLHg5R/Jz3ewvBsiARmpFpGNvILF/IKsFEV+kIgdKZc
Q6iBWiy8n7VlZZQNWFNWHCiRSqkS6ryh63P4dFZGal1Z39I0/IFLwxo/tJw8eWnASYT5VO1Cz2pL
rHQf96uTfGdqsqGXkuRcz0rttK1oiB+cjcPX1x/yWNdlcBA1XGzz1swxYuPFWIWDyKrZn74PXMiW
MhUtF5z6wq5UN9u9JU6hZyY+r40iSfhGPOhwv0CihVPGWrYO7fRnODsCgJCLispZoCdKq2gUkWgZ
p9+kY6PsyqCnizm+9wcyTBGwXDOesfPa7ATkaO/b3lov5jO+XqsVcG3ryfuK/nDtXOK2gDnRcdnM
LtQWPHk+nARB790OH18567fNcUOJ5ipAi6BMxm7dgY/PSz/muJOIG5K7CsUPr8rFTrquAQmjAIc8
ZUfHGFajkSAvJTVRdcHejOoJG865htX2cswnolmXNSzBmQQEBskShWOGUJCq475tRlMXC4KIz1O2
0uCPjF77ChW6VsliF+IUvR0hFs5/AqoZF2Ftt/NxLj8LCmCymz+ImBoKLUt8XyF5/PHrJBeXOgMw
GjJdxmX0y6q56F4C13oa/2jigbkq2jzbTRSgRwGxyoPFfdPGR9wg/yThij42ImHDTZZJKMF8VWyL
wurE9OAQYNx11STB6VsYLsTlH3mNKsr+AESslpQz3z6nilwG4Mhj3SF7nWF0ZIwWNNFnW+ukNwAe
PZGkUSfW1eZmhNX5Uv9Tp2XSARzFwF8CSDGEO7J+6Nfz37SeIfUSCgB+p9yl+lsXX8QMeFc8f1Ml
NgV+IqA+G9M1eC4UCP0FVKCTIk0JOPRITQPH8XbVaPJpCZUasbPOBsyy9wQ3s0BC7gMGtABoT59c
pQfVeFnCiO1q9UTWMEhW0ENai32skfrOTT+8grQiL910bawN5qjfRmvBi00x1a6OnqS4b/jnYVv0
uINEudgVCKik18fgBLN3JbpXWhHpokOQ781aR6lpiGSo3FMI3nlETp+XOLhdp06PLjhAMwO68OZu
Yl1oNQvmwb2VHveA3k5IrDpS5ZUppyyKOXsyQki+BtoWKCC8uOGhJSvsWhcnwPGT1upTPl7QZBcU
gXudBA1X8D/8m+DDK/RGWoO620+fZZBtTtIG9fVvVnSR5FsVOV7jgUIj7Sg9LUpZkj0A7Ntm1pX3
iMpnD9Qb6vnKGMGumoZbbUtBiKMUJaKGtZPIkzyedQaZDyKVcefmRLL5ZgVhIp0rTYhPc2Eb3ZPT
q1gTlJdqMhB7PDvimW2jB8GJMK/RxSXtUSDeSwbh29wPKY/w6J88i1Kah3iQgVDUIXRHM6ZhGybD
y5tZen/W7nAcyl/td0IXB/RJte8LL0HGGi0iWtWJwgLDjWiu/RSwO5/rycCWaRM0Sz99JuyAh3EA
Q+F7LEJQMfeA1qvl5bu5PHNbVJzVf4T4h2rR6k7sG04C3BvUFOujNXw6QDrlYDs/cWdUEYUm6bLd
HzVFnqiooFbE08eNTKPXHl/yJRM0JTLPTfh08lV6mtsbq2n7cLgTUx3MidvMMtu0nXiggJ+k1hcb
pZnh0xebEEWGGx7MUv/qrIPyhKioUPeCHFgZUk9dNOFwotkunykzMXXVhhc+Xg3OppTOomQwzGe1
9I41lXiatq66qgwac9qRcQ6MDE35VnTMTAHVHYTRSlr4hotsvxXySIZN7zv1j7YuMhAtRIpPU4xu
3E7bcwsFEcKDhlRfb0OiAy8LEcQlHM/JF7ZqrGHiA+aXRRZsSrDDoXkfzsEFnWliieDX/5g45BlK
pvHcmE8W/OxgocCoP85on30eNT3RLLEtKj6vx71D0M/y81rwn7Q7JPdHXoU5MefzTJWiwN6B5S6t
W4MYNUofsFJc7bNHUyzJb2Y+Nx4akA0admTuEsuBBu4lruyTXTLy2IySQxynxgVTIy53HQLDZfkJ
tbXxu/bm7jK+k3g7K/sdPglLtCKLQCASlyqts1evIZIK3EUNKwMgCirKCaPwt32efEbOkTjBNcCX
2FDqspddBNcV7aEmFhz68hQENnZRQbnnSXDsfAOsAiq8SW8vxjzH2Wk3oZRZ4WYn4uOpu2v87UIK
kL07Hbm7T/QIzjOo2k5fxwG6LtrzDbX3NbqhYOuYISFa96NOHqJ6aeipu7qZwo5TL1JRCAn++PZ0
ZT/TLB/vvL+c0USn4UuUYel49oYNPwBlgDuz3GW6NQMhzc95e0sd/I2Aexa2I7HZ3ZSzVncx/m35
bW698SHnhzzjsKiDjbQ/1mLiH/9qs9jx+ebI7DwcUrWeyb4V8IlWiRpf7T8d+m0iY08A36cMB5sa
tbFEv0hk/st7dAJGpi6uqAn5H56wiCBeEitDFzPgOviQQmD1WPGgvhtjt9VjpzYDDei+uw92jYbS
ocJKQZpkA1tBI/ZryXx37Ll8le4b1ARdfcDzK6gVuk4kINLLWXP76ALhR3hmmjJCqQGfnXuWN9JW
+CQVgcPYb7hLuZifmhQXGX/Amm6/RQPDziDAM2+DLJp9iKedODMiBR8buzUldc9d+nqVwaOdU184
AVuLUVk50X08Nk66rgWzcKPjl2zEuKbaJq3rhCfq58Mkq9FuoPnerOThwUO6bi3lG+j8yvzy+4vT
mUjuVXHI+l9uWKG/H96ezf+vo1dt6rJqUIP329eX9T5CEvjPs3kUV8/V85y+8ASio0JlFS86zH10
GgctmVdHk2U7ukciBcfoij6ies9TNVz4fQSw5cKXoj3SI9MLWCQpcxqBKoh993F2CNFQvdueu3Qz
VNDMv96NYX/knkl6Q7vwk1SA8xQKAntU27QJ3qssFXTs9VCmOBsDpEbeir7eyzHG1spfatNAj0ti
EYGvFu8jFPNASZZeTFPFP3JKx35iyELu267PqbzXzg6qsXmAMVgcqs95QF+kigRcFry3Rz42rRip
idaN4NL76mLdsRvNPf93/8G1UjpRsL3tHQYuL5PYVUYCvlLIz9B2FDiVhJEfxGbh+xnK3t9y5rYS
13ur3TThwb8L8D+1zA03iCh+91376h7DfwxcYMA2hW7n3uKIayjYzcryH16clpUtW7Idv/vNfXS/
xnMBO86X0RvAhLJyrj+yTxA9tZXJVJsbU0D5SCz+B9SImI3Iej5meUX8lVZu2dYWOT6jlxs3u1jl
Kdam8PbjtumDY8rXC1iCyeERJ4TEcP8j6BpH7vR7vf2XPSDwcYhv/MNzBWWErku0qNiJMUd2gFzt
cV49f/4ztunyZyska97QT0ZbgZkrL3G6EWTp0ax6GvohaPLrpDpJgdUXHxnzohdm17E+uI5VmlbZ
1KVFLitzU/U0Hb9CePMLJEkMfQDguzsUtR40t8upMRYL9Tg5jUM+MLWQBt5vN7nuGQUO3bRUc61T
5Xi9h4gpfyJEMD3FYWjqHmFzPSeoRhsrmrmOaOgGAgHQiPW27SdLzo49bpL6NuyGlzT+0M+UO2dC
xHzcQaDPQ/YpkR6JUfrWqaAEQXBlMWzk96UGusXroskZCID25JqjI/QYsVJ3KK5a5CmBfXketSTc
S2AXOYcBZZqXcAJIusw1Pe06oK+T80mQl/Q4Bku2O6JN9fr88KjdcttFTO68earB8Pgh94P/h3L7
wP8eAYNPxJFYlDFCa2sLtXP/dtO6w4HaNx/s/4vpTGafjbZbDjwXlX3gLf5fupXX4W9w+gk/Jqep
G4xHa0i6una2wYwTXc5gMatLHLOC0TWjIe/cOMyG4ne7m9Vy0KwYk10f7PshOQczQ2YWDyHXYtNL
ekPoZqPUHKGd7Ojso7Ld4gBrXmQRoqmE1Ftk84P306Clc2fjTPuw1885Km4upqKLCj46U2y/fAVx
GIeckQWeG9IsTXEy2Wvjl06bPn4oq6Xe6eok7if8Dw4f4bCezs5MG1tjX6Rt0GoTY/LSZ2s86p3j
mcQ5zTsKVTaBMYrVU7PeinxvNNixMzvIUT8wlRXrmo9ixdbkJj8OBL+jak6WTho3vtF4VwRK9Tv7
lJh8sY/Oh9rXSxyRsAV3f5VTUvu69CWC0eKXq8NREfR6dyIt6JIr11tfFPzj4yGPJiPTx77AIAay
xzWwsAcE3E98tB8zE31R/7eT8sr3mjb5qjjmIr2AO02UYuGe3m7xDRanogcBgeNy1FPACOt6lMeF
4jyxLCu+Ar+K8JQRyfaX/pxxO8A1s3fLSj3bpdZyiyfFBk8INtZTo5LONSWRy7F4IchBCgwaUiTi
7TXFMSa+6vB8+Mkn6LN8F2LOHhp2lXCmqCxrJ8uUbZt/DE9kuMSPchrKs55Bky77HhRoGUVr0i2i
2Ar7BIQIkwzc4eGUcbKuS7Fo34vhQsi0fgMLZy/rMkGgDgOt+gDrGHiH53hggrw8N1bgW02BqpOG
GHmmcMP56b0utLmoVWfv9kuP3zFjMx+DRZWVUZQe0J7dFqJpIUVb668YnORXhR1HGcOtzoKhvcDs
gKjPorG0SQRFlg2bgvQDa3S3EBuhkbXJc7Y+SZJKJ3QZwXFrqCpOOmAmJoepZXhFMkS6RaN8/PRz
4SQKIZsh78RekDPPGBwot2vTpfwxg1Bui59G+tI8ChP0fpbS+PQdyjuoPSJhq4pllmzW67M6e+gc
GnUCLUHocod1wYpMi8DuVeRLNperRAevpdILZ2uTt2XEmwQ9/rn7ZFLP8XAp5VnTcdATMKYl7+Ce
jERuX6CImOGTszMI8A+3iDGz9yCwvigG2FyyLJSmfJKv4VsX3g9xDt4HQR5+SJWkm1jFVTY6LL/K
RtuFstL6LfvQfC0zGQjykt8sgcaNRhWbO2fjBdwoELdQY9enVMS6B6xwdoWdgbtx5oaKmIhwU4Wy
DSnjIvOLdbDzFLJZz1etUPcCVaHUoC4zGwSTsqLaKdXciUsGloXGl64k1zbiISYg/mwb+VXnxhcg
2cMDb5MaU00+HehlHDCDV9AdkmRMy/8RiGo44C/qZ7ZaHFu7UXp48x8STlTTe8KwoDvBJxij2fxt
FUbuio9RET26wA1P0qVGCudHcdMKQv8nnGd37i9yvFHof1ueToc2D4x/QRuDl53usB8d20g0lUuy
I3DqzhbmwoH0NcfhjmE1Qf2LzjoxwfrPGogwjJW1pKbpoL4vf/dhH17eCokqN/UJAFBO2nantbtZ
qWU+LN9+ak+69ij5eaHnnZiJn/g1GuoJ0GBqF2SFmp7o6/xPEXpPJj5BEcKHxYFgJ/DVXue44wMb
tZOd1ZPtleRgWwekRMh7nzMSFDoKd8ZSHxvWCu29jZb3oxr+itgkcemERaFk1VHmfx4RKlREtsNa
n1bX3NDkNNMjPFVMKh3DAGtk0lBHh5uIIHG8/3+ZEoZwFy5qCdhBnjDlUcPQoBqKpA+9RoC51+qG
fhmdcOk/5wONqcBX4Zh5SEFsx8WfqHyF/7TcVlULTjWMmHPdHAjxnIlHjV4yTnV/nQOAuQ5gNwdG
SMSZhFme2Ko8YL1Z0dMn+DOdk9UOCGq8OgjbfRWGa64OZyWx/aHc9ZxaaSxFF0P+ECjVOHY8xk6V
GWpiJ8jW8nX3vRkVRYkW6ov5QjeDxaAZT/9sK1HBhqeYjP9YLyj2EXDb/tDorNRsLnMrUwk0dErA
uvYiW9AhlnQvV4dlQJQr+dbJ/1HezmwKJdrS2h7Dg4I5sFPwlUGbxlafRfqMwEDqcaKCbtJ9Q/zi
/gpTqbTSpp+fvZA5Y465fKKIxS5A4gKBiEbpTSP5O4fdGIkESScQ8svAI1fX9cgbXF8vNwJ8yMDM
Oe6Uf6VlerhkADko1VhoTKHEDle+NVf7gLCzl0oDko7jHeoskg/PlU//xgPMLRQXAqXLf698bRTc
rUAhCsPoRw+WeGYJ7WeTWaoTfYXmflMv3zCxybQzwxoLbRpi5b3g57iu6WNio08m3Vtc3IiEDB4G
BOlmA9gbiuZIbw02ZgHCsSH84TQnclnLazzAAMXi8zQ+M98JTcvPWNjSQDc+EqI6GBPL3HvDX3Q+
/pPpFrWKmsLoK2aUneSWrd9qm6OuQvWH9NKRoJ23paUy5GOh0ar2j7F4F8an90r3xbxvbnnypvQU
htBY9Ta0BOJL5Jp93JxpCvzI35je3ldiccZgH5kHGgz+tFvKWhEhzn3eiJFVakX6lMIjt+dxh+oW
DDmjg3Jy7MQwmmd7LdCuMxodNPV+cpQoHIo1DKkeb+alBOjIEJDWv1wh9KivzMjNbO9uOJlFvjVq
v/yyUXY0xqFVUktWfxrqKHhgobGnmWs1Gd66OHSUTSEB5tch9T/rYVeHsdTxw/CE5a0DXTX4F5G6
C7T9+kOBcIC71Um3yUV/+7jb98rj+rFe3CYA0zsRFH8S2lcf/0TxxN+WD7I0bBjM7O7vWm4XWLRH
g09LRuk+UXjyIMPC/dZfICZvAvzNDTwp+5gAB5cCJk9F9g2KNzcynmPzgYUeXdV6WQv56G8MjQeD
i4LnrJXAYsrU7BmuYSm95H2espmKnwQSiPKmXtwZ3UqT63u7n0dL3NSfKv03i5hd+4LtgQ9AXabT
vaQKP+XGu98qeA6iJPrNm14DyPBDBWHiXXuqw3e2Md45cuXlMyPn1H/1Z2/B2XLmlZoA91O41jkp
Lua1dfJsKvtxdMSe9ygwNcpq3DI9QX6cE4qTlqDaVeVlDOM19osZfQspTFgIMrVtcxaYO7kDNoWV
jvEpW4JsId8FxhUMSKw87HnQsweRT0SppeXhElp4BTBA/FoJqGw8NUS11b7SqEPGIY0hVfrJHT9M
X/hEm/gs7RRxe37tao53nvOru/dqWhKMEpLtRxt5P31Mz+AAI4sClsnksqXRUtHgKUa/tIbk2TcP
LwqXDXiTTnr3y2XfvNlTs8/Z/PQz/dgCX11nCE9623jZbjQTUPoc4B5snD4DlyfLb8HzZ8cH9au+
gZu1LD8aLEm/hcr0vj3nfcQV9yWO6xFgHJu8U9IMTcB64W2r6EwTY9x3nwMckv3ytC/ZB2zrVuOm
b3lBOVjaz2SjEYzFIdHmA6ss8QR+tLn31s2hzZUl2zYy5Ug+5kINDawiBxGllUqh60ox25prbAik
LrfByUuIl2lY08wEDyeeu5+p9z6OiOcIfMrhXnOSTSFaGYrakB2O7vq79pU1M+H5SFjn/pzJtquH
qi6k9u4PNAkEhQz9WhRhfL7YCWxWgE0D1QmGlN4AJKLFP6Du5gpcMiA2v/oGKlIrSEu/qHR0IHZS
p9qtwNPw3TMQrr3nhVzw467SxXu9cywav/n3XmrTmetYmr/TAcRaRFkoEM09xLJ4mn5oFp53sI36
FQQoLfAIH9ooOVfzMv+V1ZHBEt7KCM/NQzi23l8r14q/XxGfUSbijwfmCEi9YJ+LFHVN7F0cAVi2
7OQNBuR6jpBYv4srQ1tCtpB26YzytE9tR8VOOv51zqryj46xCAk5Da1ZOvzPcKnxUkEjv2OGcfF9
NnO4Moe++CZBKiWgRXHt7A1uRIN4TzN8PMdYZZWS4FMwKeB2MmDMUfSRIIJphNQpEW2B5m9/PaYB
JRNctPLzg0ivmFmjb5snJ9DQY2C1Js9tctx4eZvuxT/1tCkdH/vtnXPHAHda5keMa0rINk0DEr5N
HysZHVcoQ1llTTXkxLwJ6DJmoSJRHNs0JZHW3xDnGIA5xIEtx3UilzH7rPhApjbboTW69ey7X73T
T7uqoHgeroGH3Z0UsSgztli/jF3DsqpvcpwmMpnV7KSfT1tWv7etrBHUnIpm4igTsapQqwYVtHSU
8p3mz5MuGxNbXXUezGhy8MkIPnLTlR3n0fdImW0uHuZoWcrsKCvX5bVQB2OAQFRNeeHThldVUxJc
eufiwpezZnWYgQBHynSmMZ9+gURBOyxEeezf/3YtBbTtuXXjH69Pb5D2X4sqZDS75kRzxRYmr+hS
rR0J1FT7YsuPil+NEabfH883JZW7QQxdjTYCBFpYPuHVe/dN9mHWaqCh4Fn+i0brrCgOrtLShs0o
79SBiit2GvR0BOen/M+aUgmaD57QfTIPhSazgpnBaYTukX7/MEimZdVTQ07fe4jNS7SWmoY5mB5V
UnsFVgSlbJT9XuNHwtrJA8luA079k97pNT1Bt9LrXr7bpQmvRZPa6wX8AdMEKYWsOcFOPa+QniVD
5qGAj0tylCOMkLZyBIAjbNvp0VPSbqqOhb5/+qKRqjR1Y0J43ejF664+IVD2qhSmgJ0QKhj90/wH
68vLpqXy+FQZF80vLStXMsO7kGDoCYbnf4d65GejzHRtHGWARAVkfAPMWcTQTg9D8VL5lTstvQhq
5ZlYF1+o5IhaPk+OdII3GJb1EI2HfoPPRhjhoyAw9Hgi045S2w1PEdO0k9ZACIHkScKFS70lOCzg
VSLSoEsp+aYjAOKLS+dM12Xw52EIePsOvNelT7u1edILOCLwHDdWyAQIWXCwCO8fdmph5MtaEJDm
FAmDB4cUMBPSrY52Q3CkHCjc+VdujXNKaRAqWF9/gsm5FhRZXrhhEyqVvd7dZfKAlAdJuEeLdTQY
FWbSUPuzbfH8Xj2dKwfnu3Mtkxi4IW2jGrieHTdc+/UgRCpukTl6eBqowF5CVhBz3AWnfHyU8cFU
GZtiWm8EUcEsFS+EgODbvIuZ5W/T4GhPEG2jQpnq8lFBwfgJqCcdA81FPTINpqj6wPlwG8Zg56hq
FJe/A38O3f6QsRByXaVKpJ4UGyojGuaAHit27enJ27NOtyQTkgt0AA5f+IRtEBbGaOR+exYDHLkH
gJ0+UAOC+5O8fPp+So4KzzzBKhtwj1YmTMWuHsykLPUlFAfCVAuXAvrHJO8OiIvGIsWXNgzM9Lx4
Y1WtB7J6vf8+Te2Pasr9Vrp2hZPhmuwVYkjiRTgTLP9OnfbauRrzCOH7mbusX9JJKkhJArvhGMy3
HgXrOzkSZWdE/FXEwEyFRb5h4iwSm96UA+TA2fpIvEYeaVWqNl9qeaa6YgahxPSug3tOdB6LL+Q2
UTQwLa1izGm9vwuJHTpoaZDdEMykYPRhY9W8c4ewfgjADDnn0fXO/2oF+EV99BxBFpgwR5SJFs50
hD593hhQ63PD8OaLW4fm++riLG+RdlpD4OVatKytM+gJZaVa4W7gwcPm8ov4Ig2n9uQSPUJ6xFVg
DVmFq//Dx8VVqKIs+JnZyYZK4oF39pp71WH0sMfzMYpUV/i/ctXBj24v2z+uCFNdU3zgH2fz+Tim
5V52F83MUNWgG4vXFcxynWUByyZzsXl2l3f878rokH7FCXMSHB/UzUOywX80I3kAdXR+FjiXB70Z
gyjzTGVvjvpnawO+autCAYTuB9RDwQhsiK3IPGivb3gpysdNCHUlemS5Kq5/taWZZMM3Ml1XMQNH
x7pDBQXcccPkUvQdtYiKnrPM+ujnsVT7r747sywcEPv6gtX0x2cvjx8sWZEGrYLMQe5cV+bhu88V
ZxkT6UcVVKY0E+ieisVTdlDbR6HlM4mey31IZMLwcq5CpIW5mEJHViSrPPviFJPHP3cppLeaoGud
IDQtJASILYpv1UF9KtVyVcPj9wDqCVO7KUX5wADlfa7EZN0XB9oKWlI6wk1ybydJeHu1v2mRI5LA
QKDvbr3XhTQX8TquPBjx100/2kNLvd4vpEVEaRv+QNdF7w+smBkDZO49qHA+gDqZF17j1joAkaCY
ltYwBp7K3Av/ehS09mxIz3Qiqma24KD3qNTVDlEy4EJz6ZOnweIwlbQhgjNm+/6Mt5wMWl8gvVyJ
jrMfvDATKnRKrVztSNU3+uG4mSwqbkxTLcnrnsJPgNcEGvx3zLj0ZgSQ2CgaVBShStlcpBQqoW3u
5kIT0MR9Jx3Fags3bfI+vHKIhIZuERJmRpFgF6Up5zmTiJug5krEX7pPOdtJKoXyXra9Gh9Ysael
oMd99InJZQ/JF8s6G5s9lBeYUMXYaV9mAvGUlfyyfprvtQ29RbzpHRswTfpfU94qBwvd8rdlhntk
nTZQ2j5Q9ZbGsHTYwiF28/HP7JDvfhHQFZl2ClFG230BPQKm+BGB4tKPttWyFJpYbtrE3+telQWi
/+E6jFiguTRsRr3UahCh6mAA2uwUmKe3lx1mf22IdvHBPIHPC2K0qqFD6ObE6nUXxFWS4BunQET/
iyI3YWA4SggDbkBHafPvuDnVoEdR2ul5maNW6oR2vBOWAE546kFhNbD1ysd8q/PVjyniP7h5N44h
bp7mEhtxxH0KciZDo3Vt9Knj/wW2hk8w8eXv91anOofpSL3kE4QfBLUxkS+rLlKCPQG5n4is4r3P
8Y95jQfVx1zHhY1lb0FfkZ+56G58w5HjV91+b28mAw3AONK1G0vo+WqxZjnyDm0jWno2ShWasRMA
LjaA5n9OIuHl+F+15S2+2UkS4yKP3LlWD3a8SlwWWVoEGM9LsactpNX2iUvo9AmKd5Dv1yE1Mp+6
8Kkx/H+vNU4wm+jqV3U5AZkq6tPJ9FdHion0l8LAW+MX8aqfsZmaaHkqf+iABTx4/x2AZ9lw1FP7
19smowli6JyGfCrfys0P3dMATp6fzwNJZAIIOl91HRYkzlgEChqKBWLNscl/nqPuJGq5sDsMCSFh
GWZ9aEMu9pNz63ObrUf66uYOIqPLhNGeH+A8Uw+2bggMKQKvN+f17v0bOXKsb09Eu8rRBRCDGM+/
GXnLPBAUIWLjTe1AAiomtyqfIt7NZcJtAme00Y3BK/N4sQUtdetPFvcmETSzV34ePa5VTGTR+kn5
47Q8xWeF/b04k4eXbrS+ULxB42VlikXlqvW5KDwBOd5oC8/3HiqsU+eNO34KzWyb+MmajFQfQL4a
YYxM68wOjBMSgF4w0VI971YMZTZe9yh/QgK2XxfA9njLCN395FBHDHUn7wcr3xHsFxyWP1wJR/cw
J7X2KUBWwzYJFAlH8wxqetr1V9iAZUIHy5NUDlyQLDPZBe52Th/nEZIXKXaBwq3rGOtqQ0sSCBXB
YKZfXLyw8mJVNguAWJf6bhw4uNAlCbcgiavjTBlbF1EFP0LskRp1t/PutC0nmtgBfhIs5+isTgm0
ygtJ5qgJWFCFJnHWDlZssmWfd5Kubm7Xaxm/nu6LT5VNVqCzvnEjkNSDz/zSUJEID0L0Joi1p0MT
kznIVsZlLYm8KnMJveft8JnqkJaOeAioS21Nq9ZXt2YxkvCpLzktM20pAcpTf9Vtehp46S4xJ7pQ
mWlV3iCtZ1d1Vd49SrnGEQgt+O9fKGPtt0m7sPvHGCKoRl73gfxMUQHi1uU+FwVRmkA9j68R5N69
PRUpCyIx66ZzO6x3slWxD7bl7nqMiBx6ia+EYJxp8biUO51Orn8x+kgItRC6zXyg9Sefsb6okxCE
DhZh77yVM8+rwHb/rvPns/3CKKqSo45Lu8AT8e1MFuZYSUvmv1/ODI7z48S6Iw0kW931aI/CC82r
dgxUf4VkMe2r0joQlYEu4yV9q/8GVhT+R2vX3EDy7GOjKcOG46XwhOJm9UBzo4VDVUuQJJIWv+GC
R3SBzImZxBfQiuIDVnPTESjAL8L3Pa37t4WpAbPKZCuh9aDbcr/ZkSwfLXhN6Mua0RK1r2x40vPf
lmxkd014dUTdRdJhr2oeh1l3LFf4sn/5JW4hXuSyfcjjd6aOfg4bRfHJHf/x30P+v+zE4CHqy62k
A3X2JGER7QpW4JsWatDyRZFNsGMtz3RBZXYum05VWq1MWntFijH20+hJvvfZUl81YnRCfiRVsdgM
Qty9Ecz/Q3OGyMUAwScLuJcyL9cE+1UFZ1qQccJABAaVPUSUiJTOZdANn+g/xIzSARWISOolQr+X
geta/ilF8D1AcDOilvYYztTRzG+5X8/9ftbrA2uf/i6Y2D3R/V4mQiDil5Lwi3qkEQO4fIhPGc7y
y7+N66+14GgWfFXycF91tGp/K5AVkOIB5u0XPca+Gh+OSXaj6elyrL5Usv8G9JabqkcudNAAL3bz
2bK4oI9hYjDm7NLtxOa3tUZVIzSUTqxL211AnZzNK71UwGH7pjajWpQy8Fyv0lfAtgkpNHy76owO
ZDfzZCLzSSr5qpCOOeU+nPh2m/3f2xtGDIqv12aIVQc5QrPfEtYH8KoAyfkl9urGF3S/gkAYLaAH
0XZCusA4jOkQhT/bWVcTm8g+ZeYFw4+fE2A+Y+jz4oKoOnaJEAteP/3rNDjbOgss/i82nNUB3gMG
wGCp5AxpO9uql5FlG50ahDDDGtQi+mNOlBtz2V5HTFJ3bimkZ8qJyr5JVJeRoa9qJqZ5Kc8YQUJY
n5jFRjchxXE11kC8TcXckLTA0IuKo85ons7Zjz9EUv1b7sXrDBL5mOYBot+2PJ7XSODGAEQdTExA
2QEpc0ung+N1UAehhAxVWboXUOqgsanhVRZCo6oOLULqCu/UoUu2oLI2o5Ksg40XktaaF/dPKTca
V9ClWVMPPxvy+ubyBtoTg9CyUzR3ZPzqJ9MVCsgSivocO06IWhP6sMcIbf9wp8POOZSacTWl4RMy
DekLMTnBigi4w5JMeVU331/2Gfn/J7RmivgUOk2xyE1ikH1RGJBdatKq3W/51HplLqRJxPV5c3qS
R468wrTTpBvMgNCGfkSVBomh0QkV0sPtE9b3VOQ4YgJfGcUusBL70Xkcf55MEBc7urdA1E3GDEf9
fn8x1rKlZ3P3BeFy3+IqANKVVWH26Ux5Arr8vkTGAbOH8BNIbZzP3poBR0iGLLYo2Iv4N5I6Z+eq
1u50G0LwPp84AD2S5sRNc66qGXTQGTT+D9QB8xf8/PSea+iAczlRHUb2/CbUMMRQn8Gt6S4wYXe6
TdpifYEOolNjL79Y1/AEj8PW+AUV13cbVjsz+9kKv7989z+fATty/mxSv+5Xj7fNFq3LeX6xiqFo
CCwxwSWisPV7ImTdY3bydpMKoTMkHSC4146Ov7kyNNh21EPfoph0pZFGIoLUpOoRAzdHPMS79Nkz
L1TBZkZ7Mlc8Sqhu1i12rOqssKPFLzsi8wBdNkbRP99VtMu18QEYzca1r7TrgDeYKnf0YhWcQ+ca
ohlrZXQdz+oqIwpXiuKzV05OOZ3t0w1YfxPVg826ObeRn/gcEW7c3g6e1WXSeiHxuUG0s2smY9Vf
Exo9jxtUjKZSP+72KBVp4BkKEAMi+loVsdh95Qw0/U5XDCP2MPMk9hHqIlTnno/5iBmFI9l4zuom
c7Xjy1lEaUWne8m3WBU5kyJe7575DydJ7SvbL4Ha4oyQ9Itsbt/H5ya1Ng462NnW8v2HvdqhQkfe
6wfGWq5uBflPCmCShwSkMsdDc/b4RlSJnBII2nV+Hk4ZJYMlGtmQq8Oc2u7aUHlB2lXTBQVyj+0y
KK3YHCY0Gurw/TaIIP5pj8Cw2A7RWaP3138+719EsoqswOBlVMrHgKgrxF+aZ4lFMdhD8kWw/fpb
QvjcUDWvvEzRISjyYH+ck7zMqtK8v/YBMA6RWQJoHANqKSdB5L3kLEftcGNCorbf94diXbRoHCgN
3x/ZiXgWhaFSWnVTRxVci9kEi4IMQ8Z/z3wJWBcRnYGtsKXnEd3Ou3mJT6Z3Iz5m6P1UcaN9wGMi
ZUt9K2GrZ4VL6iA/T390p04N6xtb/jt0VyhZ23/0PICbDD/7KK/imPDU2w7V+DLs3x3tXYpzcptO
gv/jOuhqoe4PsxqRu3CSkLDTYBICrlSLZv0f+LtE8E29POMiX9r0QS96Y0h5nglescJMY82EGKCi
A013ukPkbM3X98ObvANIccc4/ZyajgjCZa8uGhhnh3khb+ct+rhgQ/upUGbM95Glge45vhIlxMSV
CYSUJz1LvH8Um7qu3Ae+GTg08fWWYMhHy9yAxVSP9O+kBXcHafzX4LaAEyfhejfD2YWmYb75304e
BoFDUuQIpTdbjp0yVC/fp8RIckiTzTSpDJ542lKtwwW0E70yvmPbbnclbWQ7HcwZYaf7iSS8ahGb
NvLxOO+xUXAuMtnK0ix3seZE+jFwjc9gp3FQqOn17+Wp/lEdzl8HDqdaZ3qBZe1tQXqeKGMj4mJY
LPs8TvnqbNEy/mTPYiCjYEPt4IfYmw/2IjHWa6TueZXAhTWDSSJgonbJbaBWuP/zkalM7vAq25xK
dsCw5Wrk/xpcIGwFRurUIOAbpJ7JrUGlVUjB680G/3ZPM1MLwwEJQe8Qa63PDP+B4L5+yacb6/2A
KoC0HAWjr1f1MEsy0wGBvpEo1YRYTz/ESMlqLJWaC9+hmiezj90ZIVS8xOuQPc6rhpqUgg4KIUE9
wIFGB59W56+nBoPyzP4DJI1oN97MYRYR20XARbRW25JUKd6o8lvBw9nyveWmXL6z1EvLK5I83LAt
b1ncgu0aq7xHGcL6CAA79DC8EtPpyKoCyEgy/Ojm8CKBRZJy4iM1ThYYg8NCWndNwEa+AeiNXack
nj1D8PYKBIfKBSrYrwpKL/SVn/d5vi9/XnNg8epy92tZxNpET8mRe24BPz5hvXGZNSbhuiMgp/pV
GvLs7ORhtzb7kykMx/cOmatxyHhPhE7Iwl1r2imu7AWlwfyKQjbnHamBs0AlmlcNrRF0PcRFUSRy
OaVoVkjzieM8UP/4IZlUe0he+jiOonHxnBQ41CLuRtN4Veow4wx9uIFWFqkUvKIN+7WuXflEtQU5
FBBPU5USSGquRRGziFuY3l1z3qTmljei7rWUNDYVNSfGwX+ffKLBwD7wmFoaLMRlwVpxf6ok3tFI
GndEDoKO/HzTCEo8Oy7J4HTpULkeRxwN9jUZsHuTn73501TGkwFwJUwbEoNCEUMkHstGqPV/26Om
IGxoZL5zHBLWXRxvsu3625fADzLLFjWmiBq2cFoUd8DzGlMhrGRIyG2sbA1cfMk16VK7nESxhTnF
eDuE9fKAGoaQJ3ACNSKzbV55hp6B/OVGtd0Qf8pDoC8n1jaMuhyJS6LHckZYaKxnPoYzmrYi2Epc
N8aMkvVcQDETrWIYBUS+wUEocj0SNW6t+/zxzCbxZ7M8viAsrXGfl9TIBd+AOQk0Dkt+/EBJKktD
zMabBiNJvqeWVv71ngMvOoM2afM/yGUbIDu5fjfyv9P7mYQUI6XMeHMlrGxewWKhnwq0NrIjcaeI
GrsKWbExuLnBVFRUwu+S7EyM9e9p8NX0lq58548tkTrov5Y3rZBuA37RG+gT5Ui48t3l0XxBdx1y
oUsW5lPee39SdMqY9oPZJHjbAw5+5Fw/nFlgI8zePxhYEPEvCQ8tpxO7toVkpQwonfSkWYRPK+my
kMSOI3NqZO+b7BX4qxO6OqnBL5lS0o64/f80Qx1pn59mJPd2aIoFDqTgPGA9JyTTxjmU3zIL8RLP
LnCvjo3hKzf1SlUj4QuZfKra9nvVCyAG05sVm2HPAwcEiwITV4V5LIRMdc4WgcKoL7clLdfQTpf9
mWODljgxwW019CWMoTPHUe7mmraw7o1KHWRIf4rQVobof+dR+MzQeHVGQyumSamtv0ty00LCfV67
WYxyq5Z8dwiCBKNSdw41khh/dDAhXzWfh2kfM7LFh42B1ViSl7e35hgzMY/Wpf92Zme4Exvn+kXh
5mvuonc+IxZ2TvW7WBLEcYP4fWsbCp+7AwS3cD+bOCn09T2XUkuqmzDl+pD0L5BDl8QFNX7bmsuP
tpFfZhaWnu/obNVjXuXlSeiMFDkFnOEel+vgz6V+F79n7c3M3Cgfr4EAl6+cpTbf233BFrKht5IU
gqvYG6WlZrsLa42KKO/RJZ0ZFf8FfpxJeqprH6YJkS8wgGLGqRsUFV3MKf52dnXJS6vRqEWhjq52
A06oOMUViCbHu7QU1+GxRiDbD7NNrPQcOONuyYNxnS/ocu9eyFQ5tm4XkVmR2rgAzPPuv+CCzzr0
/dAVNOL2G4Sx87SXaMk+Vh/k40WERW0dxDvlzlfIj7+9/f2t246wGbeVbLVp/i4052M0F+FoBXzN
N2ay7EnAC7IG/wpsSePefLk3vXYy0AwZx9NGdvyQI5tECxmItE7xXKkJ0/jpPELM7a0nDfxs2GJB
dbDHqEMIS71NDSkUCJ/MslQT8QEDinb4vxrjFuFhh2nYdsvFXzpVBVPGZVB+GX3L26/GucQVP6dW
MKP7WfE8LfYg33K/3KHbCGfhGbOHrvHZjdBVKGadCBVTUJh5KG6YrKvt+LZim6q72MWHRb6RGRqj
4qhJCOn7bD9HRZRVuFGF2wd8wPAJdDHkbsBakTriV4GS9BGXeiNPwCHkllDfxpNslHf5SrFq+DUM
u5Aa1701aHwN6WUrqTIaJwP19fH9K5kG5La6PlliBWbt08D1SqPJrv4+W8zw75rlfJP0dfXnFHVa
dl197MjUiYY6y6zAdMpPsMBRqo2IlkOVqHLHFa7QXp3ID+qUi12Dm0J3uauMndULSG4LT8EPlTrC
G9tAUDd87oOO65F+Bh9CRV1Mz/rrnw5mWFzp9v/pzQXckrDeU82oSHMoup/T3lgq86qLxLD0TdqD
DHJTtEOYPqxrLGVUrSNe972rNiGZW60VIWo3Vsta13EjdMOxU+rt0ug80/+9okW1OGYDOCqBpXB6
zrX/G4tHgyHO5BZZWMxcisGaGqs7IgfK2ZM8HGJrKOs+OEqs8yemSAZW7QTotjOXpr+WRc2c01DS
aYUvDbcmNiEWOXoi86x4B34qim+BP2wX0UyYbwWQHGGe5Dm31fK1r2wxiatKTfDW+MJzT52y5vN1
7JJxlydFxFvcZABy9bxb+98Y6rY4H0KifVsB2SLgrSMBRm9gE+RIS9zo08bAfBssvckhOB5eNBEK
IqQEfzTUyeN56YOV3AQLVD6vhkT0JYr9R+YxDtTDOeZhiMTWmR8vtlx0VxZhOoQRA2dS8H7Ju3Qb
E9eV5DvfkFleEwHNwhHfc1dnMBJXJP30u0vWk6nbAsIU871g/ATjx7BQQ+gj/SakB3o1DiEtCil0
PAHbbJkp9yewfikaFd0sXh4awN2NjAbXvEkeDgPvX8j1slLJr4IjqlUWf07iKMeAxCggazA942Az
olXX0IszT3aWlFPFvA+e8c23hzOJarM/VAqG3cRJxtKTmpULlnZrUy2PqY6m9AJTK3Be3isYjmaA
LoaEQv8zc5+2zfx5LGharcXDCNLs62ceRvaRTDofPmXnP7YwI8ICtCoKVKPiIcXgSPrZ3BTjKsuv
nXRZsZ4INstpMY843ydIL63x2BXzu3GZH1f61RvyWL6qoY9Muw4XsNaiGbrzjjfrSgtUeZHtqlVG
0vuD+ATwAjrPm4VcDFXs0wZ34QqeK7HhJOtb4BmVOIk+zf6GpTs9CI5gd7ceJhudEIFbzaw+dQ1q
vq9EMH0ItEObuWFRnTEdMcuSa+uJmpW01Y7fTB/aMrqRkVw7xXpmkJOd1pfcfGuFxkspQcTqOrXw
qvM8tdYss7p9OJfbQWxRAC9J+qW8E2xzx0m6/KNpao0fGflTL4RsH0/bYvWdgGeq2fnsqVmph4al
x4jcn8Ev6x7AVZ6EPE3VeunpT03EmZ/7hnsvy1y9uscxQs198dj5Z0thVuiC2Rn/SpMKo3WAaklv
DXXgW8Somx4MF/KAXf9+5oF0mW91VyDsEtiWZzzhpLNLDKaLAWfZ4feV8S1rMBCId/gltJwsjXyN
yoUdF2TJRRsEwW6g4DYT9NZDHGdAGFo33JVlJZQzsTi5ICVAPf2pMoo6BAKyrQF9tqTd6uB0YYVg
Fqj7ksa/r1h3yLwYp4JtJKK8QepeDyR30MOHUkOWcN1E6AGc/RqnLnfQsX4Sbqoa49teShwE75W3
giQA3OMaVa8E9VC6fxAJj4YhFV7LnOG4p3mWd+l9GU2+TwcfcFiDGy10nKHCzkHBZKRZtvvkXZF9
9PLsTGOMNhw111SORmoCAvkQbRJ+wpy7d0gM/Va0bo4lmGHWmRyvFGbbUOxYRcXzi+GL8cLGtGWH
BR9M5nTMmw/YL9gPWy3hR8TDTVdRnfsEJ3/XLibX5oZ0Wjm7cx/APWh3phsYnn5nwK3N065056Dp
wDM2eASQpC5zM/Xw/Fo3SA9b9eWyLMWAW+3TX8MwkFNReR9GvN4bzuXUKHUY7i1JfMX6TEHQUKSY
k8A2Hf5YU+c0iJEHoKrIV80q6qjixt+jKH08XlNtn3ufD0Zr0FQQfZzREq9PECKNNGy9D7Yy+6p+
LBLeqTopEgsBGnYyCr2DRvobwBc4nKKYKVPUffyfeFgvSoPZE66LnsdneXp2dyUKkjbiCUh3VCu6
xn3z4TBupkX48nIovC/f67OeusN8hQ1lpMlEZ1rFsr6phnQM9LiUtX7QOihjCpiPmjMQipyPcwQ/
s6yHkj0uq3MmrDDWaFyS2/I2CwjSRV46nhOvw14xGC0ZXDooBgP+SGfT/7yrSaZfPQPG8jUMTUBs
LxRDiLLFpJrrIOsW0hl2MjHXWnMptrXrbsnjkpQ/qAjkrId9VnqFw7Hdg0wNb4wKAjiasl1cIaUU
kDRkj3Bz9JgrBQSorKCa3ru6I+9cw+fYKsf1PXAm+aboIfZS9lpblcrltZC7vwfNPk9AudDgJZhD
x1V/UudsUm0L7FDH2eNdhU/Jjk1kwmKldgW9ffyiD/0aYGo0k6o98UGHAiwq6ZVJ2xo9E1GIRCzt
nQcdz9C7Z8GDQbWmVIacKhdGMnJhXAnRs9PwTN0mvOjZcOjcEtMcIMCMJXwCkpNgKcEqeqCS8g+Z
h/45+zB0ziz6KhyJPXTBgNN9EeGwSxTBhWkl++VupMmlz7cqD//fGbPWSWNGc8VwI78YvNSRC02b
zrWru1Mw11Lq6tHQ4jnQNhtlYw9DrHsBHFCV2mN7feQ4nEK0xhdKf0V1mWeDZqAeLrLfk7jYzh4A
nedaAR4YudM+vX/Bn99pSgxqOuGsDvqtXD5TZs9FmqvXQAi4hqGVhQXho3rgcNjDzukgQaV3mhuU
0pXSRh38tCSv3lNMDmVaoLXwO0Gkc7zXtJldVSrFp4sq8sbdd6u7rkBwIFADauPAKn2ly7TLJtUW
l9h/3JNhUG9lI43veBcbgK1j+4If7To1XyWNMrX8T+ctp2WxWdS3Q/lF8DvINDLvSrTP2Ax9gSml
Z54uJY+yfegnJjVes9NCe+S4RUIwzeTTheLY3sQXU4BAtNuuAYeqfDFIig0EH2NYOf0mRes7fhYt
Huil2IdhbmgLLacNPknxfDHHlWN8LM1/ORe2uU3y1blIzbpBOmtCwfCtlCcbK7JtUsysDtrA+hxK
VRjxE66XPcb4gBV8AwjBmHI3sd31Mo3N5zTgdgSTHjQ/RKuycKcYz2EEcfX2zArvqls24wJQzLIT
/JEDJc2G8wOTGh4B5gl8aH+FM9x1CQIoK2oxFC9fahP/xTEot2tTqHDo1qligeKnwHZK3KAjWXcm
g18qSctDGoAZLkSDMxvIwGozxYdl5dKQQ9jMyJanDDfefFvAep0RQvO9C5TN5NaNJLIh4PhQISUo
YBzAapBi24wwF0zgqclD7h72SdrEwb97Av1d+8BCGBuKzklPA5x7odyuhq4/uU2pid8ohtD1XbwF
9vUaFrIqRc1tJ6S6WZqKvBJ2khtxBGtBCRxy93oxZbwbgbuKHNQ0aANgLhIhrp1siUYi/75BdJhk
QmE7V1oHxhuTt69aWP/AIOFMydm+9nMa7aLaICoWXWYmHxgjKOWS+Q/PSIBFbxvN0Z8PkbX+X/Oe
Qc7SQ/MyT5xB3UGO7RSDUZsKNHOVHVII4nF4017nYrWYHsqE+Yxjl1eRrW9pqsqHv5JrfibvfWvj
lv8ZX/A5MvX1EXJIWilTr3c7o5jduaOts5HaozP8R/mKcRxvOKPXSn2n3XBtvkGgueERmbTDddvL
ojxwFNhfMOPsmBd71BF/y2V66nADP9Nae3xh0pLHwKXoG/OfEmHBG6g3pYLSF2YPOCBMgDg4K/Tk
l24IWYIPlNd9IFRHU8e2VJEL9eocMIYWmkhMk0Y4n43KraXijXjQKkV2Yq1ve5GFgxyz1RvdrpsR
jgQQqRUDbMxwSlk3JpBk4rn0cEMpJL5GjklsrxGIwwUZZP3OAaMSFzs3DBwAm/MHvVp6sZQcET/I
Vc791mFA4n1tZqSy2qmhJv/+zTwBgV79ZuIRu2XkPXGvsLiUgKzlZ031mema2+abq/x1aujik1ux
lDKYiN08lttxpSYnKMhz4Sr9nKc6KehArCmZLL1fwhIdpnBnpJhlfJWEXai8kN+VXlnzYFl6678d
n5WlmM65wMWutlwnJtTgP4RQoz45Cz/tVgbpRG9TX80zkL1a8ZvkN3cyjzJ8E6VImBaBGQvnjh9l
RWNNcrt4YTDwVBN8cS00TS0Jo1dArv9lZ71Ri4eCBuvt5ZL1iHpDBD2xk59KKQ/aFacB3aaYBb/k
rzGw0kpNQdTjWs/i+4wRBdb2XXdEnhpmC0a3k+rcV9gqs7KuQyGhKBpgru58/7pmyqAN9O2aUw3F
fBM9bjn+pYpPed7vR0agx//ICyNlGoDepm88DzxX5CwOhoI38BXCIAij/g+rXrZQuwE395Vi1Ofx
ea0coLTt62y6FOxOK5NVlBD6z+tKb8F/rs4kVFJG4fo2OcQXjdcbr2voa+90N3jgGLi50kfJKdpa
44xcMMXgyGf8P+mCRHbMzEyKEBD00his42L07GtEl7JpaQfYrw08Uzd/QFSENdJ/eWgM7hAqgNGK
81zFC11nXvmQ6VqHm0GEHZt3tLfAMLMKrLYwVVaIL6BeO/3Y0IZafXPwNau0lqxR0ztEy4Hw3iJH
y8+ph1q+mEqHg3J/vZFRJ74lyz59WyZh5CzEmOmqxdqXsW93ExV5IRD3EELJkpq9Ngoweiz+4pkY
xgRE754wmy7d9AKOC3RqTPogpdwDjsyagKJmgdiVhxTY07CydGAoJUz4QvVqG4clLComW+PD7K2p
sTVFGlgRTwd3TKj8WTmcQuuGotNbkz23LI13EmhDSB+738lN2yyNnHthSH8WeIY7yRlRZO5OvBhA
D+pi0q1opzNzyOBKheeaxCwe9VDBUy7VFIZuqyduYcm8m1R+E1WUSLwVGX8e2Z5cDPP/dSV0Alzi
PoWF+yq2rEqo3TpUpamQ5XUHz7/4R4fAsMImTppBSncDi3t1S1qC7gdI2+H52oBQgNuxBQ+Ij2DB
M3xlIri5J6yzAOjYbbzwBq24VES+oxXFsnKdsnumAOer8xhtpoN2PJquKn1VLY8qEpCzG9eacl0w
h5n8b4jHSl5mYrLzAt/IlH/elb2V7M10rqfUvmD/Ubgf6vtA9eCKU7jELul2deDI6r9F6Ys98E8y
dcrpP/wc+5DXUrSZ/Le8yxecpKJoLQEp1yFavw/BqFS4sB0yAlIrQiqw19n1mxxMekmW0h0Rcc2y
e6XDFx+kI8l7Xn4mMfjxTFTFMeFFGG2beRqmecAJnJc8hpd9xKxI8DfbfXfXjhWGPoTxQYB6DmYQ
c0kQJkG1En4NHN7mQNFEsiOndnQsCufJdVIWvEhURDMCwvwFsvux80oLlKDt0idQ/ZO/S0v04kkw
tYtFwxk6oyqzBAdv8Iw7ZzhW87mqQA71g1nFb4USjwAgs/0ftF0epY5H/HeBKR8XcVeMtYnnvwrz
uSHZZISDqdVQ0f2h6vHgBQbtU9rS5zh/aE44aBktSprPjrzbaWcz2LH0URZs+JhN0k2BR0MdIbAd
Ahx1aHR0NIgVJ9MiyX5XQPiNIxW5MImKzWREkBVv0O1XaFNUIQyOnrMEK4xzlGsJJu6ENaDzn/kr
89L+IkPzQ1yymXAV2et4jcLcWuqAc+muAFHNmci4jfzadcNocyVyJQ5l7eO0mgJjWR9GiRUgYBQ1
bTcZdos3ZXsGS9ze3fgGTyzoGt5FCyKQx7uLGDR0FvPZ7CVEZ3qWAzDBy6EujZpXtj9pyXF+gMMG
fiFrTUVsHCXMq+zgMw0YmV0ofeKeXxWejj4iY5ziGx6YoAtp/mWhVwWNK9gjaLmwjzi94wn4Y5jC
EWw/RPJbOVbuXtYBM+4h4f29F/HVxQmC4PqUUnz9lbV6XZCdmmmUHQcIks1za9AKQYfwtTg8RnOs
rCD7NEE8I/LfGr29Si3YGKyVS41FwvT4Qtr0IJAhtVT9UYKfAR8rSx1zgqX8y9NkxjXxt5FmK3VL
i4brFoZFitFDjAQS9TC89QUt2rG3CmTdTGcs66w4pmafym71yxa260jPXhbw/ByCKnMg/68oN8sc
FqNgQYwX7N4KWO7Wf3l/114sxUTxjFlUQw1GiJgDEjsPk+Enqlai547gcfklwiygWvg7A72Cy3aO
ZmA8z8pNj+xiMA2ySAUv1rWzDB6dBCUPbx06SEBHUelrFWte24mjCaX2hrQ1eEzAjfuwAefT1oJw
oYSk8pcicgEORI6zc2GfYJR9i3oCmaiD0sUa3kX5UZbSKr12DSHnwDc5846ibxmhEpZT8RBc4ca4
x7irTSrMkAPK/ae7TaVjdfItTPy1YoKVw+HEQTB8He1h0CboMEUgW9krkd4OHcjm6v9CRgpwbYeo
qXKKXkwvvk+4fgaUxuLV6h+8/xIR+jrsb8Nn3236zh3fmGXz6ijhmyy7IRS/AfY4qwgAUMDcou7j
rfKoexs3785nQIZivC6HngBJ/W+ayq/+MCQAsls3cz4atWjV7shpGqDHPohsiy6EEmYchhukWwUk
4kF0v4ro9/ZrYRtFUZdaEsSTbRAzigr6e1oyH33XVXdpJjyLR2gkhuRqiY+J+tDt0oGhdrcwYjKM
XXE7g4ImwasSd3xJ+xdYHa1Kzp6rrisMeLrzTfF02Kogy0J1aHB3XWYG90dj9MtERrybibmeMfcy
aHOaNTZhR6QZKKtpKa8/XkC+D3K6Cgw0cbDAKp1z15AvpbMytwtST5Eguat/8Uxm1+uA+BzXnvL/
1o9yPdKBN9ITn1KXLQHjms9d1eofemhjVOTBoDZYAuRJ7lzhTDGg4iZNqTUvLWKOIB3GsHtSE62P
put+/XV81LzReS6pNXizXfZJgwELl3l81XGDXVc5u0GwTrkA73jE++Q9TFtrJ9zdQLU6hu+BKjzP
P0ZqWewEo0BD0HKigAQZfD3891GO7cHUo3E1YT/xkujYftc8MOXYmEmqdCq34oA8YGfmB9q/2qT9
xsGGTUefXFRIwgfbxCiic7TqhR1UpudsSLxGbJnhi5m65R0dsVTD9jqxmKZvQsKisyj+kympdRdm
K28rl+g5Eb7oTvK7/a0PpgAw0PDKjqjciKc+0RH3X+cKWOHHFZq+VvManoktj7QMT8IKuKjPh5I8
ojkNvdaytuzcaZrg/zOzhsCzzLF/Ox/e6BH7JAzLdr96PpaAomPQCbuiEpdBy0JI9Oip1Ui9j8eO
9wuwTQLaIKtXwp4PDqtEF1M5Vn9faR2SYJSX19I5zOGvgUw+pZfpkDdqstEI2SvQ/9ylGcCgmRhW
oOkeS8piQ6HAy1Bei1xloMjgIs0v2SpJfd30QLyKjQTf8u7zoyrN25DeW6yI5Np3CN/9518XokH5
Tpxr0YtpOAv8Ge2aBaaSQ5kpVni4pbZofl7ybQ8Y9bo90F3VLAlhU9KOlfhtbMT19I2PZF83VCsY
CiGmlFk4J4oShN93paQ6e5sJzN3t0SP6LmL48lLeyZraWuOYZTA1K3sckt4bS/12HRFU8qLJN6GR
EpaSmj1uAXD+L1miHRURmUjxuwsmuLOv2j4X/dDMC1+LiXzqJp4/vPZhWUj7s/tX7D9zBCbEJPqP
eFBq7Xcj/uUSFEwEbQOsY7lOKjcMSo6ZZPtBkEqLY7HQmA4frhf1rYKvpJLHvUaIq8FgH7MnxSQM
SxxvIQOdWeCPeMmNStrcnqhrYmZE1J60qVUJT00BfyBjan62HIHTZfWbSPflEA8DEVj9C9Tehzez
xWYh7BYN2ewvgZvc7KqGToKa6w+q8zX8fMeVe9qg3wKrBS8tYZX0p1j3IN1na5ZnhL3eE7bdkc7J
Sbi1PosRORNvrOO0aBIFQzlvNg1LWB9tIETgMRVzaV5Tm+51mv6IT+xQU1EivNMLYJYlm5kr/Wdv
adqnQpAozdOc+20xrXStkqz1m8E87gnmyqaCIHZ1MvhmnC1V34yyn67xRkR2/hj2OBB4VcXJuW1X
gx9NqXd+3FgW/wqw8zdad8aQr7KQ7SYeEFVXmyK/55B25GoJ5JBR8PiYkyCWWpF9Yjbir4qdzzxh
pFvTuG6SlL4NT0RxA0U7PbE4ZggTq811yNqijwb/kJ8sJt+4oJG+/J+rGabFP+A0uA+byJC9XJq9
q3zk3u4jUHsIRwh1GVfQxMsMJKmkM2XBwjm+I3HDJGSV/EZWF9s2xmBdw93ZKnDawBO7zP4FdEhH
fTN3EABbTTwTb7mChuDXmPokC3DM8xCzEEfWd1a9Ltahzb0DHVIniGxhM1xl5uY0WBY1CcvE8TF7
zYbGUk6Rjh8btXq34pEgCDzzFRTO0WyU3WC+J7rTZqPxlNtbkD9AzvYQ63FnJnICkHkRTgifDfY6
Vn3fLd5GrgQfQYKFZGPv2kB7MHigZsIV8hasA7jsjn00olCaaJJhrFYAjFEJKi0YmZdpqz0rJGDc
RSj8G5iXfUKZX5beos3tbIlzangKw5GqrC1Nzpp2iTpVCIhkt3O+bok1nhYrY4FE9rgRHMB3gnl1
ngn7qZK4CzSswWUSDe9W4DvIj7HWB7PrJTLEEB+bn5DuCmRStgUkOWZAZwiGBpzl9Uggks8hGj+E
cW8EcmNBrzviUs8+ET/+qojjNKFeLnCPQiuXMrz1Y1KP5El/EnSbH7DObSmuiRsvMah0EEImQn2b
YlCr+sEeqzqVqZ3mNvvuBsAp8FJA0fteslxRBm1SACvqXaXB/aV7kriYuo0hEGoZLyb/sf2TuKRO
QtrxZBsl4AIw6feLMR4D9CXiqOeAfaT5vDN25ZT6VwCC6BYGAujliAmtpQ7A8hFanV5XZGJbhj1s
HwD2s0RnoBa518M44I2h37iG8l92J0o4yfQK8eSaFom9Me3aX6TZ+5oSFYfNBHhBL0QOq4eAnQRG
GEgBvT/55BDJ+qpVWnHef1cG+eMJb8pxrSDDY1XMIsiC7agknWQdXHlj0BodrEF5ibghRgwQJByj
N0H+R1+OeG3BVEvDLPwe9589kcbQKqsr0u+Y/7tyIM+AzdN84c4WeAhhFSKRMPm9sbtPOLO2tUBx
tzSbuZyot122cOU1Ja6T3/1tdc5Ug+0B7l9RVpZSkdkUgoh4Ip+41oqgcLu8YfCX2FWxGTngKkzd
n9/4dKcwETf8OF2UDcEHFMcqiUAH2vIgJvOQPIzUSP8cjM5ASzDgJDZ+haJXkB7RL3E3ulS0fqKW
TcdUlH1J5OaCehmFNPmyZ9JrJ7AHer/tibfzUaSgNgBy4jR1ejAZV62kj8An/pf1iAMZZKSv8Ose
nAAdsCu1DxzctWJ8sbyDti4mrGWPAyJ4baHURrEGXBnzRwABl7lZElmTLCugsCcSWG4F1qNsk5yX
c9HZJe45csOYTAc6oVg4K00kqNNv1T0tm+wRLkfn/gOzxtpZqwfwJJrS3D3Or5K+Y00OjLhEG/F5
fZ/8EE2nMKrSsgO0nbq9CxKqT1sTY7lC1jFSUcC1UZwmiAJNqhtTYcp/+B/Ly+hU8JloQ0ox4aEs
RdpVQAps6XQN4eU0NIh3nA/j3LHoCgMw3+fkIQoxJLOWn74npuIym3QSiUpXu3o4KKEflPgQS4ch
jU2urFP7qHm8uKZ100PGa5c+1vNiuHTjTJ39hYwj93sanMo3LhTPHnxFHxJxbqACiQ2CdFVvCA5o
sDtK3u6I52flQ3ontV+uwXpXPFG3jyDVgvP+hz2rwOnFXMG9aXivDaLWELzbR5GznJfJw15ta3E/
27bYa/wwZEI0p6KJnzAr5Z12Jl76Adr4uSDluju0Cv8MrjSoziHizezI1B50+hl33qgtqdtontQ7
TiVcacTtshoH4W2UTrXlc+isU+IhImWKC+onYD/DpZJqKydTgB+2GCZAYC3TLxNdRFp3ZdOMVPQ9
0VGXegehTxjHkdd8sIxxJcqRMAeAVYhmWo04LmV91wmIrdENdm0uyRKRu3qVavJFN0YFvTZ+Ze5g
nSKka3t9hn74yPnNOkAhF1SQAZk3g/jsnzaTJwUEk3b+vdpAjT5F7qbToD4GsXwHDwD0yti4jgcJ
9JAG4NeBZbKAOmgm0m6S/kbRRDMMwZbvFsr38ybz0HWCI+IG1xXe3qE1+DUsmU/ryFaSHDMUA7pY
WNoGnq3ZQIh9ADjDIewqR//7LlkznE68BAs/Fst06yJLsIlKUhxZctXiLf6l1ZjlXOeFKpYj6loO
v1iceT4j1vIqBUJ6C+q1eutxAGoqqOBleQ2E+yQYFFGcK1TCrYY85+Yn0iKt32YNhaZ63qvOYwTK
MHa5nT0i6JCr+g9kdpLZn0lUJxEQrMqPMXP90xcYHp+DSQ/I7onHnr0WVIUaivDBb2TGlDQ6GRQ2
M6aKfJyv/XBTW0K9sfh//NM7J9KRp2wU0scGC94co3+HVMWwsK/4gVu+zHrvPGkFlRhSSvZHDpOL
28742ARDrhZejs1UxtWQnom7xg+aOS3UdSIMu7RzfARgfWfinfMC52fQl9pMjhx82VPb17WM9F3Y
Y+Cv7u4mRwsKrdR2sAEGPxxvrdgCX7+BeHJnWlOO3Rrc37Mad6OhCdKAdECmG8kcfc2nCR7lrI8K
4Rirf41BRb1eRcr/5GM0EfRXRsLd4PCxX0x37HfD/kT1H3ZfJGcd+DlT3HRn/y5QR3moImNgnbSr
Zkg47U/3k+D/6ScOhRkGB+UbKFw93NHqjqOvmbaHXUzCj8zyosV+0GWpXhYGAQnaIv7jmmCkM91S
6ipAJrwHHFID73ILQiu0qzG2YDAjIO6YHegyc277QAeOSIyPdOuspOA3h1O3j/OqvfETp2i6EV/m
4Bj09vUHHvg6MlcSiyh63gd7OLV5wvOKSNfX3JB4kHIJAV2i6giWdywTfX5LFc69Tu5UvSGkDxVg
S6831xsHVY5fB+nZkEoezULJRnLJB2WItDvxnN/7BIQzNdOW+rLpjGMMf6SjSPhIdMS6qQZbTT5l
5jxUQ6YvBlQIBGgltUQBBueEHLIL4fyKyt1YF6g6JPupf7SdourXz/1vTqJ5PdsT9AfrgvHuL9RZ
FkTtsBq8dJ7QpLenQBn7nJuJxwkixW6v6HTP28C3bEmkaW48+9E82jTJx61VnXpGxnNvchXlq6/S
XZRrpK/aDZPPmsTvYkTTXNAz4mezsno9nvSFyOKy/B3c0bS/WPH//+HymNIjj0O2RqOyBUiEsnYh
bZRSzHbnKUz5VRJFTlqYFN92pqaGslfvUewzXyl63aKsrxN7JQ09MwKXwYHkptuWHQ0HKStjEw7I
5IZCgOEUUL9zbGnT610pXL18HP7sWQl5bZ+91XQXWgE+RUVTiukzqniwaHVjuQAnFF4ut3AMTZPl
fJhVvQ44K27nTo1A3w0Rc5/c52LvxHVHF8PThUJYnwMknyP4/HRbfBGvZ4KheSAk9MAGYOQbFkus
a0qljbz4bONqmrfMHqGahkEeYvVVPubidIrX+lFD7zaC5fB1sD6RpchHn2RAI/jxzX0cHf0A/CG8
tl81ptKwr5fm34Fkb5DlIQnaJwyUUMverrBNEpprbFtSS68F2tQRrAL8BooIADC5qSmhS9CVTc0P
tyhWDQtu1NNGB8IqzztETzXmdcROsdsCZuZu4oJdgNJkuZZK/H0/mLfdpdvgTAxxGA1knrdu4LqL
FnHTIFmQsdgQK8LUbmsBFEXbyNCNbiDnEvnIE2Tbrx6H1XpslxbcxCPK2+x+S5JYL7UQ9hR+Y7aW
1xeD4qGTrWuM7jWNnUfCn/2SOjbrIzBIRT6K11sxZe1NOs31C7L/W5Oe4othClvt22+UyafAZiq0
4jnNx9JDilesO3mAImdWwVPuFGX0duIxyGVAM0RSaiow3mMn+FRvyTZNNrpKnI7j2kuA6iKXuqjj
i0Ppy7GiuKfZ3C/YC38eR56/3FDrwFQ4YARCbG9JeJ2wrO2nGp1037F9YTbKnN9jX1HwASaxQpz7
6kdSRoRuvKLDXZGaA8IMrpuPwuiQ/XykrzlUQHRoM+xfJpFOXneFmfjGx8NJFQBX2cw1eOSRVssV
r1V46IYjs5t3hlWbObjvmRVM/KPl/R9oeehfFxinZEMLV/mWsmgCo6ogS6ogLxBFhg9v0/3uSkwJ
iaspseyQHRmKqF2ihDqtVcu9ylHmMUMx7P8ztZZ24ElUjEc3Kb/B8KEmEm/aJsqlCcLsnyAD7YTq
RKWmJKlFENxh1yT3OObQsvPYGoe+MQddiDV9wXLwsFtbgUgppiZdau5hF7nlEsrtyKg35RvYSUrf
8hSm+qRgrRLjC6w6+RibQJsZiHN0mfZf9HSdL+oS942UbGq8iOSN8WbM8QDGHGd/JboNZLQ3RfTY
qiJresy0uw3fWbSqZ7qv5Yq+eaBiJn4IoeySLpwizV5vt8pZUn3aGtLuxGogkAd8/pPYx+cSK6/4
u1/SKs4fVipAs2lTRf+nL45DbiWuLAQS8Ew6O3prXCKaw8YfkMH5EJ6QPVvb6m35/NSarpWVzp1j
T5U7zLdWzC7uEwvpoWTgTd8s8Yr9uccrfjbJB/1jC+RP6SbjupB5NxhJyGPwlYhJsAEvsgiCJ6/M
u7fslznFCxN7QcvdpcsjL70GQl3SIJq+rrryhUjgCez6r2IPjmeqaIcbZKQ6UwU25YWd27ho/Z1C
zo3SX/6iIUTC0fd4KiPY+9Kt/cltWjtxT/F/Q4HqKCPFHNeZrRM8SvZfHqdHAGREw0gxNMJ+1aSN
zJs1CTOG/lh0/nFdydIT/tTA533GhYrUCS2BaJQxL1nrp17fW+NyBed/6srNb8T5GOV6t/xm/BTB
KQ0A5AI/B9eqlmNUy5+O4Bdxd/Wskn0zapcdiYNM7b0TbsMOGDMZNrUa/MPFNHdkjIzK9YdtFhaH
Rs4l8a/EEzdE0fo2V7v+zL+Pj47I85gVs0TLGko780GQD8t8jNv7Bb6HQhAhFeZylgDZAWtYmfzR
YHWOXPZSOE6lDYfYhieH2YoBVQKIaD+2s9qpRO67ADc2Me+1yqvUvDE2ZSiRIs4BATmL/UYkqhvL
B6HL96IQpcoMnU5sh2cje2NF6Tf3VKx+7dCcIQ+li6EdBq8E5bQqZwLLtrRVf7qlvBpQomjJC9dM
zylDrF6fMPJe7If2kXocivX2KkAZQR8WeqFdqvk2IS1Ejf2M1p28eqN/mCldgAvkjcIgABgFFZED
BKvmtwtTFMwJ4vgAOM+a+GzghZxewbeeF4qkdf5uEGMFcYXylDMl2KviONT04wUfN/W3mhToIbwG
eOEDYMKwtgPY+Mz7QU1h18XnOxItQu0r6sdFDRAhpznFjjb8+N0qMvVmSvEAR9SIPYtGo0fjAYyy
v0wSkAVVNYtOdswPBg8fNCTSoXggLmwdtkBg1QwP2gmNjx6nuWUomK6etTZ/ytM5il9r/5DvBAXZ
WZOtQs2RRJzuN9fbDCBMg7lL2LWvYfEprobZIe4HXCmbY9bwV23a0oaN/RgRN3eGbf9uaX3MxE4u
jgQz3k4g1R7isZd9lsPofCC8Vj7C9lucwdDfqElcW8dhfJv4bNIbZay5bEZjTtMeTvKsjNSsYSPO
3hpqXk9Ay7TYT4Zbm5GRkFi4F9JjIV/zjouzMnwFE+Yyvdug8mwkX44q15j1oUZQZnRi4fgyj1sE
bISXcq5GbxzK2JdYWMTBFy+gt4j4327XyBSc9YmIJOhwzI3LmVAfMRWoe2oG9IOZj4ghy3EdFFXC
UyMjLNGxZYK/r8QUmqhRt4ihOLwfCTnq9g7LPBaaLs/Q5WOuZlBovqOQzu2mXZl5/V/WO4oTheD6
1RCPPW15SW/Moj+Ldz4bYn1tWkTg8f4YuYGmCw2Jw8Jgnka/pPkZtKVyvWUcEc2M0W810Z8GUL65
yC8iJ2Csg+KlB7Cj574r+HpcOU0gXwzX8lLZHPqN1WAqZUVvYKwORfnF35dWzM2fhJVLkBtyYVnf
kmJYmsCU2Jj0iN3TY/6HtHTzHOhOOMYns3mSBNmbUQX8FVFBIzSzddS/dy6jraiy/FyU5B912O90
yhfz9DNt9vMpzJQXS7hyOulYGtgw8mLsYpDlfAI46z1pU/dJhhhtOCF9fPBWe4Ors8zPhJnzqE8N
PnWdUSfaVBkM8CmUqUgVeY5g8Rv1ip4K/iiobaAu3vB8+f+JS3d0JAHZd21aobaRpkcGSTvAfCdM
r+C5DeT068TbDs5EsHIuNAu6Iyf9ytFeNwRQ5DqYZI9liBqSSpWEQeMOashaMjrhFAV4MF7wYxPH
OgP7ngFCZ7wZ6ZTwhIf5JEsIZY8LsFu5QT16LogvZp4TjzSwfBLeIzCrNXjJqP15keBtE7Soe49d
QdpSF2vxrMPRMec1A+LqukExv4G8vIRDLINCMZDJBFA5/tcL9CCNytQjiWSx/hm4++jNFsehznYA
C2t+U1CUwU+nOjzCL0es4dewh25zn0aq5qwWLvvSjIxCO+co1dIigDD/QF98BOqyXcD0QJ16d1Fh
rCphl67J1+T+DcSq0g5nh42JynfNUJKf9jFztpnc7nfYHAD8Zn/BDirqXIrdHVf+cJVzBT4x4tji
DTCY06GRqiGP52Pe4Grb+FMWPLZcozKzyJba8g3rjIrX2EoIQnTvrP/x4MSOaXUEKlrRQquujp6U
AlG4DNzYUGKFJML6jbOn4wQhOlnoJn6Ay622JJhA6qLTbKuQi48zDxfUOq7C98eL5jHzhD3Ehuo7
koS+9kLPSGBUpdam2OWKKaMdaVwQnGvtk8yRkWXZ0d1+HQ/HcfXG/tSLS04PzhAtnP8SHaPJ32fj
7uo1SvYlEqkX77YGSEGYVvCdOw8Bdf26S6LAq/uVpa/ZwA5PehNcwoB4I4dWsBchRfKnrhv3a2ye
1XDLMS3TZ902MGCbvQXb7uxZeu77BC8cRf+kR4wjMQjQhbjdX27jheLgkvPRW0BaBYhCN/G9WZ5y
Ct3PKq1gBAQebzN8puTXnTrofCFxng8Q+602Yb9lSkv2qXjHblkhxlNl7yRyuI2FAHgMyvdc72ZJ
/6qhbdXKtJZg6eG94aHQuI6XjI7W98/ypNhJQ7twiiXGnGzyPZ5oLERN0k6YSNC/Z4T+kMp1S447
UVYQwJTf1NEyTRc3pSXdPU2FLtNmpgxrVLQBMRxt4qlkw7oH0ECeS2npj4NUkCPK0pg03hwN4pxk
rDI3nJIlhebLzSRleW3rNVB3DKr8w4TrFo6qJC83ALsZOGOZgTd7XBJoWf1a2HR/EcQ+muektegH
RSAxgQTLEDdqAbt4BOFfY2KcULLWerlZ+230DpfFIcfxSnn67q8EqiP7WlbJjNtvkRr7Dssk1XQA
AAB7IM3gpQKuNQne0z4uHirrKbpWLFYKXwrLlF+SgfzciiAN6nEHMhLtt2QJdjjlaQ6ue3+A/tov
Bj+aFCmux8EEETwj6LzM8CDQhWkNuXo8NXAj/bQbreE1CGbzTwZFu+PI3nJRf450RrmNLHB9NN0W
NGhUto0ahyxBdySkTtvKfiwg4D1004qmbparce2eY/TaLDMdG/jRsjLcBYiVaT5Tbosya0iKWZ3L
oXmK/Tgy6QH6C/9Jk4fnP3bv95iIU//iO1dtKtPt9VA8GCvea02U1IRXkBnZSyKst0OaHc+31INy
jrFeqTWIHZytQvGhZ44Cue05j4d607+akRiWwydz5rAFoDMZhiBOeXMv32rDM51xDW1OhzoNfB/J
fUJZekBPw+TOFOTuw09CD1gh2tvlyVvfu2kzj7DyPyVl3fO7RtFkeDBAE/b0j+Re1wCxrzqoQNnW
QzpeokpVmbhFONhmXItq5KXP1AcEZl+7VaYhO7bPFFuJ8AGQZ8ZVpilJ8S6w8fBWZf+9eSm62wiL
aMO3tIEWHoY1vPYtSwsC0lcY7VS6u3kvJ9eMkX7cqa2XjdxMQIuPYdLPPL41CnSdQylT5kaHWV6r
XmET3VzERVwvHFKJ1UxLrsiNLUgh+kA3PTyeP7qinz3SiDt0AmFeJMxuibenOOpSeThsrMdB/G9D
thxPSUx5ooIRnz9b6V7Q6nw0kQKvMkgIZgCPOgcK/OC4f0UucvZJMu1X9YlUdfwbYUqgM2lT9+7v
hwExhYQAoBPijb5wFydd+ISlDSOOOqgbWY5ZXqzwfP0c8VSGlWhbp5d05E5atuFD0B7OAA4wll/z
bFEg6BipYXHhn+3VRPj0LACRtXffNyQxBA+vzXPdxSBD9yE9bVzEzjW0S2BXb4kWSnFl77jzdreV
ls66veU24Diz09AuJnzF9Ubq+TCbN87uC6uM/e5R4LEPMMvzYOnLlGigC1ketW4lTFsoPgvsrkLX
Fh5y6RuCm27xuI28ZxAySNJfrsE98PDdSN3fmIiQAK6OXocAEFRQ9WdrbqowpyAIQVaXybklu2rG
DBFWXbI3S53Xi/uo+XfZTr7jHmk7Vm3QheW21nRmbouIa4UKPbPp81KanEukA86l98KAChdola64
NZGxAokM1Tynlg2axgCEn41D6Qnxk/dHlMg0AZXrzpK/ckoQIPb8tOWqoRW12IYid6aNeSSZ7OFQ
NNIdEU9Uul65avyZyHmiir4yeHmZhKsBvNmj7Wefpz0da4qRXfQv5Wl43VLCoVx1iq4aYsoS8h1w
ota/SBYyxn0RTHp7/2qS+tvC1ECyv+WWppXcMckC37bBwsbmxoEZBvCaTCmVwMzUY/mFRr506o4g
Gw4cIa0LTKPXVYUlAwc/pWP+1RBdv9/wgix00xRdQrw9xnayllN6TajjvaxMhdkcGviYpx2oR5mt
S6pqzDknaVdeJCRDI+90kQiXjyNInX+WPBH+kgggwFW2QKeNOH8SK8oB78MTm9K3lVJEtXacz+Bp
NZNcPdpVkv98BwjV91VQGmSXJl0VG6ZInM19p+wb81XwH1poDxpfT3OVlLKx8bD1AZEQzXDaj7HT
yvuwMT/F5/zlJqutwt9fRaXBpDUfXxdqFdHjPpLpMx9V32bVM/kVuyQ6+vY7QqXKCx0/DJIlVwlj
2wIK4MmJPLzzmnj9zn5Ck/qX4bfbY/pPAvdWXsYNmVVEj+zoibCB/Kf6q3kB7ZTr5eVoOD378fyj
SL7z39lSF8I8ELoadWqpN03ASGYIzKYjRs2GNgwEfmmWZYRTIERez1XolU4TfYf/0WG0P0fB2sIn
s6Cgs5aaydVfShAHBX+bRlCUONXTXIyomeC/HOUvgusvH+cqdT5mfGf/G++Kz7Gs69hODSOht5N/
DyyZUvD9KB5fGtFIudxz1yMXUS1i2A+5sPWL3DsUusgRhROCTI/300M2BCJl/EdZlQmIxPnRCmvn
3PVX/lfoet2uJGwKEfskUViTZnK+JYdUxN7nYadYbhCKsPTtXMag3/MESakabtjWdIXi9lHATqsP
G6F9esUnF9hR17XbjtTROEqqcxYws1fWC98Rd20TYwS+gTMup91S+5in8KSv5j2juniEkvdxcWrW
vWnoeM1GzkbFeCEAlcxAqqnCHe1NJ3mHkkZRdxsw4cJJ23GVZkGn2E8jBw06HlQ7KYvh1eUzpHnm
uXR5HJQCqkpf1leqFDHrPwZz6z6qxTGTcI/7HH+JRUayBKO0TeVKO45pPnfLhAD92iEtN0OGiHLn
dewOErzVmDYWILq48qiSKqhJf5U4wFjU/ZqL7x69SWsE6Q7bIVadF3Aoc0GAPFKvM8TMHLmieqI/
ycf9XVwhbDAaIDFiHPuK5aQgSCOATzWsCozG3XhAwvQWppM7KSHSlCj3Y4MseSr3QJHG9Zj1lraH
iWYAtJ6dQHDYg3GwqGSqY3LIIMFteRzQoIDDkMX/g0yjn5XTEomdM72CDHz09quCZkbsXKGeSVXM
qPXf+3sKuDx2qvBDRCIvMeh3jc+b2jHeKtu5zrkonhlLXkvg1ZWc5TstJPgpWqccg/jg2ZWBkSv0
DZjfT59NhhdCOlVul4TwSRFb9b73ZHBP+cy7fyqk1yhRVTQWVUeA8pwFma+rAoTNmN3IDZQQ4sC5
D2gjT20aUjnKLMTFXJTfoxNG3inyDRfx1w9guuBpvivt4ljF2kfe71Q67vaAF9t2IH3m1XmsEnUX
ge/wIB3QSjC8TvE1OkDMq99C6rwQJ0DbgX5Clp2Ep4ZrLBN6QPpdFGmeDuaUaYbmOH+nDy4r1+cc
Pca/IcTJYqxt/oa/hG31PfT3emetgP9zrAvr1pc/8+2rtn+bLKfyjUKrIYDsTNReDp0lWFt9FTA2
VFsL/WNRTKi/1CE6fhvXZGdEIlbhWK9HZjb3NJu16U1WV/uxdN+4B2DrFuGCZRIZswkUaMyvnGQf
6vhbMdp8ddAvbqJ7vwNna/hBmGnMG95G+V4Pmd41CuPPBOg+bpDqQoszHGW7T3FPnbGWUM6rjCNj
fg8f5GQz0jvPHXadsYnQvDOalyAXsNnceUhIDV+Xaz4O3qpI38e5gvKulo9wjSb3vFT+S79mJOXT
ilj9AVOl3Lifu9jHesOGXVnTaERCLd1fAydWSqwRNLR+LHrcogRXypDCG+xBQvfSy0BBIEbKbWVY
HkFa226LP1ZhXjYe8erqPIJeXcCEhjFv/dcYoHUlkCLUEUfzhtvkyqi0u3llzH5zhbcrUDoNDA+M
p9g28goA0Pd45/xCjV/+83DbTJjM83j+3fhY9qnmSd59hEeWfMbhFyNQrIIF1t0XGZ4W0C5g82p2
J/wqUj98mAifr20vElzV/LbXcSlrRV/sRX6J6BLO726iVsZiFpvPXFHIZcdlHVSNyF3bfDM3V7wp
e3h2BGAi26D+Zf1hw2kw6w/zHs/t67dt15rHEbW2hoL4Flxs8rxnrVmLHjMIx2iA8r07chvOEsO7
3IPsiuA7WiNdW9UjjXIFIxdB5UekBG7+LTbD5xjoGEpPQmA+p0gwlh4SyATmUS71HjSbaCOpuzcV
OqPrkczKRc5e7T4YKVeGSm8xaalEBxR6zOVJloIwQNuUpMbQWuIYPdKGLnUVaSO/G+vRSgfM9ixh
lCeYcb18Au6f6XE8gJj2KXI0cAB2sW/4wh5OjtvHQ3RkZB5zYKrtmjHBbhQx0QQT6RMQpDGrHMAA
U8v5uemYIwn9DZ42XAQhcLoNkVsC0ZDvL0AEOhGYqO0gTa0ee3lwn4KzI+D17WzdCAFVBTjL1iLy
45t6m5v1EqdktFj1YLADQ1lin/dXKa+YdQSXGysSojAMiJyuJXf7wN3QtDZ/n4G/G045OLRUGeU4
eZVv2/L4PYIiLkQ6j9YNA2CvzWJMV3gHAP6W3sr2u+ZucFd2SOm/k0xKi/VDvlrlyVqv1/mWAjKs
3ApEOXqhaMJPRLUjVeE1cFq9vPkXGb5EZtPJwTCb07yBY5leBx5essLoCMxhPYK6VqdnRQziwLuJ
zG3Nak/hV2CITCh2LMT56BcaTMTdgx3MikPpRmNcXSS5kOfv3TU18gEnfkaLShOxpdpHhBr4DRmJ
1n7XKFXMAMBRVXmsVLD/UKNmTQFGRPOkEvYs5+J0tqrHo9X1aDduKVhaZQiqp9kPSmd1t0CUVmMb
gCVOagDibUKhrpi6bzMU5yJtI+DOWEV3+usYUQERbQF3w93vnJQlZdkn0ZLLjRZngt8HiPcFK9i7
ENFm2mPawlGD+3wq54EvsPF/cmDfIkoIGTV74kQ7Z3N5gkKxGsbfUVZqp49URSYi7JyZpBYnI6Tu
oJFR5RAC+QCq/iQRtTLGzBSpHmJGTfRd9Spl520jI0scckB2dJi1WUY1wlm/YTl5BEmxY+4Db11/
41ZY+7TrIfB+j5cvfl2MAsl7k55WJgL/QxYRxIBYuyXxUx3hCHqwOMX0b64uulvf7gO1Cgr19dZz
eKb0EEVVcWGlAEeZAiWGYH3BUh5LKuWnllP4h0gN9oqw1CacWb8sKYjAgHZJRQwNMvrHIbWUAAd7
66qFGm0QPHk/EA0YppId41/C0T0woXlzwR8hiUCVnjeQznikewMdDKTa0f/E6WSZYSNqvADi1QtK
yOc/9+39YSWpVC8rMeAjjlstTmko4dnySGJCTNefKTW9JB2lq1BoksH2ak4JrHPYCSy0F3bb3LBN
BhdPIeXcw5yJu9hZmvO65DBC7R1fWL0M/kyW9/MS+KsNsiuV5ZcnzmPoX7ar+QgqKgobMUJAyw5D
0J/RkCOR+8mNs7jfORxU+5GsUk/Lc3CcKptbBvsdI3RfxmsdhZgBKxh4qizTEGk8Qf5EjQosJH9z
tovY0ftNjHwV9taVrI+kFoVvaKxKs/TTZ3gRLo8YYMTwGVL1rr2Kea3prLcHSKSY4mKf1Fxc5go3
H3t7VRZH6LjXjySZMxaz+7IYyrP8Z88Hi6n29GxSpugEORq1TD6nNTjEx+y4rTU8rIsTS42Qqoi1
k4AiHYsZTU1LCTcJUO8Q7w0Eaxn5WRSTr12XJuEqIe1B+osGphCZtW+aTxzhIepCqmY4YXx+Iwos
lzD10nN9EELS9nEIsCy4qNze9JcbEXUvKxETnkJBEBywQPw1WYojOw0sWxYQksmrRHjGBjoin0vw
UKWHs9BXui4QP+MVk+jrqvUJGX7tv62WEJxKDl9WmzGk5CH9sR7cZG1FJ9fe6Ajh5YEAfwYuK0ex
gRjL6txBGSBzbLMJGWus6/aR2RLW0ke4qgIKfa663UCG3OZREQhHZjT0DTFemfld68gQ9nX3kLzc
nFopo7bdSno7x/NEPCadBviAHPYFsvjnNyA4L5gygHTdEZiTZTlEaH3XRtLXOgH0Kk5tkXoeP5Ef
nFAXy4YDGQUYAcAr6uxLMeagBsiYWoH/sZPL47tKsIP7HcQ+nJ4NuuB7oK1CJNQKzop4JO/cfs/j
nvyiNgHizO4nvPAft6MvJ/q3+qSdEgTtZc8yaHq0QuCtVe/vOoRRAhZ9n/W1o2CmvHgPFTlIQDkM
f7hzHeZQXBTC3wvCFcsktB8eJ+Wje1J6YSqPmDrYvytuJPwTBydLpekCRkvyz8/Wx/ay5kz9NMBJ
VzUjw22VLE53TMNS7luHxgNqx2/+WJsRykwW4WH8aZA35MB6jlDlZlprIda3UpaHscNkZWONE20i
gRVsR5t/pp1Fs2qm2xgQHBKGsRutrGx9LR58N+i0G9DQag7wAblMOXftpcIOZO5A5wfq33A7KMe+
cg8b5evNJxkXFndRpR9oQ3V8kCMF1wASYjcnVq6xI5CZ8oYyZ0GrFiN5YXMEKUJlFGep1Ll8hgT2
4bdFam1P6rRWgP8gq9pZNNQht19OKtKr9TTU8QPUdHX0smXtfKAYZwM3mJ0RX0DMln3qiVrTrBR3
pK2rzPjprQY41SruFAa8/YWbRgGYdB6Cfx1B6Wu9qvhKfFmDHH+ARR3BZW/wpyAoTQS7c6wkqi4s
XI+0I16iHDTP22YVXAOVQr0YiaE2mUDwftATCbTqWAFQyfchw3WRZK4S+cjjZ7/qxO4rCS55ICM+
xwwCpIL7XwRy6daO90rSeXzxPCdB41CxRKySJ1MrBs+nn12fIbghd24nbQ+h7j/8eiz28LLNlHT6
Y4XzmDLwmTG+UTqLuwgkwLxL8j6D0Gz2hr3iJV4MaW+aOuSpGLMs45yYE+RWiJqdIyLSPAnwm1Bs
X/fVewamN5hgsFoED09N/azqxVnULt9QMLHVaaB4ygHS9H/ockpMtHk8LOOyyJYuM2qyBJwGiMJh
Sxvw0PH5WNkUPCQu8EEwOV//ES8B3lIy5Gsru99UK+y0cnwwPRbWra9JNwdgS+Wfyrdcxy1T0gRK
kaqnfyUrTfvaaGRTTRFHhHrTGZa2pKy4hrVdTT6WHAeZsRqFym29mb4ocwS0FEMAJUzQJNIHl0CL
/9D2ROERxdYhMvczqTIMSMkv3Toj6h+ZRuFWn5/RvCYnv6rIRJcaSls64zVROm6hen70/qhpUFBz
QAf1QFDy1b8xKOFCIJZPFU2+DCC4AtwC0GHgFX81o1UvkEbAVIoWndb6GPW3Ng8H96q7MkvQpa5x
Y/8b7D0Do2yCQXJKKQOP1DV5nleogoHOmCE6YdsU0AvesxMFxj///7lvvKxRzwH4DKrrJUHZmq3S
EKUI3/p6YAK1wCp00DOdtnM72jKORb5lnG3fkrTejvkRIAsLGMDj8HrCeR2STfWfBZWuJVrvf/Mv
ryEDC03zrhBg7GuScMnAdEEonnITK9Ft+zvAxiTwzW7tqeatJXtjGjXLpmTn/eFuoIE6LCKkXgi7
5pQaIQ1GfdJDHcdb7IWJNJwFR8ya5aPA91DyTqlvdIgHNxenCM5psukHX9QnqgOyBxDEHUFPQqc6
FGCT9h2UchwGm0j8AXWI2NLIcimoJVqMAEcHz1KcZHX6tr3SNkRzbICoa9wztPq5qwYruQWw9TxX
RSD+O+khXCNFTjCzUPjkm+SrffAaj0XXYYZT7HFzQmh7RKq3j9dWMzizELsIGur0IpoIWDjrITLX
njeoLyaiq9pz+0hoCYpRFbL9xSbd8FgzwzVpxKm4rxe/FsPJ3YSnN3XdM2z1mhABF4U21n3JtJVr
fwXAzKAe6O+D5R4NlEzQmq66hlM8SbEQrxjGlz/ABGm4SWyMf5ugrL3TuNclaN711Hk8VKQMcEPD
hWZr8cfwXzOnf+mF0rlETlYFPVATJjcJWJhINgEY+OWffztmEHv+bgSKaaxxOYUmDQ2dCI6BsErm
HE2aQhQsWHjWuA61pJ8n+SuZ2SkmZG58obkyMOiFWnz+QDZmz6pbiOMQX0BlWBxxVtHruiQq0rQT
ojjimU/CZa29G5odjOLBKjpWOQpR8CwLwHKtNKD0JLLsiHLqXBeOlg6uBcBXFOJ0Yu6yS2tzA2dI
YATvsJWvoxBDmGqvD6jWebqxVzVsEsrSIxstE6y4t6zPTMPuDAbPED4EuwNkSpxc8F8gma7Apapp
qftNf0uDCWxQ1/h8mReSJEBJiUGM9gcHH/68O1e8WBN02EDUGvFLsFaHfMvlMuAwiogVqU3O5hEy
eL4WO3/hzKXTYcbQx//YlRkFeM9OCg4qDv1xb2pN8K7J96II2dgifDgGwSIi3yWN4y2LBFP/dGQt
7pcI6DMtTHv4nKM49fCRzrlv7UaWNUTraWTvfGx0oipC1NJxguLtEAvhmAINpBjw7fXzL3NCwWdB
ZFOSpPt56+jljdpJgWmsTLZ9fhXQMmEmp994sWLHeRmYe2uK4YuDODjkp3ZgZZKw0b910Ky3Itk4
bYN83e9d7ODlxFuepzlW37uCJ8NT3kjISxKQV2Xw4+dWnhdw0tf/MnhqzBPYPReLF+aPdBMsZQbj
KJs/JELzKrJZvnUNJuhu7GjvS+lWdkV2uIlOeydcwtbG4PTTDsIKESEyUb8wwcT2/PUAwYy3p4DP
jtZ+Tt4wyG1t9HzX4Xx4A52/+IXANmyjIVIseqBXygQk+srYwOuCpiO7nRzzwhLdQdfJEYkpz6b2
J20rpkqidwp9YaVMNR2ufZzWsLTfSl/VUcSJhHhvvB7huSYiA1zs0oGThzv15K2qSaKiwrF4qnbt
Lw3dOIQ1A1/M3sRtXM5H4B0SvSAuF5ip3dsGd1oNws8ubJx+y79P7kjmLxpXmGA/Ak9xllBG89Qz
rzni9fLyKfiL9so+32dOA0zHpStIXtXSqxRxbq4ZhTrgwb1rVhAflW98uJKlxdmxR3XEEpTVbAdE
Ji7/rk/w3mcVFsVUHGoAv+F1BofxcCH/TAZEabFjPZcJ8cY/rj/yFAGelmiTReM25cEUCkj60Zn9
KcC0lR9QAXY3wmBpH6wW1uEwXP+FYlMgoXHDWUPR8oArqdKpks1KrRt3ompiji3APVQEcZJbKAjX
ee134OB8o5qa1HicY5e9maZYAC5v0kFLNqhyCNchgrsUEwszZSxVIXOfw3GZk05Ob8zSXksIAhLK
GcstAyarYNvPs24hy1sgj8hkJICtXm3h8jE1ghHPdG3XU5IZgZ0QK0xA0pEREAx7bYHOB4pqZIpI
pEY6DUD6gdyeg/euqUD9pBtcS5/FNrx8wtQZDanRLrv+KSkAE5szFakYR9Mr3RYBcoQPgMOm7cnc
tfaswYCNK+tCRiZ6236A9PTeDvp1zIjfQwKWLBXUx8Xn2ID5xVV+dyS5hLAdRLnKsZDXqEQbudlm
itqEOrH1WymukIS3kdq6dtiINqOhc3TIKk61HmPlVdXtJwurKVjuZu/TTCVYcoBuSQ0VkCHEn+Dv
UFt3R8cXm5BpLuMoN5rlQCx6Or8hMmh4xxrADlZWaY0E3VQeNWT49TRRbbvakyIFf6ztHzQA5i+A
y5LSl3U5Xna/ie20jjivDnF6ufiyiNW6fnJUed2ziECUxtvWjtnRFe+3SB9czUTXR+2Nd4j8Pr34
taTuOhC3z4SR6dmrM4/mfB1Ye7yckjVC0NM+lbiRAU+WZoz/kGlvnawhk9j//8+tJYjNc7rN1Yrp
1XJ32lkObrzbfeqtSamkUtQkaa4/iYYrS2R0nBq44OukdmdZVPg6fE0dtIe2LnQ5upPsg3ZBxllz
8m+XInvVYGG3QDpo4lKSiNXZ5TxDk+5E/WYrVmWjhqkXUox9VDjHlv42AL6Aqs1Jz2kfamZANUBi
mRVzVa7UA42V6dGa8bqFFOKMnUocGypTHQh1AiHSn+vnG3kiQz39vRgTxWucpu17euVK9e3/f/0s
L/KHw0UCZoWH1xzbxHI/ID2svgOnwJb0SIbiBnrXZnNyaQ7bOhVGRdK/+QtiCHwCcTSlWzODMPXk
oTWLMZehOnmwZHmVF3KGdzEyBzM0iyF+Q+oUTGm+NfwVK69x+9eMpGoITUx2TATKWEGokn4QI9yk
xhunMSMZSH0TIxKKd14aJj1lPR/HnoNdREF0yGefiEr0QgTmQXIWvjx/y5naYHFwUtUGI6CSyJWh
/XOdSdqANq/q9TFwRbRzSpsjgVxJimnzRrbw1/B+8N6G62WEylzCpmIxuRQ6DydEKIikhc+9t5xf
CKbmXILe2oNCXRUC+0ZIs7mLREsHOeoio5g0Pq9RITJVm2vNoW/BbyWJIqxFlOuydE9bUKIU7Vfk
E3M+91CjA6ucJ10QyotNKYx6rjqoUuX98bRsTpWIzmHXvfu/rQt5N1nYGvzBWlpYwYsoms5Xaj/8
Xg3d/SYXPDXzvlOk6P8jc7bNyblAzl2wGnSWY9wKixeq5m3mBhM+CWX8i6lcpGzb2RQzkn1GicW8
SGiKf1hN2z8DZtquoBbI+GRIxa1Razxm9bRDJdIYmQs/bwN7bxHRO0R5O0BcTHGk+s2yr7LCqdIp
S3S8vKK8qPGbWqqHgQKTssVq0K1Fx1pFEP8H7D20uOzHi5oaK2BhwZvuJYWkyDSiLcf+DL13Ko3g
NbeNnEoLv9/WP08XzRiPfvj0N3F7+Of/GC+O3qR7Rffjjwr9vmnHlwlh4kqnRWsmMhDgL1e0ldsp
pjP47+FbBudRACqF0rvl4eSuN/k74L1WxVHW0sYMNsknwJsSevJclN3xoF9r+D3obgqUfIQtpq1a
CqCH9zY9Ox/3UOJcsR7g99DucCIz7fI7U6bzs2HUMXvVm2wQeukdNIc0aioe+7SKb6RmO7WeOAxe
YBrBg2/RLJ5aDa77U7GItseSAFpt7OZk5NbeT9aSeLOq5QUzBLTYkugherw4Fzm5uMuASJtIeIm6
BAq/l7H9F/YE08NtcR01UZi8A+m3Di+BXA9vEInfSoGwIKSdvfD7Zgb+1Yz7N0hlbIVTTobPQqg9
GHlnDJeOi08bCZ0HD5Nd6Fs+LuleuDicc++EBPHWCemRHBNnsxJZYSJriSThQZe/lU0prNlhW//a
IZQOKmiEfy803KDbpVHAvqp0ntuVpwn0hekcOgDlJPmasbwvaI7kHZHvjzT6qpk1ANqZ9DMK1nQO
GHIO5xz/jhxAkEN6ilJeNZJZB05Sunc14rBUfUBUCVx9+GIx0F50jOKffFs6CozxEMqr7BUK/STu
HjQa8HJ43a4zN8Dj+IpBIi6wcrR86PQBPv8kdwVjlCBhPS/5qtS37tBnpBU5pY2G+Tj+GDyRacUT
dNHZU4Lz6DDXUDPhbEdKp8RIzO8jCte4W6BsKWvBVuw4PUDfiF/Y4fi05HMAiI/7M/4rKcZK5uT+
F3IVxYPomNDBbtgKQHa8VzJmSKJ62PfMEqeNhgfMdLDm+Xii7hpaAqP/tveVNysxnQgWjk4WzGbS
LQuiAZJRWhY1TKaY3axuTjikZQIwTTo6eb3pEq9DZ5zYAcaNZbzdViFBLZFpWNTzi6c0ioAG2/xv
9JY/rcCkxS+9pDSnTrMJAm74uhUWvG8E1DEf2b/LRLj/MgIFdKpawwTMdWhF2z4QQj+8ThzUAT1J
Af62OFH7hyDxXHaEqJOvOIV+cSNz6nnSErIy5O5qXFS2RRGx5n87yIpoVlNsgSBW5J1YCuWpE3Rs
1p5FgxYoL/3Os7OI2sJ/5LoVlEww8ow9dtkrz78b8X/+1xYLxoiBPVMFzv48gortvUUmYCKJqiUY
KioRTurnu6X+FANgQO4RkeZ+z58cuLnIK14GoI3zb0jrMgxf3JVy8e2e5QA5zJ9xk4lIShAP9WV2
Z6+t1OKLIgYp5Jrdqy7KCUbjCkdUezRoO8XYR00qNKoP3PG/9wEKZm5J3+k00d5otQvYCJoIqfHF
cAHfLNLikNZ0AdhmKA8M/jH1BHzErCRVPTeg8yERWkdi2l+ORR6onRHfKLmvbctrR8p/NhYxZ+GF
2xlsXKyB2xczFaGauf/8absbDT5ojHRu/Th8pyqRDbUEtkkEejoAid5m2mT+rBhBphcJ4ocbjiFT
1mLCLtvHRyH2p/DxwXkiJEQy6M995r+hJjps4EmK19MIGELGHcIm0WYRIXgXTal42+DQzNMoS3uP
57sysRU+/k6q+tyZ5REBKHaNgw+gppkBxS1bl5mkQvXpXEk5ks7jmN0S0OAaumCkVwcCEGI+0Kup
Ufy+WRun1g3jM8fYI2Evz/KNF77Ltj07HDpogGlGHSxCMEyTR/xiq+Xeio/ZTWpgCxcR0aNpKy1C
uLaja6szxcsYSiy0ovJ57AHwzHxufvCHuCcEuvZEi7GiLBF/gtUWhEIAudNASGgpVX1YC0RkvtOS
j7XZElHHfyZnKDBI6Be/tmYFgRsqBZxtrLTTQ2vCrecyeOIC6ET57qP+pXJFs3uKZvkhruZMs1wC
/xmjwvaDJ2B0kf1NweojACcPLXhLQgzubKdD/k+LKY9U6zGtEVpt2PM3gQrPH5AnLkYAlP1CV2wN
n4+BgoI95yFVmZBjExsjXuS2FdRI5LJ/aYl4Scq35tBKSh2xMwk9KyWjoCP5LKtL25CCuVvASUVh
ShAO0cdHoWW34Ih84J3WmvgP1jOG2K1zHOEarV/VW1YCQUAmr74+Aut81xAaPoFomCavJqbf7DOt
tE3UHAmLXVJzEp7iyScmSjLPVCMJ7xDt82tNKW7q4PiQ03nFcePkGTrmeYZ7YDrr7LHym9qRY50o
iXxLzqoS+sX+/CkJ0vTLLcdlWdcN8qm6NR/AoCyQ8zZ6yOhwogFfatdqU2PPspoeW6cRQQmmQE0B
+u7mxq+JSosKOH81AZ6UXhdfUSE7CqyukGDBaRm6oALl+sfv9/CAASkJqJID1itq4aJiUg6YqTnR
WDFShilLzw8BqBPnc9JHWeFnyH5/FQOAd60goJORRA9jGS7BXgJSErWw00X9VAJbWzi9xjepJCW2
fKzKwqGXHdBqwRJIgLKYZ0HYtZcG3hqxUQ7MsU+LxxGlUfZ8l33wuyfjyhYn/PuWmzU74vxfuo5z
ssGlFuEPwmpxqu8tTrkF/ZLoA9VFRIpe7hGpVu8ScBakLFj27fa3N8iKY90uvxQtXl/i6vsbEG+c
491+qT498rkw/i6jrLsyfMmqGfkpwe1vPm7YFQ3O47xpKcGEcJ4id3KS6XNu7oXZAYIzE+XVAZ55
T2j5/arwNhQLnlYz3lqlssDr8AP92wGJCFHNC9YeLYlvjejDj9Hf61ajVbcY4iVC/KMCPvSJNYLi
SNX7uUWtv0r7QC9e6EippqEoU9yQQ70JLZuio12wYg7GiBT1Q2AgjaehM77MlDZK3ge+/gqgJe0q
Ymv6Tcj013+Lucgmly3oKEGSxVYHOfTNpcbrBRe7DM4rG9jt5+ox5oZBL6/TtBfFntM/Ywj5TBtH
YKikrqQx/GjCcaQhVEt45qbnRx9pGkmpNtkkTlW8Vbr3A8bq9zaPVl2+UWxFE9gTs+Luh2x/mBVt
mK2KinEp3bTC+zMQ1E1JHyQIfGXz8zbd/D5fnDt6P8AqLNzLgcG7HV5G0E4cBh2OUcNX5iaSPOVq
MPkbvHMnzkIv/ndJ/ixHtdgfte0YHyuGijRBBvFWetWkGzetGLzQ6XLpkVpSwgiA734gkzneFv/L
3/4Wvhcd79yqJrecicUfCRReyobE5Gh2JO/sBlN+OvOg/BWNP05FcPH6a+5qEOE+fH1fQBOk61Tw
SNVRaIlQnslJ+02Wj5MCavlNlOh+STvzKgimGlAxie8kWb/jcRG7om5RCFJ01ZDNK8ViT8BJ+HwK
lJBaiM8RgSkAGJu+xA+IVzQmA/6I6yDPNt/j7peQbeoJh4ctfiFON9amwfAepi20nOLSV3JD0mVW
l3h5073zYhlYnwd5ddHu4N0nWFn3a0KLr8lZcIyhzY9BhRTn7icm8HHNzxNgTSrQIJcWkPoN7SzW
qf6PX5MqLIW4ZpY3G0jmO75jxqFWq8GwMHiBEvIzRJKvBR+XOzr9k1xI/Bjs6QF6LoMd+0e2XVOM
4mNzCz8BPjFgWVQdeEylPVwSoV4GLTiAuPG2wjJ7DVQKvdZuDFuRM63izSDw4ad3q6E/zLfUWJ1j
Wzu4fsgKYRD1oOiZimOz2fUqW2k+Sl64H+6oNVjaYlzI02ychG4ZdcnBqJYDo20x+d/XR/7E2k0E
lkFz7jpb/eL6KfYdWyNBHDFG74fl/jIoWY4K9OChDyAugOFXW36JjKBb5iElbt6YfmD7CbnE7Uhf
2+mgXcj4cEQ3fuZnR5vfWx735nmMMwMH1sgQVH2Wozl/By9mWpAXEr3L6uYsxPJD3IMR1p0ZBulf
jAD/elGOOE1Ln1a33nHspB/7iQVhcgCKDXdD5BqRIkdXMVtfp/SOZ4y5ySHhZ9L4Y2EFRfHkXBFz
IUP/NwK96twnJBfJfpm1o3rmCvy822DLcvF9Xvy8eOUNmLqrwBoNHkE8hiqNGDR6FAXqo/doyWjQ
876jRzp0erI7HNd3Nl5KoxU5QQob0erFKqnd0Kvpu1Cl3OkCVj2LS1tfPgTEc6S4HxpB4Vo73VFZ
kYGX1dKzwX/Geww8xeAdNeQgooWhjj7Lb39324ln97SG6JuyWGLrL4sYi6uKH0h62n++TaH3eRwc
4cAHOg9BdeCUQNSZPII/Dr6FBsjvnfkYL/arDCTYaGwl+ejwgoBxWwYL3J7pMfSbBDZ0m7rXjdWn
2Iee+VdkzaPCL42c7kqcpeJAfA9oNGtQmOg00eNFKlliiH1Ydf03q7BdUmnqpzF6tfhDt7LTKk19
G+guduvPZ4+2TtnLhA4fXUxxXkKnLp5CHA0/QmXVhNjjckGS8vOHMdz8zntvS7einZvXUTAGslrS
1f7qd4EtyB9Vq0P/E36PN9OnTpBZTqug+Rxllk4SY1ocRs972N9K6+7ArnU3obKk1zylIKhlZ3lu
x1NSvYWwgbG9n3QrsxDv71rfORGrZ549Ip35gYX0IPIsMMFzpIGDAxSLXiDD/HZWBb6lRTFrSjI5
4Zefa2CvUsILrtlsb9Jfu4yMKwKmE3Lf8d4kKkIQJvwKhv3egQLHtRqpMyEQRbYTuYzUAv6GUGl0
1ley94Lmb4YAF1fJK1EnvW8nyD6QRt6U26X6qRG52zPKtddChWzTulVs75PwOXcS1a9Zv7P/0HU+
+tTUDED47/oztS9wGWSm4lO11y9eEZFPq1zFvu9XsDu4Pm1E96W76fHZZBJAN3Bzxt2YPFTAy7Go
hHnxZp/lI7tYOO/FrKMAoF0rsBRLwxb/AYXww17sn76sCdAe+fRgFatU9gvd6A/AP8RPGFAjzK2N
FhaHkOGfeTA2XBWaHMed4U2CLQ/N1Sk21TC1xZEL4wD2SJHEb3lO7YruULkva2kb0+IkJGS7vuvX
5kmzbuVOHfjvZn4xy0QS8zIqx3ErAscHnHDHs8tx7cAvwCiPNX5SNYCZ+ZaCjPJQIHfwfj2deL8I
3gfkgaH+99UR38fqBIFvMMzzx0d5hScII8xBW7jECwphb5Y9MXMJsmdm7YzZFUfUOzLlsLWmxiCM
8KhApJTGcMqWunP/0wkzu0Im1sZssXgAQz5b6S7I3czknQeFGaJ2DqjO15z1J0mChVBHqDeWmwYm
QUbjLOp3aj0STP9JnfApThply8jRoFc3WpMR7niikH5nE83gGUUA8MkDvnK49RCHfbYp6W+995U6
UX2gFIRjsqQOpBJvW0CyBXDAPDfATy8UPbfcrMdULF/dSAFlqj17ztzyT2PZIRwWjN63mnr72eWL
SpdZglP5etiP/nP4Bs15lgOSwTI79uauA9S/sw1PeLYtrAQauaIph1xUnpEL/F2ZIm65fKqzhbN1
gZeaZuQT5c9QC9tgSz79VQItZ7f3HWWd2hnsZC+cDiD1462DmFJZ+jm47p7pTsFptdNyFxQpELse
l+2LJBDzWa5P0AmF6bV1F8jj9aQDFT7BBdm1sT49nsdnXeV+ZLBdQuaEiIFLq2o4X2idRDwefh9r
INNMVRDgu0iojrjxvanSp9nk6l44Os8fImn3QDxsEcGN54JQUhytQQda7jm1SwZA/G5jZ4cuUSsC
hTfDm3jPkChfo04Z+w34fXinna1uT/964QTjUX8e/QOQLhVgu32g95rjUo01sjxRo0jmekw8kZpZ
wydRhP1OzP4LdmBNpQAicBNFpk9GWiyD8y1eCUaXnkEwWxaHNCieOyadhLmFvhi7/mHskaptg/Ha
E7qeC8lkyMQh2pgat5XS84xNvFMzByN+quxMFGVLHBE/ZLJeTpOEI1Pv+qtY5N8Hx7Od9O5uoJP5
ALGUP4WvweGD7eTpO/9ZfO15BXO+h+SolCEv9KFHptPNrPC4AZQuN/yh/CO6kFHQXvdbeb/vGu22
6D3QzZtfBx9t34rZK60n8+VCvr4/GSudUeBjJOmnCxzg2ScqYQ50FkXI0o3Dv54aHtzoEMo5w1dy
sFWy60fREhnmnnmDbJIm4uFHPSrRDrzekl7ipMBGyA8fr0HXUufTH4Wp3j/uwoBrtyh1f/3lVm0y
Rx6s8rmgUo1bGIO4kvxFwjatiXpD4vXGpWu3izeD9nlGr0lH+J0VW05kuuJKNAEmRMJWGRdgSkcZ
QSPGkRqRTC9MCm/z3DAPWq7psGIu5ilCz36JqYUNwm7dtgCTizbowoaMvj+OtgQn//L0wmN/o+vR
X2JY0VuQJSDNxmFFkfmm72U/A6C0bRaShDeDE/THEhTipnqoqLGhGGyPUWZ9nYIKiuErvuPkavhF
f0Uunt8chg5NGBinqMVqaC1x9Cqq569be6BXCA5gjqOuJK3FQcRxAFMj9UeQgIkKUkUDQmRYjHqX
omcAUVQWUYLq9aSFlLXNtP1KL/KbaZA3SlzYTixyQYbNvZi+t1qNe/cEJvobmOrFH4Yb+lF2j0aE
XkL+4F+o1WnXmX7syY97VC8B9kDH0Tks35CCTumFFi68Fesfj/gPWO7t50ZMOIpcYbuVIsGC9G1F
BFi4dt10myWpoeTbp0xu+zRWDu0ouCnW1fF6Umn2uEkSQn4ExP9j4vb6x2+Bdw8qX72u++jdxM0F
6jc6k1pJNsSYCDBRyD149i7n+DKxfg1uzjixEudET3eXWRQWNyTUees/7T/CpSDDJ9TTzgRaU4Gd
NKjm583WaeFmA+LRqaCObWzTTLhh5KabXOfuns5iDiIvDFtXbj2zTm+KulCsDXJh4PmundRwtGmt
GlZXQQ7PuSRvh+GRy9dB+Xlx9zKP6rvlybpM3UdGgNu5YKxShxLm6kwkjHW2h6bz+0zsDDXtIrC5
wU43NXdLsXKlpi/j1NswdGAkM1VQ2tPruKM1GzLX+BGhqCz0uVA8/gR4QZYd2poxVrxhfCMuVD5K
mxCrt1FmHjxjWPb6REbfs/DNQl9EMAdo7ihImx1Y0eTT0k84iAe3foQGb5PH/IOJP37HV+vvQZeL
glgyt+1h/E0mjKmau8plDFaJLbxgVuVh/hlljnG8n7+AhPh7Fc3FxULOLILk844hh3K2OWIBLMP5
8X+kkkhj+d6B2r7WZiJMJ4nPQjbDXRXWu2Fmlk7M2/Lof3RSnMLxlftzCZIxhWnjBXiHq1CAyGU1
6hXDEcds9u56f7pWkrIILFP14Ccpcsb57/t/B4GxGkrSmANwLUpqEwp6aeyCUCvNh4ykg+TRR9iB
f6IGTW7InnQcKVJ1tg+rRfBjtKeP3Q0uGY8mipFSOxUV8diyqn9+YkPPF5AYh3M0WJST6E7HPtf3
i4wlYvf9FQvex+Adf2nwduKW/0nF9Ax7xXyBBJ6i4M4WUxbdxzrAa0/a0fA0c6FsDLDX6fdoXdrG
a7tbgusMtLRx1PHYuBsZkhrElTsw/3i2qoEZmfuV7iIPdrgIP7b1g3La95ZnlCcY4t9dxoPNSwUb
AqlErDCq30LISfBtF/QPP5RvpPszCjKPD68wNBqOc6yZab7z+bJkKrqIM8aMSboUHbN+vmonqDhS
kn7NdNDtddWWXREzrA1yyN/4HZfVa5EJ/NaZ7YZOQ9eCYalZYjUQHsZeQYF6kPfoS/69ok7ZjuAI
EdEj3yD18jS15dh0f41t39Qj1MVmipgzHJbsP/yyMhlkJ/dHyswvcer2rVAG7GGkKfZUOcvz6VUR
CSwqLP4VegBY/n7Bo96aV93W4Nfh05buouTwZNK13N3KI256QfFMgbP98CuCqyCHXtHFe/gIhg5j
cit9ybGa/Z97eRUm+xWdMWHwDhsQdC5KrTJI1IFshh2h729AYvDBCstmHxDdkERuYrKVpBkthaje
1SbUxYhI4x1CIY192tQ2DtVJo/8ewASkjYnpT7ReQI6b7PvGgb/U9Pzi/b4GjOM1nh5QMYEEG7hi
o7GukjBSwyMpA+5sd5CJepLA2FI927SCSCoYUJVEy+SKT6kMjNz61lDVnvEevP/fVWvAQG+m7o/Q
9KnBJ4RNaRgo6pAXgINdqSR9V2TUaR3w8vvGqb4lCBxHF8TUl3jgX72gHiRNPLUHS9F8PPhEDXqy
0QrCyH//b2ReM+t77+qdktHKeZsnFEdH+Puq1QgyZ13Y4GnOqdqVOqhw2pe0mDYUNM6yVKmz4d/s
C1H13FnHtdNlT6uvuNzWXus4Zm1NEHicli67C5HW4uu361bV42lmgYUSjy3BKUs0A6Z4Gk9uDzZg
ceuJK5FdQDFFMZsa7WBV6ttDQP2PsUtzo/drH7qMTB1Ro6x9ghs924q3VbJI/sD3W1vjNpgIWRTD
Ksp2SCG2nsF9X0z7zXRsbrIVPCxtkKNNXbOyFv/bbVkUCjU7yqqjQ6O6S5DFM39OlUWouolK4ZS2
v9TXhiUgdpPqCKkVM5L92FLZQG1BgORaoxBV2uic2TLiuNgVJIho9jivmwSgFUzVonISeu8vBpwk
JBvE/mtp0UhFWoXhSL/u2Kt8SaSu+Gu7mBShY+ROv5IlJqRcitvw4ddnRCtHQ+K52HazcSojEboR
dV8vND6lP3YKdqv4+vnTrspsV55n3voxs3WU6IudGqItOY44FAONtQhT6GOsezByHb6GhgoTKJ4C
2lK0A+f6VztPcUJDBPzMNJjTfeh9X0OAclJ6HLe8iD2D/vyjk8tWrI+ctmZeynP1Ndsy008jj6vB
kTIWrRS6XRe9gbgKmxx2pd/OfXtm/iCMewkYS2hnhZtyCtFz45SobclUP1n2cW5Vw2lhCxutikyC
13GD3FwOjvPIERwjUDpYIW2nPd4RJoe2VLglETClAdAj5QD7zvy4gMI0oBAffn39CAICDCWtZsFi
ym5iZxaNt+k1yYJoVShIOg57RTy13h6e/be2I//5MJzQD3aYL6YgyYTLkhU8WvfRXujR/Co8BFms
Xa5TpdQGY+yEvojVMjl4IdexAtJFzHT14Akdfa1liM2m74BhHqwiKg1EH2yx9qunPMoiZp4kVIQc
CjEogGeWTpctKX+GA3V/ozhdfkavq1j0n7ou12HJ/AY3Z5IarlOYEax0/szbQHUqKBcK7UfDN8sj
WkaSHh4+t8UWrcVx6l4HtRoj8B34tmOKhUD94FXkOJkVJyNzLVwp2CSgTyDOMq/AF9JwBZ03v/iq
cK7d4bU4liM/xetE9Uxqp/mic5BmFDaGSJXHnAWeIaHGjLZCwyhKT9Kc2gY+ax1WUkmyuQDxEB5P
VQ4/Wyljs3VWl+xEO/Vu1YJJt+yFfuEJIQQofg5S9qQ6aY8NnDXQ3ohWf7lS0d6cV05Z/kTPeT5V
qrnfstCzxYQPJ37BIghEvMRiIOJhDasQkFCZ1gzxUA88iv0+0ClQa5Y8sylQIxzDc+bPMyx63KHB
/57WghWBhmBY/9Fpn2ng6lXY8ReTXkWKWbIEYt547/giubIsLz+fCfIkKS1THpBPOEgOPXO8/WgL
Nx5r7bYFaWiJVHA5ZQLKvrlu3n9yQv/pMMj1bJCfkLgXuebct8xWm56Y6lZb1JbacpX9GqjoS9EE
4Smu0u837cnFvTlHKPo3oNwr4urqHp+AmKu8Aej7tQUoS/y+A9jnYMCZXEmS9TQyAIYh9HP7b/f1
ibEh1+sdw19RvOEf2dOWTIJ5uI0Zv7WlIAhHuOtNVUQUudqDNn208VJFgbykvCkFk2wEJl4vFQKJ
NQnoFHCaRXTgNPjG3XFyABROLWZCvgh298T0irS72eVetMywuioLkwkuPUhAU/m6G+FMLV5N4Llb
UnENIE1UQtANTuR5KtvRKKL49Hgzo3F7BXEviJA8w0vcU72AAZlBzDGq9AcC/u3XCBK3lZS8a1C2
V5iLxCESbeC8m+nJO7talimVcX61B5IMp0LcmrBzN2fWliUr9TSOWT2/ekzKr36+uLD2/BFOijjQ
zY/lwxFw70HCvfNvBNdpc6WH6E2ojW98/c7H7+k3/QU/flHyEd+1SKJGPafgTITWz3diTpeu6LpA
yecaKgoqDPM3WeQmP5njUYn4OwzkbMDiCmjCltj3+N6aMlUZxGNXv4xZvbmEo99E6cmB2Ol3OoOd
gNhCGrjTvrsUA95KuEEH3XSkfsBQA5Ev0Vp9AQJ1rfo9OCmrXDwp5tLc6ZLeJ9gMZbHq6YiGZ+ru
XQ95udFBPZ4CTggm6NksAIsbSq+x2HpGLDLEi4lSoRj0f+mVdItgDrm0BvcUcLXgLpNH96XjLWVk
hzzlpFJZ6qYsApFw7I/ShCMuB5fEfKf75b8ec2VcLxpg8iWg0XtHfffLIXbNaj3SfD+I+6QilPOH
9+dzO4o+I2ctwNalGQwtNyaM6rjoDFUa61YO+PM9xl4u1u/uw0zbi3eVS3eQTBI1D+Ns8IyU5m/o
eakmZ7RMEJ2qpZce60j3TBrgz96mi8G6KMIEiJuU8GlHY9zl8n4+4nHZ50qMAc4oPUTBBzJ/Cvt2
c0AK3O+UhSM9UOUIxmYc2JyKBPnKuJH8NASyrRfDjm6GpSglPRggJCwUJlpBuYPv6KdnKzwjtw0O
hQ/euuLAsQutQCq5JqPMKVbD5DLQ8QAtnwLTR9wKGEI4eSJNSrCwfi/Axh+WXPkwxJEADGQWj0Tk
w0eHZs1ponrcDLgqMNdbH5C2anknNoRCA4lM8r/TKEtO4zU+Y5t9nRyrdJWTPN0YbEIwPQEg4ldE
hmKi6cW4vSNSTQ90SktSBsfTz6FnEjqy3ufqlSJssXAsso1JNPUgY4LCsNly1FXGz7ZpavKxgW9M
YXeL00LlbiIPhJb26iDm2hqIwdhDgXJmBQibAS8E2XYRfwMMta6HXGdVIc05tmG9DlqzWjFfbuNC
CNLMxJYH9c7yaoq/9kKTDSW77pwq3vQCquBEXOdmmJh1CkocPd+2TAavXU8izAS1oLbE621FiupY
ApirS7e7Dj7Dp1xvtRhIa9f+SmiG6/yHcHqhGZsNxGb495nhReiGOoX/f5c+awaUJPmNh7ajq28A
S+orMtEWmKmHbImRanr7lvWU6zlvzU2LzhUOsTnv40+p9TmpBDyA58lyCJ4MhnbpcbjSYaxzLxN2
1Un4Ti6mA57oM8q8HcbizKYj+vnHJ1F3x/x808iOcDcgUVL3yKZUFyDbcFaLHtcgACklq32noJ66
S9GMmtjLJ4RsCn43+8djC3HwiF3n+o23UGmGKiUklincy96VkTike4vXTENO2m67eznAo5b+LTIE
jUV4YfputMabKp03ZA0TVWOrBgwwLbiastKpkWjYQo3ACdIJXrzN0PFKFx4g8qPg9dpYAHvnQyM3
MkkuHBm5g20S5DvFVR+Mje2J6EdVKl5EolLHGEeTMUuPO1wuKftgkmaSUkSkCPbRIhzQJQEKjqsn
KsG7K8P1l07tkWIcEuSJOQyK9X1b6qaXLp21rxAXXafEtpfCvkzcKqmB/hOu9QiKTwrVlZslQwiS
Y8sic0Y3m9bkYQJqf4GL3A4cuPfsk+/76xKN26TBNKV0wJbZCHCpdk5Jy0GnPEO9XxTij3P4IL1z
We/Cf6P+ipUy+8N2eBrT6O9jhqMfdju+qjhIL2qL6NwKdb1O6tAYl1jFA/EwZLRF+ljQvH+nnBEH
vQvklVG4TtjYzzA1WnyWJ0rAgvlUKLpKPF8v3GD86Jo4TscoHkV7+GkD9q7DwxcJ07AYgaZ3ef+E
mis5X1DgSh06dijn5cFIlayf7LXkEYPggdnDaebCEhTBAbLfZwh1ze9M0nVjnnXK+ScAJyRvLzDF
SvbKKJeab57YnriBSdIdVzdtnMTlxe58vcxS2IXnCNuR2p55U4S8uI6gy+M4t3mwNchnBsjlylX5
7ixU7SSKBkafV6A6Cjy3SMTTBERchszcOBO+9Ydl92qC29abadoDnBiUpp4D/IR3tiR+AAqK9/wG
Zc75pcZRxJxzGGiAtzK9CXgd95Pvev7Cronf+h66HprnwmEOK2ZxKpy4ONTbtgY2ogfBCK/KyFaf
q+dAfqK84ewLvkjiYHykbxa3lKHt0KH4MkjCf5EJf2YxMdoch6SQrUjAcAO0C/c4aDLLofZ6EBmx
KYmwrMIga+u8uwspe4P+Qv0cJmZr4+RpyJ/Yu1Pae623C/8xfiNssBPjuRrOt6eSh4MeweZ3pO/4
S5IvdBKUmLQadhU98QrOobz0V72rv65+zI3sV8ueg8J8STww5U42tlO4PU9cyQUcIhCX0JyubE8d
S/ghwDyCOb6AZvbdR1Pf8/CuAok9i92ID9lG93qL5eyA6e71N1tOz/AgztlDcGj/NKL27h7sp0NL
zAXLnb44G/DX2Icy5VTFzrSJ77B0QKJ0TqU4sbGO3cUZi7g3W2cau3h+LZ/vEe9OrgBnv0jPiLJO
VR9Cs9bh0JWLy3JTkdM5K5gL9CW8U6g9zKPGl9UGdoJS59abrnppTOla2q0vQXQe2i6XhxLNcPlJ
xDp2sxiIAI8NszDSEqj8Gpuxf0u7GtpHcWXrWD+qtn3bOIjNB9anV8bjSE6tyEDooQ9omlcgOaSd
BSp6I3mvJJ/SXdn511TuFKFuBftNnLLcBtIIgC5YEFBLuowseIMzic9hDMAZTvL41LjWChePdT/O
mQpeeQcEDtaeLtSI9jh8QTXs4n12zAKV27nI+buvVDl2sZgS8CXJE1mRLiqKLKhf8DsDRZgKyLTu
shhcFjq7ykDGg5nAzuagNAMkMxBnxbKNyOE/B13DcM3KWfofs7z/nmX7O8TgpHg2TUrvCzHRxlwj
20sHXRCIZ4UrQxKDrt/07lrOGPsW2m+LzJuuDeq2B74ahV0Dr7CLMiTMpF8+RI7titou8MrvGCQV
EdkqzdsDLzXY/0LaQo0T8sPPUq+2J6neRDd4VLq0pFdeik+HZTyToAZAHqnOK0pSzD9uKTwkKCSb
sRr1O4iUfdtHV24zn99a+AHL+CMIKvXJXNW3VtMu8ap9WAsr6Hy0yHpx2ivs7bhDqbCKRUNaKauP
yaN0HW6pFslK21KTSqsSo8qya22tfntRmieeR1I5It9xhP4pyS4k8P2GuvrC7mxDm3sBiS4o0jZy
sp6gBQ6zhR96xOF/zee/WawIZ7Ih+t1qV8pHw7PvdVA25BPv0ws3PfLEbY3qE9em0xdCqwXXnN8L
AHEChImnKxZAUL0I6zye4eEvjWqmDpvrxe7tc8qjodllv8BHNiuE/e88z5ZW0ETyqRC+vb5YyCJE
93I2wIWktAJhoN+sRUEM2huUt+kd0aG3VBf4Q/LQPV42hGr3xxFqCIjfnXeZikszQQUPe0fkUEN3
tXiodo55O1HPmuJ0fLyLKoTkGcgO1AGA9ENSLYNm5UumAok4IrItew8RbhhIOIOguyBd+G75VPSS
k/ZH14QiDLq4mujSAgrGoIYgrYPHx+TWAosEWtavZ0wQDfQpoNuEvXF01+2dT8eJOh9dxv0ne1Yo
4rY+LsJaadeRjy2Z4SW+RZZ+GKjEQy609lXnlTXLVYKgPovp6YNiPdpruHs38+Ftogxkykq96dZt
yBJscPF6iHq/tsPJJpw/4/34kgWhLnaTtUWWhls4+Eb5Z6W5raezG/zNfdR8gKjpGJwAPn4RG5Ek
ce52W2Udrng7LdqekF1AiiAbhh9/j9ehbWVx64xeRud+Hh8/LRssy36+Wgy9PaMkhd8P3gfydiRH
AZZYuw2Tnlnq8orgi5JhipoToGHhhkiFnSVMPcknEUoAGyKLYcxgVKZcqQyTlYkLZ0L8AD1K1qc5
heR7fpHn5bo2g5pwyCFA2KXyZlbVkBDyXNwYWsRxqCMFAEtleGs8AneVAD80P2PzuIDiAWQJksPW
qLBKue3AOIm5l/Urv9mVzDTHQ0RXH6TZiSOvi7vddp5hFd4N1OAQgh+9+GOsq3pwlwiEPJHpJY7h
n7tTrCrQS8VxkT0QNLWokbz89IOg4qkeVJQpvtC9XAS1qAOGcpMnICSAwKlOLyrg+VR1pvKFSkaS
0y3aesiIjF1vkaXi1F44mn2csXKoO/OeE2pytdeOH6auyzAqjFSdhYWmHlQd9VTVQFr56WP9FH4s
v+2nLyNydO2JL9iiWNebazV9/uleUdtcYvCeYVPzmk2LGr+q8FKrB4dT8L3LhmnovfFKrxSsQw9v
R1YbtB4U5WqE61wQxg6MxpGFkPuUcIsX/xUsuAdKgsJDDFFfTiwZi5THyHmAzacYhfc7hf+EQs9e
Hdg/wjAyO/2TnBIqY0NmGitkLKsfr92lHAfKUOnhNE1zQe5bX+JiwmGacfW8EVanRFbZ4ZkaAX7l
0hcqCoZERBaCmdCeKyuF5euCPWmeUq0j6SqDx6JYtq8q735CV3tNWxSfi6gcYX8929BEJRQaerXd
8DESzvwcqEOR3eC9LPocVWQ6oee3p/Ic6yd9V5t1r6mfTc2WZS5M/LI70q+I5BSEvg6D5o9uI2mc
FJw8LSF4QnO/eA7vlxiJTbUg1FMJJipapzPasJV9dNO2fQabajued99Pggx7nkJKFmTQsSdoNgwQ
wuyvCIqWtUG/NHFXgrAVCtH0nNVJABC9TDJASVOS131CXwyjXOF1tQ+undw86EvrnJfKggdjwBCm
Y+48rcmhrsWmt6QKkKqk0TO9snghaBz5Cv6GknTa6LamBMCxvpbHSBgxK1OpuGkEF+49izQsnGiy
jasgPCI5307zOg8tIzIedvQ0u8MvzmYpwHvmQv6lq1bhb9KDL/9d93jNiHtZRXDa78tnjjorAz62
Ko9lDaXC4lt9jMC7B94HuSdofNxadRju0cNZ6/MTjuPgwlgMHui+HmUMRrVbnDwGV1lR25vG+YB+
Po+sdZdPEqm0w5ntREJF2Rb8vip2cdU6E+ePJyjzwSbPFp6ovfLvq+K8NJ8joVCDBQJvlYmKI3YB
6OOAoJ27VSb25AsI+vpDdLeCPeq2S0DxOyXpPzKS79bf3p71EEuRRoZbR4T+E809to18P+2jH/lG
mQIMH+WPxdKxtHosMxXdljEHCDEqBoo3uKlXjyIO/loifWrSlrvBwtiILkSaU8PtZUvPq/M8uuGa
lYre4XIgTWJB7bnamrBBVMQ158qr5cIqBFyUDigJFYu4aI2KyBWYD6L1QLE3RxuDJ36yk6miOtbv
gzT5OkHO7CPBLsi9JNrvJjPkPiHS/BvXL6xHcf1AlEW5WeXN54U8G2N50qw+16XQ+9mb57j1Kb+M
r+n2Zcfv0d7Yv+TOYUlyb3cOko7oN+W8hq7EGq3OrN5p01kz84CtqB7/+JwLEeMqhsMR7PjUJWMc
rsLEkVjt+DvwDfB4u9PrI27PJrCG2Eh7deX0f/Hm7D0TzS3MHEBZa1JbDTvlC3Fyc9+c/aHim1N9
rX2obfWdXxTmOjoOQzc32PCBGG9uO/5m3jOTBODQykf8APae7jQ3tT5+E73lVavaDFks33COwOxd
RSSKUmmMmg3VQVHa66WcRBObVluJVTG2BeEoryX6VqDFj0iWMNJ56pSg0x4zpmi9Hzxr+BWzwd62
w0YW4KzPpWlw5HN1VM8eAUOxtp2CFl+7WLxEp3Xv0dh6ncsE7h32HvSOgZjea9Q3tEnzRdV3bsdA
9aTp1caw0p40ssumLYjYY9kXgJdueRD5EfJcItH9Pzk0rnMEmwS1UyJlG06jFlNgQfwXJx/JFeq2
ZzDwIk47hY1hwFE4XjDRIB9N58Z8oFEUjB5vESIoP+DVt2GNAgT64bd6eNiXffj7Zs9jSFts2UvO
5EASGjpNBtFpUmLkxxY5CcvZcf3+CIJy4TTkFcE9SO4EaCA/KC5rxKxwONT9bCzc7nxcNcZNdLft
8LB/nYD/ZdM6k0ZXKAzBGMaZ7yN6bFgTNRyRIBYBe1T5tazS9uhz+a+zmm+Bl4ORcEsmNM9HSTlq
/28tUdPSvvHS8WOwos/L+ro8EQoXhMKw6ByOAcbNWFd67wRA4y+Qqxd5dl+wCgK5bht9/H9nx+as
H+rfdK71o1GDV3py86AELrdd2PSIZwIL5cPBHxl3RQiKxmVjy5hfJdzfayKIPYOuhqhsNOXqm5Pi
WT1gwp8fGvZnTIwDx5N6r+kSuADGubMt8ZXGlCcD9lRWgu4dMrTuSx7fYeD4bZjw6QdbNqDx2aWR
xvV28q9oCPRHDovNiEI9pVYRP5kzYqd2eYhFY6XZ71wE6+03fSLcpbgxWlduN+bWE+XRgWfafKSE
bOL6oi9pEEKuAAALvXBYfOoq//w3RA8RjAx7mDkizbXKHVkB6pRVMhMQb7rgPuU0w16JTJE62lwF
jPbJitJ2Rgnch3MDB9KlJy+06d+nNqSzTIOQWKrREKJIolu90eTVXeaysq/4lKaroJCNfu1KOPgS
ndM7mMbd4GNhYnoKq7UfVJuAKMnJ06rGZAjFBmGiDlJTuLq31PL5+bV/VndSbfRg2dv+U1Nk4C9s
Mhit/w16gMhQkUTJhhrwPNsLnTJFn4Y+EgOYOvwPV1QhIEN4SwGz9pwVcaolXC8nU1VMtPIYa5KO
x5IEwBFWasDzRxkP/B49nf8JwHi2NAxg5bYu+sOevA1LZEEsmU5lAeh5pPW1DFWLY742GutnzOB5
x9ZahvbKpscmgVb/I5JU885DHGItRNiVaubpjA8p2UiutDAEZaLjBG3eJbTsolsQoCz7jZktm6z1
ClV4QjQ4Fv01igvhJsaDnIzVKHdKL/U5YehGY6EUyYX2+PEfhxfcNQJDoa35fgBnuDzx7jjihyai
wW6Fl0nnRrGI0jHOiITpfuzhRG8a753PvmY1WEopMa4qFQ29vwB6RUceuGkM1dgNYDS1UUy8g3Rd
zzCRXy2EmVqYbLUcasbQINBbYMQh61LGCc59KzvUz4cqWpDA9D8MTGBS9xKDRlNh/55PH5x6XNyl
tx3dNx2E20IsD5fA/qEXt5Kt0Keq5ISevyJzjMC3S9OnJAGQIuszpii7qoDz8MZB8boJA4tFst1n
lEyLDs49iag6/gqc1IkjwnA2OlRQpkw84o1YcIBxi24mv9MzfN4khrmwNQZu3jQYc05p8fxkxgcM
NnJ+Nf6jZEq0Cl+q7OovWCTF4SPBPfun+KwU8V/KNeSje/JLdfENSk35wyPb32fFjcKvrCCNZ07d
EDm/9xvRCetpogoWOpj6AFxuwc0uN4ShlgBC3wZVs4gJIOqLp4z7JD0Xn+G+CsFKVT6twnTQHlqG
Eb2yw4tw1rFqtUIvwhAKZY9CcU0ON7swoRs/PjoO3B1f0lNBuHLA2TSVqaVnC+2F3S4HKfW5GrbJ
zh2KnR9IVAsjDi6r6PU+2eTesRxu06gUF1jb2czI/EWzKEWL4qNcdbqvmRpEqFD9S4Uo+hSg1XKH
VAm0WPkHhki+tr964PVepxtrMGsyqGDyBqdxf1zHP/oZZTgXosQibz9TNQMiapKWK/go/BNDswZI
lEB5efe4iv7xnpnvTMbptZNZxJFrnhNHbhllMItNdeMlUom4zc9swZwED2ZC8C+hCvX2iPoZcCk9
eFMGldKBCChZ+spsvAE/qrIYgq64DckMqudViFEbaY3hvcLahX6nnjQrReiPc0KI8KC0KMj6AIAg
JgN3I7zqgpQ6TnPq9wciICcNdhiITlUdOo/xKVFuR7hMcWaaAu78fcmdTc8d2C7hPkCahlo5v0wP
3XwBK1qvm0UwVcPCAEjiy5TDgkzdTSd9+OG0gXc2bszXqownDeKX9eorzpS57zeiMtexd7JFIbsv
+oo9zUP6qDxKftXCEMN3UJZAFO/Y4Z2DazAbEDjgXXtFNue5oT6wsYwSPQBeiX9i73YM945JihH1
90PiMyGqTN/ukqAyylFoeNb1fcoX8f307turTGhhKrKv5QNYV4d0qCi67o4WFvaw9WKqjmf8zNDN
3oJfcdj70XnWx9Gngjt06sqCw6G97EkX8yqmFOnCaZQ6YDb8eu6HHKZTHbpFslK0g/d2o9jixIAp
vY+0XJKQWKiwD8307j/hpwniQH32E6dg+ZmaQXX5eEEgmf3UoYajc4k1Qdvtplw+lOeedJzQYTsZ
8ButrKYq+N7Z6j/wKTXvsaXvAG8Fqshc2DARxVkm7/RpU62aEzEWMdCX95zJKhSdzv+f4I51xs+g
eVx6cE7B4L97MpINbgSpVYUoZdpw0keBtWKilDCpUd1nL/Nz3eM2HWWrA2EO2UIGWBnKmkGBkUjU
ASVRU0m/GhtcxWkmNU4+H5cWM2OQz9NNVzJwG+xVHFLsDa4OaDpejLUTnKqUbA1c0lZUPDWfsjl3
j9eFg7Qxr0ZUYmu6xGlp5rIYOVF9nWqMHFO1sBbmjrPdR6Bu6WEWcoPviiH7htx5zXvzLX9Xhp+h
CzonbL2stquC1LLHN/Go4+QhhKkfGGQNcXQ4BjvlPqEcUyUYBRtc6fnjLYQa7YXwdc3x58hFh3xJ
K6enXNrfCD+yivSYJat2P8CC35M3T1Tyr/lMS9PolUdm6L1z6oLh6M56rs05RgAVTeKKs0E/xnLJ
w+TkkxX2SZbGIubuUL9JRgppzhAE+fj2GQWzjrgOvuHB7MEecvyx0F5506wIwnsvXqTPkluRuaC6
CPfezEAgvbV9tTvKd3dZFvxG7YPoAM/K5EAV37+jov6jWyreisUSbOwHiMbGI15umo3gDnG7MQYM
YtCfRQDltxfRZJPCb50xxqpsWIjHFVBKTMvNUrQ7WiqY7Kx3ypbsTVdg8kjqMBs1UfvFOjbunlpo
zcNNKCwtSWyCpT2odOsYpHVolySdV/nTG1aIqP6Y1PnEDP3GkfdEuizUvI+TM4VDi58dmXFU2fW4
I6MeMb5HFUxsfkj4ullrUM+D86CeuQhNszdNDV4gufp0fDRfJhLNPxPudqiWnBbDyY8qtbRRhKjt
Mxgkv4niqlLjcol8HS2vuEOHVK+lAgbi8BKTA/sFeLnoLKTbncg/6Rx+/YJIRuloNPMRwaoUrnDX
OhDbAi6vGSuGwP6FQ6qIQxwqlxOxEznFLEj4s3OyOM+yxnEUp9bP88ujL7i2s4TsxPfIsieiBkbX
pSRzwVhDb+I/veUJksYiVcpb4Ea2aUBYtzNwsJuLi2NNetHOpPu6F81LRhaAUTxYwxZVsFyjpR4Z
4FE8D9M63k098s9YgQWmC1gmXrDzhvwNRIw/ZAyIqD2Vq8JWyY7aSfXPJiq56obsXalHqw489PzP
k3/5vFoiZU1fzxp3WysT+L4Oh49TU+pxSwkdC9YE7wQCRBnmgnKSuziEyl5flXyQ8xqDAaJaa6pi
TvIlrCYPP6mkJbAxhywn0beke+tjpIE3tCBD4nX7edUvHUvoz6olWSQZ2pvhZdGRdLvMo7DkRe4C
HbVBO5tiPpoay0M8AGK3kx5F1es9VIf+F9iiGOLCW/nNavk9xmZW0k/XluxzsYS2DB2LB7UkRLKY
gWCt42jIZjdBYBLArbOizEq+VtoRdv3v3Sj7zDm0i26N6SpfDvSXBKRJs9U7cqW9tTmoNhkl+FoV
Hut6mRiVkIFcStivNPQZNWAWjglmKvk1DVvNdQM2QprP+/9Hjsskk9ODOH5eia+YDpuNZ2Br+XkH
jYCALxtihwqVKKh6QPelCq8fV5GMYglu4Hi6s8LLundWOeGwgRC/ij4Pl2CBnwD0ZUhELwvg6cbb
l5e7XcAqkhDmuhkGOS7NFOPvXUoFscqJxKPcXibSqtbk4Ikp8kEBrsL8DglNHLGeS6icNsMI1BzW
syhdg0jdQOAr96WhIZQPLPfFU83tdyGiHmM9YryjAnP0v3YiTjo8L3VktKpzYdrzoHHc6AxizD6a
6GxOPSDR8QUJuwzhUKorkvNyhP83vs1Xyz/EaBhvnv5FV3+EoCPQqc2fiP2KAUbuJFwIVrczn3X8
XZih9KM0FC3rNvLkF1QV4Ah/SrjqI02DCDHRvn5RpguSOKUfBa8loWu27JRTQ0LVqnFLztIidPkW
G/vJPNQMj47j4xlW9pKlLNhedxfW4T+U/Ff9uIzGaMynnpUZXmDBNGxMHmbaHxa17dUf3w8VmhQX
P/KI/lj2C04i4lKIWBCxkcHeKKPrBhFzi3/Yp+DkBAtabkmjfMWYmxUMCtQBGn38IbwOj7ea8IEj
7yzYLi+gKg0eg5U/tOWb8eqorEmCVTw1r6lDCBX2X38W3AFBtFzH7/YI5DZDJiMnqAl9AuGUNpjG
ckT/uGZMKf9mUhbENMloXsJ/it59kOoEC5lStrN3a3EWBPgY+AE8jcG4CI0tpx4W+i4Hjf/N7bN2
fd4wNHDuQHtVmx6OCtW35JY+b55uOHFYRzM9DTqopP5BFgidBOlpOAP6eS1W/B2PP0JU2WXi/T68
sCrqSZxIQbofpcPFEcr7m4JxHKwuoDae3ErdcJ+FWubmE5cAUikAoZhnaMdyBRKbRtYD7Ag9lydX
2bGBkhVCi83Ty+I0mA09N3LqJB1M7eEx2dwcef5hVzDuzINqfR7zBsa42pwNiVWJUPDkmttUsAXZ
n+XENajiQc3PiSO5E8A06LugRmEMdDWblZGR20pKbJfPJfCGLr0N710EITsgTsiRutP7guk5c5XZ
Q7OPLrhnwhiTM7lbydGqDeeZewcxJ21BWM7RuRTdJZWCu8K1IYthc/Lzt0X2Kw1ncP4aHjjfHKrI
t8JHsE/htr5V9xy36ciN+hBmL//8i0nCbqgOGP7AnQPafPfYHoEOzJk+e7swmuTo4drwCwHxKSL5
kkYX+IK7DggOrWC67Ox1/sKBb98aDqBThReewYUBlPHf2x/p7UF2jg/VhmYsWKGmf219k9Ov28q9
6IfddXJOhajui9ND2G91tk7QyP1behlxbryenzWAbsqSDwbPUDN0oLZyfwXhL8QbNJ/wBvQ94fsD
uHCWnyHwp4wcgOktkbTRb/Nz0WC5UTjM4mf71Ma8aqafggGF4u3K3YQ7zQ4RfCj7QFUrDiBnMf4J
YSH+IpBFfGJBAk8FZWLFbWZU6m00NMNO7aaVsgaOHPELM394Z832JWLpCLNOrau2xxLafCrOmYOR
gidnl8t5CZfWriWICgzQCwS9o2hNSmyUP5g19vOmTeRhPEeWTC10s81QJKu6BMlYXLDcVHTpEqLf
fOccDX6VPMpafKKbmYfUbbq3Zyih6H+KO+4zjJhyPekIkKWvNZYlxMfQuhE0uOhqY7wrya4bJRp2
7G9jrqEpAguCURKFfzXwRhh0pfvasqxT4jpdXcxz5dW6vcO4GPWfzarXJp1y351yJ3WGDXFMGNIV
LfaJfytUUQ+YbFW/PGHZrlPFFnz5KB939k7IZlZdjXE7vP1bA6uAxWfKaAIwo1eIzpqFU463w28P
JvjZt+v588/j7FmGEzn0j+KIS8nyA0RkLEyFtfB5mQGjHF+106ewEiRTt1IU/0IozCRH9QH5bLA6
PNcdbxizvnkoEnnCE/+sddY2CgAUO3uKQ0n7VIOLVlzrGkidoR80Tb0vxfZ1yRji3jBYHY0Hn9Fz
n4Ot8YvVDJbKv+lC8Kpp6+vW2DdYR0FLHjrhuz+X43tXwzEyYLeQDfKx/2f2/PIL6xcdlReu+Qpo
Og7lETiniXaVlxHLMn8MUsT2M4ShVPek045CsxFPx5c5X5/y68IVVBTiDt0WIa3MnB8oYJ4k1d1l
sZUeagup4kecraHZOoHwjuFM6lAG/E1H1dsRDS9Q1VxGz2t7JEJ4s4HwxzNaovbXvs44sj760+my
PVjjranWSnkljq0Lfpkfi5yXOA5rY5CikbsTNEVT8DSv/B3LwGZIBGOLFPmSJUfKJkm2ix0mgtAw
wRvkZQkqDwqVp2r/zPut7MurfjQ/QxudE8/FS358o4adpZtn1Q0Hiv6MSskqh1HVJLO4ZUPwkJMJ
L7qwRdpjSv4VerlJ1Km+ksr57YmFsCWylyvRWQfi8BOp/gb9OPJ/9/P5k5+eX8kmulGxmnz0GmNe
vYP+B461LGm/2hXRsbl2//RwMXOii9HaCYkoUmJTtZh9kj8QbDpRP7cKNPe9XXvYkn6EQDOGB0ep
/FGkBtw0Cf85fNUy2YRSeip6btGXxf9VqSO+57eUgSY4DswPXUrb+jAOmccpY290ID+DFDpFCn/m
Jyxvv2eoqAmQZW2D8lNtKRIptuHoyxjzZ3+jcKPLfiNnofeCIdxXdf9GzKW7mhNy55rw3EywvOnV
TzWvG6v3VvzKjDVx9kknFbwiiEzYZQclQJ1UuukHgEBzW5YUtZMvf9T91k7xQisMk66o2eC6Er5u
oZbotUF7ls3iDx3Fp42lpIA+f2e8mj0fBDLvRgDLLHdmIon3wCOQwfzLb33RQ4BNZPwLjF6KH1Lz
YEenPi8ELHcGL9+ZN77k2W/4eCbLlxDTBLUrh4b74MqctxYB29JS5eqD6cRVVcChLDt8iiZanGy4
Cfy+EYBYCMYNQNSEQPirwOnrmSCTVwWakMIM/V/se+fTFr/BtReLKrR5euqkqJkIPPUN4MgtJmn0
cv6vTVTIzzAoSGtX9K1k+BsFEjpfUYkJYcBrgOfXHkDxTLPTaOkhpbO3MRuMT0ByKc4qJAuO8Nhp
paJKdu4yC6IcBaHcHPyjwqtke4fW3f5QbkmaerTn4C01l5lpud1RM5mSCmnKQXRLEnAEyOHeiqKb
0OcnEDVI3++aXyXfZ8S0tosyrJuudeaNvsVI1NUOE9meGMuN36m9OdhNR1sTy+r4xiqHoPlha/f7
nvqo3F3+JbSanyorrfu7iV8as+3slmwS8UkZoxJE8RLvXUeUgGudo0Zv4JmFoZe7ZxcwFaSMkats
+6gGZnQjDBxOkePOdztLhWydljxRmne7MZsZRLerLPih7pYtuDIItMVyoePuakzly+fkFcl07Oxz
CkhC8Jr1LFAY+hQtQhgOu87YUhnjs3g5rZTVO7kp1IFi1m8TQ2+1Cg+tNHXzW01w+cUR0QAtduxG
Vn6YdrvcN5lEaQaLvvHkRhCJGiOtZjdpPEc5MGI27FqVC0BGyHjakIuDuKlyqAa9H/8nDja7rjzy
w4CkCPTQuTiuLfv/DrneZm6DyX19lQqjSL42jG2gJblyxESYkGmUe0DBfluG2QAejkz66Ni/pieE
w2eN6UUf6/wpMb1PXgwjR46X+APZrcfQmSMDmuFXUuijS9ECei9MrVIuhiMzv97+UOBPY2NOAvP7
zEoxtl1EjvNKe+Tb4XMv7qNktAfqbgnFHwnqh1SWixTgZiBXisOsmiI4dH8dGYpn7GAMpQ/mH70J
PfH+jbTjfT6vUam6EA3zPkut+hYYwxckoqpji6wyEeFEfmvBPBTbB8BBCYk2WouFH+Yv6gAEXWWn
wwM5Kya9ThI42Y2nVdkWR2ogxIlDcyyJAB0j0qM3twkdr8zmFpPPx+61VKdQoS3HwPhmU0pHsJzZ
Fw/y2EPuwC6Sjyly8DAQxmIbChTfHjMj1WkS+vwwo9yCDAPz3qZB0ErdZmervl8nFeTHEOblLm81
PuWCNhvt3lARt2mFRjCb1kfgaItYTwFP88phq9avySMLRwy6Gvm1eZPH+2dO85mhLxIPWVOZ14dL
QqJdnroza/ad/L7fbGJZld53+9XqfDf1Xfy8pvwYPv7k1hMrd7gTR03B5kVcHtYFeVRFFRAxUuPP
tZd3n4k+lBwEUzsyeVSKfsH84/W+DSG4TJU0WfZYE2os/Reu/Htsg/xWLJpHJwXa3eumSDeny7OO
3IIia2qlbbW6RFL0G1UtwT1/45KjHgH2e9BBlgLtl2q6uHgZnyBbSGmmXaLwtCWNj5WXsCPL5ZjO
eg3Fx1784RLcF56nj78As7rU6E+mqkS5Mf/5l+x9Yzjqf7jLYfZj1frbp1+iPILZzWvJtx6lw3+M
QdC7f+9bf25FWsfrtbzVmQA8hMj90u1fZJUC8WvumviyxEaJHq7ar0U7nIdAl+9q3JY+qz6O2J4g
Zsd6vp+AReIAcmFCtn8W+th720Ol14MmcavkecCKb/QYL1wmZlGzJPIJIgj+V9a5A5326WM1Tguu
iwkkkNOofou6BAKFdUqNYv5T3lnR5C11ZzIMwc3aosrK7/dcSDjCp5PSEv6B6HXVYQaSaoPqp4QR
9kA7G6QY+atMyNbRfl8U6e8ey7cymvIzaYQzF3HKGXcITaRnW7prMuFzQnnH0YbA9vyptELzOpXl
yWM7rms7PDP1NOK2xZ5wZHQyWDJRqO5zZiVyVI+k3wNXp8Vv+e6RUBcMUrXp1p3AUfS8LFUNLyl5
4CRYZKcSm38ma+Mh0JIbjmea1LUgPWkZdK6y/eSon4uHMKQT4NPEZNXvwCCr0NYQntSkQRpQ1S6C
9m3hcFpetJLsJ1UZ54oxehTh8VAai9Kuarl+LoxhvCY8gDHYyDZ3HClnsuGanHOS8ubWdL9Kh9Uu
fWyk0zxDY3cbDMsV4ajKW/uVkt+Z41FulyJMNlKax13u7HyiCgoFBgeEgUPCZfuRTcpvvHfD52jT
pVptsPrC50iDi406bcfGOCDvwhkdkhWSsde6z+nCb/1Mz4zcvBl9iirOYu8btZFUGHqof3xoIwgZ
C1Lsi9GS2CVp3cALkzVzixwH4EMuh/Y53qJS2NO7FOomAeXteC+v0vW0RvgV5G7D/XXCm/ON19iS
W/RuAr5e8M40S5tLmvzmh1c/bpRYJp2kPu1wkxwTYJbmgrLb/KUx40/nLv3TAGofO0Oiwm2tPuwK
1eHuNe19HhscZgvaofAi7y7Vn6A7VqWfI7FrgXRCxfVt9ud9+z+XS1j5QYoueitJsUvuJamgKpUZ
r6zytt3G93T1hmNHVMfdw0GrPoIfmbQTtx8HRdJ6/pi58H8FAhO4DFhq0sU3q0jcae7nBWnc+dZQ
7CzLA9c36x5mZtN+fVfIEZu8xJSnOudXS+7NXs3EdfMwSyRTbPmj01qDwnf/ukkKb1GjhYdyGs5F
t7Kv3DujCkeyrJknXab/rI0v+BoyfOrDep/XQ1biKOjwtT8oVtC99nSEQ6U0DzmzliRpwemDY2GN
bS3LuG8nLHN0UnNGFRcNvpgoi3JfW9IZs/GplAdKTwUT0F2ttEqBYFc0AF2F9wV8WzNXd9yngLid
IEwLR/OEdRs4ZFB2Zlnd8x3473ID+tti7e6+IIR9wS19lwBrklMemczJ4d8cjiCxYptSGBf9LI4v
PRnAocIIXBTmlbwN4+GLOZXDNrLPlvZWhdPlcLgidZWnFhnXYjDFRy4vSnjwQRRNsuVXlF6qChlD
qHRF559xdof776ybNfGSYy77PkXdDT7XZBmlDM1XZ3c/kcmJ9j+7CtcorpebjO77fJIagIHhHCuo
fKxcp/K4Aw/KrxTyLnq71IBFZBo27ToXZPp9pLAKMsy8x8iT/HQXM8lNfwEpAfrivx78zPP0As25
ay4Bo8AxA+3+NG53s3CpybUwir3kR0WWSecr4p/+3KX0rq2+cO6bSUX8HoLRaIFtgFKo1qcF0lsX
9/hmU43XJxEwqBH2lELv6NcLSkWphXZ+eZF8/UmagvrnpOsDfoxXgKFKO2yQcacobj9VQguG2w9i
POxBNLSG86SXLJfbfFK3d71ABcNrL1L0MG94RkwhTf+bKYHpurOrMvN5P8WQk/7m7rCBtynaMzdU
fHp2KOiEtBTqC2YB7FzlKzvt8GnpdxggtEEWTxfeZx+jDvoEJFnxp/wm3XdLFyrwRhDFTQgKyAOU
PtAFww4U2EAKYlU9kRgWMPCruQJV3cBg5mrYMZRTPPiQaAechdWeQRnoK30uU4eE+i51UkjYP5op
mGXFB8jy2CGYk1prefEXuyiD3zfdyARBkbFXNjWPkYQxzlSe3YczDMAh12PskjnwL8RRCvjBwAXj
r6idh+1HTFLuPOUoMFYmOYHwVuJ7Fq4bjIMcmLnH88jVhoiRSM/ROyBcdSTvAz9nimLlDSnQzCtW
RkM9G3oIaCVstRCVQPWh9GQpEZzHi+6quGgljlWPVEKl6PXiX2JzDbHB7PRkMjPbQjiHaMmbn4Ws
SG9UGVzOeLc8DIFqlTS8wseUJ4wMktRLZmJh4XsHtl5PzwnbYoFLfzudYjhkHWGUoD/eYDPEKyGn
lrDbnTE6QBbbguTCpP76sroC90Nwf6GroJO5WMq76EqDUts1ezp879ZWWzHG69l4pcgTUsSV/wqk
6mJjZPIM10v67l19nqQMauTDyeZhWBn1IQ40doeyJ8y4Nj+HMKsN84YaBuABnhTfvsoZs8Xv1OXg
HGKQCPcR5jl8SfreTY47ha0RUN4BfVyPETJsGU8Db872Uxtn3slNgoI/f4gp3Zdj9HtnBitnNRca
m79zRcrdZ/Cs38rHQ9kiPRJiMo6CmvBeBvkSm0BEO3VaC+s82mqrTf9zTg1E/Hm6JxJeSFAT0m81
yOS8zi5U89jKrSduTWopGny4M6k6797Kdor/iM78mpI4EJdRReYk7JxyCyDfIVC9cZL84AiedCsx
w/2Tbqo05WPknjcED0ZeE/xmEzuqogru2o7Jiuvw/PGSKgefr6m838K/BpfhGG7/1wS7waqjzq17
BYQOxBU5iWXSEcJ8BgxIyqFgzJyWbXHwdU5wO1ESHk4WTUzmEKS6rNxOU/vhZG0rup8uPcrUXjVo
DDlzWaKFihYHrcREKAHgHXqkpBnt4PqAqYMQc6/zrausCaYDmDGgyJn+KjDbdwjL1Blc6Eh9eGMX
xjOUuqGrr39QqOdybXfK0KDVdhlVR5FWK1xZUnmlWKzBleU1ZUOUdKS0x9ZXoezqUki0AKRIpkkR
v2xufKRzctY5ytiU3z/2vFm7OuywZKRlX7es/kdN4KXph02MjlcVC4/kxryUW4TfAWLDS6b2M7Kq
ldRM8oAPwbeP2M7gQom45WWorTmRBxrk542Z7nPFXDP7oPUSmaFXiORsQYZ2T81yMij64vIwqNC7
/iM4F3riGPex4Y52B5Cd7Bu2pkzP2fwzFkCpXWCnpHVFH0Tz9IBinHkVvFPJJ0X1EkuPhNfIS/Pk
BzzDIUD2qf0YLOuS/4Iv0WWHDnSsr33ZvffYaByD8TRGrM/e0Bosjc08aTa5xzuEwAzeOwJQSSmq
cGMlvglEB++N30n+tKHw1ueNtfYdBf3GBN0k1jJEBx7tqnNMI9sgYLw3hCdVp2rMi7fY/ysOV82T
xGacyYrWARhM9VpqNX0UR3wSPZfRl1CAnJgDME2qsYzlI/0qncMt4b1EVQLjTDLDJqIkfiru5rJk
TSRpB4GnPaP4d3G5V8itZIVqBPnbwBLXditQCmpTmxXE6SaolXDJbq2aK5vXZSpGYpsndRNLJgEW
LnEjWf8CaMneTZd2DQv341p+bFEVidI+ZeLkNA4GQDrRwMgll4WHHDEkhDIN/aNCfwYS7KeM3lW5
lconjQgCw8dVhM53gQZqEh1C/Ov3B1ymYaQbVAI8B3Wtpoim+sF/aat5nU/GpxpFhJK/dIc5iM+d
T2yMIFtfGORi1i3czKLpFtvezfMscviERP6wUuHefdQo5h4jd3FExaUxUGBdvVYsTql8JxgNFT9+
UHbgikM7TBgSmcT6iNd+HJFTqPDBFjOnlhcd/fAZP1B5Pn5Q79eV6MEwi+gZ5LpxEKpzM15m7TNj
A44DXnBEvxnkdIE4dUTgqSXp2Bl7nQzPPEKja6akh3IDpNF3P6KaqXKK+DzgH+20cM64Wv8AIUeB
yFE2luOYCUvfWelsYiuMMRe7sbg9SzNSpGWqGZTYNOvDjYUsfS0KejAl2PfONQsvSWi8Mc4yMAco
SKenGDCZJzD5nmhZvS3+TaNCLYTKf5J6OgXaThtGW2HPyIkirFBrV0/THHHM7CxGcj0N3G9S5GcP
4EqIloLr2KiW5IKFbGpAAgI0kboYnnvm2M05OLO/GAbFj7cSzMrFfAdw409XJUL/OzLL+UoFdvdy
H7fwzxrUg1HfKESxtMNRGYqbTrpEZ9FPYGobFCMjRuoeWFaRCI6vujKZSbMT803uYkF2fO8WgTlU
1gHkroWeTLIyxNJqAno5wsCaSV4m4iS9t0lFlcwkTYNP/YgWHffiOvYE51O3jFAXM2uV7gEgQESj
ou5osPnkcEKESGNmtX1jW9of4miyJjD+DLAlJVx0CKtlkEu9ec/KWFs58n4EfdA1J/wyzLZzS1ix
C8qrBlRbQhXz24t8HS2xTHUjexdES9M+uE+4Beis7dB8vyrp81x+nX4KLY2ekxMJ3h6t3ALmqkcW
W4OB2WI33KpRBprcuGzWibfqs5aSDzeNzvik8P6S2gyoGwqUJQWPNBOGQRT5gmFwgGBm9U4rI+Tc
zOQYr5vhAF8c/MnOhJieMXrl1ItMuRy3GCXwwhu0pvo844QbKI2mG3i+GZDueEFudFJgH0pJQ4j2
bgMAlJGHcmJEf14rTxBC22KNO59NvLwQELM+VFkxpUJ/USOLZhJXlI3wLEvJg2VoAjR/d9hT0RmI
uIWrpxMvDjmcJ0ylQuiLVldRCAiEN2fWG5Pj7ig/TNtxvXJlbXKknxIAFhKZZVB+8q27UATvfamk
MjwRKGaa2ebUsnrUDIvI/0WnZhtg1r0Ntg9KAx0TEJpfdf+Yq8MtEZRS2s3d/OiV02Lv8TW+UptJ
Nz5eopA8PydO10fPElI6G1B4V7XxS3bOT5CansDq6qPY3QFWvzeT/InmUMeLEKdrRMd7v2EsP1UV
zGN3dESxAVCc/8x0Iw1vyl/NZo/etFOkI8coCs/9PqAKF2JYoybbbBvtOUuEv+E0ZZFWXs58/ju0
+ZZ1+wf6xhpWBFDQ5H7vCIPFHyLXV216NvJkig5MHGp/xAfT1jfCOkk9iU4GIAsUx7Qj6tO9dmS3
yWWu9uA29T5YIjURXF4CeDgwKXON/3TuJwC/ZYHdajWM3hcc3DXK/TLRiDo1f6/dC6rgV9oRN0Nr
cklKkiiz+ng43PmBrlQaFYje3K7bmN/ChGG26cSLtm6em/qXZ4LIyW4pR0mU6dwcGtoJtYlnEQpa
ixAG3CJwZc9KEBuo08lrvfvHtIDBC8Vii0krTQh6g+cGqFtk/LL1+2wmasr2ywCaylVaT675W/Sb
+XB9oSVl4ttatnr6bU/Obw4+owTgGUR4lcohJy3ZuYWvzE/ePzuQmpCSSrZRacTqtFKIFsqDkAef
e2WWL+y7U7Tr3pP9UqQHWQjfRNe3Fvd3jtLi2P/nrwQDcy7tIEIRmw25mYxUFqJaZ7D7V/ErQGuZ
vpjhYOBHTqPUBg2oimhvfjyiDEO9N0b9D5HeYmt/BsyJVrK/ijM4rslm1wfzW8fshk4vu7hjR2lf
kICZTZewWnZroAwSNMNk5y6imdsTHaapa14lQY+W0l277tf6/OgWR77f1Kt3mSi9otrEbvz7k5sE
L36S9c964Aelk8vwUmaHaizlMWQa+X23FjBlajYFZPQvITtHaDq0buSdWWeWhRjsJRZYM7G8TqK0
FuQvRo3tiIa1VQnY2aRwU3iKyLgGMKwPfgMVOVwVwvg/Uj6PvzqDmxsgj/VDuqRF4dTbFJNjjd0Y
kjL1PZ6WO3fL1cmmJ02cMey1SZmEGTgKxkEg8hPmXUGYRXXm+1n9Tah/lKZQ80/L6sm+XdVgGmS4
3Tp6a1Kiio+sfDO6PoWMVUTGtEQBEYDV2y/nPXY2kwlZnrLCF1QYXw3sKxFm/LdpjhBTrH68w6s2
a7ODX6hdHyGJem+cEPH9rWytGVTs7j4Gd7OYnhvDbB9JOdBiA1tWz5qmBPKAcCdlst7NgyYta0lQ
f7jloll6JOllNRXhkzxUFS0Jf064l/PF1kfCs0mUq49FVTYwVNoLB+idhA9VUaRpbqYKmutlOodx
TvCYOJ1dPOL4AKqMf07516sQfm3H6aUIf66M+KYmh/bQIQeo0EGhuS7lKSp2JYB9qsxFPC503EES
JNmSIlsgk9Zqc7DN1IyJjDzoVJfPbKpow8H4JFJ7zPZDhdJNC2Gyq96CNpZ+GDTOyLxNVFZEF2MA
m8yy6OfrbFYyEm3y85Mldj819Yj2wOGoXCzJCkhejE09jXbRrcVKFueDq4SYeCUliB+wH2fOIvqy
MYGpd1WhMFnpmrgOtahsnoUxK+e/rCu8/VOXYh2OvAgAIidj04NWF/Y1BhlFPpQvF5400VVUqB2+
NuL9xMjz7jUFJEe71fjslm8aScf6Udh+UwuJMDONBF3fNtGonl/PQhy9ReYufhEMr5clGuSLacrS
G5GzzNDsYV8nJHFleCmODxU+YoX6RyCVckuXlFGSjXJCav07DV9NbvQaJ4HbzW0UUQQvMpWpMysf
jqG//SIMvGvKjyrWoalivfDP7Gs+8ourZv5N68NrZeTlakvmHB3tr4FYMOeTIN+Jfkkpe2lYLYcj
yaPOv2ILXWTdvQ7P2pj2gDZ/wGnR6JqUZfTDXJH28KFWm2YHI1rF+5joH760mK4kPsOlvRyTDZwV
3yvO6U7A6fXokqsXYD59GED6kluJB4e1A4VyMpvt7NtoZabHUAuoxUkMpD6s6GletxvoKHiXFPpL
3Va1hx8aaCauH7Lhm36u0SX1mVkN9yWzJ8Y0lpJXN3e5nseEgXUwNUVLEsO4KhT9CONF6a8uPR6h
t8QdpDzF69aZvjWTVww0UzH67l095duXU696wgUYZTwF1d3dmEGf070Ke8FYOUN2jkA6aWE0sMtT
xbE9lZ9mihJ4Ii/CzexqXb9cYb5KsPTt5sWo3CzoKQCR14pvvDB5mgrKmpniIFMuXx2wWEczmUFO
Jvw8wefhWXg4IYcMIpXji0RQIe0GXy0YK8BiKSsO55GnxuU8XEmvEad6bKaqtquI9xuDK7vPlNJf
4yWfLQL9QFMeNOGcONjDiz1N53+QsRXsm9dN7wJ5MCanMvMUzsTO/assJkqtO+Hm7ul2PKQCCnb3
3gnSgZ+rNfCofeYDdyz3ssA1An+0E1Eo1OddKF54y2Zb8VrGW818qgEt9tSLJZqEAMZ61zqDSFMy
QcgJ4gRVEjkq7HhG3Q2wvKqUsUhdxIcDiSoIW/8Uti5T3mkMOuywSAtRn90SnePiAIdkuU8UL1aW
vG7ht75K46+lztK/VDV5Lc8JrV0ZgJWPJz78oIx9u0hkQYI1XZlIEfb6kukxoQ5RZxhwl9RgVaB/
d2CPKcOvEUPOQo2YHvWIc71wWPylO1EzuCaSUu0E2Fjkd15C8qzfWwEMVgJKM/MRp2wCBwBOYrEU
j3k3d2gx7ZatQ0eDspGsJ6ne3Y4ikjB3xPgGr0noq3wOBiyz71TofR/dqmR+yR3TSLSEF5fSfe9y
J/xFHfSlgQPdNWQyrwAR7/KGDYJIo4sp2xeMMikV7/9hBpbOH1Kez5huSL+0BRv0gD/S+auUCFI4
o/3v94wWlY3SvDmikSmgiG+hLqI8JrP5IM0BFhVdBVqym1Qmg3JijBeA6/z+e/Y4UKTeCjxXK3up
+S0x/GBqSgrmj5tjiE+4Ou3/4KVGs8M1R04Yve8cRf+VVBWGiBMZQHvfNMs3DPDbJk4cFOkcERLk
GqvjQhmSLhk5kQI8e7W8OymfldGOINfiR3ot3/SWXr5qF8P1dHq18NgCT5xCSzoL/1/6k8buAg5A
1gxyrwgC/2asDRb/yzLZc6yywbwxoEB0GUJWQ8Q6Jw9cuN3Lcyi6PsrkL7+yKHtN1G3OOZcffPbw
RgjZHCS86GN6AOnh7G6PDdJOPhLJRDK0bfZcW5FYwTHlDJbQhy4YIukijaiqmbKy7wcOmJ6BvH3f
s7VB3htw7R5u5pkaw7pq2fIyhToI4Ro1aSx+5DMGC7lkKGzPDSGoEVXo9zRtTJqIz8UqFy28LGwp
6hwLhsz2aJYfdMYDifTC9aCJMreja4vcYtwdshSmbF+sEtf8rzmWbtQrwEvBLfoKjPkVlga8qaV1
onD20XRWLRD6u1EOdvX90ke6b8I0F0HFdT9HPYeO8DFXUfumEKq41cAG02+k3ioH9T5EuN/ZUk2J
eOR9yGwGJGjf0rC5YkuVPMo4/wVdAFLFVGsu9zzi6K660cYa058Gew5xK0H5jogFmj4R+IRPikph
lBoO3J3/RaeKCdTIWrmaiv8sopuDpJUfKYwpaf92kTOzTxHmJrPyMnvTK1Z/EIrTTRQigDYSd3Hx
sE+si/wxDybWkDrVmGLmFAJ38bl9Zmsl3dZ8AQlBgFkMAFS5ThP4ZwE5gSm6kT14ovkb6WkfNINR
oJvTZUJlw4SkgSTQfmrlIpUylFOXrtCDF/8g+W+wwjvXUfacR373ukAys+ZqMcHqz4+wX3GsZGaG
iP9CSjGX8B6x4ouN1jV7K7EmRmH6itvQV0htioZ1MVb9Ek2mDik9oJdSP3ra545r/qh5mNbC6Jkq
vuzuLxTIigsFbkBHeM8EtOegS2+ADHvfS4Xt41KFoQqBJnG6LUYO1gnNgc+ZLxIRf0p9zFWDeeqX
3Dzozf5mn1wmlIGxbrDLuuJEsEG/SjmPxVmWXZEvKROXw+S6Ucx7rhztRCsPareYrG4MTNhxTGJe
cRCWjicNyXH2Y4vrEyEZICn/SH8uMnvvRakZQR8caOO2CW4ymGU9SRMhiWfeargk6Ec5DVLXBJ7S
rNaAGhqvqEkoEoxq9cqd32Wjmv2O3i807uAvPdT/J9oXjxoFRYfBfKZucyxrA4/zYFrqCSaxu0Rb
Q6T8b7swz77OdHsu5xEGsGMzEYwyJFQgrcAGii5AhEyWEQzkuH94M49Zz+v8XvPjs1l+rdbEnKkP
Hfywd7YQnaIVSZGViXwI5QgLJ5hk57nUgZLVMYuCF1uA6j3r9y8zFM2wWmf4x0A4uhoKO5wLxxc7
zZEaUYzUSW33+JoPNxP/tOgJ6l3D3RQMCVyqMQkIlYL19ME9UqTqoeolQ445MHGKox4V1XYChMC6
3tmkEgejZISs0IeyMYRirYy/Vi2yeCwhAbM+tUyacZ/pfKV+o3YMaRx2kfi5C3gv9bQOE0ywAwFR
4pf5MPk8McIMU7iZ0yHvQxFvLCRB7u6Mf3Mb3Iv71/L8MIcxvIHBUnwOg31thLd0nPzYNsZ3BWV5
+2Y+ZybcGKiVNLVwR6LuTIJgtsYKFQLeEpgHaCiCmhqw7//xRlqEyCVkoogKx0KM5RAu9qs2lPpy
FcNac6e+K2HmUSNHZNEx65e/NxC/Hne4Vp6xU1upS8FYGZnlXLaifbZyk6s5Vhanx8SBwCL0I61r
0gq9sYWzwUl/Wo5Eii9iZ7dmrUN+ODyPeJizYSf6GYUqstRhDG4tQF0bHEYm1xFVc2zG/MBvPpdI
LjDhCL0h1KKTy68pWP9b0+jymxV9VbLuir22S6xaChO5PvnLwV5MsNNEAHw16bLRXGpfThDJIPcw
jlkiyMEPmAZyO2rmjQzMnwjZ3ANPd9d/p9XFdzwTm6eCv5Jh60GvMhOtk6pliGF18lYPproS7OtD
Mbmcc3PhAWtfgde/PeTs8NkJXqHMUnMgXu+PPDPAEDofcWqy7kORIb8OpQSZxxBf0+wA/+wBJ/hr
MqS0kreuVQVaeAWR7O522VAl00gn0v+HqR6YidU5KXrhXmSb9L8UrGI5DWksvZYqS0l+cKTgvEmI
smkP7/sEJCG+H5JiJ80cwTJHTGEc8eYT57nyM8AKJu5/neEiN12ghhrnA1d5jC0tpd8yGGuMiSA/
VAJaLDWcOThWWLGv3ZbxNn0YAi7vU7/XeV47ppF1wev2WUOB9hI7Sh8vNn6Cfh/vH5ooWOmx7efD
x03oEjFiGTvLBIO6okTHm2ZkzdbZosaBy6VxLC9iRr64PGHCNdfxSXGj/L3Ns20U3OVSTHuoa+oc
0qEDUQdaFs+PN6mnEKrUHrtaUfN10cgChVaI49Zby2m0DWo76lPYbNUMFQ21OWpDmaTvH7eVwtZ3
NleGrUkLA0DC5seKcZv05D8M07CYf0UPv1QU5X3liuGWi5G8yEyhUdRnUm/XQnC7E6Ucf/5X6D2/
5ze04hf2gSJcLcyXBJB6yDmd+vDytlxsP+IUN6TvKY2s9dy1umUeE6Aa3Zp48BLNZt9mjY00R0wk
GjLYsb0lBKfbRwzlD/h+Bmrko+zZLbQLIXcOiCKBtVstYIKzfa405ECxIggUxuaBYl5V7+zs3qhD
sw0ukH/ibxahRE4dQJqNrlArWoJs3XP39FEjBJZLCxTQCzG1gr2bxigbFeenbdHK2x9g31vu2Ls5
6uMjkYucmGPm+kqgbNpE3Q06JzdbXHgExMO6hpYcjSyH1VJUJznzJF17fXJ5zdVDyj3b9JHZgAP8
F9751l4sqLq+gGLT7T75mW1IclOrQwW+tVtJ5cmvEWVzMxkbCgxVFA1QCfPux8Er2IlGtfbiCZoN
SfHou6/qw58VAeDUIIEDfpT5n1+dGoF8VZmjPCAPNSur59l67z1qC+woFYdonhAb6Nb5/sk2yYIb
AJ7CqQbudJNo88ALcs+TN2+tSDUaGjKSQ1b76od4rG1nGD1Ddiaf069KU5XJXHmK8DCX+Y8A7q8T
HkD3i9M4cQqIvGa5TXNVZT7MPWIR46XxIm3tvguHEYxU0k8rVOLNkYuLToyThglCtpzZj/qG0sTj
0hSW2Af1q42Lg2ovVbn4fCUrz0S+5Ik+Dew9WmYG7lQQkyGAC/vbo9N2lBFd1MkjIHpWYyBCsmWy
+EsAWUWaOPaVFsDpW0LotcEBMvd1iNtDvyD3UGirK4hRloVGwd15dR4IftNaaGoKV4PvtRWfE5fH
8IzHY/VZ8DNJl3exG6jQ/GhQoYTcOykCIpDc8sSgNKh4cpcNUq0VzlG+/LvjNFqsKe6O3bLtFdRt
Bb49Tmo0pXxqVoDc1jT5rs1lO77NDndgT4dYU6IoryqRVVoI2QPDFuzBvaBMTxC6nJzNM1LMfm4s
PLxMMGlz0N5Gilf6yYYpjEsURZG4qAQR15KH4J5V4353i5Jhc31Zp7PX540oLzCwPKpVWpQlN/9Y
hVV84txSV+XIUuM3AxbF0zmoSxzFiIWzYBq7OIqtY9P/3uEXzqcyNqZV7IKJXEvEg+nHB/gTjqIm
rKJBDqCJa9QFk2PcgugC2DAdY0htr6qlIgEqhDatnecz84AL/kYpmSX8NcGEGPaxoSz3F0f7nKN0
kMbr/G244gyp90QMKTvUpMqD367XAuNhT2qHiLET5NB9XfWn429iSzE1A1qJdm7rsGIWESncnUln
ThF76Lu1N5mVxfIRZ1hpKWRCrga1SEl7JF8TZ9hMYcAnLWyOLJn8WtmtGtfjyKH101iZ939wPt+P
d/6POOsHhOAs9tHx+OAPVHBAVazK6MouGTdYYbTyTZmpvxhuyRZHqLQpj19t4njWThz9nYOGEuZh
hiKcwEW9/KXqhYHAEL3M51aKMVavnBJua14gvxznKPo/tcZDK7iH4zEnmJIA3/9I5nEfCcyy9Jyu
KPNlTklpalUNMsA1tx7IVDhXOLNpBjCiEUIYSzgfDU2RLBcuXVVjMWt9cd1tdB5oEywQYbxYY26m
xsTszBPpzEqyZsDReCGJgTDmbm7V0/1j5hyX/3n8xlDTIIM29nf//iFZHoGc9VKXVvlhjdLCL17m
I3m+DlOugAdO9LywXnijtYzEbZVsEsfUS9/25SWLp33bn7FXEqLrVSv6pXiC9r1QnfiHBs4znFks
A2gRZjJT0+HdoSGgHmLb5KW7pT3gcHdkD3n4N/y3QhatuwN9ua2WmX/qa3ruAAmyh/SbfRarIBNP
QrU1VzJkN8YVbdwjnQJxmnCIQn1SFw6NaD+KzQ4T/BNnitnYFDckLql8xpD1m6qiEKH7uSNAIJ8u
oyGA1CU+nRKIFOAQrqke2pkO6kRnO1UgL3T1cAnO8XsOViCmDPEyynB9gV67VPktOM0IHTO6cJTs
FPrgIhAmZnlBu6tgvutSvYfsvLxvoi4bPebBhXMU+rMI/uYVS4/zjfTJK0KX4omfEtcw4qWbncYm
TQ3fsBKQ9IEFw84cYYPPLh6wQcnzv+GydNGhcTdXPTzUHhWdBnzru+Aoy7+JazuleHFeo9AO4OJE
Wd8nntGdJAmLD8JSRBaQQEpZPxsWdDvSzChGZQHCmIVb9InkTMP6tbHe9/6XQHBSgm3ntq+e95lZ
rMweUgmvylNi3Yk49RySL7GTNTzorGNr3nnE1RKbbwqv+F/h++vzrEZomn0fxTnnoE+lDvbyjNyz
wB9dxQDm/R4yIgiWDzUurtmgX54A/z5CVAIYlRGQVOtlN0jq10IygaU6awVF76ahvl9jLhcjqfx2
gtbo1Ss2ccX+GdixJKQKX0RT/IJnXxuPPg/oq1FSD4JwvCeT6Pq2Zza/WdsFWpqPuQWDY4UwnO7p
wQZ8rm2L7LanD7lUsQJaI4lLEHszcF5UWZEXCoaeActzuoI31V0KGAvN2I6iJmsTdl8j0Jm1bgia
NGhN5kHPalqywuEzZJYK9zkgZ7514qEOwXkpIw8knLUxv/waimPQUOPZaU4pa3VtsLMQP7bGK1Pw
JSRYc65nBZSAimxhQBdPirSiaOJvDC8ak6MHdY4/CVCGpMVj7kOfgzuIzeFs8JiZ4gIYzU6WGfOg
w00HMTj2OrS9BWBeS1Cc/c3trjgKhx5mzJfIKLOPIYmomk7uwXyMfMMhJey3stlg9v2/Tn8AbCb4
7FO1NmSO4/+POIfsBVCGtMNoyt57gv/th+xKNfHGi8QXjh1Dxk6YZ7hJntRjaTJIcUWpQWbBRJrp
tg4eYq47+oUuWa9S4zQ2vLaIklvce8AEluiSv2SgIIfCkIO6aOGXIVQ1bgIoa3j0gBHcH4D6Ixrq
95s8ju6xS7QeCGTznp+DJVRs+ttNL8V4zl/Eup3+msl2Eq0p1dNmZscyMWFxoHQ1BCe+jUnxD4Pz
0v/sXAC67wHv0T+a9WOAC/FSCf5fy49N9UzHPy8Ph1EK2AdbETyw623A9v/57Ys2kSqjjHiSA0ds
qovONkh11iyUgQiTJujVVDf7bsw8PwJ2kGWsvah1Lxkr4abkhDt6SYgFsbQHOE21AAVLo94LAClA
XUDpSSP4siEKtbY3YhZsHuw9Q1fx0QDkHcmT2IjQPhTRuelpZH0glQNHOAe31EUq+apFRYXx+jyz
ltzDdgt0okdBCSc1fX+RfsD4AA2Ja69FHhfRQwZbE5u2IEwBQrSdTi4I8JRo8x/DwYVUmFI8pM4b
5hT571YOy0WmgIkbI5ggMHrxFSaXe56wO92MJHgfkpF73S+/UfYA6Jglpl8l52iUefhvM/zwIUKE
6Rs6LM+QugCL/HTsF9YOEBHKCm5J1zt2VqZsv6DKrJ0xxvcU/azn3EXt35YcHsOV8dm1H9Q1m+Nk
dRNU3yWFTv/yAvIo1NDahaZxo76jxdFzFTvP9t67exxa9h/Prl5ispt0oHdkanRnLLUPJwvST/o3
MZMh8k5tM67SmOjpZpw9rOrucNEX394Y/d6eMaWIG9gODKRQgnBCqWJQhFkzvg0gSvWPqD76RSjv
tCClwfiZjO9gP1ObxccDdOl7KpsE5qQ8QkBc4lJkEuqjWZ/axwWtHDxZuhXJJTW/sFZk/VFK2dR1
ZKMqHA2nIbIogWlRtwouLljCn/cbh0hebJWzmZj82DW5MrOBIPzAVOdgFqO648Q3XoQhxLVTCNl9
wJCflmojPkXHF9aVkyZEw92RMl63QyWztSIC05cx92IxZpyZBFE5MCufu+O93jcFsF8DmToN2Sn1
t8X7KcenYsdvuC++wKJMtJrLXGBKfFhO6OiPyOqLEJQ9W+j4AGzxoKs8ldrc2gbu06xTZ29lfRkt
VZ2yAtDPhauqYuxpMVzdzb9x5WRLtGjKEmTaLdZFhJ0KUgSHXoe5zA2YORbZsjg+cJwZdnJWqnyk
5spY/vkVWc43/om7Z6UaMSNH/SidZn3NJRorxo3gFxzOMqEyPcIgf8t01bfRvhtnculVuDGwAFKA
prsOoBomCjFMTUH79Oq5uHuubmkTAuvYYIf8iuKfC9RXRtjXz35tXW/uRymKpJ6zyLoHSmTxGd8d
78F4rIP/GhLA2wdWp+LwG/K+lAaDumaArKbg/xi93nnxPiEOZh7DR8HKsNngjXN4QEcNgn8zT/l1
pVmtICH0vidhj6ngnFRlYhMQRIDTh9LaJXMhVbCX3fTMseU2XA6a7asI3U52mrUNDbLVU/PokNEc
Y0KZ95F79qDveAtJmerTfZc/qgltA3vor0akWRLHbdN5OfKCrHgaNgZ6dTZo+h6BMUcoUASmJW+J
D1qSduQIDI0shJTY4LvmJkDBjYeefh14aDrmquecptZIoAmSlXkIUx40Araspm8zS3T/BWeq5ulQ
PJJUsrFfX+8GhiRaKFA1i7pozBNpiMLfG19wQ7X/e0vX5ixi/JGDUbsSmX+c94Omb5Vdo0eETRAq
btu/B23YIobP/SgELyLGWyskL10N61ZzSP4QLK4Rg+s88/W38VjPZBFQlnohQ8sDvrWDhPphbCPN
Wf/ihSxpuoppedEaKTYN0sdq0pvZFOcbhZ4Uq/SXkiOgV6W56n+myIZxK6F19rLzNV+ofTC4d5Tl
IjT3F7nOXaX/T9FK2IVGKejzr6eypCGocLGOVZzyCc9aoe0YltY5EzdxbtTqcbdjIXL1Bf61qY4q
5DOZ7YyIXP5pFyB1HW/IAdJlyEiMiV7XF2Wl2RSEXUa6mBow/qrHyNe5DwcN3B7IB4xMerUVo7b2
PAvWNNdsOG8hAOUnKZh0bJ9Dur+lHHeFgW2Delb2hQSgkTNeYzfvf89X4YW91axo/BGvE0h2CoCh
Ai67DXZ25EOB8pyOzHw+6og6mCMe79KYy51/KVflfnQQy6Nml+8Hkb0tXuvTDYpwGXBbCYCpSyKU
U2zORCdrR1Xxpr6RlGtokXQzsPTDtCuKxAFayR7mRcE4Bqt9Vk5gV3ODfXWhGXoxloqrhZJcOOEq
t3qAFHi1NQf7GoCpPIQnT6GIysnPYciCIYMBHwOdEwDwhubf9tx9qM3GHm4rtN/+/ruvqNV88tLD
XHelwEbtygL2oQRIjYo2fQSOAiXdA2q4KO7tr5oqSTKjzFqSvfWGFAHWEPcFlTqYawQvDfAnlArd
xDYxdjpWjLrO1XmlJWW/+0JsgCNFi3rob4JvG01kGVl5O/BHIQUjKzRaBmbeJQCrDU7FJQzrTpjF
S4E+MOKP1snTV+9MORZ+h8QKgrHypG+mfNYdRweLkVkePaW0xgpfXb10ywzX6vHFhk4PXPz6h/D2
CktrPxPBQW+Z0R2mK6D+S3sAuG4JTyZBxqvt1/enzlg072QOU3zpDvmBvp+DnGmgnNuDdp5eDNkT
0DVhGdLJQ8q/bWQKkzIFZT3aM/fN0CHHPNjSvboRp5l0qkDILM1q4BMfqxL8nj1229tu2HNgiIV5
tz9Ngs1rod7JbXq12cHS1BbIxAV7XseGkQPMBTkZNnKLGB6XToATaUp/yyW1wpc56T7HBpFNV7iQ
w9PdqxALTffDODXxpoc/FoHMyPNu/D9+el0gR0cGFhfFGV/hb+fWWM3XeQEqCCPWfmXRuWM14dxq
j4YM8FTS3t1hl4+x0UBu5KIaNGSTNcvfuoebAnh4k/dkDdrBpyRjertgS0q1FRbetIn9CBzp4j9H
o/xnKVv/jFuF/ldYBOFqYWEL9azIpALvi0Vff7x77OziCXshTiuqpK1SsCCinNV4lajWqIX7Osgb
SBLrxOKrUi+pejsDgFXauz1I9BxVtl1ddd9HXxIOBTswwytvFvAka0aghOI9oxIbyTgS5R1in7i0
bRGarkjZDjvkyyocY8Vj6+6MzFY55b+c0py3lOHDCyHx9Nup1VHCFu/8c05M6HOhjp//d7j2JFwj
oOnmLOGjNegQys6JZgSutY6Vbe2A+3DD2biHPTQMsQrVNtMWUg7Rcv76VwLkPkt4rvJ9bt4ryauR
C1cSjxMP3p+Z5W1k+F6lIFpr949748IrSeXAC/0L6KezKNQ/hAGJa1scN2awAjkvEvnFFBTXiE7K
2S7voCv9Rgk4qlFTlVAuhWpQIqoa2awXido3F+/uzGxNqCPeW4WDSUxEbYD1GZcM+UrOGQqQnJRb
keOsAQPM/PPvcrgFmHniIN7Q4SJ2WrXIB+tgOkmg4bVNGU0YgN2Et3pmYfp/S2huDa3o/o9r98qq
7MGyunRQ07OI6XVhHbK/YhY2VBIqweUihkasZz8jsjdDxt6YY5mQ+8MwlQYFm655EdCdcj3lrlOH
uO2NRu7FTVWKbyBlRB171rZ6iPmzjKlfsqDGwxna7I3s2JZr6UIGxCG2x73yotMcqQO+/CfVSHhx
ed+TDFlutFvg6b8Wul5bK58rWeugaWjYMgjlhphD7MTdow9JnxQ0LGRT9odzrMOACms602fkEDm6
13YEK/Fz1NsRWphUkbPh0JH4fBzFWbMgBhutzKuQ65y3smyE4DEkIfjDGgJ1dppE/N4lCFca7SCx
zve3GMFm2WeYy9De913cGSHy2nxxKZVhtN6md/ylD1x5xUkETbbEQx/J3/BI7bvUEjlvZ5wHo2Qh
2jtzyr5i7ZGZLVJWLyUc3WwSWcbQSjoauvdu4O4v4JbHuPybe6ctGQ/I6Ph503CPSxdBx0lebCiZ
WgpL9GmnnvhvBxGk4mvSM/OT2ARJT1Bm4WJAZcolXnchQ+Sf/+FLbHy10UBZ8YQnPGIlI8AVZKZe
KzQXVX7njfz1m64enhg1mKbyB/1J90SDuCW7bbwxusRdPvkiq8j3PGg41vP/EmAsET1VRyVoNRpO
O52JbU5YP5fqSFH5LX+DrtPnyTUr1Gsa7WzvV6NzO4VGxNT1xO3GMSWG1dz3S3b/L+xQhoKS133j
YM4qUsHL8YECT1RAYOblVR1ZyNehHHth63dLXRLIK4vqSy3vezUxX+9IiljPIE2bIbHNeRiZ2Zbz
OO4wWOxABd9tZgC2Mvy+oCtOUvUgatX+fnwOTdTugwbouWAnC4lGnklKojkTds06x58Te5dJ3k3V
O70dQ+7FjcChRvBlTr/5NTCOBN6LoghFiTzxpgV12jlm/t3IU51BlZAkA5tzKdikyS8d8hTorgwr
ajAwrtefFfuq8Sr++wc+aaew4OewDkKU9ov0dx0M1jecm4zWFFz8ZbU6lgbgTYm21q28utmuRvzU
08EHAu2n+tH4YLqx85WqCRuB99IcC7vHyZUz6hmm6oahC0vZ2vqb8Aq5O1bRnHnSlu5piHt3osiX
esHlW7ZWAxeUfzU2/ye+X0BqGGgfXrcsc98OqjJ/cxC1JeQaocLjtBlVLvug8lAl2rtUSW8W7GDx
eyegio4p2FJHs/MCy3leclJd30XdwL1hBUxUglmvTl91vlwiq89lCyU69q1KeKRqSHI717QQG4Ek
nOfDLWDizc2mJinpNUmfH9L3arPTRknLYg4tiY8nnRrkGmqY7LZM3DgHKb/wvvPXVysQbBxrpkqH
6azWEsrzaPL84qZUjX5qSbCHYGOmnzjo9+dVBySSXuDeoO+RF+GuU75vZ3EHJCsK1M32nY1pbf07
8aXTgICBshrCXYM4OSWlWlO3lmfvcwE9uNSopnarEOCDIkJ+OTpcmj2Oa1CkdrE4aMalKBMNAc22
FosrCZElJqitLF2zk7GxDQ9AXrjK06G4RX+8Cv200coSHgI7pOnn9cm+vFIJlK2cIUbRzWO34zeT
oE20hSW8xDryVXfjjfX0hFP+8YavE8JRXhppeGdC1XrvNXd1srFus36uWWijcOsgB2R18xqBS5a1
yisdK5VSMM2JqfwTA1CuFSgHMyyoQotLSr1etJYnc24X1kMYt5s5vja0t1ZCrIhF0AbhQUfqTwIC
2OtHNDceVMtwo9j08pljGksj6NH3K6W9696l3Ci21brGsG24Mc24ghiFo56O5Owp9pxPyWHXXWGH
VeIK7bxKCW9scj5awopT1uXYaOCUAB+0gb/nvF1i/Df01joIgGLDeGgbHYvkd9D8HkQy0gbGAHVw
XDoHqzixyp9RxaMVSR1jSitN1ZtiO0+4LAsO9ppogsOTdUMFyndP5xiurm/3S/C/1Qk6KfTgUOgA
GIo+z7jKmHOwiArLEoDalycEyy3+s/9sYDTVaUfji8W8EsijFd28/zYiIxHU9MGkYOvUf6xgfCbQ
TgIFLiMOrFhDF7h0dGjyb29FvXOeBNTBRmeDzq7QRxL8itwHZ5YBx2hhuL/b8aSv8ZS8jLtIBK9S
tJTiZpUpQ0C1ChY8EVkmJS31eU7UmYj8T2r+KBheT68P73fKNKwj/BSn/KSIz+HVQ4Pf0K5XheTj
3EXSjABh5Od5dpwgkonWjIsF5IoxuBqurfR+vgCKxnGY4+EAng3mn8vEz9I3rIfpOKQBvblxTV+2
PEDCY5tOe+tt4o9+IxnGInKp2Q8ioU8bjWX6TzaKaR2HTBI/6h2lZzUV+KZ1fRSuaMmIRecXrqsW
fFSHZU9SyilB432oHm0SIaRZEfBvAOTh6zZE3YLKKHovXyCqOSK0Q0XN+2npe4RKPmG+Mg88IpNG
8XLk0/jrkmea9zHQORo17vXj1J9YcK6u8qLAUKvCrYmiQIDBUhM1k69zlA6pbE/RH8L52zpbtrQK
k6z78eFVSKJGMcOsJRBgktiAK/39f66/h1K5vJ10bfcpezyEPPKUJJ9A7377NdOzrGh1mpvmrNwF
Ui6UZcFm6Qvj5GV0ZBBtf43hWGmVoFEaOHbOf4P2mNu2DI4Svm6o9ZKVUCZFcR+8MDuQ8HIN5yri
w2droJagFGQ6O4p4k91FgBGTu3f27wpoWazjJB8ASy06t1ct0eaCnUBD3Bcup39CpqCdhHFqtzNM
z/Re3Izw3G4I7lGBYwlMazTK7W6gYnOSI9qcYcD4YyW4FaMs9ia0OAx+IvI99kHI3/U9n+MxY76Z
2XTceA7zm4MQks1wjbSHzjnvzH/QxmUSzkBXiZOHVFRJI4x5LX/+7MOkIxR/+IP1y5KEQzUNKzvF
CV2YFhbINR239oI7ND8EgvWFxeUTQx4qHxvuuU+OOlMP00ganFV+QlrgE3aMojEm5WpOig3ljm6r
3oQ3cxrtVSSHx7dobkh4GPz1oAOZbiGvpsRs3t06w2jpg2+IMqSpw5HctkfVVr5QIaSsTYjw9DKe
X/Al4ZrEdnFuVPhJfSYwlT2oBvKerETan+lHRl8ax/SkMEv2fGsgGDvkhBe6fDrxaNEhzhkL3nxi
7o92Z48EPBNi0Y5XFnjJ3k/8qJgZsXX4xWeNIRj7UzdMX9tBFaq5ml7ROfgSvsruftnXiVkvMIz+
OkDGQnutGyquoFo1JLO+TuIW/+YcrS7mHJ97kT4HUSIP67Ia+9AyCtCGy3CTMACjrSrIEH32trei
nV3CKUS+HU4fjQtbXqhfCz+MqvdYj94pAIo2SNgCngOG8/YUS52if2UhLSOU1pW6wHENbgLimnzA
RDHVyn6SvyHeKPmst0jOxG2kYVrix1Fua8XXnqmsBafvv4TccTdQ6zdEdPoh/Y7LSxv/u1BjXKgI
UtMh0PtSFGIi5t3uBFEGRfNvq5MeHyDwwAFS8oKmd0yn4smgBDFEgC+hXouuAtC0VuXJxoG0ZDu5
ItJ5rVP4Kq6qxvnnVgzePTAR7iIt/d3Kby+ochmJnk0+10Fh0hpwfDv4epYv6kjHHCt3r4vfW1o0
A7tJZ7LUpjjhNNj/hv67jE1KxmOnN6ax1wtF6PefhobFZ/525g6xyC7Ba/JmKz8yc9cQaxjbXGho
plntT919aF4q3/Bv5ebDeyYfEUjxKoWTn0T85rufOaiKpFx3rcjnm0EH8MRbA+IQcZXlGO6J2RRH
a9IMypSgjqwuR72KAuex4r43XwJG5iKuYZQZyHBsftEtvv6cMWkdA7o0w/R/C5TFrR14PJ+KNpu0
wESpPNbt4wXuQ5ADgBtP7el0SUWkQrB2ReO5P6PGB7s5gbCwql1frvlLRBXFzob2/wTcDHgFjEi7
eOpWHMDklgJQS+uufqv99Q9Lggvu5kQvr39FcGrROtCzZGnkWzxSowpLBrvwEfPAichbFYKD4XoV
aQD+ifmc9xXN4VLFnMQY1mFtI6BOR+/WAd16HT2IxSwgBXYrBPQKYzGixv5qVd+3dXqh0auaRw4Y
fhvuE6WnuR0XIi73Uq012FsknmfUNZLskJWOe5KS6V6XKXwRftkkYJQjd4zSSmT/jqg59b/Ei8M4
4GLsYzVI392wHhumpXtE+2FaCEtXT82B0RPaxEPYLPnZheYsXCBgDekf3A9HYUJ+qJ1GKmoub1yc
6YHkK+UhM2SdQB/YSXkKNwFfqRDVdgCcvKIm+IVZpFlLif4qH/UNyl5IOw22GdS6YT/Zg6H5Dkn0
TC8BJsymmFTSdIaOOSL0ykg+7z5j135SG5LahiPBGeEKgIBU9hjFULoKmhnqRiwik2jbHsjAVFMJ
14GLZCstTxjd4Ev9k6EtcPvcSTNEhmiPOPeY1SiCtogidp+ZKGTjsyzAI5JGUKxi9/w6wCqFt+l2
w5GNVgISJN9Gyuaognqp3FdW+DsPR/L+S8www4SlXSKm4MGEfyMso7487woDDg86bHpJdKy0ngqe
wMlRCgr4KVj+6QbSGjVSK5UkYcU6SQRDSxxr6Wwczr7iAd+s1I2KzT7xs3VrGJ2ztTa5+bv6u/4Z
wGiQV+X5N33R0QKm990R6SJyK50/BufFZiANDmQeR4McVdbHkCPgE9bqh1Ut4fFYr50fS+U9awrR
Ix7McSxDhqWtU2s5hY+R6kB1LTdgffBkutLbN2ow/9Zy0tBKIm93xPGH9zEgt+W5oIDRfE0VVVLT
hn7FbThYlRe5TwCksMgH9lpxIVD1yA+wmD/XNweCK8peo5Ocffp5EZE43htdBOiz8ULNvm0vEEXT
n6svyAi/Wz3AhLvEOYzL9lrwwWkQYj/oZCThMZWr3QvpViq/Dnk3tiWEqICucyjhgKwUtG/EmvHE
TOTDCCLsTyVuBv/C5wL0oyJexXE/TV3CykoNz8I7h2rCrDT11CMmkt+UT27w4uzKfYY3SSFyPBTJ
1YirVFFqsGTzwMKVzPb7/e1cofTgynRuGhH7sGs7M7tfPdmYluSuoii4FkalcZ07WmtlYrnJ0GLY
fXX2UUnjzdVkRf5JuBZRSC35QE7q0IXVQdxLz+oUZqHaiayQFcPvKmnTJXMJDsSPSdBw2kza+z1g
LoLag4CbeiYqb+UfvXMrt3iS8Qd1vfbHvlqVSQEmfelV6K40dJYEx/YHKw5QbAfgHfsxkydnxVkQ
M8CSGHuPXzHP7w1CFfp4Q/p6a8gKcA74os9qhQUc1bv5GVcjl+WB9rOFHZManluD2bU2lx9JB74M
jCRDLq9KAPGk5ydd7mwaIAVs40lAOwp8op2DCRYflMD2XSSQTd8bv9PZa0UqoJ7F2IM+KJM6PbzU
M3xdXae2k0nMlh6/QEVoe20k+/Fsc77UOQt6IIxjc+gIZacQRXyTYavJwEJ/Ik/yHl+bPcasFkTZ
bBATfBIjBqZuv7y72o0orkFPfxdeASzwT5yEec3mtoX/pjPEiGz5klMvJQ6f83iLVR6awDtB51+V
5R/3jJFzJkaTG1DNq6lzy3bgTYieMVF+de98udlAmZmSHY933njAgizCoR8HFy9zgrensQ+kAd2b
cJanPsHiIEY1l9xhAAhrq3N23uNyZLqAzROat5TCWzJT0a7qZ8COz08Mep/9PCslrq/zpkL3Vgtq
KSVdTuRH0E3EVESyRAW3EjfGO9lK1k3nQd7CLs8tuD0UXxPPcMiHHZsFJ7LAu9DW1ltEQNR1wb4n
V1Tw9JYh1+bjv2noQm9z/Tw+ZB3KOOzZ8twlloZgSxuaX9Nnv2txw/18jJDrVmMAM9b41G+/IfOZ
Io7ahXQpMastCb/Nl29oeZj1H9b4bUzveeRA8rlW+fLvP7r9dIl/gKdMw6FKFs6+OHf6u9Q6W24I
Bzfcb4SMHIQTcCI4cXSuGrKvBHEZEP2xMyLev3OESPAhWNx+UUMFo+oZEAoTJsLpQZS66145GgzC
39fnvcF8RAmvTiZ9cWQMqddp8/QVcXsKQ8Z2y3xmIuKfZtnwReSj1lpxnOVWHftVM5vtfcRV5e+v
idfTmFQFMk+BKpJDfVBCfy4Op48pT8HW1S0eZ8kb7HWHaoaCvvHePv5V8auFkU4Y4K/qBsCS59a/
dHOoGweznzMBI1FbOmuNMh3jOedcoVEs1eBfjhUGjTxCmtcTyZ64jnm7BqiACVE9O/jk4lMbiGr9
fu5uYj5+s3mBbJAYOpuqQSRRLezNegL1bPWQ4O9kLaI8tJDXzmUVL7lMkIvzAtMmjkhBdlNUnoyv
KW/LNJIRTMHKfJ8tpvUuNVtdWrtH9R9/8gU9pIXsulQRDOPtTUTIB+OQX29H362vQmKy0s0w11P0
1u5U8rbSS28iGWLJUZEYCvGsh6G8jOmS//cHAUnw43BI9+Fg/azyzRQ+n919vSiD0qST9sU3m2y5
7Hm9ns9Vthi9FAYmereJYWYeLAwB0cwATpQRL9ETWVjhFsJyXQqi/T4lmUUyEtN47bEi/prMb0I5
1kGFgOHQZHxD1/WBO0VkCtYxCK6fF6vmEyHXFe2BR0v2Yj3p59SHLYQgjPgVgNTaF+3Lme+1lMoc
JpomjrL6JiD6G9jp8xKodWvkr1pHEjboxmjq9KSN8RY5S6mg6wRu2AHjC6X23QsvPyr2gtSX3Os0
ICr/f/569yshwGt5cHeTl8z612SapYts97RTF56XiD1pkaYQLlPqdOYUpZFHor7PRXPT3roJUoCZ
76eiBxIZSRk2FaQqBvLTV2mxJqssbktoP4BwpSmvJptLp0/LD/Ca6tlKSqkM/YxSpztOH2Pac2b1
4fWXHRT9olZSfqX+zFEGbIjwppzaA7IT207ZEa0cvSRm45sClK2d08CnWEouKjvSfKIxdwDftivg
MkhxXwog278A7deeK84vil4ejVSxjMaXuBd3hvMjYsIpM5s4X7SG2YDhiZEIWYhFKF8quzcQ91D5
+92m6529deXZRkBu4QobSjaf49F+bkZRRAlLmn/Lcsp3cfXCSmcR3hn/MME8eDXFRbqg0OEfvHIH
iousVzSoPjc47nnwEOVhPnj5JWfe+e5+vCkDVGbnzug9cyIGBxHZJSM9KyvcnP5dmlcBzJ4b/8+N
BG6CM62+Qp0iHFcz5KZIKmliRprj2kSFvt63enxkqjib2ee8RS6g6ySEAG8WrnPm3ZSdkub+GJ6c
YhHmCuEgfuUve7vTxyCYuwqHO4IZCA2y5hJq7jbBy/WlEgcCwsTrpegt1w2QKILUI0/Oi2tV8Wxa
HKtcoIXIi9l6Y3AUhYEGwiLTO/2AfH8XIZ4h1+kKCZ7ZlCoXonRAsaZFy0yhPLpV6LwnNcpxy2ry
ER+BGpFpuWJQE8bHPBliOruxLnxyStGKWsPWwRwZ2xSdjzDZ1iHnUNcINeHHVcrfbAczvOpusnR7
tYqbTotjOdkbz1j6F2DFI0DiYgIhWB3XI+S8rc/40ufc04jps1BJ5VImT2/p99mw+ajKN2z8cyJt
MBbvhiDkHE7Y4asNxDfVtMMKR+xJY2DhDKiDu26+FvLe0SxCgetu1D0nwaZNDbOorXxSApvH7ECF
p5l98OrYxuawbjx0PizX6CHQ9dQqUHjkh/OLykDzdrX4Q/5Uqf4k4+dpD8f99fxRyJFzEwwKRWdK
pxPlJxQUyMHCrncv4c0kERrq1Qso3ktOgZdvAMBZxjVo+szILOqTn8jtbbYMizzexsz0FWTt4pKN
+UWhQEBRKT85h9lz7FMzMlE0JN/9pwBYDFyey1u1PbYR9lcnZcYmYAEoDQbMrnF/Dfyma8tqBXkc
3VT1Jh1OqW1uFizN0yZcb9SYM49xpqqdWNDglOG/M78iI1O+wg+xAaJNLnVsG/9mJFFdliPc8Cvs
Fa51n55/EHxOxDgnKK77dmEIkKk2Znzr+FJ7zBVZLVZdS5d6MWSWf28Z1ozbykokb9tt7+SzBDmf
dD35bOnLxXukYgkWWQEo09LtE2phuHBSFsErnxPRWOoirCLRUPYKlJVT+9qCSq2Ag3gz5vJhe4db
2hK4wZgfQxHuBrPRIdx8Wi2QfVtTNB6l7K6ce3Cy+OdLt2u7ycUSJkGRaYccxzYhRJfgUGry6Qvr
pxW1NVxD+kQgvn7BpUtLjtd3c25IJmxKcpupfFZYbnG8s5sm2mAarmXbruVOBlXi4/7lhlQ626EF
keaR5/JZ4RRxB21CTu5BYmH9mejhBH/dSIhVwxx6kx5KXC1W8WXgfb2WJf6FIssY3AugVPM68mF+
20YTjlkOxwvBDEIeLI1aAYwco6TVOd9NPxswSI/bSMbE704BauZ3DqvbbbXpbRf6jiQ+lWivGjKL
tlrTrhrh8KwtbPHk9xAzSYZp/5r0laxDdr7WiPrrAjIw0ckUAZCSgRNhFGodgxawb6LvKJUOsi2a
aTpStPnr9MggmbKxKY4C+4a1lvUdHvzIbeR4x7Qtbxw4HGKiJjYG3aD+A2jcHeJnwSESZHEn9DZv
c74jzu8kxNsECtFcqqzUw0t9dlPFYmyvr2Gj0QGvMQqFhZSXM5khGPAgckA9R9p2gSFnJBKvt+XT
ur7KfqzIgkYwM6n4xq42WveiMwCgk6eRdrLxGkYfTkrgrx3mRuXWIBIzlJszN7zZFB4sunLGwLpY
skcs27K8Pdwshha3ksvLpExTY+GefILd18sjpyXUxP5hY7nHqO+gL0B5JB87mTYZzK+fdUegfJkN
NbkAhrHx6W0f9CxAqeL7X+I9ZnjGNnhj2sh58js/1GTuOePlNhwCUKe7123LQz00PgzcA96ElnzQ
9RtnYm3710FKWaN6paC/klO10d8PG3he3RL5yw1CKgVqYzYpSxxfhtcsVXLcqu9jGAyWIrHDdtlm
K9p0BIoMQEDVNvxX2ZPzTGSyc73VwGG2PpHGlVAa/egzlt7J95trKes2Dl3bKWGojXhCJo6iZvME
bg8tkgB34GV+EbjtXtP2xP8gI5bmz+26Xvv6WuZSwP1nmSwDQww4hiWyDYUXvw7Q+xRkBWbo7Ngd
/I/ZJGsC4NIijS47syrw9OgERFtfdJHrHwmrCxaXE2uS8gLTmPyUY6NfzLOLR4KrSuzb5WbPvnJe
QEb0Xu/jWs+whzb5SBHyxeCpLGerSfoOuvpbrkCqy/6e+JisnGTKrZM6Bcct69oe4CZ4uyS6hs7R
Lqg3vsh4gm0h0NQMl+x+Ct+3QhZ5ypH50+gStdgDmQP9TNX2xhrPy2T5HeXpMZBUymnLrhnQ3tiw
B9EHHexEl+deF/2vo3gGLLAVL0JEgqmzmMvV6b6Z+V15RlKVHpB0OetZN4gmtH4IJ3xuAAShjkg7
ff8oFfCg233JvMwobgVwf7jIXeepVFSftnW1TCfNMmWHM6tAqGqJu5vCEFctWtALkjbydHK/mI5s
RvVS04dBstplIRujrF2+u9uu7X6OdZWDIfeSSrncfKybLwlcnqT7Lqr9PSUGO+6F1NBWzmatJ0po
NT8oOdqdv9bYFwhKY7zahOyst9Uc3rRbPW1KNEd+oSRQ3QLlNlrhdeyvJtgiup1+tA5xIWjhh+t2
/4YbKaQKbfvO6TR3Pr5a7LzXBOYGB3H4VEjpr9cNMUBLMEqEKcwMa2VgbkVxHDitrUJr2WrI/zjo
o2KnQHTi4j8ctRGSZpetA4aasfwyxpHE57p9CVw2osQObof5UmgCVuoREnOl0mwAgrVxDJc/6GLQ
bEltPmzxay7QpjaHm2UeNntJpXB5929gIjnWsYfZO9BIr+MxZ9eoTt/Ar5Orslf80Is8JAE37/mF
SnOzOthxEKzavPj6MHxdneqc1QTccABWF3wlcWVL2ZufA8GINKMkOMt1VBZUAGpMpkIgDK2mu92R
AdL18k+n/ZkJeYuXT0J8ph2JuTtjqhlYZd4uch4ScaS1E1cNBFsXQYdpuY3SSWUPAThGpuYCNA4n
gBUeeUq7QvYszfM/fVJK77+spFyFxm8oFFEUTIb7bkXyXxVU0os6lN2KyfRs4vrRcNjmK0ViNaQr
cOmfsRIStTurlOjoGb/MMFIOROHZE1PP7/sbAKpQtvUvkVT0u1BwlSriL1nZJy02WfUdbwK3lkUA
01JAK3wmAHvA8RlWLoYkT/fY+OHzvA/NjHhqI2NIdpFqZ3bLjaCZzADvFIoDoNGx7OG1GcT6jRlv
yKt97FhfYvbsD/H90n/Tjsasn29QPvWS8QFEV+ElsDkgfTwJ3nRxn3r0tSR/nkcgUjCGiQTQbhNM
P8UjoaSZENfJ5KeHcHJ9dPSsDgOeRIKvlKk2G+EmzaJYOSCeIcblXwKhGkghTKrciSf8MydVq+P9
hI7q586FqR/3b7f4RXOGBpjy3+q3F7552ianozpugaw7bDHwvB9TI1q4lpwIVqVeboEY+R+LaVNG
IZLA7DJwYQ1nRKnWgESqScM/59YYqJsdXvnK2CHbI0yY0hjCD4Ft/Bx7bs1kxQMDIUCFUJjQza2s
QflAoTqsSFVNv4Yh6zw/NnJfTVZEWEiSSF5I0q0LBV24s3jvziuSAxVVlYhPqMhqxLdcW6gObHJ+
5q3TGi/m+IYmQYhrVXBd6q7FnbpX3oen5f/2+TGXv534wF9nq+JXcR0yy9Tr/HMEENZpYdfxMaxO
3xvL9inMK4L9druUZXkSmXlKkd09+d86tf9D9JwuqX+3f85oTfareL+xIraqbOF7sJJZxJVnsumA
BvggcWvK4D9XypnnTdxBoO8c1+qfM6ZYg5xwpzpqJDJhqkS8rlCcCAbtt2rT63d9kQ/I/9lv26k8
mMr7ar4hnerXtJ5r/KprL590pfBJYZyGr+7iuLmMBHHGZub3F7rpXU5gTJvf8o2ZIVZtaEAurvCz
pHggX617TcII1y/CzyNZx/eBt0glAw3O7jFJDQmFVlLB1+ygYzmEygV/IAgetLA9BBMcoSg76c/9
dez49O+FHj53G6ju/2nm70klyUAlYneaQud+T/uymIwLukjsGKhQbRJhsWU6LkOUWdbjOT5Ecerh
fRy84+m9gzKwn+nYWO3v002QcH+lobAo0P98NQ9t3mUBBZwfBzOAwFJlr/3/uovmcbAuxrSOpMqQ
cosIZHaDAm7tN4eVFLxNjRcZz7brjUApvudIBvMvKaIQjuqGm4EJW3mEHPvXVEhS6WbfAMb4f02T
MPJ6QW331dfAq4iA0qCiUsKrKpxMIlUv0pafRcl5sr8hCUJYXJLcobkugtXkkpAJyi1iRU4qYuWY
0ZrwLDDlGCjuCj1NmOOYQXUp8sp5yDir3J2hajC9rltJIsHc2LZvyzYxri42nnR/YmD8EGC/IPoB
vlaP4xYijODNuogDBH3D4w5luI6OfP7SrgbxoocIdY0yxwr96v3EZq4Uw0RnCLrxHQn4EAJuIA6U
5kMNULeHWAAQdOm2c9T64fmHW97Egg6NcnsxdMYCvr0Wokz0MI/KteEgLEMXsGJ/r0vyYFiGMMUf
d6RioyGa31MX4FGvgQvUtPvxT9ZbLyr0iNLJcupuZgccG4l6q6xhEhFW1k9RyNamHMrHn1mMsP/b
O1NYPl2PyCG71p63pPHT6GDzB3EFsKYhwwug1AwDDHenu8ojCiGrWtkrjVsyjTDrnOKmZfUz7ua1
SIsQPkN/0UlzwL4mqmBmjLeTBdLHMbFa5ICyGAoQeNz2jMp4P31TgZlWXkaPxcM0hZkBMNdWw3iQ
e/VL623sfteuEhdfbRIKooCtXUv+SRfLiPRO2O9hSQ0qGy4nLFQs3Q78KSQnYVGvii2oc+6NIOFD
c2fA69xgZpurHjfNFjlrXjtxZA0spHYFfMsaBcYrFGfWDxW68GQocEbzbXpzfbTqJJGl93uVVWL8
yAtR5jR/jHcHnAd+qjwS0tOmG19SRsrRKl+OHRD6XgAo9+wV/UKvKigX2ml2hqgwnmIpxCzKxSG4
d10yLlNucfWlQsghWElxS+/VYERk3bfQFT7faZK1KQ6+BwP3lH0y39bRoC9cVstPw/hNH/G1JzAO
1mnxXb6EzR1dhCoqw8dAaCtwpj5ox5lsilUQshZ0kQBht8bwRb941ItLfnEemu2vaUoJmKM4l1TY
LD1LDG2b6zkResgL962RUVg70A07aBPuxj5laMZq1prQiKExVFS/uSm2h8ni7GFrveVEDdq4+uPG
JqEGUgSmPfwbChYyhJsDvFkggXI2XVcazf9qUzrcx5gGZcinfgeo/PzeJJxg6ObDngTfVNzSocGx
ONuMKDJzkbuqscurVvCgX3zDmnL15AcchNprCNc68urVUUax5d7C9wzCKrwhebL/5S7bmIqUXedi
lB+b34sJxoxA8M8IXmM22/ftgFSrvLLE9KqN/p8+eW10CatvVT9nKt5srWbaL4e1Z7VNWSKqcDFa
ZjcGjBNeXyw7h8wZ7ncY6ZMppPN96dVsz9L1+6QYn+hek+rJK43BxUVhMjsguNDQoShE4oktXgyi
qa18HEc1USiZzBREAkZgirvsosIFaBadUJPyksZGrEFSq7W6ZM1Sas9fX88tEWp9oQgnBlsIu7ce
tAzFwfyuGtD53C8BpjlR8hNV30kmlD2QP3mdWJUg2Q//pv6h+Kkj/ZjcZChiiJGsG+EhFuJEOGEz
TGjhp6evk/jRTsqVE1GKQ6Mle6zW8jmHFKLnlmUgY0ejGG0kIdSFxZjcDiRU0NPAVyqCGBhiuAst
nXVgi5fIQyGgQDev9aoAC8UaYyGuWJl+Y0LoKZhyaFmUONdSOG4DgOgrkkRPI23KRwUiLTl/WQRc
+xcF+ph9e8wuO7jHBXzeZtjO+TEcz5j8NMafcF8/BZ1KxnOVrpcwUMBWRw7Hkt950F7WL8cYEUry
GULyALN6vfB56pzZzog9vKWrOQvGBom6Ot3O9bJ13HiWA4TNqSMtzeSIzeZeqREgdkWWjI3SZPpM
R3YQdtTBvEFyHAG3m4NV1QYZ3eushZe5mVsiD+QEk+OMYiDjjDFwhdy/66elFBoj+q9Rss8k1BKS
ObGHSq0huoTsPHhayGM4oK4Ut8xbN+TiU6RvoZ8kGW7i7zSOdwFj284xsgov7SOAw5ucWQVLR/fB
tOsf7gogB1WpxewQ5OGJ1SvxvjfsTQlw3B+ZjsHSJcm/cSrPtTUPU5YtkM4yTJheeJD5s1TOPr5M
MdalZnaiLqKsvNEwdteULyn64BWBpV2mH4uToftv/aZ/SfWeVtpCRAR9nbQ0Buu2fi7U5PT6O2Pi
auG2ZfTZSR5BVTn6jaVbtmWKMQs4hJzsoucY5hhOqYfDfLEogy7vomRQZM+lkHMtXrC5FVcsmCLg
ko0SZ5XxZvp8iaeiqYwgOftAa8E0NawwovxRtr+WmpsbArY8QS1RRiq2lKMLtH8EKC5Ypnzcteic
LV9zjBupc2C36u4rJhjQNRzRoWc96jAbRlRQKsakMx7uEXyiP8WQpguzCvG1/xD+4Fc4V0bfnYNX
DU7BLeJ4TdJdlUsduAi4e/cxU4cH+NZWBrZ4ncZExOjQdir4yRS2fhmoSg8+1RF/kvGwsDolIn7j
zOHAn/XfPesKV+SVEUVFgrUWW1fEaDuIdf+Tw9E09Fam1L5EfUptHX0foyfuCQaU3+Z628gNzj93
DeVPEvUPiVU/+/K3BpYH4yMDYnUXlsdnsUrmTAKtIrhOjHkgN9WVuc8GBcPu58DuKVFuacNilzHv
Nii5LFTozqWgNpGqN0Xeawgb+p1wmRMF9+jBIGm/ug+mSOIhBC5KjV4X4iGaI0yN1Tb7JzwCSTjN
ZHZZS3ml+qMbwW2IJe33D3rBtX6PrFliiePEcFqfVUnk9GHM9lSL0800DuGm676SaSfOUNJ0+G8U
eMHKfu4gkpnsSmr9N4Tpngtfrwlf/RZp2+0Xrd/r22nMejA4ear55Uhd/poSvzf1L4aT94Fb5+gQ
s6q5qPNjXbps8zNVXn+1r8oKHvcH1I2eWHRinv+LbbIJ8sK2AauHsajn1c54g1qRkcB6HxDaKs/d
doa3EzaqMgEMaM+uoQG49JEjAT8sYyb0wNmXmD29ZKio9PUXCxNRr4Uev9tKt5Cz63gp7o5JwtdI
XMb8XHPHowgsm219n+N+b/N6BzSp+Uw0VEi5eQDWsKcn2ABbyoZzh14z7uUnSxO1IHh0x/dAjG/b
4hPVLXrLTRPZO3IZxgbCTB/lRlhnH0gqQEoByOi8snln6fzhwTUGVT0JSIkqWyM6X2+G1QQoRuE3
AhM5ay3cU8ehKH+d2DXHZfdRRdKGZV3XBzc59sRANSQJoWkH887sPHL9R4A96taY6PX8itXVt9D7
7aC9+FRgi/T8FFi9CjfNPXcafunYBsxyjstSCXGdC2oq5erYyYQ/v6wjd0XnEb8A/cV1vxnSTb6Y
BAshaYw3gBodSP46ri4HxbaWKTRhmuJSftxigjB3MCKgWePIe1avqgcmm8kgB8Gvl9dTgURc0/GY
qhwYkVBBiGBpIUfwLOod1yU2b6oF9bocPYWrQY1dSGgQ3UzYYW0N7TOHrd7zfhHwQoYp31Tgd9Jt
G6ojart0mAtdtWyd3AJUJknB06CwHvJByQRr/hb4Jq3LhGyi0yRRdNaS6DF79bmuqBh7+ztofMhj
E/7BUu0HKIioAkvUk6GKadvWVNLbiyVZjjyKkpEV9UiPd3o/5ytmpkEfWl38fs4XwbW7iobQKthY
i0kSVsJSfKXhiHwn8L87iZltU3L0fITRZs1e5xmoSxnJ2COVnHN6lkfXYAuupOgQSD1nFtuGkbqr
ZB2NObnxkiyD0UsRjr79FsXnN0M/ZqBqgW1sBmP1L8acQRGr01E1j8MBCkRn9S5B3gNImla4e7bo
XQF0hE/K7c8M2dy2a+qvDFqcXg5Dct0vBBoB/FdK37GE2sOg1R/HVupTYJ4wE3vh4cjTBo1eeCh7
m+/CC4sGy7YYEvmrHsWsCPGJzasXs66CFbemNJyTKUf/B/I+MbgaO6q37GYbd91+CAMD4VrO9St7
S6IzMqoLLsb50Z54jH7+6Gz6xIA4WFqr3Fq3g1XxAkNlhAR5WMXmIvgb7N25ukpPPBuxNfEG3nKM
FGO3Zf3LnXzEPVezTV+gJiA1HgfqRigBdM941I5xBK2KJ1qd06GEqNHXA9IicgIx0NRvjAjUIQf+
ahXWtyrIBBLG9gKvDfrHcP2sAJG8yL3Nm75bOXRdLQ1oesiHSU7Y9viGcccRIvxbkWws8O1Nt1K9
vYnWr98Bb52YtnYurJu5u1fYxB3iQBEl+eYK901aCJLp4AxZ5e+8Kv0iH85avepa//m/CK7kxOHt
PRuL70uSnlpdvSLe20SwlpZYxHbFvnWPwC8VR2SPjeMi04A0VEqReFwGsoH2fjHR9lOZG45dzm5/
kYqk2pMs+cwsI79lJ8y5PVu2IeuSWKBEyuh/AxQX/ad3RXNr8zM9jsTpz4xi/xF5xfcEsdtKnhW3
dDetTri4/RjbWUbVpazvH89bBJWM2oZ63Olw+apUm2Gxocqw92s5Kfveq7/9IGO/QcCT/ca7D3Hi
TFepiSXRQztiUfhwvNh6fefGDCYdHrLJ/4VzOctOegP3QpQsE4V6ijH6tYJtGSNCwTtSdv7e6jXg
fSixghBtTDwSOmRrPDbF6EUEEm49i0lKR+FFwWHzOcMedd9qTXGkarGRuksFg+ND3DKrLq8pJtMv
PoGfWT57AFC4lG2yW1ETtdAS9Dz5XwOEloytB0ZVqolayBkK/yBsOgVqebvkar/KZHGSnkb9RGa6
4BTw/IgFrCWxchtW4h1pHTpeekQ5kiPAcgoRb+PvREJK0wbUBbr+ERjhZ7Rhd5n/+UwD3tUxPb6Q
iTxaVJSxPQJ95nB/I6ud0Q5FuQPgBbU1NtDZrP0C1TatRwM32fC4SJF/Y9m2jFQOogZrUWf783TI
4Nr0FyGG+lROJy7sbXpOHcTPvY+Mnv5S+HrO9KLXs+dtmn1ULgqNCXSpPSDVDDCEHc3d+nN5Xh6V
0iVrulgOw5v5lsbSC1dQa0QHQJa3p0tTDJ+nvrfS21tZ0ulYwdyAzS1Dx9c/BR+vovYHt9TpZ4cd
KrSt43Lp+3sY5BemC76fga2VKdJXWa0rqeSImorW0wVoQ/qLYM8r/yTOwcmRrxJglgKnQXy7CQiB
yPfI+pjrz9c9v3sVAKKuv5LGDc6/sBMZn/dL4bWUnewQ/k9g7YytOWVDmxtW2Z9IahRKeGkfaoTj
sNSRnit+UOImiCSXY1LEZDt0IwA+/ZDvm2CBk70sq8g+nmehPlwf1yzvDH0nk/ycXZxX/g3II3Mq
Ep6GWAvfKc0j59v1dgt+SPWzXO0MLkxFygHoCYSRNDluAXRmrpPqn+r50fh2PQr2h4MZu0PhyPGe
T26Z3cI7Bk66UkIOTQ4EDbv/QpnEJ1ZhytYEm4Sr+uzA8sDl98uyg2Cc8v7BhoFNKYpWBRrxonhG
iXHmVsUWryIxo0fZavg2gcBBMOiUrmjWS0MZ6bjyZJjzdaOz1mGIT0EFL2w5ACMt2gEXND2O43oo
k0HTvAG/YN9x5CQJcjCGVcUB5KsYo/qq6qPq3HMVGdvfUWjKilgJpCT5tgo09kxEbVGTpfILjwTw
K2UGuDdvNTUegVATX4DkdUHK48J5f/bKYm2g8q6TISaJVxGZ14K3FM1G+pb1TZb6vmlptVqYvEkF
00lRY1QHr2j5AJFx4J6ocnvdnajMXoAZDSv0M0t3kP+m6H/CDCip2Cg7XoBGzoytSn7sSQqS7acF
rf5NDfg3q1pJdSkYN6FQoZAqxypKv1tBGkp47RmmqNjur+pSX13HuHPYwhdgAkYwnDeNnNtO/T6g
UFgSPEFq9eavTHZsd4nb668d7OVduj/KvJWwHOC/Pd/QGJN8ZDwu55m4WxGqnQLSQcEINHx9eT3o
/rJvtmQRELa7a6TmVxjIdsAievGFCTVH0A/26Ei/YLrdYs7hQfs3YaoYmjS+m2WvmThX5QEmoUH8
6CcT6qjLDIg17x/CDul3RKymeq3XfoB0V3utjdjIZAz7clpA8dAmgloarNjIGxNXuyWSRBEWdXBm
4QulhRnvAta58QbTxdfXU12+DhvKPjmynI3NOHMc7Kodpte2okFMagCTWMnYeSCLS4RyJV2NM95u
ffdP2iJbs0x1Jb037DY6uH48NbUUrZW1VKC6xjS3X4y585p8YyWeCW9T0ljtKkhfK/yA1uK8m262
JXlqUQWonAV6V92mM1vkiEMyCXehDLBQMsFuywo2BZZPtOs+3YOu818yW4FktQTR02ZlXB1Oocv+
CtH3mqLD/rRGiyuPqbLyIOgy5pNZ8VUkIj+lWApPSJxU2+PpInZt6N2ACdmOF0LX/6ydGC4hs9Wt
bCTXeOzMxrj2d5YHgoIU6uiTM1OBOlO2rrwWeXGJUjKioghZIKKg4Y5ta00ufFB6T9M8PyKjapAW
Kg5iVOLNWsh1Pwdf26u9uvyzYOYQZoL5+MEMV5hlowAYQhmgsotEMzm/WNZsbWicwY0KvNjO3M2S
LSJmlqYG4/Xn+uocwiY2J0Wb9e5FunofstWKTTg+Bxa2FJ6Iw9OXbgabIiSkztycVz2bM3U6CGsu
YNRNqRMpMTm5ggclclNj6hpRjigFtnPBThAU2LMx6CA7i05oHhI/cm+l1VjHCcfMFOXMdNi1Kpaz
b6mXKmiFihvS9hbKW/VXKh3XC40aSCwN2jTY7JpqiZKdZ1ZJSCWBuWhzBHBIvwA9guB44ztMMODr
55u15vQ2rIVT2mAUFeNzYVmgtvt7icknKR9S0njAhjEfKrV1xi21CJ8ExkkqGI9S8rqOtBcjPpD0
miBSoLk+KBo4XEXorocKrl+Dh8Jjhi58FJLsPo+b3tginP3qDKgLCUL7tHXXmv2XK8LVkiR3cGQu
Yc7NeUM2Nc8lGItyBkpQMzr3RAhE/KceHAoF1zkYSw4neDNzoLg1mlYNZp0RsB7IZHAEGh/A07uv
DRtkyqzIIdF38xsjUazpT2335KHhmE+3ojE2Gd4NThfKudPNKWLi2IMFo9zmJrNPd2SdGn51F3PT
xQQpfg1qcFmSzB6walxlctZ23epQebIAOX+G+vSS518GXS68Jl1M5Zm4RVJDYOCzkL7/2BfirRcX
rbDBPB7v/S9HMoyYliYi1urUjEkBBn9LVYn+cG7YtwdnWoPPTBJrhZ3T0f1odjJk37qyvj5Vb005
PcrLUwtfeFEwkFd0AyTNOs01D8SnpnJMEahl44uD4fIR2Q+8kWHIMwvnrEwws+eQZpLh99Bu6F51
4OtHo7S3+li+X4qh5cc82feA8XjPQD6SG5gf6jSRty9pGnlR/15flnlvlv1wTal4K8btvVuFBxaL
teSny422eL0KPnE4e6ky2xxfs3rGsCI7Fh//8HzrsSuwha0ajClOEkF83skU7DyYIYBesoJk/TMx
RUra6mhEkaWIsoSpIjcrnUYZ/QBPt+Oef+rA0hliYi0/qTimUwp/mJ/xE4IprIfy/EY0XW4pulW+
2bdIaPIyzJUATO7KXz5URtyiWxTCOWk5wADPMikd/zA2gecmf6M0p/6U8qUjKc0xwLcc48ebEfPX
3f0NjUnaekV3F2J+ZzdZr9RTwQ9IIm96IlN0XSCtF7FbVtpCAjdVjo4zHRVJl66lbUHTqrQ4J+aN
QUyho2pPmKWDeAyFug6CQLSSw8aw8QU3bwsz/+cz/jxzowTZJiP7Azsgy/SR9hSdrfV4jZmVbv12
WfVxQM/+baSDrBa63JLCxG71e5gqXJLCEJ2aWxZU7Qb2aMz/jgBBn9Ty2lDSAZwYQXKH1uPRRFF/
LGeh1RPViDMURag8nIHrGq5oHUJpmh/Q2B3epwjttS7AsObRo58kxPEiIbVEBufXUD8hGmI5sXkb
pp+jJrjpohXZSL0Y2BX5j1SRBvH48HUCLcyvvirFPiL5+RJgZtDsfK3/ZzhZEP8EjqLlPUmLedJE
CBncDNy9M/l1bv345rdaXMa2IKi9iwBuGpx/CJk54yYmBMaAiQg5JfIRk6W0qSY4zqnl4/UuEKr1
fHO887HuuIb+4nn9dRCeUAzjHg5zBSYmyADewK3WcBm/YqGoYlpDV5xBkGKSNq4tntIHqKGEKzcL
sABkrAmtBdyxudRRGXrUMN8D8k/4W7fFdInidVE/xzYKGO/4shDLho8tE/+kGIt6eFNGQvlzVIVi
6k+Cuui0HP8IvCwlXbFCKR0fqTw/Y/i4NQjJT0OZh8sX9+A8b8iMb4h6xHmXzDi46RCeKei90ICc
1xNpswNuEX7WJ+jtTgrkDJeFXlvwZcyH6yxyYm71hV2gPse9eVCeva+JoNd1Zhup9xu+0fhOP/mz
Igho9n3TTk8hvur3+2i7t9F8l1xFhPQ1VHDU+U4BU4Hk4gHYipLMsyB6K/NnpIPCiKPOiHy7+nT+
J//W3usA9tmpTtp79dCYk1QLk/zbrCSgadInw8pqWM5MjADViFSpziwUdQWSdyjlFJSKLVX0LLMK
gOZNjX+WcrvYf1rn6OBfp1Z0lB9I8kB13PscAbvjP/Nq6520tX1PHobBTNf8DdhLO46GbBZvLwsQ
4E2j6B3UNzl+TQQL/UPDpTs9a7/fRQjyivPGgC8JuQGYnj+t9/d0IYpr/JwhguTEX79MlXHDB1i3
WqebAhjkAU8dtwLbAXkHyCjvz3VYUjaQ2c+uxlWemInPMWmSBe03aAVLWgV5s6pVGRk4qpTrWtVp
UK9+BXnjqDKQo4x0eYEnInbKNo2rt5h5uaM2IDIgJdDXmGsPCgQzCsjTmkrJksvumUT/D9uKCvhI
EB5L1GPrANuXo8QAyjwAgvFYiseAlI9SF0ZiXViyoz1SFy/gSsvO/4HLyPrumi1FYUjRa8IcRs4l
BScf5wxx7Cj9XkfSX84+PixImKSOE6JQWdeJ6n6zU/ix1zhG7Vl3vld6NdMbLD3Okv2slR4vQ1wr
ORhXOUnmdP+v6ITvKf3zF3GaalCZo5qPLnp1KKQgm3/MqUfXRZVJqF/MkvKNgEGltNb8dlSDUxN6
tK2NHU9Ga4Jz8ai3YZRpkEHYIi03lxgOrSTSmbK6aEOEnawDoM4KHzcXLe0gyemNEOazW8rsVHPz
+lZGk3XR2Pj2TFWK7jpJQH6o29si6HTpppYYFiUkiybZetjkVVkEo2gzBfR39vEq/t5QD8ungXqg
oN1zODMoA8IJlgw/PPhD5yf3OSMqJZVZdvzKpuIkXpmSkGRUXrN4ZHVed0W2VNrmRZzY0o2XeYjk
Azxiov/TBCYNgqSoLGzvzcPCqw5j07/1bVNWK33KnZdlIZv8gNbxDmaQpfMFTF+TbbJ9kU/G/Lal
phStXUhoWpW7fI/1F/6tSzhBsdLgZ2aJx6ZiuMKoV6w0ehq82hIOyP0zfgntI8cw1mTfwp16Ta8J
mweAE5HTzFmuqfM4eyqhsGerH+7rRtpG+5VTvOtXNln4ec1tPRJpXCAw0ubE3kvurQ2BCLykeGgy
UXu4RlbeppTOdwsAu3x1qjeZgytdyBNUZZvAfG4Aiwg46lKri4+bgY5oDMxLydutsEudCwBUt8hQ
y69PrvvIHvzICqv5Q/X4BtNokD/DMjlELXkpcpRHkxOJxtUzwpziLO29SvxcM3+opCYM0knx772A
mQhjJXp0kDtd4lesfS5h26pttgLB0K2AQ75OngbOzWjKIjP5NSxgKU9wSJaYjVSOSMbO1FwTzlJZ
cDS7CLE8KUS63eVN0L7108+OzQH43e9t39l+l0cT+jWk7qkThS3YRdhMBASTk99U0aU/3CXq+AQv
Uq/I0D8SBBFWAzztM6J8HenCvRdweQtRdZrERc3LWDCvTQPrkKxJnAn9T9gLB+KDVu6wJhZSoFri
ES5fDDS4FANWmgnkMZ2Pblaw3qQ0zgViN2OM1TEQBvI1PHqz+d/LzdI0adfKPMVgMIBONW7Oz8MK
nhB5uvvJeoSKhe4zTIXlWOa/3XgN/UnKCYtTbtoOrp9NIvgxTgfuhZ1AH4h7p/QtqLB/U4dxl3A2
EaNYQuJFHyOxrp3eJ0ux1brmIhka3jPnnPD26daRQ9LJ/dGIjciNShc9QnWqmU8gCZEkUMpDkb0G
5cn+Gf7L8xXhpXG8ixOhoPSaTawhyT3mzOqLKDkzhfjSRO9QUtw34ayHpdJz14iIHxvQW38AhraO
3sVrED5iXmlFkhkepDgVTRQEjxqYA/5BpkjkoF3w4kff3EwjVY5SBzLzJ1d5sus96YE5P/vQHa/s
hkqyR9SmXp++o1efJYFcXVynKxVK67KkN2VDNtaIexfdZCG3HkRREjWU16o3hu3/1hZ5AbGPswjL
K97HomjIdrv184ZwMRVBv/rFIPe5yoI2Vy7x3NG6os9VZzpfUGkjY5qplFvR7e6sug4v11FeQpEb
19xpfeaxYKm72MpH9oRUeQLV/kmjdAVTUCc1VVam3ZlAOl54iOoEnzuM9x70p9xx/Rh58xtimdI6
AIQYjB88rMuURAXLFJmv6WveLNIV9t2UYjSk2tdWxT/wUatatEAkfnT7vAHf823UPwxABuoqg9/a
eUzzUL81wxYFp5A0IA+XBgZUBLCAKaQ19KEyZFZkm3KT/c2aNcEOVvEwcbA7rSvkgkipUBGRO7Q7
TmZ8smT/2f0ou/L+uY43L2gUW43uV7XiIe2sf8082Ch2zk6DL2KccaljFC2TIeuUoVX3l2Gv+q6O
D0p7uczFFHg2I2l/AbUe+nJ4C0E+eKrIGE8x4AFmuEbE06M4LS6vAsKK4zNJQ/S0V449hsiPimM7
IhJ06yx5QWR8HxKSwtx1ixjb993x8MKhRoHzR6I/ZBr5txzVd3OA5psN6Qx8FrKiDNmHSCAQX3k0
h2Cm+w9I6PBlQzoBSOZr12DJmMnUOLndFM/3Y2vNYs8dGuDLcekJaGWCvj6vcsbS6vQz7pYjAPvW
V6yTr+yn7d6pM3DRGBH4fxjZHSIGgVtnja3zyrUDuXwtzV5HbyI4wN1FgN1A7dGvzBP/4fnMJGOc
ibSKjh6eNTgbwyUr6AVbADIiPApn07ayP84IUtj36k5pypkaJ6NGNnR+vVOqV7RvI2xa3aWpNagf
n7Svxb9bGdZnLhX4Xf4nmRzDwICLIESWI3iiKAPrRBo8Hmo35drRjOxcy6sQ3I7tmv2oWPhGJUzM
e0+e1gKxT7dvmNQkUimM5jrGZWoB+Vi+IjzAbsGDpyGKf0Ix/nBgeK5BSqhzKTWq8ry+DcQ4gOUA
qiWPPI9RXzfAe+dS9Ky6xT1djqUnY31Kgj24Qq/uRwsbEpl64+flNHKHXkd6O/K26cSGWGfGJ1yw
SVfXh0ZzOMvXPbBPHPJebl4ncyMQxfoAvT089GOaRnUnf2oBLLPSW8XCR9vQzs8C7RgIFozDiFO6
WgblboRtQpclf51ji++ySAgo4Tpyq4l7P2HHfjWhkVhvNfcEMN8S7pPgG9+MLl2e2UfKrMt3lnPd
0+2296gasqnadqtRM2UWeefZ1O4nfQ33Dp6viFIu+bdtAOizPxB4d2dvKtn4BeCSMvzwXdkluE4t
wQOvi7H4j6WupgjZs2jO6XROzpdmm0pWeZj5b5tK4BdxN/J+BHtLpkAmN3U5GjMAbaF8dcNUI6G2
AJ0GwTQjms5PWwjYifUgV4sy99NFO6QoBBh0PE39OXySbQOcBlP+J8/AcinwNhZntbpktLLfkmmn
SgQfwNCZyBdiRDRb7GQmxaIlVMVVL3o5BZ4iqlyMYClLcIkc1EjAHAgWsYaAABZ5cp8E7iHs9c72
cqVj1tI4/GM8aDZKDkdITOw8WU3KMuvOo37//Y851DT+AmuyI0jyrugR6j2lSrljFnBwGj6sxd9I
zyXD6x770DpUFV0t1atbnp7iuQPNYHfTit5lnIb86+TTB0zOcs5X1YiK2/KuheGbHDJudVNc0aam
9i9pqQXx1jxerL2z5SY+iH7gdC4Vzbxcj7HRLtLaOi2rSaJr/B2y3+62GJNnXTefhPj4dehjwp83
KsikubrJGj03T9wWQLbmk4Cgnew/YdgYCE9CMUUkaIsLoPV4P03oTVXgL8kteBZsZFjAsU643PLx
BAE3eWqBozB5QtjVRH0MFHOJy8u1B5S7XzxU0bKuEmsIZ1ANBunpdZhc+f22RJBQl4augfGJdyKA
YhNdzY1VwgwYv0ueUGf8vdpZWl1Nix/mNZpXmQ5a4hI7EHxvJHAMetTPN78eZpVDxLfAzNYaFRr1
zJcrb9YPtkBrf6K2rMlFnhKlEMc+sszr4CJv6RCxz4pylT0jldXMrbaJpq0IZk4c/mqWp9xhjsA4
g9bxa0eJeMj4f0FCKTeu5alhQQBRL0lrNXjTeHo0bD7fLy9yfHqps7X5bT+KkVQR+jQcsOMDD06U
02y97N9bvpG+x+pe8vm7sX96APq6GuQxEWh8dhx/iobIIif1hNb6KtXDDLc9QreI6ct11iYaVdIL
AK8ZgVKC9PWXxzAGweKa1PwhtAh1w28NO9+HXdG4qCamr4re8Xi7eG5x03HUj1VTnxRj4N/RxZ9v
bBxVv5MKEibLaugJ2tkHqYJAkwJILa09khrwgCq1c6pATK9Ud+OY+hnFl3mTx3UiP8mpw4kUonnZ
mKFadATsFspPGL7e9FrsWufzhR3+tbsebm/ujLPE6trwKrCvZFYZPgrBMXqgrHZiuvP9I1woYtLI
Dl4tgGUxhSrmS3UovPj+txjxVLqCkAfuvmW9p6ndcbDkk5chpfqNPcjm/Be31W0EVI4wIgTyBuMD
F4GpUBPTxPe1xk+5z1PrExK9oNaaq+afEsxYviT2v6oD1aubJ0gB7eT5Gd0jmqUlPRNgIXiGZwvU
UlCtWoBJH9LRTJ1UeC6z3kKxbkNF2L4BPnZTUBMA9nLW5jXqVGKIBoemzcq3RTu7XwStjIN9Ml79
VjLnA3YQ9BK5HgIXeoYkr2/QEyCwn5evGM+7VXkNuMR9RTHKh9EMS7uyA17sJRF/AdSU6HDovBiL
CNqVnu7QBD+k1HVXUZaKXkb6G0+dqbIusYcy8S7Mjq+Rk+34Fx/dEm1tE7pUISk8xzWnvbtBSnoo
aBQeKAmwB3FUacgitEtvJI1PpzmI+gij/yTB6adAg2gVDJIGb5GAc9+ydf7BYAkDzQSBTa3/INX3
Hbv6DVQxK+WJyzPvq3/nE+AZDxGFWfgTvTRa39GH5xDXndv3UzfygmdwluBjjijQwwHfRLDSYF5T
EG2Ylu9rBZzytyjZ4SoB642YUKArIpuaw7MWCKYJQwyzgbUJOoByf1NDJMjCEvxNd6bp91wtdOwi
u5kwL0ZVpVO7VcRZYpRoM/xIGXu7tiqB5GINpvz84L9gKgX502R1LC0VHJ35jfi2V/C7ZUZrNALm
sYVhlKmSW139Jdg+C9j6uKpeSO+gAN5iiHBifJZVCz52gHaTGz1Y8JSKcG3SEkfdwi9WnMDTocnA
i+bfkqslpTD2IR43ZO+yDXAYk03NGXHEM4whlOb30Nz9unABQZmhFjM+EUgrLbOZzRloOf+NGwAX
LMfrAsFJLz2GLqliu1jyfGLJihFwtrUNrrFf35YWIwIJBS3hUQG8vJiOokI3hMmEcL2m3kv28hBl
a6iWQh4M+6UjJKl9Ks42L2ZDaZ5aGMmn1vPp3aJNXrTQBY1mnMQM7fX8RiJJfL/VOCe/W15e3igp
X8LNtKrrWYzQ6LliZB7WazWXiKlNxLrnfnPP6wWaC05LSTXmhNeGQjB89DiVRVGrQsuXWvjEK8a/
79rbnauPCDog8QnUdipoiJhpGlNDVbzCLlEjK4SqOShdGs5slax+3DafIzuRepBkzyHIr9Yt5icP
+REGhIn/kh5L3LJA29GzvBG2+t617zLypntiXiltVGlpuw5wfEl1t12dEgebjcHvkAx8FTqx/0z/
uoHNWxpKI/WeQ+GEN+f8eIA5+w3vZo0VD6cFEot8EpdYWgP16bMD3l7rwv0+LE8aMWTT1wlNw2H4
y4uADwOdAjXyYrpZh6eypHktN+iS+i+BKKa+lABZBw42PeIf55NYFJcbL7AB5MnPaNAemhpwU36I
yUScVx9LX4BBiv5KZ90YKZC3DwI0FgYK3ZlJjysUI2g0LmF07uf+dAv7YSZJ/kLD/yEKs8XNS+Bg
ef2coqaQgXzhwj1xOi3e0zFYTDyVZkSEagFDHc2m3pLJHx+HmptHxG+eislNz2aLKt7qLnofY6uT
ek4Kje+sbZXKydACfsbzUNpKjc+hWvitsFuuOmswososz8APYJVH7NU3IlfQl46wL+o5ihW4s0EZ
fRadloRvee7j7LnASabzdncN0AQt0O/1GthEtm29lU3rd7qvu35CFiQ1/HvXM4GUzRdIIb22FZ2z
8Vyu2EJhclmrGHmaF1/lSLq87zz9uifnzoelIFfkt+2mZ6CxT6Qu0QgNhMWE2pGuWIB0sToSczG7
eE50sASgrU+T2DNl0C8IButHaineVveTEqGPeb2T59ylBoupZSDOQ6BH2ibU0tOzjAL4Pp8EonJM
Zkr3f1N8MH9qgdtp2NvB8OmAuBJt5QqOjaZVU6crbCF/tZhjeO6hLfAUaeWfnT08S6wPZkS0CbzL
eg8PtRYWzDOfFL4DOhdlnXBW/+cvTIP+ZVmK7ATHDc3BcdgvuOnCDBTno0f6H5IG2ERUhFHmZZF7
1Z0kFSHESQKHXLqXs154NDuORAZyNAFaKX0xP3/g083pkjF0qF99XQiXlpM877Sl7ck6tiZWNNNP
2uHjEQL/y151K8Hqc88FAz6uNxqhOO+HCufni+NgUAHEioiWQwmc8Ssp3qCbIHwzuAYvzJWqbwcX
7uippACJrJeQ4W9JHW5mKZKi0tEBakLbVKbwhideQHT7FInYuY77PUDEWUaNHOsjc3QUEkqUheuW
bzPsfibqZBABWYkyFGVyaLlKVmNZtco3v8feW0QbS6VCwTK//mHIop6I1cBosdBMd/FKsIiP4bGP
+r1LwwD3w/EXnpz2OsA3znX9AIydZyYt1CY8UaB7XHNust2Gk3NOH0nDutyK1WjI/08Dj42unpY9
yXRJDXSizbAsA2BpdNqEjkW4RWI/Ht9DmnhvpyGO98NUHxyFrVz5p04y1pwvZ7iNrtRyjEY0rHcR
Et2O3hzYD6D8qDjz14sGRTxUcXFeepkcorvGwnqBojGwezsE6LK2LGVA7FbEzUXcFDIWi2gs08/I
I91QDFGivPgQZRihkBQyWFEh6frRVtGipEaA94Vyps9S6Qw5GJXJfY5mM9pS+ZKiTj8FIimR9Mzq
wXRtK+f+l6CihKhry34sthZdCfXiBMknDUEKejtvBOKNjDvy8RC0+i45Vs8wFFo+EWoRRAeQF31s
c+GW8EBKIkovOc75/wuJpFrNnNVlNVDItpNX/wlEY6EwJKWy70oIuiSxzcjMTgwOMxHb23OuUWwN
5ro7RBcp+IyUAnmTnWJtmBJ+f3Ew8/SXj06pXxrqtEJS+oLJyn0PnKDdHR2ROTdPWPofyIfWPigR
+tAq9AUfsXvUJPZSxbDNO/fleWBwMZatxWymt3z6k42h22pTLQSgx6pM1EfeGcjZX6KQMrf4jkrV
DXdh6a/7RvlQbRERkd7ErkgEHe/dcmU0Hce/uG11puSQIZ752/stfuSKAHGOQKrpoWlEzZmVTSLm
8eNkc1FlbQaCibtbe+wA+l6esLydCkG7pO5q0nBj8eeMooqAnFCSeKOnAgDf9X3gnOf5wU9CTWu8
gRMkRr0qY3uEaZ4+YzXDivQYxp5xgqrx3lSq6Jgo4uQZY7z30hEd3PFI63i/UtXOQI7FZK1u9XYZ
AWOi2zXXW6I5IKr9jxliU9COGL9HB2/pu8u6u5JMr4QSH3+xLVeSTO2GkDTxqfOkfzj+SpnZZqbM
+5Yn/NBzDYgzqFvsUtwIoOsYPEhEKUfT+Z+x5gO9xvhhs2+CKXEYJLBg1r4vdnT7W8qYO/OVJHcM
Z7wNdqufMuaUHmUd/hntENDtHURizW/m2XDii3gvoOPk7ChTLNh7pkcBphNORYKk/BAIhELeDoRr
555nPJyCqlGcZz11MFYFkTu3rS6eWbQkRUOy18s5XVBXp8jhO5c4PQzFUhPR/y2G85LnQ88LI5LQ
bFZd/W+JKiTocd10o+aHbMFxrJSeJ0X17KHX/EYZvpGOW1kEMV/pA3kCPQhEg3QHusnfSZ9O5mka
HT2yNbrGK7PK1ufLMcKaKtPARlBQsu7cKpGaoLcSdea9i6Nw6PvIVAtnQM8TXZ6y5PfX78xq5y1X
AH9ahdL/eDjk2hXbw2nuc8ev8mkeIT88oGtlH/ZF/ZN9XRKoqFn98Hwn6xEtjqhDgmepS3BUub8q
CEN7q+876YnY1cNLzswmfRUPWcCNGGNropl9GYrEFthQ3TTmm4lBeBGmOZNUppyCxabtbchBHkOO
uRk5EYqXFG/DEMPOlqTJb2jU/DbiK8OU1WRBiEb9fuAIHHkO460b0odZEgQGapsTR8nhBvW8iC0/
10+RgvsPt7g22wnUuvsTpE6qZZ0oE4SXmu9D7WWzeaCiw6VPSd53MX3av63IA8XbNfgH9idR/r8r
/UnTEnY8Q6wunfk2qyZyWL3Gf3HsggX3o/5lWQnEpSAXX2nryQrVGu5yX0qIAlfxPjvteH+M5yh3
BWHD0VeHrOe5pKhzFeauf/gh8kGcBCrOY7ORHptqqirHt2W6P4oridzswdSsNHb9AwXmhYCbdHvx
68fgb++DiYVcUIyLourzse16r8Rv+Ht+AKMi5upj32tpXzInY2+7FwpzDxWwTfz277am+BRX+c/J
vqlDipo4DoEJkJGy42AuXygng0dolxbKTfUfunP+rfT1olDrKsX8A2N14MeGxtTJGZ2F6olbzNzn
n+DEHARSQgv+zkb+JMZbyNByfPWsPHkmJ1oo6mtOCfhW7r/3mlDNMk434F3gD2LKIkfn5o7Dcu/s
2sGYYCDpqPGLQd5w2qWiMPnFtqDrxs0yARpl2N41f0x3+YVApKchXsHXGdjGiPqOYNpEu0BxyDpg
zRf8fhbA8vVz6s50ydzkmHPAokVzvYCM1IBaF6yDeeN97c4yitPWdOR2+HfsyozFJKf5WrtCFUT2
tw/JX2vPX4KAJ/BfyoHbkvhT9/tW0+zaahocZPZNzy77YkjsgCKLhGqyIpuplxS1kcwGUe3qYkNB
vCTF7H7WLztmrE8VuEYxMHtL0pb9zHKI2JdSlHVqI91QRweZVFIw4RPuSEf7klhA3etjWrgUod10
2Fi30EIn1XaSsimPYtJk8TEd1JiL2MCBC/Rr6TO1O9OavSTdkpc8JJ74CbMtE1i15TkfEWbcJ6aQ
TxzNDBgX3DzVy0MKM/ehCcZTe1jrf6PiivjmvYR2Tcavao+tXv4COt0RMb1UJ2FBwmkLTa2yCylj
yM8ue7nwCAaR6D7UX91hbRcCjHQO94i8hKvEUbYqm+CeyO0AUHhh6rqLRMlYLQSyxsv7Ury6sw8X
1JK83xRre45j4m1yHGTee5SL+mPPZaoRozTl3ze5gDvzErSQhrX0GqwALCJEencuPG5b1CeW3t6P
Uvnlvx6ZXgXpKjH8W3vtvFg7/n+Yvk54I2YjUxqDRroMKOT2KY8chNm3PU3NbmOIFX5Pmbw84HYo
XiUI+mIXbB9+j9xRmRogUr8oA/VElTWD4rAauwp/lPJZ+pZ1IidrWDDowZi8fpnSV4fDDKbjyl9L
tHjdL+Hd+rCfQZvXH/D3QOfethP5Iw1vCMREndmiOpxgW4q0WiE27xKDCSGH4ZbDAs8KtrOFyD/j
RiGH32lPnlgqxlED9X3MwNW0qtpRfi8vXhcxR620Uog5grhudOXZ2W7wl1ots3SVqBWWhf1xAtgI
rUkamcp8Gy0vMgUCe0Gi8pWG9qmBgVt/D7mARYdjtMmFZ8iqdre8wRsf9ZbvMgAY+eei65dVaC51
kUj/t8/utnJJHZzUoteeUAaJF5ZGCaG8qXVHnDU/bUAOA1EpSC2plSXNxW51k4PEzdZPNhWfwFUB
h/pbHJVJNC6HGNh6Fj94o/XAaHqCz1U1nP8g3YfkWLAFUKTMbYWd2xLKxYHmyj43TFYRf8OmibWx
J0tde+mLcvvDpkqFzTGN9J0uFLmnMvxOVxCbi/cqPXyQSNly1rELT9t7IVLywwnFvtRQ+m+Absbu
SJRYkeRkJ05JnTlDoo3He3n7cdbTU5YA6OVeqjxkYpbaY6IR3LA08Wd3daFeWVtkX3BirJQR4d5n
83OVIpy+mevLWBGg2MMeLDgCV/PUzvJxsLHXZWapVeS6q0BRkFxes9t0wvaJ8Mq+8v246I1pz+TO
uybAo6TA456CewW5dR33m9NyCfP6vKHc+N33l0p1uOJguUvAiTj2u1s0yKI7z51SRYVrIoRHwSSC
C2r7ksGPZZmlA02Ttau2fWnXS695iXWqzhQQrvY4HNeg9oH0pue8yx7/JHI+3yK42TguADUumwuM
Z3utfcsk01FgV0pBPEa9+R9e0WbLl17pYnJwZ9KXGbCVkQ0YNOqK7ozBIouvpNLqjO4N11xAxlfG
//T9WShhvo3bz0nFqQ9k4ZZ6TT/DD14Ec6bHia9vsB+zD87vXke67jy3ZhuIrt93CvticdsObTcY
moRMWpu6wDmyYIwfaT1U1Vc8jL1s07xQ0u8ATVMPwWGf/lC89EWoh7RowtKjLxciSF1VvNfGSDNP
85+KB5c7iYzUjb8LW4HIFVgfMCuFEJvEfojbDspwHQ0fs/FeSqY3Ww2o5CBJb6T5fNcPo4DgDUg0
dl5qj+A6OGcu+2oqu9yyI7EUkhV/Tc/j4RUrJgiBXR6NXUAUEesNrPGS5V+CeEl38WCbplrfdBhi
N7HQ4AGiv/yswqiQBjs5RpgSzBBN8yanlI4kKKq4cFrqQrp8wGDeNvuRoV5T5Y39DGBkNNVLXSZE
F1/OM2WBERG5p00tvgPUvUTaccglXZQsOVpLTPY9JKHZG9ItH1zEU8bbNlMjJnvlxXF8hjCYET+6
UMyr9k1v7gqk016Y46riqi4+bxLlp0W3L2ScoRV1XFML0VMhhTN6uPm0TmZlCYJWrywhWIHUOs1t
kBn3WETCTDw/KfsBFNFSEpHOYelcpS1e+OulIXrk745UTdcaZTmTe+97qoan7kqjlyJDeZmBWS0U
pVEjH3eafSYbqlCD5RqvGAw0MSWAXNNJ2/IbyRVO8+gjTfUYK9Bl/WXl+n+4/SPS2KCT2l6A7ky4
ZFv0JhhaWF044T30mvwRp8vSbIPHaT+Kv04nMB4vLP0QGIvyHNVMoO5V4SJeGMTXq6YRALtzupJE
oegcqaVDIPVyBOrvgyvh5kvH+DOhOjU/K9GUDRmPK8e2FqRWlCcHCsYIiDAN3+vlM0Ng1ta/I7VG
cD8nf6XdMEgOWAXexg9rb0z5g9TClPoavmt1nwIGuhL9gZtG/g4eZRQtkW+Kde+Eev3kuTSYNVbe
9OeW4SYssOinXxVQnTzDfGcmTJe6mYVzM51FSneZMrNYzJ9dsIB0PJOEZYTk8IAI9jT/yGqjkGbi
IlxkqgiHlOHICnT64do/rsNcMvQr/EC8xDoxkHT/NWSIGSFyHrHXP+9Uf+QuGRixdk+OHkOe/Z0F
vXzBPQRwWR6TdLvthzjYbSRTmyeeKT4rltxJPtARt/tcBrfnEcBiprzk4LQX+op5v5thn33vl4v2
358EF+qes0QZ4H/Y9i2TG92/9S8YXysNuvNH8w4KAOpecIE5FsmxP04hFQul8b8F3iletfreGhIJ
wfz/m1WXqOgWa+zZKe5uE48ow+iPnRXFzU21u/o+Jf3gknRRswtvzWoEkaI5a0t6cN7yyLFvwUaC
sTH8MxYTTIWutJXYQYuxHGFQNjHPEBhW+wV7xNB6N03Gh1ClpRxQM2wNyvhS4DPu+OHhGSPbQsSq
OAIRO0OJvTdWZtWTfVEJFcoVf9MpOkxCOpdG1OA/+XT1ZxseJbSZKnsUMg5S/nnLwkVgsiGROD0I
l/V9PxYpLXibVeeEPzvnQrKXE0Jfj+LKAoOpbaOGjqy+DrltAosem1NVFfbgEAwdiuMAXfS2LFDv
4MNDOGKlBS/whhRyeZwi+/mYnfS6VTRycu/VGRnMTFmURlLF8rouGR4qNrkJekYlw2+vE1kJ4sc7
Q/BuWBmKOs1PxGeEVP2Pp6z5+v9hmDJZSMKm+nMQEk20wy9klrCQlUhdWkCCloKPp5jsPd/tTJ4i
mjHyi1pYdFZ+GLEnZ9NHY0Qstdtqb4GhkPCACaTJsbJQcaRS0cb3zixJUyb1ZA29jeptWV06k1vf
cwH1m12T2YAEqVt43GVq6Tau0zNvZDVYLzBDWchswlMIfu1O+TmhpSpB2ksAfGz+zDS8wlFkM+zO
VdVVdRfkHbThxSQtO7/KzTGJiK5tA8JAAFNkNySGuoeKqbBwP07jQaBCmWIKrlbFvymonbE0vLgd
ZDJ5RqA1/ymxrmVeHJjh8hqlIhWZ9q1mO5aJs0P4jTsLSQHITcWnm2lX+pqczQvwcWzYsMroJ7bQ
WWpJV02MA3GkuRYENP8J+itNc+gYaIiTrkDA9Tf2xSKzd2jMfPGYQbwVqGHx3rMcBPV+xT6lRbaq
IgNlDrlFVLboW0D5fdI1F0zp3T4z/t9/XAo1ca57snx8YRNBoOwy+Va2RxRZKVLf/kBNoNMvv232
ayP+CdoZHeQvzKigWu8Sfp8A01xnNMicBPfjNsZsA0DmTBv2PBrwhNV63vspaAOSNZqprwxazVrt
bEqTA9KazTe079Nto2bfYu5CGyrKjwUOkwXpj0fCP0+OeXbX/2XKFvyFUiki/MgyWFZOO6PKwIYz
9O66Gko8jOEIFeUwb8dvbpIzmxRPnwXbAXapginWh9/Vme5+sQp+wqQ/vE6isry6TVrZuP9tCD36
F01nJ2k3pmyaJqOgoIBZSs5JQR9h4DTs4AEMw81/obUK/0kSo8Ny5HW4ARH7cFuBSq1LZLRd9cAb
QjE3TAnbbCS6JAf46FhTXFl5j1qVByBkojw9ykJrRc21TvpVCZzcPJyspCKCWCEBsxTXKWVQpnaq
+ojOpdHsZgbfgDFH+qjp4wTp6qt1dA/J3GT+d7bKqKRx7PhN/2BfQo0379BbllKgBrkhv0utugUg
YhIEt8fjRrwv7BUz5/hrtGk5vQ1tNxWiL3TqT2FQ5WqqFa0XYtKVN0TAIP1sqoEAN1bxT97+KnnT
xuA2vfn+FrAfHdSWorAj+cFODhjCJKl6TYmZA8pTZV8movODr7jQaXq0Xr/MHWSlQHGEhKDSAXNf
Zyy24ZiJAdipM67IW9Nt48wC82Bw63TYeXY713eH3mLXpSPU5W+X6cn0+R69EUw25DebM6ipWGpp
plnfy7m4QHQEPtnLzKuAKQ/370is/yOfeT2ztx9g66+GqBjmI0+AJa50UPr050mVLaALJ+Cy0Gdj
neH5lrOdLWBXoSmN/Gnxa1RcwBcQ68lhVBNdqmJCeavCMKpEhcWDjKhKPPIbwcBQggWYK0610Zvk
s29UwpNtLUVs4Czk1vqOwjfq3HKLbBNX/I6W4s4PjbN6Uc/XovkgPZksqQKXu1byn4CMGXXZ+eYQ
DQfIi9Ils7lZWfoSyVgIWJNeQj+Ok7i10ubMuDlXo9GpwgBHc2Qw+Kzh6zwqYaZHzUZoWzArMVpB
czU4B1YXeGjaNxppf6mmegYsZBH6locn/9l4Tx5rIOadgQjbpvGdVJPialBKmHboUoR74jMWeDRl
95wTS26qJieaojICp9JyBTLxXvlvDAx9qIonIOXd68eJtR4E+Yjojy0V1FtyL7G4Ve76ub638hay
X0rcdOAnJF5J6XvFk6nrFt5URRwRAqEEicjp+HCRNeY3gez1/hpm/T0be3SjMhFJ4hPWubTmSFbr
ueN27+JPfXUH/1w2zYGQGtRMP7CUh8kATnVrTvD5edMR8c/AaCHiczrrSGmTrZDbPl3AWPjXI81I
9KX8nG8aQMtW23F/+171hLXirlOTLHDoDuDVrGxh7nhLxLq59/ZVIP2hs36OhN2SKy9BZKzldYY3
H9oLX7BAVzKOMGIxijsvzy+rsAV8NMKP7DASnwEkCjOvoBvgZ653LuNTYsFqBAAbpLUNnjfXH3DB
Y8v81mJtae8hy6ziV6bOoJ4ZHMLPWqg/IDkJ0sUdFnGdLyCSlUgH4E3evBPs/Zuw0mMqT/DisiJT
4y2nce4Yzq56RlIYyVLYZc7AXMwKC50mP+9vAJMWAdZcpDV4DOSvuFc+dK1rPSsiEadWCauxn5wu
xuUmL7pVxnfnyAFp2IVxJ/Jto4qsci55d1XqJIUQJ4PcNOykxcjapPyl1UZ8r4+AlRoblfw0TuXN
jJNoOur3PbvauT7jL1FEDWmidpKiFJMptbPzuGSxFNr2i+gpb1yxa+p0Hl14W1XqUHeWq7XZ5bMf
Om5Ii0jcV75w80tD1DXi+4Ct3L0+YKfp8ppzqs5uvbrwHzWKjLdFKbdgwMQFhsPATh83gKokPFgp
FXflIhqD/f0Fr1mZIzki4VLvwrwnVagpsV8uft09FUWE/oW17iCnYs0jGpREbtVPmoabbuFMnZUA
1EJR219IRvciXGnWys1ar7BZkliNk0sMbeMHkRD41gXkuohCipNFLcAEsL2MTsBRZmdkEeeN3XTB
q0DVPAdZNt3E5xR5ksXNNS4g/k/tjsrRt26by4t30ZO6EJME0tNEjpOVm2mZeFqrNGINd3+hE7uH
O+7K4dXbn6fPR6S8EqE0+yXyEJes39ifX2eUoiFAjelTfuvOHwQ0qePEakM6usDPeiy9GBRdQUNd
IKq8YtZthwrTj2RVwO3XrQApZyt1VX57pRffMFnrkwJ9Bf7+JS09V7+8GN5bUgiIX15hxHW/1lRe
krcu1FWmeHGKd3nSOOH8VMBCkcf7MIkwLcNFynJM1WGI1NzfrOIMiATIBt7js1S4yub5S9Yz4Wt/
W8sF7uDszDpf4Fu6Dx/LOWMHzSIWx+FtphjGs2Lh1xrqbUQTQ3d0ej7DiHITpC7dHC5h/br03pNd
zZvPPYOQRERyGbCdhlylP/IwPQgRFX3QA0uwlU9vCB6D2tUa2FlwH9WrcMQxdOsq4HlFRJAEwO4Q
KJHUjNooYcR9kydEdQv1oPXzriPIs3IZOsT4EedrqLxnFALJB6vgjbsBbhtKjLNvnAW/c+cGyahi
C5ZdM7sOPNYNWk7zfHrQABKi1FRVYMQu/b3eJEaOZijUp+EL+i7VzkrsHWlC75MdR8MnW5NtFmTg
ffNKTzJZyznaEVvzDuKknj0FVYLyOfegHSHigI9Qpqs9OqJ5yXvLeRLI40ei1CZMoi+9VsyZ2r4u
whWwr+69AW4GlRRJZWmI8LYPjL2uzBGxXiEfZZLTQuh5DuypojRq5ThHDL7WrckjdGfBySBh4Ara
x2vGi0spYoWkJ59TAhb1fDe+4XGBhbYS1VLJ1fK277AzId8NyNiyfAoTtU8U4sefmvy0UTAtfRz2
iXUfYUzG63OX1fMS2G2tfcSExxYLnvLmj0jtWr7yrq3HU+PhUlM7uvF91D+A1zcbRyBf4ldSh+WZ
fa6OAqGgli18VAhIB2mbtRAZ0ikNE4V5UHGeB17Rd4/2VCxiTvS2FP7e8O9IMd4nW8Ke3o1urq6b
6e/4XV88RK3YQftRknamyDw8uJHrMtlp9cn2sthuQ3yPJIa6PUgasRjY/of9IGkZd9z2ldv2xzWi
WzqKDH0yNdVMecJD+UOv5n+R790iY90ttRen/2v8zVDdII+TZMIb1weo6AhL/3diQhMYE0XB6653
tVugBLLSI3/cInt9TKnhJEjO5FhtTvdBhba5PJglOo/3rtkptwr5UeyT0bH2d17nNue7oDVPdFbF
jjgRvZ/MbTEWUuPqP2v7ngkGe6Ja/XrO7FnM8xWgX1y7/cw4UwAJ2U3gX2g+dKdcYZKrc2rDEifW
4A3QyyEBsl7VCadmTNIswIDqpsmuMsgqqp6NZIeKSyM0aUwOFTh1oOpqATfUDasG3d6UhQ2pecvw
RujrPM8tjzZwGMa0rErfvGnJwhc/wcL54Yyf1CYtgN1TUlVwMW9n4Sr1PY/Sgs/n4rUrKMigCBKg
e7OWBXFJ6S4odwm4bJF7ro98KjIUe5MZkI9CbzlfcJ/SqJYihdP5NUkyTsKni76d25V9gwLuqkYP
ZAKHcPiJVRvnZk6qS/1G8Pav0Efys97ORBYjqe4lqQthNH4ePQOzrvKpiDe4629x31XCx4lyqwZv
gOsU9IV1Udoi04AZffkJjws8xBSiPJ9hVH0KsLrhi4I2RSTiSODHpNgzGH205ol/KVc0+3u7pSzT
eacwjEmUZpxMg84+XWEuCbXUhHzQgNN0E2wjtEVoHo/SMZ0If8+InbTrvGcfsP1NskOsUimfF36w
c/AwoR+DtObe846V9yMw8z7FQ+2ZJE8OuhuROqwW8f2I4PD/GZ39HokRSVWLEuLACnl1rGktpNDW
T4TshxVWR7rKHXmF8EcqLMJUFBlYIjP9HC0OMHdt57y/lrTsoLaDxgh2I1grPGSlBBhP2qJsqsBg
fdH0UiwdL7tOBXRBXZA1xTTOQldTPcBZ/r7Pukx7p5lryI5r0EIcw19Pbqqv8yeiN9UCXOKndRKx
SOSIvrkdQoyLLeE5Hu+M7rBkw7xaQA45GvatkFtfzRGUd+QlA4/8DsLsg1Ufl1szVgTfsdJsvZQ6
HRa95iSZoYkyScUMzduL3RKevLkAGDbUZkL6ezU5ChSnMa9UV2RJt9hyxjIOt+bVEDG/bSPGjmvG
QRGcKHv62+HAVmv/sfJzQ7BOQCbpjEvRcj4iGI4iH1hAk8APwD3trf4tjJpamww3pGu0INyIIVXU
J327cvDAGEw1xTQe+1oFYoy0STBYCFDWYxqDzRgMRPq4jMBVVKOqYwtnM24cZ8lG23mgPTYYSBrN
nyITg+kSzgaJxQmah1vGhTTr1KWgIjLUpeAm4cti3p8154/CYSyDLV+GqW/gwDE2Nq5a2oKrywqV
OtW4KV2NveGNgmZ61HSRAg4r2vJnfWdDZiOsS8NvFloiwywk0SB062J9vymxWGKPmWSatXc8tklH
UJQldsFShDrJ9OekuHGhX1O2ieKDSWveOTuBi2gNBjkwri2lIOPnUQGVSyn3lgz9AlP6swxhHYG7
BGKODnApdYgKD5TdKwQ53Mdp3DjUyQZnIF7aRph9mOzxq24a+YexKYgKHrX0HJ+eBJnS3MU1J+N4
l8PoW+r8pCvIAG6nIl28x7qnN3hu89Hr5teKgGZz23qSFTK4n85eJJPDPMvJoMYX+6RNDw7gE76X
W7wmp0pNCN+/EXkVoMYn3R+7jAEnYln6Y+rCAt7N0Lk+UMFbzMc64pil4shJvYdyofghZFG60faE
9p1rTVoK4jW5TG7+0T0lvocE/iKxA9E8zvprfBrNTQ2s8+MHDOqOuWcHIUb6IR8HKmhWa16UdfN8
c5ikVSgTxRuJy3+Djw89bRDXQu9UkSsp0xztpM+EcmCJpHyPTOkntSL7szOyVbEFONlDfUVOvlG2
m585WFDVgRI/XfhK1+B4dS9yYa9bnUli6ibgEzzktFDI9/lLlvho3SJSqwgBVxaTeaPVdMZNQfk8
34sW+ngCUYILRxTbGRTtGRLsrnSGuvmCdCJ7UU0F++tIMHMeT4fXD9aQCJldDkj2pRtnvxfzyGwv
a1bYtjLXOvkty162xRrPVwJochOout8KnpvZAsl5jz1IH7s1DBer9ahm1yVtyjOvmrtmHcLwP4tt
e4r/yl+f4pbp7TGJ5i6o0F5vlbx2aFGgSrnD6QU9IYgyiVO/6yINU9I1QeupWfrJfdc20K8DIGHm
A2aUZPdp25Vi1O0zvpC6hmUbW+pauTZ2m2hjdIjD5ruMjWNc8HmwaFRmhGc3sD07ufMOYkpg7IpB
6lUEvkbeDtcZK2qEVOyaZtw44s86Oy4o3VtMqZ7EFyP7MxqP4VXHW9G149xFRJW3sgmdfIA/fFcM
6z2vfDm21GqtHYKFIPNndu0v/4qqcHk5xCMdyuBLKfST5ClWoU0RPDVbHICYoAHQz2MOrpzaH+q0
8KqFtVqiXPXHCK6s163Ou9BVp3rERj7SUNwMFuT5lRdHAKPZlDx7jnFI8hzeT2eR7EY1Kaot68XL
f6+pmaOTCd6dDVDl0UHUPyqR5zr6PTvtRvXY09eVI5v2pdSQV8JtOE42OgLtRi8CT5A/rKq3LPQS
eSFOap827qeZD8w90CySvMfO1mROOYkedEkrD0WU3wmGRF2Zqxwm32a6ckgAC+ypkUiydMosFJ3Q
t8sssUKkcxgErgLtmXfqtDCzuxxd08pzH7NAfbIsXYyYaxLMJGqTyUZwnMBr/sxKCDQpDnqMRyEn
1Hjk808CfY/MO9ZnR9ZNEvzgV3pk+dQVzRp9vhu7uVZra6PcHHzQNzmPwOxLzOtRBRjAzRUgyNAW
NHn6DZxW5sI3PMfqdQan1rZbarVSKN6AqM3i/PDkNhS/kwwp5L1fy81mKyfCbetHxeky5hy0mIOI
p9WORgZUL2TZP0DoLY8vh3r5CWZvpoElkKxbJmCadMcDPBMg+V1GfK0P0zhwfXCwtMYcX94QiEGa
WVuGjT7PrBpurRevi43SH6SmXaMIXhNhwlBBM3i6U6TYdvg8m5Pcd56mO8Wj4lI0jHV3CSYi5heL
bzUTs9VhGzFDy9pRMfSkyx+01+ROIvBmTQjkqJYFvLsE/P+LCXbQpCViw3kNZCbJTK/YXe6O12rv
o1QMvJFkkvJHjmr9bFkpmndVDSTs4wicBioVXS6eTeuPC5i3nzPBjslnf4duUKegFZbuhGjcvPWe
b7Lh7ZdbWhxkf2VzR4WccLdIC87diXrjSJy4yF0Rk5nOJNUGMFrTXKhRLofKBEH+nk9R6I3f1Drv
ouBq+81Vgb2EDCkJc1Pr/LRkJBQp3QTAsw6lzNcx3DuWUz+HTJWM8kIcZvsmDHv63Z3m88xAk3MO
csl/nvoXYaBE50p1mL9V/AhKgE/2lHe7YYzJRbxDvpsiQKClobT3MAdG35K3xL2sATc9j6IV+pWg
KGrZU+gXS8xXSwM2jVTaax+Yf77XNbK4fw+NVLUrEOBW9se76V2/YlWECg5g6cnkRTPBzEclsyZm
bOZaX4i4Oz2z1kUQbG3rNpkdubtBiEWTHsT9TKo+dKma3ld6/3H6pTYz2uMD3o6q0GgwiT7ybXXV
2eglEmsVXAA5dF02r7oi4/uGp81rZmOaNFk+ZjEiatrIst3vSds4+hP0E5ttGtH0UFNX/zKfSOE/
WzJnXBR9eHcgm03KkpKjLyzT8INM5gDBcf8On34sWrNGXjuE6dPsILK6UQbt2uNQ/F7J0FYoOAo/
U9Q0B0rfm2FzCuL2O6Wu/+//bsAu9tbcqBpWj2hxTU5pUJ2mhsGWLO7uDDILLZO96dKr7MAAQYNh
VWAaQCGD0BUWcqIOZwAdN8VmyZcDsFnUHlKl5GBLcoPdEP8ABhtQOrEFqDqtf7px3QGbrLQCVf1g
ISOZTCUUsJdn+0g2AHSFk2At6RdzL/HsfbaAawFpjXI4R5r5hgY6cF8HWSRiTx+8lDLscRl4YttU
I/dcIG9bx6N5FrrLAfsrK/2Pi9CAbrKAkewd14uhawwQtQZoGeXjz9QWA4cJcT6V9aEkutB8tyq2
QquXSGG42uW5hI31xxU8/inKf4bJXw8/wQWI7dH8zRGCou5NDrFkSknYIlExePeeYghnfUdLvrJ/
RyKRx7wjqFfHbGHIcR2cbQLmS8vmEW58aBmO6IWlVBpYVRJ0nxfW2vrgaWFU5dQNxSxMW7YVC9np
7SHPZWKMvo+Zo0M0fv3pUIEqFQdV8A1spcyhKhQDd6IouX83Qw+/yQwyhzHB+rON8iyqRe2HEMJm
b6ChizG0FLpldxculFlp+7Fj/zqmI2vHtg7tAQuhm9/qv5yT5GPoIG8Yv8G0nkwoyoGNihj4cMwq
swE8wge2bdqQRYDdAgakk4Pi9X53Hzsa3Scfcd47WFZPkS2dVlPvGcEJuixQx36R1b18EcRbKXdQ
UPC3FAXP8BIz7BcQIF+0m33/WglJ4yCcmdEsnaLMdx6QN6bybNj8OeYEE5bYBCalEJ7CpG7JZk1r
K6NPlSbSpLE1nd7M2ZP6PmhChdnDHKj+exITxNSEMOdHvmbZf2Aw4lhUaqyMEAigj4ny55zAv5Du
KVOQYSlP6TFNkFhUdtDbbOXKC8oEclv8QTWy5WPzHTBIwqDF9/FLCvTY1vKaCKdhJVr0ZjCDxYoD
IJj6saqllWcuyJrCh2EUkqjVCCK/617igulIeMFXrkgl/jaWGzdh4M/HgRG42wQqODCFI5no7y0b
VfAgPT441abHcr9Hjih+rM9WYfnhy/NT42sb1hra/1O7QsJWpC1uyntNlMRJDATIwBodQZAbnZR1
Or99+st8SxiWqQ3kz7efqaSYEffJtmcxke99f9Sh2tsqq2pbvrTO4/1mbIrFR5ZzGJ61/jaBRJSl
pZSIIF1tlOGgW/0OpzNZI9LLRR4FiOV6CUZh8oU1Y88BJlDzDSo5dBCAU/TANumj1WJNqVarz+eY
2OM7/cjoLI4DtH0r02YZwFF8qudDO4iDQEH3BQm1nYXlwkerzZim6n+Ux9X8U6tsgmUQjzhabpZ0
fmX4oGvLUWNVu0bG39s//gRC88E0uetrdVKg/PD1b1H9N4hAzAp6KyYc9UW/HZQ0PleyZ1str8Sl
dA67e1V9pszTM12/l+QOkyqijHlBMU+95k8UAnxRJYYFkhATy2gfnGD41uHavzT1BIyXa2ODhTYd
G9tMe+bZAOZjrY9nG8H1zY0MojurXF4oOXnbJE8MbemCgIcy4NJkbQN9VuRG9qekw+IGQwsN3mIt
ClWhmomnq7uCa7vtRO7GgfpcTRSsmEevT9WP32OvRIO0FeOGvi+x8swXJN0e47RMS6UX4OtDQVTj
XiualVbqJCwnYvEmaN4aX+xsOD7TsROBi3rPk+C6PMvwGG+WwJzgqho13s9omCp9a6H46cVmJAiA
87FRpZjvqB10FOX9vjcQ8SWWFpTmb7HRRxHtxaYenq1x+3RKaL4p/oe2PwM1AdD4cYyAMcna7lds
ijf6WCEwAbxnsbzCjpSZbP0cvIHFdi9HJGUX1XWdOMwr7ITCY1Q6jDV1QJUFkK/O73N6GbeSHno2
/615SAm8LW5uqoiNpLMvOzLJvly7FtjJt82LUPEJwdW80DPzNLGrZdZVvqf/OSH8Q9GUzTAcFmzY
k4aZQGT7HuK9iSpOqldj2aOPGP7ieF5PwXjqG6LMIzAmupZUGyefprjHHyDivLSNk8SSwY7weDB+
y7ID6EW6U6svgdzagfTjixcfLNzmE13rRl0SVbmoRzdXwLHekj773R/rsj3Lnui3+ZvLJ7OHBoEK
TUkiVAbN03GhhwJZY7B2tLKh+3K5saXndYmoqdgAalVcD0T4tH2CkN/2khKa0Ke/QA3xBNFmOtwU
Xxg1nMimWbU7ISzjFuxFMCItDovDXPJf+YX7yi5sftSdYZCFdsVWl//CZnu3fxgjXnuUnq6MqpFz
EGxGFPts+avyCMxDlzUnCPlF43ZdRbU0JrgCZInQYViSBzBOqKtCkCEhNifhf+k2j7SHHNtw/ZZA
ByrNjPbsyzUTaRN778MAZQCit118Ceu2ZZ+fwzZQGMYyikOvVZvJTtRkDzEHV73Lmfz3on5C3MWP
H6ub5ub9m0PbfXMncEydCjMRSpUNQ5FhoYwY1PNBPDQhPeaeKTAiAahomJF60jnXWAhu7MrI2M1z
Lyzu1TeaFqp3Y+lh9XEVH62skq6Jzg8+N4/reeNctfCclW1/37Asv6HiM8BTDKWucOzeKPjia5dX
rnym//hnL99oLXSP43F+NWZ7OclXs4XM5O35WLsHojhcVd/hU7nBZ8Ahn9b5AztdKejlWroICR4r
3VAK1PUdASbzJ5o0QBp4cpYBrQwLhR5N4eO+Yp2sfgWndKG/C72eyxMTb3gVv8AqJIVhGrgOGmBs
YwmHqblUYhOA0BHSFlHoIzTbiKFX4ZdKl99PjabOhEj+RB9w+QFmrhBNMdIqhIS/EqqV1sPSzU9f
CdHXyXQw6FMkzRkDkz7+sCc8E2QDUbGdWv9Od0TUpvswdNRvEg+3Telr9gg67O/qzA3OU7fewnM5
MswHKj3GNnp+o/LWw8inNXLX5xo61pMZsbAkJOGDM/yFQ8jxumQfGRQv7lBog7wd+ZSCVw4CjQ0T
YPVAGnmpD59SqltpH2/7J2MHO07hn6rpcAqwSO2nDoAGPTJavF9fAJUAN4vFyoKplFsxcRusOxXj
LAhiZinCSyzME8qnm0cFZ3KbNMTSAnSgr6WkvhyIr7mQcJ08UkDFnd6N4uqkt7andUr2D2SP1Tud
M2rNRjzOqP1VCSAmNm4UR35OJumtn1HeeU4NADvSa3SRHFgpRLkhLiVX7T46Qp+0Ic0DjojnUqPx
iM3OjikDmmlhfle1W4FF4xuu9ffic6ABulpAGFOEcMQRfPB73SNAStX2pPgjciksHVVt2WViD1Hn
47CeY8kvnuhVCvNn5YXrfpCd7zDQ67GBOfUg7wFWGsluMIHlqFeITUquzo9axunz5Csj0pgLhDXJ
XxWFBzb5UBnnZtMZePHDiS4DQQl4ZDj87G/HfEC+/ILBes/BJAf7I+n0D4fnUd40c8OpuPC2kzds
jW6ht57eYZsZNZHUkiHFDgyLKo/cA2NUJpOqzUsOnhJG4fUMmFDjrhftJ0IPwdzNVwizNcbqMI8l
tW/HtHxE8fwk4B5FdZihCLBO8LxHf2eq/eIyyfVkRFLIO++J6q2mN1ZSH5cSVCy89/DDkrbFNhn/
OJJDi5kHFAEaPXCpMcsB5Iqiv1TiNwD+wQhMnIGk5/wjf9QrF7gVxGVZ4rxvd0eON3E0ByhvCo9R
76w9x0vGZ6szIARjqVrwD+DajVcfjJX74cg56HquNjAseNkTZWNMKLXHOeLgfZVg+CNHARjK5lR5
T8QKRiiQmssPOF5RnOCwt8Y4qL3Eaf4SagtC3EwdINNpa32af27xj0/LyB2Prlt0BpYPZ4p2vqb3
n88Z29W0ovIlYHEhKtYBVxeXvkq53KAPrxHDIZcpU3onoUYIExMjarl3j5vnIa6eh+ZNS1OAIGUw
T1nR6mvxh8pyFZKg7cBIA3CdJUnY0UGDJ8wjLBjZQn+Bv3KckIaWKxk9SBDA66sNkGA7d3YFW2p5
VWA115zAMsqtYZXwM+8yh6rwkaUma9g7jYxBwekpxKPDMybHKqxIUlt7MPLG6mFUPgvr3DyhgdZz
Cq32xm4jzNL87MQh9tJGP2UYtZYJYaLkFO50SVOk59YkSfTHQp3Jbp6NiCetgMWf9p6n5nyOZdgB
/tcUmtQTwYcgRuy/cZwAbuJPB8KjDyGmDUni2Yt8bFzpfrSgEWvR6e83FuNUjD26uxwKFVmGWwPR
kScHmtvXRP09RHAE0+pdVi6FF1ORUi0vUvVGlXINXxJ/R7Wk9oGlco1QDHo2sTQPcKu02InAyJui
EKCI2G+XGd57etTw/j3XW7GJBP5YD97bAAv8tMJV9aNb/9bSFekA2/7Z0OfdRbFnOyKScMrReNf9
iKciBFDI4tkzNB6+jcuhijorFqHT44mlmOTSEzOwO0Tln5tBifqtusSSxIupI2JncuA/72j01UKT
oGVlg10SZHAOrDoprpAhnHxV2F7zTuJGvBKB3LE8HLwWA4+jAsrLawQYEjRM/n8toc1xOcPsR0Eq
aKnb3edqpIiaSevn9UoJN7ve3elt6YW2r/l5jRxclBRVQCR/38f8+LhxKSAXqM0D4vwv+ebJVQEl
TL6uyat0MmtUryMSmtI+GdmYBRI4PdWFSaXQinhS7wNj6UBr/BgJGbHlfWsJ/CBZEx8K6WhAQCDH
RfIihGhSOjrOglj8wqlxJSuVOpNCcax3rn/M2FP2T3cwy1kXVU5qJwOFaZ6n6+x+ZSENX2ot05NL
/jPvKVq8mF6+TCAdKK+Vg6raMwIW3rw80fHjE4X++QTeepMtcV6ktq/o3xOJMHHzZQSRC4kJfOe0
Pq/bo+KtZTGBmbutKFb8QWfFLuo4Obu5p0YpkyrHeB33XXvBfb6VKDucy9qlxKLSIyiwgR/5aIJm
6kPZRjZQM8jKk3PkRhd3qvoLwYoK0r1jX3PiBA5dGahW/NIo7j40CKitPQVoTEov9fokP57LMJ3u
dcEBsnBL2iLiARztBLinGb/F0w3Hj3frfJoPXWjvg5CzTLCE2k+F6bylaCwzAy1YFIYQAeHdo9Sf
Sl5nhg0rmHb+SRL5rtcp7p814S6KltYhIcIVtoBL7F3V+CL7+f1932jjLDmemc3ZPRMHpSMVA6C7
e5mvV3CWwJYvI3pudr+uvRsF083/oS4hzY/3WVdcXPPm38ZJE269M1ADcFwBdXM9Paz3Nz6lZLh9
fA7fFwdxtMUaJDL9MyvgqOhEgB8o7wpru3bhovaK3igwWMBzZNVqfqafenuhdY0ZXYarfWBGJ79U
ougxvDBqpJIJF2RhKWJtg/uFbAxDq/buZWGKqtBwA36Ny9gjK5IE2rRp7BpmnOxayF9kh4b3/0A7
f0P1dFNOVQcHMGZ2lX3Ut19xEQuy3b15qYBpOWipqwZY7EWCvSmqxsOtCsBiBHBjCZO0RTJ8Bect
GOf4vnnN3hw0FVDwBRjEYriwqKRtK8zl5BnacDR5wZLedFi668Lqzms2GaR9MyKpl2x1KoBdKZJJ
f8eCQTd7vaCyEb8Vi6StjU8kJaN+M5zSz7NmzssPk31re/xygMK9V6smI7ajPEvqSHXZYT2nyfFj
KwyWUhBIXQYggLW5SxbbXm6fDJ/wZ2KKK2ZZS1yZ06EdjcAKGwa+ROTlPToHwIzZfvgUS8oLoYXu
CmsR0ke4KxjBgRiKNdkORRRTMLwIOwd7HABsgXJvq4Wqt5kFcshvUM9ELehwHjjVCIqicXeNqsf/
Lb1BgaLBdvO5roG5g77dnFDGYu4A9n26tbLpIX848SGKOLqpCpY2U3Idnm1xe+TyW0JrC8ZicXag
GFKcuXkSbFz1ebT7vqxolm3o9SwyJgm7KPhwE2UrufGi0jIIi5aRshscK8wYPU+1Jc9i6eHZknqn
SNr1w8OMV4eGhuFP89eaunG9XNRQRDBhsJXexhajPYNlVkK3hk4OIwTrg8Xq436f4GwfMiCs+tPp
CK5oGuytKLn8pFtZEJesItqdzID56tvjZifUe9ofwRa2T9F37hY8p4tNCwttvAT9aBKGxmePYUMi
JZzh0pG/NYGiDrW30zAklwkt8XyMrvrCOxDiP90Ha7bbd/79JhkN1lFeTTEzx/4seR8YwE/+UHRW
mEDoO/u/TkkudncY41TD9QAv2fPuQ/2e3NIdcPtenToBmoiBgI9cQyQe9FrdLl6JymwjmVmhqF3k
ggZjz7ObpxJJrpT/NJZ06u6xWu5qYfX0RvQELc7w/xs+yhDFwLU73ed9SgOXpJWJkegl0GV9X2nB
m1U8bHIvXSNyCLc1tasbAUGD6M14iusyopb43rJP4TyFWzq2bRcncjVlQ5TsyZyJmE5Q1aNibgAb
p08KJtUwsuAG6B2h5UrUWNxiTupop+5oO4fl7zVUQdoOpIRIWRHAMg9aE5K7P/WlenV6mpkmcla0
f/n4FIl2mWpig4iKT1YCcl+lrxucenAgomI85v5NVY+2FfGoOYkFQtiVYPEpSWgYZLulRNlb9LyC
ilgoB7nWgNXHBIZXThmuF6WsovAN6f+rV++ba+wThJewGzGupT5GOnglaGE6W+4TeWZzt2QkEVID
KzE2UxHE/0l/iBJTFt00JBsjNqEGdHjRNZ7cehkKLvq1RbPjCBiYYWMp5XsaYjfheZSCnDuWrOX8
tZVYOy15HeEbs4eLzJRKZ7h4BkjRDlACK0W3+q/M9lCyn0VRJThJM4WEW2kpCtRKWeP8r0Y9ThsV
i3V21OhAEtVEVOhsEYFMw4dkSDYANfD/x9/wA9xLivEzOZEvJ9vMfG3tnXJw7nx4Y1Gc0DwYr2k7
b4Gj3H06Y8ctwvEi313MLTD35CJPFbkBJDkXduRrByd+Nun6Cg8au1kqbw6OtCptcHhuJcPHEHgM
ee3wI77Cf24f4WTGM8gYOdn5+Nqx96hBrI3zduodzJlrQ458eP7sydu37QJwsFhq7lM50gbHQQxy
nd8xyMeEJyNcMU3D0nsdYuLaI2O/YjIYx5stPPR0NdIUe+qinV6pB5JsLaiG9SSnuo3VM2/yn3lA
GCXlfJ/t0gzE6juOOBo2BJEdlklAMXbR96pSP8ElvbVq+xRH47LTiHb1OhKkWyyFV6TDhgzUItcp
oOi1MA+FrneKLnJg3dUX5Xgw1AHNy+Qx4CM3diM1DMs4juF/RhzRdG97VAB6ppiQhcia0TxDyW1y
pX6c/JkNOHKT0jaABa6Gt+DD/Jr33xrRbiKCMQtEq0E786bOcj4n1B0gur6NFN2Mm8+koYYrRVdq
FeEJsT1Oh7mMS2kDAjbyD9KHEs3l3SXRekhHj5f0t6mr8CjJgt95+LoRAi/5xug8/3E2pKxB1mXE
B0y2JFKC1q+vW/3AqebeIgM24ZxjVB/vaY7KuvY5lKzSybeVwNf9SCHlvs/TGOC3Ye17vMBj+xXw
v0j10jGnuxCXOWXd9LdCNdnaPd1M17g/ZoUjuEcfebRlzR3oioxjtwAFU3Mu2UbeMU20tr6Jw81H
8piJ7a0sHbFvbkEX3Td0+s3ls/Pw+OD5Y+j47Etlr7i8dT0ollI5LgNT6GrpyRvQPtZ5H9stf6QQ
FMNb1D0xb1pts6hcOX6XZerc3/wwWs5YW6Ghi41K0cwLB7eUcvywtfWtdaKekClFfVLq7P5aos9Z
Ol4ZBjisTw+hq3r+njsGV34UlRk60z0iyp2KykZkPIK3KJDJsW4FKkSNCZy8o+KW+o1GCPGqgNCt
t+4tdetIR0+UIdAapahUcdjSRLaFzk2Vey6eqIsfh0tnCuq9pjDpZmH46IKDCgmEKOzxVzCHcU2P
Hs986DEPBO7KLxkoVSguV3vhJxbgrfltsbcxe7EeCMACy2mbh8I7KWMdV29xZ6xfMa6Di2Z7ItzC
Ll2oC6cANYxPntf+3vHI9ZZWjKBjcImmK+s2EoSNAhHGnJeQYgYW8C/4G2rsrMxlEPuncDVVzuES
Q4ja9PS/qauxUBwnpxrF0T+7vj2aNj3ZfcJKOYJ1QjnXsyuJaMWarDrP98pdyOiGLeAieNcCT28Z
rqzTClg72xhgUBKRQdV+iMFCAlpQwa4TgDlKkJSX7OLhJIxk4M+dVQrqjHYxeN1ApF5OuGmAVCxt
ZzTL6y8PwGV7+8ehVTCPMrBXvixoLDqrvnoTsDdLZGo2G/C6HlBNIWxl+S7HKpD7k9QDq6xGNpSB
o50PM1ZgcihXJX9J0heSiwYhG6lZGC8gsBrPGkvctJNxxgUYZZG23Ue7o1Qa2UOE5d9o2Df56R8s
sIlgGxPi3nXKjFPeQlENShhZ/6f4vepAf9QejqCkljqIzU4LfEWaxpqvj9DlYkSv2atEcw2nTs/p
dCFEXqJDoj3uRHYVZYb9HasYv2KBe1E6HRJdhrDZCnvUnARkZLRZSC+LxTI/0UYlysBkHF8TIE98
6K4jANvEOKxg58BfQdNbHeCSx+eGomy9smxC14lzPz6ZI6fR2VC09aDopobbiHN0HbC5tcML/9SS
+eCGnYooB1YrwLR87/TqtE/6CwXVrdwiKmFAqwOfbZDsW1tMyKGukGvF24X1C85EInakzifT//Oc
i+qxQeBy36/4OoRDtmD5LOdxeMGiZsa21lL8M9Yk0A5OKx3m9JQQdLcfLIAxGxcKn5W/7tP8sU+1
Mr48RPjRiFBHvJ8UoohBUiMgSkApTLQpmA7BSB5a/aD7wpsjHnROf55VvAPqpmFt2OPQum/wVywP
QOeIx+3IYh5X6ySDpyKZRSd5dLHp0Y16LF4+Tla0xVMgbr2vyOzI/+JSnqDP46joFDGKB9MxrE54
mssKHaEUD94FfmywTClbrElV0XXnsqB/1G2bjF29Cmyo6BOvEdY5MEZDDihb2m/TCZGqYTjdZNXQ
qB5TUmPJ6/9pos7B1MqAAZXX7W8R3HHhGs/Uts1JH5qd1It/MGoQHTRmuB4q+TJEecH1jnQEnnGQ
5L3JAdH3yDzVK1ARKl7SDf19EPgWsc1PZ+wM+vyUMmlw3cwvQYalYPXF+uKoQrwXOiqbe/3bSgTY
TIwhL643SMUIFL7oueutfxu7633tUtZ+rxo2iR2DLQeE1lOTDUOaGlXNmhTlAe5CG8yPvg69KIp9
uI2lYC2NdXGS6IcsGODlLHGqBFP6qyqTxTYp1k3mBHC+wIX5laIOYeWCZkJS6PrkaRuGwpWDheYC
d0qBcYzF77v31PBMQj8pSpEJB0V4cQsDfR0i4RoFaoLqKXis1Yp308eaMlOLjpO/wiS6pnt/rjA2
Bi/3QXIZRZ2bRGDjSl69I+/qn7hqZh0sBcvlNzrwY/6k4cssV2jMjvr4QefkWdX8Ke+mhFhe2FoY
i05fU0OGHADTVVk7f7MX92e+JnPQ1dZRH2ANNxNsYOAlx/pnxDvPMBIju8Uu1xlOkbHhEdmbknRa
w8hP6HSLo4JcUENM4MlsvNEPeLffRvS7aLID2RdyjYQn8elvAtNKROhTOHTFqbW2ql/IHiBUgycn
5sFDpmCSl/O9mxaUIZumUstodnT9qfvhjqVeDI2tvJO74DO0an5dVuYYMVdkYHDd6eZXRvW7PU36
HUdgfn1shqHURS2GuVGONM/rr388kyt/bNAgvtfG7Vz0rcbhgMSmLIv/J9xWXnIfK6Ek3cJkprQd
epm73L/Gc6nK5YvuNpfteIJotK3pUlBTosTNyTBG4xUTRynTnqtDhy8FS7AFAyX13c3bJkFpIDLa
5OS3m+encdW6APF8DfhgMwFbT/dpjhHfJ+VUQf8qoIvfRWThh6optNDGkGzHOrBCjg8V5wiphUvu
xA/5et/jdRwZv/DQiXEL8C0yueXiMcvy/B8IiNrCDg5CrluQcsw2GoIsjhXXUU/5B1nDj8CMKIzq
rOQArII001+29MCzMIBhzUnpRH4+kxjnwx06TngtOp1GQ0N9sg0nev2Fwz0hzHqNJBwsUMylEPdf
u+IH24GKm5PHmB4WP3+rJbC3RAD+ZjRytveyGmrqRBAxQWBm9YqOJx3wl7M4x8Cnp3mlRtUP1lgQ
IA5tlN3kCdm5pBK6FFO1mAC4lapjChA0bHtvOQnlZIAuqc47EHMk67d/71NU8pPPjnP/m3REI9os
yQK6fwb6+wRYLwfyqN0PuDW2x607BIGPkBiuWnVc+ggMLUMKPTs7Rp3Iu+EHxlbpLlSEi6YJ1Wnb
KX/hsIAU2IFtxxwVu6cNXD7e3EsFN9UKq3WU0CyrcRM23IZkWBDnryhd8WyTl7soRxGqc0WMxfHy
dhBFNNbDsrXUWU3O0ezVBHnootwG7iKEtResuV5qeG7jXlsRnOuliHlQ58afSdGrSHCmNKU1iVJU
pK9jQXSL75hm2gdVTZroruEO57DP7U3F+5I1FyyOIGwQn7NVn8c3DyvIX6kfCQl9dH0qxLLHg7NT
m5+eSGO5bCt/qUtl34m57uabzaJ2gheSD2tVj95gic5Ph9niQVAlC9c8YeCZXWBhnt6x51VFjA5j
OeYoyuZqC7nBboOI257rPxVJV9Ma6pZ8P1hxKT3Ne64p3cGnJt9e5isbMXG7XK1GNDJ489y2zX9v
5ZT5rc52mb1DN3SV/HXJKB3K4Laobj0fUwWcvDSKu5NxUFawi+a83IdhFDbGlHUqzsnqy38MZBGC
Kd6n4E7HBoBRgYtR3DMV33g6OtYquxdCok34YYZlK0yVtRMOpD6gw/IVW5NAQEc4myVqLCbNaXVs
4QunmeKSB5z4hrkMyrExR1dHM5Ll6PzmncKssZ6/0E7Q5i4yNZ24jWLdyk0YtC06CRy/smFjgkCT
zXry6/5lhytMNXRLbJV3NMIdxoGPKupnxNNIFHmAJnkyfyuwckYElEvlBsR93rS8h3xZT+Bz/pof
Q1XiDtK0xdxUlDx2Hya+8JNgebldOBANp7D+DKBbpvXZTfm9ymHtOl3e9/8SRFTbrcTgSrtYt+SC
hOcUga+UDz7OznEtTIHqJoEXibD1IaQ0q+ibM2TfrP34XFaNdBdedHqsdZnijkurIEE0fPxj7cDe
OrWxBsL2q2Yj3wEUYCgt/JiILg2CYDRqOfFpZ/2JIa2G8dlIf9D/Wb41JeRPzW3eBsxwYKG8h06a
ElRbvgKOQIuxIHbtakleWemIi/SEeJkY1ISE0C+kL/PChpzIWWi0pCXm5VP7OP1bIPBpkhHDaEWf
yBeAotgXSOU2at/8qEBC0lcrDNQAZxjgrHKNUnfSl7ZyiM27nPrFW32AjYKXI/z2yIWxBpxoCXzW
I4LdJtXQra9QoFSHRbSg0TOFzIHvczPcRcPtxRKE8G+zqNzL0Rf96CGwaJ2dh4lmwfWpQKYdDsOi
1xzWW/Gio1mgoEpll0yCeouzy/pKQEI6z7cZ0cwBR45y4X2DlNJ/UHR5tgQ9eN8BmZKNRbFd2kqe
esD7FQ4/2flsSFmIG6NEl1bt/L/Ul5w9cMu9CdaBuImAA2+zHor2bqm6FgiLT8LymiIFE/Ik0D7S
x7Q0CtjWPJYEyoCRx4xERNzLyPzz3ev5ImC6I6nzobSurYX7XFR1QQYKsjVBvvclvMV/SA4aZ2th
WAatXqo5H1gVPC7QuSikS8kjG6t0kiR1SSKALC3WKzLM3QFXlr3nB4+CbkSVyFEO+1Wk3PLwQkT1
ZVr9NCLMRBBfHNHEi7mcYf8CcZr1J2Z8y1W6qMNhH4rsV96nKjFQplVyclKxsO3NLcSX+pMQs5BG
/RuweLBQxGiYjImq0KZ44XXSFJRNRw7P8g7npfWGgeCJjRn6y4mU1MxqbmAi28dY+Jhz8zI3a2bv
/bjxMcIxn2EgARVrbchjWI1G5ZxEQVwZVlT0Dnu/WKZT7n4Li6OyzxDVJ7k1nlC1EVeOq467s+Vy
S1vAHvcJdeeN7UDQ6UwAXHPvqHTlA6XP8pUDsuRzrCLBke37Fd/t00ktNOnEqBTqlDHBosUoJSBR
sPu3unKD3o9u9qgwz40AKEmr0F9TPS0AeCb86mhqA9xvmhQC77lvPeD45vMoFlK8dxD7l+fM47Dk
HtTZVvjpO/hxA+zEUbejszqplN3gqVbnjri9UioTFRSEcpgCDBIHCXb1C670fzYtt0N89y7d3jIV
KN4fkYhniXT8OwwvK0XUZfLgJSOaoSBMCzM8hakgcEnqLKnRde6CPjNeM3ghgBhW0DDjlBgqOuGt
gB2L5/VhupbFIVyMwBsHxyDTQg90YWRFeLDfCImQeYQlmbLtaguoyIx2OzwFMK6p/O7kmI+/1ryx
7HCXsifJjKyuq+ZZwr0tvXFPZsFJPgQCOq34cw6jViXB/audBFwBDt0BdECtZFan9Qt8FuRHJQTz
ItoE8hWh+qeX79fOWEiBJSASW2vL24IC8yhxDWoGjCS/5wF2E53NOw0tRIIQ2CnKccoaN/aCfIyy
xEvx3utrBPKwqs7hmR3vy3cPiWwaXb+Y/9YURarFuP5rD6AcgxCixqoGl+qexCINPMSUdX4QQIVp
153k2CS0G728z/JS+vVHTY/mLgePfmN8AHVP06JVveAIScoGSXLqVVitM0izWMuaUN7jf+OqTLWw
96sy3ehc/M3AnVqP61DhiBODe0bmvvviRN8nMBcIkJmi3vYWCeLo05hAR0rfvKSJazP/9QQph8xA
Xv0fzSaW2j2dzev4csJldwqHr6V1wCu0/LZYHnGzuq1dc2GzERR29kJIeXFJRPTIgfZwAJqj2N2d
lSSW2i4VmiRH1RjnoeTZidNBrbZMzY80tyA/5Yd67vG9YNMsSi3/IIfGu+GptPf6jwmWJ5Ljb/iJ
BKqAXhrbrJSsFtQO+hj2A3xG8Kkco27dx/5wwC+9THKnoRhlK8FuSB0p2wslazcDZDC4TeWF3XHK
0ehQSVwoEXnvYs8A37rhuocNe7BwxQTxoAuKozBs2gdSXcH+OWlDmBGAK090RO8h2xEDI+csMmc2
/1/ZFVQh0yInpc61XgZSGVHYYg4ccXp6AYBjXOelRkQgZcx9ExheFq3MqRn54xvBbKUuV1TjQ/8Q
9Rig5JoREvs2/tYuDG55YxWEAEKn3DW6P8Sy1irzTOu4tCAsvhuZwmTGasuqhENxWHpUEXlFiVrx
aOEGkr7PyK6Az2ya3XML1WsQZdcX38bVOHMrGzJv1Qw5SmpMGnMgdApWiQ8hlCwSL6fU/dQEDx/x
OEUa3KIf3RLlHgMCf65IAUSTJOJxnrOVUdrF0ddr37lKk1y3NVRIEd2GlXFN4moasZ9bkiHGBGvu
ChxB3QqAmNcv6v+7yI4EB6+jYbxAU0rWFTf8MaMR5ulaUTMy3EE1WfeCEf7nvcW0x9ExbNATrItB
lN4gJmtB3uqdjzZcwai9UNOb8AiVxulpD1Z7IIIz/R8y6Dk/dWuk7Qu2Tbucs+5OS5UdSwDbOt3U
yp/8E4RSRQTNafEsPuWTn68mTJXiSWrlgrt241sxSyHBo5EEixLZzTD3KitWVTNeEU9rt9zJkt6i
fkhhC4MOlwZQza+WA/N93EVse+wrq+RYM5ucb/B5zcpc/9bL+v2z48WNgLHmszyqfruPwd/gLQXL
RxZb4a+TjdCdawJilcpJJb7riPX++YphGeglZTMJkEygGkfdWJND5CnhMG2DQv7gj+w/i467EC9F
Dpk09DMRlFVictIiWbBpozGcg5mA+vVErSYBFwdsSQ03s4ouxiaKS8Nn6Uhn6QZ9CrDVZBbWKgC6
qLs+Xnl15vmknAB+NjO00HQsFgyRFSLLwK6Nt65Z7yQkeJkQUSV8Svb711N5yN1fYVxtQqaxOc+x
fsz9vjBIESnhTQFeuD3vGGCwdt8CC/G5B0cWw9U0xWe0VE45c/5nDgNbPO1701c9OlLqN+FbHPeb
tVQxf6z7L27U3HXQBQBK9x6+QpC/uwE08WbsDREnO4hJYlIsA1rPdi22FkxtB+83hFddIbG4WDOK
IOt9FyMPaLz3b/amdRIZx+QbSJespyUxR9qJ7q1cW89xr1WDWDDLExsZ3aH3HV3TjgtPs0+mZkc+
YU3HXpv/XzBHf1TpVVk46/Y62qQPIEFKxpt0SwM/x20/0kELfYUo0mV1zN2JKPYA1bKdNeuvOArv
fAKeKL1xj1TGoTHzPenxemdZycnH/2+t4CqMEPD8llKBjYxitpBtnz/71PdSotCjlEWu6E9BgkIR
o/34HWheoiZdoCP2US0koRRwCqfThXsNQ33NMpbixFXaQbx6IdVU30tyv5s+GuALI4cH5+ewO6tv
eguKKuMljdUROCGzz9qD9XmAQpAoR4fEFdBtWCBaQHgKQyEeLbC2GWzNDCeLqpeo600RDflKU7dZ
5TZ2w+a/0S96fSMlo6k0JtIPdXYoxh0NprAfME7eDKD0oMMJ1XCuZrJ4KdOlDZGjeJg6abSMMqix
qKiqh0bCx2co8cETvXttcl6VqCPlhQFWKayqReHYqSl81Bt9VhqDcAy1e3nb9hnbSDeOutmfnZek
tD+kt0f/BVsxP7d4S2jNns6Aho5AaeAhuYvFDy/rNFQJuLhOXnSS81Cqs6iufiReP76cyMbldicF
O7+GQOmp4/NuyRubTe9YP9WaqJn+cRcLX+hwBXl/j9rAk8gfadepUf98/PE4AHfGvPpL2b7AH0UI
dIU0zV39Bo2nKn5geLsmOstJsfeDtEMNPMM95kqDNdwEkSZRRiBcXv6CxIAOgkIx7/fCMtFwLx7H
2q4idhCVlFF2DSo+o3Syt0c2P4L9PLHqP5PNhgsgqvitjogQeaoEYoUm5NAZq5Hq/eNYAc7FqZ6/
CVrTYKtC2qHtE5XgWgdNf3mNQ1DaYFhjdzE+QnQY24R9Ka1GY8lGsRBoYWlVpXm1U5kUwLn3L83k
x0RTgL/odCLFDq8Kw0G4YEOUSsQSn0xZ995gLJ+qGDV4P7FLnkiLDwDMR+fIJJ/ARFYFmPCycVyC
dwQ7Hxjtw42eU6xFYstZVM24HqXGekH1sdamRNNh2nGEdfVxETeSCp1RK0qHQIcw8PBqARmCPzBd
rVFUWcu5lbwxC6UnkVSs2alxZFsRDuUTUo7tTdfe6n7qaz9OEuQvQX6sJJPXl3YmCLljKQXgGKyQ
0/KHO4ZQmVKO6SxZ70j3lMgUpEjwjN0sBNCiDXQlrwyzz72xRVz0UmHbWfroCUe37i+WR3CpXMeF
1yqNV9+2ncS2D/nMlCMv4NyjJAsKfAKCEr2BxYcqITi+axZ9trJLbqynIc4ViDegRJMG10lcYchd
2QOT/MviRuV9CxwaSUetRPj8HF0Dze2pvvGoFv1x4UQoYfpXflVslFrBtbg9CnfIJXnppO2fLaqy
8MVpmxpRKMxrnBl+XdSoFLX4Iq4rA+YL3VruxAZvhXdw/ZOODYW5M2c0/7uDbz3161Qp3rDEAgMH
sSv/sT50UOEej9/TV+ew48wfnJpoFSm727dqWbawaQsqDBDnojySoF4t03WKceg1GOkgp88tS0rT
O8O644QjLQNyWxVeNjM/TqSE1fpz7iBUpK5VvmrNsx8cDb49zO0yfSft0rNb8Ayw/a3G+jOZi8ee
P7d7LQRkdYEE6VLA5iOeC6yJNDYU3/IEJus0u7dn1VB26G4xzqNE+6tORqfzsRw3TXLNafZjUJKT
HMFHkX1aFNNBxUiG3i/AlsOVa4I6W8tOiLFtgbbaMFadVLN9kK8q04HbnLCRClizRUALYLbsIqOY
JxqBB34SrsEIRpZ4v13ilRiNTqR/CF94WqL3wm9Tt2yIpfWG+h8S69fmm12uTrpgs6cCWo/Rk9xE
EXYsNnzMLXAJxyrp5R5T0FiLuLzFYfozhTI0N/fN0f09jQLRqUASIlqOpwpLzzEi11ofNMWj02OJ
QE58xz08DTEZnJkXJS3jvYnMwLRmKM7ZLF5cO4lCL9aAFIUP6RYQLbxQDlqjzOOP7MoCKPda/rpG
40silGKijbBjnYYR0yylztUkIC1JjpNvnkVqm7JBoPn1wLUggWwzw/9AmQ+ACEzXLX1s5xDsihgW
joA/qtHAGh4xgm/s1hcee696iXEqJBStLBfqNxNzeOr5yjxRV9Ic8u0U3ptWU28CKVfNa8dpvNi6
ymm17gyADesCLyvlw+XOnLEivp2cgLycq4VUipkT9oPS8kwILwymHJvXTQMdvpLEOKCATtHd+fZD
7d0GgBWq/t5HH1cWpSbIzi3ckAgRjPSttxoRWsZkVcsokjCYCjO56TZNmKJzmp0D4aiV7s2P+H6B
L1ohCtal/2XGxRY1Zb4qVe9+Zdg3xnN1go7UbQ5bDFyLSFca+4XX/UN1rCV8uRr419lipvhgYJRe
H9I8ceYruNuZ26KryzuPxZrzwuwMcat/3ThjsPGiKn8xbo1MCUOlfdo2ZzywUdUvJjFLSxHrFlfb
G36nIRQpDHsQ2bhYFOTUh2rfIK/9jdMlD5ApOF6jS5QZQqwstS3uMbDWKVPM6qRLSxYSu/LVNGve
IGqwtcB7Ue4c4vITZjxIxpnp4sBxI7/DYAp9PYZuVK1YOTY/tNW2hP7v8DMlYf3kKpYhd7lLy+yh
tYhIckwvIcE3WJj9Bt+/t0+7M34FD6enmBnzcz6+dmjEtgFIkuauY/NG3BByjj3VCqPwzSvfUk57
ap0tWAVgWfx0zV6Vr+q7OnLdOu2SVLg47VBA700HyDy639rxMgLQd3hbQB61lX4VjimBwXexZ7Yv
5l6vs+HtzIo5aJrL1iET74fOzp6oa+YUQVMWimsmhyfVP40DZzSprKLvuakHqD3iMr4IuiZCbdvA
iRBg7sl3OsALne4gjh7RC4QHlK183mUpcVPqD3nPy0uOGoZ/ypwwRCMS3nErCY3bkBJkOw+7/gAS
SFmVSxG1GR1U6C+fiTTELXq89haVI0orYHlfhOtzuj0AKJGA8lTEDY5qN3pVY3QXPHBw7BdihZq7
BYPkV7ncpBIuuGKl83WpCG3WnZi/QTT2fDzdQquzjDTZlD5Nxd6Noa0Gm+TJMmmxQhOjOcHZ1BAU
6UzdAJ7VjqTJjqvTB/xBtDxvb5emqc+I0D0eJNPkO0P3K37bNJYHzXae14yzzgF9fqQBGwJwb/pQ
AfCc6f+NNPIhf3/0owe894KHqhtK7SKboUhpR6eIi6eA/JFgobfqQD7iAnbymz7vs0KOS+pwYYb2
TO61oD2vEwD05R3Ijpqlsn6GwEpP4GwnAmc+YtFe7pbZ0gi2uD/EE/JOGW1hBH1P+YhvxlU5tUZA
eOoLIgFRlAWdH6JqjFhCfHzP3yQUfELk2Ii6KAviQ3S5I+t9A+jPJmW880bzvMsJND9mZIkU07ha
v1YFDGgEwv0bwVCxlvJGcUdxlCcYcW5Kzzhdh/WKBRiwSO7aWxcK9DenbjwlGcc+MtQirTtY3eQG
a7BBKD5IG1rvyleEFE2k3+FnSWVplvbPAI+UYW9egidVGYC5vsiSFf4BeXI7OJAmalSU15/sjj1c
iLJOLNB+L8Wts6P3wioKOv/9llsc4IYwrL6SrGkjPTUJk91A8uX34Pho6aTjQVSItexY07KDg1cN
w525DP44efuVr3iSfmU1goKwp+DF3TNXGx1ZzSyuxX59dlgWtycUpU/VtNruCp23OP5fuo3Egu7i
GiN35fK91EDrK8hwQnFSMZq4mAB7C3dcfmwAXFuKqOz835U4xNQ7CitI4BT2nelFAG636GD4zyOI
lq2Y0zsl1X6eYpD/aKLcwcwApS4H2rNyCrrLWLoso4kmNHGW5mTYegNXDVRHYAa6cEfEUuULjlt5
LN+KBMRCLd5zSwzSBZrFYSOo+E5ITWsyKMI/9tGuNS+BHPatJYHjhS/SFfKoRdpVPo9zWcjR8BK1
Wvjhg0MAKFoy8S9DSDLhPCV6ScfxjKee2pTvUFoyhhFr3XKo+v8osEA81YHsDLyZ1ghcd3nGz3U1
UvWDMFrjzVyK/iFU9u5+MYMO3FYpgWsBt1PYamXi9ZErZBKiQF/yqjsCSBA0LGo9F330+F8duekk
nfiOrWszfjGMG9WpT+x1kkWGW6XhCbjbCPbXOvCmqEVnRALcKafgkOd1zMnR4xCUvYmjHzOd9DnS
PeMhvkZDN4bCJe0l275p562qgJk+fVpcGnCg9vghHop/1bi7X8m/QQb9+Irpa9LDa1w6z9hxxtk/
udtUMCaIdf2znEKpy+t/5+Cf17USzaxijjHr5qcwyUTvlssAKqkjHH3/5zERZFM0VAiBYt17VJG0
/GuOHhhUCHIlF0qka6j71qQMiKMlcb2KsJgfNw8OLgC+yGou6AMd/s1ogAyRdapf5yy4jN6bn5QF
PvGwTuyG/lOrLKOSxG8GTU3/6EixPYhftpCh/oU6C//9q0+sCDCbII9bvBcxlTrf0E5h4UKMVerY
zH2WOP3xzuHYxZsNSqxwt17noCUfVyn9FmXbH9Yi9PoDL6wKNLflE6mXA4PUmY8a9oO9YgruYyCz
hFv+RL85zmT4GLJ7MmU1sDqSrIqzcetguDOjuJ3QVYrw2isEj2HW5Actkeyq4CI59CiVPP7OvjCW
31E41ecur84Gl4tH+wv+L2T9RFl3G4QRqZBPWKg9QKgddSBxkjz6WfkknU5cUfLVYg9MhOCtXEEk
9OWx367AkPMY2YbxRPEvhLbI95qV6tyJW27tcUmpHyS/+HMl3BkkU/6wY5V7uWJIIDAjDA9aUFXl
KXpd48vpUG0I4n0QMv9AHzoRE4iebDwAkcCOs2dzwdJNkEpsmQFamez8Ax8gUbmq6/zQFOo/zVl8
4j/kHD2gRYY2zEWAy4Dad5yepRvp0YsOl/9/EM/3dgDY0oixFi7W8gCtwsENQGnlpyFBdKfDnY++
wM609ysn1BPTUJ7NVpC1MaLcdcRpmQ6CQlSvvqsRBYOxGUIVHOLBxa8oyM2y6PznrB+7eajJgUCw
XNjotDjWdrOEqVGqeYBKY9MlfUA1K8ih+UQbxT0z2SEUHdqSfZsU12/MFGseAk/f47jQjUX71p6V
b8B5gpZb/Fm7dqct6XTHgWV5YGYlGra2p+AEtmKNGjTWoSBE82KptLu+8C3CRev9tbIsGXB0SNM7
y9DCiTtYqz7Ko1b++G2YLS9qziAZYM5AzO/jvfL1hbtNlisImKMZ92JsOg1aplc7NeVaPWZphqyt
CfHAH55LT4kc0OjKYDRJfC6Fz547Y/GrU7KfQ2htn7dmdv0NJ+TA7Xdcd5BL+c138rakm3Q7xmde
zt9uHv4QYYVCryhNm4RwUDSSi9TPAdVPBXYDfy4VhmkYAXMI/fCrJtizqmqCmLd4yXRhBi54YXxX
wTDqYgkx9kbo2s6VLg9c9HiI6ZFng3GwG1A3BSd37rYvTsXP5VXRQBbhqB7tJqMj2d+Kok7a2Gh4
/OvgkRzOS6+DQKj1fFhadSJmHoNjzUM+oRrlPLFjM0Tw8HZPgbhN7rT+QSxcN1J9e4M+LuFVuWRj
C+MUtIDUkyQ2uLQVk/CjcV4h9mOSwnCjr9OqaYN7BBoOG+hqp6QUP9a4VmYNSm7RnDSjxquyl1W3
nLrKR99xpD/1J9lxGMLzqIVt1OF16l9jP+rw3Nv6C5qHArNHvVzC00cDupi4NPeuNYSnoVnFnb+f
gl4SqGOmIWhu0hcP6D9BDDAF13QsYP+5He/0LwTEdO/n9H55PHh7e5PWCz9KSeMLtDbP1O+VqXJ1
0d39W7s2mhcru8I2u2MNivjvdvp6exzaU2MHRAPh4YhKi12n2M+ADEUXm46pns1hWiSHYsFl6RpE
TmpzOO7Qi4qN9NjbAmtTWzbpqHkEDwSBOlE3+c1AcUZzm5jQ+EVW/2NyJkfVm8+TCUSZhAMxHZ1h
sEFi4PZ3Hv5VqBcFS+yfko0QkZBxMwbC2vbgBP/EZazi0a2m/9XUFMLTwUmI/vPzLwTy8Vd+ndgU
uaNh+JchYvIdlAWI/gw3rIOU93XOpv8QidZXg3dVC4d5ueuI/TY3XF4R4vgEQpP1qngcRraQfXkG
33dp6/piqojRuucfBqS/wX40+DZELrgKOYFd8Hwk7pioNPycDhbWBqAqHNAy85SLEw9946KhaQ4O
z9gD6IqzywaQ+0Az3y3SrPQR89qXPvCY1um5zl4LJLIlLFA7PyYRCkFOuwBb8xu6brLhMCN6Srdm
VZdyNsahR52cKuTBuyIAFcQ9AgMeODbsj0b3MiLvsQfkDwbX3VsUdYvP74OBVrudHrY/bRUGb4JU
E091+FyPnPOHLVxFf52gauSoJqfEbHTRQrlCNcblAIXR0R9c4E5a1ij4wVAP7apUfaZEpJ36yu4E
L9w2KTkHeZS0l0eWMCbJi41uHM5RbReaQ3o2PrF63pXBjFOxvBPgFLCR0kgz3V7V4tPIeulkgdnP
FX1hmrmgmuUNycdjp+G8Jf4BYwPnB0r6qzfsahL0Mnp/9KtNwTIaHL309p/TuRkT2lCGIQUMAFmF
7RyoZmfLPgW8Smc9wT9mpYiwaX/UZhCwLc+VZ1hZ+AH52M4GVQqOm5LAw827BZwT4l8k7ev8WCa3
6Rrvhyt8Ax52O/zhZMo66y8OMLwTUYtLp7BAa6AyZUBp8RifbwlXd9zRNiRX6aascl/XUrDqQ3PP
9tuUxocbt0hRsxTwszMKktKPgoJ0/ANIkWBHPr4flmflpq+XiNDzQVIFGWqkZNfdnQo+3Ala1jW4
0TL0Lh7gHHTpFGPHEMcetpQTV6Eol7QiyFNtoXb9ZFXkTjuC9Rn248jDmqE4pvdb73NvAfrlPS67
V96oDEDLQWTYPFknbYW9VI6I+E80BjXh6ot/P3qrxKTVQJfr4YbYSj9fJOnpu66KjAFAjzPmY3SI
YUK4nbWB3SBAeYcMJj4CJWrvJhXdt5uutGJbMQBX/JhSFz34W09l2XwTKqWS+atW7rQQUvx2n8SC
TiV6CFu90ErabvJ8mo3xm/mVgpCtP/FZDrCt8OMstWzGoQ67h87+O8+niPvdKMyQO/6AbnYgvGMA
6M53SwDSDPoPchN/DUj8zA/a2dsr9KewxvGND0IAp2OA6lkM5yoIBk51dVzo2Ug72QERhTVj/UPE
16VICl8jFYoPo6PQtpPcKEBEjCCDbtOAqb+mqj2pkVyQXVDCZv+e780wOi7jxWddRa/bi9JsFKYc
+BEoJ/ZatMJC2jTiUOp/O/KqWQp8BqC6XWjCJQPSuloPmf1QKvPAKjsvh72750cCxDzVp7sJbqGq
dsxQ28uCGayY0uRl1ZIHXj+aK/1Dh6OFgfd2j/v8gG5xRmcHMiQzDjrRXaeyp57ErWvXjATeIfqm
tnFA+qpkXOwG6GSW1ddKrOOKMAVISc1Oj5Oe8uJ//4mXQU6u60y8zVrdxk5/ZZWYNf0AX3UDGAza
V5ffXBrG73ryhT1uPR6WXvdi2cAdY6JkOLF828o1Bevvci6ux/ub7MtjWJ6wiz54IdE0o4fo39Rs
0Dc7z27JtImZW9fqTPPO2V/0Rt/Cly29w4WLeOic41BRUnOaWx04AVKIElxDMDA2K6QVi9owAONG
AQwtAIRLhpk/CjsA1J4mYHhAW2MJlQrrDWABJq8Gh2hVNDG8zGcjSIVuL6NOC6WoeNJyZa0IVbQb
9kKnlB8OEt2ziHTsOX947ncznaPKDyZcBO7fZCaHq8QmVsEKKU3akFKznutB6jR0pzJG55mSvfF4
oJGL0y7Hka/vQWK+V3gsfB5EbYlMu5Y9wxTZPsq/X/kYMXMTP8b9Jhr/eOZgj+C8BpZ7HADOnu3X
pZ+pyYZY0vgN6aIGoxeFg5xKm2NstP646pGzsETkWNZpxuGHVRBymNpQzJ9kU1EZIGsUHk1pudOk
KtydDPKp9afM6MtlG2kQgjNWVdNQl7gQpHRE27OwepuQkK1z5pn23plg2UH0798u5iKaPRNe2nye
+Gk7eVUEqywtBVP2SE3AD5QdNKw+/HeL3XvTo/S1uKomgiyv0YtswQz0SLmqkxyopA2EbKc/xT35
bXqln63xk+VcqTT90Hynz6Dd4XTe49QD+DoqC3ywXbDSUcr/JmxWBRGHuucn1MyFVM4ldYfwgonu
i5Rc+gbn/5nQBq80pajuAAABXDppCmUh0Gg6dyT7rWZZYE8kJOE1WvrrrSyzcFPF1fadhTXx45SB
gOCjSLNwR1yOUkFh8vv4KDDYnzZxXeGy6NrKVjteDSpS/6yEBCk0WfKOH1+dNUK7dSt+KIGmRvi/
4lBKKJMbW/SsoeH/UbDIR0wq/IwXDRSYZQy72v+L75LavbaVPh2i+P25FIdJsX/HPgt4pFmsudwj
1CrVGSIr9i6scWMh/JXm7sJWbLgG7XBAiABa9KW/UAGAr06AUIXf9tPGG7Cg/il0uKqz1H0/HfkZ
Kt3c80Iyc2l5RKTZA6ZpwCG/lAJSDAj+iEYpJ3tJONYicvksthMUAMQWjwt0tfcrZbmPlIUZ0/sk
v/VQpD5jXnCgkyE2WGkfeoGdQW4X5LJIYbzIAN5azabuDrmupcAvaUcGiHh/5kqzT6VUflkrExO1
z9iA5JplfysEJ/pOBzamDy9HS6xTEky6QJfPXDpGUPYmAlapKccsVBtqv9r4uWAY6Los152utzx7
P8TFmL1J/GakROCjyCULe96Gt1HAmfEc8v332ylWIRp4It1k7SleAwE42nr8ojlkYeUFRi9dvkL1
CnzFEWgGXEVd5eWDse+V0+VrYOhlAHX0RmjPwDK/uouTTYAt16xOnsU+CgV4tYEtYhlYNFbRaw5a
Bcn/LqkUiITjqkm933a5FkgJlkBVBBv49mH/+z2mopZ6RSoG0tGYalKnGqvXrk+53Pv/g5I33Y2u
NbqL6D6pZhjom8EghmIhuWIEGhCKLsVewi30uaN05ZwWakKKVBg/OGtZS2q07a8H7RzXScDZx9iA
Q5MnGOJlMf9w+w+pGeQvrxGEvku9tBXZaJ+5sIf1B8jRGYOf3AyFiN2xAV0Yurxu3ubeLQjMbAIc
ZKPXmEb7YzJFcJxOo4pVLsLBqVJpGbtzVzJYljOouh7IRkU60EPoRcP3ymX4MKeAc0xNeRarIBIR
184kMkvUE/6suW6hTqrAwyy0wLL2pWlczPwcTps/aDERyYiUhZyhWKFljhjqtwA9CghsjviaKqVB
dqTSUZ4p4Bx9W2wJu/+9CDNBlXR21GMhGP37hMT3MBHm2Rr/6+fnZQg4BF2cIEGOc2peY+ELsU0Q
V3KxxJBRZczPMbRw9SkTEOF9sVHls+LX6XKXqI0fVTfsT9+f7hfZdP1WgBHCGv9UpiJ6fCjxQaQt
fAFxyfeBln8wz7FvgRZx5iO4hVK54Sf1j77Sp/Wpsr0VTXztIeI6OBHJBbHQFz6qK9RZhdkR/IZP
mIjCrXmR9gLt2cg1SUaH1yEI7aitzcOigKYqSjRacvtcEvKlpivpocytFebns8e+aJ1ppkHUDkYn
qlSWvX1w8D1SGTHiVuqr+D37vcPvebyZShzJyx7OeFnJz4h1S45JXDheQr751dssbJVYIvzJotdX
QbM76FvBI50XA1wSsPUFS2aajb5uCYwfXHyqXGgN9cJazNAxMs3qSQGElq8GFMcLBy96BAqsa3dg
si7sLlrR6BjNurvMnGB/yfF62OiA06s38tHoYbWv7RVaUrVT1cpCVp6RmPC/RY/FSjSoo6oIowTe
AfBcGB2UX17mVqlZKpNpkvNZhTEA6x5SMFkgZ1BoSR0X8+gyvk6/akK0v7J/g7x2SfuV6x7KDA/Z
Aujih6OaVxACrtrFGnnWRpVHMANmVcp8XQ4NmVZ4+K009J4EUr675dEIlzTyCc+7CHxvI4jWSxPV
t/uKikpBsmIwqYD9xixE9E3Cxl6RHbt4+yEsIw06/7eN+rFpvDxWH+z/Oltvll5TlScJ6fzBTyvi
LAPJa79cfgaszjUCSWn5F9Ior5QLdxRWPXPwUSjehlUBBXquNhGFyZ7TQGJp8kkcuDt5so0Kj9rt
BEZs7ReXWrnWv4WJTKjUzekWf6l7w3T5pM5OFonva7YXDgGwGeMRZdEVylbGvWBijjcHeRNPEVsS
Z4+lwTIc0cfuclL5chZtp5LwgkcucEMCxRug58e9SIpK0AcEyNavsdBLn0dqTPrSQatDgU1ijuRG
6cf9bMnLqVDN2jUaO+r51hIfIsuH846EODYcWsPUKasz5JZ0RBvApFgFUEqbtN8fP7LPpG9PSrh0
FMIoPi1jAoWrGwoCzG65v8OnYRDJUc4+7A8i366w1c/yQteKlx7NqFqCnIqi+5CFmVhzb5l/40ag
eSlMevp2QRFa9S5munuxlD2SFdOrwqQru1noRCzqLA473CA2zFRL5pb3+coJiNcFyKinCszwI0iH
5NRgjGLfgsi/c/WXN0o+VVkpuIDmLErS5+U+lSugus+oHwKgEt4P/EuQ3Z8uIPR4ZsJbdksiLPWk
Hjvw/nudPGNigv6BQSgxHbbDEWyVfGPT8ERnh+LOIBCO3mwRnkY+1TYBSMMDPdaw9/sbVDYe/bc2
O+UdWEO9FmwOCY/374Z9/h62hgHn3ZoWM7LPeIxdBq5vm7uRpUgTTyNNjINTj6UgnuF5QDMY8ESE
61Z7QaF+kUEsvoGvDiq/2i3HbsCmW0btEh8dOWCzvebAuK1J+OO7aZkCH6/gkNn7+0YtT4IobvVu
Or38BdVYpCVv+5DQ2K+LOc38gd1Yinza2RPOnWqbM2lHg+bEknugX2nkMR4gnDHka3Ey1O5X+4S3
/NGUiRmMhmeNnRMJZUfOedvsdpC1W4XVed/P7UQoxp+Y09NKI5GnOOFm6+9Jb8AgsTpKvu0RUtrm
95db/d4NRjlGY1XqM3bQuzDVjHsdNzSAP+HmzQZV2XaHISzzsIPX9IDibW5n13Gnei4vXgMSC2h7
FPAN/MNZvMa5ciW66kUepyo4U4Vx702K6KmrE9eTkf7obJJEaPpz8jtJzqGADOLcFVi9BQKhsvHk
Zfmj7s1Dg9RIoR94O2jK9dGvDoBHKM5Oq2BDH+XhN9sx94vcFxctZcJxeKVTw7KJa+q64HLR8x3n
vXrWAWdg3lfVHVsVCgjwZslGQ/YpDv9C6JhNm+g9NZnicSaaIT8hBRb/iI0JV/p647dh8dNS8T9Q
44TBb/bru6K93CIDvwByGBjUb497EU/xbEPPQhkJv+O9PiNAHEgR7ERCX+89v9nyH0QMlr5D2wfN
zLAmJwzkK7AZ+0T4oVV4rliZRvDdj4ItGaynfyWmS5hmxuVX28otw9A7IgTu7oqMhNFEBiuD1B2p
AkPw4b07eaJTUSiLgkFSqUhpHcjzputNoTz1ojTQTYyDP6b2b3XiRynbdhdMTjF9Tqd5vf1pqXQA
01NnbrR+u0Eq3NB/Ks2xvnbZ2iiJC7TpaobhClHBoTyjdUkIyh9Jn4a1kJiJXeqT1b8XBW5j4E8D
r2dDfmAFDU3ZUQJqfebolQRu+cVz6ms1qKiUenVnHyejz7+5V6Gmiur3qoiCglNoFc48jQMPoJ5c
PID3HoiDn/chU5ZE3z3ySfh11R46DFWWFpY1VdCnHtLEk4AAWEiMPIVo5qhN1WVGjZ+Ma4fQ0ncQ
HMN0iaGYkKUO+9cLJ2kz7k7JaL+MTLQrSzm0YAt068Jqkam0KVs2C5oPK9faDQTvxKlmlyUNqqcj
jDjekdLT0325fB7caA1irMxc34zuhL2FzsM9f9oO9vz9GAla2sz4rszUsjtYKsRppCCTbTsNo6lP
/IhfovnMULEoMnwycyEw7jNzcRvhjy7mI0ctm+hQdhm9qK/mKQkcXzIViiLqoUANXkuXzdbNhxA2
iGzf43Z20M5NekFH/OYeRZFwxuD15vDiEQgWdJH2V8cCJVIT41eM+DVjPF4Wb1wfUvTZfLauEk0s
ZoPwH7NwgU9M5GCrVgCGRVrlS5kUsAZpToP+lPvmgSM1lZfUNsYCs+UmjULN22elODL8Yrynv6GJ
BZddrbTtCbpCHRgESinNp7fnkQZUEJnjwf8dZiDa41jcGySWebSTtrQfihvre3ScCxjvWOv/It84
CX22grZhbym87OrQ8wO1sCB2/bAlh+CYmHZ9xQX+KD467up6G9C7U5B04oP1D230GtcnAsaEkWbz
Xvd8CaqxmdxXfQT6AWUCUqmh4U/thn0s/LCU+LsarJ/O/3VB164XYZAPtQLTSaQFoFlpUZFROg0L
RcaH+geXHQCoMCQXwvLGZAOAPUMMabqimliDak2V+Cp8BYCgLJuluHLKTqS44X7Wa2RfP5Bcfu7J
HPtUSTNhnNIgic3h9aQrJ9MvFDE90Pmbp0Z6N7ptbgYuTUymD3/OhDkbCNyF1BDoNvO4ISN1NcRm
zODb+pwfgPEyptHe8brj2cIaVvG8Vxk+z7OoOyczoLJx8VPU1aeNnrBvOPXe6g+ONgp44RbzlA8R
qDdLvL8pawSo3zNpv7vV82izMgfZIppOLd17qoMDWyLe9mKhLrRZtEIQ7FZld3fCuVVKXP+wgK+i
ytQd13Kga0I4EEbgbHv3qM3To81rjNSR4BofC66RhB8x/RRBiqYxdbpZeorfLIB4yEsA5C4Eu9AF
3w051n7I/VgesC1L6wsKueIUN7M/gH4q8EpsB9AN3UWsmUegbnxHP7hXA94bsFd3hKkHys9FDvZg
yDXYUESXBP9D3yKTky9R9FiLkUICSwNrIHOuG04tHdywnnw0WTHpaTt77UyyK2af4CKz6el6NnhW
3cqWqZpuNxyuZD1k51noxg257E+VlrigSY3dC2kQcRJNgMsDptjhiVdsNK9MuIU8urcsS2lC0mha
4gLR0C/jiMeJhdqiK7Bhr80+laEivfa3UXHYazij111tiGFurwffgbHlntpiQ9M5aYoR35A7JkbP
x9ROghKKVdsDY/3UKwbWlKBonrE5dMw7XBNeW6g0DitaS3wtP/HJ/00hTNShk2jOZBGK162nYxVR
dRszEyfrs3MknfQaSo2yK5QnwaqIruRA3BLGAYe1ryOQprzj2WBn3ltOTFIzQPC6yT0X58tCb20A
lxdG83uSgsriZDCNjRuxY+nXvTXTP0xA5YW0KvwVO4/fYR8JVgKERJ1dwSiv2AMlCFD+1Gmk6tY4
5ekLyQlHImXDl41SfhL9M6bixpl5yV9gBAnIruT+fzQsWN72yWgA2Ds3WOO/h37cxmm+FpYtJx5U
C0CPEj52hlCDWJUnqRMLiv4YkFLUHqxi1EOIbzfcHGPtr2rTYiOJKt4Vh9ADwksfcDwocLaxOC/P
Dy+cS0Tajq0kGUAfYyl5WuCFs/inUtEK4PUOVUroWWwPoGsqilF/6g1CdUuKyMJWgPVYpjsws4ih
pFHSrshGD394IvY2gedEUyANvL3FrzJrCpQXSFE4DCNPYpcbijMJ36usi3HG1a3TCKlsnWHH9Vb7
bMy3y5pV+ujKMmTR3V9/MtOXspSiMi117/JXA1A+dBbzCPRATnGpGriaYR4hpwPi+9uCJSyu1iIN
1vPc29AKoj6H7hpvMOKgEaYib9eurw5kIAKQA1Nrj3AmVLJ2aadpJwxHm1hYErHiWbmnOKaP/Js3
K6SYWVlGG2JXUxDi6cWuXpplFdrNFCp1d5bcMGoOXoppeds5PMPGYsIgrBfBGe57IFYjYwVZGB3O
jsRHGD6VV+JA2zlql0fhseGjpJAgkP0s2XZWFlC2sRthAPTPENldvjI3F1Ola2td9px1P5pmFLAK
PEczVpO/S8YrXhBzHpKmL3cyD4uEigvipr/b+0sgdN+qqjaVMTcE3iNndtlkWquQghBSDkhNh0dr
/hCz//zrLYhlbqpnRqcKJQ0PAHYmKyEvuJQHseRGQ+71VUz8p+TXjSamZWJkmtqRu2wu7t2p2e8E
Tlb4aGFXLvVUVVqJmXWZMJ1qDbNAynhrIzphPE6XJjFPDGT3I5xcAyibS0Zbp+XTMfB+4cpuxYZW
fIQaWp8Pq5EAdeUkzS1XGXL2bds89wbCYO+Lwtt4XA4Zg3n8DRd3KVcQrm14NPIISWwlMe1wRYGR
HTc/ryiW8D5kab0NqXWS/RJDg1MVnyK4775A1iwFwE/2YkiiMr7n3psg8MR9SWLgJMzp5xen1uQh
6JBUxcTZgDOGxJTqAflhT3w9HDUrlV5ExBgPOxb+g6ddWnerh11T0uj8D3WvyHoLuJhLcs2kIguY
UesmENRfbT6Y+5Gx5OPnnFc/0tPgpGpwDC9A079vpp4cFxjfz6ZUpnYFw+9LYyyF5c6G0rmQPyWu
P5gT00vFLdJhxS6NWj8ObqH9aVzcnglutV9YHteNdTVWnZFSnnL+mEAyDdr38eSgStAaSeMML6gO
kjJbui7F2zvCAwVnlJUITmjvxLE/aCN9pAk/Yrgmj6K2qb/RcLQvKZplMkydc3a5P1+fUzmv8i++
4aZzZ+r+GeioeJsgT4TsnR7ARYEl6hXDQU6BOnDCjz7MDXFZh75CXmZadB4C8zefID9ZjFr4+aMB
sSo0e1CWiAWf11HsSALSVuZL21I+bBCmvXOP3kppE81rxNtxgswi3KJRaoMYCr0GHjC2L/hTAHE4
2Z++rKErVzwPUuD99YOTmStlMwylEPiRhl669xINKOFWyeoVWu/F1wy5TY9LpNDua1nxV1E5UL7R
1H3/ZLv2uZAowDHxuqP29MvSxddulrrQbk3ygVesGwYXgD4zPHqNc+y7RpTv0g3z5OBdVZ0C51BE
rpldzz3dFtDsleTE2zkRjwJHAFqUEHwaXDrSw6RDW9vPrFVVw3FPHu+2d9b+SqkV2h5zJbtgXp2f
V0PHkjtCT9Q7NiwgoR6X66Q0GTRRvk8ShyW9bdltV+i0Ty7smphgr/gXmrYrvneF/t4+vKXU2t0o
urBWUV/8+i0IhYVN8/EENHxJvyn0eW/2UDUcc2M9hfG1uCnlbiTJlCoL6/SBtbQMf3j2TeJduqLX
9w4+GdG6Ajd+ZJEvjxdZwWFLARcSrTmvbEpQ4IG+vBZv6M/Dp6LGDn81DjZTqfTiHp9+CPXAiNmW
+NBvnQo24QVCqkdNW8WS1DESquRaraIDwPsLmBbhUZB+gHJG10SJGklATIzeLgQUwzsV9Lzz1ZbU
vLXRdqC5PEMoTqFCmcKHORTq2xlxYUt/fP0FrJZJbP27XcFDDy7n7+HogYthM87om+uxDb6Nwqme
NC+B+PFU/vAayezz2svPIapD+sED3v8d5ncBDL17NdrnWXqEkImS14gCmTUcpMdmVdsuXAqbmUo4
+LRE/BW1UGRxGDfmlp+X+T+/b1MwTglR2xIydsewlWR+D+w68WnHfTVntSiQAS7l4AsUnKEI1JJd
0gRYsJEq5NIe/ZHFL7w4e/KjiFdgKL0C2Yjs49zca5uU9rGke7xUv7USG6iYxJr0/uambDBfW62y
ayAhJDmiDXXzriCHAP22CUMCrAn9inlhg1UjvVIzs21yvg/blu+TaqBgGV8dpjo0E4MmUgcTNcmI
mh6hrK34jqrXVVP7flkOHcptzU9zdbFneiYPCc4Zh2sFYO6GthpSU5R11Cin/5/DdrJeh72GBDqO
xuZrEVvgNpUgsgJDC5E/tg+n/02h8l6X9MwFVpOZajSXKK7IVGOD6lfkEHNDTszYUCAGbvkzgCQw
xHASCGSeb+xn2c5UJfOjrS6xD/8LFny912C82q4RsGXGarKvJ0fdcUVxLGNlcIoksuMxfIyrmwD9
3Pwy2DaclQSKuH0gz8yXF7Kx5cGIEXMnIwcmkYSi1cPWrb/hNAKu3ChlBnF4XR22hn1sod3hKxI0
onwamdZ+9SJylODvgF63TIFwoTGNnrXKd8A52dk2p+OLSQ2x42dD7NSl+wcwuVDstdkKFWZdI+Dn
II/WAnDbA7tfAaBFzyIkC2XjtTVMvY/uK1R5nKIXlVs5NdTmmW3SVArO/V3SUn4+b0y2qrEunKf9
SjC7yH6Rcm4QbFMWPQqZ0hpQ0DT5q++Qc0WBlQFaKVbM7ezqSxanoisl7Cn3HPGByDY4X2cdZpBu
ioKYyIqujVpWhRRnQTs/GJ4m/7NUc46ZhxAwtXqksWjlYGzlH588a/+GfSCOjK4Mjk6ISMcPD4cx
k1x/L8MTjXWOudPEPt9E3bWaBhwywpN79ZwzDHHWovdp25G0BfodQKN1vgqU4gaG8iNFXYIyDp3A
gplhzJenYwz6Bbb9PH5QWofg3tohbI64pK+QavU68uiIpNSTDkHbG/GbUbhwEF35YLaA+hoS9ptV
Kej90tDEsJ50FWJUaLF9XhkTDC6A4nqJ81wJbVH8Tqq4faVT73UBvyYmXS/+Cs+QQF+hg1YSEvg8
68btAXv7Gg/JG9CSi+722mQz657oymqPIIzOZDCSBUgC97vCgsE0Um1AMncurEvOlpwl6LHYBZU+
V2yKZ7Cddr9+eNktNJmHuW4mPvv5B1pWOf1AEgZh3CX3cwgO0PPAo5MNFqVDwpvdCrbk02u98ndi
mDxEQW+JeL8GfC9IwAjzFMTfgP4lk056eDDoBYRrlIcZz2l6chyzWlNf2auc+O5NsEH1EfRv/SOf
Wsdtsvk3+Ri60sE6UJ9aiob5hpCp//9IHYYFiV0q8trjNjKuKak4VZjBNuRR+gtM6EIMMP7nencb
zCGTLpt2Pj8RdQXCHHr1QdrVZ0vrLLP9UDLmm2xQ3vrffeE0O96MdC5yBhWjTm/dDZ6GvKUdNK+1
JkEFDD7hHcGtmrNOPRBPOPRWigI9BSuTAhPVTdYPweFM+fNRNTsbHmm6yLnFVgjCAbq3DCVO46bL
QieRCyFrP4zxkeQhYUY6nMmcz18LvuPbFRIiXRRp/bWN/G8NmN3YxyvIROJe2LZIRIelgGBUX8E/
oaZzuRL6Ihy3dMsvE21PFYGBdLsexSqQdIcVYDUZiLK/S6x6YkP42RIAH2bE0J78hO0pn9plOCF8
hSAGHEqnzjpxwskHDQUKtjvk5qdmGDU/L52vMrXXeAvAxrhQpa5Mi8xuXm/Hc4Z4PuxOISjQiYfw
g3A/SSZqD/BCptK40et+Wzy136fDLQ2ZX8gUIvmL5KSp+PT8aOB93ZuC0nATqQee+ZyRoBWOcUoB
NozNHFJJK/UAJMqjDCaDkR2TckYvf7ggSEk+kFWQXXaxJn6XkEqTG+Mh2a0dNRcH4KItZDZGZQUO
bAk+XaLnwyRBxkm1RZ9G1Zuc+Xpb2wdi2L9WxwtGRAWAbDpEa5bl1chkYaVBlmBNq3CjAWMzm8o0
m7Mj0h//XBy4tztMH9klm7Jok2glBLvvwF9BvdZdKAXUvZD3R8OF9ImBWmujYlG7lejdFWNvsgqD
diT7Bd8q4uMr0JC3tcinUZHuIo3h//ablj3TM5d6OZl/AeDy5995y9xMotCzoBdfRCa2cHJ/MTNz
nT1HCOebHNbbm8OYGFkPrOvOYJkKo4qpwzj/xykgJfOYZDWsVPYUA2X7GcqcFgtxVUu9UtGcF0La
VNGHyBRdCT4UaR7JnFWnNb48DGLcHXLpOnY80MJwfi/piSrJlk40RaDAcRsmkUA5FaFhEMUIEY1V
ogS7oGJii5iJVpP8OpTYR+3snyI3dCexDjMKLgkgJ24nm+MRLXUd1GnCowlJeB3LGZH7zqOoTI0g
yyfBSpUU/MnXy48b0kPnisRZf8DSfSXs+MW/ctP6fXXrsqmIoFrpm2jUqPTCzWw9rd+a9iUaG7Oe
nllT3eoTtJb8ppHuWm67I8jDZCs/P12aurAYg51ybSZ1H59UjTs9g8x2Hc+HX6UpKuRSzXNKoA+U
Y0IsMP0yE25F4Ize3dmcbVqT0bunuztbG0fcZfkBUiP96cQfjpnDrF3g0iTNYst8YoH2js3LyJWi
hwNaQgu5zKNoQnxxFF2r79JiDNlRMNqP58DkzxJz23eQ345V6AUDCXiflG+gHEs0vLCgcBlCtMNR
5KJ5E+H3g2wkP7D2WCj+JnRg0a4vccA6rSZYWiuxEZS1Ef4qgWmDYtKJMK3h3vKt0qUUo4UmR+iJ
o1WIeZmQyjSAAFG70Po1ZP1nZ8m6MyXhUXwuyIfrFBEz0p960CtPAG7EP7O3P3IyCp/BRbDeZODe
qflcv36mjoX0aGpI8K4MMB5QG+dRNiIu8JLxIhZXzC5/dNlOOAbqaOU3lJfmX3jpS64XdbxXMvb1
Twc4/i0XRF5NtGmAGLN24aYJratGCLrV7DGHKvm3L7TWH1fqlYpXxgDmKutO0nISuqR+T1CA5OOc
fBV8qHbCosKxc8BeA+u5SZ+6KEVtehkxzCcMnySQSj7fdGLsF1WAyPcouTHsgj6/AkXasN0uIku9
n7tsvg1wkc1HzFO1mApz27cr0Okw4p3TL7FAq2EJ2z0bmLT4iXGsLle9Us5/lWqZ35jWaKLBUXg2
wnvLy/loqusTCdwry/irgeKRTfr/SFE57LHUYUmJebHMfX6tn0qwjGKElXsGVZUno+awTX7RGNxF
t8cCetquqKl8Kj6IhfnK5WJyQ/O5UUGyz/Spq9NRM2nBM5EiK+cp26yc3d30KOwJgNLtwfvU9axc
IyBLIeqjD0ULduO8YFp0iu5H01haei16jWn4mEeL0mcStHKUed0bkta5NkF/JzoSRUg173HsyGkN
i4prbId8RLOAKdQ9Phj/EYVDPqBvWi5bbit3YacftETby5zj9Hl/E6XguKM2fWuth92XER14n7RA
HiwyaZPsOWhoFX9ovBZxw6a7wz+QKakiRZfkiqluFXzBzXI58iVvNM+l5ALvy0C9t74/I+hxXssX
WOc+141DRhzUR69Cx9DqnVWlYWTKKvOH9F5tqfxXOrRAI3AQ2zYsQ2ru3PjSt0kSu5JPwXDBf8mN
iT/Z+EEIxzPEJEhXg38Qf7bzbPeml/aNLfNbwH5qlxpSnt1ueevqbyE75Av8kkZX4eHlBhU+uZAI
auI5EfLZeGESlY+uQ6DeE2xvRUg6fXtyoAJPJsPQyK2wOwJ+Hd7bB1Rj6N7W03ynxxMM/BdNtvgd
TMavFnu9DbEID1qxy1opZnIwUNMqppMDXP7IyCItA6pefRKEw10noYGQuWI86BbAOaPwiC8fmv+p
VUpoRkBcwar4T61TcFdJQbGfwf5jauaqPJsxjrUywe97qToSeLJPCY7mmaE3JqzwOdb352WnfTKr
2f+tiIoXOuEsDbcl5FpUuNZswGyD2D2hejc5ybOMNzH6ZFTBYgs7Gyg1L/2StvZA3qrfEzHvH6g+
LcYovi3uYfIsfYIjx3Sil/laCM9H6MyKvD58siP8rQUfXJvcQbQJDaiVzeCTaLLpkZ3M+ub+y5Ab
cW+xikG3j5/MrpZOohD9Rtr10eIugjaB6JLdlXwau5sZaoPRgMX/CPe7A3BPiToGktsCliR4V8/9
W3Cu9L7l/raHJwQ9CepXcSNOWW2MH/L68sWS2+Kg/7tsS/38ILN3s7KV2nXS256K03SUNm5Qwa38
DY6004TEObYme/EZGKYNRg7isG65P/q6O3H+neibTDLtWW44zY2jwas4GZXdFyeASm+Qx3E71ORq
FgmPZY7f3rx+TcP1ApKhaPOJC8NPKUAdM3ZAuwM0oTL39390sXKtZ7OoToVTsvnBma4ydX5vgNuk
p6KZ20JqQG16B2Ewj53R6G0PVSTXodkBkyfvERsntJyPK00W6fLtGiCJv0pOu1lGHwfDTJOAyIZs
5/BsF9o1G5XHmDk2cP4+SBipAIwTKPbelgr5KxxBiYi8qJ0GIxJNmkMluej1Exjx007g+N1W8c2+
ah31C3pr7Fb4Qr/G5e3QnD6AjbNF33cJlN6etNWwJUy9EBFRGuWYHbEOAoC5LNtiT6VMJUMx/atm
ne6yQ4VVv4oMy6VM2dxGGO3wUblXTkrjIbvo6khDpddhoetIA043OZxZhZGYSGHFtjxePcO9OliK
vkN4h3+vDQR965ugpt/eBW7xUcgJ/dIwYOhkb/n1LZBiIzwZH1OtloCy66GFK7+VB1iRjJr212HB
O07mL4kO9HigBw1zeriL1AvDfijL/xCLOjP/p4veonPCBuE5EKKdmftHV8joYFNFsZlhdrSeuS64
4hZsZTo0ugjwgMB0s9pDdz+7YjAEoDccX8tpHH5+efr2yrPKWGO1CNTkxtLGGmgJ+39CVz8Fu46R
HAnIZQjpgrFRxZZbEp6ee+uL5A9IRNXrvf/XFw2tmMMgVfmMWonoSgjJl3RDaZ1sKcBdzA8Jt4FR
ncmBLhagC49YG6iT9WiDIcrDM4/gkcvuBfdqigboGM2/fDwyIIYHFKc3gUDpWeQWftPn42qn87N9
J5ivfhDOLT+JTjcAinGiSJtJN+XWgOJR64NyCVvjHTGY0Aae9+BVrDj9glFPSSlXzF37QTF4wbEP
oC2PdGDP3ackkXgY+/PVwiL1oQgfQU64BnvPG1gxyBjnDMZJvd2WQ4h7azro0gnfr33lEOJ8zTne
zh+r+6Z5bVkXYFtG40One77JHH2WzWlMyzWuKe20G/7ac2PxQ6GwKy9HDTFGLLrNU9WpttbkgMW3
vYBCdBSp7/1Rwroz6Hm7BkpHa9OiUrn485dsB0MSmhOcDw8tSnQ0ZsDhmPqZz2b2WXq1fPUqpbjk
QL5o13dU6EqFs/jGPHDQvcRkmg/ikhVtnCPGdm4QCLu1KTW8z1K0TL1Oq8WcR749vtvc1EoxcLvW
lBXV6vRF10ZJlh5vc9Rg/MHh6RSVb6Nc5JfHvVkWaRi5l/tSr0u3EomiwlPB1PBuH4YLcWVCQ+iH
+iqbAQvBtBbHsnsL3rDl5SA6AC4sUKBFh2KW1/agZk8HkWaSxlTNsAsUWGH/jSvTI0tsxI1agmWf
84NQwoLNzYXiEn/YMPcrMnI82FPI4FrrlTFKwUuidSfK+XGUvWAjHpVdHT49+YUNi6zqkS01myYT
bIiJcJVVZ6/gei+3O+Mx6n8ROd+b0HMDFRV1rbc4qno2FfabpDgRtC7yBv0OMSueTgvBuf9gZZl0
guPyDI+vq6mex4PO0CXEGo5hYZ/TET4uxMewnumxlWSjt3an+0x55JxY4Nj3kKXlXAT9fNwbcU9N
cNkH4whspc463ZLehj/n6haLZtA3yOQM72BPbtSV6n5zIA16r+2pv8tb9O5/quQNkf3J+l72jWYD
kokfcFD/F7/yrbtFJPgYkwiUzPqsGx8iQCfdj9xUh996w6qfoFzz2DGalKdAxuPWKBQU1KsumLa1
xY0iDEYmau+jBA+7CJEIxnhK9oo71vhSLK2KbRmNPxn8a2/Fl9I09GIkEeu0HeBN46GKxk3S8Cxe
yskWE8uPHkv1OzqkzGLteHexAYBiAtcanw/yLw+nKXfSIoQ9ooBJzhxG20nBJJbKP/r2IJ8GiaRZ
NdWaFEufUDXUuBg1FcDueVyJQ29zTu88WoJU2eJUpRSzU1fartUJf7ozMOf0BrqTt2xO7Sf4Xp6J
DIcsy+NC5x0W16uIC5Kfrhjg/Pyp8sxxrCCGF3FqtaXkhqt1T+p416SWnrsJIowfxUVuBhWjXsLl
nd1iE/n8hc49ab4mKTSa9JTRjp3OK0QtqNJC9VbTRUURnsRksKTI/Rh+flrRX6VaEQDPbx9lKnHN
2pxpq7SjLaHktBHCQeEenqFxl/tGx0VHb1CXEUKauy3rp2c5jdxj+nVJBpE4udSIZa5/jRbW1TO4
eQF1bw3mk7q8JFpyt+rjs7CXDSN8LeJBF5RA2OHUvrpksSmTJo0lhdIOvX40F3oF8rwSZQ5RZ8Qg
PaabAkBo8M0tXRpemn92wZmhZkuU5UlLIMSMtqiT6bnTUIZF9bPcYKQhHts+Um84PdM2n3xOSrec
pj7OB7FFlFIPaD6u0Re9gLc81EBF/0CmJ7gIIdqJVSCNxSseuT9Vu404pnhCkhrk78ms4zh4zm0h
1AwwszwDZ60XEdcs8aBr6sIMcjqXlo/qTEfMSz95oRbFgheNcPcwHfGgynmxN5DlenbyHx/YlHPK
ULsapJ0cRESv/pXT28G+Qb6glrUWHm8bwCCNy2CAlzjwWWc591Kz+tdmDik5vP5lTsOZ1A1vG7gF
/sqOfcnPv1XHiHPsH4/d4NTN+SgXfVQemjiRdKUEdl+AUwGARH0pxbtso5FRYeU4hTFZ1R/JjR0r
98221UPxklGh0RdDqSvyHtenGD9J/otF7k+B/7TmNea8mNMY/Dv+ixtv7s/susS95pbsqusn/TOV
o83SAIEPTt4EN+pif++T7pOYYVManACQdNDmVt451vKE5jBnu8gXxxu7EWRdB0c3rrIstHFSHPol
v51SGlHM0C9ITFj+4yE9zFaLTA1OtHRjNgUhbCMbeqkvUi7G5U85YHN3veZUuyBMW+Nt9GVAe9G9
EwBUopV7Op40AVdUPtcknQp+2JN+srinG8JntqexhvW0Ns34px4p5rpwZ437ng3Ank1vqRTtyiXT
6E+xiJEkdgrTMir09xZYNra2vZq2fzlEqfGtPZObi0e4Bwg5fd8HZm6yK2ZAfvAcJV1YwL/FFJkz
Sv9tJUNHuI/xPVjhuqPajT9kuIazoU6U6KmgeaSYafhrxAcotAfox54qV644rr6ZXViYNEFI13tm
6BgiFIgW/ZH18g91bPkTVQjgjLnbgdxBAK6mb7Cj27ZxkwPly+HCx0rkWOADbxtmdLx6wyW3dOWP
a9RkwGebEKzifV/rwoxuJ7JxlxQOEnE2LrgYLPQB20oQGAkyWYUeg0qBOq6H+hP5AEGxlO244dBl
uucdS/zkIgFnioWvOh1YHSfH5EOV3wAm5AgXnSd7p5klaGLKC1pm8z+rNiAzx1690ave5ePi+Unb
yKjndhz5onEyb6R2zN5bovJ7/Q+bHMkFNkJyatnpmWsrqdGdmEzTuhNs6hGYuA9IiSQ3RuUg4/19
dfck+CPtAtBRnTfYuq9bChaUcfSkBv9jnhoxY5+WkztFZ669QEuC2jl5kZrm0G4YfOo6Y6w0e5G7
aUmK7pLk00YHnYaVPmMwP6KlMLzSrS3ayO015Xpl+S2+iAGrvW9ZRiXtHY9xJGrhbW7bEecsq6fQ
Dpai1RAVzRKejNR87Kk1LDtS9x3r5f3rlcbEwjYO/GNOb1R/wIqefwnIEJ8buTX1LTKEXSnfA1EN
l2Qw9MrMLcD/tSQlTkyW8pB6LDTfTE2z6VVbuscLE+RZ/h8eq/Ry/b0AfEi3bWE4tqZpG2Pq4Heh
ftNWrFOsmalN2iwr93JvwEes+g1zddHAPcpG0RKApNReKMa/MD9GvFpFy9zc+b8UycotFshX6Coc
XzEKR/ysXUmrQV7LA7rjX7k/Mi2DSfQuYH0Awbq/1zn6EUc6GZ/mNjSPJiXyV/LpthPPvEVf6LUr
f/OAsEd1s2ln3RvTQ+ectuILkIWsJ7D0jzAmwI+3qCcvECX2g/thjz4zulq7W854BnAFxv0eFIqS
cZKulpq3jEJnNEKgUi4089f8SM5EOvSYreugKhuy2XAAljIbZEp31j3VhIqNPwxgBt9YZfBADp9Y
91yU6gjePAmnNt8pahFlTctxpitBjX0jDieyBz0o7ZMWpXN26HwlSYyNMQs2hRMggK+8Jf0sDfC9
w9Y5e6qmRRG5VYaK/H0JcON4rNPAAZH9Ynpm+bkVzby9nTMeIMSH6iTtjKn3qM4TM8MvViONmeNl
5OlVSmoy6tYsGzAwC3SeybclZlt0UM2u6ZcZT/+cI7HOletOIL+XUZORTHhD0nKSN4j9getJxWSL
jDzcZPIoOyz1+WNKuNMyrxBlp7qHakfctDn3W//+TbzqHk3eHfkl9hxkvObGKjVezdsOdvieJsvz
Y0ARs6Sfa3oA71YSTBV8mFFj+kqEKbAxBdfxZTmwTUxvB0RHytV1O8Wwqg7n9TrRo4fy12DuLrXo
Tj+vmZjoVR6YxBx3iaAGJKB6NXhzPIhTl7R02lGQfDpHgqA69YC/QvMD+yn1eogEd/ZHMo2dWvyy
GvtNGPsK8DsJPWlamkBN2vtc7dY4q8rrnQ/FV1gxtuL6RRG9r+77X09NWA9d4qA7oNS9exV+U1mL
1/hnB3j3bLAbhKpY23BMtS/yUEEqeD08iGEw0cj0Hv4S7Mqx6K/ny4SPXxg3jKYUfDqcvRGu231Q
jKu3wWT90QFV81URDbWVxvnBdtscnZbBGP3Vp8VhqkcT3DPCytEvsJb83zeh1dGVT9Ly2HHqAOzD
/sJwojlFiZQ1NK8XzKrWJSUazKuNIud+oZXttpNecCCMheIKqXpt09u1v7XVyOGhP4n9e68QKHe6
gG8kzT9tdx+Yq39KjPHiLgB4pJjpq2TafJWDpTOHOfAK8B3tFhQoeJo4dg5mAxZSt1sXtCZvV7g+
rEr4osFs7t1t+UJaWHSj6HwPZ8HGvV2CvxDsGlo1eRKtBCRlGymKIoXgwuOmLzwuJ4JuWwVs93rw
Ar1WxKLT+YLfd04Jq654H/H2m2bYANWDDLKqEFtNNRbrLftFCuDx9VuCV7MJGBTTmoiFd6RQzCaD
RS7/7bj1ibQUj7tXSDNH80bqDIY+LiVHXVSouvoVqqVohvFc9l3wyVDbLNL4O9ibnn+XEEm87W95
ZeuTQ974N4PsVMD5tVW+dC+3YsMMvhBmym/pCk316TEPJpBgwuO0pxSCUOUQTSq6iD876Nqi2uWe
RB3wR23XqKsA/bZ8DddiK7VmxN3wDEX61ZfKfcjCjYhU8CvUo5F+0SUPhKdh5hGURZyy9K0bSo5N
DVYyVkApGaXDJCUbYHQA46hjejQcManWBDXyTDktYyb9uStKw7XYJ7AI5T0KNdCfJlqgP/mAL/qz
CcNdPd1Z23rTp6s7wzgDhyBSzC/2k8JdFKX2MUkcpzfU/wLJqcj8i5KyIlHe6eEa7R0lwI/gs76z
GlCOjqSoAJSrtm2ZHNr86oo5PC/8dqD6K9XFqMMZq5/UlfbBesmgxbQA6kNvKeWgPGh90JeMgLkk
CPGHCAon8Zcct3wxV37wUPal6vhmUWi1h3XxGELnG6egIlIJ+FShFmz9GR74ZSSaxB7XK4PfRUvP
fEKtyqjoDk4/cGduJ2/KeJzZs+ITMtdVkHrn5X6TaX41QTo19P0UP34TPmc/gObd8OaoLGg1czqb
O0oh6hmLC0lnTDBiP3qZ1BZggTBcGSB3IH/nzkksTKbUQICYpNOhJJrbdc3qB0luZy7eOHEv0CSp
P68LdhHyM0/V79d7YWyZSvTVcF4JzA+tfLcsb4dXEqkV+Gth/k2jR4aEd8RxlzrjZhZ/WxHfCFnL
CHMZf4pxMTaqhl92IoBy/dEEckgTeow0Ayh6YiotgT2zhCerOQjZvPsBEXrxVb7StM0/M8z8F9Aj
w19E5YO7Dd6UnjWx0Ze8/e7Dy/xAo5y9LO305bMgP9zatpHXbYBPXImQbYPZQrfjMLl2Ic7pj2Nm
xzT3dd1pJVEzmgX2ua48u5GSvpgOqHhLDdtkQrXRIklK+1tsmH3pEM8pzdFb/FgB1CLdOg4Hx3A3
glRw5ppQXRSUXAVt9A/1ub7sXrQ+64Ho+Tjwlqu9t3K/agN/73JzB4FonjDW35gfEQipXuPcoQEW
h4JdmnasU1lE1JvGCv/te09hjWz3cDlNS4JTRD6pU9G06x4Gg4ttfw2fm1+BC3QyjdVowhHbNf3s
Y8h/vfEYA5vgYLSWvkpl81dYhvupqDCtU1hmmr7Vh62+0hI9dk41TCM6A3bRrq/9zbhic503bNuG
vJxOloboWlQy6+YoX7FygRH1t3XH56wS4J+axu6s5LVy9loulKbRciPHNtxdsAmxJRu6qn5ZBfTy
fbpj+OhU7vkUDW43HVT0PuI+XXyGAPYFPzgCGp44933tDd6ZOHKLvuVUf8I0W62fza23YFuaB/oT
NhkCK9yw4Z3QCdT2/S1UOcPEfwABKLrPb62DuaXVK7rJcTcQ9ScGAKdGzmsGnOpxSTs1WUJbPQGR
pCyT+ixiDiRpmFja+U8o9wFcWQGxXWjgPDGeYLFL2AF2f4j1SgiS6z86YMQbqE+IvgXFPuyQQVer
1yM38DrSjpcgUrBfuggZrcTKtfW1JzYuLFOIIB0EU3GqC7DbPrE7kcN5dzxpzvs/LyAyXeG5amTf
SyOzIWjQ2G2lrfeFn2VC9CCoezDnUQF+xysuSWHl8A1sX1Sh/hbp7OZ1b2iGN6szZHeGRt48Hj6g
pzUnFGvHMzB/QMUXwToQVrBjuw9s+BQw67dMxErCQSdK+zZjEtuIlM+/ZhnSp5ocQiqpK4cfJzQK
y8plqi8ET70/4id+QPmD6Sjl9BEAxZ4bswCDiCAsuK9NAzDBSH5lAN5/GprUTLBNyhpxrp92s/7C
LvBR6zMx4gJO4VT+ZmTd2HOOgWGlZevJMPtmBmJ5bnXCKri3nXnTjYIPILOgk7pb3OIn0AMPMsm0
wor6W9gxL1eHsaLIzVGPIuvEznyillxzlSi9H0Fb4lqFunBtwvRd5u9hk0Iv/joKhMV4rsPQdKQi
CvfkdflWcilpNTxvhrf3v8hyTSYBfaGQUvPUL+nCg/FudMTrStIjCXRpbdU3OiRpUva4Am7Ye0ul
z8RkQ7KyLknY32COAkSKJL4VCvuPnAyzapbh2KAQRyAf18sy5z9mbpOtuxnT2lm40quV5HBiuOxP
k+SLq9sK5ErMhx6tkdL9tvxecJrrnT+dLz1GEmOJFX4PHPQXKpFit8jcYS94b0pFBLGaAKLwJAe3
fWFk6+d7aA3mOd7K2CV8ZCNoanyx8ol+MGSe2dm9p8OTJFHXPfr62wkuuXXx51Frp4C8jMvqALBR
+wxTNNb/Xxcw4zl+uZKveHFPUpXWA2mSbCFAIXrBvu84uy+MP/zzqzh+GpH5sJivF0LuFKtyrypu
D05CCWXRndCigAck4JHCZ6nH5bmHsD898G3yo52QjvqPDCQnWFcCukzJADzN+glVmcxojk51kywp
21/YG4wW0cYHN9k0xuCAW0IvdAeZeFMhmNP7gCIyOlhyLLR4l7aDllMCVWYx5bAwtsVmDop+fK1F
EophEGw+/MY1mLh9MAHJt//k5p7Zk+YyCRZ/g0Ul6yycuVn2qlpwz2OOx5C8KpQrQiXO/1dkPhcr
S6B8f/IHdfOfcS3FUO6NawSvfWjFYMD5nH9EQXXK1xWsE7CiyeSg8VXYtCV9h+WXLGk8hOe3D6+T
u6kHOc99mYc3l6ysa3T60AhC5vl51QNV0J1wrbyaGoNGvrGd3ocOFbjYWg7uI0aGjGaPyI+Dn9Pv
bjntdqXfEEGmV4rXWkldEDiUfMLvbhiXoGgQtoCCZPnpvg5rEtgqUkbjnIgsc/RoeviRvdY2/Adq
VZup2Ied3IocscwcbmonWD/26O62CjMMyvxGJQpUZLGZbH/lQoSfG8gdV5YlK+99Xb1cH+5M8A3f
aAAllm+GshQn345am6GF0+uAhz2bOccwSxkxxOpuz3FJHTWTeqm2Lg1dtz/oKxrn22iIgiTTecDK
W4bhUqrCowaOrl2AVvtQjppVIR4+2g1YlEAExhgfZzvluAvxtpu2EabgQJsssP9zdsmGTHzrPOAT
tmeKKR0iA/H6hy9hM8Kqy2e59ZhBhvIESEWro6ZDxFlkDmi7D3emQxPdMNOlbxywmkSP/OqBGK+F
6Yci3xHLvqt952vm3NaRQNxrqLaWoo8Q1RSVotVeIEADy651VginC6hohyC/i2uKQ4zN+w8tQQ5R
pterVGuXCnP8sacUg2yLi3Vta78Mmxm+suWo3jmmR25s5HZsX8osiZF5+LMQTqCWV/ou5YQJiGb7
LdC5yfTmN1b4hFKl0GQr3Br6LwGQG6a/0DkxV4Jr/y08z2RF21X8mxWkGJPXJqbF9NyOjth44tDJ
SFC3vNiOmNNozmjtvV+wfqrg9GZcyLtlIwK2UA+cjkC1eVPvDZK3nENj0PZAlJEOlhh4RgJYZdfp
6byycD6W2F2CM9E8s1xRJbLpOb8kwT9fkZjxJPncfQoz8M8caY4Hc+QCZ+cOHANz1/o4XAhJXPLU
RdkYERV7D33Ji1UHysWgZ/oBLJo4ADn/63JhOxLiLrIOGvIpJEdH8ByWMjoODQAom1MW9Fbn8IVd
vLjCR5ujRguI3N+ZXaCV6fDM/dEFZ+AxyFM/dF6SjggynTLy32WBExOjnGvmQpUwC9zvyzww8OYL
QQQrJpdk05yDAX6PnmxgM/OA7dtL/7alC0gnc5c/2UeM10+s+EzkL1sAkpT290OZvLY+28DoSIKv
AufC1htjm590gbTdo4LE7Dw4Da5hoblBEVUEvPtM1WeQwL9LukN6ZTwhImvFjrB7tO0CkpLp9ZNN
r7jJ6N3GTa2MOZZBhJq1sCsGuujpTa+EFR6Fgedb4fAYYJEk4h4YX107HdtDYVzEOOYkVXOOfA6n
RN95L22EqrqZcyGc+2UFAq5tZ2dSQFjMmWEe0F2Rx3sxeo0f4Uwcd7OeLBWev1WNVfEvL5ZPPXVY
+bxkHy15rt15ak9bqhxmlPdsr1zV3xNgC4U2oQ2B7CAb1MYjkXkhL5QURxPuIlqWMTKe0dF6f5IS
LQLQTdyKd0TZ6ffYKKuIJNEyrMb0uWoZN1wut+xkjN+HIw5FMUioVMj0Vph6vlRynAs1RjZU6gBG
aWwln7fgEptglKQXtotPKAPIKB/3yfTPJ26sU5ZIRJkVyzLKcOWRYsiL0ADTaCiCQ/KWnMBUvpzc
FdHQG8UVNJI7mXgwjPwajhftNzM1wJXOiyfI2HxZaFDX1NSZBjLjwatgJ1iIb2k/nEohk9m1qR4s
Bcpo+WqTcnnw65xJSKaXzEPnT9cgWMqTwLKk/TQetRoJQkPEYTWv3GMd7fTMwXr0Vyl8h7N/w/ex
ZgqHDgSukYMp10X/N7NPtAvlCMRa+z9MSU+a35NwUhR3aGqu02Pp2rQefLadt+sFk9IXJj/Oh5xq
/HoY2LXtvWT5Y/gntGNtS12mGT57MA2kJeP/TtT23kmxSeUWhoT2PBmlhJPbaawxdQii5QByfTGn
Jo/vggcFTkjrpS3eHvcCcFX5jE6/rQAl3PgLSvp280VA7BoilgWSrHi00R85fHMBCYYzE5tAPWin
DbQluzExh4lnyFyPjquHLc5qy+wUs6C5j6qU4AyXPbMc6tMRLXtnZ/13YqDv8MnT+WCr4snKyJwR
xEXxGXKPKSHBV6GA2cf4QFKeZ3ZZFWSCFMfE6/vTxR1bl5ZE45Z2e5pSEoNQnfG9OWgFo9kACilt
okPDI30BiCagzxGCJMBbSRG2MgyTjHRCv0I3klOWLZO6Vig1rKKAUIYZhVXyCz57cgW92rHx2wDc
dVqku4rVtJ+VAd8/BZbyBsusSOd7wf9gkW3tM7atwZc+d9wrlAUdrezVVSm6t7oME2ZpWC26Jpg3
GKE4OYjq+aOzYGv/y8nGqJCJFUw2JQiUSF3ihxX5GWwuyEf2lmlzpkJJaJQJ5NnDPKfanD/RGd5E
Ig1nLWTuWGlA5MOKjMx3D7bwb8M6TtiXmQRt2fMnhQ2XzvOZYf0EYtNQxcSCY9/wnraS8whW0k33
H8ty/Dow2S8rMKQiTBRE3rKTc/KKN703xFeXVwtn3xMXH0i5Rg41IDeEp4PIxW/Gg/0DBtU5BttY
a5aNtWvbMjJW4RSZw6okcJCr/G8RcvPu3AuswE5L5D5+pS88BWj4lginYAQKACbSkIOrxYpwvKjA
YPwNKMzXh9zZQujBv4vIzRX8jFsARIgHaVIBIcjdJdngaJssI98Uyqc5RykBdzNNObIZQxpFruya
w6qXfvF7RPXXeXZDbtikvE1s5HLlsUrkd9UgpID5t5Jz1a9afXHRtCThuyk+CxyvY9rZ4+C4zQFH
RZcoF/tHce4jLo6ChKQDcFbrKu4zdLWoh7v90fBS20JT6h3Ts/u5sfcc5Jbmjt7L6ngbOl4iQI2H
iRHehl5Z2WXvtHezm3pK+KPBT5br4t1M4KwSiPEfOBMG6bv2CHbCut75GYH9ePuwEqWbYNeJ1eqN
OkwMuiDRuMo2CJeHuZXxQeJZCfXT0drnMzE5W2ym9SMiA2ofkgw7KxKNnmDigQsUbFDX/PjHVYij
IaQPWxji34hWrD/+ml3q6uPSkY7O2Xiq4gqUPh4hEFxSCKUe9coCkDBkOd+EoHR9C8NxQfKUdC6/
ZGYqNHm7bL6/I8kHONbdWY20PBWJbt/jJ37OgwBS6bgMwGGhsg2duRex8TvwAKLfGNC6IjAvlM/6
TUEqMf5ytRB6o0fgpKzh7/aW7m9q5Eb51jU6sEFVvIAwkfQhyraSVerbxIY6q73V1qJIBAQ8Wc+d
0nA7QnXiIZFiNlnbS4dIZS2c9jm+ieAoW83wHqGXXvjxhZ0p3dXs7XlxfW8tfQIqDE6hHwuc6LXZ
1PkW7W3dvw+hUTxLdXda+v0Wd/BvkcRoVv4alOQk+m/w0Tin1ly5ma/VdZ08j69ouUmqdgRrEWqu
PXQ0em1y/BLOi3VtOww43YZNASguYye0oLkAo755+OGJIF8sOLMiEm2EEnCJ+5EbJvyR6ngqo8th
ZRbLQ5Cg2EEKkF+Xe7Ob+azknlhpK6xIN5TzWiVk0KET92/vBIe2cTZPs3j2JV9CEVxXyiX1gmPk
Dkb3eEnzrBfWThaAoTiC9xkuoOuNoSYGfbCeR2QNMCmy0RwSjvPxX8qhl1sS7SyS8FXxTI8j3JPP
opvpifmneceVsh/b1ApqZbx3n08WsXnafAt/AS/8B51WgTSXuwgqehXKuTfUQYyZKWI5bh9t/jVs
V7FhjcOAAvS1/LkbZW4V4nd/lUteK04y1GMXE/0jkRdQaN46kW6nMLBhGJvBKfqXzslQ4M9DLos0
h4OloAYdzB6WIrHD5PpqvHZFmNpAO3Vc+NgpCfwvA6ArAdblwP+oPY7edweisdyeym3lBTXEsEEu
On5L6GJDgGFlDSnIeRhyyW+hw0iYUj7xR4Q0oFlNButbjVhNe/6KRh+NmS4slD32Ks7t+Ejb+bVN
Ewgsx6zC5Z8We3fmBuJMELDLGCz4JnqW8981WoQajoFMH6UqK16j3jC+F2mrp7Fvh+7nO0BWvwfo
0bR9dXAzy0xQPlaLBANfMUinUc11NQING21hOkhHtHdE6KECzfOF+3PNLF4zMcgV75IfyrSpZRb1
TAJs7jioMwvPi9zx1ZlFGGKmNoz2vd3Rdu9a5FVMjQ8DfWdJbZnNvAkKWLkL0Y852anpmR8QT2ha
y24ZgB3on7svS0OQNiJkeo6FsbBBh2wu89WfsAmQRnAoEi4/gpbyJZK+G3LgPk6KXict0kZVVFfp
tfUC6x5W2iG0IN9QPcXXp3Gmmxg3kwCIlWMK3vpviuaxp0xgbCv9zFKoVMDp4mns6MXBoOdRG/QL
DCEswywRQk3nPND3QEL2Lpvvb6UWx9oXT1FvS9TbZ0KpjDEEAErNw1/5FbM2ue5mVp7liIqe/7Th
JANo85rUfNdTzuZ91AzhicGtrEoNno+CDNHCkKoOn0P60+vH6Y7vOu1K8LCpH6L1GJAGw75iOPOV
w2DhQMRSFJPVQqu77HfVCgdxNzE1P54jFL7lj264uE10oBDAM07iX2/lG9sG/JzR1CzErQlAG+y1
5XpzHpUC2nUcyeJILFJnhT5fmYwU7SXWZ8BG+XZLpS2TBxyZatOery1YHVCeh2H+5uh3Aa1jvhuw
IvbUIyi80313ZyAC+vitSq4LrKCXRqJmp7etGvNlW4SrGlFO2Fsy1ntLuXOBeKvqOiaX9mKGu4o6
rUZVdlU/QzdRAt0g61dVXRxEqRBT11J53udyJVQ6RinSQCsL823l18b2ONWGB+BZ3TpexP2hDNDk
GumW3yZnxAnSyE4+WsnEnvpDPGJwAO3W5FtCAm0+DH5D8RHQ9PAlFX68Ukik+826Mt8cBV0F7LCO
/qti2X6PWTJ85bw7w9XeB+fKqYi50TV9iq5POaOFfq/KvSEAt9UAFOBrF0llubjlkXJMUiW00JNk
0WGto9GnfM7/uLwt+lAfzAKCTLoI8YuETt0dzAXo1ScYWePomO0OZlVhNg9FRR8Dp5xjl7Odpk/9
zq5Pl/aYKHhMyYmnT70R6t92WGRV8ndsg4Z6DuL7kkFddOimRjm3UeNKArhLR1HgJbbwdmywUkqD
bkx3plJRi1JYrhxKIqg41SZoBNQiTj6T1VN3cEJobkunrf9vKJ2DNJEv1CIqC7BWpYF2WYtdU98O
8TG8pqAiWGWFSUnHQr8z+ccpA6MuOW6zUogPtHc45YyPLiimTjgrJ7vzakDbrBc08bRly0h1BcmW
prE5jq7wh8j4fS1sX7vGhBwkggWeF4NqujZ/+gPnz0zK6/4UM/UR/I2UhwldJnC4t2n5fjlLmqfO
ePNFUZDqAhFGyUtfgP/kyL/291ONUbEXFoKZD4lty34OSforumpMU0c2aFC41EIEbT8FozLWSv75
Vz13GnDqy5s1pjtTfPK9EZnWA0QZ9sWY0D/2cUwnquYXNIiMmhbVVOqpDFSsMFQ0CS4L1yA3OZBG
W87zaUYlLprJb3zTyaQfMbTJKqHaJK0HB/wu+jITX8KOm0ebrG0JepDBukFO5+S3qum7wjWSdScj
FOREFLOSOL9vZx7fbMe6t/S63ZJDIUteXJ/MqKAWwWAxqQg2f7vr3+1DW1B2X9XRB5X9BKEYRwaW
dZFDOs8v74FRcNOUBjKp0jr8DGpmBw2/4cl/TSoNs8av/ZfrqRNMFQ1V1WsbHRTh9vWU5A8tAvAx
hkqmoRYHC1my6dcQp+hWCLDkpLXMBZ1Cl0kErwDiTodFDTgSGgVLFQ2SV/5ORCFK0o7sPrUuppe6
m5kTDH8LwWw9L7WxA/HZUZnvvD6hvqjHKF4osRln/ATKl17Nr4pQvYU7vZDz7d5LT17KJoly7qaE
tubR9D165m2GAAW/Zdq0uMOF9oCOvWOkJ601qZfdA/4eXvbSzk4CMn3SB4yilCLKrql412HJFszZ
0AzDGzJYatmxTKpgLUzWnuxKVgU8/hUhqz2Pb0O6eZ6ErzTRBrx7oGk/gDreGHAMB+FSCb/j1ohK
09hMm3uGx4QEWPgnyymbpRuMVugshbN+ovfaKiWFqTx3w9PsEgHa3FKNLdANUYbj6Shb/YsNXkpf
OUW4wucSk08oAkJkBOVxfmCQuUeGJgd2zXI+p5kYbQQ/VdbzyCRwhAZGblls0TJ9PW78rxuXcSiQ
Vs9JoklhkiDvU+IkeC1J3eNDYCCdbfbWkoBT9W5E4WTUO8l8TcBLePKzEtQBUlfB9TNs8uncJLb6
ZgeU/cy+ThS6VzGvZCvHPWUNFCGqABbz4JKiUh2yFRDsKhHP81G6MPT/oH4r7c/6qRANcRVixbjd
TTH/2/IFKGrdAQ4SeARAwlAmJumHm4x8weRnLM6LiBjyONkVyHtL/HKUbI3B/PI+pm7irg4R96Rl
ypvQCqjGTDOMnXNtDEBZf66571vnOAjqgHbLx5HWE/xjBDTbiRrgEUWx4Abcyml6WXdoy/Pri1rG
FVJSrUBtoEQEdJIizwSZlIRIXQR5rZkm2vR7VyQdqe4adHW4Fgajrr7ctvnyV1qzAAFSMq+NJ39P
HDohpLoxE4KiVENhEediz3yO6rNjhJPC6uKyrI5uyMb6B09tKzMZNCgWocnASvEVLT8M1ORM/tZn
FuQ5laLYF1c+zljRvusy0ZEpRAdHflfGkfSYUv7wmbgXsZNTdBSENtK7TTmI7gWfUteJ3VSBGhnm
RhLIgO+UACJluLaDf0njIw0QVfYKoPUpBM0gaBIGuF5tm2sj7NQZGFekExL6HfxfeTvbSWvfsEhn
N7HoUTGMYvrk/5gCuUx/CdlV+Mg2lG/B33U5AlgD4FASq7QF8ZQxQyz9LC9qyRqBNGs+2YSH3RQY
3KyRY5rE/cxAPm3BBrfGeDmTS1bDu0YNhSkndNOumSneF3exyJtCKMO6Aq45D3THIoX4MoPpQWNv
De2GrxePAiekahhAgDI9sRKaGK0nUgh4Z47+TEXVY7lGHH+cy+JFTZYpPymYs0d2Rr39UwUA2xrI
PjS+M+q3jnV6u+Swsy0GzvesBNQypbm99dlCBqKHNQYLoV7/+5Imuwl6jQJ6sbv0oDoiIpOcnX7e
d0uZDpY9pOmP9eIpfOl4oBx5bLjKFkcJ7FXPU/3t52HiDBgWk4AEe9txuK5wbvgGfnR5HikS1eY0
mUGHgCxVzUzN9monkgW3uIr+7fPmEenOjUduVu/ScNU4xeWvmbV8Z36NIghh46esexbsvAVvlFMn
b9TxOxlSOzn30KKrrPAmNHZeP+YutqnB2w60KzjhgN0b0ts6v6eSSf71idykAjqLUjOhVHLckWzf
AalXWmV/xQqwvth/MqyQ+3myPuBjjMDdav2/foU26VLD4MzTwx0C6kCiiua6e9ucGGnd33iX6I0u
k67bvZXf24UDsYuC6DyEQYCkoqpMdePtSUk5gUXJKRkH7pS573KSSO2WHY6JaxVCO/9nU8U8+3R6
8Vx+7gVxsQjo7PxMUR4yfM++XaoF56LMT8T4ftpHckmQ1n/z7Ep2ZM1H7GGIOPbeBaWj1u18Mvfu
3odXBmSEJimh9TheVRy0mn8/F+G/4nY1gmZy7514RpzG38WUqyX3vGoIQ1os8SmXpvRUetosR7qe
0XAQf2ZeExqzaDBtM/MGMuKIlk68E0xa2t6Q21/e6iI7JZNUltZucpIVYaK7IJrZq1rAt/PkrptI
guHXD9St7ebagXBlS7x8u/RaXDBcSk9cHvm83z7CigaYB+sApKFkTupRm0jOmA2r7QUcJOSKh6Ch
yPJz1GJQo5oDMZCEFwEuDep/Emiom6oL36KEou1Q105OhuPRQa1mz7Q4BDR/7qCyadJi3nInkVSO
cnRAfjNs4Ho71lEtmAPDPxIJi3jWLY9FP9DsYzBPD4AScT9tMwmbcGkgVIYBC/gdUgcS3AezTLzH
KMTJm8/bUbZz9MAeFUw/AeFLsWzxUsuIb/TI9Plnn+eAATeHWaTwb4ZcP8N1WJMOEh25kFMr/BZs
jjRlsJo6gX8ZCgPTDTSPqt+GUaMQcomo9E4a2/PGyylrT7bN9TQzBWjHmaO11kCn3R4TlLTOWbR9
MUNMhgZPN/zQxIEklwjTkfjsm0h6MRADiZJxtXTbTN+N1Lybuu5baSyziNoRx1lZrT/XdKchsFi9
8Uhrs31S5OBzRrINcDQ5/l/i9yzEsKsmkkl44sADVK8GiLcNJtxnDndKW98RPwOYq5Rz2/qghwY/
XuR9YxaxZXvLlLC7RlEx3TrQArOmB1F3VSN0/XbQHNGbzUqVNtiIpiwBOSPEJ3Jacs9QVRYKqO7s
S9b5VPEbxuqk4SapepmD0Yc4c/1zbGNSX3e8kMNsyWKSYceduIcEXCH+fPQ60FXTttWQ9WkDb5gX
NjYJ5LVboNkiCSLgclgOytqVE4/z+8wt8oeLEiASQjjLgC49i3YDT3LE0uU+7gFd9PxsFvR3+xDj
h74lDOQh67eqHEa+QHYRakx5QG+svs5VtnKclYtWyH/3lFAtqVsUYUgN+z9E2swCiaiNyeqYSDbK
DClucDBippOHJd3l82n9LHTyqwOLFyN183dZDcEC8ewvnQf7e6JGws8TyJncKWrvfHuTiAlGl7cs
xTHMf+LTLTe0gB7Msgr9pQ1bBXo9PpUEUF5K203oLR3yoj4lKgjoGmLp2h+eLt2XVCPAJQnCQ1Jf
NbIWPL5dPmOlm94hnoNXjO8vGnxp/Ib0xJZdV86fAzaDOnqt39k34Vm5l3TLygb5qsFu4aDZ/gg+
ZWUuRE9x3l9jioho042RsfqNaZqVsFRZ7UaVUJhEvcvE7Ij9LdVUk4Mn9AIsdopZZjuaYMqJmHn+
igLrsAkLiS9oCAyMzCOaqIRNstq4azWPZmos8X0hdBA+lpF3xuSQe2PfOcvv8J/rtNHa8Il/SJ9r
j1rC1hPNMiXHhSOAFZ58tnv/p+U7+1IWv+53BqMtGdh1aVmHvmL4F9InznEUTq8hpZc3C106mm6T
p9ULKFBTzWx0GRFAwqHvcFvQO7m/SqDhkA2CDGL8G0cWhhOcHZ0HCTu/LC22qus9L2nZuynDcCX2
pwQIlAEWta0v2hZSJT5ywBMPTT74AYTDF+L1p699Ioi5ZsjPYssewttwe65XdIlFWn8LDOPPmOmg
oBAMZ6Bb47yLgskFUz88rDbexCZjJM+Ol+qx0N2p8eqzRbn/jsEQ7Ufr7aJgv69JLZhEkYBkrkxk
4G0A0mmfYK/MdU3Sh1rYQTbsis8N1RFWr7yL9yKVLeM3Az6Jti92mYgeKroooP9xUifiSE+9K1LT
tgtbaTOVUYGyuISw3Skos3z1TOKRmDT5yvbHi1ZAcEzmIsHGviO6A3k6NyObrBSyRK8+P9qATOef
0le9e7GMzijA3cotcNYHFLrHdn9Fz+TnicO0hqCKWfoXSwqXeaK/3EbdP0xRtuur5a92/2eFeLPG
N3Nr5dYa6fhQH2Z3POWRWyPzgpfziR4i0Vap5XU7Kri8PVXNtgO7K1VpL5tTYquGgZM+E8Pdb5BZ
yf1tsH7eKDJdPHIDpqGz+SmoFl0wBYLMBblFEZQr7mETvvTk1ANMQRWIEyZP0r7hc5ri2fCQhQvA
CxAEL/qpBKAWwsKa00dQktI/KdrGcms6Efat+Rz466zNmhIQchvWyXakPNKxXbUFHKI8klm1+Lmo
f1hLPRWm0YDz5iLfZwQ9DZXi1+8qCt4S0Vk52wIvm5VeK0lV35WepFxiD5Vhpo1HG/nJKV7V/gq+
ul6euSg+Cvsd9T8GgtTZtrFmBab9zLRv3AEFXGi0PwZVPmH2ymXbwgiaFzsSy5t+Wb12BAV0tfIL
HPrJDghAuKQWIpsIifniy3xQVhGLxhUm8genYy5ewgPnPJmS/YwkVTRbRMHER/6VuzH+9+AN9nuu
f28/awbdEHVhM1lZR+quKrHNYD37KbJDubiojfPNxqNGaMvnfDss7scTV49503BjVk6esnV1Tpbq
3PVR8crJQQd6/pXmqY66qtlPLRuCqbV2I7KZ595bUqV/jxHMLsO+/CRngYZCMBB00goiualmu84F
+5o6w1NxcIKpNUeywgbLcHd+tCbedNATyd/3RRR8aDPxwa0Jr90OOGQQtiKNSMf3a4/Vxnji6dFt
4giippDw7UqXVE/MJcMKnbO+0jjq9HpCT+rwew9riNUZI0X9zTecVIsDGbouCBEhBXI77DIRYTcj
1DfKni3CsvLV1ebCUgvrNX/RCW2Ihi3qDoO9/fjU0vbHuurbVWZEVKyBmFGCGd0Ua1+CWpmpKzIS
LNXDW6JgFQGmX9ng34Yrf0kMiJTBcSxxZpIZ8rHtJ1HTvSp7OCPFf9BFSsVeufGTd2avReuILoJa
Ka11dYEDbq+Tjll9fVXnykiiRt7LTBrXixLzaDBHP629WMv4HbKgsHTmEDWw92o7d3xzoK6k6Dpo
TXwypwnIh4jQPlJ1GYqzgwF6jA5O1kTI136yz6GfaQUdGXwSmRC4qU437q4Zswas2Kk6anD4eysX
gtSlmYgccr2ZM40W7uF4czCw/iSs6288EVxexObar6lEnrnZj7+sVgZsZwv3EofyMZUG4iH97N/4
XywyHkvHzjDFWZQZd1CfxWhiHHBnMlcokPDOnakuYTT/hoSMJVeJ7r54xiPEiUG8+r0WwNKfLffA
h36bJUdXpa3XaDqBrLsIG0LOyGbVrF+k9shDRDgHwqwaLRBQnMaAo87ntOK5UMsEsgku5UhM+BWu
LzydNuLKG5BUiUvbQzGig3P+xBtrMbFFCInu6aSHS0dy10/OGLq3ICXoDPPwfbB5xNQJKYCeuGQO
lNKYk0jJNokT/gmdH5SEbLsZgEwVNwb4H5ifrUo3YPZ5FXQu459KBu8AAc1GuV5QWA6TciIL8SUX
UwxsVH8W/L8LFCrudwl9hJ93WRMqlneTqkZvJgx8hG/i2uhSHo9VLCVX/BkdqsVV22Qo6jKH7nb1
9H0FeftIuQ+ytLlA3lKHpDF8rXzQcZYHqZsAKOhI8B+Nc6Fw+8/cXRkgnA//NkDCgVrn2LjcFe3s
gieyi5UHl2kGWbMryDzg53iHH6vcFQPEfuVWCs5sF+aGd2QiINCWPUz5OVt/w5SF38g/a3nlD6zG
oMo/tpZMRHe9CNYJLiPym7zzjX2Onjq/zSO5dHC2YRkuaHbjLJYqisiqz/ErLt5JrMzyRwfiEcdt
Hy3iJM/Sn+DLHEMOQ14IOvYxcllfKGqo6c3igfR7UFd7Cady+oLypEya/hxnipObXFSFNuj8OqrO
3g53sYb4iJNiwtbkusLSiK7o/aCE0qdj0Oq7XLYio/qgo/qV4xWWCh24qkyZ8swMmEK+YyoqPDpm
pgHE0ce9lZjdivBXQPOPaYrmB4TJMpjmldF4wB4eMjPOTRovhGEW573GTjhdAUNirnInvUgZAZTF
ct+/kJmHBJ0qR6ILTEg2e+/4qh0YmZ2q9SzK2sQeEK+ZJnAjeLfUuXt8B+bL4Plh5dlIDXQPAvbi
WsPARjlr4w4YmH7zZ7hWJ98Szvjo4z7b2CEaiiF5Lu3wqzKvfBywAp4+cDvovGnFUcziiZhK9MZn
z/JQpz04QCkHbhO95LRmzg/C
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper
     port map (
      D(3 downto 0) => D(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(12 downto 0) => Q(12 downto 0),
      clk => clk,
      din(3 downto 0) => din(3 downto 0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width_14 : entity is "blk_mem_gen_prim_width";
end effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width_14;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width_14 is
begin
\prim_noinit.ram\: entity work.effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper_35
     port map (
      D(3 downto 0) => D(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(12 downto 0) => Q(12 downto 0),
      clk => clk,
      din(3 downto 0) => din(3 downto 0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized0_16\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized0_16\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized0_16\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized0_16\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized0_33\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized10\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized10\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2\(0),
      Q(12 downto 0) => Q(12 downto 0),
      clk => clk,
      din(1 downto 0) => din(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized10_84\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized10_84\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized10_84\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized10_84\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized10_113\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2\(0),
      Q(12 downto 0) => Q(12 downto 0),
      clk => clk,
      din(1 downto 0) => din(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized11_90\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized11_90\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized11_90\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized11_90\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized11_107\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized12\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized12\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized12_91\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized12_91\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized12_91\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized12_91\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized12_106\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized13\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized13\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized13_92\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized13_92\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized13_92\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized13_92\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized13_105\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized14\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized14\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized14_93\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized14_93\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized14_93\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized14_93\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized14_104\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized15_94\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized15_94\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized15_94\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized15_94\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized15_103\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized16\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized16_95\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized16_95\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized16_95\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized16_95\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized16_102\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized17_96\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized17_96\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized17_96\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized17_96\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized17_101\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized18_97\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized18_97\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized18_97\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized18_97\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized18_100\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized19_98\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized19_98\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized19_98\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized19_98\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized19_99\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized1_17\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized1_17\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized1_17\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized1_17\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized1_32\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized20_85\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized20_85\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized20_85\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized20_85\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized20_112\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized21_86\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized21_86\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized21_86\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized21_86\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized21_111\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized22_87\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized22_87\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized22_87\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized22_87\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized22_110\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized23_88\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized23_88\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized23_88\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized23_88\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized23_109\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized24_89\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized24_89\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized24_89\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized24_89\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized24_108\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized2_18\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized2_18\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized2_18\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized2_18\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized2_31\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized3_19\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized3_19\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized3_19\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized3_19\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized3_30\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized4_20\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized4_20\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized4_20\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized4_20\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized4_29\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized5_21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized5_21\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized5_21\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized5_21\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized5_28\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized6_22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized6_22\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized6_22\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized6_22\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized6_27\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized7_23\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized7_23\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized7_23\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized7_23\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized7_26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized8_24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized8_24\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized8_24\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized8_24\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized8_25\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized9_15\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized9_15\ : entity is "blk_mem_gen_prim_width";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized9_15\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized9_15\ is
begin
\prim_noinit.ram\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized9_34\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft is
  port (
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    srst : in STD_LOGIC;
    \cntr_en__0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft : entity is "dc_ss_fwft";
end effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft is
begin
dc: entity work.effects_loop_audio_fifo2stream_v2_0_0_updn_cntr
     port map (
      O(3 downto 0) => O(3 downto 0),
      clk => clk,
      \cntr_en__0\ => \cntr_en__0\,
      \count_reg[11]_0\(3 downto 0) => \count_reg[11]\(3 downto 0),
      \count_reg[13]_0\(1 downto 0) => \count_reg[13]\(1 downto 0),
      \count_reg[7]_0\(3 downto 0) => \count_reg[7]\(3 downto 0),
      data_count(13 downto 0) => data_count(13 downto 0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft_41 is
  port (
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    srst : in STD_LOGIC;
    \cntr_en__0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft_41 : entity is "dc_ss_fwft";
end effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft_41;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft_41 is
begin
dc: entity work.effects_loop_audio_fifo2stream_v2_0_0_updn_cntr_48
     port map (
      O(3 downto 0) => O(3 downto 0),
      clk => clk,
      \cntr_en__0\ => \cntr_en__0\,
      \count_reg[11]_0\(3 downto 0) => \count_reg[11]\(3 downto 0),
      \count_reg[13]_0\(1 downto 0) => \count_reg[13]\(1 downto 0),
      \count_reg[7]_0\(3 downto 0) => \count_reg[7]\(3 downto 0),
      data_count(13 downto 0) => data_count(13 downto 0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft__parameterized0\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \cntr_en__0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft__parameterized0\ : entity is "dc_ss_fwft";
end \effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft__parameterized0\ is
begin
dc: entity work.\effects_loop_audio_fifo2stream_v2_0_0_updn_cntr__parameterized0\
     port map (
      O(3 downto 0) => O(3 downto 0),
      clk => clk,
      \cntr_en__0\ => \cntr_en__0\,
      \count_reg[11]_0\(3 downto 0) => \count_reg[11]\(3 downto 0),
      \count_reg[13]_0\(1 downto 0) => \count_reg[13]\(1 downto 0),
      \count_reg[7]_0\(3 downto 0) => \count_reg[7]\(3 downto 0),
      data_count(13 downto 0) => data_count(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft__parameterized0_118\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \cntr_en__0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft__parameterized0_118\ : entity is "dc_ss_fwft";
end \effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft__parameterized0_118\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft__parameterized0_118\ is
begin
dc: entity work.\effects_loop_audio_fifo2stream_v2_0_0_updn_cntr__parameterized0_124\
     port map (
      O(3 downto 0) => O(3 downto 0),
      clk => clk,
      \cntr_en__0\ => \cntr_en__0\,
      \count_reg[11]_0\(3 downto 0) => \count_reg[11]\(3 downto 0),
      \count_reg[13]_0\(1 downto 0) => \count_reg[13]\(1 downto 0),
      \count_reg[7]_0\(3 downto 0) => \count_reg[7]\(3 downto 0),
      data_count(13 downto 0) => data_count(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    \gmux.gm[5].gms.ms\ : in STD_LOGIC;
    \gmux.gm[6].gms.ms\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_2 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_1
     port map (
      comp0 => comp0,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms\,
      \gmux.gm[5].gms.ms_0\ => \gmux.gm[5].gms.ms\,
      \gmux.gm[6].gms.ms_0\ => \gmux.gm[6].gms.ms\,
      ram_empty_i_reg => ram_empty_i_reg_0
    );
c2: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_2
     port map (
      E(0) => E(0),
      comp0 => comp0,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg(0) => ram_empty_i_reg_1(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_2,
      ram_full_fb_i_reg => c2_n_0,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      wr_en => wr_en
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      S => srst
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      S => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss_44 is
  port (
    \out\ : out STD_LOGIC;
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    \gmux.gm[5].gms.ms\ : in STD_LOGIC;
    \gmux.gm[6].gms.ms\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_2 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss_44 : entity is "rd_status_flags_ss";
end effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss_44;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss_44 is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_46
     port map (
      comp0 => comp0,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms\,
      \gmux.gm[5].gms.ms_0\ => \gmux.gm[5].gms.ms\,
      \gmux.gm[6].gms.ms_0\ => \gmux.gm[6].gms.ms\,
      ram_empty_i_reg => ram_empty_i_reg_0
    );
c2: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_47
     port map (
      E(0) => E(0),
      comp0 => comp0,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg(0) => ram_empty_i_reg_1(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_2,
      ram_full_fb_i_reg => c2_n_0,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      wr_en => wr_en
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      S => srst
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      S => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    \gmux.gm[5].gms.ms\ : in STD_LOGIC;
    \gmux.gm[6].gms.ms\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_2 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss__parameterized0\ is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_51
     port map (
      comp0 => comp0,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms\,
      \gmux.gm[5].gms.ms_0\ => \gmux.gm[5].gms.ms\,
      \gmux.gm[6].gms.ms_0\ => \gmux.gm[6].gms.ms\,
      ram_empty_i_reg => ram_empty_i_reg_0
    );
c2: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_52
     port map (
      E(0) => E(0),
      comp0 => comp0,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg(0) => ram_empty_i_reg_1(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_2,
      ram_full_fb_i_reg => c2_n_0,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      wr_en => wr_en
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss__parameterized0_120\ is
  port (
    \out\ : out STD_LOGIC;
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    \gmux.gm[5].gms.ms\ : in STD_LOGIC;
    \gmux.gm[6].gms.ms\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_2 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss__parameterized0_120\ : entity is "rd_status_flags_ss";
end \effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss__parameterized0_120\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss__parameterized0_120\ is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_122
     port map (
      comp0 => comp0,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms\,
      \gmux.gm[5].gms.ms_0\ => \gmux.gm[5].gms.ms\,
      \gmux.gm[6].gms.ms_0\ => \gmux.gm[6].gms.ms\,
      ram_empty_i_reg => ram_empty_i_reg_0
    );
c2: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_123
     port map (
      E(0) => E(0),
      comp0 => comp0,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg(0) => ram_empty_i_reg_1(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_2,
      ram_full_fb_i_reg => c2_n_0,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      wr_en => wr_en
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    \cntr_en__0\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_17_out : out STD_LOGIC;
    FIFOTX_WR_EN_reg : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    FIFOTX_WR_EN_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    FIFOTX_WR_EN_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    VALID : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss is
  signal comp0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_comb : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => FIFOTX_WR_EN_reg
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => WEA(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => FIFOTX_WR_EN_reg_0(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => FIFOTX_WR_EN_reg_1(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => WEA(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => FIFOTX_WR_EN_reg_0(1)
    );
c0: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare
     port map (
      comp0 => comp0,
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gmux.gm[6].gms.ms\(5 downto 0),
      v1_reg(0) => v1_reg(0)
    );
c1: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_0
     port map (
      comp0 => comp0,
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 0),
      \out\ => ram_full_fb_i,
      p_7_out => p_7_out,
      ram_full_comb => ram_full_comb,
      v1_reg_0(0) => v1_reg_0(0),
      wr_en => wr_en
    );
\count[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => VALID,
      I3 => rd_en,
      O => \cntr_en__0\
    );
\gcc0.gc0.count_d1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => p_17_out
    );
\gof.gof1.overflow_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      O => ram_full_fb_i_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => srst
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss_37 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    \cntr_en__0\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_17_out : out STD_LOGIC;
    ram_full_fb_i_reg_1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    VALID : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss_37 : entity is "wr_status_flags_ss";
end effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss_37;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss_37 is
  signal comp0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_comb : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_full_fb_i_reg_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => WEA(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_full_fb_i_reg_2(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_full_fb_i_reg_3(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => WEA(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_full_fb_i_reg_2(1)
    );
c0: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_39
     port map (
      comp0 => comp0,
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gmux.gm[6].gms.ms\(5 downto 0),
      v1_reg(0) => v1_reg(0)
    );
c1: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_40
     port map (
      comp0 => comp0,
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 0),
      \out\ => ram_full_fb_i,
      p_7_out => p_7_out,
      ram_full_comb => ram_full_comb,
      v1_reg_0(0) => v1_reg_0(0),
      wr_en => wr_en
    );
\count[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => VALID,
      I3 => rd_en,
      O => \cntr_en__0\
    );
\gcc0.gc0.count_d1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => p_17_out
    );
\gof.gof1.overflow_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      O => ram_full_fb_i_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => srst
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    \cntr_en__0\ : out STD_LOGIC;
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_17_out : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    VALID : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss__parameterized0\ is
  signal comp0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_comb : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_full_fb_i_reg_0
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_full_fb_i_reg_1(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => WEA(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => WEA(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_full_fb_i_reg_2(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_full_fb_i_reg_3(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_full_fb_i_reg_2(1)
    );
c0: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_49
     port map (
      comp0 => comp0,
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gmux.gm[6].gms.ms\(5 downto 0),
      v1_reg(0) => v1_reg(0)
    );
c1: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_50
     port map (
      comp0 => comp0,
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 0),
      \out\ => ram_full_fb_i,
      p_7_out => p_7_out,
      ram_full_comb => ram_full_comb,
      v1_reg_0(0) => v1_reg_0(0),
      wr_en => wr_en
    );
\count[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => VALID,
      I3 => rd_en,
      O => \cntr_en__0\
    );
\gcc0.gc0.count_d1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => p_17_out
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss__parameterized0_114\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    \cntr_en__0\ : out STD_LOGIC;
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_17_out : out STD_LOGIC;
    rx_l_r_float_wr_en_reg : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_l_r_float_wr_en_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_l_r_float_wr_en_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_l_r_float_wr_en_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    VALID : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss__parameterized0_114\ : entity is "wr_status_flags_ss";
end \effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss__parameterized0_114\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss__parameterized0_114\ is
  signal comp0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_comb : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => rx_l_r_float_wr_en_reg
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => rx_l_r_float_wr_en_reg_0(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => WEA(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => WEA(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => rx_l_r_float_wr_en_reg_1(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => rx_l_r_float_wr_en_reg_2(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => rx_l_r_float_wr_en_reg_1(1)
    );
c0: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_116
     port map (
      comp0 => comp0,
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gmux.gm[6].gms.ms\(5 downto 0),
      v1_reg(0) => v1_reg(0)
    );
c1: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_117
     port map (
      comp0 => comp0,
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 0),
      \out\ => ram_full_fb_i,
      p_7_out => p_7_out,
      ram_full_comb => ram_full_comb,
      v1_reg_0(0) => v1_reg_0(0),
      wr_en => wr_en
    );
\count[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => VALID,
      I3 => rd_en,
      O => \cntr_en__0\
    );
\gcc0.gc0.count_d1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => p_17_out
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
ElyYT/ol3zkZvg8fWhrjdf3uK2PZSGD4AAYIENLvkuFzlAmjg53+uTQ5ZNj4bw1WFPviX0FvqGGF
qcjLa4FjMw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ZrYE6qdig7CW0pE14KddIQ+GM8foYz2H9SYt53t7I6wXiUJ4Z6s2rFO0Xo4bVZBoTcaS2qyYn+Hr
rghkO3dxWQULFWPOjVqw5VCla0L28mLl5foiW8aK7TxGQdBe7+u3k3SCU0Ad5NAXs2U+XlqI3qtj
B+vfYiqi/Ihfu01PmWY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sX7FU//KasyXlTTDUQph+6VwZVNCxSFd7rRWscuHSHPkusM38I72SiwvvKy0toTl1NHJOmJgptBX
cLR8qjZoBBJQ9BuNB6jbRbJxVnvrMXr4mwrxIYCnPtSxKs8yPqa/cqcg+RJretiycd/s38ieBWTr
HMmUgOB307twd8UcPNoi77O95lvgjAPCGYlVYhZW0foCuZAGXoZB8LAyNbl8kmJhn5EBfayZrnOd
DopbhcJtr8yzM5U1lVM4EUhC+mQPGz1+7xH5IuFFnIeTPu8hGJ10BRCU0JgbtrH+HgGXYgC28gaY
0lHOi/JUyTNtn5Pu8D2roUO4h4JeIXd7z3nzCQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ncj4kPLDW2tS6/DT3yXuC8NIHwPXCxdhXqUY1Bh+KeEmAagJomU2OnAJyLSLNemU3Y34j9lnD4SD
yFji2ovHe6gnONTd0GNLmeVw1Z7kYPT2+PQrzobs/cgTdM4VGZpX/Ck75XIQkghawfEKOotsd10A
lReQtXayYHjwn/nFi62bteT+Sw64h6marqa1WY1Oj682bMWEDhW5IO3XJs74+zjicERbhRL3OoJh
5PR0rs/mzhjVG8YR4a7E3FfGCNzoMCCuiOpZmaBeA0oXZrzJgHE/DjfrkVePnN9xvgRdgy4MX0JW
AM40L0jyFcHQdRA9d/VqFkmRYGk6gi9LsoFUIQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
frqhZk6zEcvUzrBxPv/3BBHhQxyCZ3nhG4DoP0bVIY/cSzE7+8z6y22bAcH/FNTQ7hpY8BophtBw
4xfPnQrQfnIfzSzdj9iRBzpwJ6wDg99sZ5tfm5w4PU/KDGxvL/3XwsLYt4hly6tep17pwEFtMPmh
0LX5V2PQ+clnEkCyrln8hqEJem08JEH7niEWo0xxIJ+AcWyEnT9YdVT8kcDURKGAxzcvnpIdsO2n
gEhFp9GL9dFb0v6vv/zmmVYA5c0Syo3+3vyuO+8jLPJEiYljJv4e/5Zhu5PaIjXDZgd7gGikO525
PIwh9VOJCmNNXdyc/bn7eCFGLP3kbj4YbEMxBw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
TsCVzzohwrUzgezcupyUHEOHhLR+BnC42BHYvJsj0x6QgQ6ajZLiBzBytTrY5z364ld7PW2P5W81
gdvaLlhAYt7Na83tk/9ShATSqqUUbDT9tf9uT+XiQlcjop+XDLXmzx7zsT9VKHIh5MIq3vMjnXka
OGdHMIT6Ez42XIoZiZk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O/xPh9QANG/pVhUXuBubkh9qT3/3K+yctHu7jFwZsiiV+qeWqSlbgdpi/jz1W6xLrThPeHvdUkub
dG43pbclEUNg7rmdBQResKHizUObqIqkKnVSkHa3y7OcD0V6jh5hA6MX0LR1UzsON5QIErfd7ovN
iTInHraZyp5EiGRCuG8nL/kWZCbvRPRA8ijO67se11atrasqXz7TcGPR3EvC4OazYxycdBKyFeAJ
GvhAH9XgJeV7vKAwb9FlatuSmn9G8qGk1+qd5L9yppXJXU8DJZaYAjqGAyhrQfTVEhbxftPoZESr
lEWHQOwjmT0nzZdUo8QlZ3B/RWRaV2JZFNbvrw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
etBQpXLsge6ejuBGCFyRzO66fmENEQsibD83BOFc4/3jg1IZlaKE8KETVDa30oARO2nwnPREwVCa
Y3Ug8d+6V9Doe43PX687vV9BPgDEpRVnr5BAg4vUaiirAJDJMTLaYnpaPbjpz4/91c51wzwcCSCM
kGctAsDieVCzOfauEmNLfEIwS/qANbtST2a+cnY0u7Il/m6V08bgW9+Y52i9RIYqBLaX8rwquNMw
3AW1hC1zXUmhOwyFqZz2NSbnIUwj6FskOxUsU8/Yq1ezlb3bpAN637FYv8/qauUKEDyQ+xVSWJLm
HwwSFoJOhIMcYoz9m8wGGlMe9l4xZLeR+ja60Q==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Geod8L6TfaZDqWKcScogec/GGNTubAEpu0VnTusfEKA1maYt/UMNp8U/aAiKa4/qltXDmR4YR6/k
4L+lGsLqWSCA5NUZFBFcCYLDQ5gIeiu/LZh7GEAtZIv3XhH42WvN6l5jMAM5Kfs6L1PAuxlonbD5
t1iYE0tlv59GZpoygikX+hWnB737BDvrGRna8z/xTKG7wEF0Wqaa+TzWp0eFWlxWnhf9CRv7t4pF
aJ+vbibgoRGmAt9sVDuHUDLxCDAHCMS/YM/2ipg1A1wmDG3VB/5SdQtmqbNbiiZAr0oLMDHWBjXe
16Or9TIO+vvitqRR5XD5cKDy35Zrae7ObYnugw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 51616)
`protect data_block
Sg3yKcEyBNRB7CMRGcIBtZ+1KLmbjli4UJNNJurHTBkciF40lk6JG8w9I5/SZ+VbXBX6yE5cTgw/
kI43/LE36jXN46tJzftaQziHcWn41cdsepnGlBc2WAKj3yP0YNH0l2Kez6afMDhOX7CZOSPzNy8O
SkxvxEKb126pRCTWONPeuF/21R1LJThXTnertj7VFaLoyzMl87spgY+iRugxi14j8dTveWwIBRPV
hLvejFDa7bag638M9Li2YjNe0eze8hDqCr9Nij8P9VAh+N7eUWcOyJukU4OQDoMxdXQDebP8BRbh
bSJSOgbHfQSU0rZCfs3ddQ8PgPGp+3XDZX42jxPpTAVHfItTll+slLb7R8zBiTg4cMpWjp7loPbj
DjxK1c0PlHhXZYZGSAZZvdRuZ1FxqYVEsHezBmaB4XNfQM9SqxY09TB11IQ4v4IhTeeRTk59caPg
Nl2gaQfiRjwsUxqB8RGo0gF00+gkmYXTbap6E7Gaws1yP4yjgWVogrxHxetH1ge3l5ekUkogCVeP
LLw2pWOksb7al/V+6nM1LCfuEVUHk3vNXrroI20LDtFxan1aZ00Xud0SGPvIVSTsybKDsZTKcHGg
/alRNTURbDtkrNmp72vOQ06xUdNKAsS//Lcd89Gsvy3hkuUzGuuypScWDEmp49UF+hd8ougsAdsg
WY6o96eIhPOd9YqUG8Xwqcc7eK93hMOZ9xTL/I2VSQSmWTjswwu9nkj85lNj19JZDkQnYXwa4n8u
1gQf1QkHbnPWtmraYr8imQsoARqoBadygVUiZF5Seq9HJGnOxQ1vwKUd+cjpvyuiHHcQeXsspk+V
eE99Zb6qw8LHTZNf5XwBmh5LAhZ2uu0Zqlr7MPHBeUQdDj9Cxt46BJcGhZuUWRvn1MPaonCq8gcL
4eJYtHRt+PU3XyXBOAAw8+0dhLtP7Ym30Cwoj/wIO4qUxtnOYKfc4uHvGnG1zKHvFkTbvbbYE0w/
jcSjAuAFIn4UwtxkpSPRYlHmpjI4dKB0u2aM3n8srNzNVQgochktKPNS/zub+HLkyueyw1gGRsrz
M4K7X7XRuxBmVoWv1ddHfD2Ez9iK0a9ztzXnvYeM5QAW4jFdjGo1j7HtCT/gfCwX0DDhM0DCCAND
CITRncNr5c5Kl2qZDXIwZt0E7+wDnF1b9WCWRTK1LkYi2ZoiH6c+DnpaiM9+VW3clPVra1kPuiAn
3FrjycANo4jjLdoKVD7aC1EtGRkQYC83BkiAdBj/7an38pGhIHoDm/4XD6X5E2KTLXvGA01GPFtK
geAPcK3yD0sOt6GCLbQxkiS2BnW+sCxe+pKjAQK1k8oLDwJkzQZ3K53VmGdV+Ppmn+RUvRtYOy3D
VBE4UzNcM6I5RLfFkeQ6180ylLFbZkfWqhVIzhDimOn33c7flo2oj3L/TZYYG+sjmEVO92NLkGPt
a0kRW2JZvnnAIOnlcbJbtX+TYseIAUKptrjme6HfU5i4QLAzYHm2dy2/drPQ4dm2AUYnxhxElWZk
APIYQ5ejHt5AweJ5dhT0cS7Xt8rigBZpmCMvRiYJr8cMbuux9hmREMY9dv3X1HPimmtbeNnVsbXX
H4VgCGEaVwLYbaTb+uA94RPu7cKDwVwXVKJ/wSxjRMo3Opi6jt7lhdN0c955m9HfmAZvJ8hjV8Gi
IqXwW2hIlN6Ma7j7dQzLUP78SpXFzzoeTN0x5zy4U5vGOkpnxnlNzIQH3GQU3sfLWH60OlqwH+tc
I5bts5SeULjDyuybZvgQ9/BlFl1gKdj93fcATQYGUizIDem48BUGkhAmBtlpqTJWB8s0b5CChoZu
7NwzFQWpZW7Ug8FtrKJfJiS5TNWRZcQoMxjOpAPrFJerO2CgrZOqqYZS4Iyz/4j4mKbVnIqkFThh
hTfViKOV+MW2arz4z3jCtH/NbbR9nUBqX8zYQreoi+Ze9uGu+7CtgoTX6HgMyHT6hbZAGtXX9Mo8
CaEB/Nq08hl1AnqcOjpoixk4oKn42R8gSAXAnkK2iqeCFKucYWnSGbv5EB8IeztJZL6rYxF6BLHY
4zz7qfIKGKw84TG0Kdl01cORrKqDNZ4f6lLp5+Pj7/2ghAKQVeq9G4tlBxSOWnEhrqSsqQmhpPqH
BunA11ixn4/RYaIS575KmSrXn/T89ChUu4CRILLekHWU+34beCfckiH96zUbDCTtJuX13oLyquWt
8weGkntq+qj/zayJ2szT6O6+JDjlhcIuR+nzqD07VCQbnovbIylVol9luYSs3AW+3cqSNp3lbqPx
fxzH75I0EnD+TVBb0XRbW5Mv9KBrkWzMtRppluwjRmo6crZhkmJc74ck5rbKUokIYHDZjyHk12zr
oUoCcL5ThN6xHHTvEe4rDWRqPyVmnDdSyFRl6lKgH+hOjuvFoMc50Io8/6lWCQJ5i1vpLHmV2zwU
/Pakf9gCqUN6EGCpNi6gq1Z8gKZPa5u8Vr4uBcwfALxcnWRUgdTnQVkBF0BwyfYA4RzOX1jaBtvv
xj+8w2P9Y9gEigJpVuJDSzjKV1ASEFEfzwQxQN24HgrMJyUhM5xVR6lzJvxdFA8G27MrJEEJaWAk
MdVyqM5fkUlGunAh8sjzLOWVSqZLJ2ICludTEvacrbsk09rHg4QKlNqWTAKu5EawGVeYRC93kOHO
WVGzTk+pra0OiuNqht9Emd0IB8QXOoE95hfTmnllLDTRoJ43I/4iZCyKF5kSHfKL3ljdFKL3Q9gw
a4DaXzW/rlEYtRum0HJEdrKq0uTNEZIE0j6igK/0q+zZn3Bj1RFx/pIfR0NVQeMlpVGDdUDirtn6
PFqGRYE1h7Kv2kO+pUEI6vcQoeNPWKK0iRmkvMq8u+GeBKUWUFaWFi9yG7dOTwIfzCBRGdF8Uwen
wpxuyqL7kJTI6CuNNnGJcrlIPRPDM9t8buy+vilb+e35+lwK38lR8tZx3k02DszRBH0ypb4dS+Kb
8sJgUKxyhHaCZzQboTXWu8gLU3jY97fzl5s5zBJM+BI8RJrbhyF2XZVBrh0V26cmVTeLkKuDdcN/
DqprGuZcKVhzRpLgJbltgpr4ASN+7mfTAJSmuDggRwoonRhFG/Cin1HVfG7bygLKsB9qveQ8f+Xz
G2x+I0crqMuhYNg1HfmQ7hu8k+/UuGH6ItLNjRaMEwq4zliL8OzaPms5dCxYSum+8LuZioEi58zi
MXzs5K/KukFljebSgYN8+xwkMfANtNeqxjU7EY/6AOQNl3LcAucM460Jmew2WbVtXAIhzOw5IBCd
kKQBDYCKHkw9lhzD3+hJoX2SUqnwnT/mpzGgEdH/PE2sD0nx2866HCoJbVECDoE6k9ds1qxVssvj
mMRc8sr2I0MjNy747hKGe+vxBiGJeelwIfAh1zAoR417N5enbMJmYy8+TjUkZNMKnV0B8xdZd1EH
4pMifdn69PsCwkReaSQxDuylmWe3iqu2h0DpefJDveNkfcO/cJwwSMyim0itfIPJ2I2ht9FxADpy
9a5ZSbd7Ty6XBtw5KSmudFYHK4dLoTQqCiRTp94z2V9T+UfdgEBZo5K7UIXS+8nJV4BtCyMT8xKp
SjIxjJmwoukD2Iuw49vQmXHSdk44Gb/Swi2Ge9wq8TUXXUiDNETuFR75YE27j2VEk+Nv8b5HeX4b
o7g2jVy4i4AcRelCoqSLVgi78H300G81Uu47bsVv438JKeDWlxvP+DGwFmdEEGXdBuKfmz8/v+D+
sOX0DOZaIlv/stEQkIE4BrFDVmFQJiq3AzbyesC9wE3gKiGtbve+rGnQNwkr6Ggq/jtjxGTWZuuI
zks3jBWVscn9iz69kcWE9unkHYiUNTez1kr/0vYsMp8BVVLeqGENMNHdoPnsMo6sc3DDBt6UndVc
sj7Q9BQIupJfN+UO+PiStt+jOkzAGbCvXgrXrVf75sNyFIoPqkGIvvId/5UVAn7APCvLXi+NfAn4
vkMem6bGjhm/tcWwhT0BbK2i9yTBBgi9rNM8xVYd8MZC5Cj330I36FzZpUJfSP8sUD5QrUygDIMB
rhMsdB//tRkpVPJ+JPOBjzwmSJfZsMxN+uPOUm44Lg7Qcitl82jbp7HID2Pkek02BtKzISh77fmI
dTSv9awjBw//I+8HnxeJMDbk9y8qYyiba8PXdEFqROcQGOChJ7tVfAiUCCZL4JhO+EwZJxDENcTO
7/Zv+UzLD/cJndefsA/8iJeeBx5ODdtzskwgfNM7T258ET+ADmaSJ3gu+zU/vei+bHM/ThbbM4FM
XHySj/NVYB3CN16P1HNGWfw469+p1DnEcNntBFHu7lSa/DpEPdsqtyaX+UZdlYD9YMUsZNPcG8Pg
BR6RTLps1mtQpZWTsq7A5veeOdwcJtz9FtAQNFh6zpr0gmJJV9ORAv3pNcSdjoJVxlyA6qDY5Gdt
YuvUDioVQr7sObMDZk70RWSfBwTEvKQ5SJyvuRHod3n+PdyLk+QDXhsr2rNvqYnhMEHTbR/Rrnge
HKE+0SS7JfowQTHnt9rgmcnVwKr8oA7T55Vt6RgTcY4vOgzfZKFo308FkHh3QgfjqUlZCni2jDa+
XeVWxpKuZoVA3cVV86FPvO72Bh7mn4bCfMCpUsof+UNmProwZml2YhCQFe9oLq2lNQEkSgn7HBWr
2vJhp4L4ZclC8T7drzQTbUbDgCCvKRWJsIzVMLxp4L2nDbxJ1N1b3pWemcRE1ovMLG8N+iZ1KpgC
F93eRX7EfNedDNckGWSqXymt2FcjQwWZp3x8ZMeXLguwBT+bVHpaZVZi3YBZ0BT4nWOl5QMVjwu0
OeEnhT7KqTxdPDnnI6HNviByrqvW0sYiSx+OMhQf4dlzsjsu7nFHNgX7DLl8WFdNPhj9Lg84eHba
EZ8zTL7AT21QPJYFoxpiMWWuDgwr3Sc+D6NuVzB2DG3DnGdrhf7nn1kNeYwdZv9SfW07HnwPvh6s
3I8ALdCnnTXCvNsa5gSQQ1QnH4CqiJC2z1q/EOojNhqflTtp8gPlnDmg3ELoiHhTryvna1JIvDTp
qv+5dZsTqIRnLW0rqkkKDOF1U5/zh6ehzdNagUcz57Xckw07jEGDAienUXuUaUqLhbfWyX/bRa8H
aKvb3Gqz6y62DGd/YISOgpnYN9jRea1olERbLdWw9uRmvpdiTN4MZ2nPEyMayfWRwQHVyP17yfvG
fGPdwDfhP4BZZwnOMJmX4lD1dBmTOR4ZgJu9JGsSvyDpF8ZlbBZEutET4oqC1PUjpN56uGDUJzyh
/3m6dlfL8T92Sypc2ynF4xDfticmDLfHJz2CFvyWybDR5fBmNX/vVTmdPYcxXuMOF29VEI/wagQ1
r5UYXTyEUYCRrvRNjoxsO2FazYyWTqbSuH624Y5kk6qWeKMjr9fbGmHHUXJu8ZMOHq9rJIk7U2D1
lU6RlV/tS+rzx0kozTpAECfIIydy29HEpbrAORDXPhMCYFl4ctf18tI7k55SI1DiiU0BGd6o8IVl
vJ2c1SzEY72iqha9Yy2XkC2/K5VfTdhV/PCoypfZIk2CU0pQkO+x+LrmTXfXT315y0aXun1e1RaZ
FXV+kZ8L+4Hg/5LG7gubBwmEtQFs4xbFzu/J42G10osgQrQJwML5AicqsTKcoBrrI5Wsg4tBwr7g
ZD2oA/c1X0vfRFJQCiRQuI/WvECNdBKcjJMoSA/01B6EiD4N/yyDwPA+sLlCDb+lgeEAG2ru8hVk
IDqIM/z907M4qPc18ADaqNsiYRcLCBPcQJ+nMPUegqnWOwQZS3n9I6wcm3zNFIXTmDeRAkHzr0KL
mvcC9/m20/hnFJfBx3MCotilEK9Ns40FOzyP6mznCVc2wGaEzUqPR86EcwlWRSnvkV4gw5pcHISx
qJTmrAh24oSwUe0eKRDV3TZxUAh0LFRWZ4Q6cGrDphs34v3Aiu2SUKEyRBT67Yxbqcoy8qpS8r+r
62y1PIFctB7V4Ov40doLFVg+PcjpiH6qYbYNx+gkONlDw7vQ1j2melDBFxwo/NNowXjD6IbOgLRJ
qOLhEZC8Lcg5Fil73ssuZVRtHnfjxqoqn8f2PlfJRww+XOeeNxiMuP/ZQyKyJ1Hx6rF+hf/NpSvU
jE569FIGCEq0xzp7iS+m9lNeRY09tav3JrQE9cbwCPk7Qo+kqVvLxLgMhydjDAhG6AFf5d367Flw
fnzmqet4HWjj1xSqYxBgHZ0piKY6C8jjTAyJ9SqTvX5epn/g5CBKNRaxnIl9kncZcDpE9DGac8BZ
5Mo99HJx2/gT7WhhLD1iUJ4OFmxHPmzMcrQnPQWI+0l/MHAEmp7MTPYUIm1n1l1iJc9wVFHknZ6m
lUxO0g08hiO4eMyyqKRDJp8TB6r8SA8/j24CFDeJQ664CdlwVeCXTwafoOrfuu8eYyHblFPXXuKW
yQ8YDvoKYmPdFcBBUNqcoy/9dfPEEH2ThlChc0/5dflZnzfX6rdD61zTemtV9wRFk2qBP/5qq57S
y3sSHZ/kPIcEaN60jrSp4vxRZqa//LI5h+toXF6XQscVSXu9YhNwy/td2Il3AVjHpujo40NRAlf3
uV2MH2pBmvbl38wkIwv+GHw3/jXF2/05e9QDGOeFHecLtfvOFKjKtQCIC7BfEVBItG8wlbbPhuPr
GC6pzzUaNznvCv/H1fYRJ2b53NPm23W7jZQXGNDTmaPARE10jA7E9VkYOmVWadvZdpkWnY2QvJAl
E4m/UetvUK8kFlShm+UXjY9B2SMTzu24vD5yRkXz96WzX9zJBQ79tCyW9j9gJAm6hB3095GMeZnv
coQftEr0HKcnX/BsCZtISjBo3GcYwOmuuh9wnSq1li0mEbQhAP7b/5vXIsEJvsl9XhHHn0uQr2vS
//FA4Ria9R+5ZNOlgWTX2AzeMJ/FPYuXWEuJnCfK8t4veN+4qndqrj59h2p5QfPXXdJqZxB8U5wj
WmRo9Qwx3qDANfMB7unNU17qbYA2anevuIYFbMLHSVoeUYu9uFtcxOOkWnUOylQHthwS76D526qa
gUo12kuvax3Di6DLt73AcSR+jOZnbYSGmNl4aKLQnIr2Wchb0Q0bWkk9LOlgJLuMEDpPqaXVeyZ/
8+dsttFy7FADZ5gIlDfnU13IiGlWZmSxbWVuIhb2F+gfdl/AK+/5ohDfCvcJTp4UHrh/QNi0W7TW
EaDFvoa1Se3Ns/98m7rSwH9Y/MMWEmiBXbxJnKRneg1YoV/IT1sJppRiKnsHGuPdbBZ4U4+YJtH8
rj4olwV6mye6o46+Jm9AJU/kDs+4O0OAhj6kn14xTz4rI2VS1JHcyTHP7CKJ/0jTwi1OZyWpJ0//
KeotSLkRpiJAScPymNLU0PrvTiuMgf7XeYfxij+mDV++0VlHM8yNBrIUQJyceKq9Oi7/7wiy9Kde
vtxljVJiXy5RNwcqTIAUj2addRAeD52Ca+u4AYe6E6hVhlQwqb/8rRFELeGINAoPAQ/QThnwVoX8
fv1Ub1G5gWcSr6FKDBBp9gPHrgNEaZE5VfJHwAerQNBztXf7o5RtKXBHgle8//5UPUVXyqJ59QyC
jOvAW2azLTWDTP2XYie5N8IVc4Xv1lRWoY3z+0T8nL0nyC/Vsm0WFBDG5gIOGtWRmLRpxFZDVH1R
CY663fr0B+raWME0mmbcUTyfq7dVbKsTzd/wUHIO7SjlMgoxtWK5X11c8qULvBD4acOBgUw2arNG
yL88m93uacTXwGjWlzwcWiE/WuqLtHiq4i0SWxknOQOITXSkQEQjY0qXmTTcbFnGevuTVtOZttaK
KPY3ZS/xWDbOi+YoXXT9F6hXcQ5QdaP011mCLmXqgaDMtx/189Hc1Y4K5IO2LhTBIPigdcW4vOde
Im1AKMa1qqGG5PId5NqKMW8jJfCT5Po07cPKt4SUevP/w1BmHY3EI0kcxsy1bueNgR2GZacAmg4V
/bsccXQw9dJqlpyGBnkU2c95f7TLckI4P6WUhH9HiuT3+svjQQyaa/EC/c2FJRU0tx0+6JBQpyUY
CEBnunWQTUBI/bMQuGRyKAIUc9hWVKDZm28pSe07Wa2xGgGy0YVcyBGKjE0MxQ3HebSsSMB2yHiB
sQPbXhcoXnzfKZ5/iDGWpEccTggPs2aqfdLN244v2fu9d2T6ucEtQSq8sAX1xIMSz1U6q279jsaO
pwvO146apJSqwLqLy+9oTqjL2QDVXr8QK+pYfjeHS9ARS8tfpcbYz5wWD/all87mdJ+TM8rbkWh/
SxFR8Wh47+plnGRmNRS66vQwIjY8nKs5BHCfb91+tr+pjuiWS0E1hCZQwehk45OUegTqnVWVMliN
k2dKpY4FYqdbwQ/UVenkpCFXa9hJ1p4udz4HsYthzcGm5Oa9eWP3+/UjYLJB63QfeuDB60SRzNVb
pL/tp6FK7OZtAAJNZnCszyI7tOqvIP51zd6rQk1kM4XpFyMKgZGzNuYcaP0uwC19lAghzFY2s2bt
2aX83jykj2vUYkJhdnSwismdKseUOGeA9mdTnweoKlU0m+wfKw/fmdgPLyEr4poESzqR+AqOqrLa
rlnEaCPS3Hao1a/8xCIz2tloyHQa6UWwx8qH2sMlnQU/WDDs7Fph5TyzOU4SjPU/QZWHxVlCcaZ/
Z8113lh94CKeNrZsSo0gLWgdvdJRlkvryeLEe95m4nHJNTVMyRGPk2QXGxox0aJpIVTLUtd6Iv8r
AxUa6EzrxBu42WgBHyKpk+PkBTZp974m+70u6iYgaV5aKC1QHdw6TEWRdY1TNNsO6DyA83cXpKOs
8BefmCE2rL+1FYn/PghkjhZXghErTJZ+2/ebtk0OS75qTygnqXOVm4l0JjW+YYNZI66HCkfUjYGM
0UbTn/0Ydbj80xu9k1RsInHdo7GUgm+XlHzNi2hFix0bj2fa/EdwwyrboP8UPRlJ1vsKc7aVt0Ys
YcAJZKUnfjlqBCc/TAC3uTorbDpsSjHiaklntRSdyqWujqAh6qCNuIMAP4p/apnxGcRZtvnNC4YX
DaDR/sucofhP+7r431/b9JPrUF3/5R/wtY9MH43JPdQAEss23RqR/wIpk8S8pkQYn/I6W7YE5B+U
14u6e/jCeizbnIo1Y4CUJgVctYm1aANabsR3nV8fR1Kei2JalUPrS/44fN2MGN2eEJHbqmpLSuiY
QD1rsuFwrnHlx9+sUZ75Q2mqQ/0miVotf9jpzUGSAF+3mE/ygcUbsTjVDsgRhNuXErucX5Tpei7i
AV2uJRn5nc04HF1tEbxq1CbHExrTyI0xmznrWcFpaMUDgRjPKIrNCmmX/z58V4wDa1TmYGQfJMN9
HAI3yjT+qT7/5v2coIbOqSz5zJyUZrvTXoI3TczXNMJdVPCqWGc9F8uGnxWpCo5+0h+zfWVFCyEY
FfkgfXf1FKXTbN4v2eDY8jzE6rtNDYOItvfTQKZA0ZVlqIv5y1BAvuvKSY0RV/twJPgKcvogBsOZ
gwhHrL8Cx5BnTHH25nsSSEEW31TuLhwKZBlgBxGNma1Tnk6UG5ZH1gZRuXMn1xcmIQbXoKuo6OV5
lQR9XpOjupCk6Tj3hO8phlT8mwmPn/dbP4stuXKWo1rTy+8cn+DzqtnkrK5kWCQ5otWcjB5kKRyj
NiEhA1CLCrBiBAN9DsBWasYFw+KD84VypKSBV1+fcCZwyBu1guXtuTpBH/eIBT19WvrSxVsVD5C+
9o8qnPdltlqHbMtL9GN56/Wc/zisa8AbOPWyGrWiVl5EH5dZJFHnendtOgVSV2kbejixKG+FKQqi
NoO8PuSWy8pVBCJuCiKe1jIQHaOQVfKAejnLXdBL8dqxn7E9BTHhJLJb/mfGJX2LLU9LfsB9u/bf
ULbp+FuL0s3RYE8KWkQsb3jK+vqqy+FKD/diCpNS1Owa8dR0wOIEIOByKUakJA5E+wfBIziu3kdL
60NUrqJa/EAn1ojY5xh1LHVZl6QfJ3FvFrwEFUBOLQHzZQ3OmFBSr8GIpxmCMZgpNwDRngNWBClW
cPGlgjQ72gSeTaJxk0X4aXZWYnPb+mUGJ4LRYl5q00CpjI51Y2hgC8D3A+aQ6ZrprLsAM9XaIahE
QCeSlBHko74GiP+md2oxqcyJVw0Y2TFEi7zvjcWvd+GKJfW+DnqdQ7gR8YfSHSXJMNtO2enqGLGT
Mci3O+qQ+jVDqk+bF2TPmQahyblBKt6Iz1Q1dzSRSlpSDFP2EkkN7+nud2WFm5KZCHHaJ5yYD1Nv
N+OjCKHdYsXCjGaXImyAo7fpTPjUcLAaH0HSEWsmMRXeoKsr9DTsUerkg8EOGYLC35POj+ZQwlDr
VgADjdVFWj5dLMftY5+NP/03a3jZ22+ncMNCik+SgdlLy79ahr2YIzRJCmDsZKsXd+SSRYlfa63O
SM6H5nvhckxmqPjCnEP6uwXTFbODTDes/X7BvN0i/nSxwNsHfz0Qn56VzY1+sg6W1vBVO5ZYTWqv
CGJvLkZobLkJRORLcanK5U0kM3ftfTo7msuCDxYkNqxJLhXp5NjHOQYCPTNpVIQVfeldI46y4+F6
hv1Qe/E9zV1Mu/mNxXDpDPV5kNp+PExSyKle1kjR0MgLK9QC9N2mS6kesdK8jCIJGHBod7w1FSp/
OKvNlho3k+DMq6fmsgEl8A69/tQH6bTkScWzQV9KYdEfaKuqoYoCqR3rHTVWxl5utvzdag3sfLoM
oF7LndR53DHM61QvQ+6/sDR8mnuZB8Trjwb+6bB89HLpQS4chlg/kPHh2DypjKWneREOpeLGyloZ
L45IRzlkip7ZG3XqfLUtzbKsKp/sBP9aFeIoTOLVT9zL7W1jVlhT29OP5syTv2s89B6t2z86CjG5
2eUrZ2UDeWrKVDPKd8nZ8ThH/mnEzuouMhxXcUefJS/+x+/HHoAa+rMA8zr0wkRoS5a0Vufy/iHr
mgX0KViH3Qw3nSSrGDoEFjZy4sYkagVuQu/W2BMYP3nM/qpvnyjRmdlFNU+j/LaTdc5u3dXowoeH
FeCAILj+V2D/1aYmfNs21tTPmE2KUmHCIAzAFFsVk9kRkWcys8/bOuZjuYYKQ4V3UWMsnq6DmrVO
bNp8Qn7KfJBfXEKcfa+50HKgc4R6ZQJRPhMTrZAJEKOdwRSqezxw+7B7Cyb4K+trZcs9K/OF3uB3
ntotNAJ+7H5lBrcyDW3IE+ZhbbW9bO4AIMfjS6iatKFkGJ9wlnCez3/L8yhBq7xgqU7in59zdLty
M41v0asUEYNv3y0uDCYANVpAjRY6PsYzIKbrrppCyGIHN0tdUxi4oCJ5nQCJ/+ehx+Um9kG6QMYw
NhyYyI8hsV27Evn+27c7HykoPOt8Js4GY84INlospaibDyk7siCtC984n0z5eNMcvw6HnYdxjzJY
FDJFAaky5pjy4MlAoBDmq8WNqp5lT6Kbecs9xbQiNY4va5aLvKrA/Z5rDvWdvNnV3XL+4EwjZusa
C1IQyuU8PcpRi3eiqpRvEaX9lZQmAJur3Hod8EjtXyHpBBJkcwKHMhz3R0Gu67Es9QJIagN6YL32
cEZHYonIwaYQJXfkNV7C4wUSqu6nZSx9ixsw74iZ4zqrk7528qfHGhn7ZtCt7pfIW8BBfyZgfiuZ
NVKfst4hn38guaMRt5U/XCPXH9PGTe3GzKy0K7AIuNAh+Qhx3FH/pNDtWvA7SdKu3W6WIur8/Fv/
IxgIoWtZKiTy8NJ0/RJiaVCRIhOmoluy8E1Fwq5iVrzvygjzE7WaQldkj2dhgXdQCsW228DCqXqy
U3hHtA/t2UZ3vFPBr9ENljpbs0iXZafNAbm9F+CE5tLaDQY+Pk+P4q2CLlI4Y/i2+3XEOoNMeB/j
8pKbpU+sc4obGiKAmu+GUkKfVB5SJx4p67lEtCr2MJJyKxVks36REXjJG+WlP7/YZAiSNHL1dLXf
lbgs/HDD1WWXLTnWg42bawhbwmjoi5uq/aKdbQC7yu6WzPXxUUJztXtd1X5JY37lsPnpiJiVqLbs
YGzW1zubzB9oHAdyfrpoOdbzcfHYIy26kXPc2lpaQD0hUVMqhtWdNYYWpkDGAY3mLFLMrFeRJscF
JjXZU9ai9Qc8JDXKZAKwPgnmwm9X0Ng+ZCDO0CcNhgbKuEjI0gJdEnB37YU/roK9cvXBaLd/X8O/
z6En2iSIXk92Ier3ZmC0+xIGBGrRH6ps+GeVCdmqMcJG54S0lGN7BC3h0WE7sl4AOHQ2v3umtNdo
fv5dfk0W7DL/3dCnsFyOfSXwQUh34NX7vI8cyEbsHV1E2XSA8A+mYv1Z/XtLeQ4nSIRBNWaLVb3R
SfVnEVzv+ERO7Ul4/B3RUiO9KjW0/ZwKMqT1ZhDrPqjOxfbNGrm6UCjVuAE8aVQhYFKPxI+rddQO
vqr4W5RtHtdFoXFfhDlfc/dYIPyo7iYcUT0GtPKg+7FWB7Ullb7tLzIS2JBqi6MSUWKz0cHp4V31
yy7elN85xyqOumy68EgApsecwYcoryU1dcU6pp2llelfSLyKUp0dE/qQgm9DqaAEDfCBK06+vzdr
6skPaAWr1r4hOOF3hJ0tJrOwRLYiLMBXUVz1PGzGgm4ERYLk7zuKXK5+WcZPD+0BOmQgjoBNum1W
DytP5wftVflvRzn0wX4yxxw3L990VDgEZq6LTMubXROuIlLlBDsR/jBFE7v2ACn9MDXU9OUA1HOJ
PAwkNYfAgbZ4ZcwxJ7RLrOMGJxPqAkG7dmHa74XbQ2jepDRQhUAVH15pfL/iW9WdcE2xQKEqJO+y
jQzsY+vCZtopfKBxixuI76hH2BI31m8gRBwai30bPXJZZfk7De3BkAbkhHmfZ6K8tzBR4Jue+O2y
HO2BQl4RlXre+J14ZiZz7MfscJP7TmUW4wPIM4OrNmII26MxM9v3spyuZ2W7RkPycHQoaSDrtG3O
26jbSpp0AHQvk+flp7ax6Yva58/yl/Yl0eJcuIvzs1SGSms8dHXCQT08JjEM+b7Jq6oSR+ObMnSB
vxdYnkIe7z8RF3z/Sx+ZUDe/54TvJGicEvGuf7HvDQ5Owb0wfR5ybtaR6epgau2UCrM2IykQF/Kf
5ZeISbXX5Noqb3DRAcYjpB2q6pr7dA4a2LmVV/L4segfPb+iklg44UyXPKFyYI1x0kVwqr6qcf+3
nijj/R+Wf6UgNk9qERXN0F+cj1y/prmvbYgHKU896FNTbVa0Fh9/cHTIzzOKWoz5lZNS2ZZUc2Dm
YZ+HMgo434AZioOdkDD2/DsgHx/k7tcFLnqvvWhuqxxPrd0XX1e4zP5DdZlXIX9Qk+mRKl/jCaWD
ZlSlQjXThqFp8kNg1CJvnbzHm15t+eP4tf6V3i4vp4EXwh1xxlCJpMQx2vKsQL5GJWbIXg84rU0H
P61COwS5c6S1rocMNouhqTP8xl837schdGM9FadNt1zR9W46l2cqvdulSTcSohE6Q/v1MFXLEKHj
vSJGLDdDrgwWwwuYAkLJv6C+3OYr6yrIEDX+8WeRnRN3vgKlTlSyIEeBxto+891yfodZN8zgHjLg
1LkZcgRgIIfbfVHXKVodXmGdhxEI70sHnIHqHXBenHguzgiw6F+7U1fR9uJbgoPUIkjvIqqrJq9m
cbY2jngRm0m81c/4xjEDqcQOfqeIP53kj6PB62BXYOlne96gviiSqTyf56NujvX1sFQxsd7rpU0e
As2af9c18+pR9drFGPSc1J/5NVYjiObeKzaUZ57yvizZ+QHjMoCYbSzOjN8MmHSkfs1qHEYYh1Qh
HJbycYJUg5l4xwibkLYfgofOXON1kQlM77GcVXQQdy0c8U2k66Xbs0huAXgJearC4pOi3moNLo0R
qolRmD3EqmStVNDrO4MmFBmJSwEzeQifg6n6fSxZ/Tn+z2L72vxZ22NwBzfdnukgHKtC/IAaHdNa
sIA4+/HN2LEZLx4I4R/A4VVNgpS62eHleEhDpFj2HWFmZ50oezOlv/d0Lvfdqz7FRr6FF3aWYk/k
fYmT3uYZoh3FVXpLjCZ3iZz2IEQ8KfpyYIyGfbJ5FyrdLOAcyagmNUoNiMbnVb1zj8B1xiF+xIV9
Mruw8xymHA4d4nXpq/NbrpaJ+QGjMJzAE+FH7zt/6pfCzHIxNDwx+/kvzvlZuVAVudxuF3Sfpiy+
l7RKGItSQL7nLjHveKl5q/zMmjBErAVaLDjpug7q9Itsw1O9ozFD38neduM40/QgtR1YoawYU2Lk
9fnlfa61fXRdoGO1bLTmIMl6Jek0DhiuxDga7qL1ijknV/8KsA8KFHPYfGD69bJl9H+UWSlcEZUb
8hApXFeXtBmaMapolmuDQLa/W37kd0jP5u9cSdSOSK8KVaIyc3WgQIm+tFX/6WMtUA2VPdskwFmv
knB5DuMhME9M3GI+eEvewcpFJNrr9pH1zYY3V7MMWKXaATcT5kbK/TNTH6N7dM6DhUJpznsIVX89
PbG4iquhq3zNmyfWHYPrLl4qMZEw4VdqGpcDAtMjTE5Hg7fKx3XB26wDTyW2xjk+3D4MIxwf55vx
2YmjZC7O6i/xEgsrzYdM4fqRA+s5j5meaKqWHzhd0BoirVnhN+0TH5UYdGN2KR1b4Mp9lvrnirHS
IvHxw0i1PclkGK+jXVo1mtsOTvK9x0Gcfb6157mNK6Ecoy3nYMGrAoX1BOALLSb6t5BeVHEXFVN+
pMW/3HacM5Gvmevr77VFhdN+tMCSm1PiB+yf8B+EajCyFdEQ+UWPzWYhIdFdkszx5yJDub1LOpNh
0xoQ/7zurIFXfbZp7eaPFYWaEGsfCtTFnPcgFz0VanebtQCOIkIIKyvrluyWaKYwaxMKDcWHHDXX
Vl1+iYCXYefHX7QpmJrFdCT3GpfILbHH+OU0Cr26prDjrBmqdCJGwpBqLiTRodK9RBMFfB8+QFqg
5XzpNgVUEsXaEP2c1PxVJfCgAUe3MMYDJXh6tnV9Lps4p5fHndOEf5c6wH/y0qSTXWUPo6OZSk4B
+nKPmCAkoJUvRWt71TJddU+asHJosMEfIUJy+bTapnKiLoMYaKpJ5X7+4oIA2IOJXQbVHBr6Xiu/
VJAkpFkCNHhp+vhwMrcWUAXCMh508qNNjf7gSlgYjRsUrx9UKy6QRg+KrILE+X5yQ8Ica+EKyA43
wNvsYReMJ6SGZUip7IXqN2cINcLp9SFdU94z3f6CXlaQw37WD2AF4utVYjmMpYSL9+ZzpjCcYgtK
uFWsVypeDdIexMdG5nIgFs+LOb9OoEERiclMNJj9wwGyWrepb3+fCAemrPTDIEjeXd+nj1o6nLlx
+nP2GfOA1R1Rbf5rE5XhOm/Jibh/AwXpoP9ICnj/WL/WeJuGOXJXcuMFx3YF13W1v3KD0ZR+jwvd
c51iYvFuKdhSaTS5VOTCGZA/ODbldfNuSOi5v7kHkZ3em3F4Xm/wAgAF18BSdXfQHeZkl7vGo444
WfitHY6hE2YfVDB0UnF/OOqPaVQmOoxGHcdb2BotJLCiGJp7CVLOtIYCHPyDr23YJl6J2t/0uxvh
iP8ZGKinNXTZ8+gUGOoDDwjrJLyS+hKWNbjWI0TcoYyjSpWrl9T3gdSupM1cHhyINqYpdRlcfMG/
GMIUbLtWusi0ipQ7cKlTJzOzOBhts/6H3FRatUfV434Q3j2HmOemQNnhYIfD6G6ozNu0nWSnW9ER
jk0IpzjFUYD8RJJBSkOxHQT7uZqefwjzWm/UGmjLqH7Iy0NLZX2OZ7mgNYOxX6rOqkjlHtYsWK1+
Gna2yu/0CUCipJGQoXopNK8+qDdO3m4Y1Sxu6OOzsM+OocO2t9cK6kT2yBxNiLdVo5Bcfz8nt+F6
PPmC0L4CfugDtYjvBP+T6yCu3ZLJAhks3EbrQz2+dWRi7goFUcQi7e3wJakH3Nr534VvT0IBf6za
svl3ns5+5daH+lzFVxbJiCreLuRdV89gL72ZS7GZ3Mbwv86199UW35ZNcnzaHiEgDhj+tU/Zbppn
iVJKhRYU6STqi1uC3k0TwOY8B7vD7iVYQvKeTNaoTDy57attQUuGQ03sfqg9sv1wnhP5sLnT/cnC
rahE3RH+Wg9HckZb1NjA/62+qFn+BnbgcB8hBUToZCAJMoXuGi+E0GVNipeWQ5gB+sj4PYbWxhV+
L/mAmhoc0qbTatOnkXpRpUke+1Zlk+iaftwooHpT9BxLSl9tT3mBY6lFVKGLLMoDyQl6HtHtPRtx
3LXzZW3zHZatJYYwxnTvdyC9hDwODL2GMsEiolG0smqEK+rGdQueRD5xrfB4X7ZYNMA961sERzTA
T/tLLhZRMNQtyPxY40CQ700fOnSMXaDbRJlZaOKybAwkf/qbSLOgOvNZjEgVNP0zF75czLubvlgq
eEJStKNIus8ISQ3NAq8RriziZ2cQyNmyWK8xV9zyYzMmzETkL6gPQc3iFky0pIBaLorMhRuk5uKV
ulvSVawTWAeRBFvSGHj5FCC0LRtkunQ1Pu/40eWmyQlijmmvSVqmEBZDJZsVVWNpUMISFEQ7TTwc
0fUZQ0DEUZY1+aTAcw1JGPwAfzDhYmlzsBm2jZ+umolCdjOj414Wyxza3bKMJfTpLxuhk8z8+yFq
a+qxDQZUB7dV72+iX0q65rf5SbKjuNcGt3UfOYs630Cc/9GctI5koUJWYjbquYOhjluXpbYp14Mn
mh+zcL56nc1pi6/jmDk2SwneeztZd1BVH2yOmzfOwbYZxXYPA225W5IyrQG78SqgiFuFE8O0OpkU
4urTsFeEeP1tWDuSulnlVgZhhLtCs0IteKWGIoJ8cfpv7nUk7BytIQ7Qbi81uIZz47kqTkcDTtZw
lbHN4aSNsc1pEJdO0JCnJ/r6sNkNEYTMt/OHS3KYm0+Vn8ahcMD3uk/PXmAN+bo/MxD+XuZosniH
nYf5OXhI3ErpW45yofd38zVgPLOPUUNHc50Nv9QqVI0Pc170GZWj1z00dyrKYfFeJXlSDmibp2K3
urcR2TvmmtSqa2jH4Hhe/RAUo1SgfBczVSKjqfqmt3rYQgx0jrPUng4RIasZc6do5DRn6ZPlRQ2U
8211d3vlxm7ZJZOPoAJmP1m0JMHmEZj8jrnB3h21DmmZ087jJhoBjTtZMvMqZkY9cCfPs4Ikkl0G
pLCfoU0yrhJMqXCBWudshjuba5L6bWymPVu7QXGZgtwZAGYGxrG46FEeIGjP3LfTNng1+pd6JIgN
ezQ8ifUQFf6S81vJigs0rcYGUQiCxNRLpHbY3tM3MTf3kUYrL1V/CcPp7df9ucYGrCuCckZYKNAD
hs7oNbSFIGV/AzpnuctNcPQr7AOvF/kxRAdK/CPeQg15aaAxv/DzrBIFQPtDL92muQ/oIe1BdMye
Nqi7xAHEu/4CN2AFYFRAraasyhiz1adrbTgsxfrFYM+HHHrpwLPg7Hg5rm42JWnXODBc4pAcvHBZ
Ijf884M0bipWEhXXDjHEibd+pBMhEHsOthM/y4WDXdtobWoEyIGE0wCBrIkjntXDqzyL0PS6AjKE
HxqVnmN7qwtEtmPQRF+zTLacHihMs5clE+/AIPuOrCVNjB69MVW9d/L2fE0pbgBXNR4/5SmaC0/y
FxQK+iWPLH5bYw2ANq/yyINujf4embvJpyftTSAZfUhdDJBpkLreFT5mAS3HweACZ4Y87daB3gY6
k+Thi5r78009N1AgqTkkP2uG2Emn86gicdwKSgCs0SW3T0hHXFp+WY3JWBdtfS0xPsUa2y8iZWX3
s4zqThAjV2yuO/QS5WSULkp1DC5EPtJtTJvgyt4sZ40yyK6MzZQrsTEtV/bkPviNuAj05J0Lscww
H7/FD4Vv7zr/3PO7u9spSZoa0K4GuLyW61m/CnuykxkGPX5MtZ7rbIbd5LMs6NYq/a23CIOtZa5x
v2SDBpXix0HNc/IGIUGOWmNNsdLFc/owhniDWE34SOoeI4o4pVuQsX0ZDbXmzpWOavPeOvVBDHNt
MlG/uahUFlpAQqBqidndxttF2K1e2lHmET4Xhuu88lSFtK9uQnyNlVqea1zKh/cVxyRVCGmnOccS
v2Lw7qbZl5pRIlTP8HBlOxStZUG/qVDMdRS7Am8RZsCvl0jB9k35ua7+cCrOdvkp+XvERvB4LHcP
EruvVwzAiV3abzy+lY5vVP0CV2niYNS1E8at+tfH8ijynLrj/xeM0ZambeEzvRK+Hcr7ASyaXBew
T4D0jG7cKI1TLZl+m2yGIW1v8pIQYWurQe6IkcDC9Xhy8+9KRs+lqRVkeMQdPhjtbj9RlryQGSh4
F2B1C9MnFQDGTxlzCd/0DwGv06uP4DLWeOe89eXZi/IhJ1ZHDmwKxOnAgpTm5huQ72Ibd1sdY+0w
Utq2eTgYIRa3TjSAFCxGgNOVA5tcGt4b+EcfTS3NzbkQorI0uBlUNvJN4VAxwW/jBBm77xuHrXoV
meAsjGkpFlazQYypyUW6LsQ0I1Nuyq1z7VkHhS7LqxC76giiQYF9rYORNvqh5zX9lu69Cf76btUE
S3tPIkxQaxUJbSw4zBd6YNLscmlcbzAAoje/5jj3OONEQfVYL8gtn/ox9nZv1/xxcI/u0fn4Xl+1
Uij4UtzeJvZhsvnk9FOW18o7udCFoyNZXZZH95D0BZ4M7Tx/zymGVgubwVLyhxp435Cp2trb+eXL
znqblAkFiVPG/pXTga64lj+HQm+Eg7OUFnkrQCmmylBinOpHVt1Jt4O5HAVnnkXavXEjxC0gHeYB
5f+R90GnuqJk48KdsY0NlYK0i6N1tMb+CBK/R3DA4BBvL8PU8DYvmznlmNeeVx6QXsiRNpz0tqQb
viUZ0FcppE4oQxIYxpYU0FpgTXt+F8S3bbA9A9Ji/NME2lSD9RmFQHWCHNFh8rnAWQd7W5nyPyY+
NZUgjFgirL1okKlJiLV/xsLwMwxcbRgFYfsKUM5D9gP3n7WXSP/2G+uWqVvpYGvKeyP3S5E27QEi
UYl9qi034DotyCrz8VOKgo8bPcgEzgYwA9jAbmotYJR5R4uhRo2gHO1xAnNBtJX0/07KqaVXJaYL
iCFBI30ZQMJNiM+oqA8TYFSVnKHJBQoT+urhj66FrKblOo5OLcmGmxRBwY5JCi3o9ODiL61sxU63
ZAwtMKWQCIZvoIHxUkcGWZurUakbbVqpn3Wb0Rvr29h9TD8o6UN4AyHrhWKEe6Hi4fTySgzycC00
gnYHXcYyoIdSAbOXDPieqcO3t47eKKd4CXsVCPZm7ZmOJ7szKHYHWYkP3uWEAEQQPmOtcjFtIHTH
+mIh7p7YDLBbkPju4AW8B0olTRIpfCXTnBU1AnlhuHHhBoHCcclPIpKeE0RQCFo6CIWN++cNWUqL
FdEIT8Efpu5Pv0BsIZ5oBZuDgmKTmYS7ZQA29pUNXwb9Oj2yczfUb7oD4d2m4UJIDJh4K1ls16kg
Bb3tclscPzD0nkJYWDpafl0iTCBPirE+Xv7YdxbpN6Oq1frCPGdEpsmUgo9/Lbu2gIm5tViWUCpd
LNKfJRpRSXDCZs0pJfsWKD4twAD7qelxVVh6YlPrk3oM3vxNS8CAKJAs6Aq3bMEML/sMkIwAstCm
ng0uCoolXAx3GGfiPlsqq/kYXJjMTZdirnQI3gEiMuwUExG0FlWx70JKkwTMaPBEXD3sG4JLS/nJ
3vBEu4lJ+cVnRxQXgCUYxubiymkbQxF1igMyymx3gQP6AELfBD0MY+FNindaKkDUYvsfSNuoqlL1
IFJDWCiMDL93xQolsfnL7ZK9PqQStdxHzzbCe8SQEhBXQ0OtqYqW1q8XCNk/QIOW1MEUNIxm56kE
Ws0VLux2pbTgKJbdypaYZT4+5mwpNaxoV4WfMHbZ6aYmhsOi50uF2w/Uf5JQgbSpSczKYKyYDNFy
pUMdSStm9USwVn4pV+HQzGT/DbYqbvOfzJaKp0vd2pKubArpI/8zNRkUemYYxF8lGZk+QgUDqyAe
LbxzOEwRoz9EvS5hAtaZiJ/f2U7A/umbqiRpX1iNnoAiaDqFS0FjYUe0RDlxLVFGAuc0Xn3PPXWZ
YOkhj9FF3jsXWyHsLVjFNzpetmDjq60lY5LWwIXG7whb2/YvMFh0x+/k6O6bLfMb0kjGZuMshSGP
G5OBtXB6PhSLu2B8F6oOzuu2J+zlMq+Bj+Hml3grlsA0skUY6GKsWtIB01vbjVtb6uuK9hWA4d9X
cfLRyTBNRrb6Fd74+AkYY5pNS2J2bMV7V0gW16jusYXiZZAfC3/mW/dRtrGUTWx9o4A9szrv8qMy
q7EyG6bQOMLolyKumvZL8roSopPwVZkTkhLQZ546w8h0T2FchFrNI3O/SkpL3DhKnAWFqbxUPLMQ
oJ9UzXOy7L953eE4vZ/zhyW+9CXbd7rInxxaie+DQJcTWd5vugjAfkJ5lXKHC3+jgWegklh0ZcQT
Vfo0uVRscFhiLMsZr8k4+o3iimVmDh0hPBAIBpkQeTn0WyqwaCwwAxIIMtRNjmahe4mdY7vfEojk
FfVf4Yu8F7Vvx2LMTwAXOPqoIJl0MNlAIwxCFq+xzn0izJUbVtyQmBB/zxOL/uT9zpAkthbvhqEe
5tbZrVxbtEcDOyFAK8d9D0fZhWzAqI9xFxpYDOU4XnAZpsNEmZ4Kgu6PzYlDh5wMk0xEMelNzjGb
y7jHd5tJRgZXKGtey/ESx9mJRyQAaxgNhbEtWTIhtAV9/FMuRhu/25+5hJNtK0Av0gUt7y0/IRQp
TlbJYQ299JIIl6jelBYPatO94nZMIumoQAcwb/AijiPrzsXI8w/UUcTN9u0BbJ463rBwV7De1wAJ
0Wt4wAjNAatpwXtP4x5IUWw30U3nNvfVdE2WWUWYa7AETBlfqhF32HT/Y33R/WrW8fi0ZBxEqFom
/jCBHeqcAToREzOI6BioLwbvjxtIpI728W0/GWacb9XjfWJglv3n0bZZOuBDiNBZo4eSrAj3/zZh
+KlOOOtgVeWwXEklM919yB0FeS2WEeq//y+zkvHzLUP5D9o4mrrtFlRO01Bv6ON1Kv/bEt2OpzFm
pU7aqaLL6eDH3EqGbHC7LRRX/07Bk5kDcHIbDYB303ayRbNScg9Mmc+HW4IDrlbnM8q24U7TjjBN
iXiCAi8xrYMhJuQxKwB0xqO6EZ+xIrDPuLP8mrJzYYEhR07y4nRmFN8axW3X8Ljp7cpYSpYE0nf/
VtK991aOXEgW7QETAri0UEyu0k4K+8EqV/TiMqGXH3kES7Rzb25BbdxyxqgrDsJvKRxMgNyTQyJ9
yEpYKANpYNAWHevKinqtut37v9/MT3GuaFtar3eFRcWrpI6d7e3C1Xc5u4nY7Q85Y7V/ZKtziIQk
xMe5BK1VOlv2oR/DfUIGPQ+IS5LeIUp7u767uvgn8GvnfaPm8OesWSumSzb+cCoj5fTHmIEUXcbr
mlnKY5NZCCfo/Sfegnp9LYWHFoWqWkpNh1iadKCRE9avVvBovYYtQCGljJihhG9vgIfXqCYz3C/g
Djraw/f9BxZjlWFHePMrCTwS3NkqC5FJkY8t6GZxe/E/5xY3YdlgSzWPZph34Kl1VeGuL+f32VOk
ApgsT/Ic0jlhUOys1Da1ozi3UCK327l6+rY5Vr/6qsL+VA+o3WFZcxGOvQUpr+ZNR69DhYwN83SM
LUvIs673bXwfWp2nbA9C/B+vEuRwhLxAJtoq2eITqc93wJ18XrCYQDtZXFmxhLZHSfOo18Xaa1Tu
Bxc/EclwD7pA/wBATlDqv05yExZ8RDd4Lr1c9bTItHaO6HtGbmjnH4jYmJgO35Ppd97m+b1xL+/k
YPeLuBkHPM9iJXXDlJAlo4D2euwwGmrtbMMWSgfeCxSz9IEL7bTuLJ5y7kXmSI/kJXsIYXbyc3kj
13GTXJO+LzAHRti26vI5Gs3ioXlpT2b7lgmHHp+ET0mblxizidlPGHGFJSZPMBhIfuBo4bUU1kMF
yzrzj8+CgL1Fx0uL3e4Me9I7ZL7xNjU3tp82BLLHZYjZ6bpCm4TxE2uARmoe8MtlcJrh8uqPnSNv
UPLi1ec6iV8g9pvmv8P75xuIdm19eoSaR0LS8IU05eEDCAlRivqYqt/iMLUEpq42tS2PMueZGzkY
yW188uor7R9iJb6j0FyF+Ong4Axmi2z7iiiejki9nV903NIPQVP3lnr+sv0LAdwpZ4PrFJrnBW8T
m/gVR3qeSYkA9BlOTOLblZ90IPQ6Vdh7GmwuoPorUthU04IRVdAURfFiu1bFt08khbpLK3KvmrBg
Vf0FrCHpdSpvw8H4kg5yo0hAdQkG/gvBaXBpgJJDTyaIx9ILDoLultiebvi7jgA0KQM9aL4z3rKM
9qjHtkZiXxutHbdyh1dguaIYEx0iuQiu9zzckWbKPH5eF71hQgor13ozQTvQYyBrcI2T2gd1fqqB
2tWTZp2JiqUTL0SBP5CZ7LsM8XdalER9rO+ILpHRiW6HlxZec3CYV98dMRlbBBc3lHvT8o5aTRT8
s77SLJ0mxCcaofVKX+VqSaTB0eH68rLx+8H5+q/xDTTrhrfW541GwhF5c9nej5sXMEs3pBE96lCz
nrPI6Tt458I+xPqsi1iwJI483WyB36USzXoqcRmMTOaLmXLqRj8UBVXVQbSynqR2kwDkUFenIhLo
T1i2hNjhgdQU14xF6HJzHnLrPrNT2u/25J0SQSzS7se+HHByrvDK74mZ9ekyVTFmWFFS/U33wVxO
R4CEF9nt99GzHlG4XtKmiBdwdsyPc1+kPca3asHvzoMjbjBOOPIhP+mKDpoaoC5xkqewEYHFFBmw
pqeXKvvE2EKPHs/EPAHSVY+KAKdxYvlIQyNyN3EwQP/zr/eRkWE2EQKo1CBZlldBUy674h7a6Bjm
X6FKYjpwDg60RKZg7bOF+xjq2MP7d0EYJKEtKSXAs2eBRlzOGPTskDFqNAOZP0THGtctN3HpthUM
5UKIzFxVhisT0hu4ANo8hWMIgXlysnE9wwACPqhFq41s9XhxzSAJUc6jHbx1Rtpfe3xdakL5zSEo
/cZDK7ML90kt9hkokuMnaorPJV9uET6fMxY/z/Bg6D58OZn2Xaq/pt2W4pN/ayund8g84228iaBc
e7mSdBKtCNz97ZmMnOTSEWrlSkEWTXPo74Hh5E3kPGm9SveyNWmHmAtnHRUQOFD7XkAdJS6PMHPf
B14K546SgYjI8WP5UpgLe8WheMA52k4w5f2agcjorz6/2QgImphhyn1BomjBdGrZbv4df/TIO8Ht
pQi3xPjBFLzXF46gchjxHLynHxmyFTMOm6QTqq59safXHV7jmwus33RfvzlQC90SBSJx8a0e9xAk
6MlCZNRUKF8vLOkGcRsQhUG9BpqLfwaYQ9hkfS8aKnSYmF8AHvm2uF50zn7cD5at6HcDSiAS0Fjm
s6Qw3EeH6nscqPcMNeXfAtv/NP3EMBzazEuTb+8wxjepUPUoaGnzfQ3Jos0li/Bu2AOVWudCXr6i
G2jAsLGt7NT5ZrXyi+5YV7tQGsPoQO9Yj91eon6CzjazR+tjX9REXOuy5WXCmYdgqjuiRhA7gZUT
xIfdKyTT29HkZmtjKEwx+/2jQIWpHHaWP+T2QrCzHC1r0DHEuPzuxYcuqdfpCs7P11iokpz/lcPY
5ra0EvhkwcY8BYf0wiipXmvn0eRyjPUN5pklineXuzjdhyKseG6oaxFSggXy1g7zUro+3mMKU0t4
F2VyEC7CTxQYar6xFrE89D+T/dA4rFVEKBQ7ZSU/phoRJZB6OdYCcPww6j5dxJqKDr0lK3VeAO5s
1CMYWWD+aLPUnSkOQPYRzdyYynZcZ1yK/fU/PWkUGMdS8qX9B4Ivzb5rjqf4yQJ2HP5/YG+jyX5q
LGrjpj1XPmXKOkSsh1rKeuewh0+WRbIth/ITKbBVRmE5FAX+5OUHyPYgBONe4tAG/+Csrxvi0Cw1
vPwVbA6ISbypqfQ6ra6isNEFSkWnXu1OSQ+lRE3FKjVHMqWPfJM8pwZe6ImeH/FCXzskBtlWPoTM
PYhCbEDkfOX4vzAg+C7rS8OzK61qtiG8XRYixvAjE68sgTrIWTNcas0A9gaifp/k8DQfMI15ty+o
62YBxK5JQMIcXp0ap3ySmI1Dg1H0pe6tW8mmnqDXaZq4pQn0rzaY+70rV31Bd/BVPXJroNHiDNTn
VjIgfvM1DwILXTU1PfFgX2zNWzkmYvW6RO5t6OaZ6ftXUgq/q7Pnq4sXL0sobaHLF5n2fubR8CEE
nYkBZ0vzz/KDHmmrEKEhhhyoWvjczZ2QPLDURg8MNDkKBIVsU8yc2Pi+hkdZRMlE5xUkV2wBLjot
cQnM65SqZdV0wrJKoR/DEzAuqFI/Y/jwKeriRDhU/7q4IQybkwm6Kc2qhLpmmo6eploTiW94saHq
G3/uO54zCc5XVDMLOEi6uBPa3WdWPFN+TrYbV068DY20Sqqpg6nVsf+EjpODrjanzE5+4Syr38ZK
CFwIU4ebDEcCGFDTuecC/4hTlYZ0CizoJLf3qZPTMsA5jBc/QuW23qR3OAR8lzMb4WoE0ryAr5lm
a+Vr9H4XJS729LdSxEcMdbyLYh1Cw9Ywi0x4ymmZrOXUYkffzxuyfoaFxl2/od8RWv7S4uF/966e
nVNyXBa10ln8sQoxmaXYnOW5i6I5tDVKUDFdKm5DZMtekxlGCioalC3r2yi8X+RMvDet7sm/bwbz
ox0rOGT/P1PxmIjb9IY0UXqGKDbPkx4VvtJxYckF0brZmcmgSv5nH9zL5Cgwc4Dglb5jhqRPpqni
uPZWT5JomommiXD+wpH8O7BgQWoLMdZOEc3a7R1pUdLCshXXyZFgyx1UXNclM8B3RsH/q2v68pAf
tBOyToZBkfldAsakDVMAbBfZL27+l1xZkIIRfg8n7kvbYpD1ry8M9moEh3QteUgl2mbFyQnd9bbM
sWGSFbVhxQ89PDK+lFOeM+RXVNctgsmvvLggbg0VbVWNW//loZl9gmcWy1H0skXC1lFLKYWiA68y
yLfz+B36t7N3Gl8JtDJbQFGNZisLaFg1GJpp5gtoAnq9TdmzyPzBs/IItDrdArxrs7m+XpEUD1GJ
vjfUIVM1fS0GhXb/fIC/JYxL97njdWQ+gC3RbUN4AFBUJDJSm0li+ts/KLflI6JBGCZrgYPWPo6a
oseb8IkF2qmMpks6ujq4JKEt6iQZK/mL4C3+cnViXomJ0rI2cLoFRJZ8aVx7M63LN4VRJR0zrweW
/u12QOYs9efqWTKVkfKmTfDfbgTZxsubygbI/t6zxzqenmeiuty7yRinI31xBUO0q3HQFLvMd9L1
AhodXGM2XPnEPXWiMym72vX9JVSaBIGSniPXzwC2AlP3cmYawhZX41KwBy3v815mPAylv4BBfhst
dPPsSJtRRLQR4z311sTcQc/DVGFlll1UFG3ECIN4X3hYyAMb1xnSmu4QnxVv7ysrKemuO8FO/UZJ
cTBRJAz4UcVKvICA9tbVP/2nBwxvPFlkOK1U7OSELnpmLYtRvc8sr09bfv9jmSzguXzIlZ5jXmx4
b9LvgcLtDrjRMCW5wXu+eKbJlrGfvMB3o7WCN1wHmDPJxRHGfgWfnergZ9ZlB2Vx1Cv++Gy/NtPy
Zx/8bPtbyF9FaanY5aVMvh0+LH6MhQzCDZrzqkEMNdQCU4WHlHeJbE6ZhEDLUVSL/PLG+zl9DiPS
sLOshZA1c7EeEmTE0nhmR687LoNEQEh/MJf0g2sglGgOcLM0QBnCKB+OAV8qXZVsXj+nWOMgDS9u
V+mBRLt/HGkBzqBFDP8J0Vi/Ir7mm28bOEWE4+HXtaNMOPeIQ9M1PTSLkqSERSKXfbvDDx5WRZcG
cFxoR21fv3F7JeqKCHhFY/yo5noeKaMGmiKo3PQpvV9WXVbxMxnD4GPQe6bKxQPtsIL6L+ZYQ7+2
JckcZIsjbnkTtj8FEz1MEY6vGdq1g9UGrdPlKvSo7RvcbLUQBa7Lwomguv12qf0hEMzuPWNr3dRm
f7uxJTjHNsw4DXdall3pgo3V8ImB6k6+uA7VkGDwSk7do6ypS9EwXqMb5yD8eKezfgAud4dHsM2X
kjKttitrPYChln4pz3VjOi40Qn6jSK9Ml1NkEuCzISfpWwcoPbqHalH9PnOfCW0q8QiEA/Q8MZeS
qwIEQG1q+t8RLip70T2VOQFIAi7iUFXs9xjMnhqAGWkLC02Imv5TA82/LT/u1NQobBGK52bYdJqp
+WPPX03egkog23rcENKf723rT0//dBYkJcVO1cR5CDopNWD71V2za603a+0QHHe5Moi5Ac2wk7M8
/nFrz8iryinQ9Icg5FGnUaD4cDKGcNhwJpYnJJLSIm9U99UBDsc2LwIW/GUSnhJ01vxlZ4iSjnGi
8+4tj3May92GZ0emhOu2S3L7Zp2qUzbfxV2yr6jADDsrpwNIBSSMI3sdReXodsEiXQv0PWZvqLJc
O8H0EwepEXlNjlw6xR1cb2LY4B9HvSO1396NGzSY3Y4uPdveq4y+ZthhbIqiqvq8WPKHVEukIhhO
gdFK5E/WKt1HFrDqLGPRGCT0aJQnJLrGpHoVJGQ9M8odNBCqfoYCNApU4Kuv+0mmsPf+xPJ4LjCK
qOjQYvlIN7H/WBqG/Davqu7IR++lHO94bnuRsiV/lpht+Ie22UV8Zb5EHtCaHrtBg1L3omTGnrkJ
kHtvwbDQ6M/9GWDZ0srFmsAHXxJXyJ0df5vMHD+HStX5oUOiiDasDVcGm1y/R6YabXcTlQIGQUs8
ve97mokeNghs5r1pESVR4qUhuGq4Mq3SChBUw+4wNDTmPCOBylHgrbqOmona8dVDqR23QPZvweF+
7YQxPU18z/DEIvZ6V3ADsZwUI+Xbg1Q9ORbLPH6IgTbJwnduT7Gh0BGtRXslJOQDAJ8T0Sbrx0XV
GTKtad6CBb7eEug9TRyP5MiqKH4YxqxIrYHgVJXYl6DHc8/z8aVCQtaYx4ul2yMOUUibTeNWHUlc
34XvVKIE9FSMcpjzCBJsMKfVnDM9CFqUn5u7QJRdjGHtoN5Zq/zEd7HNx5CpY+F8CJ1bdNfjBSVF
1AiD38ImmMjAy0vJpe4BgOJN29wd8HxEwVMRpqwfnUvgoiPMhNoAlb5fQR+klZNtI48+xQ1vtT9t
CESyXMcHZapHM14l1N5ACWtuwdB5hMyX1C9d5VulUEvhwjrf/k9m9YKlh+ybBXWTTavFC3BcHJOI
QrmMxPSnhf37IXjt8W9RaNUpAshfKdHLHVB5lVHP0zQo2GqQrGgViJR8j8t9xklCVlLjCcpoHh10
/RANgKXF0ts50R3Y8uT8h1nstEdN0aB/v4S1okHBeLolzookv4WsU7mAmkh/BgZ02yAs9EasYFQs
IvsiveaFoWgQ7/0KP2cY19pJ3s8osYF/tNF9RQjinaqq03ytSselQ4pdtoE1lGJLMxHrFz4s75oC
gXuCae7hEkl16nC5IkCkSBD9IrPe47Z88nmji3fZUIbeUIQZAlpMmtvcmfbmzNRLRPcLj1E1v0sH
KiH+teF2NtHZQZuoPU2w9k8CiW8O6TT30NGeQV80os5pzMH7/kxS6YR6S8J/lrKmpbXpAIbcofGw
YRQ6cSm4RPXblBMxdEY0afWVjEJwODTRo6ohLWzewt4qazPJPjnNflklk7+SKxvhQ2NCFnwzeB2G
RQsBPjUV9Km7A29iNZzTYznTOtlQly9tnqd7qMbK6OtM9IIQ/I4jB9txHxh8BgdpgOV/Of1aSE4C
tg3p9MewCbkmcX0yER/EmYw8jqKIl9HGHtQQPydRoroP8FaX4a1LXMhDI2+NQpxL13GmRvTaoHw1
MSbSbtqIapQZxavljQrenseYs3FbxYTTriP/UL4PemvZWG0Ig8IM/AG4WwWym8G8f46R/xhXYP0X
f7YpR71hfJQmsQZLKmGXNJI6GPoxnt/2RGSxcZnb6iWBgy6dP5klSDM27YRjT9tm9IkZHCsBSmIj
akWumqViWciJAJbS685OllbGB6Sae+x9K3RGZl2svRYNGbsRS7BmBbvOetk311+NmyU3imrr3IGH
EPjv6csV+ZdzWy3wKFnI2tvvFzm5ds6xXSsleBuaNmZC8vdB6vnUuXc7yo731VADH15i3txewmxj
EcqBAxjoo9rFt4y+9K6P/rR0T+HGc8Qy2S/GjiYfGKx1QRk+UUVKYvR9adA/uraM5keRA6WJbEtL
INN6cfw4BZ21Uf4BhCsIxO5lkONKmuH9e/funFFJ3pyKVf7nxd7i7+Y/QKdR6W7KSm2COq8Jlp/Y
AcBOBRvps9Isyg6JxcGVixvKBuED5f6f4wA60ve17wObztOidV7ywgGopTVmoZT2FFaCRWI+B3Kf
iSnhwlVIpFSNMK4jaGM3S6Fz4QJf0Yyh8vnbj1LsVtQF/a+W2k0ok5sBRm/onmBdX2AYeJocrLIK
dNaq88GJZjP3KO4Uxr5LyVCMn4ssq9zGwySsMwaC/mvzPL6xuni9z18Qi57L0l6aQebLUOq36kgq
voKHsuIHf42Od6atVHBeeS2oJWsepicMBgOMTe8vao9T9iI5Ze2n8SDaNOUgA8/RzYnNqKpT5sFP
XjDCVSnBQDoG3NfDhhkaIpd5X+JHSwclw9pAXMdwP+B0EHPmPjTuaWYk5jWvjt/BDElleA92gY0I
USeSHTgRbetLogKXAzHyAh6Q+aXjs6LPTjoc+Mtu++pum3pvDOblmczF44vKVef2+s7ZaNGXnAFC
0yWdyUoPLvH6W86JUYldyO9VPWQDINP7Fa9tDMvFxyEC68SPZxFw74TYiQHZoHSrRcOxU0Ou32/t
M5XBuuy0LTULgoRHu4QuelPR46f4HFEp9cUJKOO4T9imUsyz+/we8uDbR7B3V+GN3BHIjUq4TOMr
SW+bLOgGMsXeGKpO0YeGGmHxdXgy1CaGHCOKWT4+yHNxO4rWg7LJE7vgDep6ezvCQGz//R9JwcXl
iH1lAkIGExmGCq0Tj9zRE1UZvDe5ccdwc7H/7/xHOal1GH5fhsbULq747yi3vRm6jWxXMmf5G7/E
ODlUhhZ3+W40+i3iU0L8JsLPiV8MH/0s49Fj5YKlWEY/ucHV0CwKTim10I/gBkTfbU5lQbIf+0+T
6c/204RWzHdI3e9+yO+ZJ/58IuMnBfw2fLL5VCIfof8OEfpYP4yGwIWFNHi+rUK0niKNn2eBP4CZ
X4ZIh7SNBCEmrgSbEkWLzu/RJ6kGsgVFEK38mrt8j88MG/P/R26FAwi4/+4uErgOo8ALcdSMKuEZ
Yq/OUcmQlgLUch2MQZvGyRyfZ1R9OC7zeU8UZoz/qjE0+BCfndKa1gVYktQhNhprYTtZ2KaY6rOT
XJtEhifKTid1eVtvKIF2zHWt/M4/6x3ScOZNbBJOshECX4QnZGO1JGtQd953DEe7gxh59DNBqwkw
HgiJlqbwWpVHpkYS2+A8i/T9g7JIOWZddFu5m2VL75io2s7ZmOSP7WAgAg8wHwJ0GHQbmSkNVpcL
uMvwbmwBPc0gcKXpN5IIOWcvTcI6YWqJvQri3kgJM3iMpnfoIp/ZCiAxHGDmsT+z7OtXH8wWRcuQ
3uRraUSuOtLYEdBXu2PREjfh1zojuz5dU72Q/R5MtbWWgc5GBYseOsfCXdUeTb06Eg3NMtf86Jru
H0BoMvqGJrgcNTC/bppS/Hbrh8ny7/i8zE0uRbGb5AIACCP+pF7EDkcNX2ochprE/VS3gY2It1rn
yS2tXWvngwonwhbgBHn2U7A1Ng0IlCWGh9x6X/ygl8QJOZf0rzvX3TB+iByZ3hX14q3cM6JpBCAB
ggxxWB5J38l4U+Fzsuj3hXvWirhV67b37x11QP9As7ufb+PlAMR1okWUG/5AzFzTukYyDXhYzDHZ
q7IDxfuS9l1MBlnBbHkvQa66JaGuYR6UOoUvaN/gYSJLL+qzB5pESH+juSQ+DzR0z0bXsEplBVD3
ajvnWbl1u3YAuGq4rKc/z5OP8FAHvAn6kBv6TpH6Dg5NKNzlFQQwNNkP+hPJ/Sd6iZWWjP6wweJd
5rvpZQB2Cn72tFf+D5qRlX2YNRITUYJhfaym8X+bNYE/d6T30Y89A1ZdF+f7om7zktFc1hANO/jm
V/ixwLPhiKEVTvAXKz0zbsV9ACh6Lg7+kiqOMTS1x1wMGTJwG6zy+EgCVSbcWGs2Pyo1wv3133lF
OGRKMjuFsXg1Keb/CBZZZ3ZV1TEetAvWVzcMct+gtkPWbluxFeMaE/bwFdflFFOep2NxKh0qNE3V
ngyohiM2nQ6rZcTgrZAXtHb0+54Q9on3JS5V1F2fomQ1SAIG8Cv4R4IqhI0W8v5bVUZum9t/a/q6
lD1ysrwMxpw/EurcY1pZp8+G8CTuB0kTbY6o9G4t+W8tYznlQdZLTb1kG2zaqfd7PagTr2/WLAUL
sdg/rxBV35jG0Zr6d6RtmvU0Ndeu9KVxUTsRkX3B3tE1yvRIATmxC7OQVO9X6Wavy4MiR8w1urLl
L7nq1/XHKxJ26YD53pOtSyYhClhlozn/s0N21yV09s3CQNeWaLdpddyOY5DEXH3ar+Rhh+i5zR/J
fbgII2/UWwRv58+GqLNumkTuZC4915goSDlJL3RIWLR/tKBlggD57K+hrOlVSM3ZtbGdVc5tsyn7
YEmG89TkD3eZEb+RlF88QnYOwl3ffNZ1i4M0sdPep9h+tCm4+3QZU7KvcAHcLUVxhSlzhEfj1s57
5D+aHBkMq+kMazrXWii+iBElxn6aNgu6+xzMrHM8IUUSgFhGBakDtlBWGwnTcErvVgej90AayaVA
XR84+LaV/D/HFdkbCTtVZzoxew6AXnC+FptA5dr3QD+FJCo24v49HjsIFeDh+g/4pngWxlRPIZmg
9KGUnEmDcuDLMq/q4yFdBt7GPTpRYL2aHVGyUF6GD4HpK9NfctMymf+j7niDSNliwoggqGTzXpTa
tuNfj3mhDHz6TArg//YMs2E5KTsNn187Yb7zN6HnNqfdWC0wPLkm/TJZS0/Cur2oyQWbukPhwD9l
2c/PFznBh7yBCncVnIkzG58GmS6sdw14sz1LuWIosgAlXC7EfltGf4rw73ubMCoi37/gqIfZucRo
vBzSBwOAchM+zean4EoB4FcjJiY7vflGfMOH6k/tAWknYnFaR6NPsZu8vDbKw09XKH5o+lVZQ3mf
ny+ttj1U8PlAUKtfzlUkWl6+JOLkFnBRdR+YcOMMdxBEDTwXC0jZqZ+S8LTDnMq+4W1L3+f3hkUy
YKIXtgPTN2/os/pwlSXnZhfetmGVqQiWSkcaQbL71xiPgHVWvCX5w4w+GDWMaohOX6+rum3SrWB8
5VfON7TFgpx+xcrh5fmblkQQCbd3Lk8eiSu8EpEwv4cTQVq6lUphqbGpmz91yvPr1QoID7gGvZK7
DUDy8kFME44ol0FXBbG0zJU7jQEGFr6g5iTBnXdCq6p8QUhjjCUc/xDtuYdOMWj4bNSl/oLnQegy
yq5o/huB5BG/XBQWbJkH91ZsV+eMkblmpkDWLo83G/M2FEHfaur7Fmlu1+53oo2Tyr8CPgQN3yx2
un9FnSL5hmSK1wlBkVPKVGtEleA5qb6nv1g/Kkk6A2H5FJvwTAHARIfeGi4bsr5Jrd56jssF35Ko
36ea8rXtzi0ZfWscpfHO5wbdIX3CjPdxZRQ+Xcw3QupZXuGQ51MjX6Y5+qjpCCbMrvc3EuOSeNF6
8Hv84MMUCZyiTlzwZCx+aGfgyjzTax8H9Mfd2tsOAvFyPCrPDIFs+d0pjkRQBj2lpa7G802+JiXv
xh4Zmt+2yyxUVx49i5m+QP3O4/d/fn0r1pgQCH7Ws5ycx8ZmVflM52FCrYRr9cV4prkG6+NFCMml
KfXyhFKRRlSLVlQpzhB7vG5+I6Hu1dKevA6U6UNepaHtJmskeO34R4QcIZhxrNpyLOWvkMlpe/QF
UYGclESLzmsODVW1ZUW/82MhjJtJ6UQvTuxSX+JksFXmYcynYFesBUnepusTUDrPoejPAtyzaNfm
vo9jeLPA+kG2spE3NJLhCQ4j6yU3ewbHRl0HQnbFI6d9YeI2wBRiSPmDBT0JDMzaUKcvKzqRMkAu
8NLDmyhMZxSCb0mbfoQquCgSv3+8TzTkX5rnwei6wmRfvcYbnZKC0sm4VuGa5Tx78teWTmKlBJ6L
lyXWEG2SNQJXYmaCaV9gW60yeDyPn4b26V1CrXdmFujyLhI/VKE29nqAMowg2SaWL8MFLC2YAw15
z7spX+TvLU+gZeDJYE5Buc3ElMRx3S1O/9qG48+OY2INCo0F4n9rxf8svrS9hekfwA30+X/vx8BL
hMJtmbdf2A9Ol8pJ/WLJQxjw1hZb02DTk+1d95FZFah3HiRkxOk+Eev54we4rZeOFVbtI2HCzdB5
XjIQqe72Q8fYkI6/+Du+u21TEdphjFTOM9nNc5bBVfE4kPGrvWQhbhZqRjc7EWXbHcqw28oS2iBU
1bhvivVV22FVZonIvH4X8QrqoXlKOFe5t6gK24HtW5uS4vmwXbKDMxuANFhvlm7DMhu1QWNhyO9x
QZHeMYvmkiKwJBvELF75ELYS7Z3ESP57+oKLsHZKg9VecJlRTA86fibkUU/7Jre56T2NZS0qveXq
PktB9eCuexHTAck9b0EdmUSRGOQFl+bFC1ndA5FzDn6g6C2KtO3h8zLMDJm/IjDbNo1VQoSJYZ86
Rn6sv67IZdeBMNEbH4pL1K5Q8aUDPyx1UJNPdv/M94dzm9YURLaE01OTuVda2IRJfiHx2gVeZrRL
oCDGaGN7zKRuU8t+NZmIcW+uhjh8afpfyZeVr7Kp6AnqUl1xUMFb90hA265xBG+FN8Qn8GqONK/s
C8EDga785KAtuAxdsV1s9X4HpgCeU5tLzXEkZNS7C5xMPuvrs/PbROpXP01kRg2SvIabcQfHhJak
vlcnmId6c6BmjbbWBXSF+dNZkbTTZvGwbRU9bhbxyUwn4tc2Yd9H6hmlzmpZn1nmi3jnZQw+fNPI
tpcyvyrHX847kaIY0U8Du7aAEJUvAg9udBBZj2lBkopC/tVx1wIgoMr1nJAQK42bPP6y+zwPHGK+
NguWJ44Ns/13gVb35mU+MZi2inx74hDgEzQmubMFATMupHZdXHL/p+sSfQ1KsoM3ChZ2S7DlsfNl
xUX0PFIBKKrznSXK6TKBCImsXSi9RPx52CIcrN1py+lff6NqSaCqJ/1FoNsV5e6MYBqouYcd01b6
DvdVYBbSz8ii3jng5QBzU6nWeR5I55tQ9DPPz6O2ezGjfzNk3coqvBc3DWfxoayPyWE9ePm6nIgq
aYU4juzDLvB+hZvhTkeiNw2/QKbI3/Wx1b099WpyIj1VVNZt8saVECzGC37UrMrJqXW4aktOGFNw
kacK7su61mh1+P/9W5G2Ln5H2gC50qxNytEw2UTP2VwocZ+PKBuwMFSyKtPttWy5w759T/hsrrRF
yIqqxrNd98Hqm8V5XjZOc5e6v8PZIMqD9EPQheyvYMU92V4yFXSz3v2dDF9c9/Eni4LS2s1q/TT1
JQ+GHCGrqyWCEHzCUIMdEpU3Vn3ttgK4ku3d+NAK6Yt4WU+Kd5iMiy79JM1u05E3BPSrFWomCziO
KgiQ0N0wWVZSHX3/KgSgnlwx2zUTBQMszrqXLc7PiN8ZtVZTv7dUpJTZNckP3Nva9c6x9/Ur1gCX
fEGGm3A/1TuwPXxaWJ26pfbnbj64hDhDK9u2MV4sAoeJx92TamHxUEWAywfw3sVvFH5ZPPOaXCmI
07TybUUp3AKdydWwyqfUtWTJCmee+lL/08KB9/lrnvDYNPGfU2CZjbZ5dIFkDs770Jzehk2I5FYC
1Pq6hpzcGkgF4V7AcCx+kIYkR9gMaGCFvW2dWlfy9O80NYIHdqaRZNosT75GTuKNNtn0/NbvwdCj
/McL3UgSvU+lQHfvx8j1kqF28J7fBmHBTX4CoDhhKiYOhsOaNtgc04+RukDoQw4Gu5SYhtks2Htv
6mp0FMUiEMtgnoP4DiHCZQzLceNgRBRe15XJu/8ZRd6lO+g7OAHaf3/y6rmJBKxQ7WM69DuC3X5L
iMmBucMY5ES1qD0OGjgcI9lgmCaoQm8yo7Act8zMacDyxkGqWbqTHm15R4+inOe6HSwAFG1HTnZc
jCf5j4awg5yNeJhj77/OHckjgz7rBaehG3OOTJ2nFzRXvPkMHStRvnHr4KI+Ia8lRFetADSXYHGA
snELrbuhjQnoRsJ+Bo2t1dbEhGOMv6j7oZZzF6kZX+hQqbaUOXbpA5sg3z5+Tf9WEBK956iccgKJ
F8dzSWL/0M8+xfrSIqsOoFCFZXwZtmnpwNC5DsxUz4/QtD2XE1SEvYKJeZjNvKCPOchdJ0GFJx0l
sAeA8oLcg1bNzVYC5IwRGCP5lUcqL0ZfdJ+6ZHwzJV1OnsEJlg62UymYWlqQ2/TMWWtOMCZpammA
nNKtLzXw+sIhHYVT4ze/x/sx3HDKM6tnsM54LY1tEMsmATj2X65Y6Y0OhVFz/TvkRMIV1xr9QfsN
tCMOKVsGvAouOZgVYmZgqbAtvNFIeg2it9m3P+sX1qYgEt2VVpMiVrUg30QjmHo2qNrRxv+Lz3R0
RUJ7hzcIqTnsJAjfZKkWUOo21DwKqYMiece8k7FvKqR+ihg9bvTI8tPRQpRvW8zaA5skA7kQN0UY
ex+Dg6Fw6rwwnO+47D8gfPZ2fC61Ovf5iICzqBMpGtBlOsTxfLW+QOR9soNGIgLJOh6sO1nnn+6a
sCs4KLbwmunsIEzLBKqX25HRSThoGD+REX/K87odzi4KXTgGYmqtj2wgb8c4cEOjOubgj/2ZqRrr
cbFQn/HWy8WSXTxncL2pYGnWywErFW6L67vlzMcADa1gBdU9K2vLn9rX7tQECujpN4Z+vxoxugQ+
q0jRHdTv+hg/J4PsEgzgQdxzTIrUR4/2pTsT7R56cyUnTz3j598+rvFlg7Y3S7RyI8/FAxRovUO3
5zxggOWBWibBmWoHhPiZpNme6oLEnFFDVgvcE892g12SP2iBFmK6U8gK4UAGyA4loyHt82M/5a1y
ie1dg9hN7D+FRGQI1tlV467uUTDHhJAIBCLr7mbp2lDqrkzQAo4Rl1yCepH5W3YD62OsBRSX47EO
pmzKBGEEmbx25sl2L+yAuvhsN51hiGJjORBuGCb9lcqvzvUccYbjFXW31EV2wafwkzENd1WggpCI
ntZtxnpHiPU6kV+vPbk0TzjMzDLMNUwtZ7tqrzBkGhxb6Sm7/P4L/z8/z45C2CKreKNU1Hee3J/r
8TNpPPGnUAyge6YP+12bT43XlPSoqpsQVMJOfPsU6glZeW5q7thvG513u6231n2ShmNTh/L5Uwvi
fhdF2NKi/CSNkS2icU6LUIWwiEMOChQP7pW3rGPkPmGh4U5ePqhUMohNn+3L6ggN3ebRKuPPWNeZ
EJ+CAgu8t6mMuKoLOnybOxGcn4dJ/uxFhK6EkxFX9mXJzh+XbkcPPgipKKHa/XiRMCTrhlsQZf9u
BY27yD4VWwGnBRhbpPHSwlQ2+gyqnywYfsGNcAkNT5+GSe+062q4CL32ppSbOlwzPgLeZZki/j+a
/HDLPnCjTZJFHAsWF/Jou2TTMVKVXCCvEAy2ZSO3x3IDekklkVA9Zy1hLMp7/VIdkddfJaNeoLY9
1iUKd440nT30PJNEu4ofvYCyIRD/65ohRIYBvfmgR+zBmGPKm+w7JfPpp87EqARQCTpgladRTafF
MWTmInwn44tT3/4fVkIwSvGZ+RZ3ZrZq0H8nE31RuOIGNKLwbH2FIxrJYkBB/Cp3WIPe88PYPy4s
dk3ShqzynzD+Lg83rv+5b/ZQ0bOlwKaKfddBS+vVfsF4EBg9G7oRlnlHSCQQKDs4abQva+XhczIp
kjKYb160Jy8f0G88tkfVcCzsoMIEfHBbYUpJUe3gDmqWPezzJ+IRwvnJdsZqwQhLMTPL+V6TEGPg
yVPrSAiD4XUc4bsp7TIybbNAN8I2GC3SFblj5D+KZ5jRbt43bo+ZYd3+u6cYwNT6KLxgObv0jeCH
zn4HApcwy8dJLlVr1YWLg2cbwIhfQvh/tSyP2r0JOgj0a0AzokZSUZz2ND0LrhQjRAms/Jo6djI7
Jb+HatorwMppS49gDh3lmQy2FpEiWZsKdowQ6cYFdOOu7VOvi3xJLBZtkAYJZ+gEgRyclV1VnOEf
BnKMd1O8/guzAcsiozwFfSJ+pjKN/Qv9w3XhYfqh8OZvUjhZx2nbq2gxLJhCbzwwPGMe39jE2/hl
beaK1sCX3P7YdpjRG7u0qvsD1+k2MIQqeV59LIy9gU0OGFQsUVW9IrzDNVU+SXz9zbLOJgV1G0p2
SM+9RW20sZCnQEXc6tB1P8tyPGRiS8eqiteLB8oiCrOThuPYlUd7OmtND3Dq+6y6VYItrjAlrRlm
BGiuPClXtdXdg3X56pqPxOc7kClVjpMKpY9Uq+tc/M2BgNYIf4xVqCBoszlfI08Sf9b2LA7HkgCI
9fytMxWtIgbKr2ZTzLKCq6DbzRkK1uMkp4lGnRCrrc4z8cLMd517WcrS8IyrU0UG7CN9vezy8jSz
HO7pR37QVyWs1BGvG868YB2CWIBEEyuSW+a2XLYq8BZW5Tlb+h3v2LDnoyOl0XqmABN2dTiRWriw
pfNQOg7MfS05BR+gsR6bZq5gCAscVBbGSvjE0jzfoaUkjeB4jP1gJmycL6gBVfBIjaDiVCqygI20
FfFY97KbG87NegFSAIfsNPQS+enGksv60jBBcBd8KM24ibglX5a2014TNzNc5qhTNzbP08uaws3W
edF0uhrP634URoIhhqEXgcyuKgZIAdtc+k3S4agWflTvnFvjp4T9X2Om0a+wJ9oTx7k1nKHIBeNs
CYvOGaVh0oGkX5Uf0DCASaYLUvlmhN+dN8MkYiiaiLe8zJZfrdHN2/M/vJ1teId0DwNjNEHpfY/v
hVuOges30ZsXvkr265+YznA/VwlyUXIhww8GVIYn/fMD2jA/Q+ucBhktydpPhLsr52HKTlnT2vza
5OQPIsuay1cxI+gja32fFIAHq/DNMTdP03xa1S31KIsKH33Ksx5kg4RtLWx4Jud3hATA5PC21wjm
FXpI/oYX3hPG4eAEYtG5Dfzs+iPd99lIQmN9NDL125RWHKbl2/XCvWEVKRrQYnH0YWrLKeeEsQzp
z+GBmoySq8cljpT64w3gVkbq3Vf64OqCRbObz9dYuslc8ps/BGmGTrVR3LTxi8gOjoIZZWyG1Rjt
HgfAgLayeXLW8pbsop+zv2LvvRzfaLfgGSk+YJdKlTw5uOvFaeB1tfPNx/k2PDTmFNgNX+qd30Wh
1t52V/Fh8cEejFrD9yJz7iZU2J7d8zEunqlqgRu2OLedXYR6HKlR5u5VFD0DMc7WPdgGUlPMdtks
i23LB5kNS5jFDFYd1ZrJEEEY/dSCoXUUkHnq8YLsGkj0Et1zUNsbBqPO6i8z0YYPxcUUvfynDZxv
3E48PHIIWo8qBC2WyQ90ugLnHaqwgY+5P6F1jBKKOJfjbP4qlAYP7GXGLzF6Lo/AKe3lIEsnZ8om
aXlUwgHi9M/SYap++MAf26ZztgW5AuS/KauxTD4rFmTyXZMST/ObtW99ZrUi3/DLiDvD5drBETQM
2I+Eh/w1UwOGRlQPPz0MS4qnwUCUkYNR0xEvRlmPzkQAILpv2JxjV88mosdpsgLG/uhGOmxDWgWK
F9BceFj9taZuqIVsZi5wYx91KPSh+SQT4G64KfWE4IUrKv1x0hgGI02E05PPzlRMJCSglQCB0Gk3
WzNUgHQAfrMLX89ucFK2pEAMOuy63thF8rPEpYWPops97GuJxk3qWqyUfvZwh8dneZFnlJyeSNgj
qJmpyvdoGf4Cu8HQJJud60qhXfdpe0juJUwBNto0n6npI1/6mFpWkRWnDgigZAJZ/mfpIHlbi/rv
wHBsXnbon6BKU0QOL8yD3wmY3gAcvXXc7BKydxAKytlW6Q6hQJ2yfWj3wEWeahdJBUPBzyCy/lJv
CVgpMXWmCbOMmsLWzOUhPMICqkKx0zyJyiAaevGV1Z5qgyx7928PUIuR2K8rVjQ7TSO9PrLwjD6x
wORbhKQ9uMWK5hQJ3YMvbRhEpg/qkecDvZSoxSI0kTfLu3DIuxGVRid1HkTtULM1W+pbC0AAOhvY
BlP2uF4NZ8AUAvUA2OIE7LYrzZMYZ7N3g0qzGjNge+PO9SXBkgXL4Xd9Ci0gIAUbYVHvsWI8Urrb
YbRD4bjfncBnPFv5hyvE0lMKyDU05uZ5XW6vesNe6T8wwCkH7+cXaKDVDTNFss1crWP505dbo/PU
vCZh62hkf2EW2eq3psp01MSvgeiHgVm5zg34XshDD0xcbSrDXAap6dmfhqbnx/eDYFFFo3IiFeHa
fsp4a8WxsTSPjsJ40q1D55wCsskCv3NPbojXYssBPEvhoPbFpLBdFPSzHIS1ha49F5MFoyFEVOpD
tRX+NCn8TeHzOH/RHTCAIvmEXQwRtn+et6zUhhqpkppWkWJKtqBkwIagar3u8kEE+MPb2keo51D+
19ZB4MP2zloZUu9HHof9wdWWEZ6+M8cZXplKr111w3iZ2hPNF/dG/ZK3UxQC7b9Q2ymDtYWtSNt6
fMQfsUdH0qHTPa720A8NVAnc9yVc7BtmdaQXZ8stxBzxf4bFCrAxMzDeqtOcskz7zX5vH8ItYQ65
7jddsf3uJaLcmghyLiyC48uvmvVfPpchnegzUfJEyDrePAEIgARLVoCh9vuw2zX4zKlSt88QNABe
joYHjfbfPaZ3FDsOKD0NFRIVykdVxybHZ9vEBVJ5CKos7uaUQVNy9HFYq8cSMuVBgfb6ZodLw7+a
/JbAOEtqhHxYcv81YaVWtTmt9GfKclaL+0sbTgegEGjPV+xtCqms8hZASFN1PXL/KW3ElXlCSVsF
2MpqfXGNiVNEWaRF2Z+oLRAlaul1jK34CjvAzj/Okz+zbIUEVKpNtm+l9y5KhBULcXBCopLmxFYr
HG88Z9MSrsKIj0fAJPtqkl6VaohMwyJ/cq9hC/hk9mrq6Tswzw2zZuqVLheA7lGXiOd8zf/6RivM
eJcpdLbvrLW3mvuT52tBJ8fqfR9aJvCaBsXr1Xj6jnTXl+f5aHxzNBIMfDuG/rDiRa6ULidGtUpu
9LyYIxQdxjnlYK1O5kAup4baK9jIIaBLHKTu+g9s01Uc7tgSGQI9gjpFljS4hrgAm16Kk89w+uRC
j/YL/cnU8EMr2jOiZ8ljlRGWC3xTnEiDpqNzLfLvSCnWxYviWfuoF0DYFlH8Kjby6iLeHv+/Audk
ba+zekGRaOAI6JYtQBn3T6E3CtbPm5XNwa0gWq4D2AmAvhz40CSEzJPrUsuUzb5/T9mUDHUAGALu
rrD5Slnx1ZelT5WQwO1MA3C4M7oY94vKc+NkJnNQiE2iXSrMDVC2PZXGU1smlAbYrXR/+IHHboEk
Z9dGWY30yERGEjuMn+IKUvqf0S5goTMAXFiO0D13SEh6NnsNVVJRHjLKBw4/GgWkkxP9k4r9olxN
IynalUq+lfEhfx6GzWsp234PA1zM6CwKFdCJg6E3WzopMEJKTwrNzQ/BCDG0MHkoprLDouhiHhLm
d/qU0tAqA4MMrwl38+5SeVjm88hregdbwTNe/9eA6sG5D3nXgjRTdABAnNLtLiVuTler7HGPrCXy
1KQrZfbXw6sOCz8F/rsw5Ep/6xC9/cV3XTNIU964K1ORUuHWu4LrtbpDS5XoFGKb9hsWwr10Ms7m
v0hempxFqnu1+eiaX1keJwPI4OAabmnn69VVl8WouLy1G1bFpC7qyDEsiCcYBFFqOs5qSU2eHdrD
ON6DNAJEdrMKSqp8BhUQyc+TnO7wXQeXwDg4YtWhhdCua7vutTlMmvU0Z2IGXWA7A9QDDYRlMYOm
2bIAiBLep5kbumMN1wvUUYPjcTP9a8/PLD8FMMcWvgMtP2XprQuR6Xwqen+FMf8CRKmyYtkXco+N
rA3YmeL5deMxKWim3j9qb8EJVTHzmRP0OrWIVMDoKfSKlx+g2bDp6tU7RlHv3BwXoW6Qrv12LcUU
S20A2q4EN9nv7qI+VNGPdRSodQ3XQZn5/I5gT+dfQoSMMsAswxPUqOvW/zmZXB49o6+ywndPWaq+
1kR3dhShqhp/wYg8roV8zw5EgoZdjt/cjog2MB8xmgqoW6CYlGTOc3Q1wddE4ttwsyub/8fI/lPa
1aJmUOUzBkZkY6ruGu/1c1jggzc1nQSVL+sa8JcMr347m12gSvYE8Um3DqxQedVYpMiuf+RJteG/
lZ51MpLcnLU/Shp5oyQ1Az7FT0m1D27jYmA5p+WDynfeMhRPNiNgkVH5KNPArGvYPVORfXop9H2d
ezAe9fA+fzAx4ZCRzEDGJW1yLtG6YE2EXvpRZn659DqR0o5rjTAVrd5aD1AZZG20M+uAQBxjfH3K
tFleMXOEQTsIrVgAfwc/PwE8TAZiv/4rJczlUWTbOQNbQzJ47G33eghO3gUSnlv0TFLKliOzB4be
5tjxGJRlXvvlE4lCB2mfqAPNVIIkSJo9cx03dDU57V6PIOiNT8kNoGPMEjMlNK3gprwFZ2KLcotj
4vUQP+rinHSu8jaeOKleJcEmFFVmtw1Itz8ciUJyhegDta3w1i6ZL4ohVlTTV5cCYhUfYN532Vi3
MU88retws237mvyEe3d30h8CJlxAlq9hS9QhIkAm9V02r/Mu0cSqrA+CnzqnEU4n9JMXEGkb2js/
Y/zZMVHc9LzyRepypWe/LQII6RM4MzQbnaTYGjEXVl+kNMRQxnAIpyzD8yZ2frz210AVKaF1wdy8
d2ubu/xyCbDMokdiYQutIQJrK/bXY0sldYoyPAp0uxBWT4DQ/X7FsFteC2/jWjm4EtE4CtHJ4lRC
VMDVGahKbvdH2UpKMnCoRbsWv7cDLA3qxdBWj3gxuHauw1osVUKJ5ckKvvkZgy9m/tpEDjwTUEw3
UPB1nFBSKUztSjz5l8Jim3bojZoXz2FnJ7ohr3+QWKCanIA74LtaM/xftSJjB6p0xq+6XLm5fo2P
GT0lRRhAdSRZp2/2UTeb6ut20QlEa9GOpjMcHJMBRUMYktOmhcv+14/Sm81bdT+T5FWJNqUahSEj
lopvirIbvjkwoDxH3PaAV7Nld+yNeo5xAv00zgBLn0VtDRwppMDDXRIYbWgaJl9iUPDrtUWB9UtY
LBvPFo2WE2U4OQu/oe3xDPMh/zoBklHvHJeovXu0cdKiocrqF0Gfs+hVMx213YBtkXHkScCWGqut
9pjBmxoPTplbFqS1XoR+ucSqAzxHtfLSeJcj15LKqboFcYJO1L9UCl5t7YsB+H/HTIGysYPnRdQo
A9I/Ry8vSKha32YxRKiic/OdrgjkXZ6W2hRiQfmgy1Tlp1RdoFcdhDx38i8nk0MHUP52lvIIroLO
bbmy1TwFewPHT7ffYd2r6TLPTHwj0RcSdhED3eu9o+uekfg6cV1cZqMhVaDVzlD6hv5wDEbTE3Oh
ZW1uWpcgkN8Dv4O2tYRYbnH1Mx3GkAvnzvGd2S8uPDjj6NZvLtEH9rp7P4yLIDwisSCYxWpnUBeG
ad274WuLVc1L7cx3Vo9ehEpbVGD5SurqHMpZJEfS5xghRolCfbcEwGEZf8jlSIfC/jiOHVXSqjF0
rmvU+uWdvB2tPlqtEwl6vSRS7A048qBAjBS7CTYD492PxEvlVGZB2b/vitopO2ryu1AlkIMn9amn
AeWqfkBrCruCHnUyP9NocxtpEgkPKpO2KDgJZNdvpKB0YLIa2C4lcG1uvknkBi4F6WKs/UFM8LM3
FLIdtdWWOkNxw2qMwXkD5i6H8HTVPt6ZAZ/wgGGBmkjZ2h7t/HODZJXa2SzQb0ePw0PjZjc6J5JX
+gz2v/1ky9oWrmMzl3qlmEtNO4IajEQzdJw/jr3JF77qNF3q57zqq+G+2RtP4yMXdOlRbudKUudt
7qqaPTL4hVi6TEzEwmTOMRzxVLQPL43gPAx52dUVbgodtJ9CGRWW3236sWIU1Id4nxZ4N5W6DhG7
7qbvZoVp0LDrVLJyD+eLry2BBbZS/YEya57N13LUneTJTX6oeF3c1+iashee+rgl3IYLSJAUYzOi
m0EMv6ZHLBRXw8QleXCcm/LYmr5oIoKJ7JkTa/okm4XwSgF8nvuQl0mGoEy4kiuKDe05TorWYbEX
mpIfq9h68s+kW3WzE31MkyPjpoIPBZo9jG+mLwve5hVaINO+D3x2gtTd/Ms467pxVHCMK7z95eMG
Yt8RQdmpkZAtyC0wmt9FSGRmcO16FVTFOxrR3+xmjUjnGXoTL03BRanLGWpBri/x5gKYqRslW26a
0L4Iq8TC1XPbD/B0SyemyYzOVDmA22iSOcAuWLTCpxQ1tU/KQaLVaciCVDkOXwQPoEHwj+QUJoaH
Qb4P25QAFObLqXFbLnLJ/ZZOQnB2GnBzp4H9ADaKhv7Zj0R7BE81NpaWJ0ZwuOGSAV06DE5Pgcty
MUDJroPajvPrfpAg2mwCs4Yc7eNfV2MiNiUotR/Mmi+wMUAf0hcyODK7nvkxda0WopF1cuIoDcLi
MqEJIZfZR79ZfpWBMn3MiDQ5WpEgd6b8Cac5D8pmH6LCEwltk1xjlwYZAMOp+jSBBXRwO/0TbasM
PmJZrvWKgr6JB/qCQTFk7frOZeRqzoFIIoB2CE/mqqsqExcGcw0MUHQhyMAjLii54T0rXwtJ7Vxr
7wtIrh5fAXxFJpm1FO1SPPhJ9uy6qTWvgiXdrptutHtbc8njH0F0bUPaUQrGi8vzc28B0UVX+nfD
s8SJVmlSQ4BTwHBF1Af9qlujdhTQQji3OPXk4bux+l9uEGxYNgfFbZKlepDD1r9mCc0+oedp5za6
RruQWoJI7lAkM5mEQu5O6ox3V2dz09u0CWRQG74aDop8na4iphlAQS3LA2M2+0CgzkflFR5BGphu
WkU9N3ljtzzV54ypUVvMZAqhZrY1kI1NKJzwbGfY88lDcKl+49V4jhBvhToA907126rjjftlN+17
5zo4gMuCMQmBd5/ncGd0wO+X8mpOW0JCR77ikXzoMLg84HQ7JTbvuhD83jeakjmLjyWvt0LHcNMT
//YwRXl6Q3DitrAiv+XP2Fa885R0Y6oNj9SF+7QWypaMrTYqGAuNSDU4H+9iKNuhNnRGuYM5qcNe
VI5pCkambnH2FC4sQ+GX8eFfSm0IukTUGPeHYHzHtT0cwk8QIi9sbiz3bKxg5hr2pJlcZJlYzJA9
b0Q4wO5eMrA0BTSQWSjxPn8PbCDGnAhJXaqGxVjJWnJk9A27p+a1/SJXYd/+B3dEZwcAx1H6q3S6
OFP9bbhTRPcir8aMgBletTYh/eMcJN4inD+744aKgBhyGt84+Uc3lm2RnyjTvGW0R2pZDvbvn0F3
lKMpwPLBKc8QXHpRV8CSfuYEcPhfCQMz+XNnw9/zCTpS0dvo+r7Pef/UCV5tAyOccYimBTAgHD8M
FkXJT3dR5vTN5993cESwHiTJEf2U7wiMOkm/GEmQCmAspbq8B0+FQ81TdUB6oBP6EhR1C3rxKr/Z
81LNiWem67Ycg/oKJKu4+vD/Odu9EUGXLgcswBKv6A1fYbHHK/Nn4IMbYTNUKk7rPs7R+67WuFyC
LaJUaNVe8g3P76W0Pf7KasriE1SLnQ+n7rWdkJj81poqNv0KYv6EJp3QSdIuTOnQ0tdvf/gnC0//
fGtlwRVTBqPFCo0N+VmE8f1ii3CNVnLxuxOe+GDcWrYgg6d/X2hNZY3hd6ECt52q/xqZ5gpDpZNP
kyCU6hH9uNNGzI0Arjht1GLPgy21/Zx+vmZwsUsjzczfzEgcQ7hdAq3at+gkXAvKXzrAO4HlZNNj
ZCUMOFOPBGxH/IGDZ5N99hYNhzaKpcOVq5sjLnvPdD6SK3YTFcY3H8g10J3dnCCIIBDM0hdmf4dm
J8NbFJYdO1rje6zKI1gsSc+8iPDqiGwN/HTcNMaJMxJKyO1/lzQC1gpijF7oQ+M8JkC5nJJUo7YL
phFb2KkyHyp6Hec+FUGtfxh8r/UZNtDHtwef4I8VsauGVnfRd6N6B6JWeEirEq04mZIdZO7YrGmy
OdwznRjPEx4sWvTpZBUZ24LtReiu1ZxSblEaCBfLeX7E6AwbbgxTHx8kINdLhXvMoTjwVGAAdxt/
Bzl83AROloqRS8va2qp4KmdNoB8oi2h936vL4S0z+FWanCaVXsagw/fX1qpjZqNHZTwur8znQ9wp
YarzEptDUJSFahumpQaeUjQltEHyIXkYYM/Q5HDwD184GQU4Pb0GJ5H0yICpKOc+ylBnCc/cjPIj
obLFLzbhFsjVEo8xaOzdbDzO8dcXZDieTdC6+TW1JII52sx53TKBRQqPmzGiW2VcNsj013OCGeZF
tlVUMMqQLBpOsG5C2CISQlt+PVOy65lRQM1hjtGvQvL7l/x0yV3KHt4DGjYIWSe3+aTXex/ODvyx
+lypQyXxTSzc2dIfbEs+ki+qkh4Yllw1mE+HUhUsv+0dS5Md6AqFvM1CDmAiGsdoIjSIcpp/h8Xc
kG0vQtfrWrZUnG+VOQe/wQucQ4dQUxxtNWMC/InaGik0aRGgu6dHL4OheNYH6Wi046xal+jpM5Mu
Yq9lrkwApgZKilUd56XFAfBSfwWeFvsE4qNvxQRc2kxCgoqRs5a8+vagLw9oR3Xp8xgTz+8NnSwW
ue1ZTFrpImuIIIYouZKuCwqH5UikHSw5TT7Pq+UttU+NSWux6n7V5QRtQBamqCwDYDN8zjjJ58af
RDghK0C6epnUlMHi5YYHoRYXBxYUrK6jjg3itcrt5V/UnjpS8pE2RqnpcbDIOCB5Wzxt0kTaXDul
SdbzL8BC2fwBwXpG3PpwpkQHdgL0Zak1yt9KYwyC82Y4ZVxJSNcjl3j3c/s6RkbhM0cscjzq15L2
pppKBqguKA/2YiPeg6BDjunHJ437quUcoNe9hp7sSdpjgbyrhRhtAGIsYaM8o8iRvSMlJs4yTKQZ
iEm1HEfhgYwfSDAue4vZP3W0LnKCUpT3pDHUAMZ1I44QVGF0CT1eWgGxwvrZm1QeXBZjHWuMfnL4
x/dyDojA40B7DElUg2RzcdIB4zuhxeZ/EMZ+bxM0I1B3qwB71E66Y2oNgT02mWZKdaV3zLJb0Z7t
O3atYgNhMi6Wq4sdxpPbultwCvOZTznDP8bMfYZbFj2qhDuQ80T6+f6SW4ClR4uXQuO5uHBbOwh8
8b/gCw4sdTTk2YZXf7/zhzMBx1fH4wpu3aHa96KMItU/VqGDZO8XjcP1eQ1fNRvjWbJYPGyHrrD8
R0+31ZLyWotLrvUZv4NcA4iekD19OQLBRnt73qCMqOaaEC9v4vHXjd5WJkkm0LOShOIS7YB/amrP
dS3m8Ze72cqSu+SpbkMmCDumb4JT/KUhnreMNt9J3oLekS0N6eTu89+YeK22uipaAmfBgJs8oWoQ
xBWLpyFdEmkKRG0IsB0r7hV8ixMaGX2emTeVoG4qCwex+sTQdF1G1N9mwPneLHpai4R5HgP/yrPU
6AOn6LcTNM7Y85DO9jW7/Ol0fpJgI6W7/LrqYgOVgi4yojQ/XwsZ/nfkGUWpNK0R4qgFMBqvL87n
BTtZtTwGMXEv8kcchmTo/tptvng6tF0tFhRWrE/YgOXzTJ6ClOkb9BPhzZQLcwqoXrBVAHzFNx9j
/5Q+mqDpPPE4lSEc1EQP717Mtf5hjOIshEGZ96O+w5DStRycbRhcySABkhkBEi54wUzDpXl4ro9K
8Q+TbHs6A41z3g3OAkdl2AZnMGSHU3dIiwSUVFu5hJFpVf4zA9PT6meIp7XG5tvRp7RRbeIUN+Tz
IDJ0cFbonY8XNTBwt4J99tQIjKwzrqY81ZcWZb2UEu9SqbIdSuT4B0sNwpG6XjeEgf6+QUg1+ePh
xezFhIIY34k57oa/QRZtWIJv2XzpQn0Q8z0nwWUgpdHft6NUyEXQr6AJcI2mMGFRYit7omPQRkCS
eRwVG3x+/j4JPs1enF41egOxSoN1/df9ggmV7WnGEyOzXxQGIhcN+Il4NjCyOoWd61ybeCGZ21O1
08HlSpfOhduRAxIne/5eg57FjamTUkSOQVv1xMKKx4PYcZVW9yhVPHibWFEx+ToQ5iL2jN2AJXic
yL/vsdDI+SKeqQtTliltIhZ7qEN+kNzs2KBqzSxDdQDZh5VBvQY103aACiMEOssC8D/X0cqUedOT
M10Gq2GESLn/h/Nm/fkbLu+2vRjUY4JsaHA/Noi/BsptcWnWbcvlH6BjexeH/qhMcdwGvYdE3JxR
/Gd9LAPXdBIbPfWc+SVZTG2PvPa/G96U9JuQkodEdVIx+NwPdd1vnbl8mUOs9yXsgkS7AB2oaBcI
7HITERHZJ5CMVFOuJXaQ5KClaJXMqvTbeOZmvP8PHIySXdqtx+4RMxJ1aafeaE2HU4DDm4JCkViU
hBqVlX6dMMGe0+Fp+Ya2k2CD5nRYrCgLnRmTGS+kL/ut8YRQaATaSTzN9afVDOo5dbJmLoffaFW+
0+4LZy1Qc2ETvcTZBFunGDM8/E9SJPJv1fi6pGxS4fE2YXT9vFyF4bEuHs4nhr0J76L2f1DsE+3f
eNcD/c0mWPGoIGNreSXilNjqSHWWXsHLWK0HAPy8N33qxhGhF+xbv6fP593BeigY8J4LOvpHAwHN
GLuOg0BZMSzo93fwfY/Tn9ZeCwcpQloT4nndJn4eQrN63KvgkdJxWgQI5/qBoRpSJbcQowSnm0i7
mlAC7VbccUoTm83BNeGLD9N6VhlgqumtnJdAB/+ma0Cy8LBTFRyCcG17xPN4WkW6kTTFy5kVMBTc
mIRjhW056FhLpDeajf114HaCQh/b7U1SuReT5DarK66BHF98TY/rcmRM8/hteixVp4xJPm1L1aYr
LnCnRPThooqhzfuPJAREK/uQuR3vKNLz+1RXl+nhTA59ocwjkcJo5FtMJAzzym+NbyFyYdc30Uh+
u5UKRxsEykCVEigieaoJP3KGEYFHOu0JqeW5qrCgdTZmyPECRzfs5wU8bn1QQcwCudmXuLY4FNLO
1viq2bDLniwt5shST5emSbULAo8cyQj3BcTsLBFnDA4q1n5I+gOiiu7rXOyfowFhxXlS0vmRlKzk
AAPLM00AtXyv2ll7ObtGczrFEdFNDzRo14LCjr/oAOsmImfrCAfiX8QgfukL3vKNDnO0cJT8y4am
asPUFzyO2juJGIsf1yYDLgwyJHULh7rHW6PwB05l8VLdklanAedXgyD8E4iCH+pwO67lfK9wsuwY
kyqVqrwijH5wB4VedwRTTT0M48JWWmJSZWNtZX3lnBvsbyNn5lRPYRad9IgZilVm13yeP74FpC2j
lZNUSyLQ0F9MaspBDNkY8nNoUr5JNuw+1uzDCM7F4koCw+xGsimD+QM0KaEZi43Jx4zQu6E1HSwe
EftMs3q10bGkA6UqZ+ZkmbpH5zedmX0DwhOclDp44FfGq0KpVbC7KpRcMbLBNpQP1IDUfFoHZnFk
5OjSIkNG8MNkIKqA7TqNvE7aLdQSHLYmOcNsOzNU4jqr9+AdI7KZ13t1kIyhlggHbQxbhn4QPT/S
4gvyvdK4t1vhPE1xHdxZd39RbhXkpOH2waNB8ilVQDArDKKwmKdm/GN+Q1hfV0A0UunuWehSXUkl
JUrdP7WbXWEiwxBMvEC+/EmFbAi4q5g34HXWc112SAkvDDuQ9ua81H+M6vUj0l12gPIgTc9WkgOT
yzvYYl9nMZwfLRxozAKuJLu9jhDQGnkjrTDqCvH8Ok2YqwyhRLfgRauRnoCSYbOIUupY3JNPukwn
pBncDYZn4jHa3czGE927E2fd2zPYxtFX/9K2r6OdIjozf7TJysPMt9rehmLvKyY2s8tf8LDQu0pp
DAwfHj7l8oQmywq54j03DoABvQ09ArbBT6EBJNK35YqWvkGhIc7gP4Gt8PrtJABeHjGdq4TATreK
8eIyyRP4yyDyFNPd1WTryI97wZzFzaJAYQEncIGf0s5YegSeIDpbtii3lUzj24g0/85DtMa2pUWM
9XdpS5BtBWB98A8V0Sl+IY+HUkhrfdkbKm6fv2lLBmDLYJyEKuML2cvXyTKGTvg+ujDJpLQR8mU8
QRGYyNRisQs787FIZIlPghU4COOnvEVdVmhHttAcdYtSKVUfTqCFNlRrSXRx4EmounhuRTxY2aTC
xUkCnfujdcNlcw2egHdaKw0wp0LN/De7jBGdtdhV8GB0iVCbL79YfyMUDREBROu8eYPNHZg6hwsI
jSXBGdssUd6m6J6nLrLyWKEoVrNYhNDNavIrjWwIWm6ckZHtHaOFGT1uzKMlJWDsZhe0MuA7Zate
Kr/kj/LSJzSTYQNFOxpPMtGojJ05mt/Sgb1oFu/R5aC6hT4Vt/Nfsr1Au5iOoFXi/OcJDiIpqPSn
Tyf1k35oLM6NNJFG/8EB+pe/WWGxESZYjU32iZ1Gk88w4NLk8ZXsrNgLMpKyZjzdgOLt+HfqXMQJ
d9c6wU2jxHBBxDm+uCq6HvHaajNDHSlqbMILi/H4mu6V/Qmz6DxW4AhNQUXTGpHUsLTTTFQiJRaS
nevo2S4jelbz64G5Rt75Du+lw/s7p37TikpqBH8I4bUmAbYPTwOD4cNDdYF9PT0wjlY1Y0XhWUQ1
kCRh3Pskd9CAQnSi9OO2wXvWoxaIMihiaci7lYeoqivSfze9BQecjyN7gtEsiYMIA/o5eXT/cErU
AkzJSekYIFPRA9g+HziDQV5v657JXb5ena+H0YQBdtsu1vlYRhW4CJmy4Ecvi6fLi+pcLzFqrTCP
EiSrL/bsyy6D509+2CDwJeD3U5X06gYs2j+rmIYEfyMxI+KKa5vz6I09gZB0nmaPssC1UXiKS9xy
9VVUgb6OZpIS1bgbfczVe5UhwW0xwccor5LZBL1ciOJbl+hkWe7wcInoja3YQPQSVQ5WDyGGkuuH
CIrvNQlTWb0F80w8RbZNM5b6wC1FcoeOhB0V3MyS8vtqbgeUmcjWpclRNI0kqyBSTETuejIajkZQ
SU1eaNYVAemtQ+lpTy65ycvCDg2394X6nGHuMDjTXX47fA1Ak2UkWEjDxnC7GKjzeLt9y8mXGQlw
/zYMv+PI3ZzmMCRevbf5xp61akFok39KsT5CnI41FPPeCVwTid1fTEbCQc454iR54K6TL7jug/qm
hzwI7a20t5tfUEz4hMmqLlmVkuJMw7EFIzl52//uWdHrBGX9y3bNqewDJdXtf8Uj0R3gxWRN5dCZ
YErLsv76ITjCevTCIkJLXGw3KI79AC6XAMJ7bh9AgKSjJbRpkUxgW73X2nEsFwLWHu/KjwCiCrlJ
Xj/7yKo5nD4tIyg8j2PGb4hWbZYaHHOy1nArj9ABF5yHYn5RN3mNMSHUVrYO0puDN/kH9X52JqTK
LY3nIDAt6OIsbcZUS/d2kTkuMFZgzkEGejJIjVkaIqpWEVqBHQr7f8Ah/gKZK6LE3nx3tdm+Unhc
qPuhw1ENDI7voJbQ0+92X3vVj9mOvQ2Is9mQUWj9cQniLvSSRuMRodiQ/Dn43GAGvcCP6grc9Ls7
aNArw0TVwhp/be+hxzLSuT070wAEMxsR6wUS+8/XxTi3nL5HxThCudpoZKllc8YTnCJvdv4B0YPt
Uha7YU3wYdT85i5HT3/JbBS79gNWo4Yl0EC7T4S/3AteHHJkL3JWevHrC6bNK67nLqUr/eAzmVLY
hLSagQRYWgQDqfxoxiKsD89XRX1jd8IgmRO//JhkvQcBGTenHBYR4NIXrG0p3gN+/NOTshj0OI06
0n7ZoIXyhw6/YergW/jPJuPSDG9LqYQs6hlJ1Ke4iAxGSh2zsXxkJaHDCmyviaber9ZFMPc9DPFd
y6jCrqS+oUmx3kRFebt5QGarMnd2u4pXzJqzXXu5y8z8wqrHQ6Fxbda1CoLf7Sx8Nl3GyEcwEyQb
t3oD8pSnV6detoG59TbeMq8qnaoOMYT/+DjQQPVA2i4XvsnNVSaXOnNFGiWZZNUTSBzElzbCVWuH
xIbpMKM7Zm24ZqILzj/NYVVEVkK/VEi4gN8AkAfzzaIahglRqCZTOeb7Gt3Ix+eDLoB7zhtOdj9U
8YRht3QrkHUL/Eb71zedcxleCy1vfhAGy7sOD2i0Wkr/KXbQ6G1bhwNfWkpHFF7R/nS2c7nXAJmc
cPkOmGq1eyj6yXeP+aW/NP55dscVf0b83LDoCl6NFwxvKigpnpQynpaIwdnkBmeJuiVoxpWCMGbK
hR6GW1Bhy1hANWAW/7dfHMNwN56Q9FVYnpTywJ9atqX0mi/UTtHs3sJ0xJa3GOW9qYGLp0gqZk8L
oIS3GzWe7j2WApebKJtnb4AQbk+akEwaFavFoTsmRPttZZRDib1w8JtaaHPbkjSyEiS/sAxP0uot
Sf0CRxPqBiB8bcQDhhmWWrFaAdZ3fpaVOotzw/vZZrI4NGo9VHVi38iZ5+BlRCfcs+am4PJKyVDd
FO/UkB6Ap7uqp3A43Ot7fnC9Kz1If9QOZdIo4pvhiIk2Tg+/m8ARQ+RkcSfzrtM0y3rWxMZNGsti
0J0z2d/D9CVDCyFLoLgZaLSfZZcie9DlaYADsjaG07IQ1Vo5HHRG6X1Z3EqkSPE+Zof3IyqcGLKs
m/xClxK5t2zFCwQ1mi+2ldsENJJh5OFixaPHjAsa2YX9JvVrZPQjsRANG+61Sf35jSCVnfsWVeTt
Rt3fFv75/9t5uf85rnQdP3FjpjAmh1gDj1UQ/Apr+HkSJV755VWdWcl8GC8cJ535wonhDhHP13jx
DsYalI9LCGms83CHt2du3wVz1D21KOeFuncuV2VUxn9lz2IeNAOdjSemUcQTgTPKJyD6r6QzZ9iR
HYPbg7u4WLH0xyBVPxDZvP3XohWFtCBq5aYbsuYMmlGjhokpnljmjYdl3fWeUqjYcDmR+GH6Ru9w
R7dzyCJwJwbskfmtbV5A3WbP9EjvvVRle9bLNpqWzdDk1mIDhPkNfOGhKaNLQo1xNRijkmvh8KWq
lN+nmj8UwxAhVNqbrTKpjB09IAxOstQmLl5ahQ2H2mB9jQ8gBWEthKOpMYo/jQaufbRepNn27stx
6Kq/tKiI8vVMUuo9yUulMMY6khQE5hkDIfDi0EjprApyKqJbL2oyJcQTlP5Lp/ubCSlwQ8RnrE92
kXse9dz8CAtA9o6SOre02P6mJzsNhil22J+yISMYfV+J8Bsgdw8WkNwbPvw8vSHPapPgEwI/FPsI
o1gkP92DdVtkIU6UgrIGN4xMzrJbZ2M32OQiJVTsdaahArRFYkU3Wqb46d6Sn4DizMK+IHTcVFtx
1u1sYftIs1QLtf5lxLidrH1r+5LkuK6FXXSyeAvygv3rAf8Wpxtdp/HUjf0718hwJ33ZDeJMSZFN
1Opx8TLdCwbE88PlFDt5hKBzT1mvFEcADvFVJeCWDCJWf8lsr8lYg5etvzqCWb3iVtnqKxH311GU
ZiT8vvRUhxKp3DeEF42GnV89uaCWwTY4NKl9k1zmRQWiOwxE5oLPG7/bJ9acpQrqxrIfk8cVOFlY
yicqPsg4eO/3ESCxmWkqDcLwYpiduJntzs/+GF6E5Pfaxx+W8atabHKrz8vvucr12MsqoRkrByhJ
Q9+T6GjWGaCymbnKG+rrc5L42gAc+7eHYyY5wqr4K6Lh0OJ4+Om140mWLEJYjc4Ogi2b1KZ7piVW
3MylnwLL+g/yWuZLD2Us868hYIbGHCFwlRusqSayoZ/AQz6kam88w7bw56Cqdae6OLKVmO8opIsZ
zwUXzoKbDy/qKxqGqLP8W7ZLWyvqbvLseTm2eAuIL03PJnrFdlZH/wj+9IlbUf0Kl6VWGIt8s/Fh
Fv7IBFvDt2FkBuVzZNchETfFEaBgnmCsaMg1JhV8JJjBIQ3kk4SU4LCy4rJTJo8PvhFA7tGXfY8y
vilppiW9xDqeVKzilZG7GQlDUta35ny3fEWSTspQ+1eGLyJOE0Tr1rwmGe/NudF2A1WHC8C/ZpWH
H8S3BIBon5YG0WeFB8tZ6iT9HGZq6+wXPs5aP5xWjEg0djIBYebtfVGRuaKeUixMb4lVmD4foQsQ
hKG+WFMF03MS/BCyq5CYTPT9kRIWh7vjPHL3uFbdZZuN9/dUs6qtjs2fwqSvkjLV6LduY1vCLVNn
lbpLkoHkUqeDevI5aFyYlgF73U44EwXCpVVhC7JR3BkBwDl+2lH4BEp/i83rHuFqHTT8IV3F+UHA
1F71t5LBgqrUTGNhrYu7Rfl7O09py72sFQZyIrxrmDL9dWRXjaO1Gy+ZDKu4ZsxhLKsx41RTvakp
zF2BNQG6VpC4YbzCGYeeuvzwm210a3SBshVfu+n0j7p1fPeKCb6ns6aJ94i6rtTunb33n52itB2S
sVOCfGeg31/nPW2FDShZ/FJEL5MaKeVi66x2RTN9ws/JYnhLp3tnBjf4GVttm7dNSgNoqute/lw1
zqcg9D2PvXxOB7asi66JnOa7pMjxcVkWKhQ+UWmwTj+FL7/RQb1baCZMsF4hAfgSPjA8HaqAiXna
MVNzdxDIch4/c2B0vr7crzVdltRlYwwMy0UvITtpxbSFsnv+wFNWBUewsmMHbDeFSEAaoZduiEXm
L6ZaOJv0mqFFo8mvpVDXuc5UwPSHJFGDl+gw6GU11yGAAtvGPv+NYN2F2CNhWKsqx0+GQPhtLpOt
eNyRZ4dYHbpvn9vnpJI8pUe7RsqKZeGcdFD2acqArMn7f1Jv0Ng+NTYRxBbMSUPJP2EsjQjYFtcI
FDS5nVAygK7GOcQA8VpFG0ZRhffIUBX4Rz8/aa5zQ3MoqCrlrj5ubKOx4Dc1LpEREkdn2nplZGsZ
4/UYGJ/QOaxHbtH+3BCKf2PrlwCeYSG5Cm4ulh5Qw6te3UnMavJ6g/s1DMZtYLZx+ADYlJDMP2Jl
XE9zlHMdmtWuub0MsODFB0ag/a8MLCtCJAbAzzk+cOSP5J6dviqtIfpb5RzJusNJY1FklggTQj15
yvqeW9ur/0nqN5HgGAFatxvs7yo0uJfQpwBkwOCP8/3jsuJxvbKeyoq9aeCaa41Z8uPiqbM38t4p
Y1YKyObBX8P6aasoWd+At9GdoKSJi32iL44hyVES3PY9EoHCbx8+WRJxQRJK+2rPx5x6oXnYA7T4
0lF+euyvgzcyINMKXZBrWNxzJYkRJqQhGyHqzSgbDeKViODbsu36NyJkSUBt2ECaveUhGnMs25BI
1uimX11EpQQVqmXxgBkL7Di+tBZqo1KusGtMfS8+wbnf0qkRI15TudhS92Gspd3FcQFwR3KgRjP6
gwiZO1aTjeewd1oyx/GGxAUZx9VjsiJ/bxTPTDbnA6nncZlbUcW+XGqJu/NQp4uEdF8Adg3p8809
Zx9c9SlVTWoPhCqDces3JSQmC2awPv0ZtXgNjWe6U2YyIVYq4L+cKoEzXmNPTWhUCCIYG9cO8vu6
L6MrzlfmE7uHu/eOmhNzKzSO+n3dUYVgAEgV166GEn9yJWsxDADrPwulUsTqKuKUUrZ08+rTa46h
AW4eRj6ISylM6uy6dARoEvqmagpNCOyUHKPnHmVb3ReUtudT2pqIw3Qdk+nyprOkMQqo75jBbHVc
i3JATwDrNEKrPBHC59n1+2Ir/zogr3cMrnGCMcjEDaqoTr7ovZrtaj8bhFcjNYDXpLmgDgOUNItV
YxIZn016MbYF3Jh/NdnwNaCVTKz9Gu4DHteF/UU5iGTrULizso+oRtg7m2BPlMqe8Q/gJV/2qT3F
ig9q3EuyZPltnpzoVhrp3uO2aNE43KfZjrpZpfzKQqD9HPHvljZxJYwwZVRLLqd4WZnCTASpzCKG
WFJ86eKvrWl2EFFXt+duhPI0zD08x62fb87G/tHIFGOWnWuqASLfYfmRH2Kv1qeqDiojC2jM0+My
YIdUqjRJLAFZ3Cd4CUxgjPfqkm7vDwM7iJrTyAN5RqNVZWZ7FcmpevNIQQqMcFQC6Un4G61jFQPD
s5zW9qD63yGW56QomAKdWrPRM1ALLW+ivYMdGqo0vHk8FaB4znZ2VHGdeyxZz7BR3YO8H43kae3O
0Zo7bC8kwv+7994A4sc68nbY57q7vc/pY/E2o7K6XrgfvDN5ckZNdDcPuW5uUoyddYbIzxdGIJQ/
s6XGcsE6Xo5SKoIIhU9NSbFqOk+7nGb3UEIIcKEkaWGsHZp9m06tRdt590psKxHYRgTwTUAJga+h
N4EOenNG6yP9moZRxoOwxo1Dyi7UPVJ4NV8VJpkequEmh6tXi+fxhPQYIxQlnyAB5YAq1wZkvL+R
ygGpo9ynpFe0AgDmKfo87TNH/eFgP/cctNiQ75MmsP2u5HLBBuk4CvQQGoMHZnY5cto281erC1+z
fJJ36oqYSOxL6ETrakzqUGXzbeYD5F+/U2C46dF2wzax+AeIyrYFj1s1k47yqkdAEfAY3rJavPNh
Hpq/AMaGTm7TiHSMbPmyGvire8Wn9XeMvDEz3JAm7YSH1uyvdRtVk6weA7schIBgJx0v3nAQFL8p
m99xj8RXxj+pCYmflDeb7vSpPr0UCUFm9UjBhWdrmY8K7dd/8WeH1LXAIhmg+W7+r2eB81uZyYyF
sq1EkHieMFe5wfCBOJaDQfftB4vTusNHuq9ZLWOXonS6Zd81gAEMnP4uF0Q2lxcdmIgwfWnsRbWQ
hZrdC5DcvJsac+jfKtFjvC+nYeLRLdY6GIzPWuxHV/US8hHZLjr46g8nt+dLHSc4Rh4y1QpghEh7
wXhUk1i9YRjEkmVAOXSXe1Sm1KbN3MFmrz5OUIVdFGqdJLQUQ/Y7hGg8KhDWrzhtO/HUyUKiXdxE
cAkkAXrz6UvR9t+1KtAuY8plWzSe/u5soD6KT3U5AiC6eV/t6JjwenVAEYlOyfYt8TA6nYDBu/GY
eqU+8ZHeihzHuHSJ1SoK6MyITOHPdH0EVLdK0Il9rk2qXDfP4l5XebbRzHEQdvVQVU+p+tVnPgQw
zagXVHu+PoThODYfQGI2VIKw01qGHNBLnFNG0zd/brxBQFgu/vOutuMKwS5F+Bev+t/S4WHmSaRs
lq4I68IOTsVBF5RrbHIA6J4/Y67KMUitSLDoolYoNLPi7XlTTJ1RnjBfb0WdvKZYn9wXnBVhyoyt
Jdrw8xIP2AwzjGtRU/YijkSCZCFl4wcffEkWxI9actTLhsIUAFobsnnzdqDykr5XSwuz5NPAl1IC
yfehj+NLk4b4LE1rhfZLn/r8ImD5T1bC2x2pBwgqMZUq1BXlr2lDx216wjua8qnMWQXIaQ8DS7Ii
qDMvr3Pzyuu8aBpqrjOGHeYWba33LWgynJLa9RsQFZwzUlBpC1qrNyOt30xLUNaGCaiGWAr0veAU
axlqtXELECZrzonFWDz7TZfVFMlbfY+8OZuCtEKXLpmgu1snuJvCfeQ1d9cvffLBdlwOZMVPVpO9
1qavA7/PBLRg3caSXPqFIt+97QGcP8QPrShySwWG3UfXpS5X9xfpAUzXQ+rErDfZ256+JC0Q/zJY
WHwH2+SZ1MzmggmoCjMCVvYv4ed+grSTjVoBfSHqjRoPN2tD8cqKKfwDfHwVzxbve1odS95VEXll
bt6PO9eivQiXF0/breP4zxQhpFZKZfq4ACr/2OzfvuuBix9+4GTDY3+wh9up6C6c/oFXQNG+KmVw
UMyPin7hTkZ8VY9nkWZEb/NcukF4BeC2ASO3ifuwSlAqfE2uubz5tkEMAz7OMmvNkdkR3OEhauKR
Xfuo+MTXbiUuiRo2T1WFX3wXg81oQPbMDOOTHYBnp7YAWx9Pk7+BFNL0Fl7JdE1U1ri2KYfCr2D3
U80OaB62QDUmm8PjbCYzCx1RFHA8V/J0mssT67T5EA6BcOPu4oDLq+JCIqou3Pf0IWmHBkGDY+lp
pMVjbDecPCDvTWE0nmHW0QPnK+8RotrKueE58DX3AQ4s+keYAweOGETzuaVQh6J9GLuhT8893YOr
m0IK4hMWe3GuSqHGvR3BawQ1kxj5hbNJx5ZJn3E9ly4yAHUu+xnejcPdNSwA+eWNZGXpb40mlfD2
3NBx98ZeUFZ79u/wptsvzgtZw6X8mnqtygTwVul+yRzq8e6spqb+3PNr/unhoqeVUM2nvWUwf73z
tontcZ8xQWM6UR5yboutEOyvBTbdfM8oRXRFiPjAM3ZOueGxRWFKMq444Lx8M0N28SN8/Cjkd2XV
SPLhC7Y/tCVzF+0lCOvHHAkL+Qd32LsymkkTaLFxr6Tn43rOIFF4B2odArgaIkRpMFxPCBNZFAbg
tNEe0CMlCQg3hcrz6Tq8h/i1oQ1lw76tPnnWZFxdeik24/5l/FQ30u4/WVhAwsJOpIsdtqFtfcB9
1D5PMiNgwnOR31CseU91tYH3lDQc8KW2uuh8BwIaEpdGzsiNk/4be8JS0HByYepHzt6OeYtEoU9s
99Um5NFRtfXttz5LdNB/40RM+H3v8JiKeHdwpjp656ReL/Q3n0yDAc78XOKjw8d8rzqjFlgbsAFg
xGPyzQqAQeqy1s/Gi5TLG40iBOgKQ6+kisznKh369EVZZsrIvywhQIcdTDXtJS1hFVNITg4Ia7z+
/o+T0MFI+pSM6BEwphpdYy9A+O61/Rs8XFT4Owoyqv7vx1W9U8T2YirEh4CcGipkJlcSmmYI0jtT
U1Y+p/3KBLyWmEPNax3H5IfU1nqTM0pDpkcju2S2LG/eDXiDzejlkuyzIblRDGbAiEmSL0SWcaBR
/QcnvvSjCK/tMqjGo3d5vI0LlO23LSvinCWg8jpnrzlfv/8GzrTzue7HStvtjVBvdmM7/aiSYNpP
l7T1I8ndi3DENJE5qVoaZMVhMXcpwJWVrtcV6bZHlnGv90t0Zq272nblavPOBWEoRYeWXfRqALpp
XnxKUyY5x2Xyte/6sFUVKLS1AChO0zo8uwCGNEWh4pE3eJ68ejMAd5QdbsRvaUiqfmW5Ble/t2yI
4m+OIVVRXudhRppRATu7PWoBBn196JDXce0+1hLhsOzOib3/Nu0kitfKLcOwIpFRDrvBIJasg/rI
Gl0ylQeJejYx/UnQ1wmITrAS7gvs45188XlQZNnigubnToQUrjx0hCEiNoyE/iQI85gDCfVcZj8O
EStlFzKNArfmvJVK6+878PyksCWZjgMHyc8L8q2hxAzy3nu75fkfamxAwGKN4cDL6jlBpR8nIDgG
Z64Hj1udFePNpmEtncFcsLXwWra/zuEc/pb6+F26pKIdzeufSawIy8VVi8gvzLaSWVM4moKI0R8a
3+tmLi/An3P3gqqD/YuCX1fb/nk2klH5tePYIOw5WedFLTZYV6qVr/YYWmLYUwlsu+mAy4vaeNOF
+2azBD3GGMQELyU4X25PIOVJL8wBNi4NQCHtCZAsEyq+L+UjOBM3JAQB4wzzut3P6COG+9e7cpRp
DzGlNkY1Zj0ZvMupyyUKr4JlBKVZW+aZ+uxHKNxMygyEhTFFpcDra6zh1TDJ7Xei6rWvAmxBvOgy
02qN0TLvl7yU0w6Mbg6ymstqIpiVDumIN7qFMiSivOViJ9AJW/YE7phPcIR4B7+pQMj6R8nLKSKC
9OBlYlrtY2DedFdsq6/+SkDElAkWos79E03q/j3gzCaZKIZgLWqaYt1eLde9yVWKA1XuJkPmq4vU
fo7eoz7xFUkPjGmu/PStMJGPNQ7s6nPGvS+woZwxA2weLu3+DiDncjZU6GkL5drg5fNjwLd1G/tX
J+GOD/uc7F8ORbPjlGWo82iEGcXmRnffL9rzKEJOB52Qx7SoC1DslkHcDsXymllKuRWX6zbu8IRr
PJ3j87OjTpz0tDGhKkLGy+vB6ku85lsjZr5a3iiI9dCPDb55c/HAhreiEgHgynCXZDSM+g28SpbV
A+Y04U09ZgWCE8g60pfsL5PoV2/gQyACoTCXhYKBb5qIzBPpTsbb/s4nf6YZeZMNrFV+RwQ1gh1F
9VPEE7uFCTwp8YCVJ+0kNyHWS+XVgFQX19v8eeizUz9C+cxpTeT2ikqaTL8yXHJFqerjG+/UMQ39
ADdVFDOOHfB3LBdFsT124Qo1abEijwJIIs88BT002pvJbDjZEeQ7U9myXpZo5hRUoa/bXcFW0HOs
gQ8cqIzhoQ0144RM1j1Tv4MHhiPgJYur7a2kMi9dl+wUL1uXXy9ejdcDfPR5POhHKLtGvRIu6Cdm
YdjAi25lFlxtAQRWjmEfOlH0ygSOsBc6BWLd2oEVGouaZZXPxZiUtXeOMgXoRVZxZMKDToWDPI0t
MUF9TT6+vtTuUX2UuHqopLf8rQyVL3Q+LwDvTYOzozU+OpR4YtI2FHqPlGo8vw/Z04xyD6XlYwhD
WUG1P3/9k2MOHFwvmwpqtfbRtB7zAi6lT7ZAJXGBdfi5fTAkY15yhQHWHTy3yydHq/Wb9tXTN+3I
6f7n+EX5TupESJm8PbFtWs8rF7LmG3s0TauYy7vSK5Gtd9sPCJobexai5ySk3dUNcujIhyw2DXxu
bE+56VesS0Sfk2+XtHFSj8LIbuPaG1tgCNNpBRXiL+w228HlLvSg55u4gBUe4UPYcAmeEEEoQBdN
JZ7hWATkIxRKB02LzJTAtVjHHCfplICI47QiZKAQC47X2IkjqmQYcn4VpCCgSPzHBh/dRl/BsAxo
ZIn4+IE1eQsESNXK92t3StGOI4XlLntqZV/cdNlPCyM9ygF8HFcAM0g83K5xppqt3WqfY4XBDINA
JRrlIspYllpZeX4rRKkmLlatovjK5b8hyo9gmqlNWUZFkbs3tkkIxO5z5swEyZKZI4ewV2+l1SDm
GN0d6Wvc1+8KnQC7XEWTzR9GXv9df6l/4j/4PQUBJgcUA9UJ8S+4m2c9pqsdqxtpofU2/WLb+ArR
Fc01TpY/EgWpSzySO+AzQbmCswTZVPycYZxAfOcEF1PU7qKTOG9Xgo0/9yEPN32d2/3RhurCpF9N
fKNEiK9RFSpgbTSNcpjfdMtxWHKtFXthTX3ghL5toZpylPg8Lijuj8Qcy2PiX15Oh7rXE8Bo6tFs
AAspB09BIy3s2sg0Pcf/xPEKYwvGyoX9fjLWGcYjHW8fryZMXZvVG6T2DgG/zanvLbkZ4KTLRViB
wsrV3/6oyPgocRks8OYiTuYT+KhYIuFYlgc3syfRsf+eZc43C5aXdJShqYc+jS72ITGoSwdpFCtW
8lU7WgxE3paI6wJa62rMCbSCkCvB123GvSLKNGbTuV72LMks26FCdcHeXJT5vbH/hikeTa3DFM9I
zSwFnfZRHKDQWfjo5v2VyMXZRdkiM184h+fr78IKRGToEpffLdFdz1qHS6fabzuSitTKszHGXdm1
WfSam9CCBMAj4BC8+jniYUwEhMBaVMWNVXkPDx+T15loNAxrWjLRP7z/LwtXg2P/MelaOraa0qYd
EvaSNwPnhUGEG1M9lEnBQ27TH3hRDqhHOR9EB++jO+k1/xtpBKr9IX1x1O7vVR+CENy8PH0wSXkm
iIpDO+nNYToQ5LMXYfhFC+D8bir6RgnINdee/lkQnX/pD7ZCqhP2u6RvxL+nAzqQS0Z9SfNbl+AW
pU+l1dRkaH/5ekreRe01yntEnblKMPwlubiIISS9xax0YQNAhMuaKVX7TVmU4icjSqj1DBra76CX
hgBNE9FuOC2LHThwpFrVclgiU4LUujhXu+fSReAZDRs+0Dr4J7Yvm93mzvXcpSkeUKaAfNW5yugL
wJv/2UZtbIznopKsvptSsAlSNwIYjMQxhlXSONJVUPYoGpefWOYrzyEpRvRWW7BkwhhRFC+jO/VH
MC+mOfB/W+mD0ZEDFp5h4ljnhfXLocRe3C72jEtPF2U0Ljbi2o1/7N1o+H4inA2LXbqV4XleIriB
BA3nPTYCzLwTq1lFTdGqXEz8qd6jGxFzCU+3IEt8LodNJlWec9BA1n2aYzP6MplVnxFeMGlmKtII
WX1L/6UbQIW31AcMy9rcdNvXjZIbQ27CqUL0wdhq+RLFf4Rr10D74oPAZICztpzvDXUopRUAnzWe
1G1PsUid4Di7PFZ0ruO9RNx2qgKqcEAaOT5wiRHRjMcXKxYepYHnzrCNTlNXCJEOH3nQJf2C9h4W
1MMzY793KFHPBQfD7xL4WWg8a+TRBFN6fPEVbPSA+wesycNPNx2yPo74R0ikJsL8hx9aEzK7ZuO9
8cxXTK2kcHhu4juqUJ7z/b1GfWMvIodGiGTYkOJwm1gAvZKBSbIb/S6i2m5fNzr3RyVIf2bCFBJY
hji0duDWNw95Wdlk7I//vbC9CBEhYKMC+9oql940UgsnBdF5iInF7HvMZQUL0MZ/qajkREo2fl44
7l9yATV9X1U3SHimK3j+gSe0dTjd+3MG8t4DkgM9kK+qspksrT2C7L3WHDPZ1E10MXKFKg+00QOk
ben7Ch4MxvPkRaQqRcHrHiuxZP2tXaj/W+6YKuaCY/aAR7D1LkAsnWxmds+qvAQgyu2pPNfWSdds
WVAn0Nhen6gJeWTNJ4X2SsiEEwqqxGaAFi+xaIiEbbdrG6moHF2QBgHuOq591CmjHqK7dS2TkhpQ
Rvm6WRB5tB/5xy/ea8DgahJFubyatkQk4MPqudU8EpaGQZpqYn7MQDxI/lz2pnlKnTuhi96glv6v
LBte5qo/nNYOvIVn7OIe3SfYIPcCAoFtx/d5qB1pWY1xNzxM4ebmxQxGhJQZISoZwcn7WYLT7Tyr
0vhjtuCVaF4c9QLs/RrOOH1Nm243H0A1RypV2Z3iU5J9S2CzqgO162Q46WDfv/u1UzjgPCiZVoJ7
2XF0eSEeiVTGHm0uVDimq2vlYIlageJMQSjYVKv1dl6YKe4+QXbvMt154ijwX537tIaFm7Mkh8vu
aEF1q7KxxsTaysexHM3MZGJz3bdJNAN65OBZHm3afybGwXQpjit0+dYib/AqTTKAWOrKfH907xTp
YnlMoLgJc+iXBmcTgI+n+8AJK3F0aBAd7vk4nY+PGe+2szjQQAHV88+tVwVTXJSZZZyIJPsOggRj
VoBMRt6jHRSV8wQlyvXjhiG9QRVgQThFwmFwARFR2dfu/DD0iwA+/pJD/wtkZOCC/lTad3f9BBNk
Jq6T7sBxfbz8EVE9KX0EPQ7YxR82DIZ6izTb5Duqd1hsQmjLdAE3kvGzTpA55ENUNpCuJGQAjQ+9
uUezwOTBWezgdRxn3Pvzmh2sVieSJuuHicxNuWQ7+NJbgIO65jagNuJQDiTIXyq+FY1H22F64Okf
pkEDd1phDMVMv3TLLM0tw24Ek6xnI31ht9BGbmZ7szZz2gWdfrLqKy4SgJQrscROqH4khdrXoLnj
ZACunz6daxcKDSMkviwtuCV1ypWSVKR6p9hcmFTZSRjwwwZs48CULdqgYfMSW70OVZkVzogGVJcH
cK05GEqgWO2X3vvt4cIsg1QLY+ca6+7ua3oHfImKMkTsCgus8tkOCdNHTkTAgmvqGWWeO58D52lh
t8pRie6LJMHAR8r3h8fv1fkg7npL5IFC+tHz0Wl3ZSKiCT+gtyLWe7EKeHmJ4HxVn5tEWN0aDuhA
cjfzFv0CjzihHUuwGbh4rsAeTun1+yZWS2l0tgmmePFdDhkBO/KCs9rZfla0tPPb9NFMxZjo7kLS
aZktxQ+u88KdwFcrAhGL19uXyV2caB+vGVNHoGOLfRfAsCDtKiLi9CKUE8GFYIgHujMINFnKOfdI
g0aFAhgNtEIKlR+g6JPJJ25SYdPKv/I5rwClt19h9iMINneSAvYBub5LjerbEqLT+eFvJvBUOpA4
YAY1fAYxqCTXXOlKh8kRIAcnGsz4xWv0cjgpba0MZx/gqp+27PX8RCj6EyBLBd8V9KrVo3jYB1Xa
wiEfP9dTUdn6Ui3qVHdJpjaOMfMxmrS+QcPiCxXiz9ZKkAgHXLlTl1glaEFfSC3Qni+SjajjygKB
DU5bg6hVmVryQxjn8mMl80mQeJ2Kh9+v3c1T0R4qzAPMq0BMOEZFxATbr1yrHPGvJuIAKpDta0m1
hz1FQsg/EZfuLpGYQxDbF9gK0MmFN/GnC7kKosfGzAyQzHGSBHeqL8EOGBkmPkcN729maJ3LmpEf
7Pw5fjMhcaC7MNBmoVAlug5tH0C43M3SsIq7hQJn0s8eKtvfrGa1bdW8FdWFiHoZp3p2peC8NMCl
ibmdKG5dBbBXIE48S9MhPBifRtUhimr3l1v8mP8Uiy1+WCS1g4dkRr3Xw1uoXoQghQXGXlNpZedV
q+fdEe9U1Fqx34Yj7YAyWg5ap4Bo8ZPEDrtJAQ1nqLlg+WcV4KnsDpnPBOQItCIiDXQwzsfS0dCr
nHS45J9fVVedxm6x2iXOGx42Uq4nQUPgr022GOh2lc1M1Cc+1SNdavD67AP7ZtTkk5gadQjrgTi1
YdzoGlwXz83RhzwDzhY2Gd26YwfXD5mRWB6Tj36IsJWsjLUUqBXY8UChVyEHF1mc+gdlQBMXNN3k
ddotDLG5BKD9xtOml9Q3nsRuLXfrB+hyHeJ85IxPC2btYF0lOAUWuYD+vr50YI4jldgmaOA5b1aI
dQZ8OGMwl6ifFRV0XFIaPegN1Q0gnoLsPevTemQAq5UEVDs966cpeanc5ZxmBCdqJ1czugaW4kTR
OIAw7GrGXlvO82ZZd1G5eE/NmD0bySk0IeW48Yv8QTWu43osL0Hzwd7MQIycFUshaXB0QKupnpuM
/KJuy/F0l9v/1yK59sa+f3wu7WZ5Wq5zRnzNf7QZ3mae8YPY8banNnZg2cAXgOP/MzMYZIUG9AVZ
xd/ifqdWlLYgNoW+r8Spp8xAaCFPRSC3encmCAR2tS3VNHMetHjg2jRM8830vruCjoFb3Zf132WZ
Fi0OdCjpAEGoQDC5JE9Oiv1BGqmsJdjD11oOdYdR321M0JxtNDOqaXbXAS+5iJ0OWvD8H+8RCsor
zOm9ztbNmPQXAVq9ucBQTQrlYKLZukkOX87QGuFRhd9rAtWGkxjEGccHFGo11UIHpm1legqKmxG1
FLy9NKXxd6tEFr1hNXBsnkAEJ378kEyq6DvSiJmBh/In5pDpjIQzN58CaH3qXkn9m4iOU00mU6Dw
GtIoNZRnFKQbPfhxGZ63JW1htod9og2IFahjRWSVJQSMJrNRrATk5dODmfzto9w5LyOwciCKBIOc
Xnx/RG6Uyfq49JvX3PQUpR0umd7Tqd5WTuMwiSc/HwqtFIviNBiRSnxPy9WlDhE/lOARcuS1Iwlv
fPlwpmr7j62roA/WIiL3SYCQQJuUTRB/aVsxOOwQK2yXF43j0pncV0rLAJWTYIHYCvk+pqmiDv79
DI30wxcHUKFerHHu/zNeoFOmqBH1anszhLrPmWJkS1YvKgn98NsqXXShgPoyGeSmtSQ3JNBjJroo
GjAkHP5cm7g+4b2geq2zy5Yc+5N1y07eccjdKFhxEWB6e1QvCSgeOu33aUGIEBCRGzQlKXNcPi6c
mH2xJpOCd1Fxq1ldbCNG5zdXYk7S4hhWbKmgsVKTsT6/7hILvUKDoCKCSjQmuEFwj+mywW8twfGO
/wW7/e1QwcUCsD+7Q+gWDdb3fQnDmKWSyEVSZS0vLfgZnaWCxs57Zg7D2yF6niRt/iXnJRu+iR96
NbcKq28Og+PaPWcBNADZW61L6bP6E2WADt9XyRkMmuDw/SlHby09N36AoUiFl6pCG4v5Kmr+slg7
Gc7JjswhLnyxmqit8essMEaAzuLwTx37ZQU/S8BTP8DO6ZsM5GMhMTHNn8hMJCBM+fX4FTf3bsPJ
i9lOrupfYzIzKot4fnjyyuyEihcb82UOiJ7Rt+1XwfHTp6huCyc9fhooEEyMOjLUKBD89dmOcEDm
XSUmXN13vB4RRw0oYwCvGxW2xqsfw/ljXwKNuyzAooAp+ubPayH/RLqZME3oaJV7WbD+aAqI4y7r
J0nh5oSHch7UeJP4NQingIhgCug3RaGHMdUrpyJU2mL5cCDVxgCyVWT6oE4SGMlBs3QtqmlUKb7b
3XZBpiXyihOT7Gw+EA4kYLN0C5bYvgw6MkesFLnIVQ2uNIRz/IhYW1ZqPQGjkTIPerzMDaC06j9P
jEPHt9faw31cG0Q5+gcApVrAt0rfE4zZtuq0FRfnCri2u0FkR4rs5bVS610D1y3aYiOjgYSdB9KY
VQt6q5RjuxgCxS0CrvTgqM8sCv6u+nxq45bUJ5Jt0yq/UbDizuvzUj7chAnztad+7QpFdNb/th9t
ghrGeF6HXLyRnwDvJMPx6Sq5sOp3e5SkfGJT7iTKoNCJy+hFStO9RolZX8ldKWxFvmK+M3JCGExp
tiV6pVh4TvZZC0+rTdSEHrgdNikYAZly94cwaX8WVsiJ99xMLM67Sl0c0BLEfL0St4ajh/8rkfG4
MMjwE7lOiTbm5MxPwqPXcDMpY9PGJwpUOkWOOAZH5EyVju98wTqQmFshxjWX70KrqZN4/J9UOLLv
8KTR6gyTGMdgzqs8eW310R9tgpe5e7tdD6yYwH3viOVWpyLEP0fpM755iQSusSzJw9jU36z8rBaT
WaGMlEDZrf6nom/+0B7uMUxsUn28qmuZ0WCNq86r21S+srR+5zRQasAa4sOy9gsOJWFojnU5k0cC
IwVoGNqWjjQcdMwGm3cbsqw7YFUT9q0QnSusj09v8f0izVWnBGEaN4HjJrRjIqlvLmmOZYdBRPap
7hZ+BpRwUKbFeL6o//SXt7e34qltCsyTCLkbqTva2oMDqTkGxV7TwIFbCAjKorQZJIeHdvWGm4sZ
5oQVeMmNsf/OSvov1gniE4TZbEGlO2HU7yosmmjrJSLe9KmFWbZ49AGIBAfD9aamY9XH65mm9I/x
yvbNVt0nCua2uJC8kRKqKQpXaM9DlkaRMegmHRuO199yRd+S4hKUjYfnBd/uhjTrYoU0DxOJ6adL
RkKnsytHCwTHTIRv55UMRTzewriUcttTBCYIWU3Xk38InwjXQ2RvG7gTgFZ82kzYHfosk/wBjqzT
g1quibw5Pw775mq5Z4lvShi5a9J4Jb8GUnHbgNcedEEdAORA7j3vPA8lVsCmfwtCkkktRYE5Skx8
3aLFY9lu6gOmWieXwiwSqMz1I+tsA+ng5JKM856mav3XMFPqA1WuKMMtE1GgmtOA4tgtQyBYwndd
Fk8+nkOYyXpuxJjXAvaqY7EP9uRoL5R7fBFsRFXnR5JJYZUxrhK8CqQ3RoWrhMFTnAPGBB5IgHwf
CVmDv/5yHecceAezK0k+BJa5FJYPzpMwMr1RmeGUB3p8zW01mN1mripl8S275HsjHkAGPqHyIkJH
QCTqj7+LbJmkIFcGJpM7HUCv/5RAQmXGS5JM2Y4mRNhalDpSbUm7Jrz9LLREStO8fOIhj9z1/p3e
FM5urICpiJmCFj+oEi9U9+Kr27TurDMU9tr3uDf2qvNz8MbItcxSbZR7ImrJ4ZKys9S0WEzV0AaN
zsjzhuSwrqWRrlBsJ48VsGhyY0k1s0fixaqj46j7rXVUQ+TWCQ01wXySusmI1VkP+AxT90W7JAG2
KmEIn3Tgcb7jOWPWX4nJpYMuODzq1jmwxfki2drUpHkpe2TDCZFaROQXgBCCZQtry5DsaZ/XKUPs
4U3Mu53P+Y5UpKa6bt1IG5NS6tZsXmbl6KZk4bzhc69GGjh3ZQ2UKTVYn5JdLEOIskpqXgeG3kv+
tRy+W1dwmJ6CZIOEgb9/6tmGrkyEJjZIqIshLlqsgRptUMTvoP0NcTK4e/+p0dm8TYJLGgRbd4gl
Zp4DSBpLM6H1p4sqnWvqpOmk4LB43MKRtHWTHMd3f4x/5R+j74mgsY5rjmf0sw3RH72sofWE9exy
JunMXSmKWncjGUAXlpqCaBO2QhfgBjd5scLuAQleCtNofbT+LYdB/kgWaMgnuSj9t4V0diKkqMKv
lQ/gl3OJfrVYL+SAczU1mZ6lTzKkZ64yYB977zdCvC3fX241L4POfuAX2G2INrvCdkemdBwhjFH0
NWkE/Y+GBYmShbZZ/7woNEgItzrZSltA/c6RiLfjvY9q6FL0JO6JtVxaDyrW+mNAlB8T8VVfbpw9
MrrSwf/8E3v0LcCAe2aQmSOPQfZeRpDgCu67Jx8z6d54FdaSUXc/KjXV3z7S7ZxEPHoHyhSh0Qo7
gfoS7IrPGNrrnlBmPTM3pOloTIXC5pSzp8DWOhcxNsn5K0yktUQdnUUVhY4h7Y7ZnSe1nxZvbeSy
lC/rYS7pxnPxWhLfIrogF50s8FhN+CRpsws+Vwp1NibWwehkEXV0cZsTcTD32yIlAv7r/OkLbaCq
ARh8Qa7zsGOMFC9r8g2MAQPpv7HZTQ/vAk2FG9dD0DV4k+2xQr9YNiFMjuj0k+arNl1rPei2Q8es
kDZZ7m3ocsVTww9jxSKTqm8ovFEQiX7EjgpEM2cqBES1rQkiyOJnxwWhuVasCLpQzzihm78zjzIK
hLPSO9Q/iq9XbMKlP3HpLHsVIR9o8x86I8+cywnIBzqHPkc/cgYXcD+Ez6IKYoTtplLJcrFgGswM
RwNQMra/Ij+SenZ3yhy5VWXoojeYmClfPZNIEQa3l418OfsoYZKYcgNZcnVImzo5W80DGPQmTd+f
PV+oQDlm4y0eVUGpfNIAlQKIYubsG3vhAueTbHzoIOhbWrVu9xp6wlQGR3Nk3loRvMJaNm5dypRy
IyR/UdMWuIlCO0ti46OTNX6+pbK/altMfok6Qm+Mp/rOvjGgiODvpT3l2QWWW7s4za5+B/GT2/fg
YHryUXqTepr3rmU9QJNw31XFMGO0OJIawQElI9VtKGTp7E+dHQf5WexDESf4/Q2wDAOGp0fSrNyp
CG2Z+vuZR8YyJNB92Cisapy7ba+jLUIFci1LVPDwqLJ3CAEWJtFCXv3OJVtPpzn7OOxyNO4Cjy9H
IaWXR+6O9XkE/EqY7UmPGbfaW9dbhH2IGA8z1gPCQQdtg+uSnAToMwuKni7jWPu3Yv7xVU2lVDVt
TRnyATDYIUgIaBhuFif5xGcbSTfSagxthRz3+DJqG96UFKvy9fzhwYSHFLKqDTIUAIw8h1ge5TTv
00Wx6AwXtU/AcPEznEViNXtxH2LTpJBiHCnbCFtA02m0E+Pn/pk2eTaNBJZzU/jZC8Egr28eMCY+
xS6R5bpB3sO2MPTThFXXjJY4d5Xdv/kpIwYROkyJze2scps110RJyAVDoDcF2rO8mhKmdPtbAmkn
tTkTf2idQuZTrz1tcsydTM9Wi/oAH5zCdw84CxMxZeb54X/UkTDfIbRsYvCaJN9dh+Allo3w9cBJ
C+Z2ExfD/Bcn0aA0KDdTiH9F80uhyz7whMMJwneWqUEWfG+8lu9GiLy6tXzmMDLTipvH5YxPnDF4
NhFUQ3trEsZ5GHYn68a4b12/Mm0UXzWsE4MVX6r3EcheO5GaMebD7wOn1xgXz18pfpmSXwNrZPNT
nrtaJhtV2xJJYQlO6KTLoZmH2jgVbYqP7aeJns9qvKtVqWYsl0Z1L1/bRuxizJLn095kaTmpZz63
0/6WZ2jnSz5Vn0ewBtz1Hb2Lf2N6VKZrYeiunOun0cSpcF3sGsFQ7nxnP/tIYUsk/g7BwVqFBjIc
FZUcq5045+x+yv2r8Nj95/3h3IkHnaCIBS6wO3eCo0NnMhjHZ5RudUFQA/Wc/oNJBfAMF6r4yHLv
K0b9rb54D8NcVI0khWJt4VIvqE+ZqnVlARnKY2mIeiYTN6jZc3rtiFMrexKSlU7d8Jffx4eEAtxa
9ZC2Y5SXrYGBoRfrjc4APiJYZ75p2gZ92MfMLsZ0xVhwzzj5oUy/geayB2/KLpdn1R0POV6WFbrg
bh8se62y6hgpogT/ev+01HKBcLbgxNKjEWmplXx9nqgl/aTlMxdkVX5blVJ4YzmOdjo3HP95+pjW
oGNxZg2dF8Osr1d1lw/lIqJBnqRWox2zOrLjySAg5K7DWQcthMPk5YxVIHe4UYq/x2qtnr0Q+z5I
4XhfnXCw81Lw4PwUTBMiYxQ8d6iUOTM7Jese7ORMDdAkWqCi5Nv6/q7fLLwRD+/Nl731SUokIS2L
QZVC/nyrvLekGk2TBeAKF07lhV35B4FDUVMV//IamX/EXWGahkycACG8Y+VWGezUQDA/jeod1Ga+
vNfXnvmtem3KZBsC/7CM7nfY3ArN5el+OvbpagdaUjIeRTJQLRnhMozy9p2vcgOertsYriVen5sY
kZtOmbAnQTxT4EGckEf/6JlAY6LwdLjIGwk189iRodSjqztzTdP1c2+/eDai7Gwwc6dmzaFWYSx4
I+Kb0cs+fAjeY6B4mv49yurDV9J9cI1sHmR3mPDHKu5nUEeYbfqXVhoj4tsAJKqIvQ80weysVcZy
arQMxCKa8rplPd0qzBxoAh3gX7NJW3vvC8hLet+Skyt5O8L6jUCfzUQ+OM7sObqowNy2ziAOlm8h
pZRAAmKLRaq7Z9VZ95mHrrkNntfFQxjvwuvh+5e+AcmFySTuCtLHHol8mp/ZZXBbU0bN3aIWG/w3
0cePhtK3UZq8amAIT6n33rwrVsFyNhLJFicZPUJW2TF4xFhTyajtLL7IISiwnALL3jK6JMxbDRDE
0UAzVgUx7+S/O75Vwa4nUBaOKNOTgaH17h0VC74/iVjN5uK0C8NkQMf0by0o55SRzVyUU4tTNvsY
azd08CKYCakKe6LguSvvpGYAfHPe+2IBdT6kLUCc+mLzNxLgYAxvRQ3XukK31EktZWRgyGCAVAbo
Nky7iWPV02U4wq72XRAjgVFksJopjeP/L0Fv2ZClOuc+PAqAeLqJTFRJeK3C0h1o5H8S2941weUQ
6Esr/CuUAXPHT+gGuyPSm3zrvRa/zR043UTf+Q1gjwOErCI1xo5iQ6RtUK8SyGFV5zU+OXTCt6o7
LN1HQODMTIjnBKHzsvMeM507I7La0sDiW1WwXKkeK/Y0weBcxWOnSaNBnfGO6DbPqmUMKv38ac+j
aX2qVhDuvYpIs+ma8y5OWtYQcU57Lfs1eZomHhvC7kUOVW3ENTGNcjyvE8Vt2KdHYStVsuL20Vnw
XBBeQMyB1Y7uD/tFtxifj+JiP2t2qDkI5hH5NfFPzQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr is
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized0\
     port map (
      D(43 downto 0) => D(47 downto 4),
      DOBDO(7) => \ramloop[2].ram.r_n_0\,
      DOBDO(6) => \ramloop[2].ram.r_n_1\,
      DOBDO(5) => \ramloop[2].ram.r_n_2\,
      DOBDO(4) => \ramloop[2].ram.r_n_3\,
      DOBDO(3) => \ramloop[2].ram.r_n_4\,
      DOBDO(2) => \ramloop[2].ram.r_n_5\,
      DOBDO(1) => \ramloop[2].ram.r_n_6\,
      DOBDO(0) => \ramloop[2].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[2].ram.r_n_8\,
      clk => clk,
      \goreg_bm.dout_i_reg[11]\(7) => \ramloop[1].ram.r_n_0\,
      \goreg_bm.dout_i_reg[11]\(6) => \ramloop[1].ram.r_n_1\,
      \goreg_bm.dout_i_reg[11]\(5) => \ramloop[1].ram.r_n_2\,
      \goreg_bm.dout_i_reg[11]\(4) => \ramloop[1].ram.r_n_3\,
      \goreg_bm.dout_i_reg[11]\(3) => \ramloop[1].ram.r_n_4\,
      \goreg_bm.dout_i_reg[11]\(2) => \ramloop[1].ram.r_n_5\,
      \goreg_bm.dout_i_reg[11]\(1) => \ramloop[1].ram.r_n_6\,
      \goreg_bm.dout_i_reg[11]\(0) => \ramloop[1].ram.r_n_7\,
      \goreg_bm.dout_i_reg[12]\(0) => \ramloop[1].ram.r_n_8\,
      \goreg_bm.dout_i_reg[20]\(7) => \ramloop[4].ram.r_n_0\,
      \goreg_bm.dout_i_reg[20]\(6) => \ramloop[4].ram.r_n_1\,
      \goreg_bm.dout_i_reg[20]\(5) => \ramloop[4].ram.r_n_2\,
      \goreg_bm.dout_i_reg[20]\(4) => \ramloop[4].ram.r_n_3\,
      \goreg_bm.dout_i_reg[20]\(3) => \ramloop[4].ram.r_n_4\,
      \goreg_bm.dout_i_reg[20]\(2) => \ramloop[4].ram.r_n_5\,
      \goreg_bm.dout_i_reg[20]\(1) => \ramloop[4].ram.r_n_6\,
      \goreg_bm.dout_i_reg[20]\(0) => \ramloop[4].ram.r_n_7\,
      \goreg_bm.dout_i_reg[20]_0\(7) => \ramloop[3].ram.r_n_0\,
      \goreg_bm.dout_i_reg[20]_0\(6) => \ramloop[3].ram.r_n_1\,
      \goreg_bm.dout_i_reg[20]_0\(5) => \ramloop[3].ram.r_n_2\,
      \goreg_bm.dout_i_reg[20]_0\(4) => \ramloop[3].ram.r_n_3\,
      \goreg_bm.dout_i_reg[20]_0\(3) => \ramloop[3].ram.r_n_4\,
      \goreg_bm.dout_i_reg[20]_0\(2) => \ramloop[3].ram.r_n_5\,
      \goreg_bm.dout_i_reg[20]_0\(1) => \ramloop[3].ram.r_n_6\,
      \goreg_bm.dout_i_reg[20]_0\(0) => \ramloop[3].ram.r_n_7\,
      \goreg_bm.dout_i_reg[21]\(0) => \ramloop[4].ram.r_n_8\,
      \goreg_bm.dout_i_reg[21]_0\(0) => \ramloop[3].ram.r_n_8\,
      \goreg_bm.dout_i_reg[29]\(7) => \ramloop[6].ram.r_n_0\,
      \goreg_bm.dout_i_reg[29]\(6) => \ramloop[6].ram.r_n_1\,
      \goreg_bm.dout_i_reg[29]\(5) => \ramloop[6].ram.r_n_2\,
      \goreg_bm.dout_i_reg[29]\(4) => \ramloop[6].ram.r_n_3\,
      \goreg_bm.dout_i_reg[29]\(3) => \ramloop[6].ram.r_n_4\,
      \goreg_bm.dout_i_reg[29]\(2) => \ramloop[6].ram.r_n_5\,
      \goreg_bm.dout_i_reg[29]\(1) => \ramloop[6].ram.r_n_6\,
      \goreg_bm.dout_i_reg[29]\(0) => \ramloop[6].ram.r_n_7\,
      \goreg_bm.dout_i_reg[29]_0\(7) => \ramloop[5].ram.r_n_0\,
      \goreg_bm.dout_i_reg[29]_0\(6) => \ramloop[5].ram.r_n_1\,
      \goreg_bm.dout_i_reg[29]_0\(5) => \ramloop[5].ram.r_n_2\,
      \goreg_bm.dout_i_reg[29]_0\(4) => \ramloop[5].ram.r_n_3\,
      \goreg_bm.dout_i_reg[29]_0\(3) => \ramloop[5].ram.r_n_4\,
      \goreg_bm.dout_i_reg[29]_0\(2) => \ramloop[5].ram.r_n_5\,
      \goreg_bm.dout_i_reg[29]_0\(1) => \ramloop[5].ram.r_n_6\,
      \goreg_bm.dout_i_reg[29]_0\(0) => \ramloop[5].ram.r_n_7\,
      \goreg_bm.dout_i_reg[30]\(0) => \ramloop[6].ram.r_n_8\,
      \goreg_bm.dout_i_reg[30]_0\(0) => \ramloop[5].ram.r_n_8\,
      \goreg_bm.dout_i_reg[38]\(7) => \ramloop[8].ram.r_n_0\,
      \goreg_bm.dout_i_reg[38]\(6) => \ramloop[8].ram.r_n_1\,
      \goreg_bm.dout_i_reg[38]\(5) => \ramloop[8].ram.r_n_2\,
      \goreg_bm.dout_i_reg[38]\(4) => \ramloop[8].ram.r_n_3\,
      \goreg_bm.dout_i_reg[38]\(3) => \ramloop[8].ram.r_n_4\,
      \goreg_bm.dout_i_reg[38]\(2) => \ramloop[8].ram.r_n_5\,
      \goreg_bm.dout_i_reg[38]\(1) => \ramloop[8].ram.r_n_6\,
      \goreg_bm.dout_i_reg[38]\(0) => \ramloop[8].ram.r_n_7\,
      \goreg_bm.dout_i_reg[38]_0\(7) => \ramloop[7].ram.r_n_0\,
      \goreg_bm.dout_i_reg[38]_0\(6) => \ramloop[7].ram.r_n_1\,
      \goreg_bm.dout_i_reg[38]_0\(5) => \ramloop[7].ram.r_n_2\,
      \goreg_bm.dout_i_reg[38]_0\(4) => \ramloop[7].ram.r_n_3\,
      \goreg_bm.dout_i_reg[38]_0\(3) => \ramloop[7].ram.r_n_4\,
      \goreg_bm.dout_i_reg[38]_0\(2) => \ramloop[7].ram.r_n_5\,
      \goreg_bm.dout_i_reg[38]_0\(1) => \ramloop[7].ram.r_n_6\,
      \goreg_bm.dout_i_reg[38]_0\(0) => \ramloop[7].ram.r_n_7\,
      \goreg_bm.dout_i_reg[39]\(0) => \ramloop[8].ram.r_n_8\,
      \goreg_bm.dout_i_reg[39]_0\(0) => \ramloop[7].ram.r_n_8\,
      \goreg_bm.dout_i_reg[47]\(7) => \ramloop[10].ram.r_n_0\,
      \goreg_bm.dout_i_reg[47]\(6) => \ramloop[10].ram.r_n_1\,
      \goreg_bm.dout_i_reg[47]\(5) => \ramloop[10].ram.r_n_2\,
      \goreg_bm.dout_i_reg[47]\(4) => \ramloop[10].ram.r_n_3\,
      \goreg_bm.dout_i_reg[47]\(3) => \ramloop[10].ram.r_n_4\,
      \goreg_bm.dout_i_reg[47]\(2) => \ramloop[10].ram.r_n_5\,
      \goreg_bm.dout_i_reg[47]\(1) => \ramloop[10].ram.r_n_6\,
      \goreg_bm.dout_i_reg[47]\(0) => \ramloop[10].ram.r_n_7\,
      \goreg_bm.dout_i_reg[47]_0\(7) => \ramloop[9].ram.r_n_0\,
      \goreg_bm.dout_i_reg[47]_0\(6) => \ramloop[9].ram.r_n_1\,
      \goreg_bm.dout_i_reg[47]_0\(5) => \ramloop[9].ram.r_n_2\,
      \goreg_bm.dout_i_reg[47]_0\(4) => \ramloop[9].ram.r_n_3\,
      \goreg_bm.dout_i_reg[47]_0\(3) => \ramloop[9].ram.r_n_4\,
      \goreg_bm.dout_i_reg[47]_0\(2) => \ramloop[9].ram.r_n_5\,
      \goreg_bm.dout_i_reg[47]_0\(1) => \ramloop[9].ram.r_n_6\,
      \goreg_bm.dout_i_reg[47]_0\(0) => \ramloop[9].ram.r_n_7\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\
    );
\ramloop[0].ram.r\: entity work.effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width
     port map (
      D(3 downto 0) => D(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1),
      Q(12 downto 0) => Q(12 downto 0),
      clk => clk,
      din(3 downto 0) => din(3 downto 0),
      srst => srst
    );
\ramloop[10].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(7 downto 0) => din(47 downto 40),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1),
      srst => srst
    );
\ramloop[1].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(12 downto 4),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
\ramloop[2].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      DOBDO(7) => \ramloop[2].ram.r_n_0\,
      DOBDO(6) => \ramloop[2].ram.r_n_1\,
      DOBDO(5) => \ramloop[2].ram.r_n_2\,
      DOBDO(4) => \ramloop[2].ram.r_n_3\,
      DOBDO(3) => \ramloop[2].ram.r_n_4\,
      DOBDO(2) => \ramloop[2].ram.r_n_5\,
      DOBDO(1) => \ramloop[2].ram.r_n_6\,
      DOBDO(0) => \ramloop[2].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[2].ram.r_n_8\,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      clk => clk,
      din(8 downto 0) => din(12 downto 4),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1),
      srst => srst
    );
\ramloop[3].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(21 downto 13),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
\ramloop[4].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      clk => clk,
      din(8 downto 0) => din(21 downto 13),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1),
      srst => srst
    );
\ramloop[5].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(30 downto 22),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
\ramloop[6].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[6].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(8 downto 0) => din(30 downto 22),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1),
      srst => srst
    );
\ramloop[7].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[7].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(39 downto 31),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
\ramloop[8].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(39 downto 31),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1),
      srst => srst
    );
\ramloop[9].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(7 downto 0) => din(47 downto 40),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr_12 : entity is "blk_mem_gen_generic_cstr";
end effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr_12;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr_12 is
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized0_13\
     port map (
      D(43 downto 0) => D(47 downto 4),
      DOBDO(7) => \ramloop[2].ram.r_n_0\,
      DOBDO(6) => \ramloop[2].ram.r_n_1\,
      DOBDO(5) => \ramloop[2].ram.r_n_2\,
      DOBDO(4) => \ramloop[2].ram.r_n_3\,
      DOBDO(3) => \ramloop[2].ram.r_n_4\,
      DOBDO(2) => \ramloop[2].ram.r_n_5\,
      DOBDO(1) => \ramloop[2].ram.r_n_6\,
      DOBDO(0) => \ramloop[2].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[2].ram.r_n_8\,
      clk => clk,
      \goreg_bm.dout_i_reg[11]\(7) => \ramloop[1].ram.r_n_0\,
      \goreg_bm.dout_i_reg[11]\(6) => \ramloop[1].ram.r_n_1\,
      \goreg_bm.dout_i_reg[11]\(5) => \ramloop[1].ram.r_n_2\,
      \goreg_bm.dout_i_reg[11]\(4) => \ramloop[1].ram.r_n_3\,
      \goreg_bm.dout_i_reg[11]\(3) => \ramloop[1].ram.r_n_4\,
      \goreg_bm.dout_i_reg[11]\(2) => \ramloop[1].ram.r_n_5\,
      \goreg_bm.dout_i_reg[11]\(1) => \ramloop[1].ram.r_n_6\,
      \goreg_bm.dout_i_reg[11]\(0) => \ramloop[1].ram.r_n_7\,
      \goreg_bm.dout_i_reg[12]\(0) => \ramloop[1].ram.r_n_8\,
      \goreg_bm.dout_i_reg[20]\(7) => \ramloop[4].ram.r_n_0\,
      \goreg_bm.dout_i_reg[20]\(6) => \ramloop[4].ram.r_n_1\,
      \goreg_bm.dout_i_reg[20]\(5) => \ramloop[4].ram.r_n_2\,
      \goreg_bm.dout_i_reg[20]\(4) => \ramloop[4].ram.r_n_3\,
      \goreg_bm.dout_i_reg[20]\(3) => \ramloop[4].ram.r_n_4\,
      \goreg_bm.dout_i_reg[20]\(2) => \ramloop[4].ram.r_n_5\,
      \goreg_bm.dout_i_reg[20]\(1) => \ramloop[4].ram.r_n_6\,
      \goreg_bm.dout_i_reg[20]\(0) => \ramloop[4].ram.r_n_7\,
      \goreg_bm.dout_i_reg[20]_0\(7) => \ramloop[3].ram.r_n_0\,
      \goreg_bm.dout_i_reg[20]_0\(6) => \ramloop[3].ram.r_n_1\,
      \goreg_bm.dout_i_reg[20]_0\(5) => \ramloop[3].ram.r_n_2\,
      \goreg_bm.dout_i_reg[20]_0\(4) => \ramloop[3].ram.r_n_3\,
      \goreg_bm.dout_i_reg[20]_0\(3) => \ramloop[3].ram.r_n_4\,
      \goreg_bm.dout_i_reg[20]_0\(2) => \ramloop[3].ram.r_n_5\,
      \goreg_bm.dout_i_reg[20]_0\(1) => \ramloop[3].ram.r_n_6\,
      \goreg_bm.dout_i_reg[20]_0\(0) => \ramloop[3].ram.r_n_7\,
      \goreg_bm.dout_i_reg[21]\(0) => \ramloop[4].ram.r_n_8\,
      \goreg_bm.dout_i_reg[21]_0\(0) => \ramloop[3].ram.r_n_8\,
      \goreg_bm.dout_i_reg[29]\(7) => \ramloop[6].ram.r_n_0\,
      \goreg_bm.dout_i_reg[29]\(6) => \ramloop[6].ram.r_n_1\,
      \goreg_bm.dout_i_reg[29]\(5) => \ramloop[6].ram.r_n_2\,
      \goreg_bm.dout_i_reg[29]\(4) => \ramloop[6].ram.r_n_3\,
      \goreg_bm.dout_i_reg[29]\(3) => \ramloop[6].ram.r_n_4\,
      \goreg_bm.dout_i_reg[29]\(2) => \ramloop[6].ram.r_n_5\,
      \goreg_bm.dout_i_reg[29]\(1) => \ramloop[6].ram.r_n_6\,
      \goreg_bm.dout_i_reg[29]\(0) => \ramloop[6].ram.r_n_7\,
      \goreg_bm.dout_i_reg[29]_0\(7) => \ramloop[5].ram.r_n_0\,
      \goreg_bm.dout_i_reg[29]_0\(6) => \ramloop[5].ram.r_n_1\,
      \goreg_bm.dout_i_reg[29]_0\(5) => \ramloop[5].ram.r_n_2\,
      \goreg_bm.dout_i_reg[29]_0\(4) => \ramloop[5].ram.r_n_3\,
      \goreg_bm.dout_i_reg[29]_0\(3) => \ramloop[5].ram.r_n_4\,
      \goreg_bm.dout_i_reg[29]_0\(2) => \ramloop[5].ram.r_n_5\,
      \goreg_bm.dout_i_reg[29]_0\(1) => \ramloop[5].ram.r_n_6\,
      \goreg_bm.dout_i_reg[29]_0\(0) => \ramloop[5].ram.r_n_7\,
      \goreg_bm.dout_i_reg[30]\(0) => \ramloop[6].ram.r_n_8\,
      \goreg_bm.dout_i_reg[30]_0\(0) => \ramloop[5].ram.r_n_8\,
      \goreg_bm.dout_i_reg[38]\(7) => \ramloop[8].ram.r_n_0\,
      \goreg_bm.dout_i_reg[38]\(6) => \ramloop[8].ram.r_n_1\,
      \goreg_bm.dout_i_reg[38]\(5) => \ramloop[8].ram.r_n_2\,
      \goreg_bm.dout_i_reg[38]\(4) => \ramloop[8].ram.r_n_3\,
      \goreg_bm.dout_i_reg[38]\(3) => \ramloop[8].ram.r_n_4\,
      \goreg_bm.dout_i_reg[38]\(2) => \ramloop[8].ram.r_n_5\,
      \goreg_bm.dout_i_reg[38]\(1) => \ramloop[8].ram.r_n_6\,
      \goreg_bm.dout_i_reg[38]\(0) => \ramloop[8].ram.r_n_7\,
      \goreg_bm.dout_i_reg[38]_0\(7) => \ramloop[7].ram.r_n_0\,
      \goreg_bm.dout_i_reg[38]_0\(6) => \ramloop[7].ram.r_n_1\,
      \goreg_bm.dout_i_reg[38]_0\(5) => \ramloop[7].ram.r_n_2\,
      \goreg_bm.dout_i_reg[38]_0\(4) => \ramloop[7].ram.r_n_3\,
      \goreg_bm.dout_i_reg[38]_0\(3) => \ramloop[7].ram.r_n_4\,
      \goreg_bm.dout_i_reg[38]_0\(2) => \ramloop[7].ram.r_n_5\,
      \goreg_bm.dout_i_reg[38]_0\(1) => \ramloop[7].ram.r_n_6\,
      \goreg_bm.dout_i_reg[38]_0\(0) => \ramloop[7].ram.r_n_7\,
      \goreg_bm.dout_i_reg[39]\(0) => \ramloop[8].ram.r_n_8\,
      \goreg_bm.dout_i_reg[39]_0\(0) => \ramloop[7].ram.r_n_8\,
      \goreg_bm.dout_i_reg[47]\(7) => \ramloop[10].ram.r_n_0\,
      \goreg_bm.dout_i_reg[47]\(6) => \ramloop[10].ram.r_n_1\,
      \goreg_bm.dout_i_reg[47]\(5) => \ramloop[10].ram.r_n_2\,
      \goreg_bm.dout_i_reg[47]\(4) => \ramloop[10].ram.r_n_3\,
      \goreg_bm.dout_i_reg[47]\(3) => \ramloop[10].ram.r_n_4\,
      \goreg_bm.dout_i_reg[47]\(2) => \ramloop[10].ram.r_n_5\,
      \goreg_bm.dout_i_reg[47]\(1) => \ramloop[10].ram.r_n_6\,
      \goreg_bm.dout_i_reg[47]\(0) => \ramloop[10].ram.r_n_7\,
      \goreg_bm.dout_i_reg[47]_0\(7) => \ramloop[9].ram.r_n_0\,
      \goreg_bm.dout_i_reg[47]_0\(6) => \ramloop[9].ram.r_n_1\,
      \goreg_bm.dout_i_reg[47]_0\(5) => \ramloop[9].ram.r_n_2\,
      \goreg_bm.dout_i_reg[47]_0\(4) => \ramloop[9].ram.r_n_3\,
      \goreg_bm.dout_i_reg[47]_0\(3) => \ramloop[9].ram.r_n_4\,
      \goreg_bm.dout_i_reg[47]_0\(2) => \ramloop[9].ram.r_n_5\,
      \goreg_bm.dout_i_reg[47]_0\(1) => \ramloop[9].ram.r_n_6\,
      \goreg_bm.dout_i_reg[47]_0\(0) => \ramloop[9].ram.r_n_7\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\
    );
\ramloop[0].ram.r\: entity work.effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width_14
     port map (
      D(3 downto 0) => D(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1),
      Q(12 downto 0) => Q(12 downto 0),
      clk => clk,
      din(3 downto 0) => din(3 downto 0),
      srst => srst
    );
\ramloop[10].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized9_15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(7 downto 0) => din(47 downto 40),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1),
      srst => srst
    );
\ramloop[1].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized0_16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(12 downto 4),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
\ramloop[2].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized1_17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      DOBDO(7) => \ramloop[2].ram.r_n_0\,
      DOBDO(6) => \ramloop[2].ram.r_n_1\,
      DOBDO(5) => \ramloop[2].ram.r_n_2\,
      DOBDO(4) => \ramloop[2].ram.r_n_3\,
      DOBDO(3) => \ramloop[2].ram.r_n_4\,
      DOBDO(2) => \ramloop[2].ram.r_n_5\,
      DOBDO(1) => \ramloop[2].ram.r_n_6\,
      DOBDO(0) => \ramloop[2].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[2].ram.r_n_8\,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      clk => clk,
      din(8 downto 0) => din(12 downto 4),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1),
      srst => srst
    );
\ramloop[3].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized2_18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(21 downto 13),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
\ramloop[4].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized3_19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      clk => clk,
      din(8 downto 0) => din(21 downto 13),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1),
      srst => srst
    );
\ramloop[5].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized4_20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(30 downto 22),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
\ramloop[6].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized5_21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[6].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(8 downto 0) => din(30 downto 22),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1),
      srst => srst
    );
\ramloop[7].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized6_22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[7].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(39 downto 31),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
\ramloop[8].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized7_23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(39 downto 31),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1),
      srst => srst
    );
\ramloop[9].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized8_24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(7 downto 0) => din(47 downto 40),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized2\
     port map (
      D(61 downto 0) => D(63 downto 2),
      DOBDO(7) => \ramloop[2].ram.r_n_0\,
      DOBDO(6) => \ramloop[2].ram.r_n_1\,
      DOBDO(5) => \ramloop[2].ram.r_n_2\,
      DOBDO(4) => \ramloop[2].ram.r_n_3\,
      DOBDO(3) => \ramloop[2].ram.r_n_4\,
      DOBDO(2) => \ramloop[2].ram.r_n_5\,
      DOBDO(1) => \ramloop[2].ram.r_n_6\,
      DOBDO(0) => \ramloop[2].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[2].ram.r_n_8\,
      clk => clk,
      \goreg_bm.dout_i_reg[10]\(0) => \ramloop[1].ram.r_n_8\,
      \goreg_bm.dout_i_reg[18]\(7) => \ramloop[4].ram.r_n_0\,
      \goreg_bm.dout_i_reg[18]\(6) => \ramloop[4].ram.r_n_1\,
      \goreg_bm.dout_i_reg[18]\(5) => \ramloop[4].ram.r_n_2\,
      \goreg_bm.dout_i_reg[18]\(4) => \ramloop[4].ram.r_n_3\,
      \goreg_bm.dout_i_reg[18]\(3) => \ramloop[4].ram.r_n_4\,
      \goreg_bm.dout_i_reg[18]\(2) => \ramloop[4].ram.r_n_5\,
      \goreg_bm.dout_i_reg[18]\(1) => \ramloop[4].ram.r_n_6\,
      \goreg_bm.dout_i_reg[18]\(0) => \ramloop[4].ram.r_n_7\,
      \goreg_bm.dout_i_reg[18]_0\(7) => \ramloop[3].ram.r_n_0\,
      \goreg_bm.dout_i_reg[18]_0\(6) => \ramloop[3].ram.r_n_1\,
      \goreg_bm.dout_i_reg[18]_0\(5) => \ramloop[3].ram.r_n_2\,
      \goreg_bm.dout_i_reg[18]_0\(4) => \ramloop[3].ram.r_n_3\,
      \goreg_bm.dout_i_reg[18]_0\(3) => \ramloop[3].ram.r_n_4\,
      \goreg_bm.dout_i_reg[18]_0\(2) => \ramloop[3].ram.r_n_5\,
      \goreg_bm.dout_i_reg[18]_0\(1) => \ramloop[3].ram.r_n_6\,
      \goreg_bm.dout_i_reg[18]_0\(0) => \ramloop[3].ram.r_n_7\,
      \goreg_bm.dout_i_reg[19]\(0) => \ramloop[4].ram.r_n_8\,
      \goreg_bm.dout_i_reg[19]_0\(0) => \ramloop[3].ram.r_n_8\,
      \goreg_bm.dout_i_reg[27]\(7) => \ramloop[6].ram.r_n_0\,
      \goreg_bm.dout_i_reg[27]\(6) => \ramloop[6].ram.r_n_1\,
      \goreg_bm.dout_i_reg[27]\(5) => \ramloop[6].ram.r_n_2\,
      \goreg_bm.dout_i_reg[27]\(4) => \ramloop[6].ram.r_n_3\,
      \goreg_bm.dout_i_reg[27]\(3) => \ramloop[6].ram.r_n_4\,
      \goreg_bm.dout_i_reg[27]\(2) => \ramloop[6].ram.r_n_5\,
      \goreg_bm.dout_i_reg[27]\(1) => \ramloop[6].ram.r_n_6\,
      \goreg_bm.dout_i_reg[27]\(0) => \ramloop[6].ram.r_n_7\,
      \goreg_bm.dout_i_reg[27]_0\(7) => \ramloop[5].ram.r_n_0\,
      \goreg_bm.dout_i_reg[27]_0\(6) => \ramloop[5].ram.r_n_1\,
      \goreg_bm.dout_i_reg[27]_0\(5) => \ramloop[5].ram.r_n_2\,
      \goreg_bm.dout_i_reg[27]_0\(4) => \ramloop[5].ram.r_n_3\,
      \goreg_bm.dout_i_reg[27]_0\(3) => \ramloop[5].ram.r_n_4\,
      \goreg_bm.dout_i_reg[27]_0\(2) => \ramloop[5].ram.r_n_5\,
      \goreg_bm.dout_i_reg[27]_0\(1) => \ramloop[5].ram.r_n_6\,
      \goreg_bm.dout_i_reg[27]_0\(0) => \ramloop[5].ram.r_n_7\,
      \goreg_bm.dout_i_reg[28]\(0) => \ramloop[6].ram.r_n_8\,
      \goreg_bm.dout_i_reg[28]_0\(0) => \ramloop[5].ram.r_n_8\,
      \goreg_bm.dout_i_reg[36]\(7) => \ramloop[8].ram.r_n_0\,
      \goreg_bm.dout_i_reg[36]\(6) => \ramloop[8].ram.r_n_1\,
      \goreg_bm.dout_i_reg[36]\(5) => \ramloop[8].ram.r_n_2\,
      \goreg_bm.dout_i_reg[36]\(4) => \ramloop[8].ram.r_n_3\,
      \goreg_bm.dout_i_reg[36]\(3) => \ramloop[8].ram.r_n_4\,
      \goreg_bm.dout_i_reg[36]\(2) => \ramloop[8].ram.r_n_5\,
      \goreg_bm.dout_i_reg[36]\(1) => \ramloop[8].ram.r_n_6\,
      \goreg_bm.dout_i_reg[36]\(0) => \ramloop[8].ram.r_n_7\,
      \goreg_bm.dout_i_reg[36]_0\(7) => \ramloop[7].ram.r_n_0\,
      \goreg_bm.dout_i_reg[36]_0\(6) => \ramloop[7].ram.r_n_1\,
      \goreg_bm.dout_i_reg[36]_0\(5) => \ramloop[7].ram.r_n_2\,
      \goreg_bm.dout_i_reg[36]_0\(4) => \ramloop[7].ram.r_n_3\,
      \goreg_bm.dout_i_reg[36]_0\(3) => \ramloop[7].ram.r_n_4\,
      \goreg_bm.dout_i_reg[36]_0\(2) => \ramloop[7].ram.r_n_5\,
      \goreg_bm.dout_i_reg[36]_0\(1) => \ramloop[7].ram.r_n_6\,
      \goreg_bm.dout_i_reg[36]_0\(0) => \ramloop[7].ram.r_n_7\,
      \goreg_bm.dout_i_reg[37]\(0) => \ramloop[8].ram.r_n_8\,
      \goreg_bm.dout_i_reg[37]_0\(0) => \ramloop[7].ram.r_n_8\,
      \goreg_bm.dout_i_reg[45]\(7) => \ramloop[10].ram.r_n_0\,
      \goreg_bm.dout_i_reg[45]\(6) => \ramloop[10].ram.r_n_1\,
      \goreg_bm.dout_i_reg[45]\(5) => \ramloop[10].ram.r_n_2\,
      \goreg_bm.dout_i_reg[45]\(4) => \ramloop[10].ram.r_n_3\,
      \goreg_bm.dout_i_reg[45]\(3) => \ramloop[10].ram.r_n_4\,
      \goreg_bm.dout_i_reg[45]\(2) => \ramloop[10].ram.r_n_5\,
      \goreg_bm.dout_i_reg[45]\(1) => \ramloop[10].ram.r_n_6\,
      \goreg_bm.dout_i_reg[45]\(0) => \ramloop[10].ram.r_n_7\,
      \goreg_bm.dout_i_reg[45]_0\(7) => \ramloop[9].ram.r_n_0\,
      \goreg_bm.dout_i_reg[45]_0\(6) => \ramloop[9].ram.r_n_1\,
      \goreg_bm.dout_i_reg[45]_0\(5) => \ramloop[9].ram.r_n_2\,
      \goreg_bm.dout_i_reg[45]_0\(4) => \ramloop[9].ram.r_n_3\,
      \goreg_bm.dout_i_reg[45]_0\(3) => \ramloop[9].ram.r_n_4\,
      \goreg_bm.dout_i_reg[45]_0\(2) => \ramloop[9].ram.r_n_5\,
      \goreg_bm.dout_i_reg[45]_0\(1) => \ramloop[9].ram.r_n_6\,
      \goreg_bm.dout_i_reg[45]_0\(0) => \ramloop[9].ram.r_n_7\,
      \goreg_bm.dout_i_reg[46]\(0) => \ramloop[10].ram.r_n_8\,
      \goreg_bm.dout_i_reg[46]_0\(0) => \ramloop[9].ram.r_n_8\,
      \goreg_bm.dout_i_reg[54]\(7) => \ramloop[12].ram.r_n_0\,
      \goreg_bm.dout_i_reg[54]\(6) => \ramloop[12].ram.r_n_1\,
      \goreg_bm.dout_i_reg[54]\(5) => \ramloop[12].ram.r_n_2\,
      \goreg_bm.dout_i_reg[54]\(4) => \ramloop[12].ram.r_n_3\,
      \goreg_bm.dout_i_reg[54]\(3) => \ramloop[12].ram.r_n_4\,
      \goreg_bm.dout_i_reg[54]\(2) => \ramloop[12].ram.r_n_5\,
      \goreg_bm.dout_i_reg[54]\(1) => \ramloop[12].ram.r_n_6\,
      \goreg_bm.dout_i_reg[54]\(0) => \ramloop[12].ram.r_n_7\,
      \goreg_bm.dout_i_reg[54]_0\(7) => \ramloop[11].ram.r_n_0\,
      \goreg_bm.dout_i_reg[54]_0\(6) => \ramloop[11].ram.r_n_1\,
      \goreg_bm.dout_i_reg[54]_0\(5) => \ramloop[11].ram.r_n_2\,
      \goreg_bm.dout_i_reg[54]_0\(4) => \ramloop[11].ram.r_n_3\,
      \goreg_bm.dout_i_reg[54]_0\(3) => \ramloop[11].ram.r_n_4\,
      \goreg_bm.dout_i_reg[54]_0\(2) => \ramloop[11].ram.r_n_5\,
      \goreg_bm.dout_i_reg[54]_0\(1) => \ramloop[11].ram.r_n_6\,
      \goreg_bm.dout_i_reg[54]_0\(0) => \ramloop[11].ram.r_n_7\,
      \goreg_bm.dout_i_reg[55]\(0) => \ramloop[12].ram.r_n_8\,
      \goreg_bm.dout_i_reg[55]_0\(0) => \ramloop[11].ram.r_n_8\,
      \goreg_bm.dout_i_reg[63]\(7) => \ramloop[14].ram.r_n_0\,
      \goreg_bm.dout_i_reg[63]\(6) => \ramloop[14].ram.r_n_1\,
      \goreg_bm.dout_i_reg[63]\(5) => \ramloop[14].ram.r_n_2\,
      \goreg_bm.dout_i_reg[63]\(4) => \ramloop[14].ram.r_n_3\,
      \goreg_bm.dout_i_reg[63]\(3) => \ramloop[14].ram.r_n_4\,
      \goreg_bm.dout_i_reg[63]\(2) => \ramloop[14].ram.r_n_5\,
      \goreg_bm.dout_i_reg[63]\(1) => \ramloop[14].ram.r_n_6\,
      \goreg_bm.dout_i_reg[63]\(0) => \ramloop[14].ram.r_n_7\,
      \goreg_bm.dout_i_reg[63]_0\(7) => \ramloop[13].ram.r_n_0\,
      \goreg_bm.dout_i_reg[63]_0\(6) => \ramloop[13].ram.r_n_1\,
      \goreg_bm.dout_i_reg[63]_0\(5) => \ramloop[13].ram.r_n_2\,
      \goreg_bm.dout_i_reg[63]_0\(4) => \ramloop[13].ram.r_n_3\,
      \goreg_bm.dout_i_reg[63]_0\(3) => \ramloop[13].ram.r_n_4\,
      \goreg_bm.dout_i_reg[63]_0\(2) => \ramloop[13].ram.r_n_5\,
      \goreg_bm.dout_i_reg[63]_0\(1) => \ramloop[13].ram.r_n_6\,
      \goreg_bm.dout_i_reg[63]_0\(0) => \ramloop[13].ram.r_n_7\,
      \goreg_bm.dout_i_reg[9]\(7) => \ramloop[1].ram.r_n_0\,
      \goreg_bm.dout_i_reg[9]\(6) => \ramloop[1].ram.r_n_1\,
      \goreg_bm.dout_i_reg[9]\(5) => \ramloop[1].ram.r_n_2\,
      \goreg_bm.dout_i_reg[9]\(4) => \ramloop[1].ram.r_n_3\,
      \goreg_bm.dout_i_reg[9]\(3) => \ramloop[1].ram.r_n_4\,
      \goreg_bm.dout_i_reg[9]\(2) => \ramloop[1].ram.r_n_5\,
      \goreg_bm.dout_i_reg[9]\(1) => \ramloop[1].ram.r_n_6\,
      \goreg_bm.dout_i_reg[9]\(0) => \ramloop[1].ram.r_n_7\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\
    );
\ramloop[0].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized10\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      Q(12 downto 0) => Q(12 downto 0),
      clk => clk,
      din(1 downto 0) => din(1 downto 0)
    );
\ramloop[10].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[10].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(8 downto 0) => din(46 downto 38),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1)
    );
\ramloop[11].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(55 downto 47),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
\ramloop[12].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[12].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(55 downto 47),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1)
    );
\ramloop[13].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[13].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(7 downto 0) => din(63 downto 56),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
\ramloop[14].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[14].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[14].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[14].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[14].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[14].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[14].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(7 downto 0) => din(63 downto 56),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1)
    );
\ramloop[1].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(10 downto 2),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
\ramloop[2].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized12\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      DOBDO(7) => \ramloop[2].ram.r_n_0\,
      DOBDO(6) => \ramloop[2].ram.r_n_1\,
      DOBDO(5) => \ramloop[2].ram.r_n_2\,
      DOBDO(4) => \ramloop[2].ram.r_n_3\,
      DOBDO(3) => \ramloop[2].ram.r_n_4\,
      DOBDO(2) => \ramloop[2].ram.r_n_5\,
      DOBDO(1) => \ramloop[2].ram.r_n_6\,
      DOBDO(0) => \ramloop[2].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[2].ram.r_n_8\,
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(10 downto 2),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1)
    );
\ramloop[3].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized13\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(19 downto 11),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
\ramloop[4].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized14\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(19 downto 11),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1)
    );
\ramloop[5].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(28 downto 20),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
\ramloop[6].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[6].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      clk => clk,
      din(8 downto 0) => din(28 downto 20),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1)
    );
\ramloop[7].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[7].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(37 downto 29),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
\ramloop[8].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      clk => clk,
      din(8 downto 0) => din(37 downto 29),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1)
    );
\ramloop[9].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(46 downto 38),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr__parameterized0_82\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr__parameterized0_82\ : entity is "blk_mem_gen_generic_cstr";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr__parameterized0_82\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr__parameterized0_82\ is
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized2_83\
     port map (
      D(61 downto 0) => D(63 downto 2),
      DOBDO(7) => \ramloop[2].ram.r_n_0\,
      DOBDO(6) => \ramloop[2].ram.r_n_1\,
      DOBDO(5) => \ramloop[2].ram.r_n_2\,
      DOBDO(4) => \ramloop[2].ram.r_n_3\,
      DOBDO(3) => \ramloop[2].ram.r_n_4\,
      DOBDO(2) => \ramloop[2].ram.r_n_5\,
      DOBDO(1) => \ramloop[2].ram.r_n_6\,
      DOBDO(0) => \ramloop[2].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[2].ram.r_n_8\,
      clk => clk,
      \goreg_bm.dout_i_reg[10]\(0) => \ramloop[1].ram.r_n_8\,
      \goreg_bm.dout_i_reg[18]\(7) => \ramloop[4].ram.r_n_0\,
      \goreg_bm.dout_i_reg[18]\(6) => \ramloop[4].ram.r_n_1\,
      \goreg_bm.dout_i_reg[18]\(5) => \ramloop[4].ram.r_n_2\,
      \goreg_bm.dout_i_reg[18]\(4) => \ramloop[4].ram.r_n_3\,
      \goreg_bm.dout_i_reg[18]\(3) => \ramloop[4].ram.r_n_4\,
      \goreg_bm.dout_i_reg[18]\(2) => \ramloop[4].ram.r_n_5\,
      \goreg_bm.dout_i_reg[18]\(1) => \ramloop[4].ram.r_n_6\,
      \goreg_bm.dout_i_reg[18]\(0) => \ramloop[4].ram.r_n_7\,
      \goreg_bm.dout_i_reg[18]_0\(7) => \ramloop[3].ram.r_n_0\,
      \goreg_bm.dout_i_reg[18]_0\(6) => \ramloop[3].ram.r_n_1\,
      \goreg_bm.dout_i_reg[18]_0\(5) => \ramloop[3].ram.r_n_2\,
      \goreg_bm.dout_i_reg[18]_0\(4) => \ramloop[3].ram.r_n_3\,
      \goreg_bm.dout_i_reg[18]_0\(3) => \ramloop[3].ram.r_n_4\,
      \goreg_bm.dout_i_reg[18]_0\(2) => \ramloop[3].ram.r_n_5\,
      \goreg_bm.dout_i_reg[18]_0\(1) => \ramloop[3].ram.r_n_6\,
      \goreg_bm.dout_i_reg[18]_0\(0) => \ramloop[3].ram.r_n_7\,
      \goreg_bm.dout_i_reg[19]\(0) => \ramloop[4].ram.r_n_8\,
      \goreg_bm.dout_i_reg[19]_0\(0) => \ramloop[3].ram.r_n_8\,
      \goreg_bm.dout_i_reg[27]\(7) => \ramloop[6].ram.r_n_0\,
      \goreg_bm.dout_i_reg[27]\(6) => \ramloop[6].ram.r_n_1\,
      \goreg_bm.dout_i_reg[27]\(5) => \ramloop[6].ram.r_n_2\,
      \goreg_bm.dout_i_reg[27]\(4) => \ramloop[6].ram.r_n_3\,
      \goreg_bm.dout_i_reg[27]\(3) => \ramloop[6].ram.r_n_4\,
      \goreg_bm.dout_i_reg[27]\(2) => \ramloop[6].ram.r_n_5\,
      \goreg_bm.dout_i_reg[27]\(1) => \ramloop[6].ram.r_n_6\,
      \goreg_bm.dout_i_reg[27]\(0) => \ramloop[6].ram.r_n_7\,
      \goreg_bm.dout_i_reg[27]_0\(7) => \ramloop[5].ram.r_n_0\,
      \goreg_bm.dout_i_reg[27]_0\(6) => \ramloop[5].ram.r_n_1\,
      \goreg_bm.dout_i_reg[27]_0\(5) => \ramloop[5].ram.r_n_2\,
      \goreg_bm.dout_i_reg[27]_0\(4) => \ramloop[5].ram.r_n_3\,
      \goreg_bm.dout_i_reg[27]_0\(3) => \ramloop[5].ram.r_n_4\,
      \goreg_bm.dout_i_reg[27]_0\(2) => \ramloop[5].ram.r_n_5\,
      \goreg_bm.dout_i_reg[27]_0\(1) => \ramloop[5].ram.r_n_6\,
      \goreg_bm.dout_i_reg[27]_0\(0) => \ramloop[5].ram.r_n_7\,
      \goreg_bm.dout_i_reg[28]\(0) => \ramloop[6].ram.r_n_8\,
      \goreg_bm.dout_i_reg[28]_0\(0) => \ramloop[5].ram.r_n_8\,
      \goreg_bm.dout_i_reg[36]\(7) => \ramloop[8].ram.r_n_0\,
      \goreg_bm.dout_i_reg[36]\(6) => \ramloop[8].ram.r_n_1\,
      \goreg_bm.dout_i_reg[36]\(5) => \ramloop[8].ram.r_n_2\,
      \goreg_bm.dout_i_reg[36]\(4) => \ramloop[8].ram.r_n_3\,
      \goreg_bm.dout_i_reg[36]\(3) => \ramloop[8].ram.r_n_4\,
      \goreg_bm.dout_i_reg[36]\(2) => \ramloop[8].ram.r_n_5\,
      \goreg_bm.dout_i_reg[36]\(1) => \ramloop[8].ram.r_n_6\,
      \goreg_bm.dout_i_reg[36]\(0) => \ramloop[8].ram.r_n_7\,
      \goreg_bm.dout_i_reg[36]_0\(7) => \ramloop[7].ram.r_n_0\,
      \goreg_bm.dout_i_reg[36]_0\(6) => \ramloop[7].ram.r_n_1\,
      \goreg_bm.dout_i_reg[36]_0\(5) => \ramloop[7].ram.r_n_2\,
      \goreg_bm.dout_i_reg[36]_0\(4) => \ramloop[7].ram.r_n_3\,
      \goreg_bm.dout_i_reg[36]_0\(3) => \ramloop[7].ram.r_n_4\,
      \goreg_bm.dout_i_reg[36]_0\(2) => \ramloop[7].ram.r_n_5\,
      \goreg_bm.dout_i_reg[36]_0\(1) => \ramloop[7].ram.r_n_6\,
      \goreg_bm.dout_i_reg[36]_0\(0) => \ramloop[7].ram.r_n_7\,
      \goreg_bm.dout_i_reg[37]\(0) => \ramloop[8].ram.r_n_8\,
      \goreg_bm.dout_i_reg[37]_0\(0) => \ramloop[7].ram.r_n_8\,
      \goreg_bm.dout_i_reg[45]\(7) => \ramloop[10].ram.r_n_0\,
      \goreg_bm.dout_i_reg[45]\(6) => \ramloop[10].ram.r_n_1\,
      \goreg_bm.dout_i_reg[45]\(5) => \ramloop[10].ram.r_n_2\,
      \goreg_bm.dout_i_reg[45]\(4) => \ramloop[10].ram.r_n_3\,
      \goreg_bm.dout_i_reg[45]\(3) => \ramloop[10].ram.r_n_4\,
      \goreg_bm.dout_i_reg[45]\(2) => \ramloop[10].ram.r_n_5\,
      \goreg_bm.dout_i_reg[45]\(1) => \ramloop[10].ram.r_n_6\,
      \goreg_bm.dout_i_reg[45]\(0) => \ramloop[10].ram.r_n_7\,
      \goreg_bm.dout_i_reg[45]_0\(7) => \ramloop[9].ram.r_n_0\,
      \goreg_bm.dout_i_reg[45]_0\(6) => \ramloop[9].ram.r_n_1\,
      \goreg_bm.dout_i_reg[45]_0\(5) => \ramloop[9].ram.r_n_2\,
      \goreg_bm.dout_i_reg[45]_0\(4) => \ramloop[9].ram.r_n_3\,
      \goreg_bm.dout_i_reg[45]_0\(3) => \ramloop[9].ram.r_n_4\,
      \goreg_bm.dout_i_reg[45]_0\(2) => \ramloop[9].ram.r_n_5\,
      \goreg_bm.dout_i_reg[45]_0\(1) => \ramloop[9].ram.r_n_6\,
      \goreg_bm.dout_i_reg[45]_0\(0) => \ramloop[9].ram.r_n_7\,
      \goreg_bm.dout_i_reg[46]\(0) => \ramloop[10].ram.r_n_8\,
      \goreg_bm.dout_i_reg[46]_0\(0) => \ramloop[9].ram.r_n_8\,
      \goreg_bm.dout_i_reg[54]\(7) => \ramloop[12].ram.r_n_0\,
      \goreg_bm.dout_i_reg[54]\(6) => \ramloop[12].ram.r_n_1\,
      \goreg_bm.dout_i_reg[54]\(5) => \ramloop[12].ram.r_n_2\,
      \goreg_bm.dout_i_reg[54]\(4) => \ramloop[12].ram.r_n_3\,
      \goreg_bm.dout_i_reg[54]\(3) => \ramloop[12].ram.r_n_4\,
      \goreg_bm.dout_i_reg[54]\(2) => \ramloop[12].ram.r_n_5\,
      \goreg_bm.dout_i_reg[54]\(1) => \ramloop[12].ram.r_n_6\,
      \goreg_bm.dout_i_reg[54]\(0) => \ramloop[12].ram.r_n_7\,
      \goreg_bm.dout_i_reg[54]_0\(7) => \ramloop[11].ram.r_n_0\,
      \goreg_bm.dout_i_reg[54]_0\(6) => \ramloop[11].ram.r_n_1\,
      \goreg_bm.dout_i_reg[54]_0\(5) => \ramloop[11].ram.r_n_2\,
      \goreg_bm.dout_i_reg[54]_0\(4) => \ramloop[11].ram.r_n_3\,
      \goreg_bm.dout_i_reg[54]_0\(3) => \ramloop[11].ram.r_n_4\,
      \goreg_bm.dout_i_reg[54]_0\(2) => \ramloop[11].ram.r_n_5\,
      \goreg_bm.dout_i_reg[54]_0\(1) => \ramloop[11].ram.r_n_6\,
      \goreg_bm.dout_i_reg[54]_0\(0) => \ramloop[11].ram.r_n_7\,
      \goreg_bm.dout_i_reg[55]\(0) => \ramloop[12].ram.r_n_8\,
      \goreg_bm.dout_i_reg[55]_0\(0) => \ramloop[11].ram.r_n_8\,
      \goreg_bm.dout_i_reg[63]\(7) => \ramloop[14].ram.r_n_0\,
      \goreg_bm.dout_i_reg[63]\(6) => \ramloop[14].ram.r_n_1\,
      \goreg_bm.dout_i_reg[63]\(5) => \ramloop[14].ram.r_n_2\,
      \goreg_bm.dout_i_reg[63]\(4) => \ramloop[14].ram.r_n_3\,
      \goreg_bm.dout_i_reg[63]\(3) => \ramloop[14].ram.r_n_4\,
      \goreg_bm.dout_i_reg[63]\(2) => \ramloop[14].ram.r_n_5\,
      \goreg_bm.dout_i_reg[63]\(1) => \ramloop[14].ram.r_n_6\,
      \goreg_bm.dout_i_reg[63]\(0) => \ramloop[14].ram.r_n_7\,
      \goreg_bm.dout_i_reg[63]_0\(7) => \ramloop[13].ram.r_n_0\,
      \goreg_bm.dout_i_reg[63]_0\(6) => \ramloop[13].ram.r_n_1\,
      \goreg_bm.dout_i_reg[63]_0\(5) => \ramloop[13].ram.r_n_2\,
      \goreg_bm.dout_i_reg[63]_0\(4) => \ramloop[13].ram.r_n_3\,
      \goreg_bm.dout_i_reg[63]_0\(3) => \ramloop[13].ram.r_n_4\,
      \goreg_bm.dout_i_reg[63]_0\(2) => \ramloop[13].ram.r_n_5\,
      \goreg_bm.dout_i_reg[63]_0\(1) => \ramloop[13].ram.r_n_6\,
      \goreg_bm.dout_i_reg[63]_0\(0) => \ramloop[13].ram.r_n_7\,
      \goreg_bm.dout_i_reg[9]\(7) => \ramloop[1].ram.r_n_0\,
      \goreg_bm.dout_i_reg[9]\(6) => \ramloop[1].ram.r_n_1\,
      \goreg_bm.dout_i_reg[9]\(5) => \ramloop[1].ram.r_n_2\,
      \goreg_bm.dout_i_reg[9]\(4) => \ramloop[1].ram.r_n_3\,
      \goreg_bm.dout_i_reg[9]\(3) => \ramloop[1].ram.r_n_4\,
      \goreg_bm.dout_i_reg[9]\(2) => \ramloop[1].ram.r_n_5\,
      \goreg_bm.dout_i_reg[9]\(1) => \ramloop[1].ram.r_n_6\,
      \goreg_bm.dout_i_reg[9]\(0) => \ramloop[1].ram.r_n_7\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\
    );
\ramloop[0].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized10_84\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      Q(12 downto 0) => Q(12 downto 0),
      clk => clk,
      din(1 downto 0) => din(1 downto 0)
    );
\ramloop[10].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized20_85\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[10].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(8 downto 0) => din(46 downto 38),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1)
    );
\ramloop[11].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized21_86\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(55 downto 47),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
\ramloop[12].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized22_87\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[12].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(55 downto 47),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1)
    );
\ramloop[13].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized23_88\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[13].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(7 downto 0) => din(63 downto 56),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
\ramloop[14].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized24_89\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[14].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[14].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[14].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[14].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[14].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[14].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(7 downto 0) => din(63 downto 56),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1)
    );
\ramloop[1].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized11_90\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(10 downto 2),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
\ramloop[2].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized12_91\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      DOBDO(7) => \ramloop[2].ram.r_n_0\,
      DOBDO(6) => \ramloop[2].ram.r_n_1\,
      DOBDO(5) => \ramloop[2].ram.r_n_2\,
      DOBDO(4) => \ramloop[2].ram.r_n_3\,
      DOBDO(3) => \ramloop[2].ram.r_n_4\,
      DOBDO(2) => \ramloop[2].ram.r_n_5\,
      DOBDO(1) => \ramloop[2].ram.r_n_6\,
      DOBDO(0) => \ramloop[2].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[2].ram.r_n_8\,
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(10 downto 2),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1)
    );
\ramloop[3].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized13_92\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(19 downto 11),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
\ramloop[4].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized14_93\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(19 downto 11),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1)
    );
\ramloop[5].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized15_94\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(28 downto 20),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
\ramloop[6].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized16_95\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[6].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      clk => clk,
      din(8 downto 0) => din(28 downto 20),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1)
    );
\ramloop[7].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized17_96\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[7].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(37 downto 29),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
\ramloop[8].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized18_97\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      clk => clk,
      din(8 downto 0) => din(37 downto 29),
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1)
    );
\ramloop[9].ram.r\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized19_98\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(46 downto 38),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_rd_logic is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    underflow : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    enb_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[12]\ : out STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    \cntr_en__0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gmux.gm[5].gms.ms\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    sel_pipe : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_rd_logic : entity is "rd_logic";
end effects_loop_audio_fifo2stream_v2_0_0_rd_logic;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_rd_logic is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^data_count\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \gr1.gr1_int.rfwft_n_10\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_11\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_12\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_13\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_14\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_15\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_16\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_17\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_18\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_19\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_20\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_21\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_8\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_9\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal rpntr_n_32 : STD_LOGIC;
  signal rpntr_n_33 : STD_LOGIC;
  signal rpntr_n_34 : STD_LOGIC;
  signal rpntr_n_35 : STD_LOGIC;
  signal rpntr_n_36 : STD_LOGIC;
  signal rpntr_n_37 : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  data_count(13 downto 0) <= \^data_count\(13 downto 0);
  p_7_out <= \^p_7_out\;
\gr1.gdcf.dc\: entity work.effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft
     port map (
      O(3) => \gr1.gr1_int.rfwft_n_8\,
      O(2) => \gr1.gr1_int.rfwft_n_9\,
      O(1) => \gr1.gr1_int.rfwft_n_10\,
      O(0) => \gr1.gr1_int.rfwft_n_11\,
      clk => clk,
      \cntr_en__0\ => \cntr_en__0\,
      \count_reg[11]\(3) => \gr1.gr1_int.rfwft_n_16\,
      \count_reg[11]\(2) => \gr1.gr1_int.rfwft_n_17\,
      \count_reg[11]\(1) => \gr1.gr1_int.rfwft_n_18\,
      \count_reg[11]\(0) => \gr1.gr1_int.rfwft_n_19\,
      \count_reg[13]\(1) => \gr1.gr1_int.rfwft_n_20\,
      \count_reg[13]\(0) => \gr1.gr1_int.rfwft_n_21\,
      \count_reg[7]\(3) => \gr1.gr1_int.rfwft_n_12\,
      \count_reg[7]\(2) => \gr1.gr1_int.rfwft_n_13\,
      \count_reg[7]\(1) => \gr1.gr1_int.rfwft_n_14\,
      \count_reg[7]\(0) => \gr1.gr1_int.rfwft_n_15\,
      data_count(13 downto 0) => \^data_count\(13 downto 0),
      srst => srst
    );
\gr1.gr1_int.rfwft\: entity work.effects_loop_audio_fifo2stream_v2_0_0_rd_fwft
     port map (
      E(0) => E(0),
      O(3) => \gr1.gr1_int.rfwft_n_8\,
      O(2) => \gr1.gr1_int.rfwft_n_9\,
      O(1) => \gr1.gr1_int.rfwft_n_10\,
      O(0) => \gr1.gr1_int.rfwft_n_11\,
      Q(0) => \^q\(12),
      clk => clk,
      \count_reg[11]\(3) => \gr1.gr1_int.rfwft_n_16\,
      \count_reg[11]\(2) => \gr1.gr1_int.rfwft_n_17\,
      \count_reg[11]\(1) => \gr1.gr1_int.rfwft_n_18\,
      \count_reg[11]\(0) => \gr1.gr1_int.rfwft_n_19\,
      \count_reg[12]\(1) => \gr1.gr1_int.rfwft_n_20\,
      \count_reg[12]\(0) => \gr1.gr1_int.rfwft_n_21\,
      \count_reg[7]\(3) => \gr1.gr1_int.rfwft_n_12\,
      \count_reg[7]\(2) => \gr1.gr1_int.rfwft_n_13\,
      \count_reg[7]\(1) => \gr1.gr1_int.rfwft_n_14\,
      \count_reg[7]\(0) => \gr1.gr1_int.rfwft_n_15\,
      data_count(13 downto 0) => \^data_count\(13 downto 0),
      empty => empty,
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]_0\ => p_2_out,
      \out\ => VALID,
      p_1_out => p_1_out,
      ram_empty_fb_i_reg(0) => \^p_7_out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      rd_en => rd_en,
      srst => srst
    );
\grhf.rhf\: entity work.effects_loop_audio_fifo2stream_v2_0_0_rd_handshaking_flags
     port map (
      clk => clk,
      p_1_out => p_1_out,
      underflow => underflow
    );
\grss.rsts\: entity work.effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss
     port map (
      E(0) => \^p_7_out\,
      clk => clk,
      \gmux.gm[1].gms.ms\ => rpntr_n_32,
      \gmux.gm[2].gms.ms\ => rpntr_n_33,
      \gmux.gm[3].gms.ms\ => rpntr_n_34,
      \gmux.gm[4].gms.ms\ => rpntr_n_35,
      \gmux.gm[5].gms.ms\ => rpntr_n_36,
      \gmux.gm[6].gms.ms\ => rpntr_n_37,
      \out\ => p_2_out,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      ram_empty_i_reg_1(0) => ram_empty_i_reg_0(0),
      ram_empty_i_reg_2 => \out\,
      srst => srst,
      v1_reg(5 downto 0) => \c2/v1_reg\(5 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr
     port map (
      D(0) => D(0),
      E(0) => \^p_7_out\,
      Q(12 downto 0) => \^q\(12 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => rpntr_n_32,
      \gc0.count_d1_reg[10]_0\ => rpntr_n_37,
      \gc0.count_d1_reg[12]_0\ => \gc0.count_d1_reg[12]\,
      \gc0.count_d1_reg[2]_0\ => rpntr_n_33,
      \gc0.count_d1_reg[4]_0\ => rpntr_n_34,
      \gc0.count_d1_reg[6]_0\ => rpntr_n_35,
      \gc0.count_d1_reg[8]_0\ => rpntr_n_36,
      \gmux.gm[5].gms.ms\(11 downto 0) => \gmux.gm[5].gms.ms\(11 downto 0),
      \gmux.gm[5].gms.ms_0\(11 downto 0) => \gmux.gm[5].gms.ms_0\(11 downto 0),
      \out\ => p_2_out,
      sel_pipe => sel_pipe,
      srst => srst,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      v1_reg_0(5 downto 0) => v1_reg_0(5 downto 0),
      v1_reg_1(5 downto 0) => \c2/v1_reg\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_rd_logic_6 is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    underflow : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    enb_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[12]\ : out STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    \cntr_en__0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gmux.gm[5].gms.ms\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    sel_pipe : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_rd_logic_6 : entity is "rd_logic";
end effects_loop_audio_fifo2stream_v2_0_0_rd_logic_6;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_rd_logic_6 is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^data_count\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \gr1.gr1_int.rfwft_n_10\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_11\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_12\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_13\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_14\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_15\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_16\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_17\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_18\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_19\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_20\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_21\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_8\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_9\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal rpntr_n_32 : STD_LOGIC;
  signal rpntr_n_33 : STD_LOGIC;
  signal rpntr_n_34 : STD_LOGIC;
  signal rpntr_n_35 : STD_LOGIC;
  signal rpntr_n_36 : STD_LOGIC;
  signal rpntr_n_37 : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  data_count(13 downto 0) <= \^data_count\(13 downto 0);
  p_7_out <= \^p_7_out\;
\gr1.gdcf.dc\: entity work.effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft_41
     port map (
      O(3) => \gr1.gr1_int.rfwft_n_8\,
      O(2) => \gr1.gr1_int.rfwft_n_9\,
      O(1) => \gr1.gr1_int.rfwft_n_10\,
      O(0) => \gr1.gr1_int.rfwft_n_11\,
      clk => clk,
      \cntr_en__0\ => \cntr_en__0\,
      \count_reg[11]\(3) => \gr1.gr1_int.rfwft_n_16\,
      \count_reg[11]\(2) => \gr1.gr1_int.rfwft_n_17\,
      \count_reg[11]\(1) => \gr1.gr1_int.rfwft_n_18\,
      \count_reg[11]\(0) => \gr1.gr1_int.rfwft_n_19\,
      \count_reg[13]\(1) => \gr1.gr1_int.rfwft_n_20\,
      \count_reg[13]\(0) => \gr1.gr1_int.rfwft_n_21\,
      \count_reg[7]\(3) => \gr1.gr1_int.rfwft_n_12\,
      \count_reg[7]\(2) => \gr1.gr1_int.rfwft_n_13\,
      \count_reg[7]\(1) => \gr1.gr1_int.rfwft_n_14\,
      \count_reg[7]\(0) => \gr1.gr1_int.rfwft_n_15\,
      data_count(13 downto 0) => \^data_count\(13 downto 0),
      srst => srst
    );
\gr1.gr1_int.rfwft\: entity work.effects_loop_audio_fifo2stream_v2_0_0_rd_fwft_42
     port map (
      E(0) => E(0),
      O(3) => \gr1.gr1_int.rfwft_n_8\,
      O(2) => \gr1.gr1_int.rfwft_n_9\,
      O(1) => \gr1.gr1_int.rfwft_n_10\,
      O(0) => \gr1.gr1_int.rfwft_n_11\,
      Q(0) => \^q\(12),
      clk => clk,
      \count_reg[11]\(3) => \gr1.gr1_int.rfwft_n_16\,
      \count_reg[11]\(2) => \gr1.gr1_int.rfwft_n_17\,
      \count_reg[11]\(1) => \gr1.gr1_int.rfwft_n_18\,
      \count_reg[11]\(0) => \gr1.gr1_int.rfwft_n_19\,
      \count_reg[12]\(1) => \gr1.gr1_int.rfwft_n_20\,
      \count_reg[12]\(0) => \gr1.gr1_int.rfwft_n_21\,
      \count_reg[7]\(3) => \gr1.gr1_int.rfwft_n_12\,
      \count_reg[7]\(2) => \gr1.gr1_int.rfwft_n_13\,
      \count_reg[7]\(1) => \gr1.gr1_int.rfwft_n_14\,
      \count_reg[7]\(0) => \gr1.gr1_int.rfwft_n_15\,
      data_count(13 downto 0) => \^data_count\(13 downto 0),
      empty => empty,
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]_0\ => p_2_out,
      \out\ => VALID,
      p_1_out => p_1_out,
      ram_empty_fb_i_reg(0) => \^p_7_out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      rd_en => rd_en,
      srst => srst
    );
\grhf.rhf\: entity work.effects_loop_audio_fifo2stream_v2_0_0_rd_handshaking_flags_43
     port map (
      clk => clk,
      p_1_out => p_1_out,
      underflow => underflow
    );
\grss.rsts\: entity work.effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss_44
     port map (
      E(0) => \^p_7_out\,
      clk => clk,
      \gmux.gm[1].gms.ms\ => rpntr_n_32,
      \gmux.gm[2].gms.ms\ => rpntr_n_33,
      \gmux.gm[3].gms.ms\ => rpntr_n_34,
      \gmux.gm[4].gms.ms\ => rpntr_n_35,
      \gmux.gm[5].gms.ms\ => rpntr_n_36,
      \gmux.gm[6].gms.ms\ => rpntr_n_37,
      \out\ => p_2_out,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      ram_empty_i_reg_1(0) => ram_empty_i_reg_0(0),
      ram_empty_i_reg_2 => \out\,
      srst => srst,
      v1_reg(5 downto 0) => \c2/v1_reg\(5 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr_45
     port map (
      D(0) => D(0),
      E(0) => \^p_7_out\,
      Q(12 downto 0) => \^q\(12 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => rpntr_n_32,
      \gc0.count_d1_reg[10]_0\ => rpntr_n_37,
      \gc0.count_d1_reg[12]_0\ => \gc0.count_d1_reg[12]\,
      \gc0.count_d1_reg[2]_0\ => rpntr_n_33,
      \gc0.count_d1_reg[4]_0\ => rpntr_n_34,
      \gc0.count_d1_reg[6]_0\ => rpntr_n_35,
      \gc0.count_d1_reg[8]_0\ => rpntr_n_36,
      \gmux.gm[5].gms.ms\(11 downto 0) => \gmux.gm[5].gms.ms\(11 downto 0),
      \gmux.gm[5].gms.ms_0\(11 downto 0) => \gmux.gm[5].gms.ms_0\(11 downto 0),
      \out\ => p_2_out,
      sel_pipe => sel_pipe,
      srst => srst,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      v1_reg_0(5 downto 0) => v1_reg_0(5 downto 0),
      v1_reg_1(5 downto 0) => \c2/v1_reg\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_rd_logic__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    enb_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    \gc0.count_d1_reg[12]\ : out STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \cntr_en__0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gmux.gm[5].gms.ms\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    sel_pipe : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \effects_loop_audio_fifo2stream_v2_0_0_rd_logic__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_rd_logic__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^data_count\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \gr1.gr1_int.rfwft_n_10\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_11\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_12\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_13\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_14\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_15\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_16\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_17\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_18\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_19\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_20\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_7\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_8\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_9\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal rpntr_n_32 : STD_LOGIC;
  signal rpntr_n_33 : STD_LOGIC;
  signal rpntr_n_34 : STD_LOGIC;
  signal rpntr_n_35 : STD_LOGIC;
  signal rpntr_n_36 : STD_LOGIC;
  signal rpntr_n_37 : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  data_count(13 downto 0) <= \^data_count\(13 downto 0);
  p_7_out <= \^p_7_out\;
\gr1.gdcf.dc\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft__parameterized0\
     port map (
      O(3) => \gr1.gr1_int.rfwft_n_7\,
      O(2) => \gr1.gr1_int.rfwft_n_8\,
      O(1) => \gr1.gr1_int.rfwft_n_9\,
      O(0) => \gr1.gr1_int.rfwft_n_10\,
      clk => clk,
      \cntr_en__0\ => \cntr_en__0\,
      \count_reg[11]\(3) => \gr1.gr1_int.rfwft_n_15\,
      \count_reg[11]\(2) => \gr1.gr1_int.rfwft_n_16\,
      \count_reg[11]\(1) => \gr1.gr1_int.rfwft_n_17\,
      \count_reg[11]\(0) => \gr1.gr1_int.rfwft_n_18\,
      \count_reg[13]\(1) => \gr1.gr1_int.rfwft_n_19\,
      \count_reg[13]\(0) => \gr1.gr1_int.rfwft_n_20\,
      \count_reg[7]\(3) => \gr1.gr1_int.rfwft_n_11\,
      \count_reg[7]\(2) => \gr1.gr1_int.rfwft_n_12\,
      \count_reg[7]\(1) => \gr1.gr1_int.rfwft_n_13\,
      \count_reg[7]\(0) => \gr1.gr1_int.rfwft_n_14\,
      data_count(13 downto 0) => \^data_count\(13 downto 0)
    );
\gr1.gr1_int.rfwft\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_rd_fwft__parameterized0\
     port map (
      E(0) => E(0),
      O(3) => \gr1.gr1_int.rfwft_n_7\,
      O(2) => \gr1.gr1_int.rfwft_n_8\,
      O(1) => \gr1.gr1_int.rfwft_n_9\,
      O(0) => \gr1.gr1_int.rfwft_n_10\,
      Q(0) => \^q\(12),
      clk => clk,
      \count_reg[11]\(3) => \gr1.gr1_int.rfwft_n_15\,
      \count_reg[11]\(2) => \gr1.gr1_int.rfwft_n_16\,
      \count_reg[11]\(1) => \gr1.gr1_int.rfwft_n_17\,
      \count_reg[11]\(0) => \gr1.gr1_int.rfwft_n_18\,
      \count_reg[12]\(1) => \gr1.gr1_int.rfwft_n_19\,
      \count_reg[12]\(0) => \gr1.gr1_int.rfwft_n_20\,
      \count_reg[7]\(3) => \gr1.gr1_int.rfwft_n_11\,
      \count_reg[7]\(2) => \gr1.gr1_int.rfwft_n_12\,
      \count_reg[7]\(1) => \gr1.gr1_int.rfwft_n_13\,
      \count_reg[7]\(0) => \gr1.gr1_int.rfwft_n_14\,
      data_count(13 downto 0) => \^data_count\(13 downto 0),
      empty => empty,
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \gc0.count_d1_reg[12]\ => \gc0.count_d1_reg[12]\,
      \gpregsm1.curr_fwft_state_reg[0]_0\ => \gpregsm1.curr_fwft_state_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => p_2_out,
      \out\ => VALID,
      ram_empty_fb_i_reg(0) => \^p_7_out\,
      rd_en => rd_en,
      sel_pipe => sel_pipe
    );
\grss.rsts\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss__parameterized0\
     port map (
      E(0) => \^p_7_out\,
      clk => clk,
      \gmux.gm[1].gms.ms\ => rpntr_n_32,
      \gmux.gm[2].gms.ms\ => rpntr_n_33,
      \gmux.gm[3].gms.ms\ => rpntr_n_34,
      \gmux.gm[4].gms.ms\ => rpntr_n_35,
      \gmux.gm[5].gms.ms\ => rpntr_n_36,
      \gmux.gm[6].gms.ms\ => rpntr_n_37,
      \out\ => p_2_out,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      ram_empty_i_reg_1(0) => ram_empty_i_reg_0(0),
      ram_empty_i_reg_2 => \out\,
      v1_reg(5 downto 0) => \c2/v1_reg\(5 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.\effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr__parameterized0\
     port map (
      D(0) => D(0),
      E(0) => \^p_7_out\,
      Q(12 downto 0) => \^q\(12 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => rpntr_n_32,
      \gc0.count_d1_reg[10]_0\ => rpntr_n_37,
      \gc0.count_d1_reg[2]_0\ => rpntr_n_33,
      \gc0.count_d1_reg[4]_0\ => rpntr_n_34,
      \gc0.count_d1_reg[6]_0\ => rpntr_n_35,
      \gc0.count_d1_reg[8]_0\ => rpntr_n_36,
      \gmux.gm[5].gms.ms\(11 downto 0) => \gmux.gm[5].gms.ms\(11 downto 0),
      \gmux.gm[5].gms.ms_0\(11 downto 0) => \gmux.gm[5].gms.ms_0\(11 downto 0),
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      v1_reg_0(5 downto 0) => v1_reg_0(5 downto 0),
      v1_reg_1(5 downto 0) => \c2/v1_reg\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_rd_logic__parameterized0_76\ is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    enb_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    \gc0.count_d1_reg[12]\ : out STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \cntr_en__0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gmux.gm[5].gms.ms\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    sel_pipe : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_rd_logic__parameterized0_76\ : entity is "rd_logic";
end \effects_loop_audio_fifo2stream_v2_0_0_rd_logic__parameterized0_76\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_rd_logic__parameterized0_76\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^data_count\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \gr1.gr1_int.rfwft_n_10\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_11\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_12\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_13\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_14\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_15\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_16\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_17\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_18\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_19\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_20\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_7\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_8\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_9\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal rpntr_n_32 : STD_LOGIC;
  signal rpntr_n_33 : STD_LOGIC;
  signal rpntr_n_34 : STD_LOGIC;
  signal rpntr_n_35 : STD_LOGIC;
  signal rpntr_n_36 : STD_LOGIC;
  signal rpntr_n_37 : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  data_count(13 downto 0) <= \^data_count\(13 downto 0);
  p_7_out <= \^p_7_out\;
\gr1.gdcf.dc\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft__parameterized0_118\
     port map (
      O(3) => \gr1.gr1_int.rfwft_n_7\,
      O(2) => \gr1.gr1_int.rfwft_n_8\,
      O(1) => \gr1.gr1_int.rfwft_n_9\,
      O(0) => \gr1.gr1_int.rfwft_n_10\,
      clk => clk,
      \cntr_en__0\ => \cntr_en__0\,
      \count_reg[11]\(3) => \gr1.gr1_int.rfwft_n_15\,
      \count_reg[11]\(2) => \gr1.gr1_int.rfwft_n_16\,
      \count_reg[11]\(1) => \gr1.gr1_int.rfwft_n_17\,
      \count_reg[11]\(0) => \gr1.gr1_int.rfwft_n_18\,
      \count_reg[13]\(1) => \gr1.gr1_int.rfwft_n_19\,
      \count_reg[13]\(0) => \gr1.gr1_int.rfwft_n_20\,
      \count_reg[7]\(3) => \gr1.gr1_int.rfwft_n_11\,
      \count_reg[7]\(2) => \gr1.gr1_int.rfwft_n_12\,
      \count_reg[7]\(1) => \gr1.gr1_int.rfwft_n_13\,
      \count_reg[7]\(0) => \gr1.gr1_int.rfwft_n_14\,
      data_count(13 downto 0) => \^data_count\(13 downto 0)
    );
\gr1.gr1_int.rfwft\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_rd_fwft__parameterized0_119\
     port map (
      E(0) => E(0),
      O(3) => \gr1.gr1_int.rfwft_n_7\,
      O(2) => \gr1.gr1_int.rfwft_n_8\,
      O(1) => \gr1.gr1_int.rfwft_n_9\,
      O(0) => \gr1.gr1_int.rfwft_n_10\,
      Q(0) => \^q\(12),
      clk => clk,
      \count_reg[11]\(3) => \gr1.gr1_int.rfwft_n_15\,
      \count_reg[11]\(2) => \gr1.gr1_int.rfwft_n_16\,
      \count_reg[11]\(1) => \gr1.gr1_int.rfwft_n_17\,
      \count_reg[11]\(0) => \gr1.gr1_int.rfwft_n_18\,
      \count_reg[12]\(1) => \gr1.gr1_int.rfwft_n_19\,
      \count_reg[12]\(0) => \gr1.gr1_int.rfwft_n_20\,
      \count_reg[7]\(3) => \gr1.gr1_int.rfwft_n_11\,
      \count_reg[7]\(2) => \gr1.gr1_int.rfwft_n_12\,
      \count_reg[7]\(1) => \gr1.gr1_int.rfwft_n_13\,
      \count_reg[7]\(0) => \gr1.gr1_int.rfwft_n_14\,
      data_count(13 downto 0) => \^data_count\(13 downto 0),
      empty => empty,
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \gc0.count_d1_reg[12]\ => \gc0.count_d1_reg[12]\,
      \gpregsm1.curr_fwft_state_reg[0]_0\ => \gpregsm1.curr_fwft_state_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => p_2_out,
      \out\ => VALID,
      ram_empty_fb_i_reg(0) => \^p_7_out\,
      rd_en => rd_en,
      sel_pipe => sel_pipe
    );
\grss.rsts\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss__parameterized0_120\
     port map (
      E(0) => \^p_7_out\,
      clk => clk,
      \gmux.gm[1].gms.ms\ => rpntr_n_32,
      \gmux.gm[2].gms.ms\ => rpntr_n_33,
      \gmux.gm[3].gms.ms\ => rpntr_n_34,
      \gmux.gm[4].gms.ms\ => rpntr_n_35,
      \gmux.gm[5].gms.ms\ => rpntr_n_36,
      \gmux.gm[6].gms.ms\ => rpntr_n_37,
      \out\ => p_2_out,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      ram_empty_i_reg_1(0) => ram_empty_i_reg_0(0),
      ram_empty_i_reg_2 => \out\,
      v1_reg(5 downto 0) => \c2/v1_reg\(5 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.\effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr__parameterized0_121\
     port map (
      D(0) => D(0),
      E(0) => \^p_7_out\,
      Q(12 downto 0) => \^q\(12 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => rpntr_n_32,
      \gc0.count_d1_reg[10]_0\ => rpntr_n_37,
      \gc0.count_d1_reg[2]_0\ => rpntr_n_33,
      \gc0.count_d1_reg[4]_0\ => rpntr_n_34,
      \gc0.count_d1_reg[6]_0\ => rpntr_n_35,
      \gc0.count_d1_reg[8]_0\ => rpntr_n_36,
      \gmux.gm[5].gms.ms\(11 downto 0) => \gmux.gm[5].gms.ms\(11 downto 0),
      \gmux.gm[5].gms.ms_0\(11 downto 0) => \gmux.gm[5].gms.ms_0\(11 downto 0),
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      v1_reg_0(5 downto 0) => v1_reg_0(5 downto 0),
      v1_reg_1(5 downto 0) => \c2/v1_reg\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_wr_logic is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    overflow : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cntr_en__0\ : out STD_LOGIC;
    ena_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \gcc0.gc0.count_d1_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFOTX_WR_EN_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    FIFOTX_WR_EN_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    FIFOTX_WR_EN_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    VALID : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \gmux.gm[6].gms.ms_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_wr_logic : entity is "wr_logic";
end effects_loop_audio_fifo2stream_v2_0_0_wr_logic;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_wr_logic is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \gwss.wsts_n_3\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \out\ <= \^out\;
\gwhf.whf\: entity work.effects_loop_audio_fifo2stream_v2_0_0_wr_handshaking_flags
     port map (
      clk => clk,
      \gof.gof1.overflow_i_reg_0\ => \gwss.wsts_n_3\,
      overflow => overflow
    );
\gwss.wsts\: entity work.effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss
     port map (
      FIFOTX_WR_EN_reg => FIFOTX_WR_EN_reg,
      FIFOTX_WR_EN_reg_0(1 downto 0) => FIFOTX_WR_EN_reg_0(1 downto 0),
      FIFOTX_WR_EN_reg_1(0) => FIFOTX_WR_EN_reg_1(0),
      Q(0) => \^q\(12),
      VALID => VALID,
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      \cntr_en__0\ => \cntr_en__0\,
      ena_array(0) => ena_array(0),
      full => full,
      \gmux.gm[6].gms.ms\(5 downto 0) => \gmux.gm[6].gms.ms\(5 downto 0),
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 0),
      \out\ => \^out\,
      p_17_out => p_17_out,
      p_7_out => p_7_out,
      ram_full_fb_i_reg_0 => \gwss.wsts_n_3\,
      rd_en => rd_en,
      srst => srst,
      v1_reg(0) => \c0/v1_reg\(6),
      v1_reg_0(0) => \c1/v1_reg\(6),
      wr_en => wr_en
    );
wpntr: entity work.effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr
     port map (
      D(11 downto 0) => D(11 downto 0),
      Q(12 downto 0) => \^q\(12 downto 0),
      clk => clk,
      ena_array(0) => ena_array(1),
      \gcc0.gc0.count_d1_reg[12]_0\(0) => \gcc0.gc0.count_d1_reg[12]\(0),
      \gcc0.gc0.count_d1_reg[12]_1\ => \gcc0.gc0.count_d1_reg[12]_0\,
      \gmux.gm[6].gms.ms\(0) => \gmux.gm[6].gms.ms_1\(0),
      \gmux.gm[6].gms.ms_0\(0) => \gmux.gm[6].gms.ms_2\(0),
      \out\ => \^out\,
      p_17_out => p_17_out,
      srst => srst,
      v1_reg(0) => \c0/v1_reg\(6),
      v1_reg_0(0) => \c1/v1_reg\(6),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_wr_logic_7 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    overflow : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cntr_en__0\ : out STD_LOGIC;
    ena_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \gcc0.gc0.count_d1_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    VALID : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \gmux.gm[6].gms.ms_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_wr_logic_7 : entity is "wr_logic";
end effects_loop_audio_fifo2stream_v2_0_0_wr_logic_7;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_wr_logic_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \gwss.wsts_n_3\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \out\ <= \^out\;
\gwhf.whf\: entity work.effects_loop_audio_fifo2stream_v2_0_0_wr_handshaking_flags_36
     port map (
      clk => clk,
      \gof.gof1.overflow_i_reg_0\ => \gwss.wsts_n_3\,
      overflow => overflow
    );
\gwss.wsts\: entity work.effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss_37
     port map (
      Q(0) => \^q\(12),
      VALID => VALID,
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      \cntr_en__0\ => \cntr_en__0\,
      ena_array(0) => ena_array(0),
      full => full,
      \gmux.gm[6].gms.ms\(5 downto 0) => \gmux.gm[6].gms.ms\(5 downto 0),
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 0),
      \out\ => \^out\,
      p_17_out => p_17_out,
      p_7_out => p_7_out,
      ram_full_fb_i_reg_0 => \gwss.wsts_n_3\,
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg,
      ram_full_fb_i_reg_2(1 downto 0) => ram_full_fb_i_reg_0(1 downto 0),
      ram_full_fb_i_reg_3(0) => ram_full_fb_i_reg_1(0),
      rd_en => rd_en,
      srst => srst,
      v1_reg(0) => \c0/v1_reg\(6),
      v1_reg_0(0) => \c1/v1_reg\(6),
      wr_en => wr_en
    );
wpntr: entity work.effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr_38
     port map (
      D(11 downto 0) => D(11 downto 0),
      Q(12 downto 0) => \^q\(12 downto 0),
      clk => clk,
      ena_array(0) => ena_array(1),
      \gcc0.gc0.count_d1_reg[12]_0\(0) => \gcc0.gc0.count_d1_reg[12]\(0),
      \gcc0.gc0.count_d1_reg[12]_1\ => \gcc0.gc0.count_d1_reg[12]_0\,
      \gmux.gm[6].gms.ms\(0) => \gmux.gm[6].gms.ms_1\(0),
      \gmux.gm[6].gms.ms_0\(0) => \gmux.gm[6].gms.ms_2\(0),
      \out\ => \^out\,
      p_17_out => p_17_out,
      srst => srst,
      v1_reg(0) => \c0/v1_reg\(6),
      v1_reg_0(0) => \c1/v1_reg\(6),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_wr_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cntr_en__0\ : out STD_LOGIC;
    ena_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \gcc0.gc0.count_d1_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    VALID : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \gmux.gm[6].gms.ms_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \effects_loop_audio_fifo2stream_v2_0_0_wr_logic__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_wr_logic__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^out\ : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \out\ <= \^out\;
\gwss.wsts\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss__parameterized0\
     port map (
      Q(0) => \^q\(12),
      VALID => VALID,
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      \cntr_en__0\ => \cntr_en__0\,
      ena_array(0) => ena_array(0),
      full => full,
      \gmux.gm[6].gms.ms\(5 downto 0) => \gmux.gm[6].gms.ms\(5 downto 0),
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 0),
      \out\ => \^out\,
      p_17_out => p_17_out,
      p_7_out => p_7_out,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      ram_full_fb_i_reg_1(0) => ram_full_fb_i_reg_0(0),
      ram_full_fb_i_reg_2(1 downto 0) => ram_full_fb_i_reg_1(1 downto 0),
      ram_full_fb_i_reg_3(0) => ram_full_fb_i_reg_2(0),
      rd_en => rd_en,
      v1_reg(0) => \c0/v1_reg\(6),
      v1_reg_0(0) => \c1/v1_reg\(6),
      wr_en => wr_en
    );
wpntr: entity work.\effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr__parameterized0\
     port map (
      D(11 downto 0) => D(11 downto 0),
      Q(12 downto 0) => \^q\(12 downto 0),
      clk => clk,
      ena_array(0) => ena_array(1),
      \gcc0.gc0.count_d1_reg[12]_0\(0) => \gcc0.gc0.count_d1_reg[12]\(0),
      \gcc0.gc0.count_d1_reg[12]_1\ => \gcc0.gc0.count_d1_reg[12]_0\,
      \gmux.gm[6].gms.ms\(0) => \gmux.gm[6].gms.ms_1\(0),
      \gmux.gm[6].gms.ms_0\(0) => \gmux.gm[6].gms.ms_2\(0),
      \out\ => \^out\,
      p_17_out => p_17_out,
      v1_reg(0) => \c0/v1_reg\(6),
      v1_reg_0(0) => \c1/v1_reg\(6),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_wr_logic__parameterized0_77\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cntr_en__0\ : out STD_LOGIC;
    ena_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \gcc0.gc0.count_d1_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_l_r_float_wr_en_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_l_r_float_wr_en_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_l_r_float_wr_en_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_l_r_float_wr_en_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gmux.gm[6].gms.ms_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    VALID : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \gmux.gm[6].gms.ms_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[6].gms.ms_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_wr_logic__parameterized0_77\ : entity is "wr_logic";
end \effects_loop_audio_fifo2stream_v2_0_0_wr_logic__parameterized0_77\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_wr_logic__parameterized0_77\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^out\ : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \out\ <= \^out\;
\gwss.wsts\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss__parameterized0_114\
     port map (
      Q(0) => \^q\(12),
      VALID => VALID,
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      \cntr_en__0\ => \cntr_en__0\,
      ena_array(0) => ena_array(0),
      full => full,
      \gmux.gm[6].gms.ms\(5 downto 0) => \gmux.gm[6].gms.ms\(5 downto 0),
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gmux.gm[6].gms.ms_0\(5 downto 0),
      \out\ => \^out\,
      p_17_out => p_17_out,
      p_7_out => p_7_out,
      rd_en => rd_en,
      rx_l_r_float_wr_en_reg => rx_l_r_float_wr_en_reg,
      rx_l_r_float_wr_en_reg_0(0) => rx_l_r_float_wr_en_reg_0(0),
      rx_l_r_float_wr_en_reg_1(1 downto 0) => rx_l_r_float_wr_en_reg_1(1 downto 0),
      rx_l_r_float_wr_en_reg_2(0) => rx_l_r_float_wr_en_reg_2(0),
      v1_reg(0) => \c0/v1_reg\(6),
      v1_reg_0(0) => \c1/v1_reg\(6),
      wr_en => wr_en
    );
wpntr: entity work.\effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr__parameterized0_115\
     port map (
      D(11 downto 0) => D(11 downto 0),
      Q(12 downto 0) => \^q\(12 downto 0),
      clk => clk,
      ena_array(0) => ena_array(1),
      \gcc0.gc0.count_d1_reg[12]_0\(0) => \gcc0.gc0.count_d1_reg[12]\(0),
      \gcc0.gc0.count_d1_reg[12]_1\ => \gcc0.gc0.count_d1_reg[12]_0\,
      \gmux.gm[6].gms.ms\(0) => \gmux.gm[6].gms.ms_1\(0),
      \gmux.gm[6].gms.ms_0\(0) => \gmux.gm[6].gms.ms_2\(0),
      \out\ => \^out\,
      p_17_out => p_17_out,
      v1_reg(0) => \c0/v1_reg\(6),
      v1_reg_0(0) => \c1/v1_reg\(6),
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
ElyYT/ol3zkZvg8fWhrjdf3uK2PZSGD4AAYIENLvkuFzlAmjg53+uTQ5ZNj4bw1WFPviX0FvqGGF
qcjLa4FjMw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ZrYE6qdig7CW0pE14KddIQ+GM8foYz2H9SYt53t7I6wXiUJ4Z6s2rFO0Xo4bVZBoTcaS2qyYn+Hr
rghkO3dxWQULFWPOjVqw5VCla0L28mLl5foiW8aK7TxGQdBe7+u3k3SCU0Ad5NAXs2U+XlqI3qtj
B+vfYiqi/Ihfu01PmWY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sX7FU//KasyXlTTDUQph+6VwZVNCxSFd7rRWscuHSHPkusM38I72SiwvvKy0toTl1NHJOmJgptBX
cLR8qjZoBBJQ9BuNB6jbRbJxVnvrMXr4mwrxIYCnPtSxKs8yPqa/cqcg+RJretiycd/s38ieBWTr
HMmUgOB307twd8UcPNoi77O95lvgjAPCGYlVYhZW0foCuZAGXoZB8LAyNbl8kmJhn5EBfayZrnOd
DopbhcJtr8yzM5U1lVM4EUhC+mQPGz1+7xH5IuFFnIeTPu8hGJ10BRCU0JgbtrH+HgGXYgC28gaY
0lHOi/JUyTNtn5Pu8D2roUO4h4JeIXd7z3nzCQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ncj4kPLDW2tS6/DT3yXuC8NIHwPXCxdhXqUY1Bh+KeEmAagJomU2OnAJyLSLNemU3Y34j9lnD4SD
yFji2ovHe6gnONTd0GNLmeVw1Z7kYPT2+PQrzobs/cgTdM4VGZpX/Ck75XIQkghawfEKOotsd10A
lReQtXayYHjwn/nFi62bteT+Sw64h6marqa1WY1Oj682bMWEDhW5IO3XJs74+zjicERbhRL3OoJh
5PR0rs/mzhjVG8YR4a7E3FfGCNzoMCCuiOpZmaBeA0oXZrzJgHE/DjfrkVePnN9xvgRdgy4MX0JW
AM40L0jyFcHQdRA9d/VqFkmRYGk6gi9LsoFUIQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
frqhZk6zEcvUzrBxPv/3BBHhQxyCZ3nhG4DoP0bVIY/cSzE7+8z6y22bAcH/FNTQ7hpY8BophtBw
4xfPnQrQfnIfzSzdj9iRBzpwJ6wDg99sZ5tfm5w4PU/KDGxvL/3XwsLYt4hly6tep17pwEFtMPmh
0LX5V2PQ+clnEkCyrln8hqEJem08JEH7niEWo0xxIJ+AcWyEnT9YdVT8kcDURKGAxzcvnpIdsO2n
gEhFp9GL9dFb0v6vv/zmmVYA5c0Syo3+3vyuO+8jLPJEiYljJv4e/5Zhu5PaIjXDZgd7gGikO525
PIwh9VOJCmNNXdyc/bn7eCFGLP3kbj4YbEMxBw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
TsCVzzohwrUzgezcupyUHEOHhLR+BnC42BHYvJsj0x6QgQ6ajZLiBzBytTrY5z364ld7PW2P5W81
gdvaLlhAYt7Na83tk/9ShATSqqUUbDT9tf9uT+XiQlcjop+XDLXmzx7zsT9VKHIh5MIq3vMjnXka
OGdHMIT6Ez42XIoZiZk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O/xPh9QANG/pVhUXuBubkh9qT3/3K+yctHu7jFwZsiiV+qeWqSlbgdpi/jz1W6xLrThPeHvdUkub
dG43pbclEUNg7rmdBQResKHizUObqIqkKnVSkHa3y7OcD0V6jh5hA6MX0LR1UzsON5QIErfd7ovN
iTInHraZyp5EiGRCuG8nL/kWZCbvRPRA8ijO67se11atrasqXz7TcGPR3EvC4OazYxycdBKyFeAJ
GvhAH9XgJeV7vKAwb9FlatuSmn9G8qGk1+qd5L9yppXJXU8DJZaYAjqGAyhrQfTVEhbxftPoZESr
lEWHQOwjmT0nzZdUo8QlZ3B/RWRaV2JZFNbvrw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
AyOQr3uWQmVG4wfH+FxYPyi9mK07+j2GzhYG/D/TMAcxcsfD7xzVOXreySKwA3cqmo9w07wquA9C
YLe74vxmcLefePXB+sWQecjRd9387T7QvWaiFZjuG4nP0K+06Arc3fwJPzmYXwTiTKvMdushqx7A
2i0izvKD/0yeNqKK+d2MZwGjgd9/HgTe4oeLJRlXW+ZeR11pT5XXg3cuFmULFJ6kpNC0BMBdiq1p
ryS2JJ4TWWy9H068pfWDooYmq+BwEg4yC2MB6r8GIMtNc9fy7c9C7Dv/n83IC5r4vxr+r91Enz2m
WcQsmmhbBEHpQiPu8hTOzZb9VDVn/ZArADknCw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MxTU+2nqiJltJyWidSvTtmxJhGksgQnEdsSz18gRmbHdHvS/qMwLJVetKSPUFqRqnSUNbg7kXKpx
w9YlfimtHUYCVA9krjUhsHRUwkKWj9cBsg2Y/ByjyX5ETbeJ1Ahzi0yVxVm8XuIVl/P90knvtcF8
yVfOZFeZGn6+VkL4x7OOjNtCZVMIAmD3j5rTzXRuUp7KvHXRiH4CooYMGPA94GurL8Ujiw4qbwFH
i9Uxkaopk/YmhaYxOtmCL7iLo8qhEyy2iBGaq4FF1DjS8gjUz+YfN6Zp7vpYKjUSYbZ1RM8h299i
4YV1FeNg5qAV/x6/FjFfQQXtp05+qNyQse3ebg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 85920)
`protect data_block
Sg3yKcEyBNRB7CMRGcIBtZ+1KLmbjli4UJNNJurHTBkciF40lk6JG8w9I5/SZ+VbXBX6yE5cTgw/
kI43/LE36jXN46tJzftaQziHcWn41cdsepnGlBc2WAKj3yP0YNH0l2Kez6afMDhOX7CZOSPzNy8O
SkxvxEKb126pRCTWONPeuF/21R1LJThXTnertj7VcTCZq/642K8Bjt49BYyLxVgIVSU45sfozEST
DKSbju4kpC1ew7QG5oQ9wardoh3IUSRxWcMNVxJQu+oUI6yFqsJMd7MJTxfvqJ4/54xUGD/T0OkS
8JyeaT4vgJ7B/V2l/uiiOoUFZK/8xR4789xeZ108D7W4xKtOkwi+a70QikzWJkKG9XedwZ7nNMZL
3WMMETUQ2SQu9x8FLTYylpoegz0DJfTWQ6EvIS/lI0lLsdr6OODHLZ3BC7uWeIyg6KGQqQWA95Ap
R+mHmZF9PyN5jQBDK5nH+jUGDlQyt/edTLiaVHBtaQ9a5ShDEtFmJcoC+Scugv2XoQ0nLsvn2BTP
Z1g0zZASRXAJ2LQ59cuwzMTqqEMr+C3ezaZn6k9KzvWmgqmXPCqlndcZazZoTIIlu+J0aegTMkvI
dBgWjRO3GNMJTUJzIj+m/2RcMgT0qZ+hHMsIsvgGj8htuVUb/xnrBoS7cqBCGfcrNLSLYkzFusYY
KajMuIOO56FgG6Sv5H+HF2JhMSK1MA0u1zmiYzSrzEXDb6I74z/XqFQMoeZLDR16uKg/79PXqHsf
cLykTw4cvEq8blhbjCsieoYWPy/zY5d1idiHk2shmCs18twFjd9boFBPv0CtokBqGfK9ERCRN0ds
Qo23lDRRVnJPRICHe2m2HFM0Lbqktw5P2YsLLiQcGXvOcwMZGFLWIUHD9eNp7xSmCUUp5FdLTFsj
9Xh//8kPONz4CjDKkQ/IRsa4cjQs6ZGWjqk2eaYRi5L+cZ3HkGOIHZ7IgvvS7BY6SYVY0coDnpp5
HFSOOYNUe6i6ABmEzA/JovDRL/d66wBUMB+7nathOTYi9GI0vEkISTFSK3YLgK+QYy9zGodaGLXH
/4v8A6Ch+47rtbi7IHVQCrSxTfeEPWFlb1plE0SVZghRWRaiIao1jrhQMAFgwXerks658Ox0ZMsH
XMBpBA5NOJfb8Ha4NKQUNYCUu067I0uZ1OKZffnx1YJf8gyUISiBBfi9CB3wV0vFr05hFffXe1tB
Euu+woNveuRU5daC92BKPb+R9eJGpVajUTESZVcaGE8MPfz2SK+P7LfSrXs2oquysQoIzJepsvFo
0f5IO48U8egYMyd4VUc4k3SuDcjHKNu8jVV2I/XqWYWC/agMivZTQEKmzPy8/XGjVFiFja5pfKI4
Ali1l3FPr+tliWN2IccvF8LgxiHHXDf+T5nrPQlMt+eiFl0NrDr2hoDd7o9ZEIjACy0HjGgS4LgP
JwuWVRmPZiShHvvsRNACDFAyba5LZMnTYakVkfgNIqj6NOEK+f2Z+cEw3pB0b/6fY2fb8JFIOQ+s
AD2gTNWvaNLF2uffjIUtGT9FvD0Zsv7uin/VCx+iotBShPSKUh3dMvAR78E1a4mpiad8UH5/GRCw
p2SCRzBKkCTOd3OBd2OtM6k9LTm3gg+i0ZtiDhM1zHAXaiP/S8N0XI233gHjU6HllPable+e8r/6
nTBdSqoOChBEAwf+ZXl5QkXjSzpr3ZCpVsKElSGOY9V/+cmmpWh5CyZebASfzg40OS4VUg/O2e9y
1xm8wb3/3kqkHFnqqtqdP4oyggcC6yDHrXuuAYhi/PGovw+oxkzHPXZqYhsG/VyYSDhaYEyd1MxC
APgALrI8EP+aXesVo+nPfiGviRKVJERp2VQRh82bNCVpVMPqUFYJXax46wi79Z3Jzt8z2rF9A9ji
3b56+0+8NT5SJTHagJ1KYzWu4cVOJLG8D++AhGGdFv6dCV5neTQAXBYoGUUEYy1K3voHMMNNKvew
mwvfbGEs2mHbWBUYEznwoYOne/Vq3Y8zxvdpN9pce2nR8iI7gQlBvaxpld0H7Q5IIM8/Mu3pglSp
8cXXJOiVfgIGluSkNQr+iglKItLX2wmyVMcCcPAXNtaE+wcrNoGfSpcUeGMSwMXHZxH74juOcbIS
9i3juj7deeGriRolCaI+nO1Xpf5VmRMYhqaOk5wwfa2UTRFL2kWCNAzY1cz4yilv58DTnMqR2yB9
8hnaRX0AqojgqB/JBqoRX7z4fHmsfZFi+W3TBt80vctVj2YIYFquErhlVulPhSt2ppcSgzKZcCNH
G/VJpv9cgqrllFulmwxNtAef8Fsjz545YGU5CrSoym5uedgiDmp6slTs7kwhEHSAeM86Bftd7CYj
aM4RXGt8q9kH5HfOytD7/kE9NyuJEfF4s7g8HeczzkLrjZn/vrFhyEwnI+uAps+HdD3b1e0oIyEH
TZ358Tp039lVgd8OIO/tAJuV3laDynUbOp/vGxTqHUZ+tnqYQhCwZtXnsAMqPVWkQgvmJSnmcYIQ
aPYF2kuJeEZi+cvf3S1O1G3c0ibYtaLS8yS45ghgg+clyir8/inuvFn2SgOCxFzb8HbSJfugRqpj
aMelU+AnTn23pZB2i8Eln7Zs8PLbs8xB52AfzSOoXnC57f5Nlaqgkn6QT9EMOBG0xBCx0qr0gVrf
EukupxsJynEfgLrfHKl+ezJNF4VVz5Ms0P6c9gm7jy6IfGpOWlGZ1PzEEnYQXaOuSbHeDtxr0LnB
bMcdgHnDebp5BbDFE3gVV+bjeIOSEg6gHaaetf1RQiG1dEMZXrPjyfQ146uWSj/bPe8nr+ru3pyh
VdIGixsn3Uwj7l2zWLOJ5iZaoDj60Uhg+XsmKgmHWcYlFAUJbck7k2yMVhMAdonF/BAQBMALBi/7
vcJqtqzN5ehv9qFqkSbTViLXzEsWOWxcGgZVguyxy/LYzjQQcvyeYktb9jFAZqRIZZ+VUog5g7mR
fVaVz5l46+E+ajxImAkIDOg9PrmFi+TSv9NRTa+moAIDtmpPsH2giRs+e78NXLwsPXawksOBs8wU
A0cE8r0T0Y1uRiCcJRRTjRQWxyvsKPj2HUHJ18Xp3Sb1TaaaFGIPAy9rafbmKtXkMIDTiCOZAI+b
0M3Fg4b/deq2+0BAPI3ZRdStd8rs/SV9AWSkNOnrTSwX/CJzXJ+xcELwP0cU8V7JqMCclJtbH3Nx
MWZ7hgeNgSYptPkCSkv5257SjmmlhvsiX5sDcr8UjFCmMH0m16Hb3PvTn2MWHltTDQwTZ9fF7+ia
AgY/FJ3M0JJX65JKoq+LEnTEMloPGLwv40pUCvgeBdOKu1QpZCr5Cx8zx6CIbmYMsUgfJtsSgx1e
kzFJ+pJWyKwkDxFtpiXutALL319U+VZX6lK1ZPAFY5M1wfAdknzIhqL2ty9BIScNbv9cGZ0D+Wnh
sugiR4380BDH2q4u0Y4lBFo3H8Cj4/U9ABAcnkVL+3fnm0vzikyC/NTJyrXw6moYyhpD2xDt4TWI
JIPgAsEgKKqaedNulNTyrmYAQK2/+Nixl1XqT/ehwY70OTbZvPIvtF63ilLdPUuRqfkyZBxUWe3w
ngamMAn1wQn2ZIpHJu27ZVXwCG43C1evWh9aA4/9hMB7QQiOWqdeHDCbwl3kvYynFfdhYM1W0Bcj
PtmOb831AlKuU5h+0FD+BUbwYUGM6Pwjeu/r8zTnw0Q5zTKR8po/qhkBC0chlpvHyELzN+gs+1LH
ipeuTNoZX8fIz4+4rtKnjn1pppszwnfPi2A5aq2lfjjHa3MAOC7pFwu9zGKBhqFcDDYuIeAYxjqw
ueILysVkwBw2huHdcpLN4CsAw+VxK0usqRYCO2V5nfAFZc5KMN7htXSyZBn+CRgE7EebUW1VF3vW
oV19R0n4CWsPrfkgi6d3PiLuBx41LvFLIxNGj3xQ81hBjZ5KMVk2UVCJKdoHB1AzreFNu6qRJNW2
jxNo3rSl0VYrrAjFh6aeGUpU18+MLnQBtxzyJ9DQzAGwR6aTW2x+jfQGawLgJBP+0UIn6a2698Jb
ChhvUfv4pwL+x8ZxmTNrpFbHeo6a/zw3Jx07uYDKd1ilaEQmViqb1TMv4tFf1huR5RJ1rULKuohM
J+IH5lbUixSB//SKw1gi59ZSe6BHVl4XO871GmGosTmH5e/oLnoMV7LmTMf7FNg5BZQO7izVw6xD
YKBIAxUFh4mg5mHkID6ZTJUcQoKZAzL+SdB+lxuwaC8BhBGUK3zj7WJVi9K4e/+ULV6Yc/k92Uby
VDLjDD9bkleqpEUKcmuuW3boYbveKwoG7MSppw1eMSUuIkf2FUnAq+R7VqFPapfO6Rp0gjGOXolm
2rIXRj0yxnE3eC6/2vu6ic2PSh7ElNC0oHSQgl2a0loXtfkosAOXHdIWnsPjYdlJ3MAjFEzzpFWd
NxBoxpx9I9Elu8ImXSnsGRy52PSkROw/zAGwmsW1kf5sAR0EvalSIiFmWEAJoOwSnfTO22umMhdk
WQJMLUhXeki6IQKMQyhumPd6Bv06pK0TNadPNmFXr6s2XrxHorjrkBhN2dGRwMjQeh5viSTIRR+h
EstbWrfDsYn1d4o6U0S4QdbjUu8AxCI/ZVOTFdQfxNSqQLgixEsKbeWKLLiGhgxQveVpzkZnaN8K
GZGMaw3naur33/XdGAKG/fh1spni31b1WuMAaPkyFHavBInVdoMkNnmTTkyNZ3fZ6f1vBChkghq9
l0x3zTfWdLcl8K+znCDjfppS2oAmzmdEtFRKnzh/XbxTDzO/crZKyGarANLH+Ue02RS4AKLaqphc
KrGbueW5UN5P9KHMouSVko7Wgds09dpiQ0olgtqsktSoOhhi94i1qw4DPjx7cTU71A4sHsHLbHsV
5S+ARIbaUZYx/+nU7f6IUOEFcNOQob+SqnM4r7JG/RLH5oEmPF/hPciAxu6KW2yBwETYTQiOXNAO
tH7XS+skr+j2qsNQ67jBvoq+370osnGt4rLXLi0GYvtxnb8NvQXgrRiSNSA10/1DczEhySLoRj+X
+edGWKWhXbTYcQPF0YDC6ME+EePD17ah3hB9qROCT79bCLb/X76sw/yaPUDn2H+mhrMWsL/QUvG7
QHtIA5OQjEE++b0wxiQMqISPA3S+ZoOVRafaI4cq52Cn4he30NQI9PgiEqONQHxYeC9PHNz5tCDx
VQN/CLyDfKwgpO/GrmLtiykrkZ3oKAJTLQxvkZWeDdbig8wHKapb7tvFJs4izX3j2ku2TOwhZiVb
owREvfir0jtzg2JjEwYpFbyXbkpVXyYq5KJs6ddd5+U18DWKozF+Nep89YnzoXKH+arExPrSkPyC
kTc0xBxjYTPIwQKgbyrapTC1OUOTmJSdoYhz6O2YqqSCLOP12qlqnUAb7/UpjdtmTbRBSb8BozUZ
5hbnjdawbD8A+Jlr3TtNUgSSI5atpqvKoqJKZOus5dbzCBNfRki4ycTq/X3F5EyMIarzNeFUuQFU
nlG/DF7QaNURIp2TUYXx6i90FSPbsUVFwkBSouS5q1CHPNn4xIYjlWLRym5xMvbCPaT3GQGF6Hty
DwsHTucimCx8RfqqPdCgc0iPGzKkcUvW19XuEezAw1fOlM7Y0iUr1JdxicE7hr7Mq+H2hb4lcCqH
gvndpQjZvoD/daeMZYB2R865/EdME+NSB5QNJmp1azvr3s3Es2d7xgrgC8hDdPf5z0KpqrcawjeI
R3aCCNL6t/uZXa7ZgeUihZLeKFpJNie2oBePw0yma/gMia2ZyuZ63BE1KzbsQCmVLHI4V+0mQdhh
Vj4N1Lb+xC1Ca9VTpw95rrds3Eufkkv/3C0GjZ4brxk428fFWpI14/ZSoSrvn1HMUy72aejuqUci
2nlVx5QQMRiCuWaKBgyL7IHBWj6VcCiajPHOWWZPJxkWrJnXZPTeZ2hlNX4XMKkjuaFATCosKgrp
2YAXcYsFduhcMAyHuROUvcgK1cimeYTJtmzNvGNgcObtO/HvvCPaKZhjI7R95NS/jVx/kMAEOMqH
N83D0JzwUUh780jhvM/Tu6jjTWqxkWOVTtaI21inYh9O91kiUOAgZMYsOHGNQrju+h2s6j5IJqkE
6KftwVUlyzugF4MbLW4aufdffs7p/esVZoAPT3f8+0t3pUsuhIfz/rV5wv3r53YN85Y+8YeP+cO6
nOPv93zBCOZuBC3DR9Nuc+QtxKxxHILqQrLykM7+v609L+KTv7is1/4C3v6c7cROweyZuLoMF1Vu
AyFxPtFq5RD2cRRi2hyOUC+zS+jLGHxtJLU1bQz2+DvDFRbBcqHKT9scbaWvHK9XiLa9jwAb8wz9
hda9f+MJA3xTdJm6AtXgvt+ywNWwOdKeqsEZaFZaWV4GekCKAQHrMtVMbSXBkc7OpDP/MDh38zBK
8vQb/gBJ/0SgIZcAtA4SsqFV7I/C4dxbsqjnIpULUw53SRsWpxhsqgh6eyTRK0Zfm6N+Epmmmwej
bufgW+mfZd5QA+UUosqRr3487oSpzBQYrHm/6a7KJE5LpvqrNEHiA1HQwwvCN9p+HTm33u3WlE9Q
PralTeRDOJX2Oc0A89F5sJ8bHdIC4Y7pzb3ogoC85gbQdCPehdyj+BCwACbDMIZ1ZIpGf9HmRr/G
bU1JvXu6nCaGE7CcRvkyVYLRq0t051VREmIAvOSyAfpyQn3+6x2UZfGyCctj+6AJUO6tv1DVlCvJ
dlwoqGQl1kccP1qNv2fJWRLiivubaQHtfcTwLEvx8N47xFdNLWlaopF/zoE7g3sjDXOMeANyhYjE
WcluIVIO4WsOxQhOpi32i5zrYrqO/TR7lkMhAmCa+VNokxan3dELKQNtFP9N9x43/6wYKJB6Q0sG
PXs59elsr+TZeCcxkQGhZa6zM0NfoTPvHZBqZyddNy3qoHcuQF2zU3c2/VsijCbMT+qbvoz7QXdg
G3qHFcSxUs9Gu3Fyi25b8X4KdMHFT0qOe7qj7Jn0pHKEEW+YXX2bjh7/eHE3g7SZBf7l1dkDzK3C
6ChVq08yHCgYfYjx+jpVH1lZAuHqrDVv5M1wD0EwjiY2Q7qSbfWlk0QavVjVNXSTx6757stk7iie
3cwaaNg5mjbie/3W59DlkQSjFiEYvON90Sgtb1cXGB5J8QyvlU5xXzx9CZNF/+gKTSVQ8ArULOAk
sE8WV2KoIG4SCFkDtK0zbGzsG2WScdo5pL6afodctOeet72szLCqscqXkpSueGZujiNzBPtaqm9+
/K6N08EXuZXdGnODKi8eJ4Vhl/f6JS7U9jJOW/4s6HWi7UgXJdvrnadS3Abqvxeu8JNS3OMGQ+y+
gopJCEgy5W1Ow+hIRaNLJsH3zWZqlehHdL8Q/jujmYI9JNDvyx0K89PQEkNiJJPXlaTiCzw1ENco
ORSV5nb0+GYTDyCUMfI4sv1fDobrrRMnil84cQaj8FYLe5kPk4B1BNUoCZgUXuVwuNjDbAvxh40y
isGDjd48N8lTxQPSZzq68NqT32LNouOXwkA1BBWUaDf7HmsAf4fdTKX5IsDPXxC1uhk2+3IOhVuX
ifNTn5UVd+OMKu6PHFwekA7Wp7BN52caI2ZR0IczVGduOVuMK4sdE6mbNjgYHtvkQFNssu4Ia7JS
Vm0Dl81NyCOGmPRVvvF0dBOv5zQDgFaBEzaJ73OkkFCkrXaKEa+fSftUjn3P/DVUBpg2FGkkrl2W
rmH/hYqsc2z7W9iDZ9A4Ot4oHO1VRWNc417KNPnihcQzYg/Ui8q6gN/wXH0naNro6KsMDveZUfkD
C0soMIPQeowaN8SA2I87o5UA+z0xW1CeoOF2LLqfnBli4mTgpmbUAPkiV0lKvZxxfVlQuqgJU68z
W98BfmvuLZ5qDejBtiThsgURL4Y3UWfAdCSGjCkkpNslvnG1CLBmO5VyapdJGQ6B+mRfI1nl52TA
pjkknIiFcC5lI6yJWePsrYc5biNBs0oaWDE5htWNAk73LZdDs27s4rgU5CDI2T5Xs2kZIG1x4I7u
4GO9bFG9LKjcxyUg3qyuQRX5YN/cyUG2M0+zsOolj1f4vELuXvr6MT4owMbp2JzzeKopSeSeYd1m
bI+HqTjGQsuE7aA29DMf73Ym3I2fhFFYepRM/Xuevmtr6j4KtLc57NeVTmtI5LecNlKkQ2NTsarM
l0gjldj1y+k15k7RSo/sfvk91Oku3yVQwbRpXU0G3rvOBdDfhaetax2qNkhrLUB/NwA1A7DiHk/x
UsZpHWaC7cp/FCa/CbSywg9lAIwO1zGyajzf1hbYuCUzk3ueYOfdyRpFlwA9d4BozKKODqJgTn7x
c584mzceoVkFbkNz9NrTmMDuY/t7cd4JQJE5GhPxnxsFEGJSbkXTMDQwr4DB17d2DIFAtcAunCKy
HaSaUsW90/OFUWW7Dt19DFquzKqPHFS6OBusP3CxqPaa5gamKDlp+6dX/V44q2ztkI4cHnr4QmHP
PFonBjg9DaELqbZUrs2r1LRl6JVwo+eohVovAtu8rm/v73o4tYuWjqqebs3lQfVj2hyXiEsTJaDT
9GYYL9esWu3cs7IOw6WXEigvTVxcGuWd+S3+AcuSx2tCF2MrlsckQtCDIi1vtmXcEAILM3GDTFa/
DWZr28fXQAm3eeEPiKETIy1vAAzhjqaD0X1BNwnHd/e8qdObECfcLCWah/rQ0oxlDhB/WsXFiXq7
K0kHM7a5liXSwER/E/Jk6FOru9eyHE+leUcB1XLbPdBpEXeEqa40hPTk8mBHtZmCVzBD+mrZdtCm
82jlKulImFr82D5IjlRfs6m2GDsayVBUFal92AJum+RiG0bJsPnFlcZezuZumjMYtvhVq51VFC+c
J+K10TLiDTeILBdhLpvyDewktN8Di21E1jnn8jScu7vvUjB/LPK4FQFUFwo4zURTfgiOaEDFOIRH
H7dcRomcd2FGsetH7z1o0pjV4WK+mdtuAq942hxik6PH1oR6eo2v+FtggbQaTXCaRPrFXVAmMw1C
vJSh0s9r05UMkh8DzYlgqUCI5IMHW9ivAbDRWp3fw2mFLpzrk2P1K/HlZ1PzXBUBxAyBIpMu/wi3
yz8uL1jfsvfTX61IGiE5y3lbhdp4rPprh2mx1eu0rqUxxch3mJD2pjLNu6yAPCwEWUpyjBJPZkfH
A1gPq1HtVvZTS9SDiWBhhAKY23NC+Rz9UqmSrooYYSmjxoWfHSvIQ3aZO6naD+ykM6q6cC0bLqdr
BX6bFiJ34xLCiyZd7Li2c5qXRmE3/ngQMVkytCwOrj2NUYMpIVHd5+4atLSEu6xUkv3VLC5Vk+g7
t8cbqg69wDc2KXkU5J2PT4/L4iIZydSiOk9NOiLffqgJW2j3Ek2I5nGDZ7G9UAibWejWhfcqEdUZ
e0GgA/6ZdRsz1gvE2BTaSJtyUYy0OkXxMe9LbPaRupTniqJ2rvZHFOSSSxz5T+B5pz2RjNR+kws5
LzxLuR3uZQU0RXytJKLQt7JrQ9ltBwkNACICih9DCl4k54836PZrd/RNdHdmHajwJedIKhr1F3sE
GDWWWtZMXWTIPXjAShzY69jT2eST+tIZaC20IatozQxm/flFENtY7H81Hx9W2mA6eCh6+6OpRvc/
kgoaqc0ghO07QzDc5z2UAIcrAU45tWVkt1Md5LkgaAoKRrXQSO7smznPHFOBzYKUgyXBKDuZJHQc
MPRwRfhqkDSNBDfgMNc402VyW3ODH11qswkwdZI9ksUY2wn96b9iIHSl1BRakVieZhjRAnLyHsjs
kJ2ST4G86JkyMc0jU9FFVpSZKMNH2jpJfc70R1pdbtQRAc4j52zC8IYNVr+Wisr5Ix4BehYwz4L/
b4cYCDgle8nWqApCSs1jS7zxeHnr+/T5I3FU24U9MWZui2p9FfnnKOKuPQ4rUOYhzvGUcH7Ub/Pw
7ICb0/0KUUDdab5T+gYL5pLXC1g4MyXk0+3qguS0OXviqSeTMjn+IwnsfyEFDFZ26IHnY5Ozk136
6CsftKm3Zpw0Og+ObeWocQ6ndmYbRvYqDQZBc8ZdZOcZWc1NhP3H7wKFkc+NJqNTQx5w4SWdv7kI
HqXw4UrS1ihowNhQ22MtysvO+A8BRscI7je7RnKHWFwoAffvn/iZkxV5NCm6oO9YmudFlT2S4wao
tvYwSelXj0SsRILA+9n0zP1zTD2XXkIVubPIvaLED2GWAOOqn43aeK/LnucIVTFaVe13VmO9okff
LIOJvam06Rcfvp9ee+dDx/GFR4+ZbWUGNfn2uIG/51svjfbWzRLaQAt+eSsDNx4YYD+cj9PZEcVX
lfGEyoYUg8FgaBL9fl63kwExniCEnslbe38lV4s1wnIboWUhSzo0G105+E8E0jlwQ4FMRYv5pIH9
haIwgjuRZSBW4NRa27yeD+vI3ATXNkcx1MemU77B7wefiMSn7BbF199xVpf/RizNJ3gFMg3h9IXI
CKze+N8iWIYGhIeBwa1Bcls+5MyMM8nWqtPDKNmCx3p46p2T0774ERM85EXqb3Uk2G38+V86rja8
NfA9Ifgq9hKXtDKDH/HsMPiOS2mKkHrcZ3Gf2oD4RK/PKrdcTMsvFFceOr7wilHdp+/CU8Rf/6cV
/2IolZEOeAcMQ0a1YkVWXmF3Uh4mE+tS+UUXqC53xptI1D7ZZy36lMA1WZElwPfY3mezYIeVYs14
WyDuJ4yrWvFKK0VYkolnadpNB7h06PkKqkSpzDaLWCUdyqo3+PsdU4GICrxh4n9OnxJlsaZCkYiT
3w/CXEkTJtC0ZCPfEGwz6ZeDq/WWM2L646LHqcX/RHVEHzV9b3SR9EaFHCMWmcKTmLUSLe6YBUEz
TEq/Cw0MfLYGGlIDVq96sM7UEr2NCRPBjZKSg1U7u82GwGIu8iwQOV4k8B6sbfRZwYjHABwQGitT
Sp9TiRcmxUonEhg4dfnJKU+6bEyPNwyoN1MI1h/hQaYUJ1fYXq0+RT3D9ZZjZY79WUx6qrTiiLYC
Mog0rHmDPS4+zwifUjMR5USgwWUKjrwTCBu796pjBIPgPjoxAbo5Cqx0BRofOqjsJ6IwJHpxe3pN
d1qYjg/Fmvufp7DI+6h5MVk4+Z5Iz2avk6xskMH0LRNh3kuRWduiIh1X1ugxV0Rs8z8z/5iI5k7F
/mTTkJrXmfBYTFF1DreWCYcYtfQRS1SZukWneY36IfYvSQUFgJVqyH8yvgMz/0LqmGjGazt1rkRi
R83Dv109p4DEB2x6UOr6JBgaWQxq/6RkSv8UAxyBSTX+IEB6fvHJH8QLC+tVW5BJSGsAFijaV4B+
LECKvINMypOZSznS5oI/HCoco0h+s4BDf7SZsUYhpMhM7xQM6flZtEOWRmQwvoJKKV4wEiun5r3L
s9oRcSU9+owcsUELDlZZzLkbJGv9rQB+WZmmeZWcUWvtz1gcYtaPW35/UAgyVD4BkB2HQv0YCT2N
NIRnEE5t3pxhV0lm6bPySdk6Mwa921FXt4gSm0JWfHuoyepGxyINTdwX3dAbw7EQBkxDCdJJ4R+z
TPpUqXl6nfAWGnvJO0KzsV1KyJaFeWxk5MlhQh9+2VQAS6mL+hVPVBCeSDH1kEk5/b90upMPpMVZ
Y/fv8ppvzoqHtwvmbm3HsXmAVThH2CsGmRCKYWYTpSqE/TZs92H3tse44HkNnbbLutx+YmzURp5i
zfST7cDrf+2eMi2ELthKlxUk1WM8XySrP2qkNziXuCB9b3Yc+fe2Af0DSCSkSkknMZbM8zpzIQOv
iNGxGznJQbi7Kx+skov1R2yuzVmndwtlzzHcT+Hbqk3UKS9eMIinYj3QFA/TbZbS1vpv/CuvJSEP
xnukL6BhbiXK18pjOJtx22yHyNh1DwPR12vnnyZpLrGOqFrPEReT8ZeuQ98G3T+S05xbJ6Lj6XzS
4hLE4EZJRLDtTmFN1i3KK+2zbXxoZY6nF9Om1qJLNtCvDGIy7tQ6JbpC83HDwbg0BRq6ZwxL3EV9
m5aJiNjWyjWR3l4qe1jb0mBtoN8K7cplmVaQcL416/ITiV7zhFJa02qMhJwpiKVzRV/thN2iFXPr
kqhjoFJoJpVHCtfZ1S3fTyLVS3lv75fUuU7YAgl316NRwJG/Fl6WeH2IGR0DdLqDmDvecfAgk7JM
lonQ7EmWH37V53u3dK9jnmU7zqDxGwlxI5OAIe3uVTgOzNk+wizaDPo5zNWHI/F5IH8E05qz/iYv
f8k4cRjgHb0zqaIX1izW5FoG9Jw2Gd6fCyHDaoEQK4KqYnaYHiHmiQZdxjUn9g6ccCQsrsA0Bt4K
wxHbtnxQM+X4qH1G6G65UFyCCkYByB6hkfLQ55W19NpGVC1R5kqImrYvSEtcLaWVE/XM3vXWSrga
malXhOFnwZQz87guDD4fCUAWtvElA7cWh/lSTYLiVUYmRRHlhTKNptcTsUWPnLyMLJSlQeVM+UGq
FTVegHckmByxajWt8q1t+ENUV4q6OyrjBhCsxbFFixaVtTo7Jdgjmkt53yPBeMaTibJ/oJggu2Oa
aeut1sboC06rpNT+WqjJVo7oGzaEaRtGymfCkc3kJe2DlN/uOn1aUdEhVobc8Mss6GvqsF9KUprv
twXCTOPDSway1xBuCzv6h+uB0YCq1Vi3oJS8e4GMUbCwji1maYTg+kSHfJEJT5Tg+FHqlLbHvsaz
c6FFlVEw+UxDYgl0wC6Gto2s2fyz62vSKocle4KrbohxKQuWkjHn4pMWjUMZFHlDXgaVCCoV/NY7
zNWA4j4si1jfO+bYhGJzDcfdChc5X3wykYyMkOS6U2LVK2PYQHM1c/q4GHNHHBsI7TZcwKxMxySz
KuXSzyxwanUaoDcBjYIV8RLsbIkfnMfI/QPSlVeww8awr+0eClFt4YfnBNw/i/1qlq+Qrz5bEa6b
Ffp4atzfqZJNTjUfa32zMbHU55D5K2Kz/giONCx/FYD/EiO0YMT0+DyPD/WoqkfRMHA06RJdxxC3
mQqbWDKXIG2sIsQHI28kQSccbjB6YjgYSSDYSq5KOqQ6BAVFjw82XNTFGEcMZxb/rBHnrfmH7OXR
P7jOel2tLBtnj9Q9QSaMERyYuB9cZVi09urPLQVUjgcqJsZuw7pp/NMx1bDYLvjkHT4hlzCXTJqL
8jSREiCuoaQGuljhg9r69w/Tfq/w/015YyP2A1lVbOoBGBvnSq0KgDVdnXjkD1tbCwwfnbQr4oxL
RPa+9U0e9el9ojAiHur/ZiZ99kKpsIdxBejc/cI9OaWrv5FL8POdC4jwl4IXWknYc2wUmnjKzhSt
mxNVQ8AL9r2JaSwEe/4DRwb6Zb3usfJeaw4GE3TOEjlfr0YzeifuM7t2lVVWA1A/jOoI+tR083Ww
PGrzBtrLk2FL9c19CJT0TDgW5WIPEkgv7ocv+MqXXLBiT+uVzdmLQyP8vjGfLNDdPA+/yopZLZ2F
RuwoLON7b5oB4SnWP29iHHmry6C1TviSzOpPTzGJsD4xys9mJMl2NZUCBy7SET34TZU5eWZFB0lW
Eq1uy7bzJoD/v95O5JXSYLWKpFnAr/fiPdqjtSIszrTpb/39GNGzW7Jqgyn44t4gWeqxVfdDaYVT
9DSxJt9UVqM26oxhqq1tALrGVfjBKM1P8TWVpGdL9i9ZR9qdAidRWZme/lEKPfOOY8wZNbavORMa
AvIePNb3fadJvxW5z0OZC8BZGAUcPAhJbT+Mh9tzuAPRAx2NEsJ6d/92ZubKGSR7+gJ8fHDMTXG8
61GaIM527OeHuZMOw/S77gdx1VvzcFqyCDTos4ziv2+Advrr+Kflgj5NhBIC4mXClRSvR52dTd7a
IVg+nhzkthSGLDRlZsFSLPMvNgRH6yWr2zYzW2oWJMjuRwl6zv6WyxtHXP0ptwLHMz4eAl9QJMgy
gGj9f8BXoMyVQw3jXV1/vX1Rc87HHD33d543rjK+5yuDzyTi4zv/dm+JIDu4hEPH3yVJu1FT1L9H
PYHwVPE/L5CALU7QZ1stbhtmbCkl6s2UC+Wyj0U0CJb1HRYPtItadadwL9lIaUoPh4AGrT6jM2KJ
x4s15fTW0uHIyctgt5BZM9zbNOHUO4OwItZ7sstbxtF1cvIU8yGjNRnRH8uYj+1ZQ+uK576B4253
ZOdLIW9yxRtpT8LQN+ZQnvNT73qshXNURyoXigzV5ZYm8lHv0pFJqhtQYjmRX+WAgXeaPP6X8NkU
lORCjX/HcUQUZL0UZcucYZZX2QC2t4C4ZLJrvu5HAYmrLmfsv2UZh5Klzof890pToVnlx0UhAjDo
yA8bfh/MjirACnarQtxyVlid0M+VMDFIs3wvwMm/IevFvBhDKyWxMfY/xdLFABWSYWoxHxZx89jl
maSYmDGtCPkMlvbutmght0C/5yOeLqdflcSVYnfpcHJ3vkSQe0JVEz2/W2v/wXpIb+7wDXIu6hE0
jWVEgNLNr0Lq+XLZGK4QDeDgwxjLa6n5hLY43a0ofjOdiueZuT0HNU6PMocz/SvSyt58ybHqbcvb
SsD2mijRLQf3/oiS+nrBu4vviWW0DWSKKcAKZnkiPRHKnNH10SAyQl0DJHjRZtntMPuUPh/kNq3Z
Y4rUWCCMSlQ5EVoBSU/OW1+b3WPt96QdwZJceUi4tOTllfJAIxjjuBgbCeS6+r2GRmyi4+LZrFs6
Qs8O4YiV7DJej6tssz1LkxmVxPORFWQcCqmZqpOuOCPGOOKANAGTsV3CQKF5ZxLSs/yRJzqvUVVM
Lg25GjeavixCiC7JGEsUVgKy7YIy4pTunIRErU1u1xe0OwYGsqRlN+soat05bYklOJy9etqMaH2L
mlkPdPP4S72F5ptCo6lVo4XyV4wU5K4J8aoYFCO+MsMqxmh+MdvO2vsqIRsrMptkxZk+gdqUAy56
cYqUp5grE5kXyEy3drBevkbG9guIzQ30r9uqLQcgA1lCY+drjd1GVSQ/WGSJpxhHVw2QNUsdGH39
lxIaOFIxr3LztSqH6MRS9wCJbTAOIJvzFibcemg541nmThd3GoR3zYBuovWUXlKici9PmNQ2WuJd
pFxj92CiYSZ2+novVEE3ncNwOtdExEuKDMFcQwYwGnvk/yKUyMah80JphtFxCCcLNyq8fhXh6TvW
37eejnl9bt2Pn6Jt36FngSUm8N5zKCEU7KkFdQT3SuHIhYK5G9knAhe3u1gViRYO9KQRzqjhE3BB
Jm7QOscbiDdt8fGNhD3EqybJr8c50Qoy5zG1t9HqRsZjOnFI81OvAYMhTupGEFzpbS1C+EF7mQnv
ERZMPB/G/Gw+E26VshzNOsW0CjiNbOH+pKB3DRo0hpqb7PYs/B1wqYt0pR7zexQgno+LTW9IqVLQ
UiWmiqi7imWCkNPOfHbMxt9SvJcl12VVraiVRpeQhNyxzikLG19vk4SuekRhAbmPuJeGyvxs/3WA
/Nxgq7UcMLjtXrP6G3UabLWQx/0CSOKRgwUWLodX6G84ItjmRQuYDpUxmgUbrhCTvSNSP0cEYdAs
qcurIrOOwxQpV/tFv0rg2sVSZN/BeO8/IL6DPglRf7A4i70A9SUzhXo/DBc5aJZaeIJU7sIVH9nP
8g5ZCf7RJkvj/0q5wNZiqT43XXU8g9kRxINFbT+aqr/ClWX/wH3rQgkrGTYujAocrKZtJF1lou5x
hzKXFVbyXfRP5tVpl5ZaMd16V4pxvBNxOI47Q2YrtREZMi099K2XhpJG2gh2yVO/9t75fBqnt7AV
Pg+gkwfx3i7nAI5FYBqDN5A9yu1B+joevzFB4q7njPYN/SUW4YJIQyfQFcc74/qIKcoLiJn5goNI
K2blZM38oNvgREM7+4k9pYBo9/VQ7HBtJq0LDuZtuPQMml584KJ1NpT249iLRU1+laMEWJk50OyH
POsjesCMpUq8znqcaKCYQ0quTRkAgYdLXpY8wYLWNceguSq1xkyubhFNTATDI5/XGpPuNlkX6R6y
Qh/+SeN4a4aGYe7vo2MdFXrVmU2CBrxKyGCHYIoe6YhEQkmnkh6sIUxv4LReN3luFDfayb49op6z
hPLEkJTZWSzdOMSFMQFhYdOQZ9uxxFx08SogEGSetiivxMSYJzmAO8pBcK3N89qDF2HpK5wTTQWQ
0uob1kvtOAxma8Bn2cziqOC9kdW1yXnY+Vkxp4GZRU7fmF+TSkbmgfYFWt10mVseQs7c3UJ6sjmK
5iUe/P0iixLOGYIQmCwEeyOv6XzHpcn0HOKd0emnNLQcRRmhnxSBt8CIKIGdWojqNfGyLjF4nDUq
1e3o4DBO+qq1e6XYoRdvv3ZKYVY57uWVeOMzGweQjLLMpgkwAjw8ogMwpyobwI87bs+GEP0NvmUc
R99BC0/bhZFXjnoIIp4Bf2PyiZMj6lAuLxn7qMt+Vlfg3Clx7bR6p6tYEhD88DxSc7SDOiBD+cdZ
g+tYpcE3M/0/L8mGWaxNb1vQ2/8zO+w65E0l0/RljRczo2t+9n6e713/fyWv/uCkZuT8oZjEEIzf
DzU77ippbmic3wZ3ji87DCI0gbdUFe8OwxVSsKGFkKNeiW6pYaACo/RuGs5GXRHkkTWIkNt6SFJd
k+PdOl8AOQPUgpPWlXstOauiQxxSbW3ejDZMNyY1XHssEWwYuxjRGlW+aKfUN9ikPJDghLYkk+66
xFaJJDOutdg+gbEsW/RINRC6W7rysGYK/5eFQNLsqmyfKxEqRVUrVGtVgrOkxdhztxLeMPNgeRTp
esjzjjHxDAks/Y2ons5TPwVFWSpNuXba3qLEgUqK8YwYbS+d2DQcDv228OEB9t+QNwaqGAwNpKTr
7I7jhuzCGlliKptDBKSh0EJ/SBulbUrRJOgeQQo8bcppSZkSX0m2OBRPxRIwdkAYEEfzCDIhcqYz
bzfLGhhVtmakjHQRO43SCLiBw8ZyH2TC3PDz5+H0yblT9ridb4tMxVv9NSC59eHw43HQReqnglLz
sYTJj0xWHrHkIjKbXiFjJQxv2KGTmYyIA6EyNRduvYvvOUz0QwNIn6/H51vxfTJiYUHFHmhyZU7B
GKj8Y1JWAbxejkzzu8huxJQQcihxu8pyB5dJSFMPzIwKlDbxhS3Bah5bxtPfuT/XhzoxHQj7G5P8
pxb+tqLZ2xa/7yTKaF2TfVnHZjpf6tR3x9gbkbGvCpT4vAb4kxN0PqW0N/73BQnvwZcENa+DHpnc
rzautkzWRK71b3T+yPMiq1SqdLmW/rPQ5/ZGaMCU2wFRjwhQ2ohxyWONZWePyagnjJ7sh69y8To3
0buLRFAAbe+sz14u4hBcDqWWCKiru5gqY6CSC6pEAcTy2bL45OKcx5375XMz7FXt5SK5ld+bUyf1
wh43lRf6oVZD/MujHvxdVwFsehw5RecSSvASNoIYJ6bFt16MhaQCvelNXfqY6A0mWlPHlFLxJg/J
DGEVsC9RloJPKTiXelVC4ZfaI+eRI1QaA4OK7Y0URpMSN+Na49LrzEvWKKtFE2RzhlNrEhB6O6MK
MqB4K1nxlRhWbGYD4LrTjoIpE0vvs/HMXmMng7a6Arjul3PL579NrKd/JQq8dFapbOQ0esJUjONe
q68obCO5XLgDFR0FaTKkzk4EgPkI28wJu0Bx8/OCrPfQ/onekQgpuFZngK+1skFw62APmkDozc3K
n8O6jWN1BpwHd7g8bXzSvpetcgLokSOeiM7bX0N7ow54IK8fpCCne6y/G/c8hwc9HkFjz8B3Pika
CZaqSpCf/efs17AZGgq/rSdejz7w4ZsKJa3rvOK/XGnJ6Ij5qHD6Wz5xg+P1uhpotspY6Q/XIxwf
p9LGeGemAFgU21sWtuDxm4Ruafds2gFOnLEbFJjYwiG156cRswpu232fm95/aXmYXekDzvpa2wQs
+du/1NDpXigMwlqoqFSqV/4LjQmRxa1QjodxyWrxRc/C1HruDdaMpgpL+RcicZVhdITJrpa640YY
7vr0ds/4wnhfPdkIAPhaJKc7tkeMvD6tIpVcnqcm0r/Fxxm7pc0WIRvtJB1S8JZnGccZfCxqMABk
09RKTWdB29H6nzH01ADhcPEkhzecdQ5+v6moE5WaKhfMCZZLbbBQwOkWHDNFzbShvXiHLD0Z+6Ph
OOLCeiNu6s0D5h3nqoWz1vCtTTATOmV8MVAssGAdUVg0ZtQyLLIsQZNEy/sPOgUrJMxnC+pIej0J
Uvx4IzfWe9X3EoEjw/L1gxGhfBikvc/w1xVYK8fHGXHJcWsK4RgHcJ1i9qzSStwT7rje5mzaNuEq
01BW+4uzAyg4uOrLVZJzetr17AFQmCfshzlJIVrYi+nNH+TzrtQw1DgM9nozGvI9rgCSZyV4nyru
3nYCjrfNDn4cWF9Bmfm1phl7BNIyNb7SgakCH2OPlrnPzPgFtxBn7a2nf1+stZYMwFIKPgG4WlgQ
QzUB+OCC2QswMOqivpj5bmg7gnP1HPP2q9QNI/SoWzR/gC4YsNLx9eWeWBs5y8F3dmT+hzRsHvYD
taqCXiLjDqGs1itQJWs3qNj+gKd+qUX0EorTWYFpY9+Gmy65pGFARLJUrMX+nKm5xRDgXQuEj7nM
xD4sUxSjjg9zKqM734kudMNy2h/Y+jcSuY5F8caIFeD4NX6+hj00xe1SPgeJ3iaKagqSOGFxhwJZ
pgT650vnrLpDCz6IeVi3puOUzmTHqC5GY1YIHafq744NZ4jR1fIBEZXvDFkYxOyVrh/9ND0UrOPy
XyND5ei72OcPLEGxT1xYKPkA3qva2EBvsjsmujEnLCEE4RRpsVx+9DOo9NMQUEOwv3F7JeHppBgW
dLcIenfFq8Yh/sJiDgjbAFIi2Vf4ZD2CMiDjMESn7Ypqv8aXFJrgWKhlZqlVgaDd193HNC6xaEo+
RwMgzmXmy7lb96oa76jjrVXCii2ceN3qQARN5+rZpBsrjrWVAcTHh6cXt9qiJ/sJtZEb9oNP53kj
/4b5dBwyaU27Q9tfMkc5h78+PKwlaRvQZx5Z1KNHwOKDJyZEEwzYGNzurwU7WgJY4DiM5naYzcO3
/oEmnS7llQ0iUV2uV0Or6v3EexAMxJi2wNjR9BuPGUduFAL+4+4qvZWJ6B5XYJe+Q9yrSuYHj2Kb
EMxTwoJxaT0W/EKwbtenPUp1mQC2tiFCTleN4vPZybv68eKNDc6E5fKD39BE+1yK6G9+OvgC/AKP
9BaudcB4qsAflhCmHE9yutKZCWof6+qy1Q3Zvs+A90Mir9RJUj//eyy1FCQ6YmFNnbKUblHw6e9G
ELFvjiUT+bmOIUF+x1IHOEsZJM9mJS330iJUXfsq5p/KkxJrCpGWcxgupH7bX0vDnDtElZHPAoM7
L8L5ZiE7QFfzmhHQIj5HpcoiKCA+kxkVyoLnmeDPIzSmik5zmKTeDQXWKjRLP68hzFcW50qJgYW+
26veNUvTctNWZMaPiqH2ITG/grsBnEmRAQjy2/jdz8CWy9/fc+ctaI7yeAMu5D049XJbsRtSIppJ
swmMvd7GBi9ifNy0KAbj8bygfUEtBjLwnylB883paEZsXIUqjAjV983YyjUrfRgNWIn/ZELMj6cm
P6CSmft9NFrJMa8Lfso9edNONT0jNZ/v7nNanxDM192IV/9PwVIjOYAHTAksVk0K7If/8QMY8bIu
Zm0uuaPwbmtlhDOmbOQwr+KIOfwO8AdR9XoqqbDF2Dpi/YWK4Ti7CRTfiRr2SCQhzXsEI1OuQim0
tsD7Ny9fXOnjMvVxLZwUWizsdHbKT4MfpGEIX3wdX6PNFSh4v4luUhuptJyq4dY5MdgV1I9yMlvl
HqvKwiNwCUItwGAVV/P8gNz1eVjvG29JVZbtfUhgn3J4oO+I2PF+VtjVWBDp+oK2BkU+l95HyT4J
GrZsLFMYQaFijZ4/RUwjI5VzQvgHL5rM/IK5W0SRMft8EefxS+9j75iKpepXkADUxnr48S58fNDp
S5XJvstOlPNLT5aj7XukR6MgujV9J62CS7kHOGiCv8MHKMgqaI2xV9vXePQKoSObUsz6qtFbXuO7
C2whyP+ckYZ7kPfiMx48UBXr8s3b6e9C+ms4SBoKIsuzBN+0zOijroPsDXLbUCWVNt9wsV7MoqwN
+vfOP/Xl/khWbMaCqazVkBsSaPV4OUnSH/B0ivbWz3aJCrujutQeyAgAb91tZUCWjbKRCxfpQPFY
ESdfpoxaJowe40FZMb87bULtUoEDGJtCRtxmkkFToMSh8LZsmwPE/PslViPhFGH/BqF1VNti4ZlZ
6PcOzf7QRkjzPnxBwFngGq7bMrX8LTDC5+IGNFM68TtLHZH967jl9Ofes2HB1EfyI68JcVlbpcY0
zEgAkHDc6P1IHd21z25SewKbYIIvaGOU8X4rCiF1OUTzmYJu3lpVfLOim+u8832kCgaj+LKwF1VK
xMlR4zIm0qHTxp1c1isOcs+v4vlcr8oxAkJXenkNashycesLWay9wA0UVcIXH1mnWQpE9NxPWWJO
WH2FRcf941Nd2Rc6jN65x4fPTrVeGbcUV64iw3FP7SzvvQmkTCBurteNdoscFrxxroy+HZwr2yW0
IF1PqfYu27RmSk9PW0KTxX8399hL0jP6y7k86/bWcfuJkiKVldBuyFe1KUUM/7Iqngqt+bXTVTFc
C2bdT5DpFME6wnL8WuhWFG8yk1r/mzs0xcQR4xOmsc1cmA4lhBZgSYR6Bcdp2JJchW9qtr3MRN1o
kyIivVxhEtRUbJ8S9ZRoFIqVkxtfD9RZLpvqkhUeXxZWvCwuiRmXb3cnnPtjBqiRy42BEORbj1Kh
gTj+J/4ZoLnB4WmVD7ARDMqGGmh7i+oLVgOLBpkCwr1XYQHD8WG9MMceQuajFTnvj8g/PegUCtwG
u93T/HcwbwWdZWlNQUJPlSPOwUv3eVtZOgIXqB9ebe3vT06jVMK1AQzE6LlIIdiTOyfGFMJABu9z
OwtX4QTm14xuU6M5sJy3ZbWfmh4LAOI5OJl+l1ObM9/MnSvZlxeFMadJWLz57uU4dzhudZYRw+RN
omfTVziVObNRYWXSt7dI1rubh135krqxI9kSVtpbSphANECOukRb/GUKb3Xarj08Qi3TM8s1b4ZG
up2XkaGfzTiwb6SzhERijuRCwnmjSN7f69Ucw8/mgr9qCO1a3P92lQLCWP7fGx5cFrBfyq21awXN
qqOn7Ba7yqzdFSsu2+w18BmWDQRqlx5uuj9Y1s3puJXBBJ96ESaMR8ApfPjeW8D0r0RgsDCnWYoT
f1YOUUjMTaTdHvTSyE8bCWCWWfCsMTA37YmHK/TCXeWHvf02yhZibUXXRNgiydI+CIoW2HKL6a8V
O15EMfXQd6brqnCUpZBIkiLQXj66gNx6Snqr9V2NUNDYasSCPlufJ0Qs29Axq6X3qldWCHOjs1Mg
RY8l1LdQ7u+o4xfm74QFt4AxxiHe4nQAVD1wrz4kAdzrwMy3DgswHu+pVvNQeeu8g7PJR14hScVv
aRkmn7qKnVqyL6KeSbBjIMbV/8Ha6E4BocHuyprEbcvhZbCvS4w/mc6h/iUjMeBBW85LSMvJvWB1
I6ZtT+C4P/JqJuiKuf6rRvSm3hVSKxnv9+RfSMqJF8kGxwQyoj4zz5pIcDYcCeEe9iz3c4j0SljU
zGmmvnw73ENeBm3/HoYODqkoxQesHw6LXw1BhHGmQwLoy5pHF6VcoXmKYdX8lJvSc9sdBwdq/IwD
PTS7JksWGHwlZsvtj9tVoyTuQbZHoEiHcF5M0kX9/Ngx0wgzZQHcLz33HE+9CT6UOKD9Z6/+cJ5W
QO8dwN7ejRV08phJyq1p9Z2kNxjAw3nYf39dJt+pFD9xAsZvExdmemoaC9EJIelBI2W4eBbSISdU
qJmBqFgQEnS0OH8uGHS1DKNPxwe7vk2MqyYCkB+kjahuHfkotp0NDlCbUjDKmZ7EwCvGCP6O7lM/
DvhzAFyTF7FpXO7vOYchhu+XjgekfySh0qzqfXd+PUGuYoczEgHFopb/1jzuOLwq8nBNwLQqmLVX
J1xg6JtC7BLYqap1E0jEx/yf7LK9VAvFWx5zoS6fv8BlfULYykDpC1E9eEOTC0ECvvM9Lr3CfAVS
6yiy541ElHz6FvBwJxIej99z2CTLFuwxwjf12JSi9X2yVkSoSJhvjTqzpNwu8L4TxRISHLj8nlmg
wNocy6lzC/IDH2VW69cUNKt2QcTuFNLOMtyEBxY10F/jBR/wdRDpNUUQBLNM2dibSqXiw1V7Ohca
2J3DGKAo2ozo7BEuv3G2LENRwaEPnkKRrg+kSZVuazEZZXq26LHTz5EX6EQTKE9e6FGv/5ZF2St3
9qxphNbbEDme4EA/yjOwlwdipqeqR+m/VScQZr7OiRqQL0znYiuJdyJa94XKumjteZy8I1gRswll
/2e/9RnoQoDP7vXOOgr7u6ZXZrQZM8k/LNnRhW9NuYx+ToKk3AMvg4uEUl2mORTu9h/FFCSPYh+B
n18TvknNPUjABeXoSR0P0mIt0FhpRgoyt/D/2xqbksGFtLCInbvblovSZY4fDbsbjqSRYTl3EduG
pOn6jr8XRnNRQOWxpKGYvI9igNHz1G71gNCVnuIJ/s17rPI3aA+r9eH5sIJCiPbsqV8NF1tpq4n2
Q041jQ2/uuG1+qcc6Gr2LgRL6T2g264nLUTQfphXXE1EgnsioDwxxDv2ZZJsIUPXspAPQjBvjYmP
Y9OueYg7jifhwc3VpjNdkGfkUQis06YPh4NPB/5ZrALK3TFojPq1aua2eBkfA3yrP2Rp7lFNsqMS
OLsOQrd4kJf8SI93Tg3BdlB6YA960nCZegQjkTpL74w7UCFGCMc3zoFmeUbgq3ZfV5mr0V7PKWmd
WnkQoYTGGV5nysaRqihNCsdWAUIZm1m9Wi6g4m559Jv2YBKVWd75jcpy4KrzU4yZhCipXWMSpMcv
gATfJlRoiaip5Bz5O+UutNDDElkRXVaZcmZGucHZ0Tvyny6DFt8ZEayn8Forhc1fgz5lyCIECoIU
71C4ygb2xfT20sz1Bl/4A5bJ1q20/FDIHk+Hx/sWR18GO1Lb9gLJk/VWXEku7r0tSfp+IBrl0feD
lpbvlUaefRWFyNNjV9uOpUxsi0A0t5eycfFJyRXee+83tDM+RPMd8TKdDG4cclYmCZLNrmY/951z
TQRYFrSxR22TjIP6n04FPj2VE+MOxj1uEfUhOBDZ6otyqHFda/iDTIAmmFZWN/Ev0So1Ew45XPeC
35qv4NrkS+AwD4VveA0GnaQJ7jKxdcWJ0PyuMF6l5p0eOozq2kiCTWcxivDcrhgcVixPioYoRthJ
8wD+cfm/yJXZ+WxTjsrsMelInOknHKq6Q2wVIWbDjoQhu9kqKzWOyAhMkReffD20XQcvMW8kjCTx
onNuVYmKJQ2Bh8cKQUbKwxzeWabwXYSzfP20AayKdxVtEsoZOZs0AG8keBAz0oMBYZ/mRcb+HDxw
EaFtcSX5OZYVo/xmDkGq4IncGt50Zt8JE5rFpLaDFPuMla0g5sl5pjs8tHzYAYbviCK8r/NkZ/PK
wwOEajJ8m5uqffizGoKjaZnpsJ/y2tt75uHzfM1POm/2nrtkJvv6UhS4R56PShVN82kGbyAVBQs6
Xp7njOaIRGQURV307oxeMRHhR5lvaojlKS8BL2v3Q1l/tzhJW7NgF1guHc10iU+VLcXC75iVpB/L
avmk0pZS9wAuq1Lc0DoEBKRCIbmezZ5xqAd7PPbBYz31vweHPnJRAirhGKL6txMfVNtcWy53G6TK
j5rlxUIK8BoY4DwP4rCtVyJD6qi96834/lL/oVX7gZ7Api4NreI9vZNJRBI/ZJLrjEZFsm8EfTwh
RyWG+tOM66uaR7ZMy++TzQRkwV2qzbdMaIOUYFzywbUhTm/MbbyeTMFBrwGZveS/TUrHBfFsI1Yv
FcCrtw/7RY51uZ5nVbKKcgTkm1aazLQsKUvOdhYw3HoLTBTBM7uuXCnh9JSqmb7Mz7RVOJ2+ItlN
kaAa0r6F7EQ5Iv/T6VFlheS0HMc4nRobSu4DC9Icl41jm4UVuMUebULKR7EqMVMMatEG0ufF1xsO
nFWElGOyEQqyAvr6C1bzT3GKmhYYE8BYx2qDu1RY9IEMZOk2HTmo6xKkn2UtRy6TFPTuIAL/lYpI
uzjLFt6PTIrCeFMCpuYWWGetLWw/FfEJYWFMGzcmrcffRlb6Uhl+C11SQTWpbIkwhYzMsbzzSJFF
nP4TrZoVAdRQNrc9JInYWG/6V2GWCgG43TgdoYOmXcSLCNkEnpFaGlgqKbYAaALaCVKEnIdRBFkB
xMaAjHJV73yEA2va6jOsQYrVvFFVKWHLvZHViXdDefSF9dLehnRSm/hTry/S2l/ze7PTfaoqHfgo
lfyYih6BGb7HjeTHCsbtazU+c8aNlufsBPeoqVFc0M42ExYin1FAyw/04nDND6F/XEDo53FIn9Jf
IGZFVjGXVrStihC4zQpfcAptHqTDdXEWSDxXDolEvjwoD/L9Yedx+5gPmmL/hD7b/ZwTyGtf0z4w
oecNDbQIV64Ul0EQsHKfs9pL7G67SuYCjRaSrB9P62prC/vgW1dkpfcuyzBlp3rC/IJ3PSwM3PLr
wUCgpfsFRJq/AIJqWpzdTeqlQnYWpaGc6cHXwfMcUYpte3T4jKYzUOjbe1pP5+H0yQx971xWSEAH
TccmuvauTXjwsvTM7IVOmEVmeiu8I2KEw6A5OgGEdnVdQHL7d2aqkL9e33yYwzgE55pjtZpvGHs4
CBZnJRHR5/ziuflS4PbajzTSKJBisSWTcC9eBIj88OuYhGJnUZww8FJMsYeNhj/sLMK0r+XonQtE
zJV0aX85sDi+aXA/3fXP28/Pgsr+8XyDJxE2Y2fKtXn5CusEcrnQiESZBpHZ0fx9pntWB+vHZLP8
20CmW/FXTd8I0KzO6O+RxxvcX1oWOt9gE/ieQiHgxbCeGfSsFCIYljygfFwSLEs4zG0VZNlgxl7M
v0TZ34h5whtMJgu9CG8AM0m4t5vmgt/m5jqsBI2gTQb835gLZBIXmT+M4DTme2gjSx0oIflMn5Er
KxIwp/6tzHl4eMLPcT4UzE6c4rhRRvpEvdJnchPx5da4gF2QNmWLohExSEos60JW6sE8QSHHqqLQ
NoiJWh5YiKNMXrrHWYDyly5+Z7Ih0BXPAemsrM4yGPCcX2TGjEEfmumL8OxHMwN2yh6Th/0qM18l
kQ2aKMptLHzGKh3CuMH4ib3rKyclQUCU82JP4I0VCf2dXvxOZdnllmKxm4LVWiqGhg5guEjz+lcz
79H09Aldy3Ey0bBEEdeGNoRX0ZQhX1goP/EqecldWFYP0P2zDb5uxp5SqPPsjGrrYgbmVWiv8S3w
RtgyvRrRwV7GZqZ0e3sLIqjawx+cJbHF0BPT/aP3Oiozl7um+8XcWBOI6Zvg6VmFaRxjM8BlZlZz
ZvxYU74Jgfe+KavuuIGNTxsu0oBe6XoGG+Z1LLRsGR8HjFm8zbDLPSrElRW5tMVF85kziB7KUwbC
kuTCG6TyjlB7h5nWiOretqQrEdP2xfdsxdnQ5aw4suoWO+4Mrz1MOZ0Oz5wjDMFRQ49zAqEi6/S9
qFkNPOxwZ5ZLSIfdyvQJhvg1c8E8L2DT6xUfl8enHmHq12YGYMu/1VlFm8n2YnMB/hS6SLG3uj9J
sj5FxXw7LpY/hqIk9y2OU9esJOodHInrxHmgc6wrYy5+beYTonsxT5SRuSOsma/zQhYU6dzsLNKP
ggy4JW0d4HVTUT6mhlY6dHbU0xvPHUffjsrcDyp12H5BZDs2Iy195zzzUFlJcuyUTN4vltT4khIx
Rq7gT7ZE85uv9Fe7c4VZ19q2eNAOsQo63ZiGAUvW3MXhsg/RUcJ5lOue5saGk8bYbhuu740E737Q
IDTHAHh6bnM6dHCcZ7lHx8eLWSwDahN+iHKW1JYEBnUm1rYX8utQWZeGkQelH4u9qn3MK/ApjXrt
d+VYm2RabrBA8iaOhKqb0H3hDJEDLRa3Da6h6MPj5Y8B9RO2NDlluAD6slheZKBWS3ze/62n6ks1
0DjHAgywB5x+WsYjUVO9ym9GO0vPaKYHNX2Ez8hr1cZC/NdYrzKdQeirrKO4fVDnORdDBDqMLXMY
9eU8qhhuaYY+57tA/lugQDaRpAGARnLh79TOkjZH+SC3vB4Z/uIMVaRDVzpDI0gMy22FBsavLjrA
pSjFXwdtbF/TG86EU44RDaijgLgxstttDgxt1ILvLztTmof0wmrvc2E7G++s2FnUpwdACy6me9pv
rQY5DgyNqm4JaoqpWnCpUFsE8bd1PqBswi+XYqJWjLHFr0n8wv61Yq5W2R6xvgvqt/h9PmMN0cDw
7XVG2oMKu5reOUMNr719bmWrTqYl3rf6UH2MfeNjBWJJTk/FzmqoocIxhMELcsFhDKi/ITAj67J9
YZHHWYxluWwAAiwYco/eCH631a2IzOMRzDcDcedsF6DoI62+L7LRprZJynlgpcXi1pl5TnFhPbfT
HhwwzW8bbfoIz0iexUibVxQ2LTckvDh1m6qIsMR9TO9k55ica0huc4RQFT4W08jgiykp19EMb6vs
0qBn/HRenz/EZn29DxWtos0tou1oxrBAiKGhLSCNP26Itdhou+NF82dW+zV9krJGpoSA0vl7nO/A
UAi4NHIpvXlJDEa8AjV6AVBoogk6zHD8yF0jR5xa76E/vyFiBYikGSilpf1ztAdL9aPSnAx3vbRy
rmfsIk/dah9ljbjil88xYPzwdcFg93yG6LcH9QtQ1GgndD/pWS/+ObthYwlRjEfkEzLoXpQx6OzJ
C+LP0qfq9ybCNdSOIcYwhOwnGw58IDZoKOZ8/m2gBxsgMIwWFHeetF64aYQOcWiVQcb1PzLKCJMG
1AHAHkHZomVAjWnqriNRwmOakExDKP8vUGy3bW9hzl4MxF/ugbR6DzG1mLauReVNSIlkekKrStrB
CXXwjFgeqkNaqx3D6YZdpdJz/roxv2qNv5brd90jW1m6kK9mNDgQAeFl1O+4Wf/eYtSfDUCGMS1G
vwv3BGlOUNmOEo5+xGkTsIgbP5ggFGdADmFwJ7Bs1tfIOLgLoV3PAYQmToHE60kVyr7BK8TwonN3
VBkINMR7nK71cy+XyWgfrfDjb8Q14SBlgzT7J6YM+whJ4IYHCwB99hBlio8f9lkuNV8kNmOAWKg9
aZvznxd5b99fLrd4eiTTKqN13ou5wi6OtkCrbelvlA5IBWcCP9mHgkvI4/Oue42IRzR8RJ+amjxx
canJFj4r0YxITxAzmF/erirPhN1pvXwAdHdT/xjvLY/zAU4nEEobqc0VQCuS5M/VSe8A78zySO9M
78ynrz42dIkqjONpb8hAjY7n7tLAMfN7i8DOwAn1ElBJOZ8uE2u4ciwQcLhvzmFN4rN7lWcZJZ8G
pKCVES7HS3GA2+0KMynTtu9w/tyQMMyZtpJsE61FAJF5eAjNc9Bbb8Gd7mDEjSf86Ag5wrnHvr0S
MoYNkYpw+EhPGTtDKZq4+zh2LjNOwAOnTWzcfgPldXYIqRiY21j4z5zkQR3hafLzUSMH/TWFCrj5
ZDlDLfyoL+DSWyqiqfl7CsamEyZWPgPMJTWTFjFzBhz1T5f5ExfeFj/KtkFAAVJV1nVnO7GD05ST
TMl1Er19+IocUQ20FVLaYFhKvDE/ACVW3T1DXiIyGC4i4pqIh2jo0Vq23U1MYlNM1+qRboiyfU84
nG1KdAsVXnY9CtxAzeRktxQvqbLXIz+73MBiSsdG9MAgIDX6MW5QO1pkcfYpior8dwSWg8QCHamA
Z74dYP0sNBlfC6cmFw/vRsleRQOfM2gON+fyiHkWESLxrh7Ne/uPPWZJ5P+zPgbXirUeaOwTpu45
X890LTNLX0iqErUqgpnJhie040RqWEOvpMS35iqLdd6WwwW+8vjcjiDWqNYUHMzBMA23bHLboiEa
3wCh7bSJzXciimABRlX1AWLog+68nOwwnF1GZJkKBM+VA1OJDDQvlrKM2iIxgb94o/fUcZY45Yvi
86fzRs4mX8pX+CEjzDgOGQAU/l8KhwV7WQaQKodwVvXkcdtDvH2trgAbOaLT57tL5QSoPZhuUe5B
MENOJn6MUIJAwZoulzPLrtMCWK5V8NtI/evM6LCEo0sKzP+0YJaOBEfF9/u8K80GvrbsqrmP4H6d
dKfWE32l6BtKL2Z1+jmu9FOsGd2bQtwEAb+a8XDmTgkQQMKRYZsCv5RF7OisMOCqQVPAZpzfW1oX
xFIYF6hs0ysp5GJ3FPAx4j6gxFAl3R5R4IO2+I51na84WMlLDjb0/qdBSF/BJUZvNlKy/UwErK9o
LO8kbJs4rhWcE1QybpaTjF49t8+N830xeUaGdg2wFyIm/9k8fshIg24pnsmNIB9WuRJJ2a1gV/Os
MFGZUO8YmxwoUVemSrpPfLSoArYn/ootGPn3W2xo075b/pYn4KHzS6MvwHKFsjpKw6GCamnv/flz
ezrYKyCCPaTPT7GZIHKR6mZS2J009E6B7FV5W4dvA5eE9qsY3LBCY8Hy3DjwuGdJTyfuYTy/6LfW
F86qaqS8uspyMVJmWCrsnKhVRMK4TBziM1hzK3ju/40U+PP3RwOnAdRYJ9OHaWDOjJ2+Ft7dyU3n
dIf+w9DbBaRwsjptnrd4FHMvGyrMs+40c/nI/d2UCr/dy7obzpHYq9ctGgQK/dE87nsmOK73g++k
+0urYwfcRg7U1E44IA37mHgRoTh2hR/nATt3stTmWAgqVAcNhXFXPMweuvYKmTW/73G8680APWhj
qzXqNrYecUGFIB6Xy3jnvCx79BakcJ/D8kRi7YmwDs3H7zaBthrRc99smmtrZse+rYBKlRPwAoDW
ydJaVq7HgSIhlByLz4IhUNjiB6uW8qw+DXnHBI6CZAF8LqZ6/q53amxk/8wWLGmifvHdqLuteAW5
eP5etLJBlI64BzPfRy+OMDEhPr4HTz9WFLqXHeGDtgx/ms+VHSsDh/jSwaymPlXAYFtTJFZu+PGO
EZ+wDCqWOsvnTKXUpx5hG5WbKYYKM6vNEn2DA15e2+rV4OPE1v6VicwycZMlSsvWb0Rq3WBb3L5O
kNUjIGDlBZ/SYFamUJC88bC+7nluDhwQQfJcWzkeXRn4zp/LCs0jWtY0ZaspnJlbuSxp92Yi4n1k
EHtLym/6NBdLUOkVnvQWHEaP2xLS1zdSXBT1DXFWQmcLENfUTDm2PEBPWenoNGA5pMRXBF8eqqu6
04a8BjjpMMFxRihQtSlpI5/36IUkb6m39n6a+uNMekkKdExqlE7nZ0fkl/me1tycTvSQNt4DP4Ch
hZbwxW8G5inSeUFcBtbEsygTbAmvUduLeq/J05bh39uedxP4Ofv+6KiQTP6sJ2ToWd5MK2Dz+nad
6sU7w3WQmNV+63B2SRi/TxfD2nKo34OqDqBJEDE4IzumpebM7jXzVX00rQ/X1NhyJd+10BPi4rdl
2wTOdyh0YMkTANyjGazWomjWbgbvt7ShUHHUecbiEcV+K7FC+uAaQMkr+2Vwjn6qt5o1KtIYcu5j
GhHgTO956MCV1K4mogyg1pxTTieAyim9FcFO+BAtDc8akb5b3zEKFAFH8zrAE8gHj5s77ZFihLfZ
Q+zCjrNOADOrwK3NcfxEJRAt/WTHmGco5xxJHd+E8bS7u/6w9wpl3ZuAsyuqy1+BB5HfNoN8lnDQ
kkI8jXI8jLCTkLE7qe3Ifmwz7mX3lwlhXicm40rHbkkdldh4wv31XEUwisSTfZoRN4MU7U2NSFh5
MDs/vdVDzcqIc18RIZT2j3pRgBjcrLsCLbdFOltu4v9y+7FFAjITLW2NNIloHpawD9Bp+1CDXsQh
nOFnJpVw5c/bOiC/S/pBKxBfW3arFL3CkY+NqYaDKcjka0mLLuLJBG9uAmUyJathe3+DCGmz7xL0
ta4S93pDawf2A4IQVFLX3V6t6ukYx7YdHaApBVEe/q2RC2tsGsxtNpnWFaKw7PEB072YVnjg1/80
P4Tc+/tvuYt3utNhHcDEeBIU6Rs435ZqTODxA25i2OOMgC7ReFwCrS/2UMIu1ODWAQ8hcTlg2jEA
nrvLjFSqKxi8OTW5AySlvY68tS4/9CXGB/i8ZGQNCj9x0oNcorTjt9X3rP1PoD2Ski53KnreiY84
IwdICv/b0mzsC0kCA6SmpNb9S73bTMCwtl9PoN1cjHLrUlnwCzOZXyOn4nuy/LOLnatIqWB4uo/j
8wIoTtZiWPVHpng/aSgjJjSGABNACD82Ux2wn0OkdJJj+PkMa2R8p/3PWeXtvUDCMbkPlbwugVl2
dFXiInX23u047r9/7iAOItIX6z0p3PcW8Po5UdfDJa9fyHFoyX+HFRSp5IqSV8tDrP87nmsiJEl2
hkJd/O9ROB8WrzhHzzr+d12gLW05rvfaDKPKMrpo/EWAG2vYoe6an5o8lxZcHnkQGSr2IbKKzJO7
1hUfsWSdgbv7kMlGUS5TYk5P9fuFGrGzPbVwnKOfOxnBoWIwRFZK52ucPBgFJGyVIFpEiUGVlYgz
yGfMYGJ8u2AG+68JULnzZNO+YPxTn0W66k/C9E6AADpGNL+oT7UF+1BQeoRAN/BhrazXAPkHzR8g
h8xSGvim25M3bVkMGiecnrwaNuZnVceWfZodFXfCYk5p8pDDE4gB6EMZyOGr3fua/mQqyeTGOuNl
JT8lDsK1ve1wMVCo4hr5vO+MYUoAWMFHkljiwFRUryKrQfK3c3nef642MPXS0BJVF/8lFazIons4
n8MLA2YThvs7JuukoC5CYxHE7SXUkXfy43ClFHx/CFWPvHhn3sJaDrFFwfze17I1jrewgzDdbO6d
6b5nVpNZu0sFyYo6b9CwAP9UB0aKrvoKzHhLEKxR10cCWx3bh9fekOg61xn1Hy4lOoa98CfIgrfZ
AxdR/0S3u0TwntkvbrBK+0XdYVqr69I8i0LxMmX81JaFGNsWoKPayN8C7c17zJLziJCnDJGModcP
ldWM4QcEfPz1lAWeZciwqQmaJRzgzqXYTjTwMuIIa1BKH4TBFv48Ovy9/lah2psJedenRgkRJ08y
efsGqgEJDIWN+Kfu1CuNLKoG90SDZVCrX1pWB9pg9zFGt/Q/WoYWjoMOS9beIWOtCAKtLqWrkzWw
VwjWjjNxw4iTJokBO1eXUG9oYpnjWLtqr6o1eIu1naAz27th/8o+d8NYN6R/6Kb47eHrNF5U5/Rw
xiDokV/S2bN8WS7vMRZxEr0CAqgAJmoAhAB4TZJOYb6nHoTBxKBA+bO9TLEBOPP9CbuoDmEdQSuM
EMXDVAq3TDmaxVoGJub6+VkJC1PDuKH7ncAc7nGZCipQoOxLyCRL1mvkMuJju0BuRkl7awmeYpqt
UcvOHclGJCgiHYzvfWmjtrNTB2V3MKsmk/i02Trt0Ey5X2heNTWwxEt/rwDig/mPX0Is87amRXnz
2PsU7iATyqEYGdUqP4FD5jf0EGqjQDW3/0+h6IhxPRI7S/PQf84Pptug1h4z8YgLfNNSNQlcH3lw
yqXhquD5wQCE+gjjiU+yH1PPgSDqaHPLDPnMcNnMbxb5vvwxdvtabQEJROPQt+8tVdifbTSIzq/2
B2QInHXzicOdg+ZgmNfIVjLvq91GhEp/ZpyfbYOV56OwsBFIIlTNwUkoFX92lxlf3LWA/jOQggx7
6r6ObUnBj/xBX0XyTDaTHs6eYs6v31XtGPIXGSR4VsyT+RLLyIYzo05+RWZYEEt325AsY7y36wp1
3Y/zdBpy/S8ogj5Ih4fyZZKOVbP2VjFzOPzUVsu1KMb9J1a1L/MYdSPZ5BKGvUnQaHVcdYGAj6tj
icxcoNOeeVVQ5tSSFHjRzuQ1UUnFqkujwaaruKvcfCiZUEtJR7T5+oNT4Fei2qMQfjQaEN6nMTAH
y3qFebkNEyXWyZmq0QpkfvfQxkZDxx3D34CZxhJUf46Dgm9ekxveDJtJZ5Vn/9kHzm0Iv93sKR90
RllVB96C0G8ni3O3Dj7INj6bJLF4YM9gqFFg/nsR/y/spSTc+Wmo3nRAXSYCCYPprHqQNwa78gwH
gH0A4xuuH/DHam6/fpgTKfFwyTA0yS7H/m1/n6iETPE+dI4ZQ1wRNHjoAF0obMSluip28LQAXUg9
9ZE9WKLcViSAkIcTM4Neh/DGfdX1mS3wjslFrm8GSHSeNK5EWY0Hfbh72xOi0kQ82w3Is9fL02MA
0DwgVBu4n0cCugrogPQZC7jaF5a63Qko2o9hkF2XjDF88Y604VjQveJYOYUOGy8ZyomSjAsdowGU
ocQdPRJfaIELRYwNaDFsl+cDvUveC8lVCyAEJS8bT5IYv9P0wS8IeA171W6EvcenOFgbnVuzrihB
CiY1se4HaA+zqI8A6W+AU0dXMnydBvCLKwJyqfxQIAvULXPIWxoJBdR3j9HAvJu1O6F9+fp9l1km
jFvyQFAoWzkZobeHMPGq2yFfGTXB0o2RNdlLNJkr9kh3Fwle0gPl6YBVczr8XqpKil1DkuwL9/l+
gbATNX1gR0p3+tWf4UfrNgmna1IcrdynlMHTnjmWsDNwpUEcscnEodHwhvteLJy8uDhluSetsXd/
D2TqrZ+4IFJxG1AZqC6YhPvBcjLJVIZPUmipSai3EgjAWd7J5nkoh0jDLnOy8ebZ92r3s24k4QIa
hngqgSws6sCOXq6rNBlcjFi3XrjHMtfOvp8cgEDXYEmtjhNCutEafCbgu+lelr2cR/2+R0ZtQpUL
BkZur6MrF+6hlG1dpRzjwC1lHyoyaQIQjAI/N7ahFBvQbyUB9WgBBjVhs6uW/U7KaANuoIWYjLI4
cnEddXy1tPb6vD7hcmqy4qbQFNCEzrlitZLwvgHT6NFRLC78KBtPcfLKRA2TxzAbRNdgpUIaXTn9
Emdf4KKnzdh+pCctSMYioWWWDo0cvLiPrsDuLapssK5Rghd/DrFOQbuJptjFSeXhmMq+Dz8Fcjlk
v0lP30RWblQtZo8mGfxbexaNIV17P/tbUzLDybfXe+5rtPF3d7OLtpeOvLYn59O+a/sfIBdhweGi
QY86cr8tMYOvObraU8s3neJtdknOlRmt6x8J989NVemmjSLccNzSRBQeDV/aq1OudqZCzqfe+KPb
RAoDmWrP0Yhqju8IQxtuaclEcy3FMh/Xq8b4cXBSk56Z9RGshnmhM/oMgR7YN/Och802OrzZc+aV
SyOuh1fBexhFYg37+wvMd10+zeQbhyowqPXaOxVNcxSlZaBFVUSyIsy+c+Nb9vpLrBcZI8yruZ8l
Ewm3t80c5WjUbRfAlLrTjepAORLnfh8wbm0imRaK3PZbdpfsofgFfsy6u/Fjl78PQdrnV6YwsWcp
ypp2gY6gTSx3/NoFeL7AdTaUMM2fOexynk4HJIK9U0tnXzBy+pPZHANK1B88o4/Oe808anOQwhTD
nqYG2pKzSrjgagNJDThqMz6yLJKKjRpkhwwE3Ec2RnpPRETsiCsiHm5e4EX9JOorc9JlKRg36aDS
05Ub0XmVEP4xropR6E2z7awi7KIcB3k4wsc2rvvJsOXsEOxR97Pt0lEg2NHM62rbKUMDn6zAAvJM
kDd99cMgqt0uxr20dxY82ggjlAfTfuW2u4gD1vY8etNl66YJIJ26RTUqSyTL4mOllYOOhFuzEMPQ
7YSKmwy5LUF5z4xLbWYbcUhdJeBjo5GdTje9HDRiGy3ET1C54sgbaj7XSOShWNkDYFKS/01jAccO
wH86+a8UMWRQs/5/py9n8qZXaCsvWF1PCrnhZWfSJ1+5hajpI9oMrO9VuJSvpgqoiadYPKG2RFqW
eCS3tmFUOHrIBsLZf9PgsXic7wM5PUnKSTFFO2Nuq5jn8uKKDEOXjKCNng5AUrLO5MeaeZagxmg0
sWKOp+cSHrQK4kt/cGHH8uuK9nKKypUq0CbYQavIcU7Q984UXOxikK3vmpaWuNYmqC3YCY4yGJ4I
6r4n0CuVGW9LlrkqwFJnDK3jGsPJX/IiyZbLB+sHyXbOy1w9TYDEnzRkxKbxdVAM8KXaCCMcEL0j
zhVbbDzzTcFvzobFAD9DZMdUed43Pw20/+js9CCUtBN3TiaR/aX5tJP6dKlyk52EOBepr2Yq7RGb
YLjLyZ8xts5R0cr3OzJHb0A/sL/M1RLXjK35wsaFYMRJyPvhiTwQC97jYAlJxwtl7quD21hVFWa3
8XnJxvXA1g3JtCiTzaoNUeJ4OFH2GN3bHkjkW4ySBtlYiGn2fTSestiV0SXxHzBKj0uBR7GjvQOg
bzZ4DanoUXaKS9hz8DBj04lJd2b7dHHv90OpoKdb+KtxIhIMWA6YrzGvapJWPZ9+PbYapsPXe41b
O+F31GxqgSisZ6UgGlRzenYkvbNwC0V6jDYWDN6H5Q4avfOXmQbkKeIyRlPfmHDGrNyN78v2Y8GQ
fCXck1IhnQ7IO64vEZtvhxayBOGMZTYJV+owl61dRprXzD/ko3oBTEejRnO2xvXcML+WvQS1bnJ1
asxvQ8l1O3V1moR2vIW+2qBnGWo2Og7o/tSDS4wesZn1lxhMDrQPuI5tr6vYcWmgCaJAuHfNciGr
oyh0FqEaxwm0cLuaU4ZvbfipgcXzA4iK7kNhGbJ4hwYKfroMnpykkdUTJsDQqZjKHhpoAPPkpSqm
//F5hpKkz0CgGwdOdoQkSt15e2Dba225LQAEiuAhj/N+KRjqyORUzWWVTafCKgjm0kg54tv6jOQn
4f9+QSgQoXI+Y41Zn4OjKXVF2AS2tgKF3zz0u9g+UR3AzS9feqmsl4i9L8Sh110i1WNZek5g0YVU
mR7XFi9VyCABXaHxOzwSo+iKMmtu8MKN2fQcKDmvS67YyKbslB9jjqhXKcFzuVtpjTyWUbeUA4js
Gu9/RkmY5m4eIimS0kMPs845PQsSkaEOwZPJYmD5Z1g38poTiA3E2jBvz060qkgzZ9jXS7al3eD8
LXJQ+ax/d90ZnnzJjrzp1FZBP8267nbH6F0wzF8+wXmajT4u+jnY/dTXh6DMBXvWdu192tb4b/Ke
cyBMFtceBJgKE1I4poBLpX081EEMQKNje/+ckzMPiuKtrgtU1FaeLG2O3QC5eK8FPSXYar5uOwyn
5MRQGwipIWeeug7WFQ9HBaysHS8nysIb94QJgp9kqmbgcdJaeZacABjY8659Ks1HngwEUzYf4rfF
D0mIP22xTlGNQZx5wgciTIsiMcfnaey4Qdun3728f0vLCJ5dcPB86RthOcw9YjwOQg2yRfAnvuSk
RENmqMoMQs97zHrzEXFTMp8k8j1w7a18RESfuQfIyHnou7ExUAzlLjMQjLtBf3zbG2DfMZGNm3yj
drT+ZaYJ7nWILilk6pr+0yUf/mIOxgeSSQ+sQGmypb/0InQuNV2wmNFeG+hjmcFuLbjQGNwkj6V7
QssDW31j+jqfktVzq5LCbrFvsbPCxA5sCQnLonNC2F5Lqtb914Enz29/rXKPWBtX2nw/ERUK825r
gWKWRbkE2IWp8vv0OrsN+iNAljvybpNpGwYw+qH7m9T41SFw4VPNpqut1qxgYbdguEem1/v0BQTr
+1PlrZytQ3c24lhBTFSHp802RgvklaPMJKxMBgl5W007ap3ATaz6sz6ss9PgxqKDsxn8t0Kl7FOH
UcMDoECeQUFdUXKt/5OIheCRi4el8Jt+eDc6yUURYJDF55i/VisK+E/AAIhk4UqOS0xuylW18V51
lBe08AQcbkIKZLW1zkKFLQsHF6A3bQz0G8tPeM79yHHtBr+Y+t1lhvRZ5uDm7wLpG1TBiA6+xVMc
zVJAkqK3UXvyIKGmS9NbWIEkDspNI59g8zBcxilCqNK6CcGZOJwHfltLlT9gcGlwjRkor87hw6PX
cefgOyH6HRSSUmb/4cNlLRdpYr+oo30e6AoKsZlufYBbvYOUQovJEMBCJ8xv25GWGpIaf8EHayU2
Qou8uYVWZXBfEsOudAWNfxlraOq7uxRVlCXOlxBPUJ7UNpARG+pTE6PJMjCcFXGrR6uRkwHkxam0
rRMGd6WNo5c2eDEi+CTasyxRNIEt5qS8Fw7bg8x66FEOpXJ7e7ZgmkvvqDGoBzEhS0QFfqTortiv
MNqlkJXV2T4VwAZb6eU+LxugCw3XSTZhUkDrdtZn0olNOVr/PW7hZaGTHhkqhr3NJbaHbLNUQMFl
xbaHn+cm7ElPzPjTRX0t6CUCrWCwgWLwgBTzF5tx6lctW5X8gbs0G6dPFsN7hWnE1kxppL/xuQbP
dc64qJs931gxu4rCIVom1ivvitnA5+AODv3J7O/xjlo9cszYzN+MMBOr4n9RdlbYHrHP+h7W9oEP
zvhlKuNkWsTYzlpIs4mbbnPjVfVj5SWxrpWASE5ZnVYFqIPitUjfGeEG/S2VNhzIg7KHMKMqb3H1
dfH5NZicA2D69gERzYnsJWvM9pBU20Xn+MUwwzHUHOw3ucsVpZg6EHiiBvNLTypW/ZRGmX9ZTmea
Kgs58TOeHSKyTApnH7Yd5IfShn68MypE7oKagRx5G36M8ENcUlto/niawekMYToOHB8lyftIIfhD
CeiOP7PGRcvwDyFeJj+g3OBML9tfzvIlbNHgFwU0ge8KWxHDHXdvBrv6Zc3ev+A3Y9SgmzISrVxZ
sDu5XlDdJRX9lhYFL8T9kIZsSdUhiwS453QqcV1JToCylweb2u9JALW2LRua9qBc7CI0PWztU3ND
P+P9fYDO6exygv2zTElPZOUS24ltlE8u8ijDiJu5rfr6A3OKJBsN/Z3RcS0VG77eup7uQ1QG3zuF
Js3enV0asF8LCKqw24IkQhmqU5v6BQB4IdoQLCXb15MgaEStwAsujCV0ikzbp2WidEy0bmkk6j4B
LNU6jxzdlGl8lLGXo/x7PgIG3IK3XFgHatXYw6xPvpG9eOpazfNEWHCobUrrdm2SRgsetbt2+4HU
2mHrEHhbOfgqlp2NxXQMJuR7KOmoeyPyA/F1yi/bS4N722oTVKA7b/0o+pZTcl4zJ76rb1x0J1ax
t11tkz1e2zqWnArv0O1mqkfrPGWlKL5qoSsfLPFc/5wYLfMOC252ZchBc8RQt1rQJkWalHJdpqp8
stiH1KDQcHtSVNwUktDr5tZVvvkR8dcsB47KGeO45VQZixmChZxcGqXYM8AErJy8IUQyPrvxcCu6
ISczw7r4Mn7uAqTXZPySElMgvYZTA6fDVaiWebldmybKjogqaLril5GiEOu+Q43CFeK7E9ANUR2G
2FLRK31Kfr7OxGbCPVfImy8Bcqdroh8P379jNCjjkYoP5sZJOsIczjys2o42FDMrk6b5aYvZG07r
jiyVqGuAmK8YuEulUhMU4Sp0lXVq8c7Hiyd5YMX5eG1ACBHKzmnHiloGV7f+ZGRV4o0+M4IAlDDj
3xDWWcONFLHJBWwqYkK5fcpUCiTRD9e/BPXCi2O9WtC+gmbfUD5f45w+IpRkg7XKGw8ezpAfXO+Y
IZ2po50RbD4DqQbNA+nBzWY48aUyMnQbV5qMHEWYBuwPfqipiCjZqN21CRUiC+Qf4gcFnb6ASU/R
DlRghZBRxhRXAM84f7iB2aaCyc+pIBBTUrsMw8Rx/RwFsPUUk4r33lrJl5C/ndC1e1ghSPHW2N/w
Mg3y30Wq53zAWR5GyFASDFI1ffIX3bA/h+p7avN1OoUKp5/yDbuy0jhLDVPOt/cAPaLBHQ5y6YeE
gV8Z8Ig4/x8SbUMtNOgBy+JY83Hs8jWv4Lo++/mXw6M/5aDTsnj1IvVjimL0YsWtU5PML+xlvFik
BmNjNlRemwRPsdT6FwjRrrjl2GdwDoLYdF8aPZ4tpg2CIUfL+TBAz+PzRwwftSjfeLNGR/K8A/Wf
kc3bB6l9BQTDmYnQH1s2pxg4mHK6oxQUp4sapWigoTzXcoxbiqB920dYhp3zpGMbFcYlz9jtLSxD
+l/KIACWGQq+rjmlD6Ujp1G1okGPgPdU1SclaKvLo3iTkVZ+VuGP/+oxuHxhni4GguTMHIPhcb6L
eECf8MIN5xXJiNfTQBlJwnkcEoxkIMpSrrjmS2TyBMMMxneQMjF2RaqggCK2FJGjDTIZy9OeZiqO
mB+kiSjcHHJv98/46niWCPL7XC4pJDW8cKbRAIWdFc4r0ogAlhdFcuWXTfkMU/oQ5fO6GT7Y/r8R
WthnHQGiXjWASQ0FGgjeCB9sIaoqhFWQXUgNeX31Wv5IHs6ntPH5DlAyuFIW1oXj5egz3k+pcYLC
khbI7T4uiOBNujqAyS0xKKL27Il8MCpQ+F1UYBy7Zhc7VISX1PD7KjmewIgI59djVb0frXTZ+5mi
lz7+HovO+a4WgJ7PLE3J3IxQ0ruTRin/bggKMwyVuZib1eieJ9GSLt82Z9WXLHmp/oyzFJD4ee2j
Aj6YWAYmQicfHsSQYSNckBPlrLjGvv2NtmYe6CXZFswbhfytEuOH4TBncMn/h1Fp+RFHt/1+s1KP
ZDTuv2iPuqwYkiPOF8SVsuXhr4A/mN/O1Ul6YHdHglAA3DDLAmfLTMdXv0r+CIkC1zo1ZTCPl5QT
bmXOuH2BcXJQVSdDILHQYFV1L8WN0p+aM7QELX81AI43fhGdVJyuHf/VlAOmnK0e3NxX4brJlvzW
WCqI4L4t+hY2ZAekGJeb/2uTUTHfKC89zeflC5LJiPZQYHv373KA0DHYuIOpeoifBTDRKULTrD9t
G+EwCGHPEnb02tCFHd9kEKXrCYgvIzmOyLjKqkAjJcG3ln60mXG25wmjsfCfwcKBaICXmuHeEa/1
WOuPSiuSqV1a33RQ1uVjD0aolPqLCbaNWYROVWixtw/BHF8LMm8gmbAxZeYhnwwI43PNAjeO2nFf
qTZPszzWcYLGYY7gzPg6fKUsZbd0ffVudntLz3Qcaaujidw3C+OHuYD2rQh3LrMAmJBZtBbW8CrD
z8AKECgwUlrMFAt9BaW1ZloUODQecG18U63Q6pFD5fmakRNmyd/DWDSSBkU4J461wZ8n8vWEds40
ESubNkZqEZw5ExELXx8bvt1wdbEHA8MQuuarxFBA6VtYcsRM5hgTgdM/eLha+IjQ+ZHsI/nKJVfT
dGLpz5Brwemk6nlbSfD2Uk9mdsQiiVAadwvqduIi3KNMA69+y8gmkCD8ivGtrMiHYZJSovs1EqQX
To4WIkNEpuX8jCgEWcZfxyO9u1MnReQ0x4WI7cbIOX3y7VVxxE7JqeFPvqv6t/p/3w6M1vDJzdvQ
vpBR6pH+Jy1pVdwpT1HNkEdzb6u47BsWHPrw45b7t0M9ORCU1kdRBRjykeiZh4wG5iZr0VPnvFi4
PVqZ5a19FC/otAbEEqT4pN3X36PKjJfYeQXrccxDmncnUV5cEvM9wv4v5pUUIGq6tp8+jnj+h6fF
322YQc7uAa8abvy/gjK3dMJDI/qxPlwF888TiDzpoG+GDUmjDDpG9RgmiPETLowxya9O3Odo8T3r
EShf3XcylCpTQommI0NjKMPQFyUM9Mgt32e7q0ApIXsUi5/sHtry2Q+Lj20pmr0zAU9Q5ef1XUjL
ZqYYejmfca1Zc465mIxcYPJltFAhjWp0I5kZHKiBzbkXiuwsg3er+BkFFsZ7zarO/D39Fw2Jss2e
Ya6XK0LD8XnBvLqgbrbubOazMyKZFF361yWfMYHCXe42QD7K6WNBHHsrRINWp82YY1UF/KYM1jR2
LqYrQwt/0PEoEVJfR1kj4BbnO/jvDTxBagZDR5mdJCVzvAZD0ervySWb/HSuPFgB7GZ372cku6aY
RXqL27JH3BUmdObNpZE+vOmBSiuD7PbxqgshHCt91xXw4NVffBn0ysyVniRtLlIuuPIaBCf9BtL3
14rCAUoFEianjGh0wuFnWKoFGu/giwifIagyATbzJab+fCD2Ti5MZFI3gppPULd1ssqwcRSj47oZ
TJolykV7O3LOIFBZhGU5kQJzb8UF5K3gZS1J7vFm00Lt5i7s8tLwngbb8SFWugJwKV5YP4u/WtbE
j1ImHAZPVi0bmC97iu21A2YPLiWt7F5RDG+BlfZ4cygtQAaGRnHEnmumpNl4DqeMvfFG2gvYTt4I
ANxvow/eklvUG3qTOgZQqmVjgT//rSL6MKMcJCpEQgdZiKOnRZF//h7JLjtzHUqwGmvegoOYUS5Y
qIHlEy3tnJTU8qRnhWvtJG80WiaSXW3xG9bv0I3s+As7CZktzp6ATwMsYfhSLfYe6LotG0F4OxAF
qVutisfDOM7A1vyuYfU9h4CSFmdxNV/KkN0VfjlJykgqDCcY1T+AZkuv/Oe7LjEQGNSzxCs1pxeJ
yXqX4l9Tnx6G5O6NfkGC+OsXaPJ3Vo+VxnGoZ457hhGAQdkE/wjMsU4Sj3r6OVJP2mQvBNxzcDMx
+ZCv2/T5NjjZzIt9FSQqJ35QihPFpPzsOkDFwfNtex3dCx0Z2WKPA3kcoZIcsXnGVck9E6Vo13zx
HkDjgtrkMPR37iXJ3KvHi4lGvHusaclag7bqABhGIe9PJoGqhEnh0jeJY2gCNX1KiQZ2PXXUd758
xBjI/rl2R/y1t+sK/XYDC9oMAEd7MvaW+s2FbyydXUneRZDGT9NhwCuq2VguaSGXZqq4Z4Vct9fP
NnCQjaTa7J1bJ9sLFc6pXjf7MPwU4TXjHKNRjIkSSevFc/6fnu76Kp8YjO5xIto+Js64+kZMef79
5P8gLx4i0TqfCZWZTzpA+Z77Y9iosYX9ZZOfB9Am9+QLAfbLrCBhtYCMtB26RJwUEFiDZo8bXgBf
IFJMGnGgW2B4znT7fgTXUUkzOwwyFsakK50Zy+u6EhRQ/PXQ0fNmUo8xr/e1AyajS/2MHhndr7Mo
CiPe5s0lDRH9+wMBMozcfy+F4iT3+2O9s4YfHQdbSjkbvcZuDT635IaVLRlIuf4bnux6yGmcZvXZ
zifVZNJ+Dik2TA9iXAOF+GhrHCerWb8yIHXtxnX5Jfh2GQQbjRWW7Oi0JQpHYf/5vfQKlCnmqYla
A5MUwqVQHCXyV3YMqTO6Aii73uML8mUPLPoZw+YoMvvppm86PGPEILObKvKkZ5Mg0Z5YyDJCCAWw
P0C0zNu8m6xPTnM/H415vypmrZMEIE3NEYzBYV09uX7EsAKBxQVuhqwffS1vFffLd/A7S5BCzzyg
wi1mhYWwLj4b55ZFf23YhNBY2/pP4LW0zFKIoqSmHijpaKZBkK7Vu2LXrj7gLMcdBuG6vg/g8cnD
kjC9B0sLnrRxw1KQ/N4kAF60GLKjGrScqAOVNjvuideCp/6HFADhBmfejPngZceN5JVuGNr5/ntA
7REcuEEUXU+FwMYFIlvXxw61VLHUvUoO8iwj4RTCxg8HfWws2rGgoAmQQ7/S5E4Y9Aj5+/g9gDCx
ynbCaOYzQNON/1OJ46N0yDAUTTLtsrlu6lihD+fGYfF6Cbu5l3KT3hM7zjxLgFU0I6f6eWpbz7ip
NY+DpcjmMlDKms0IWxc3FzX/zuwTeMb7MXM0Tb6ufDOZoc2n7pHZtwzqzLDoetZ/IMerBi9vsk9t
SvSzu7z7TOWRKglUI2FgSRZgSI1hqGYOV66DKqrxegOzytI0T6QMIl/iqSw9u9HIxilOrN35LYRi
VO1tprgLwUgmrpGnhRQNrHbGZ+R9sa4fUOUXIprrxQ0/H1iWQDK4gQ7d+CXIGQP9YRcXLAoF6yHO
Py/4rF0NO4Qlp6Pxi+WywmdGqDkv5hWrUctm+s6bBftrw4MN+2PrXw6VSSMnhNR084cXj+yWs/2/
neXhD9gCRkAYpnSxyh7PHvINUG2gysuw5WZLVa9ApKVo2qCLgyilTIdjer7+Qng/S3+aTYtatA9N
p1xwCW/bwmU3AbWRPJhz4yXY2Y/5ZeJTA7ihqSxB/diHDN+rvPhNsq8jx1eN1dx5+C5jPjwxwKtr
JNQfeBvYs8Jm/qBDShPSspsJ1G7499aMwsiK7ZvHNFkIAU12J8eC1LiYnHh4Jtqdp6iwKXD46gAZ
FTbxLPXgYOB4pPjWeF8yeV9IqPgEah2MHhYjw+G38+/fe/qt9yjhnhlLyzCTyjAkRdcoIig6Q4V3
ccY1rZsj+4csjkZxAmtaUoHNklqwJCXdEljfsmb7rhtnk+9VuUHgXDlOLsiRUsgIPl2skyfqPDaE
iWbTXUT+sAs5rElXTmAjWxpts8f4HzPpxtXVU0E3fXqvesyjOkfJNVeXy6FyPAyi2gpInnli0IYd
IjybNoDXtzhe+slMn3rIgWVltfdt5js3mV9hzUdwA9tjEzrZ7ceOCY/LYkpJLPjJ6OIDSf0RDtg5
XWHg338GJMKWnN3O13uzApkD2Nr+b8HSXE52F3Xfe7qUSaclWAol086Q3R9hvx6wMH90nFQtZ5Jq
jZV9ZHriMXjtqGCIqzVEAwVUa81x4OY7n25MFXfC8X8994pZGF5xjHL60fFdIrCfaGFV/7v/qOJv
+Xne6XPaMDPu486ze25AIlUyUx9FYwfQ0jGbu5UO1DXc0jPF+UWIhvfHF+oOeGAHeCiL+jYAJHgW
m/1btqFR92A6CUiCyjOu3qnSq0MUj+M8Pq0J3OfySeloaQ63MaQhXL3oSykCjSY4MTnhfxElO5ez
/Qnju7Loz+Q24QnctEczvVLWV9vOr+aXwfKtso/+66RpwrSH1BQYNjRnSL+yc+5Mi5ylskua/TaR
ppGcmC7Cc60+DtwTroFtsDyPRgOVw9/62lJW9jTiFe846OBow0t5skcKKgm66iD2En7fS3tADuX8
dPlJGq2887g+uEbgPtY6pslaswtCf6aHJhL1A8YWn2pTMYSE8P1uZwflgdjPnpg31/eZXYqOeglz
C4UF8ZOa0Uexx8yx2qrAECAlO0bEAOm2eelHjPw2XVoPU4cwynLMKwSGpt0jRfsatP5DlGyqV8Hx
TUqixVhNiizQ6AeuaSlPLePOmVgOgcJNJ2iESRbqZobLTKD2Hpq5vTYtfp9R5Getk0FS0038gEt2
jPI7eIrzn2vc6JxXZbZ8KH6O8S5fQsNsk0uDNFBE4ZWSeDKSkwNQIxolpSu7Lb5ZgAcpgLzaoR05
hd7vWWlqqIkh2bCME1LcjLFSQkFe3G7VVRoiaqAnwW58OhGIuMUaOnjo/bYieIl8sWXp9UxPvSK0
fTv6cQeB8Ph2OpoN2QGMOPEKOyjR/FZ1xBkxVxtWWV7m3Dbi3GlS6eoWn1bA3Djtgc7asALZkG/N
0hhoGI5Zr5V0lhJWUiZlFFokgMS7hviW93o7MzO3PNyy5VAIExGiu7fOyi+GO0fwfOb4GJYbM/NB
UWDDQk8DonLQizKJI0gUHozzonEn20CsVEN20OCodQxK37Wjt8+4deTmbBNJzce8Nj7DM0WNna8b
w53mDnllmGV/Byo4FvQqhPGFm6UbVfKx49wl/5o/c1C/RihkyN0ssMiA+qJ0sxUZo85qswTdZXHD
Awcbj5kcHZAGcJnYRvNPQexj/yyjapZ7yvkXRU+IwybFszz5Tr6xCCGiUfHVnQVKp2038tB1oGtO
LWHGll9im67AGASpbCSyueSKpPaKUiYWPTYmA7XPz6JL/hkzPK1X2BEWUbTeT/MC+kQNcHsFjwzo
WTEMUOXi44p+ykrHg0AqkFUebb09dke8nS4Cny0C07Bjqsp+tgwgUcL3BTZkwAs7WJYNyALVK4vH
0Ler+RhlW1oT5X72pkLJcGLsTb0tj0ZTSwhMRdjMDQSl7tl+GwaxhLzOUj6WPoUSVImJ7wTqp4Dd
qpSSqP/mKjVoEIDLTTZ2oK8aeRLiB+3EdTe87J/Q6+Jgy9f6aAfxJxXI0jitVCZc6UvoLnKSMZl/
k8vILHHi3m0XJtpB7U/2GWe/U9dsNaacMVuviuvu0T/M9LEE7xN4+GO6KbZNW15LIKMn2MCQyz1H
e2ZkVJi7FENmB3p8RPXNnP6rY5RzAMaKpCfxOsYA48bDEDaU+h9iqaVbEf9oLEO5UFyi5o2Lb5o8
yBQ473h9PB+XnX6mpgVRz7qi0lDqxZcD45x8qBkbS0/Zz0IP6sq8+STnQJMWK5ie0gkrChcgYrgi
Arj9LNBCAM8Qdj7MDq9Fobxmm5v2O3maCJN27VYW7WGjUXmmdGkJ8wd3ruXkDtLykigXnNY+waPS
KQ2gEz0Q115JzLt5jO6F6beWj15DW/s2IeP7xkTBme+jPQbCeIu/B9MmZh/7ZGElk/rxl994OoE1
2pVaZLYzIkYEX2VNkJEYF1cLHDXxkiVa7L4ol/ABpZKm0lSkjUnVFwIHUc39+wrLr40o+7h2Ldvn
dhaCF0Bz1HfTRno3x4a7sn+Qqp0pyzCiSv4QkixaLUz+Yo1t4beJ2dho+0eE4qxjjWufGEsJ94Gu
dy/aI+HGTRt9kJdtBdQVlePmTfFJ0NT3HAviDi2/OFds2GRK8Ur9LTQDZ8w9B9H3hjkMzPfpk1Eo
n+7VrxlZEK9BIOgNoTGIdiZUX+Y5VFJoUN/lGjUJ9LUricReT60t733ru8GQIdpFDAAt+4A1haJG
w1QaLyjLyYfFAOvKTkKb0seNxE/EWDS5TLtIS+IAxOZb9HV8Ql6RB5r0Wp8y68dbgzi2wjWo28RA
F9xSpQApXrfFCw3/MGf1N4yrWCTMrImWQzj7HQLqguZDGeRROqgY7cz3sjp+1W7iJYmBUNoC+Bp/
7XH8VU6LIhW6/kVCLzPMjmWedHRtaEkW1kV6jQEkyqcdnivFUsCxmYUlIA92GGQCvIZM7e2ZiNlq
qCF2LKCMPJvHSdA2MIT+Nf/udoEO2TAfjM3gvCRVY9DZc38UHkj9gAp1UjfzwRGujcLHRFe6r1Qs
sRe2+bc0v1QJ2p+sLFPCk0iNJaqo7EjWV55mL8W2RRmyqH3hgUo4kfj3ZbCJ8xGQZriGSSKg+Rw/
dowlqJbDm9vo4amXFfpPk3SEyez8oxRMnGr3FstJnJ0/gpRv0JI+vsz0dwr6j1u4eEjVGa2TUxcD
znKCIG4xNhjgUYSF8Kzvrc3C7vJTi7zRRkKiqrQf937Kcxw08FxfUUb2r78aI5eBbrcYsnZCSrO5
Wo43PCCUpy1FfepItRvfGK98s1ZdQ8mT+ZtRqpicMB61bzzH2+XhySZuvxzriofI4aNHLe0LbrgZ
/8o4+D4SIMCUPAC87KeQ98FsuRMagUDwc4W/ihaqFz5rNeykjo6DAflIz4CQYm1dlGDKxnvT9K1E
wCOTEiUJszr5zgxKyCqp+nqZyLrNsn1webU/4nn8cOFRmBdMh66xl5CJxauP20ZJg0Q7xJe2Pvyw
cJ9Idiz0wF59VNoTjPsqZqM35g43Jv8y4+/sqazYT/YtRSREbSil/DMkpQ9JbgKxawChG9RxHkSu
Z2m/ANCeUQ5Ahm1GFsSyHaSORPoO/v3ABYUTETz9ptuUzY2zGAqqDUc2iL6LyieoH44cwDe9IGq9
kZJZLAmyX6zJm69RSgxwp6QSBKS2+x6R6SD7L0gftfngr9gaXMsEK39XzgvKEvCa9W94BJP/NahG
G48OAqAZxb3s92ynVy7P5ifAdwobXUQoEMr5LNBoLFkhSmGGk3CKXfGNjhhitR5z9xd0uC5p4U9v
0y/KkJplaZEHBCpimWvHsbVvnCaVSs5S2jUBAIFijRAb7KzaZYMYA2qI3ltZxaGDg6x/Nm5jKAlx
afu37NjBOt0uxoJocrjzzRxNPLCkgDqcTwf0bmPiZYf/+XYAxnGASu9di/PkJmfDceqF0iyMecbZ
ZxKXZqumvQrgRzO9Rd/hIofnYbUnn2b8eJRUTJLDLBY1P8NsHQ8DpD5LBbC2USPlNIsHGEgNBknR
ONql1oErbQcF+r3Mzz2Cid26gTUMjXsGTXmSVxSvxK4iSbExnKFYQNG3oBrEGsWwxzpstqYvgXWM
DGxVSQONvmhqeQX6gmTF8lX29muqX9FtJkT5dZDrpZF0NNlpJAk2bB9t2KIwgcW+yZkrWriifBtc
nFxYqbIZGz8irW/mMuYehbQyJEfOUjHnw2ZSuuJCydFk4T3ULoN62nFaLwuOFST8jad1NvGkYX/o
mKEMFrlzzLiPquk4Mx8Sl1cdacRXNAxk3a+sM0r0uCH2iDf8B/RGqngkqHmrv3LOdPH7u8qV458T
6pe7bdCLjVGkuCsZQiDBObaMiw5hEV6d1EaJyBhBOHq070aWbuZIf+fqKBiVqrmtcWxsVf6JP8Iw
7G0eZS6msPMrX58cOy/3AzwtSiaHFLJ1LppFvWJ6PlX/FHwbRta0h1qTBMK5pKDh66q4gGTn5hOH
XdwIUpeA8oIab1qpqQb9u02NEq4RfJHby1NSBE45UGRUaOaFay64Q49BLoDERZBJMCXl9gcKc/Mo
tVxJKlrIr03ZRi9RqT9yyz9ACm81/wh++ABoMeVjj1NwGc1el9hamTi3Ox4gm5peG8AFnnzNBPvW
Y0EzwScuBnNbB2kUlPQU5SZJAVxH4pC863sAuMWQXZqDOlILiq2v1aOCEJN0TcCAFFLV1RZtD9ty
Pq7FSiMfnqG8MGuZg6V/pDRTkjOC7fE7pLZ3vJBdI5FO9lMsGsqDUbRYMQcBV8wb6Qq26qm/JN+M
1UeU6VwxSbMZU+8QgErG0dUOp/Jf7aba26AM0kZd0B4gDx8IoF69LXfqgy2l0CxaXA2/i1xBbCzY
cVgoSqWJLNg9s6o8YNcTe0KMM3MZbrRVY/AF8fakc9s52WNnnVc3t2p40h7GYeM6xCJ7Aaoy6dA7
D6TKZWlwopCD9OEApPVsYFYLAGW7sV7ijkqGfte+sGj2in8s4CUvoZXkZze567/v8v5uMRDjTGAw
jg3mmoO7HjmH2eADxu+ebPq9mQW1QCLveVH21zaCWJBbc1T4FPp/z/grzqxGFBXB+Xw6Ub1DrnMv
TbGazqekI5ZQGIZIdFXkOhpIMkxz7U0D/i/GTRlJiTATkT404sQvySBPI8rncrIby4/AChizsXw9
GP0Qz8KpEldXVB/kJUeexdTgO6yybdPAUhiqKlCDGqQSG2znEuVJmNmjoAoo8aQueepHzRpu1Hgj
7GHdrX2juk24a4m14JJ+QPYg+OJhGPKeYTpcrv8Uqzj2P/nGirv6ExG2sJmnMGuEkllS+DeI5Wd8
Pz3YLACs//k/um026r07QX7ddi0CpyZozPiyXWbRHgSvRj74hijG1zltLHGEHTRTZ9HYF0oibT0e
a2XYkUHatLgWii7RLEBLLjLRUsirVdgW+xQ82YGylprLpUXBxnvWhdjntPbT6jAikv4H6IB2gt7D
OpxTjupYEWGvkH2F8zwhFr27X+E4el7e85/ZxyZzNh5/wF+XmPKciW93i03Vrl7oOyN90q2U2kuf
G+KgVNvIa65GCcvkYdf6tyiUHdobuJweOraAQk/09qJqAuHVusBZylW2QE1pBlZFGnoaRtTRcjTm
d7xBVgGwszMiC8ROAHwUB2/Br16kpfljDCLYLHGgJ/2Ic2FSeF+q2IIPMl5hv1ukiXzY2PNcoLhe
MPIT6F7Hg3oX4JQJPaSsVrBp73XfXMX5B8GPxarCrZVLjA+o2QXpUb4tddDC1px7HqjZqqLURO9l
HZvzmcBMqzkK6EgiO0OcKVWpiApUB/06KNL4KLSkAFCz3ZQlN7Xse5rXzwpEp4kKD82JOOEywW2H
9VyoDZdlW3w4BDyWFV8EqFYT4ZPCgFufJ8DP1IoE0NlX4OcFFwMy4QTIjOpVGXcjKyogQ3DPZ3Su
IJS4TgzEE1bXAnJ7FIFh8JQ23Fd6HBPGhre6a9iUMPWc5PcopVmgZMChAlES1R3joaDKqLncIsoR
VXzaZw6ZelfooSjRQHVvHAYFZovrWwIwHuSAIk5nmxKhYL0dCrKJFF+mGp72NNSOzroC9F97POqI
EC3FN4zE3Q4VbaOS6owgFCGFWCPuga4KdREwawIASztgZ2yw0ptCBv9vxrQIfH0JvOEFTdDXTXbF
eAQSqeNF5CYO7eznEYnGYLd5N8aWR1BTk2Rh/mQmN9DEjivscCnVGhvHOGDgTwahf++qgHUBREHL
VKLMXOTakQ4OBMyZQWNh/ESeKNMc3AEuUpK09fud+zqJhKusE89Uo79HjP/pUgkfgewGZRGTrVwd
c+54kcYBIUDII7Llxz9kvV904ngM1pj2l1Gpw57uQMo9g+hZh1I/E+OGmXQeFxNW74wk3XLv+bRR
7TNuhAy6JcgqCfTqi/G/zEJg9OmOwugThOjqYc9BSYuo0qY3t4KmMQDElrUPHoY+8GbcjicKwhBd
6URntXqaD4Nnn1MX6AQC7HrzEHgHCGKCGCHvc26zA8rHb92bQ8HjVD2QiSE1ZLJ1Of7MljjYkibJ
3lpNU5pmgL/gMYmYOg5ZaxWWjKo/MEnwTNyOIia9SY2T/vxpJjGIJ2S9o/BizM9S/322ny9NdRJt
YZRdBA4LU2+hpxP4DLaaeCjP+8gGbyI65I1VUL91G84GAG/5DJ34EdZQSCsaIuWUGTG7TuIdxO7q
IWr4AEEplN3wL/KYvVO57DT7DjM6QTfxwb7iJydsXuZ9SAwvzLe9rFWIV2RCov8k0F17kPJWFJET
RbBWa5toRJMknV8RHtknCCnQUhYLjW3W66LuyYuTwme2MN5JS17skyj48U41vD4MFehJg9me4+Xj
bPGaTTByE8JCg/mSW1r3b4LbLJ+CypJ8oj2Oq442C2eFn0geBYBedzZFlF3hFtg5MmXRrMTSq/sK
CwHv9sD6rshDAs5S519I5hBMY9xZxoi/q98JJgXqAD0OGIgYHZPlIYw8ty91gI+X0Mgv3JzA/L62
K1nqgtsI6uHSdC7ukmwVNarra8EH48atogTyitpC+YRUSiFyb/EcJNNiF1VejCzXJeuUZPiWgGz/
ujweh4B3HiSMKnns+P3h/TV40fVp6jh2JPKWXT4eUrEqG9lqQLuLBw7G1dT4ZmAuLvUNaqtdaHLO
Yc8ZJ7/yCBzYHTtimZqsiXiHtu2AosXT5BLkTpVbJwlyhex3V5T9Ng4j2BiGaAhVnI3tH3D8JlUT
gxQSU5WcMnUculEAtkJXbaYwCcN1h4TCeuAgpXSWHziIniY2yW09mlXNRs/LbOPVyIYA82ED7XUY
u2LY8uCg/LgmUegSH2lnpkTadk26rNAjhG+zUfny+uDewusAQtcayf1KB33erKASBQvNj5YGX8zm
ogIFfiIfLcdv70VeeNqkk8p5zKa5jAzf/1B27FjkdZCHW6MNZoHkwOcGTkgylDdz9znyhTOTOdSW
ec6EiNNs7YZVjUsjsvGehhI+EVaVxwEPHyWRhkpIgHac+pzZpK8L1ksnIZdvUkbLTDoHTDwRISpy
ZhDoAdLInXkCIlOl+oxjyahDDmdeU17KYvhD9sWM0q7Z9NMYr5CNuMpZkWUzzsTuE1AHRBtB2/bX
AzJ8nvcegYkHa1VVM7neYFeaybgo0xQBN4e4AFpqHD6PaFI3x/wqur+tHeXBZYUpUdvEM35YaCd/
rJaOrpg7mhg6mt/spFWMcM5z/ufjmhy+cpnR3ujy993Wudr+PJIumLwaE2jHBqKyEc1LK8k9eHdx
+I3qYelKGADXRdQtnkUe8EPify4lXJuQqkpSYVJhnrsU1Upob/xrgMODn5jWTN9y3IpwG0OTqg4/
QfEpaxjCdC5SL1+OxJzxOV0eXan8iSwcZyzTdrd0hh2SiiL/UAH9cRt0ESQG9WeETbS9krDXUJRK
4r/gXvTRf8Za2Ts2Ak0+y0RT6/YmmTwtVxYr7T/k+JswuLW7J0DOBS0ydpfaKC1Ag4zzPRHwcqC9
wcokISlgNGLhjoV7uD8LJJz5m/7CgdAhKDBvFAIirl0/8cAaRAS3QTv99IsK+qfs7bwMFoM4Q0cz
/Dk2pgnUjBIPDj1oFVUdiZUDlxeGV3g0EZ3EFc47cFl0KlwVdrtnaGqsqdjl2S4x98mB9klGWm/u
qqtR47VYHckbQxBEF5A4sfWmRKFlX+qPrI1e74zVmtvo+yrWKCofKUZwsD8b8vpCbcbX3pgDlssd
mPoXta9hi7drTW95QwGiKHZv1PA5TDvUjIpuDNyu8z2C+IUYq7keWG/sGllqv80Zs+XJvqMNFL+b
wY1S0cwz9dWX1TRrxV81+QLoS8aGssMZzK0VBsiAng/UpQg6jsiBQyKfInKO/T1meAC3wOwgykgR
VTARiGUXY2IZLJ6SIBVB5g3kQNRPu2SzU/V1iM9VJfAWQ9yUBowgCJDQVrqd8e2P7EuT2LEepGun
WtDxqknSpc5z7CDac8YKCXg+FoJs29zfc163/8z/IaAfO9sAJ96RtlsR2VYtOjQ+PDyhBvlShSxk
/JLVtRm745q5vsmGe8UVNSdKZtDx7OqcoCtvW2F7eBsTLPcliLiS1IxDuNSD/IvApmYTgW+O9iGf
lyAnhx+VI1OS55ZfUNuS377LnpRGcJk+4TNusDx59p8UM0xghg2O2rfWoI5zhhnYSLltuKoF0e7q
Bndr7Eh7gc367EbeTU6BmupGl/C4OYae/Uqwwi/ORnqYn+uBAcJoU+BIDFWXhVfVUnile1PBugBN
+CKRty6q3Mhonr53Ns0W5ZEPMFkzdUNT9KJ57+JZcs9zBhiWUNW7Haps7byNnoUV/QbAkmS7oY9Q
8074t4EOMjrhN9wSN31RExJfFp+MQTQnPuG8mNbkyRi1KAJQb3xUSGLfqTLVXT/mMhz73q1whcE0
Ier8knUoYzmCOp8npowiWakbskkQ9xMdJdrEOEozXBDtATiM2JQIzn8TqB336p9FUVG9nXLc6y3L
gytm8Ryk1pRyXHibG6mjLez8oPEeT17zrLAMEB4WHIdk0Y7FLs5vaNbO0GmmOUgkbK3L2cTxfSDG
X8xVOwg9eifcQW+fjgs4TvBlG/Fo6Y59RFNmPxyzxUJWMHFaNzGOPynx3Q5iaSe5RAfjg+kUNnU9
BHMPXa82GVMU4FISKjYkN/7VEOqWN6eZXK0R8OJWf9BwCYxmeAVZSVXn9C/NTSDdxGOkLMXfwjNU
fU7hvZZ97PZcWHUZs/kSDU1l+B1EzpSpgwgdirfWq8Ul39OV7AoKN8Mz3sAj+jbgp69VFkhszdPu
UoDumUk8klPYflmAuGHtrib39P4A45HYWbYcHubSmhATuxKfaLbRuTMtvPOSP8Cn4pWb8AAyifrh
BCV+L1vIpaQ67yRKfBSIaGMHae6MsPjnliTtsOOEZhpZ2VUt9i2tgQkucnTqcJGvUCpYuwXxT2Sx
x/LVitEo9Li2ubjVjxgzTJ2xuzR13YC6Yv+AQO4y0f90RBSLfrg64sV4Fz7jinvxiS7hnF3aZq18
JTtmMSWVfsi57KxsHEFOefhBrmuAmbvxIltAO2xpGN8Wha+IfvJVBk9xEi1Vaxey2305N/y/5CV0
ynGDLuPPkOoldtH0XibpBEeTi9RU7OHq6653+lCWv96KbNUs2FonM39hBoDqQZZKv/2CmlyB9xlC
EtCfF86oAH8kRTw3SzbVfJV43gdjq3haH8W0sUEsNccEVtPMKxbLCNMZK3LQyzLPYSMO/tb8d/4v
A8ElHMTFSliNVjbY2iZG78XlMPDxXJe7wR+S6zfFW2WQA6qrpMKvH7W4reYdoKksHW8QVxtPmFzE
fvyP5BILsxgaEYrun8N5wQnUj8Ec1E3VyMG3dG3FaaqxwuEIZ1vVNuPuxeCBfC4+y1sztj3lAwWX
iumrhz1sz5qAxIeXv8/xJuDzaya8R3osLkdGpNIrU7dO1j2pGlx2QRT7CdeUZgPsmYuvEWtY9QGE
garRCRvRDc9Q23mwtZ6u/eO9SE6Dl1dDdD+CQl+fUwolmOq0exw3WJ6Xh6yOc5EYokNlxyxuOVOR
2hsiIOhjZaGhDzM5UZze6b0rLWsgJFNha0feiFZYHTdqgsawb8ppNYtNUE4/5PXZGU1MccTacqEJ
Ur4NXuhPqWmZy4YsLRanfkvbpJPuNzs7nmQzRJnbhTtoR3E7Z2hO5J95pMlvtBFrk8uwpL+g78nQ
zafHV+rf0SZodkE/XBroeJitZP55ncvvJHnFf6OkQh8PaZkgG+AmUL11sq/VPC8nx1wlThX+waHe
JszXH6n3fLrBWbTWxnhCxyhVPCmeU1/lrmPr35TXKouHb1mY1Md+PrZ1/xjgwHfHSTyAxI9s7IJl
wu/6oJwxF9WBCwjv5C6QPDkKYHcvQP9SxT3P9LoNecsmefm7QUGhUj0e+2e+Vz7BJ6KYVzCvfcf0
fi2LW9qwROgsK9QsiGFhSDUpM69a2Z0iMBsSysH0VYDmR+rBKqobdW4Z48nT+ugJWyROi6i5JqfY
w7B227OITlz684qfvciaqa44CnvzVgT3ltBEBGVemmK67uyZk/J1x93o9hjaE2y5mxti6qa1UAz6
ZUdFASiIlUTP5qzI7WcJXRMAbJ/JBH5Z4ks8MZtUmUr9ou3MVGT5agabMY16m5gkSpyZaM8WuS2Z
BRdNrygjzWUVoQACPXKzX1lHbZxoiW1hkakB7pVbEVTuccbe2aVYPgmY4+vRZyhN0ZfMNZwyEZPG
QYeKW6RBULljFbkm9eHes0yHnOdmKUJLKt4t/83pwCelXJS4NYtFRtfBjDQgE9pS3yxWSBDQ4Z0d
rkkU6rrjBjcxQtqtmyc/TNIae2BqVv+We3HR53gaxzLPiEtbsGhZJJRwxZoEXv+Ym0FbCQFnbkvG
Gg/5Sqn8CtubsVJbPlduyC4D8S+ck/iJ7uJHIXkmLQZ2tfezCSJIruU6EQZs7lmSjKOEY1m2R1AS
+OVRRXx0Ah1G2V6x5o+esFVHuzVNWgphnzIKVLCKPvq2Y+/8NBkClc0CEh2nLbkRS9T7/bHXETKD
Kuqvly04635fyb5qj8HrqZC3iSPdQo3qvyZ0QxNGO/SHhWJoqaeo7/Kc6aQRu0qytpdi0aov3cyH
PUVgmMeoyH5czPqGWIIxnuGkd1EQPaU+rsX+EpFMDInYpdKJD4oJWOkrQH+darrjOFkSv2wXhMSU
+FT10hDL9IpXien3IVsN9yuZxtCgRWAEpZm+7D9RUEHEtSuhMnZTAqeJcsz1nSz6mNbEcefWK93o
pVOBCTLLzp9dyoGNhPFqQJ/f+DPlLsZZlhMTiM1gujF69as2WTHBFN/fV1z3rpPvgulHTa16Vhyt
aWnqGh68zkrceaclKjvA1TyQ8Z2vc/ns3s9+7hJ+pqQ17QnmNkLCwNTsf+oMcW5jshaezOmswPRK
Vv7BM0hRK2AWuDUO+ye41GqElYCiG6jRT2Bs+Hq3EsB1lPQ1CiCBs0k95lsYnc0b8YeZKw+KxGgP
emDJN/X5pS7HDEdq6OrFvbee33F20sJ+TkLyXsTetmPYq0PiOAY9OPMgzQUALPpxHUrR++JIGpyZ
0Rb0qck0yRe36LiSp1f+UkrCkpxMdBCBuwoBwcEnUHRGN6sfAhWaq/m4kD4CRWKVW/7Xn7IPWfTA
5iXsMBGay6kux8jI+neBZtwcxdv9CvxXvj18L27i1GeCWSQBOfog9WF8nBtFUEFFxzljf79bK4Ev
anx8BNldilLzi9irIi2srKwbccXHL9LiZkP5INZML0qNXqSiVztmoxqebJlpi4cng4BcDHCDfarv
xncph51tRCmLB0mWaA39ANlAmWIhlsMf12EzBh5BTGUMwyYD1Kowkl/1r7lqGKfHfRnJ9WpoOho4
n4EvxtrJW3oiya7C0kmM9cuWi5kPRyUWmVplc7g3mGYZiTfco+kBQzxUgwIU+MN6asrauJQ3fBGU
62J/gmEo64viPOKk3WkmMdHd5ZeGQ7+U9470YlolXLxwTXzScbkuUENYVmkViWIDXRnSqaBiDNSG
t5a+RrJmwa5pLXhe/I6G7+l+vdQ61JLH068yjQYWRvstpxNgtviU8soJ3BhUlnrRPLFBxBmLob6z
a6UcI0WiEtKHASX1yhjI4bL1mDqULFgMJJKlniE3y+p0uSqLVQHkp09471kMKzK/5M2phX4XUlXw
FdHCw55c1pzZrjEL+Aw3ZnWN8Z1aV33L/3JIEOdAfo6beF+K5nNkxoSLAB8tcORjdxf5Ae9PWQtd
mxKEmnzyOcWaQmqVelbXUgchY0xWta4A1P0HTwSE+5A4aUMUn87hrDB6CzBsxfTS6ICfMlDohB05
0jtpEv6gEYkTuW5QIgK889uh35tQaEpf/IVP4+7jXes3kg4bsUg4PUPRdF3ih6cb3cXJ0z5MOalG
cCvE5tgctcZFz0jVmn3fHgDeSk2JK0vQ+a3EkNq/btIM5ZfEh6ZGbbYMnusLh906Uqxkh/GXE7Vw
Xrh5xMV6FbSjBXTrrZTrJvkWWgLvQ79Vaymw0ly29s2TQo7SAoelBo4Gwt4+xU8LiKECER1YjElM
CgUjBjU9bcktHQYJuBprr2GS4Bocpx1u4byQOMwPgcgw4SGYvOBt9EytDH4SCjfR2wF0VFe2cCOY
jNxnVNIDEbaUiSZGnVx2wNW1dfLnBTpAlsxebGkiDNCLBv0RNlkSUmS3vae8RyAgJtlzFnU7bcHE
rchGv+OCWuxKelrUa7scctlyrCZkf13biPqOoEORdfhT5k6v9UK6xtt2BLzEzoFlw3FkIym+AGm0
hb6DbKv4OEO7SN9qQL/wnmsUw5cvvX+RZl3RTrdZgNj6w8z+yIR5tm7dnrsSaL20tpAKHhZtrY/i
8Z7k/Ad1OYTOWlsfAq1Sjoi/JGwUGpRXp54EP66F6cvEcHUiHKFhOHj2/7Kzwt1BNy12IrVc+uyE
/CiXVZn9TCooYmCmC181If4q7IQH9b4S8FwyLMFgmmQs40Dn4n9t+Dz3SdxYDxEifOuAO11yHtfm
SAzP/1Xsx2o88fm1T84ktjQ4PXkAbO1dmWB3OLHYb8vcmIGOpu5zpXsLE7AKA02iILQ1mJNWKmr9
d65tHvxo0OjrCtQUdBC2fKCTmhVZjoETjBwskOG8f/60DzBilZEZx/RiQhMtMwBdx2JGzjOc6S4B
9maZ+jDm8xSPZNl33Iu2pp5EUWFa1qE4L5WDUr8dbkY8xI5hUTkt+QYeyuufSiZPn+0DxFq8wqjV
ExThMbcCbZi3oqhEvB5jK1JNaGB9VANFQho4o8GQivYhUaouvJDsm2K9xHWS6Zbf44cHk5BUbVMZ
8RQPDCYxa+jzkgRT99eKudKGyq/SLvciL+cOjUNUlTKHBG9SF7gSyaSf+l52ApmuNUO1jtk/hG8D
+5qxNkgPctMvT5ClnG/dZkY2XTykEJNCCq4UFCDsmgh+pcCtHYamEJQzx5HHga2fcGRD5OPsKCac
xdvtG/2xDJ9aKuCoHMzP3yG+wgCwj9pQ+/WKkpJ4lGs5c8TFB4vPQg1LOF6mw5QqSRqC/Z8RVJpP
VEj/3G4t22U95fFvdPP+s2ReA5L4B4bV0wKDGwq80jcoo3y93gEtRRqY4Y9BGu1JR8834NZnaaGW
TOlLYwtSF6kMp1xgh5JTyA/2Gkn2PBGuG5L8wRBRbBK7ITPYdWC7d5t3kB3AVvCrpiHSokg7mFv8
Gb+3uYW7qlqvbPANPbX7dw43YB4jg5v0fqZePYe9BpZWNgGS4DABIkSxc+GdxtJob7EEeEkrZvC5
Yt2Jrjo/0z/MzKtlMtxNcJqoXvzHwp62Jp8PfYb7BKARG70fFkG/9/V5Ud+dNM+ZYAwDGFHGGyE2
wMNlXy/N4pU/LBV0dcYTmBHRaXVoivo61L9x+LBR0gyXeVP+RdZ4FtH02J/P3Q05z3vSclJCJGbl
KtDERphB6+zCz7GxzSToYSOgzi5UMFUuhlhMg3A/YQImRx2bFiizEd6z6Gf3zj8UHeTMc3dxLTtT
4fTDhuGAaZjEdbu5csMY76a+PZwu/Mwp4NWN7+xTwb+EcsEocFmKnDFLkKWmWPZxbaFug/u/O/Of
YdFUn2JVIzm9VCi7sGvHBsu52KkTmXOd49JqW6YPhKhVUpbDu1iL0BqmPufG3u3t3Zb6yyqw5Ic+
R+KqguQ1DPwUker8XfqHzO9PEFfSR3iwmE9y2Z1I+YkDX1bvNQeaZ7VChP40uzh6cjgKHY0X+/1Y
+VoUHu74g0RHFqaUnlrL2VlIwG+4Q+fEBQlQ1v9BwhRPEdwvKNlq5heb2JRWukBuS5fAJvIoIhyi
hwo9vmP3YSaKFecSHGTFdvCM68wlumrhkIZW41pPmZVv9yC2YrsXbfzLG7THa0U6/jr1T++Op/bd
Mrd+F3zeHXsvgDYjbAPXbseZEy7ZnzcfAkoPczx3jwGcXG+l0/kRZ39Wx8JWoSVTkh3SBmpH9+UD
xJTFyAjO77Y5LL+RXp5UtpU8grS1RjMUV/mHBtZg+/jJwj/BzjXMMcBjhZn+CZvNhCwLJ9VcIRq7
OehxLaFwBzXQwpD3+eGr5HgQ8umcghouxf2VusPNXVYU5cpKgo/gzl/q7SYgvbSpyZsr+uKK89UK
Lfplw0r+pqp+69fruyt9cXMPiogSqWcu4RBgXRPBEmZ/JH3ph3FIedRLmykNW65ep8QX4D/Li2rS
DeQm9D52v9+TBILhQtXjQVm+9SHEB2Br7W9VqumpCJ230Yw46MF5E018TfyJdpu6vOg/wnIPg+AM
z6KLHZ+hKlR8iox9PBcLsCA/885MtDs2tQ52j2yGzJB4DNKyBaQMyHrFW6+fx0POqceTgpglNroD
1rQzOY1EMQ2Pek5V3Vg8VOPRvWNg/4uFZXwicvDb7Tw2ogZ2riW5M3JgfZGG4ZD/QgpR6U5ma6uA
MIUtK8cPWmkLyvnwLyfScoRIBbTUHPwXN7hVsUVU6GNHYNAU40C1OayPT7G6daJ4rfSX2/njuigJ
jgJDdnLHtOFjU4gBFgQcL7w68hd2uQjyiRnURravX6GeMIuY8CEyHPp0egyxxwL3D6dJ0da4jQIm
CE3M3Yt5MgyQwwS3MpW6jBNOdgtxd0Lq59PmppasojY7OkuO9cPn5uBxmVH9zxdx8zVWhuYpDKsP
/uOHw3k6KJlX5GT5IaLrcGfp1QwwlgiFuQI1KG4rFEE1QugVHtgIplE9Aa6hwvU0+Qz4Rqb5E4WF
w5IQ11m/81mIgb5uGQPqVzt1dhqNYIZicbJneZU+ozyd1sG9z/X27r4edT/4v8rCzutQ7PFmhfxP
FTw0tzYaH0orq51rd1XZe5PDgmAMiEacdDjAH9mgsg0R5ddjnKN/4P8yNFPgo8YUjkrcsynvymhd
FkAc4bI43vdhmbGlWcnstEOggQl9t1FknuJuk85NS8fFVHZO8OgmtcRjPavt2Akl+QbOMocSD7Di
M7YRR2svdPSopBwNDOgG0UxToCn25/lqqCu57/moNLQsoO0NZ3grGcj/9e6H1ijvZAItQfeP5ghl
Rbz0xwGASRoUb30zLygrlgc5frJEEMFL3QHnoiR1F4W3IgZRVqeOY4wRM5r4rXfAsCRJ3wIkoXnz
j42fwIDKYe+B8HhOt7ghQseGMj4UcExPvcQLEt1oobKCuUas/RrrKF2LaFaKrny+syUtASlOO4L7
O2imwrNB1HSurUepAOJ3JeoCSAex0UM708z0n+mBq8ckvsHzh7rf5e7luGeowbIYAeYff5tqZEQ/
TwyZnqCMIo/1woZOdeus/lPVQr5U0Jz9dXHZpKwod8QZ9aiiMq5/wZouj6tXX2nFCd/P13Xc/ZIW
wkaYy4YDIsRy6Igc2Mt291rdLONgZLtAhyHQBoO9swsVvvNvvG55BfwXTyR3po82p7g1CQXe1y1b
MZFoX1FxRo+vaHWR3Fvsj2+FTBRo3SFHyaNEI7/5U4iOKCS6wI+7pKE3RgjC0Yq5OIuiV2HzgSLU
OkyROT7exmYfye/TCAxfxdPqnlduZLctlPki1fJnHBMBtuuEQv87rGGGQgSx43i/vPPX+M7XDciY
xOpYtwOFSMAalrREg/rGCKYqbCZi7DlE9UGkVTZJ78oxskpTjMkrfSydWxMwV/LpM00qZMgV39Cp
fmH13cIef6nVtZdSwuZvp3aFjBzTprkL7XbpA/bPTvUHaHs5b6X0H9IcQxqPceTaD1JBwqFzofxm
QHIvVvYSuQ+nL3NXUe2Gyr60oiaYQ3d3dMer6xPC2yeROTjWFo/kbY9qLScRsLPPC43X+EyJASD8
XOklOJrnQZEzLAdHkYeniiSOSnvgSsazRe1KpRpBDs77i2Q9jxUFprIK/huCY/LMs+iKVPWhpQTB
AQWt0aZOWBTfRLopJmCUoPt5gqlLT8npjJkMdAmZvnfB3BAWin+a++Mb3GPnGWv/cYO5vRTBCFU2
uykpSZM4o0SZmQ2RHoXY8iqXFGNnH4eLK1JEu60BvNbv+c6Vn8jrP5PWbOwnB8zZyQc/qTW9Eyf+
liTb23A0ak8dwhfsjuv6YP5Fuvj2tWX2mi9+ZOG60uT2+k3/HOqTkcPVNQl49sWKb6AU5eDfAqrX
JbWM9EkhBPuM0aB+jBiUaxz+y3ce5cTGHZUUL5uB9o0IsMZ+K+mvMLMy2ZoWSBFfS/4f1z5nHf/t
Psby5rHoZkm1C5jja1o6gcK9Anm7JfKbWHMRIHpIuHt+qAoZi2rSgnXuaQq9tyovqDkrFFT5YexY
0sjWqvPRKx8xX5nWgJq0kd+YYURVeGmol8Lz3gc7YqvEGmV79Qmtljy9GlkRh+OaruaK/dO/zDrq
cdkCbVU0La+wAUjPD2y/hG3bJSwTamUObD7sXNvQuluPzR9/5dH04r1V5+pBrjLg3ne2NyGPbLf+
djvtOPayVQLihmgUYwmf19NPH3vVx0w04QLTl846VV7/6rb0oAaYXdySm1nm2HDFwfVnVxT0d8hZ
euq6+sWucFUrJx9M5LkuJ/2VUpg2ZUXAoI9eah/YagStNnkzss79pSz8un3vfWnvS3HVwbbpoCh8
NAUAehrvDXGHKqKvCut9A8aPomNi8ghdNs7XHjF4N8nMovM3PoWE7OEgFRrC27kJUXu6Zm2pRGSV
M4PmsnADE+gi5QDGYzEmfGWzPt64NKfV4GLd/GzgBuS7KaSVfIILd4XDIaEUraxn2gXARkqgNAAc
lW4FAYO/Xl6+/pRbjP1AW8JiFMZAenQpqmyWOVnhytc8QmFLoeC9qT8D/M0tzzTbw60/iXi/u9zl
N3uW1w0hrDwaShyPzb9RDc9KQ2TxlUbwQyp7h+JPiy+Zt8470YcftWZCur5yk2HnRQpSRJLLeXIt
6VA4B5N+vQm67nLAmYW/tRdBHQwsJ+M/g5rLwew2/7vjU6GrGQfnZMiN3Z5blkqNob8bqIeoeBgZ
dLVxZnOC/brBqTsAQxThHkTcMX/8TVtz53FVScNh9CdFpSX5nkPmdBgxKv5lNdeHDB95DV4zSUY8
OTp1Yx3PGXG48WE34k5w6fMnwYiaQ29+1DuwTVTi8QcdyKgki2Wi7UZAmHhXnPIgckvPNj9j1s0c
saTmJtVDbJjh4+Y/yip/mow+09bC00+qknNTm6cxS9o0bZxKj09Y6y6A5IOSpibaONNEys6cW1Ak
KMHH6sDgqySXzBD9+bqc92PiWxWn+zOMXo5J4B2UNneRvniVIBZLzcHOazosl/kVISrLFjrYgMm1
oBXCgK/rUdPJB/9Pss9khPj6DMkrpqEyYKkvblNsfQOmPMtup/EYl05QWX6k3YsU0rKBQMW73ycQ
ssvhLBPIIccRZAFhvaxOCm7gLJSZPjqUZlj+4Ywc0T2J0/rZv9pWK02YI7MtzTUd7HpygGSSR89I
i1Y8tse6FcOJMsD9NUmhiybTyQCuZUfVAvvvriMcm87B7lIYUR6C0LIfWUvXQZ5vi67MLSBX8PSL
8mQTWaBx/D7S/9Z23OJixBuOTMdNR7BDFv+LWuIGzu1rQmn6el+J/+X21JOZ2A95MjM1JZRLig8m
HftUeQHIZ5Flv5yudjEgLHJY+4+Tcp9PfvMPIqOt2blqaB2lQcSNxSliRWKe3Xxf01OAsLPb4ZUA
DdEf3cJv/2En4pzr9cn1K/8K+2p0s7CNt9O2wEP9DXP3wUYVmnx1ST63/AZf4p3VcV7LwzRF8rVs
UzrN5ghFeo62IuIl6Nx70KyqpA5zGt4qU9KqpmCsnB3mpDLZo5jtofHjn8GU6heetapAQBXlragf
qfiY775SMXY2saFIEDct6mLPBm9UaMdzoVuLsc3CZdQIJrHwU5ys0GSdbyRQGrhp7tWEuTdMdEvh
/03kR7apMlIzeYM37IsedWreTUGq7eTM0F2qUpDeB2mtM+RA7zBWBrI+f9rE3oXeOENqRLiwjgI0
XUYPUdWv1+hIJ8Zdhh0F6JBPfgai+4vGpdayMq0rUuTqr44CtxJqdD2E1uawiWyMgAGaUfH0qvQ0
ESs+OCbLlsVYUiBDpXSB+wzWkUdzMKZ7HoQLI4KNprZKD1yHBkL/lz0HprA9gcFhx5A6g44O9MYm
PHxUK+lmtZwnxId6Tf0iOlWZ2nCiT7AYxHB2tZSyZLpr04b70XbRdqqGXISZ3l9aRf1hPRnmy71h
9IAjGiCUwzq1yR/NAV9/HoidvHnQ28g5iRmD80KhYSlyeAm3vhwWT32/QJk5a/tZ3qdFVR6v2KHZ
oGEPGp3Jb2esuc6ywxhGBoBnY5b+Y9xJbCHBYg23WlViqt3QXepsRgbdjh9y7J9MlBwcq3Awupq9
R7Tl3HqIOP34MLrIyYk4qd8QMTmwTLW8SNtxj9vTpQq32d6jJ/JwDBdM/Xt7NOU2oL1dTSUk2CbT
HjvxhZlducDeEGyaVsaaqaucAHv66E+TmYbj1EMw6EtQIQjHOAGTEnWFwLWVdDMdnmYVV3GHbvSY
bA0YMSMeWkznfNP+AuCxHAoxeZ/k9mTZru47NuC6jnlHc26bGnpoztzhFZD6on9O1R/NW51es1OZ
MaUnK/tgQ6r/ngPQ307vrhCNQrRd4OgaAeK8LHHr1zKa+GxaOO+hFVVc69/++mrsEYqmSTqv06L/
idR21BgGvAtTO1eRHvjE0YKEfKxd7h1x/+Q5/70xFq2jzUYDQftN2GpIcXYRbqn7KZVvjS6qh6vB
J2Q8fHMouiR5eDD4SoF98remp32Vmx0QRr3szD4hP1Nb04NvCikmJcaY0CYvl2UVWSXqxy1UeUp6
Iny2x8HpAZjfQqlSdoSAfAylsuLkubOgfpVrrsuPqamYHyVvKXQZEVZRzP80EW0SJPIR66iIgSL0
hqUMZRJrEPC34HBEZ0Ih+Kip/zrLCX4RGVy2iNafDuT0CgJDf+HBIazcuW0GQmyfqgkgIwjV8dCm
4oOGrWORg5Jpaqi+wUS/U8jpO/t4V0xmrqWvWNdKX4XbtorCA7XSn9/n+5awMDw81S4KZl6YidN3
t8e9+yHbuaY6GouCjTynCkZFrkY5FnUiEV07fmRU4A3kd34uYCo9qg/YOs9BF+/9XAPYZe2rvCKG
Ofia+NZpUKG2vkZHz/DDIQ3dsnW1Vy5+DjfpqzMtKOP9dKi2Dv1YcLtwqe0rg6TICXCNslPDGBak
ZBXClGavUlv5JwlsIlD0tB6zTxIgK7Ox6mQ8LXbfCz/OGGqzCROpqo5eA6rDgULpylpYmQexFNR3
BRZ9QJAGlWw0AL4lHzpx1OL7YJq8H4Ju7NrAipYk0SNFG0rv35z+b9J0BEtagit/GU7ovWW9rRNX
73M1DtXAuKVCNduOugW/BjtYm+5oRTPXF/SmA1MkBcXy2iogqS6KzrLJQdttHocVMWQjeB8Sbp4O
abrZj5acqn1R8qgKdoydc0ip97RISGMTyNIU8G2gHRk9lIEt0wefeJg4/knqGIVxA8tgwgeieBOQ
kdJjn0kThvJxon3EUkuIt6v5qeDZ3UIbcIslIhZ7o9wp2OuMGK/nT+d/j1iXGya7MB8Dr+RC4WfE
gu4rOUqmVatPPdNbG2XOF0rBS5wQGYoZB7eamIMQoMpIS6fwSwuT6TNBnlpL+FUcnXNbIij0CEOu
JbIIn1TWFlTMsGIuIwZWd04c/BSzmgrs18oVhYG1oLINedzPmV/d1zBdk7UDXjRNKpGfEY6meuVL
pfaLePTfqbKhGazBPIy3iYXw6+Vvd8xoNyCNbw6qpmBkk1MkQubdPS76JkdCAZg85NTnCbYOo+h7
ONL0NRvlMbGfbOc6xHCBgXdIFB43Ok1rryfR19s6xJ/lpFD6eqSjOjpuEkY3pk+ODISSFO4Aoi64
m1XhrW3l70oDgaQYYcB3Vl48qhvJ2QIImgEHx4jVz0T/FQESGp0VrbhIkKrHO2PV4sSafvyL5zyx
hBDi1m6mJZKGsqnx5bH/73S+nRgc2GD8tBHc6Gf60Oi3l2iBoTY93nXQZ39v0l4I2rXwVDCE8e1N
qlPYHh9Z5MwRTC+O5Ni7Zww6JyEdwBIM0s7ZB+BnOqcm4wH33S8emsNlyqpvr9k1zJZX+E8JsFiR
Snb1miCxGlo1V2j3YFRAc2t3djiTTpZWxKPu7JQZBnMkGiTJp0xoIw91DG7QbW41IA2dxj2VN/fv
YEGJTgC5rBpCVsYGBjRZc89uDOhvmy4ZSHMScPluMFfwu5u0n7o+Da02eV4qpdC3UMD65RSqSb/B
McadjFerQgE0LkG6l1lEqVPOlMKythJe64JFx1LXC7W90WogHLjRJ/EicZ5xst+3LxgwkjM5Ipcc
8phS77gbHA9oSYJHBwAToEai1Ti0P7k8nuNBlo+cibIb/DHUfvvnGJO2zg1DVrDIiXz0+IiUETXs
nn9JhehgDGis4G0SkHw4hy+yIxau41A3S00Mi3yZYbLDtfFnYbLizWkUHG25OftFn1nADtO4pFWZ
qQ0Hp4EvNXmKJHA1wnXgJ7H08NI5O/EygceGbDYijJ4KHT3+uGNcRrY1hBQ8YKR9Q+vGS26H0EFD
fqCOKPD5n+NgVJLtAxZETf8qT3Z7gezyFVZbv5r8ec3vyybGtlCmHTQcnvlZgJ0Xklv6dEFqAkAg
HlkCcppxHLILqxmou9BG68r9kWMnEiLZc2F37Rxq1mu8w2j+K+ofw+G+LCL/NdBIijHexYgVRzjr
M9B2MSnhgoTVq36K4LMVsTWNe8obKjiNAbpttW6g6infhLO9w/xpFT5x0ef77EIApvbjqAnyC58M
zjMIDr8GijM8JTv2jYgb9CKXO0rUZucPRPTC8RYeYMFo49X2+muO3I33RbqoQ6+A3CBDqqYP+2s2
Z+mZWMp9abasmQbKk7++tH3qOG4Roa4miaorp9xKZXqK5yoPOwb9rXas2T6zNR9+konT8Y8QEISw
yxkttvlUj+3WcNmpDBuBdJq/nfHYtz1a9+/Sk33XQqZYeCOf6E2ZIsxtsZ7aPtEQbMLf4HLadzwl
cWvPG1pUr868FapKP/hE2qIIxn31SaTFo9DKYhTpgfUZVAHSZ8ITeF69tGxBFFj3pGhRTDhLJJ+l
RuBbtIIN/OhEOdhHvqweTCxyI/BrYF+c+0I20cGPD07mL7K7M9AzvvPPRdBo2soPX6qjxFYzJxc1
1M4IszGmhCIRIfbqmBeN578uIMR+brZqoJN0PJa1yrGUc3hQaYLviSO1wrkhcBEOxKKDhnmk5xTr
k/y+9Xp+PD1Vsepgfl4tZPO8J8KRqxarmHBKrJifhOXgVBg3rLSBhJpLoPxdKSalA7X8ejGR+FK7
zYniXgdfoZrpKjEpx57JwkUCPLi/phOecOuINc/oT4xv50IXrF2CIOqxhCo2fxkDsDpRKp0ca+nR
DDAJ6vYoHjiaSW/TcahA3dSI21/InNRFYRVK8U7l1bfOkjEONPxEKOeOHJ604jMyb1MML37CEIue
v3LmeccDnLLy8h9u7rrX3tf7AU29f3FS2KVsCNnwo/ldvV3bx951zEDQAeczGYuvFfUMkhWfTEOp
FsZ+ExL/AeUi7Fwrf7A2dGckUZ3C8FJwnj0wJaXoj1w/TgY6/eZXuApnbbnro4kfxD/qVXaCe4st
mL3J4YvMljOTWPgIhjEnTNYRPkEy17Abx5RiFdgMnOgjmnd5ykdak2H3LWpBQ1AgM5qxOnLsGNhv
TH/e2xzeYQcSFQYOsKQbUBsqrPNEJ0ena3Sf0n/8lqs4lTHQXvbfTtcZYjDB8q7I5n7iSb8npKTo
7FfTBRFZmUtLkwKNMgmFj1je+g0zQaedAwINRSxhbgwcltfl4OV+jf2pR9RB8zf17Xt6x0wlayAy
qU1EIOuWYYWpeCAQTFOyD6Ep77oViyoTDjJF1IYqMXK0VAGt+VaNBH5JzMUM3j0XfbQtmqDh4oWZ
I92Tyx9QDLXa4HUtb+RJtC02Vnxlc+F2f4J5iMCzLZ185ejSDocb5EvL0xi4ED5T347gPOh0aH9s
HkcZ0mjZUxCH8jN238tmZhcYrlSGf5kZNGtuTUGiAN5VkazYOa/1RFJ+X/AY1gKROLeidcholJEq
7EDxoe5ZyACQ1KffLK5H8WDFDZxTmgBDtxu5GbuubhzlcmiTXHoiVCnilVpRAyLf7BzueGXmMwJm
kYuvNfTseShPg4rP0ORHirmxLZnJKH9Hmlg4LgO0RlU+pFz/MWWRJUGNClatB2oZcVfRGMF2NtVn
RA8++0fy8fJyMXSdH8G1uRcBd4+sCll9PCN0NcXsUQ2SKdmXmxIXOysqXZDs6xnNpw41XDoDSr4s
cn+72LfenrlGVlvvRV6MzP+P84XZC3yVuIdAnW/8AV2sFJH2y2DOU3GA2OhB7wvUNUxb/FHZYMWn
1mLTSpTtvD2UTbeqyiEQv2VYGJy0ckZ7wL7j6i9fLH0UEUXYXx9J0uxWN3dJGKuddmwn2TJk1vMD
33NvCZpFybspHJG8PjumEAYEKBGMN2wJZSwtJheQMn5rVYB5vwcG5rOkkHTQrV9t7oXBvOfDR2zc
1FfAEuxDK7Trmob8/rCGqk1aAPCTs+t0AM1DVN88BVmJo/rJnR+bfBH0mxEMMAor8GjaROJJiA5g
UxUSH/k8sG04AxBV95jBxwoFV0xRUH7nmcWl2/ROlyEjVEFlmwXwasQd2+qpjJ83oY2aNgLJlHAe
Rili8f2SZWQA3pt2SCAZgnm32ypK4/S82g6Vjr3IVJ6HAFq7+2iYh3XApOQbcCiEyaupglSIgmYA
AAGFNZ3kCQ3O2eP9FUXJWXea1vJVIKHWurXgAjiQr9ORkR2uTqJuP6/JRLkIznpedJMMWwNmUsMU
W5QsmJ6oP97m6Cuz/1VO7smKtDnXH35zN+pprnCl3T1xkxESTiXSMA8ER/gamJXEp08UWQV5yPfa
tsPlzoQ530ZMF6F42+oiwE0T7Idjw4SFy1a38nZR+TuMH4D9E5XiStXi4mY/tUaANwPxG/2jczw/
wKL1p3kh1iz0DLK6jrdnCWPC/IqoUbWiDGaDTI4eaPeosEbTMjyBeP8OA+GC1Oauvhw4L+GSxMst
XO2U9g1n36AbqKfihImQcHaSYJEOhEa0fFjrjuSEQtJ32PHCNM/p+9SL2KVR4m96m9xHdR/DKogE
F/C37DP0hVOSQqjp0lzQE08lejju8EDTkBQ6JErMAhr6619cpFX5pROmuLmx4Bto76UCSPLrMZLT
6LKzSOY0GXfYY+TV028CIE0w7cNNMVAh5f0d+BxUWBxgsP16E+BxyLMaCP9ehRbAeHWFByabWk08
67X/2hKMG2chPD72tXqBmA/a9bSde+TK++aQGqb8T3BIsk6lRL5kcmfSeCmNFrvzzlVGBlHmYKA7
bVglj3D9mD/lV8+3EtTCJiDTmY7v5dUaHeb9FRUvvz/cfr5KEc1wn57rc8mhD+ZOt39/2HuZMqmO
/nAle7VjMhkbGrLCW9zWrD3/HSHPf6WA47fRJ7frsGJfFTDU2SA1vXlJgtPAhOGu/hIl29hd1bB6
mUngsg5s3PLejX+fQqc/ORXiYIMcsSYEPlN0skdGd1DqOmfDxq64BCgt3ErwGtueP48NabVXp/GZ
F9NpzdrZ6poeUTNoPfRezaHipg6PTF/TtsW5/r8f6b0OcZJrbdU0AUNb9SnkVh0xWmLqF2HOhWd/
Wj3k5HYHA86l+etbeEegn8A63vEhO2D5X0uzs785q6GMPXsk3eXt6oxYfTQ0x57NLEQqS6i34zpo
7ocdEVcb8YHicp8m01ICMvzOYLdMxld9EyWDEiMrEtVSdhMGBZqpI+RlMHpt7WFsHAqj1ZC9YiO4
Ptu3MQ7aFscx5ipV+VPwbjVEP+94+1vvpMJSMDT7Ur4FeL/QTWrNfXqXKbDtuqqH/omEfm5nHPdg
vnlG/gm3IqdIFKC3e8zfpdt6HeraXD1+zfH7QPI64xXCZ9GZkNdvjortQVnjZzdkhsebfdvSJw+M
DNfS/bwW/mkP22zXeCjI/nmtZg+k+O69kYiPG1sy1eZqXa9whKlIHsff4mqKLWs1g2ABObJGJvPT
rs65Uvqs40SRN/mFdzjjdQVak6VTVUxqfy3XfxCZqSZXj5j82nKIFqjxh2jX4HCeqmf7mT/DvIck
rgDKokvb4TuDmPhXdSmERNizDy4D3AcZZo/o5gtqW7ZqEOCoHWQzoz1mI8rqk3bCWc797eZoOMFP
L1Zcx0Dr2glhwRowBJ2q95fBpxjxGvF070VTNobR+BwN4dAS5xnCu7b3esX2W2Ff4GBSUdrnhdXr
pUMYdDARslLABRb2f/cPwk6jmo6v+pcfOTFGyiApYJFZRuAEEJmg+ExPHdMRQzdE9A5PLmJ73XLX
Cx6TpZQ4ZLqnpYFzjcjlOIGNMD0qAFloaMr5BgGaN5PoSqGWnCMJeQVHMTKnOXK2UIfIPXHajMRq
8yhWvXMD3NpEwnXHVZgZ89pvVOvOxypFN34O2bgZUHL8Ba+yJ5hODNYi8GY+Mke0YFjK0/FfIXsO
e/2is9yHLnvj1yc5keFW6Dhw00brN1rWgI8csGFtFVj1yBOKkY2ZEEaax4LYOnOGw7VIuQ5bYic7
BbGPke2wuzitoKKNZC1PhwWcvPrndDR3gEJUhOLQJNQlXo9sgTqnh1MkGiY3JiZUmHJE4krgRDB2
t7WODF79l3KqcC3840rjSnoXbJWxXJ2L8cw7fFh2aXxspjl49MuqH7K+UKO1tcDXjjIUs88Im8Ei
JKjr2zMrKfF8xBOYtoEw62nAWdmw6hSzdLc3sbjxDOFGA8jW2QJGW89m9SM1TVsktUu8FkOKOy13
GQzQXpGklIHitGAlITU+QwxV8pNk3abBaSFn+ICAJj86E/QssPgQ3xXKhCn2tZzlGby+vhSFCUsz
Gulroeyo5YRL2rNLl1zAlEdPGJWDP7IfOkgSn3Ind5zheXSmwlEkPreXuh6hZWMBhFvUEttapX12
amUZY4OU3gxLmBv9oA8ZMRwNJ9LCWaZHuuLrRoyNE2lc8I+r0tZGvotpp6QsLYxgORAIEKNCFCuS
NCQQGZZZSknafEWDbpruI4RhR4QN/puAwNeJrcRyPSmJu6WmJ4ORAlUkr78RuoJSkNBcEDxXe4+8
zgZxeNyh2eSJEdlUc6sqSlcJ17schfhT2yDsOD3ufq62VHseDcpBHBqZnTk/XYDToNpZmpUVLqG6
uFkyWDa8UpaVayRX7NSj64IBJFldD2K5SwQ0YEY8F8eRq23IlJpA/dx/MYHITMF7qEJZ+RglDHCF
kSmYz1cpsj+MfR+TxMT+UFaikwHEcAhDsROsgo6znQHfqKC1+WjngA13/O9ujeLJ7UXZv686CjVi
EFYKhiHtCCr8cXVuroZpdw00LDvqCoqH7cVLJY5xNcz5R4Kyv9MoHF6kwh4pFjQXUphgpSPGQQO6
CWNbLo9J37oJvr6iUIC6OPJQyky96EkI/FpFhyDHM+T8JBEsGYofH9FD0S/KivpWCypy+FFa+UTO
cGWq2UfgRz5yJ6AOlukX141I9nVtNo5oFmd6y7s1SyzeTAT+UAqKkG8bEbFYTrQKk1xCDy7DDXDw
bEJdGb2ATWs/Azz1JFoEaZ0MPKfh9v+FdjHTS6VRbonAx6quoCc8zo9pza6d+QnPo4GA47w8H75w
RrAewgUL9J1AMLwB0oUH98zO6ehrz+eUQiBBsqcRNKnqHWLqZO2WmrDuhXgrZKjrGXvHhNuNQKaC
Z4k9TULSeo2euZgTtxdH3utCEv1UnfPehlwbLbt61cUL6hd74MALqvuGyx0HbuwfPy6smV/o4x9Z
yqCgLTXEC4u/Dk7t+hlKzNjdOJOKQrX85MavAqp085NiCk+avpi+JG3BPVxSyLe1M2u4fsRXg50r
WotEs5rPVycLEkzKRilbUVZRbqBPLGjje8/0V2bhXyALlzOoIZwFNklk5YTeLonIIiqxaEGcRXJW
Op1K8Sij9vjtZ9I8mHkZ3KwsEWU463nwMAPWBFz4Qy929IAanAG3dduhhYWwY4sFBjNWvxkeQ5J5
rBnkHyk3JYU65Avrzyb3N8iVPG+vSNzOYfR8rk9jClXN1VoCF6kcDzX4QWPVlLZkVh4+s1+WDz/g
XFNVcY2nrLQGm1cBoBc+AgIVniLTwYgDv4Wknyu9MrOL9ETGcpKp+jBRHz2HXHsdQblvdgAZiYKS
GcNGvnGQaHS7YxnNuheMzZhApcImEgFWNATupBg/VV+q/v3Vo2Au5MGkd2mMck+n7ytZZOG2/gnW
TbG2qDh3YDQN+BwZDypq1mSu68JoRjWHdUxV8LvQXrsb5QBFRj5g8z1PZvxYs4qvZqn7tLV9pUmW
Xw1IDfen83XNWjaXaA7pNDEd2urzlt9RaTgiAnvUPdApgadTRiug8/bWqYCPg5afVZxeFxkHLhxE
71xH8nmnfi/IiPGidXqx455yeQ7ke0aTMkv6iJDuwoCnP90eRm7lh0kDrnfSxVhpj1iO2fMnyRD9
oZ4U/xlp4GlXUAwnumhfbvA3zjcjO5xyj/1ydXI7QIYPaxVQ/kR2CiEfCDX6oTWC1OiETu5ii48E
lz9R83IPUtIc50gwe/Z2YRoPH9oQJJm90W1mLVA+yKh07qpuR35VFPXEDQNhDFLwr2M/6D+B9HKj
haNwj1CSYogJE97V3eHoI2T+x1HDrr8YXz/JO19tyBJk51mrRCg7Suc3cxGypdXR+H/qPA3HuUto
ken4E51Zj7OE61cMjOI+cgiWFsYzOKABdmkQo45ndzf4PlqazH336oSOfmc5Ril+l1kcBnz21MgN
ahoT9Q2LGUkXR1JnbJ1BRpNmu96nQxTvSCwIGOBp+IpTkhraigXn53yGQXSWMCMlmcUuEjtLXFyX
fEzGeyGymWzoJnpWNfznOXhSJLiLVDZKiEgzAJF0K1wE8t87ulK8/+zg/u3Xt6fhuXUFIiMJVBmH
GXC690tZ4E6AoZQobjIZGGceK6+lKspQR2nOq5yLEm2fsgy1QFglNiqZE5wmBhh5Oxt7/C+8bBnE
INRp42SCHz1vXoJ8qcABcpTvfP0OcwmQrFrdJH4sFIuIdqMeix6+6J9azAc0FXKkU0WONMvFmolw
SLhp9AUWgtHyT7Ii/yEcu04spyslo07MCCdesBdKIQqyJWQCxABgJWaW9unCw152ZGxKnyjNxXhD
8iJfPuV4uiCSJOBpbHnMAZWUk3oyyabId306CZ6VqXzwj5HkfkxKq6/xciAHLc6xZYpfQRXsqByx
sSsG/1eDRnQtTAaAynEhaAMQN1JQ8aBxc0fYwbI2QsTMhx3GXoUbaRcSKY8wOgfn5HOK3IkYPV3D
/1gvON0h7ucqED1veQYy7l8ssZwGAZhrZ1m+JJXzyY6PW1p1762RoaRwaJIHv1qGtgMZR7jm62oE
PqGE9xaRQJesAaGB8xnlpAvRgDFXGP+gkfLediW7HOQ/p8MTlVCCq1B7RfmtpzOhstZC9W1hXVf+
b3UbBrfDP4UAji6vbg/xphp2/h74J9P2xb6cuqJP9QCucU8bKRWkDva6oQbLSbLokJn/uinNeuWE
yXpyddKqLnqLy9hGttxXbGwnh2yx2Qk0H7QG6GDnXpJXUONDftssw2gvsIxwLiu7dOuVeh7Ncnu5
/vOvnoXMk2mU2jnVGZGylktD1rs30sViouXkBXs8SS6mNTrgIokWGhCucYofunS3MK3/sAl6Awjm
bB2BDwmWw59vLC+75w13bSvhOCse4aVNjzRhs5Wxt7YXpWy4ZcqFhH66ZWjAWjReFIP/6Y9wI54Z
DHu7Fl3LTqnin0SzAS8gUw9nNoA1sFPPywn1DAQeCCmUfXqi/Anf9xV67RqtY4jyBJWrLone4f2q
6yCgwWkYlmi1yuCoCswl9m1Md25KGiPYm8khit7X0gaqR3/XlXjajT0t9cC/Lxbxd5+YbM2V6gBt
O9sivQnee8yZGn/VTZAFwFjpvBk012ufjUM3/bME1BiLlPSOhq4kbn8NurGMQ1n/cmbLFVa9Egkm
85sZix/+vF/RIcOwwd2uDWHYnJ9ql9aQ86Wp1pzFFmHX8XnI6iX6f9vI3DJ6+r4pU3MOJh1Rj8V2
KLS2BTCtCtsYVRRG5O5nOA16c6ABD1SA/qo99GVs61IgbrYVnM0WZFyJdJ8RAkb2Tuh+hSdnQ72A
LtwfAD5BzfzbetMVLOFH2VUzmWOrZf8iWFe/NRzzbS5pETL+agN1gi/cxnxAmo9Y+drJUgu4Llzx
JK6LThiWkGlQ4yrJ7mL+CZ64eRBy66w5dXnPyjhSgi2SvCkpmz6+q7ch/OcRv85Ee9vQ094v5ugv
at9XzhTyRQ1y78ZNIzTVtxFAB5cf+IcyGXEQ/x7NogWF82WTE5uadh5qgRZUACj5uX6UH0BKdAO/
GwmZg/bSfdQ7uShPK5kfktjHFE9Mog8+OqIhFXpRoeQWdaNP9oSgsPNoJgQhox7alpj4SSX/FO9T
5tcYfElabH50jxLq290VpjdnYnWbwcmskuMt4bcdML1nFJdahTPUkVWDPiWp3N622cFpTj8X4D43
RUSwTEDHbfXtRsV+AXTXu31SZQKyhSZhkTXtgdRcnOX6gziqA58J3UA8YbgBeUVKaGaZol2AuV6n
pCitIrlxg7C7sG7pTgiCmknY6UZnzDVazge4RgohMqCxpRNPZWRVJAN0qmLpLhfP5Gtl5WW81KGn
Sl/IRCu07oS3euvcVpX2CGQuxUXnaUE4JQEO2eDzIcaOQAGOml3eapPmrgcyHlRKS8N/kVUuw6tn
Nm60loZC27N6zvIQdT1vjHcAzdQggfGBuTHIjXDr6Wt26zkJLnkuDRYfYztWC3bAvPB6mK7a6WKC
lfOk1GZ2bm+biP5M+SwWzMvyjFXExXV55NKrW4kT2Fa0QjJZo3LqZaKYPdULrY89GGpaHigcr+pA
xgYx4ycX/e8J6BXm3OD/zuaLMIbDQ9SkwBciyYh5+xg7Av0Wgg18JYq9LY/uDnLo+pKwCc79fy2C
6eKKqkyhjphQz3Y+FfawkSjzRKC0Wuy6rQbHc/iF8zZBLqaun8W17/5WpzEYnX6isVa3QqqncGnT
iDRcELt72iiBQhudTOGI0oqRstM7TNstKl5uIABFnOemxg3lYHx7jpv6IrYKLHmA4erIk11LmIoT
RlDPfkP5i2kYh75c9JleFRMo2EP8xZ6uIES28thCGZPW770cAa9tnQUxmmW0cDIETEDVOjNBotOW
7D/GvhzJ0OwmjzxBgASDBDTngKtxliDaCDSndlBEgFmX4xg7qV12ZUFGxixVXfxdwnbxP4ps8Zmg
Qbs4OJLdAFgueU23t2VFaZbAsrOGaG7vhOaoUEtCb+AONItotsQU0lwCvKvZgTYY7DZao9fbLj03
Jmnvdg8KjYmfolde2FfPdDgttOZir7fYH+F9NKFl2WSQkXh46R+MvRJren4z6nW/pwsF6sPzzRij
okj6aM46H7LobTfS8qmWxWoJU0wzKRwxAQEY7aCDizmjTzpQbzWf4JOzIxXyXDLS3nwSDLdhMORg
Jx63VAptt5BkvLIIRTD4pdCLHArPXINGlcNNGBPHw3XaWYbszLUWTVj1Uo+XsYdEDREf9sOJbf2V
M604T74Rcabrw8x4iwJyannmY75nHI0zR7MoqiUoXt5YpZE54ceggBdwHnot9p8Ra/KV8u1a2DQ5
HiEmbFVrhI6NzSvLkiPJSriesgf+NEHHNsxtOvmi7dLJ9P4DRkM8p+4vdaRsauKdD+AukRIMzvBp
mkY/RzWdNB0o5Sb97EOSMG9Ml7MY/5tYC81AjH1nmAaN+0ldFRfk6s+3Wiem/+H4T/RT7pqbkwL3
YP3idcAoeE7FDpzI9ef9sFOSn8yGQ3KgEwwEYOMQqRkzOAGc+NOEJZDFME6DKUapb95jm82EmwdL
ayW/4QuBRzQUUp5IgRGWgrYFP2pagnL5e+Fz7ZhI6q9haoeKQloQ9qEYUyrXCjXIMGqaBzlcXI5/
dC22uUX0koIIDFUjO6FBMnX0eFyYB3H37ZwEMs6CuuczReLBDRvN6JmfA1qp361kteX9mljdSWd2
tVerQMf6hJVcnJsmVX0T4gc9kt3V5Eu0Z5s1Q8rwlST/GpDtZPRWVfSntp9zLdW5OIfg3GDEPye0
DP9ol/raeox2w5I6Xg3F6u2lZOQKhkQA93S34doibhAYgOiXNwhvtLr/+8lgBGA2C3oXecmu7k9z
Q2hDayzG1l/dd2tCU3sbqpdBQLqB90FSJrWB631PA5up+74T0sIrjIjKOoh1W3cIxE/kRcLR0IAA
+2jzsNsxgQN3QZCfxu5/Je64uu2OYygh7gr+oVBH5c+MKVO7t9i71NDIEHvqRkCISjGgjrHDQ9IU
7saK3Zahx2XPP4XF2vfm+fxUY3dYA/mXuGSUxoKf8THqcxWY2FY5mTWZoJZ8SBWyTNpS9d97SVZR
l/KEajhcQD4e2AijmQkI+scOMfO+EXvQKC/RDgMFf5r8uT4ul6jeLBT5JuNmLELhkkhreLWLBhJV
BtsRxWPsjmfqXXTQFm/v4P6hot01guPOmCgBGHtrqndxhxJ4xqzAAMXIRuXyoxz6ZnW464gG9BAk
/c41yjGzqqGI491ewuYfwTXQFwIjoIIdJv9PXyDse2UViXfRokrKZhD/e6fkLaJjYPeQi7pKomwD
vBBXkNPXMGskWnQl1mMGiD9MhrFTtxI+SLBMPSkWwbLbe1EZcnv4m1BEelN/JIzzRzmdOnwNOgmw
2E5CB0muZCAEmybDgSyoQbTdyVEwLIJZ9OsQ+epkkwv9rVsJ4SwV+1AKT3ettJ7bgtzaTrOMm4fi
mIZrq5xr40y3kK89YwEJ++PkNw7OzwpNGMlj0gg3B6NaokOrBiPG31A7e8F+QgQoyeOxO9awWemK
rtvxgoQolZ3rToFrLYLFq6Oy9FN5l1jIDvekhrlS6qCkyZOFmgX63a0yiz5t3Pvgt1SNKKfDbe1Z
7aBbel0PjSSMR1GlUj6eXQIA+H7pWxIZkSuixacMatitvGr7e3Nw20bvCC7KYfIbETazs2VtFTZy
SwSdUgx/TLheOgTJEn99JaJQaOzPjtSggjtwapnu+l0yuZlB5tqHwdq1L56TfW6o4L3k0vsQgsA4
srcIyEl97B7Y6ai6nQQ1rF1pfYAddrt9P7yfj+EOXGizRJHn8BfUSLWVyrF4Cz+IXBsglw0LW/6P
yIiO8qxTnXjbQBP4JAFfIbxwtcbwyXZmi4bQ+RUSiFpqN+Ahq2Fnxc8zVk5+PU30jV3sWd4u1XuO
F44seZ1CWdElZWdLV6ucPgq4m6zv9De5AtUh5VLXMnnvRr8rP4JfadECAS4HHde/aGfxzIe0R+lt
sz9o1ekbY5nLd4mfBL1LRQsLEqvUThnfHhWw5IcXUEiVfHhJUcF0QbtIpLBx2MLtoJzZphfVBOak
mRtHkx9xistrHGPgGz+xyCgJQI24r447Qf+TL/0kudrIcvWn/5fd4R3mSAx2EV3jL/g0IVS7sT91
GzbAirEEqYTIRQrMvkIcb70Dg71p08TmsrVb3ga+u4JVub7LlzU+8uEYwCFtlYaVSZFm8QfADWtB
JKEiEnH7StH8C+E1+bL/qt1zrEznlICTumMT7Z5rTzclI22u9h+udPqm91n9zC+2nyscfT78JaOY
qsmANjpJwZoKUooz8IGEjiPC/uZ6WzZzCCUS4rZDMyJbZ6LLf4OsFfTrQQw3vesafjH36by/ana9
rd88VKFD4typNaKlWQwZ6o4MvwhYNQ/CLKFjNhAm4ddXweu7tHBrxSjACPv5uEloGvlzA0Lt4OYx
vO+yELZ4ds+EgeB+dK3bmYSh39a0VVrEAcXWM4OxURkxP0JoKFyLtLahoykx1GjR+nZpudUwkNuJ
cE9+Ny0CgmycAja9Kq8lF/xMv45LaGz2E2oUaq3oHn33QpzwqFTI8R/rGyrOlar9V7Yb5UqA58XO
llzcYwY2jk4oTWl2XX+uM5xR0+q0mhuFZsEKTg0q+ySHpKY0Wj21aQ8SqYpC7j5F0inENh3K12fE
Tj6wXBULuiNDY2QIhWbwxVzvXIF3poTg6WelCbosthqCKoOPnjoxr5CB4+GW1lLPieSH5EQn9U6/
cWlTTmHOCjTd4YNFBMLfDivycx47PiLMrYwLStDQBmFBiq9QiQIul834iEYkZFdfilBPrVoCOXj+
s8PTRKgVq9CrWKrn0zvtReShvnsfRLjBqQ2toPlYwgcEUyb1hFC335O8L6GBFfLK9TiB+72URVmT
Yk1zI6qHvodJp1NHcDbReDXVU3Xi7DSZcDrznDpiuA3NcgbrfpHBth1Y8MVDI9qutA7qAR8SoF3y
zNvm8NX+qMtgAJNQDdRYcNFCY4D8LUaX962hyFFQZKtZMIXgfy6JZ0xvYB7GwczGJBgOo2G19lrB
MZwxB39AkhbFtu0iji6T4pH5Hund2B4P4JF+UOcy5MpjrmRCrtmzomkuqAXMLeUW6gbLjOXZeBeT
3f6ki4gedMr/S2CQ7CDREmsraikRzTuIsV6shmC8ZbYvMTiF4LPFMLp0VRcbfQj3/LOgmTfzCmnS
UTNuEd4AphmUUCrARGbDYB/LEY8HXs3i8X4pVIen2mILCgRV+0AkxdxgXvWCbbdLUr5YcESjbt99
TxsnqkolBBOWDFhIwVEOr+KQJ7saYMh+yA4+WvjWu85tIDVrcycP2h5HWrpJ5XBJ5XRtcVLMnqL2
VPNTiZNLD5yuNaEFTnxhb09ImN4hDb+pAP50cDF7VIiFAI4yZsb46pADUzKExUVoVe7sQmFLQ3rr
Vcap5n+O1HpvPew8g6exaPl6C0oPHq3w9sgeSmNg5fCJQPSvwuxt3WmL72tU8dllXH5kNBd8yIlc
RFC7yVaGBhd2dEIQWhXi/s8Wx7SUUHuqee+M8mtmyITsjzmuMvNu3CEf+8JGuoG4/5sNJapPeZmV
qzi3YNUaKWb53f0N5B9I3qT8TMw3qRpAkXcHmobEvDRWWvPjGBE9yQT2CCv8Sq8PYRzSkmikOHOn
nUtCvJuWNmmodHX9vPKJ6uDs4b8qLPgMhQe70m92ruCAFELEqGHLjkU38GnyvAjJA3dkRIt2G3Ad
wQ2LbWm6qNihNarZb6BQ6pvQIBF3juSmOcUXzqIiNVwS4uQeZdJluS5JyDdXq+OpBtYtad2W4Kmk
b+yjX/swIV99VjoXpOo1qKritA2O7juyuxTYc6+1pqp1Y2TdqeRnBqnLmT4+PbNfPq2FLlunwM0l
VDBWdB+L0huMC9Vy+nDnt8cMHSEiC+dypjTOgcSxgUPV2Suf66IkJ7FalNve+LIiB3Y9kMuDD6KV
2hLJYtWAAYHpgq68ZVtnARhZ2GVszziQdQVq6+B+rnIDXqtYlm5iW9qH38cnWQ6U2cTbENPT5eBs
VFG/MP39AL4Ot+HM3ZHGIRMof5x0R/Z2H3UDVyiqCUSrr6u+3EtPzS+YnNV4ZMvMLeXA04cJpAQO
WXyRolgQgEPwtdFndmVnO+rQZqSJtYHlLVBXWmEAsKei46uonT/3drsVUiyYNG/Ae4KLTA9yOCPq
L6cqw+Rml9IRcdmyoPbQtf2koNp1JXmN+asK069WztRbdqlTO/gKyu0NhbNPxoHT6rZPfQMHUa98
u9GRg08Lf9t66aCCZQoWNMl+qPy/gUZzrFWhoFGe3+ErldzSNmehs/5wpwuSxulxossB+OZE+Qtc
QqMe1bg5ptJd2Sira3Db8K2RabpzKeT5mByYhf24T5c18LzcME+Ag6v0YFjvWS80T1nXLzsgUcl+
I/UaMXa1DEdzqVaME+/ADvfRZV7kYZXeK3pz8dMScYsJjwSU66UcqIv/PWi6zsjfbTKXetBgzK7a
nG+1HZNSG/qFcQ6zgXLx4G7Dki+8Cc59RM0AO1w7iHIdu8K/zEf9N+Em7QdK/ldlBdzynoW4dcXO
FNkq1e+rB+4NpalWQDjG9in5LPXZc7CGhHQJzzJGy/B4WbpDTyhfKD/Y3ZmR2VFHN1HS1o7kr9/h
V12L4mjie9XV7n7DWNecOjqOTYzJByxy5aO8+1O2mGz7eTSj4OlhzkOJ8YH6kM+qiqkCrFlSkcX5
fU7YQpZx5F4GwCXoS2uYSh79eFWMWP6PhnuYwGTcsTa5HfJbSi9aswE6oXlz3Sl3OWjkIIEYRPGv
bFWJcmlH6+EJWrKnPkfzCJbVWb6PXl0R7IQ7KeXFldI4hKMmKrroBRnDvamXeOcF4ajOuYdo2/We
TPiHGmMGOq4jt4VhJyQ3B0t7z0oA6zgEE1KI2abReM3YYdH9xIW5AyugV5NiwwLElORNnOYZ8rDE
URUWT30S9NrdncAjZR+hMrocCS9POYVSbib5w+03AbvW9rWLXQ2iH3cBUtRKdYUv3ukvSes+1YdM
WIj2cdNagJXsxuUQweTQ1exAKaSy6Y8/YXrewWgieEDjmkgS0vl7OrI7mpSRe5HvP/FZ3io/QHJa
PkI7fVoFcpyrwpjg+/oKxi2Q+JEUDDtPdMcsHsbEbi6m7Gg9V1HlwgWnFM9e2mTt5D+cokpkPiB2
OcVCzrLJldPPe0GAzVD0L6zSOZHmeynUmLNUIEundO9iK4oJ1z0CvsFYJbydR92sELtoCXfTGTTk
tOQGbpwWCJ8eTkcueE1Na25vltMmUQrW69gG7rqdmQPEsF1Y5Xk2u0uIF08wDCAVr4eXxIfLUIU/
YdTwNRJY9w2y2FI1BTwtEy3d5QJlTWAoJdjwdCP+5YqE8rFEjerwXzlA3lEI7nRuei8p9iP64Nkn
fa1WNMm/FotVamzaj0+gk6g47qh4F5faLm9cjuLQgHgDSQ6DS605ukeMAm70+LTr1q+JdHYea3pt
fhoIfh2itRQKjomtj0gL8on6HPMjHr+oHAS3TwH8AhopGdV1JfJdR7QG9wAon5nWNg5VTUDIePLG
XFxvz29QRWQjWGrKNLhkTxy8/goewt/i9W9wcfe9wDxh0xOklXIywePY+bq9UHK/RK4zLZ1U2xSa
wkfxfReWUjKlrlqTx+xVnyV+RnthAafJ7Gz5UrhuHgcRPYYqh4kBy4rkSvTGZ5itgzt3VrUsQmNH
0CePjDiKBN1SkP5hfXTwXfzbogYqff/89N6U0s/OpAy9Y7N7mCBlSkEvM5K/rgkG0TbLCGJ4ijHS
d1QCcY0CwSyVJfshy7D7wpMKMqkUqK3KcLpTYeGRdxgaYhwqnXUDe0lmTAVJ+UKg3rXiqQnmx0gI
H2pzosdp76Xg9jQquvlD9F2NhIEDX/f7y/cRAfDCiZqpL9WbvXm65lFI01tm4wwupIF77VBCAMpl
gaAuXlAhGrETz48RYMnVtA4Ly6Zuk9SkyqJSAXDC6KdlVrFiwAhZ0moASxXAevRD/NLgxlQJtCKd
6YuwpO0omOkoRsO8MIBPj9PdKsMLHJ+5csWoGbusy+Y7T/cRVZSLlS6SoBA1QvsawWG3e7M01doH
b92KZSA9y5YmtrgGUgJzSccpWaqdxJY2HX2IFRAZ/bHslQzwQ9o1cgNZW7GhyCUEUfszS1T5TV7W
3ojshzX0729yAAECaalRj/cQLdfEn4fbeSX075zngDgpg/gVFZcmpXvR515LVCQvB8Kme8V21Id3
9h3nyiIl0JW71b+ikXPd2YmiocZnV3acln7QKU0zmr4DOBfyn6LNV9HRJDXIJO+4TQM38W629Al6
WYZ+yMcxU7fsuuayLkaFFe0VEhvXNxxyv9p/NzNdKNWYwr1WhyRebEsNtCcLN/at2SxmlQd0uolT
KhQxPz7W7PHvnrtcFOzQKGc+ImfB/2hRrX5BOyIrhat2aD2Gffq+ir+MuNJU6c86NTSrWgG+blml
qkyzeo2EToJ0ppHWQ6FH3bI/4S7tXSaqy+WW7tnBHJqijbxTRLc4XrIbeD11CFBfiyBLHJIAPmPq
1iKyEamQrtPbndY698Nto/cP6ffklo8ungovikiLtGlJhVPi/DLdU7vkv5lvMOO88qbh7jRiR+m0
MwlZ9jApJwsTwkXMPCcOzDMzBzSVytVrsAaLdWu7WC8dmHORqqGt7P1yvW44MqQtcNok9gqVTDPs
aEuwcK5IGin9crkqxK6s3vtGh63HNdEOXixYJq768wcL95hrVbKpW9+n75iMb2IPJofmfxjk2Vul
86HbWJBBPGbuLLed/xuumymBWk167bJJ7tVTYLeGc2yCrKG/W64gB7dKWKOJcPjFy/F0RKdbhVp6
ANLJ4XOoaCap+JAUzspBaWoLlpVj0XaQMjC6qe3VJCsREGKeq9P/uNJGcSHQZ17I7+21KmLtiksz
zAH9oxtFga+sCzZ2uETmxPZMwbmckF0kotCyb7ylgzLC0lVZuVhowRA+snC9vEM9M9ZYWN2JS5yg
9D0CKIzxMnE1oaWyAsJvZDb0Rc2sxzZCDqJ4WrEsMYk9N2D5CDuf+mSglz80k6RZwzKhzw4OZnCg
eQMrpZkVhq8EL8f8Ubdx0YClNnD+A3Xkl1/zkONjFpYIv4aqUoJPmbSX19DLSG10c/MkQFvGQZVF
1mnIBDrPkSi0wTmv9NRwgYBYdCAItfQApi+MbJu0SDfy3vy5P5Fgkd/YkUbtDJ3kJ/ww/xUJb6pD
qDyptaoWIRoCfgcPDNd0C2HGGf4jtHzLoqiTDondiyNBU0eysJ/2//RRDhxkvDIqonqZDJI94gLn
3zyOCPabDv3H2IeK2tkM10GMRM8A1ESRW9sc0BB8N2BytJpbU3qxggwYqRU4cuMQRohNtG7LYos7
UZ9AilkP5EmL6o0Re83sC752jPD7+eKz9ng7Vp5ku6DUmm0ddwiQ7kBuaRJsYP8yiWnQC9gr1hyp
H69YZkf05pLvYEMe6u+W/6Uhh+CGYzPLlsuy9onfG/VoDJkpRHsPoXw5d+G5Zpsl+a95E0xTSWsS
090tkVdipAzOJWsC9hYTYrBgUo55zdGHJAlOJbVjSm149o8ej+Je5YzVg0jMX1ueex4GICrCMawD
A6fSXl1ezukljqjD1K40FlL/O2UO2aImhGYSYD+nXG+LZ3/1RyZDicBipd8c4uTLSupa+i0dvtwT
nZuox6hTxMfyhVqPI6dkwUpHlwtPbRbKycfePfHn8waGaK+JsnET7Ob5Q6Rsip/MpxqYwnvfTZAB
BelrPqXvJNbpDBSsQGhOwQ8pGR+KRJyZHZIECwzc/K7FmBLOPtF3uiIyiGqiy+0SOmmBwzfMDElQ
PLGie3PHWJ0XPI1VQpKvkGch7RyKhtuGEMpzuh4CkkX9EAV2MW6pcm/rugArWHOnSmw4GI0tlD56
beWdM6hPgHzY9rXIOnxAOeXEyLyUQiKOc6Xy5T+LBweZCD/cokrte+L4NP0E6LtdVL6pTxF0Awos
IoJUDdn2hd/uuWBuRTTIm8mJZGUn57klC6UqaVrNyetenoItzMJfVe3vG5NdTIxkcXmR8N7Y/gm7
jEmfruIAohlriSQYriHo23Ppcu8cKlXdNlwFl0OcCdIWG9gOM6FuGmP9R4Qif9JNOKZJYUlnxjzO
/v85A+LTCBMo2d3AjxvPMdjdBIKYhvsSrL0ixDY7rXdQLIH/qXfMyjYp/KOVY/iMXakuV+pUBxP4
s/3qkt9e5nNqykVhiJodhN2X/LaZkjgbYo90yYPphMEptcBwJzE07v/mUcQAZ0IeSmfcEBnwNWp9
QTphChOw4WFyii/uqBEE/pP3vUDluhRhMcnETutjsNuJzXMC6UiXeappnWO69oc0UbGkIcCJXvsP
Vtrl54i/WLGnezFrBlW8/xcD7/O0sZMRBni7IU6AI3+4BJSsmgDFNmSm9ARoyJChOHrsxNQmKJ/4
hVH0lK2REzIG3J/QqiqDkrZw9HgdoDneIFmVtza2KmylMhgAGQzd3E3hAIQCWl7yPMkbbj/Mch15
jIPM5F41qoWmONataEHrSTIlt6YdGujSnYZc+9gIxuQyG4y9Yq+DnhpqFA+PSLsRFpxEcj6N4Xps
8bFlZ0FOu2z8GqDMoD+vFPcAxPwy5X+ydhQoBD1czO4j2QFI4UY5wy4ApSswEw9jIouCwZ4dh7/s
XawupJSKS8GlVugKe1uNf4zqTCCp/E0XD68Cgixiz3JzP51M4BrZqWLaDDFxmr9hYLlEUVu5ehBb
leRlEumGYcawTf9z0zvfkezrEBj7YHF5Ga0OLZGAn8wdKhDD3Zywv7EgYkWbRed/Madpcr8J6wgn
qCxY9/r5WS4k3xlN2ARds5yjDzsnidaMm9vZ5Gyh4hXmohKHGPX1EMBolHu+lX0KKioAJrpRhRQp
onkLc7B49nF4axMC8j73rwoLfGgm48ZDF8M3al64W2XTi8gnBn7CgthhX4x/Q2yzC+j2xH92MHfR
6NKlgDq3bbatfqLY1480XB+GKGIaZulHV2og03+H3wKMwIoOZRd8D2k8SLpql5gVnszuGIRhJvjS
yM8z01e3I+Zavh4VMb4hWXocirz5p1auXtAp73EtyLu2i16j2KgThBOx6Aj/QrWLzXOusvhxFoH1
mkJM4a+FH1SB4HUkzlAJ0jj1jIpQnNNjMpygWdFcGLRG2n9PINnUHnP2L6BCbTRJkgxUOgy53PIt
uNhYvfxABwDyWTgGxpES1TXnroMOK4hUyjfkGkxNv8oaIqgGDdfz5h/v63mswcB1IHMveGyaeZKE
AM30dMHp4JB7pmYMEzvoENZYdqm08yvYeiMhUq94Iac8nhV7memuf4MsoOTh6emsECxNBinzHXqf
NFtU4kdsMziQ+qJkVGHRjquTtj0D735p6R/1LL3AdTJJ4FchmdQfc9uSlxajJPfi5jn42pwadqFy
eSQirzegmql7ESypxdHiWNSRacnwgYCW7jtQc5sBqyWDXdjOBN3p3GGz0YGHKiNNblZODfjB3ARn
EfBK5aSywARLPBZXKZ/ctJas7xfi3U31SpWbpcVlje39RzwnpFMhwLfXi5jMt7hKN+nDz2i7kHkw
2eJJMgVDDsK6Cvxqt7k94mf8XLszc9UKyg3of1fBDlrVLjJHeT0ALh5oQZcycrD/dbdcWCgstd21
lN5oGenqQpMFj/3Kv6d//snjNnWtviBtLajM/cv0MkQkyfMM6TQcSP/Gw+FRKdNLFzzIF/0yu9rl
3qpBeDMgmlXrbp7Rn/VwSAazfntuUOwDA6GsLPHiKPIJfwiCxpMVzp8c+eUflwdn0hqnXdQSNmjf
4mXo9xabZasy4twkOYCSEzK6nwmqqIxP5hO4qXJnY85DVno8nlSkebmnF5cWK4EPpAg5ysRAzUyt
ijN9+ksi82WDyrDQQfB14BrtEunDFJTRxZlBXU28JHWIQJLCRJK0t3iqVWyk6rwiLvNbEBZY+E25
jJ/EDB2GKcfGCPfOZV7Occn6hP6Oqg9e3SliZsd/pVjRh4JrS4iAOSrS8N5mE97JrbrN6u2kHg1K
zfa78f+r7GFIGdVFql/Xx6pYl04i294CJS4FYEd0l9sj7zIVzN3qf+rL3o815FOqBsg/F2dnwkEH
xiIuIkzSx+HW8qe5uBDC9zCcTv/aUBRl8UQB+0fAbyatYRrC9qy/NiFWlLJoPb9gj4AYAcUMX32x
XSdn1fGl6HyV9+RbUFOc5Ch+CPRSdE2wJ93WM1j0oTd+pcpBUYqBI8ptWADz9V4VT7N7GJ9fb12f
8ocdSHdzC/JuhfGAO2jY86Gvgfk6Mjy6WyOWPmu8Sp2SQfBk4ZjJp5rXFAav1ZyQYHMuDpfjlYbi
1BHuTOWtF6s8wLY2QOwscGsw+grdx07fNlFD0yVQkgajKOf372bW0JzLS3Gl1ZipzeBx/7RVf6kD
EZ7vD8hlXdnTzREwaIdcqAcvITo076PSgSquusmSpdzy64nR1d5bSFSg8YAnXtDVuPuOn/wjyy1/
RoxWKwHdqPI0oiwOR5IZMSFUM0zuzK6AgMkJeMlpmrB49hd2CQl3jKCXM8pOlVONuMzb9qPtehG+
SL6UAsPHWk8PLMJktgMfzBXjBc2XtkwIrHvn1R4K9+h0eq4qtXNMuodVGT4b8fwMryXJl/VsvC4/
lugj11ESDtz2nGvrJGjVEyyecZoWPfUWXjXdu9gd1AdyMhmCnSdGyteI+gnbv1kuiD/QLIcuSa5I
fO0q0nZLOItCilLjGhXpwGCH7BnQuaPEh+YNWPFQdyo65mmYBNiveVixH6G6z1pixf4yTJzwkMuk
yeUR4mu472XOLNzqXViNt0xSXyDk/yFWeSxzaLx7Xq+nwMDKZAm9cCKrBPG0OG2KV91Uv4lQB1WA
giZ07jyzeorISWcig0VHVVYaTKzAU7rFkpWbwoxwzGxBuAQ6QXvxlafWq87qEihxpMc38b54qk26
HvkvUnHuBaFcj5B0aJHBTERKAWplxvk7MaZjUZP40n/iCn++/OCH7XOUDbjt3Q42gKW7RrL0Pnvo
smQ7obprLHwvY3+goXhE3AvFJwcLENm2g+TMSismQX6TAsIvsgO2jsTPQu3U7vz3eHYiEcrHlCri
5LkM0j1tf6ZHglMDBH02nHXyC72R+YObpGWg3qPtJrtKLBuGBIsmgqYWXgs9TrEvvgWig0PH2NZ5
TLdI82HAMmku+k6HvbiCMfrAYRvuYX3Wcx7Qp475x2MVYWWbGli8ICJHaaPZpOuKOf3w7tFlMAh0
m+JHGrdXt6uUOihXZYZ35FN4tYukXoOhKi3FkQp+9Afl1LLaxPCGtK2QqcwTV4qjEcOdOIFtiiW3
YPDaqJwwr6JjVTGUihaRsdFHBG2NHqvBlNudYINzyWABLoRsbx6MPM0ugC6Uyd81OJJlbXsOXSNe
cA2BaSfW2KRjL9ogDWVETjruNWUCTdAJmyFb3EmGWK+T35lxVudwe2kc6CZG5ZeuHpepQjbeNqho
fwwMSJLSK4fORMRpFLrmJsZOOiBSajxl17EncSIdtzrP3YtJM92Zj5+IlWPic8r8EoN7A5ejkisK
CeqvohY59EPcAZCGaoKKy13mUnPqYfM/UV0LgydtK91cXiCRNzMRL558KlRIULC8dgs6LcqaaQZ6
zNQryViuA/hMp72vgp6NNzh1U93mNnMiSNdCbbmDxXH3SLo18a+9WgOQu6bzCI9Yyk6xynMHeu/d
uX5fqZUI+439K5yXsn4c1If/3NRlsiiYKM4gwQEUOGAPdMNQ58Ui6FcSYyE6ijOUNFFMRP8106uF
cAWXusXqW2/GJQYAkH3ruJd1tkiFq//6nsP6C7+qBKZV8Qv4rOQgtT1FSzLpSgomxrazf06IpLy5
5vnhDSqu5BiDHxO7G9lq0l0gWG0QdU952yD6NntqmnVL4dWr1s40rFw0lNcOite80dBecDOesHuH
QvVCdeniE014PVaAnyyw/GrBJNVqPyc/HL0gnjfBJEl2g7eeHbQl8EJjvEM370AkxPgCBdQUthTB
9g4v9Kfal+YAu8RmFrnVyGsNwp+HlGpzoFQrJFrlUlWb+et5Rvp+SGy6LBPexyvv5GJ+pHQYfw9a
r1Icvy211N0LVw/eXBCyud366kaFtzo4o0TiVYzP2jRbuPpFck9z/m+RAnmx3hSNQdOS/Yyl14jT
zqljU9jwsF6wSVJ32P9DAcfScNrBJZ8OQCQDQyrNO7p9pAke6qPvxRpdRXElFNdHw6rTiE6V0TlM
yIdQIGU5aFba3FBQYIHMmgUYlnFJ0RdKZAson1dYHHw85lBNyr9qlygDFJXEonVFB+BiJBpu7vG/
Ipbo67IItHIekdEcVIxoHg63HIMDA+YtRqe8knGR5rpA7gSRb9aXuqVDSeNRElEw9avKeNANjog3
fEkkMAIiZnPnnGFglruWGcjB6qCdtQTUefvYkwt1gI7aS53hzlWoUQ3T0EMBcoP0CgQwmIIEpDJY
A85IqRqj9NmNcTe/TyKAtdYpFfToS6z2fHqcpl5OHldGt55EDNl5lRx49PVOVtW2u6F4mSgyGpVU
9yF1+uzY3Amzn/QFmrWI5Dm+dfM0qF/8WfVfboHJwqEBzYCtMfoJXxJR3r31q9mhpDc7xGuMsbE0
aO3nopxeWHG/5bN2WfIFkgCsaswZbYMnpeIFIu7Vq5HJ35OdAHS3vsU7aN7VNXwuCPmzmPeQZ1ox
0HC+ziTUvL96OMVVh0ZuMcWbMrFKdP0tunOikeT4ypMEdXPRvw0MR8S/em2SAc6Rxyk4VmjgaO8+
4+lzeNJ/lUeZxClZ0siTUJU2ih6UANaa7JH/DbHz7V8SX//L3OsiFNux2hjomVrhCZYdL1HjcKke
bsR7aGY1Aw+gYOHSSw+WF2jUwTBwCDXvj6ju91a1t9RHm1ffIMV9JuX1jJeCH+51xGYxCFZj5v2H
x0VKI/ETQrhDtCZLUm+kDuXYF+amvLwATD05JJ4yXV5EfOuPVe++L5Y3XHQ6r+d50dJCRmQvArmQ
cHls4OOk0dA1WMr8gkKkCwEuzgg57cLvwhZOddPoz6NS0MMzBNhGA+ZPHG332ApsFQEhmIRmWped
U7R+s4xYLOo+QdtFl9hLiuVxSnnHHnvlODw2dRBvff047rIf16Voit2RIte57tPbtbdYrRQU3HVy
5X+WIlbQSn2uQAe8XUhamQ8U40MiTHBVgelv5VFmBScp6JHvrxXDEft/Ib+GCdtGHjN+5TKE8UmH
NFMfPqKhCZb/0qAkYFsZZ40gN17hV/EenBhyfDjz7WMpmk03xJeWbd2+WtXYFgNApKN9cY5MidT8
m6J7SAMktwI5iI+bK4We+6L9LATamTZAtwdEu6xO5tQ/nyPscKO20x15VDQax59EN8h6Ak8mXRiu
VDwwAP4rRhYKBlntMYlNos9WA37lYQ1pubU2mDz9h7HzHNpeTwMtToMeMQ38fpxnDbYWgi7wHtD0
TC4qhTs5++2zOJRpG5WLOaKXgx08k13VUxkO6wbX6rwaIzqTN8qDIkPkojIRIebOZ68aCMkkjYwb
ZQa+MZWOAnWNYwnjy9lobFAWgzmbgmfPw4NiM90M+77DZux8Byq2EXU7jBKq0c7L/IG/rKOI99mZ
KFZhBfGlGB2K/B8jQGQ4v0+a1pw9pYMZkLF7QfiqpH9LpLXag8mBBhu4/JwxKQ4A/erFs8Jc7AVH
0ER/c1DxLhAHwyv4PIsfEkq+mKVJNX+yNMksxd0d5iGHNB68CSyvWBZBGLGSeObTkM4EeNyGxYqd
BI6305KMSvJmVnCJ9DSRYvZRKMhy5xseymtzUE2GklYUlbDtnuS6d2YMVXWkofpmrlbCiizhFiy6
l8LvO4jt50g5ipUjKwpBTN6EFqJZqT765/NhchO2aCGh6KsMST9W6wgSB2oSpbC4aM2qyJ1BZWDR
mJnbkbMacod3exBfFX6SZ1UHGhB6HvgeNnw9usZRMKvHKq4SJ97xiSNOVwBkiOy7FWpOlaYRfrgC
eQxHiiyEzR8k4iwg/UPZytYCMTVp4Nr5wB7KmgH/bBHZ6gvzqTfOMl8KtojUFCY/HxWoMPgIvnrQ
b2BoW6fmgF31CUA6ko2JF3uGW11enzVSo+8o25x5YbMyfV1lp5Vo230tle6TY2CtGyz/evyNUtUH
XO4lc0i0GtZGZMn6AODxDDM/MsS1HJ8w1xbkG7Vlu8z35nuF6mvdVqfJJvShJnt4bOFJG9p7s2/8
to4XFeWQk8oCcuS5EuXVoZVHrgTbf48jMnD0rx3RAstVxtLCjVkVrEjD5hofm2nbOY0gZMfWDEHm
3ZoU8YjIexsuC+QgmIpPoYoQhMCEA2ZmcB4spIFVHcDeZ/qxS7qSmk5oQqgIZrlJ9kexrZhPuFY1
1/pvHbRlCrAogdovQyySSvJm0YsbYKOTd0w0K+RdH3xjFNTaXV8kmw91OW7xiPEovK2wGM5fUcbH
+OMyU0C/VtBuGZFNqApr6/AraTpdduN3rZSUTDSTzKzZ9txm7N3N1KJ4nNEVZZxu6bTebJcv0GH7
+RfT6ztI/VRvdaBiYwkVUSn8iechyqR+yTpH7YJE7imk6c+s7fAmXYkPQtBkYtasaNiBBxE1RHxl
Hm0ssWJtnSEOhD8I+zHlhDwSUoECN8E3akVVpNnUqFaze4VV8j/wsY/nAXEL3WEKVKEooC5JlIfq
5HRdXb82OKnW/0zq0pk/7Zar3KRlg3xcjwp2YraT/S4gQSDMf+m0muTlXFLjQSpFRIW6zel2OfTP
lhwmCobdCl2qPU7Cv2zS8l+hF55QU/VTgJI5HGkU1oWbkyTGp64nnoYds3M1KxPHFNP+UEgQA7jX
ru8tsFPMnj6ImCzVQPgXUDWjnnjmm7qxHUGJzNunuPrjDUzum9beF0bT3ygonHfk8aUvqu0bzv5s
c75JDc+0l8mYn11A6VyBFTwC6wxoekF+U6nU9h8UWgXeWjFzGgZOs8ZLEL/SzNB4DFZoA04qbfJi
nEUIfWgCyT899mYK3Euriw/UOC39kAIEgeusptVcunBEEOuYscXBs7898vRHlaZ85hxoBs5MVzGc
Bya0jDtVN+AEK2j5ex9goYG66BxRute1AKYcE/MNaNj1iU5mGsTOWYsg8lpBnetA1a6Q4ppy6DJI
O6Pjl2bWSSEnRKsWyYAZIF8DcIh8+e29agsdj4ZGYxMb2HsPLb7tNhlTx+lT3dTXzxh3rN9MGYmv
9/ZaNqMun7wK30RgkJkFRrlYqILJTaRo9hueDEjo6WF6HcfRnA8vKQQDfkhP4nCbY6VR+dfuHpj1
VpM9IJazmJ4J43vdHoeqpkml4oDRLA8jrdVvOM0lG6tLpOdRxmK+J1Ox+yn7W/AcMK6ro1100oyC
iuDQu4S3UGqxod2SZla/jG/GymE9YAisflYAmjvn5dAniBeD0fr3FPW/4Aeonv8jOsPH9dnpH7xt
alPsbI8jsbNllmjusn2o3pd4H0O0GKI92q+lfZNhKvq2+xKDhDrZGT7qmam1CSVu24xiTGMGaUK+
qGH07wsL3r7HAw/sXoBsZfKV9TZJIrWMoFJA2V6uW9zl/SWGDSLOE9Yzhcha/RAcnHy2ONabsxIj
SsQhurKNrxMJ+/9SJbzPRH6XWDgvLYfHdPtHkz7dZlxNIxAwgc6rBRJig42PGiSns6PkVn2MKRqU
UZgO6+cy4ykHr+dEjgOJYJDqPcO43/ktKTYfarA5DLaMxhh/f6a704mtt8P3+RF0kHz/Sk3u5eTM
BlEfZitVXE7YYyDizanZjHySloTalLM6AM3nzEwkYw/7YParoZeAYKwk49ErlS9pFUQcGp+y3PlP
XMIHEYMILQfWUSYrtV1pxc+OJ3fMP5ycv/zH1Fxq7BfYT1QMehyZkI/sJLkQQBy8op1fJU2t1TZ6
v6b921U0Q3AhSCIg7FHYQ2MWbj3SY8vdsreoFaFRs/NfaPDb9vzyhAEmWCfd9hFTJ9eYmKtjGc5q
AUf+bWPoapukKAiyV+FE14EQkGyoh6m8kwRsJKgigaG15vpOa/CvHbgncDdAgAVcyfdG53kFEi9l
jefOzjQQPmd9JK2S1pJ1bSFc5kUTW64Qy/qVIf3Lx5LOuay5MUA+pKg3B3i5/t1iJRXGb2Sy3pPY
A9MQI81kHt1anR0YSrg3RPnRjhTGaggP37rmQKL1BRs/KnJQSyL98HZjd32fVumPDqSY3DOx8YdJ
b9JwI5EkcIdCJ8b2AfEGM6TdhbSmw/ui5HR/kxKzhrW6EaFxkAKfBZrhX2shht3zfxnVZwRqZ8Jj
7borrwJX49IQRyc+P6dKn1rXRtq5xu3Iheufuzgg5GdjEKMLOTBGHmmJM/3P+jNyFIMtRb9tSWqu
sgILLUgpaa6p2yEjrGA52m1WMPTCX6qtH00+DoEGg6RTvGwemMUprjIJiV+7jW8uIQrL/cMFDzL9
wUj33iaGn0u8CSWDA3/dW750VqSeJH8WWA53N7m1yLMvtk8R1CBrF7F+2dB/k6+rkFnekKtGPfQv
W4OMvj60pPMh1eLEQKyuodfnbXhtgWtnPOvBDUKhFi+SsOOxQg2yzUvdzUhClXaUZUxF2iC2zTwZ
bNAEcfNDA9DuL/qWZSpAWh5uRreDgwAKi0ztQxoCgTxCZqfyYsqOmZhRGcPA+8TK1f71K31Dz3by
YybhsGNUB25nfju1LGLw2ER2sbcwl6Ly4T0sV327PkcAQMMazyAzuSYwgotGiwrXjD+V5UuhOkwf
3H8hCz7EAt4liDIiPEWLZC1quOBngu4F0N7ecGIHSWib26LtZeVFilxmSBy/AMjs47tmhZY3RS8f
HgFds5rg5eC8f3Bb9wGwUOHRoYJIXuxoY1q6phyb4C86Bc4/hhJsR8CcRgjKodipQPw2ScFBG1iR
d/0GBMdSCtZy+EoqmdfEUkea43fCmQxMwuiNsyQ7BdeOtt4+S3Mt3Cj/EA/TldyzeD0j8K0oYooe
1+6GlTZDj5ea7l3hVoNHJDWX/4rTY3Cguxa8HcQ1ITNaayhb1NH+uV6iAZphRVKHy/5SXUblkMSY
sRo3gQ7AgKBnsGkSBHPWNzKyCyFpY6bgrHJRcfaXeYr3OuN8l9wNhoajTNbFOjizprSo+CLCHMpy
WEWsBziAYLlrepzUhun7DlPm6tg0oAu8L/ZOBcE+4vSRrXo3X1AUYqDRpsyVc7oE8EVD7vovALUW
VQ6KohdpfeIv5qJMJVUYcPtKcu7pAkJN7LZCoSKYd2QFmu9Fvegh6cJoyTnfIbFlqeH2VkWKVBFc
NvE27IuUWkIJ/bIvTlgwS2+uH2YjTgpUas9fjnBxMpwcXP0p3p7zNgbcus/UcPBO9g5xPKjNWPJF
CBDW8xDJGG5eqzae5o1aAGw3bRRSt4LA5RY/sx4RqDB15gKgIkgMc8gCs6vacb3mNZpCqE+9SP79
edC+Uxb5VjcxcwY/7ICAmPEixrZ7h8Tbfn2Jtxk7glsR7QaS06lzmJ1UH0IPzd4JE+7sqpZ1h7FV
LaRNvVwO57RLFGu5dbuyC9YlkQmSDOnZLnyRRioV9rgOtWDCCddoRa7ysGBbWVOslgXTv0O5ivnH
oXNtnGbMAIX2PJXimX0n8x5OycnjHRvhAVGTh5qzCysZKegDK/NjfcmxK/XSrMDzDhGLL3VtxfYf
NOsYq2Hg88UI5qwcDQ6BsI3FliJn2PHnx7cwKAgusUFOCyQJLOfMSbVluwsaZGAzZNHeLSagbJea
50pe6x1VEq2waY+clRFXgtspmqE1huEsyS5sQlSns9sXRUDQzajLIxOmlv0cZUQTeeLuKQhX7H0E
BKfQQS3tx+0tuPBHQ8FxVeoetJ1qBTkw3W76BIgS7GDczz32k5RbTnFdqO7+zbvwfZ38H9eAMsdu
rG6Id9w7KX4VPxLVaKKW+nTP5SM4CMruLpNeSIyIC+V2xxbxs7CJXJ9I0gPNZ7M0pyH4R8Dtx1S2
tKntX875BbQXGQLj133KqRgQ5If4VpP7LmL+toJr7wcyRr1OxlAzxR39SaYswT9mhhI8f59oq1TL
mO5S6AlfF253ZhheQeWxZuAetlMSe1VziCJbQUn4RnB6V+8g8AV7O/LhpBJ6wUi8MWDmr8eyWCgx
FV1rXAnSAzlyL5LZF/D723bqxx0vtB/7ubRHtqPM/zeYbLB60ieXPZaV7lSu3A1njH0ZfEcVWY0/
N/hqxQDo8CGCSYbHQtBnkJYcD3pAwcHjgJOlGLljvU36iCIO/ktiFsaemsZj/hKNeakTOAkpmYUQ
zZKNHOp9qBNDjboHp2tu8ZP67LLQGgh8HdDfdrapokHYvIofE4i5UsRcn6M9dWcytf2zA9PNAQAW
pgh75IyuXhW5zCFtI1KQtcCLs+hAgsgL/VCsy5Iqxglu92hnTNbsuP68zHP3ola7U6F3+EzV9Vap
NkacniHu8P+bq+syai6djUjc5sv7eWlDFRX4p+HkBLlcPIUR/GaNcXGL0FnCeGgFEEjoB79qRX1P
n4tiEWAGtbxZHuFmasJT8aP8s5oCjEmTQo8yvJeELpFjCEJ4wqjFGqCKxNhTr5tYTzWOSDr54Voh
6HSaYF/qOqxaKJoimoN64ob+2z+A8UiIvAZh2Rhcc0VMY7CXZGY3N2KACDkQWIBm47gBuQiXpR2W
7IGWYqDk+Ez/Qws14uZYSSCio1tye8G/67+CVab1fqxelLetvgLzdxvnXXBrxUPAv6aQM2zPxWX1
4aJKkCI+hEmsXFBXDxfP1bewvgNKfVF0AJ3SH+SeD+03bOcj/a5di+1g4zIdaqlgW6QWXzoaIBbx
EjvWj6esyM09flCpGbLCCbIrsHoYXptLg+ztz5lTC13cKcCZi3FrkaB37eD+rx1ULucckdflienK
RZnPmAhByZIQkoVj4f0+NnN1ccUWEBMAZvn9R3uepku+/aZbCyVkNWR1o1YB0oO7zBpHILgE9t/J
N7zxYf6YZYFV80J2QoF9ibF5pNB9JPkPvHbwmIrKaKYFX1lGpmG5KNzDPXpIXmpdriVRPQLfqBeg
F4A/G6Pxexa5LyQVmVUP1k9Zh53hkWbEw/MNmyY0sCrdw5LS/Qm+AK0PcEcl8Q83aMBn7Hao3rh6
Q2nij1DMR6g2PPRrhDk4XTPaqgHzfVz1WnCuR7yyMckXJO+XBXXkg7LU6fHgchx81IIYbGCI6sEt
gjqTkCT7AStdJMPCqqzmCa4oK55877idHwH4CYVFlylzuWwpMW1Emf2oclhPtpQRptVtmkQeKH70
m859tgY1sRi/sPPaxlJHvfi5lbtYqbJkEZDvBJahsffXCKxKXeDSAIAiSTYHmASeZ1JFR4/kGXEH
0U7iXZOaCyXKtotCRMpMVWTZgg2vgh+7T1a3f4lJYq61F5q+0RWBhXHMuP/3+TjSZUEVs8HjLpzx
yBTqhQHkYk6jOJMVY9Z+PPi0/njnt1Cazi64YOnVrUeNkW+/E9RpOKedHw1rPAgrHz10rvqGjcz3
sfU72T6k2Stst5ARPNMnCrYDfzf8PRAC0tChTNfamo7EKL26K+SrEgtoCnwmC9xLAPK/i9MSKLs9
KK33FAW1s5zsmJk5zw5GYRSL8wNS6XwzPiH2g7n8RkKZWwat4lfa3qFZV1PUG+A/Qz3SfwJbY4RQ
SaRoaa59vX1zDmOqSLd3e9W3+wAXvsIv36Gk5OZntvpPiiGzBdIOFCu5p4dRl1lZpjBHcBLtfezo
T3VFsjRn5VfuaaGfvLAtgj+V1RwZXBy1PPyJMFdH0WG8WJlk/in98i+MS5XAIZfQ0L56kKrTqtqo
HLCmiEy5SaM3dTVv9aIoQoVxhDH/vQ5bHJ2T1yvqHqCkzXz3C2JNSQyZoEiQNqHuhV91/RtIu/fZ
auEN9rHEUNgr97yentrkF6N1URQAwRxYXLuPaq7ASsSvPy3UwlA2uJJOcmtl1LelrEehJ8/DCQ8T
0UH73T4K1sCuQsKn/5u6rLsy0TFAwXBeUqs1DSh5w3wXIZvwL/aVmlb2dgBPJC6IL/VW2e1Phh/o
WfKwGhcHutTm0ktSNaLCKQv0OR8M4tlu4Gs0xTrHV73RkXEPdRnE2eDN9847qKFgRl/1QgThTmIZ
yVMAHp/0XWw+vrhB5SIDGjqFf5WJK6tfqwKqSiTLQGJbTe/lIjYE/xLrNu2jr1h7J4ns0wt6/THf
N0tWZz8OM8h38S6jTBz4/J82LvtuqfctqwHdvrbyq9m+M4yJ46AbRKip8EEK61C6rDLdP+ny/V4r
+qs6Cnllz6BGkh7I2/xjIaqRF1nD16fUKWb2ZFJhJ7PE50JHKiJ7svobkc4gpnb9chxgMtNPL+E3
HwH2zoupdXlhhwarX4rAUYpm4JjeUsLaBTb1/ZXOYu/D1IL0V7qdJdy7JacOFtaW92EgcctnHIYn
ZqNWnOql/2mQG+tVlFHt0y7h2BDfaNXVah0O8jbBz7LV0RzHP8Cl291JwtWHORu3RVoG3MS+wwlK
m8gklVDSGLXAF/f4kqZYASfADHp0foTSu/g0JRiLxOWf11IFv7BYyX6kCwTDEw1HortMR6ih0WEd
hjqIXB2kt+5IVYh+WCyUV4okv3kDenz0I5Xn7GTFTkmznyWFsIbnrrdT+5R5ftq2gi39bYsMRL8J
Qx6XGuGqdNodrNtGzis58TAxHo0FdyfI/HeKnzzJcMQ7Y57tlIezGZISclO1q7haLcHOpaeQR1+y
25rIgQ8A9sPp87dHyPDnNde1F5HTRnA/oPwwxHS5NzzXPGwqmPa8byy2SkLDPKeB8JtH0qyONWJX
jn14IMzEs5zmyWfXXZIIk3vwisZH/yjRtt8wLh3vB/tJpVwa79CONTMB6KIZ8Kql6x6UO+rWDgYm
gbhci+z0NGsIOJ2nqkqcUQMtc/y7XJi1eWk0Pc2XuTmo+tq9mv4CfVbwyzy+dxAzZ1sDKxznCwN6
i7B0E6k3M6zsxUD2JmlF8FkTkg/XO3OSXwb6JPELFcC4r7qjW4mnce77zew1WEzHUxh+nCiEE0Gi
fBy9QwYMyOd5CjPh1an2A6qvYZs8QLlDjZodHk9w7TKKrEyaqUEirKHdoYwCeM9kpAUBJnimWjN4
pSRTFZJy2F+CGyFIEyaAKdIGHPJRUc3fJ/jOpN3nALLip5h1vCEkB4krShe2pekiECkqgqUmIhiR
QlLo9RFwhu0juI1xuQo1KEP2+i9BtnIdrT2WK/fjy/ZUoUUhWahu7yaBSXX4bwUEfNCBE1Rt294a
pQJgqQ00l3ay5hrjugf+4fi2zsqeToPRl+V8vB15v7odYgnblQTVbhrqPZlMU5MBf8xZtQA8395s
n9Pzt/NsjlelBiSNyoIn8GdYySya3XouhsBsTkysKTR85fivGc2bhn1XIGxyW0/HiqDRAYQboDNP
Ta68vmVfM2xxxw80ReSWvTDq+R0oJlz928VmVeeWKOJ2Z1j9etBoSX3SisJtBTucvox/xrXcYCRg
Zx+ikgGszvPaNT6i5+cioYsvWazyflKuxn3Q2gQv2rMo9CAjI7W4K+jtbquNX1eztVd/uIAkfy09
/rOq5AD8ufQiFDsR7f29Z+tAAfjXe+Yy4Oj6hVhv6tnw11vT3q9kXFh+eiD9NZJudJxtOvD4DJOW
uRo6mw7tOqjaEidc3WE8EL/P15HCrO94SFKhqgXu9M6lG/+sU8KOFhRBf+j3a2rNfHYOoYKh6Dwn
io7ev7VOZP9mjYpdMZie9V69+pXd+BbiB5e7YlhtuIcR3DQVOqQAur3XxJCTP5iNQu+5mtxMteX4
A/x/vVYDMJawKmY3BX9VJgyXkqooWg1r0QcLOpMUdtyMbbkU/6TEelsxtmyIbDY8ipoKjco//SfC
yrOtdShOsJZ9KXDEU/RzBr1aoAucdiWSOAmmPRdpkZMsQ2o5/JydeTKSZBajLWwUvxmbEuw0VBVa
MNQ8xUGjmM6ItYPG+H6t0StAPS4Vz/iAkO9lfcBY61EQpkuxXg2PhkTHKQKsczM4TXM1okupiqS4
vQrCii5rOj6ZkSVi5HSs+dyZEBnejf/+eOPG4fXmeoPbc8e7hM2RKfQWlM63YG/iwRV06N1+LG87
CfzcTk6HxPrEfE0TMK8J9twGhFvqG999EmKUnU/eh6r1q/IFaQlGO6MSii44n5mQASPfIC+ECKi5
Q3Yh+uwEmtrrC/Poipr4inNxmJLK83BGC9wUVZSNA0CaxRV229jN3eV7JQ91kpnJ4Vb02rTbEsrS
QrFuY6AqaWV5r0jctkJJ83cdVi6Ik9C6Rir0VwI4T9Pax2raYWxgacTctKjXdICyayFQUF9mFqZt
uSA/j/70TqRGGyKXf+ZGxy/S4gDjSL0cK4zNte82BgaHdY93xEVkSqG7JswMPbBcsavk0tG+7dnu
9/QmuwHXA2NKx1C9jQVWU3Mub2v2tR5MN5EljolV5vGPK+AbXhPjiZmchlNAlCXtV+i0T/ZcOmE/
2R0sl5WGdPxwg1YPnhKS12ApTkLFlLxhAvbxaQxF/KXCqM0pWFxBs7ba37g2k+e6eG33BWUT/aIE
SH+DqGaf0bWAd1KWUzHyWZdfruTMbOd/e6d5Op887ETtmQlIW/n3TDdrmNfFpnKwi7YCZGfDobbS
fWhjEw0CyOn6TcnucFaBOntSt5y7c5cvLg+y8FsoLhaF074/yZzszdzNGOlVii8a9lUl6MZty8Yl
e91bMu0jJrQ52Kks+Xb+BWTHfpDZ1kbAnSz0+/BimbS47x+kaUZ7p4IIYqd/OyM797xF0nEU2xCZ
NEDLOttm9kyXgrWExHwYpR0C/piEbJirltsRqc6FC0fT1w2Z4eZhNSOign+pCF2D9SmY/vkS6rQH
K1DvCDixPMVoMjMeIcxk1JZx8tPH4eEuua9/ZHqXTCh61VbwE4dcyPUJebrKfIoctlXTfm5pxxtD
vAiCFYzZPfxvy+YVYxLpHE3EWI4s3sftfYwdZNgR/0EdO3J04HLR0ysGLAKxElrsplD0eF/R6r+P
EIbok0S9c05P3yMfNGiAbakzWM5herQc+k90YKhxNmaHVsrY6nXzdOU0OUoZN+UZFv59xsocgiNz
wCx/u0CgXk+ACfGKSvXD5qco+g9Q8CLTeuPaPTgOJyq2hhVGF1DgRONGIRGcST2mJ+ceAIi6DTtD
7V1MtpbEgu3LMGbmBjI2gVEcUDoLmuR5fa92crHYMDKSDMDhh05ckwaVvBfs1CD6AsntqkHWbvkg
NmYFgvT6nlD9SyZivYjGUDo7Y0P/Wd80+bw2hUZCFSMcs0b32OARCQzkbKmww/meK8D7vMdyGsDZ
D5jh8dpPgfqaihXkgrGmkLk0Xyc9ft+HnLINiwugIrNWid5N5ESv9PQHMtLhVs1RniJu8nfDx7v6
DBH9LKXLgm92Q7l8ReIyWxBI9lkVmSH1FfWSHc0Hk2+q6mo4aVo2Y2QkK+mkGr/eCV19/CEBD9oU
O9MlH0yuhH+7U1OVdNzL/fFBjYlvL3nD7x11fP/1NthLycVcytWlDp180yHq6lxD+/1DgQFpIKqk
9CL380coh4YDw87iUdJrmJv2bXDR6GyAHJ/cKqJM4Y8DAt9s34aL+kY+6nDXT0uwv+71K4GXl057
LfQY/C8JpYRdeSW+aa8UCppkJU9cHYwElKl/fLrsPGCf48HPF5A5a9fQNCPB72s1EPaDzwr004wd
Gu5ln4gV6irfwF3izX9pYHnqh4bRVr0N/BnokwoNKG2y0l648npQkrwO0kZBj4XGe4TxfP02D4cT
8EpcrV5s1Bc9T849d9R9jdeNpIDumA7SNUq8gS8xSkPq7jo6YMTnIuCPg9M0+viwqBZ2pPY+rDw1
FNzECmc1hTr4IOU6kmr3n8RbGJKaweQk6XzovqEcX0cnaiW5RuwR1T1W3XwsLDCsrumL3eJZC1PR
RBXLCM86zjDcQy0Qr1mu0iBRAyo3tpxfmlCR5LJ+aNRycn+gu7O1Cvp6GYVWodINtc4d56xxNGQZ
FXsXPAo8of07xZ+AvilRwDwCtcEJ2MkbWgKr9mquwcPAhFWvf247QobgbLltAhxzBVfp7I4SfTf6
ZaD1mreaEv3iwGZc3+AmQ0MoQMTB9m49cW5Fac9FYkAsrgEvYwSl2pdMQGP4v6nPvKzJsHYDgvjB
OtcjAt8Mhzd/+jCgwjPkOH9ZZQk5HX6gE3luHOyBnBuao1Z4Z5iTmiI6dkTU+FFc0DbLqhMWfW1l
STKeAeO0M0zMQBuOY3IH0hhAPaQ9/AEkDlCUpPNNf8Jkmoh1vTD4lxT3R3hme1zFZALxwfrfzpjV
7j4XV2aUg59R8qGzK0loFKV07dcKPmWh8xI1b2/ALn3GNxx4/0+ygTIf+SqH4H72nweXfETzTxHp
4LoQ1IES19XFYETPMpkdteO96SW72VhKWnI5XVy6dJZXSDR3d/hHeZBQpJixDzvCwIY+nd0/ehIF
2p2crMIWnjFRMnk8oNJ1mFVml8TIj/cHLhf29VISt41CS7JglNPLG6rwz8uO3Fvosf6BGEg1U9x0
WMqPUaiD2XWvAS+mw/xJ5nukS+hFmjlVNz4+3zm+AHvw+kOfSP9lObhx0Fg6qYhwcxvi/LpDjOuH
dNX8MQkjfR8X2L6X5DncZTOZhsSvtDYvpCYkucuxkD/em8klFAiRlRQxA8KrdUQvhEogVeeuxTrw
T9B+D5rdnTsSZu/A9FoGmzzCc86rWftzNWPYaHo9k7U9yzhZ2at6JlTULeIaADMse4ChC4vT+04e
PgxX50ahnArpudeL7OfcXZMbH5Dam2afe6At9eqLFdGsFu0sm10f+1I8+KkquB17HhRdnKmVcJZJ
CxJ4l35OdrFurkgxO1DCQPx2xv9CtxZFfrVsb8Rt085czkwtd0apzY53YW+rbX0ktoI+Rd98G4cg
Ho9hv/DWsqoM0G10ts63Nig4/xhQM4VdL0JNqAQU++6FRaQ1886NCCwO0CilYeD44/4DzIED7Xd5
3puIEKKRHSPo3p33ir7JR72dw1Y8I6agPdoLBAMigjhRKkcJe4fpo5wHiNtNsK+3YHF84t4VfMQ3
CZuiFEE7xRQuJNchXECqoWwkmhGdtkMwqLv+VKD8aYIQtsNmES2coPmCqHr0pwu1gszK4BhPauX0
87qR/xDClk1tiBf/72h3Mk4Dh2qjthBPk/0Lbznn5eAhMqFcU8rg/RhJt+HbmDXswrMFXxEueHZt
L4qQlGL4m2Vzfw7UrEqUtT5gt1bSIZRYOLzfnLT3A7S9JNzGmbMeH0zvg0IsaT89jpYufBFqs4ho
NhklkrQPIi8yyKtj0ac9pxbCiqz0On5ujzht2WPS9LPx7QFa8w/hT5+aO9Ya8fe5N9/Wrq44QT1m
vw9cvZhYRN4by6vjJwLQdaUCbosXhdcurmsz8tdNNFMiwyLjAJcIwk+hccDAjs/YMaPtVgel6Dqt
WDPCfHLJEP1YBcn3lww/k/MAul+JpOjSPQH6CDfrtJzW8rJKBDaZKiK4Cq+REFrOWKT7E7EV68y8
VszVvAldW4YSTlkzyIV3Pr7ct7kY20EjzTl9YBaJi4iF515QWWJc2dX+zsQOr2+4im7OrTNayLQc
ZveszY+0HTFzlraLRE6cyvKNH5iarF21HMk0hwEB3vo6i4oMIXIbXtjiiWd9mPVCjAPsQY9txDw2
R1qNbgfKNHD5ZnZAw7Ne0TkkRd9Ti+4AmGnnRTUD9wyG4z6kLiVdXdiIe91flv7T6PBUD/lcHMxU
uggxQ9tral4LalI2aEi1gNSDCd9lLdVnryw+8LxTof5ywPDnPb3YJMMC27sZA7b/Yijcr7c9zyxD
lblALkbIv18pFShdGWDQBgdgsnwsXEj1Hl9hUlHoII7R9/cvaVWc7fcKquQLT9qaA1BvD84zYGh/
zMSK3uAS0Dh5TwAABeYvNlmma0x7aB6vqowr0Vuqk2OCBZ1n1hfHwEssGKpVc0IjcWQZtMiEXKBL
z+I6JY4Ye3xYJ+/fyuhxzTW2z09KGr24OZPN1zT/9Te1YqIjUVrKB56kPBoswj/bTscALK3uwNy3
aUQ6utBGNBkz99vnJTlQB5gaUtdSv8FtX8grHAlC16Z7s9D894uuGyRiF25mcKxoCLb8P+yVXYI6
cvEQNj3lUomq+teYRJahIdwsuXkyEj/kRDvA5eQ0B5anEDaPfVlA0O/mB4DFrtu9nWtlO8/AB4Wf
JY1gGq0Q9XafoeuEhKrWQpZ3/vgY/B6afa73L5m5Z2qTP3W1gWwOMACXy8+JTcA2Kxyx6IOl9NCl
XCEsxow/V6MAjsI2fRR13gZOSBiHI0/Eo5UxvwmSB+MiazmMTeJdTAA/0qTzKWNzw13EiGoTLgTK
XTDfYuQVenmYsJRtB8TZBEb8pIYejg5asJtW8rYpz5E1YrqL7EUDunV/CVSpe0NoMo9MYZ3o/ejv
d7egQx5g81iqozRpCou74P05K35OLGBbOIWJhw6M1fSj5vIHZ7z6X/VE2FRR/UJxArl1lk2d5vGf
WtriovR/rQ0bYxCia1QmCMJwWCyRcjmbltPK6iEoToMnP7HHB8igXHUA/cTDK7IWBwaRuPjnWdQL
HxHMCAF7K4u5p3l19DWeBy3omIGIIbFn9w+A8lHjlkz2efDisiiy0R+dja+e4g978LywfTXC3ae5
SCRucpxNy3px2BhnmIm7pSZ0S36k0Y5rzZpgAdjfHgusVqnK2tI2Aq1djzgZC0+0ucr0jrt+PiIG
GnPU/WKvcW8nf+Ic8O0/ffj2ME0VN8CJKMESZ2Fud6KxChzvJstA+6Bwk0cro4ubVz9j5+H9jbjP
GEEXwlyQN0PijKtNfmQN/bVbBepRDAIduCZ/qj6Ycu6GaF05TW5Ia7ZBbRo6DbEJKTCnJpwMsdi/
Cwlvt73AkyvNqyczbvBiod2ZXzsmUyp5zWpNnddU9QyhzW3W3VJE0Vwym471QjdXD9UD5gRdB/Cy
+TcSEutdzSOlSOx+k3T7vZUfKQ/6mzitKJ8lsBUjHq1UZWPYwSXFzBNBfOay4HcQx65UDYnVE7qv
PEpxWyhUPBeI0TjLPjpuztG+6IbtRhMqR9aqrQ3NdfRHZcxYg2N10CZeWwOKQzZPJUv88L3txXZG
dfGW2jEUmC8FYQz277JDC10cVP5oyLRXiDnTR+LIaOKyO7EC7pMbCkz9BuLftaOhSvSJxh+onFa9
b0d+MzkGEWKvaEqjfDzaWRrw/vEjutG3KvLcRUA49LxXQRSyCM4QHnFwGNBPfKExZBppyn6kTxu7
6EUc4YvliwOF2BH7JQTP6I5hTDemaxOXfpklgtdWWCIDJ9IKEbaT4iVjBK98tRGHhBMgz5KdRkko
hcoCHNbZ/F4uu+RQ7/nm2lvwv1ta97yIg0xWq73KP04D1cwU+zKvjp1Q0qmH8FyZs0wqAdzUKsho
G0FEFLRxQz0o4cLLGddkcYoymYdbB+SZkcJCbPDW27DuC/HmCD3gkDCZp+Azhr5E9k3IlCBbEGj3
GZ2q5sVIBNb2c1E/TRThuqCQ6CYyP8zJZgttdjLq9BrfUco0PIRWS4663zhtUiq00YMPJzulFoCC
mCE6IN545z+5lawBFJGnVJFKxvNOi/xOXBMkY52TkrFTn4CSxQJ5EaiJYiSFkBXTkFmroP9hm5Op
e9h6rvpFnM0c/ErJoS0ZqnIN/b/nwjUvlDg5v3wZ6AtgPjeFDiykHdFDzs0793Wj6p5hjha9gBoB
eyVgzKS1ejVgd0AbW7/E8aq+MqwG8o36Ro3lf34KcFWxNg2A8tO+zHgqELw7puTJdSLlisWIu/rP
CFd4u3HJ4f43+PdDCrSox0UmZtT6lL4pMOHwnkbQV2O+9BzvZapcRad7mqYf9sL3axSb1KG5rZ8T
+RFA91FCNVZ5rpqVFq3DTm6uKD8yqhzwu5+cpvrp3JTTL7PGRCSS29xXdRLu7nj1WJmBf5BqVHJ0
FboRU3OrQzkkFh+4w4CmTSIuRpM8uUgTmMKnPTgh1zaZg0EhyMSpxtv3NFe6i1NiPj+U429PzhXb
8b/N8VkhsLj+3U4BhMQnYX++kUW0tUOGTDO4eYlGBho5MULDan4cZIpoO/eG0HLkrshBYXc0cORt
uRwdwtB1L9LN4LABpv1Eu2OMEmSr7TbhxVgVyI7SLteuyU/on3AwqtroflEhfSQmoQc3C1MdzpZN
tg1QW5dABg4DyVOP4+0a4CLFtRcKlPS8XZrrWtns0omoe+iqA57rZeG7iGAMdb35aTqMT3Ge+guz
77pADuowqWipLz0Tg2p08N8BF+tehyj3Duc5+HLd/mIS88Ef7mMhSqWJwT5bDNrB9ImK4Klrzpeq
2Bk9u5Dv6deZ+nYBt0iW9DZXxsDzdrPszyLT8i/1lSVjYOxKNjxp4o/HUj8zDoSxnWfVRGh1Drtp
JIVHroK4JN7Iw2CPLZh82Lun1yFO3q7Fn/UdFCxt6u+lY29iZkgb8qDrm2kFZe0MC9m8iGLMAA6I
jVFbsMaMXk9niLiHhGrhHYbxi0WrYqb1iti7rtD9gYw39cgQpaBkdLZ1CRS/t/lG3IjjSJFWVR3N
SUfkOkKDadta9nK2Y0/ItYCWVeqH7EfRt2Fa/6OvS3oXx6gUMf6d3D5FuzxT0cVGzVUFOv5XVYV/
kUBF0BdH7hdL2KFMO0qbQsuxoKfqgbyTGICFqzjXeqLiA0FA5zEsB0koZ8SZKf9aN95PuzZeqsdN
Ax2o5GZvNU8HYoJ0CtW0BRT5WmGIsbaM86xu201LM7nHj6SvxG663gv+U9HQEm9hkht/J9V9r1rp
F5otErFyd8ve6jWlWiOi7o3ffI4PiyN/uzdDnkhJGmATT0PjMIp8OwbXWSW/cHBn8b+nB3m4MJ/5
f5JH1nAumw9U0BnkLny5ZS9fcIq0Oj5gD1zMsc1GgeBcolgQg7kueh3FmJ5OGhriVmoZBDYyQpLU
T6RaGW3/WxZiIooisV4xDntgVfEfQd6CCWKfAWqvwZolV8N0dPRYRtuT+oIvdMrCxXw5kb62utTT
4nCbEkz6YeptQTEH06viGrhqtwmJ/Czg0dyAGcRApigd00lspPXhCndPJSPvxUUtSaT2CZyY9Q/2
uPUyLWHv7zoRePPEdChQg6YHGKb3b5M4JDufFGATzipZi6+3oGAlppA5PByEVhtFDfrSy6BaaJP8
S66EVDvf+CUx1Vh3099ePo0nnA/z16dOa3JPRo7nMDr5rX/2485HdRafk6drpR1Zxp3FwRzz5J7N
ue0TJqOYRzA+L2RILjVvPvNooh7zEfrORG/Ckqfui2S5shbbE6Zx+qFGr5Msui7jayW4Jv9Rx87v
39ajMLHDYQ5NifLpLiiP72ZgeW8K1HK6iurB5LYnFJ1nwR4VmdEI4B2/QxtCNVzpAYjV0i4Ev/WO
KvzpypvvyXRuuchSuDhnfpzupYsB4KnkCtr5VXiBfligEs4DiUci/Ao67ShTKT+i6EJlpMzlvZCN
J6UTUwphx1XSdlL1uNxN59OJ4B52eNiUlO0/ceo2dYZhvCPUQparoVbBkr19ftWgpryUHHIRhQNQ
T0tgPQgNcG7koA15kjMzAiWNxmFHECswnNzoVb07Tg9xKW0Mu/USTGFzlGsovsLouxzDVEREYZYv
s9QHfaLFkLKErkST78gFZ72mJMihDunUW5kqFEent6U39pbk3cDwSx44+ajBsHeTPp4ZgPW7O5Tp
IlbwpcErYaRZhe+hfyYluJ2gVTNk5j4kk/MJTK5f4Pfp/1PCyksAXjXmRNvzc6AfaRumZ+CGW6Wa
fpF9OeKEe7YBCG6uAYt4IFoT49297fEHSnyTrRs+Rh6Ifzz4lEcceuMtBfo+IvTHlwKc0zbAKjyJ
KvPK+QbisYCBsiwtoirwDHAzaXIsgMDUr18rOWKuZaMFjEtS1NS9pJ0d+iDDfKfTfbzXuFBMgblI
eCWUwG4Y3DYIxW1oPZh9hJ3I9zHNKc8eB1dX7dBUN7jndldvU/ed6fZrX1ztuZxCNgmIgZUn5iMd
iYb378OXjq0W7kJWTvjPOFBXWdT8BnwXovGebvfqq6MZu08bHhA98v2TUdkv9B2n+CDEURsyWDOH
Fw/8BiGlIxRwvMSpafm67EUBb9Z0uRezkg0oeWdpujPUhxAZhd6jRUG7UxPSqXb1g7CbOJ5dm1xJ
4ijqHDDaAnla120k3YGk28HraWjO7yVZyH4F4oC2Ul7KZtJcE5QB0QfGXX1+YGJAN2acT1fUcGCW
W2JEYTs51n1DobuF3GLqpJ46FknFpkFjn+ndLhI7u7TzNg8NCBvLg2veS33a8NRiHJIb0mbdSSPv
4Yeuv8c2UP0Bn1+GePs4TJOLVEnKiAnvmI9ymgycVJ5gk0B71/AAYIU51GVBPnZ9CSdizGME3v7E
+EW8odjLWmHNCHQ6QeklaDL/fsGNWTbULHJMHpyxVoWVJC3gZy7ZwPHUHd76Opao4HSil3CGIGwG
VasWC61uJKWz2GuE+pRRUzaNeiASg9jyBKMAT2L9qc9cOl90NSA6uhRch1XSLzpUdVDS0fXNz6v9
5UrdM4suWfUstHGwAz/mjHJ3SXrEZs862F8ZCJmh8/dFRsMwPbsvLpEqHkFKC9JGxe9I175WcikW
rDA9eFSn68fg6VvVUb1c/Y4QUZeoknQuJQKSmyg+/BN60DvVSAJCq/OMfNg87MZwWoL5zSvvz5j6
DtRbsqWxKZKuvilUVM6y3YxNlvdo17NZ2ulNdjiAyFDaMD0EKTYnfZRASBcAWxoWaBK5RNNztV+h
X0hKBTOE7KUTpDV1CChLabBpAwEtd5iLlpfQyKAXOxBgkKhvGnLNEcQo9Gl+g7bJPw4A2qvPX2PL
PwJat4U1VPamsQ7KGrNlTpeLA1SdgFRV/kIVvqtf3+IH5S3FvOX9WqWyZVvEBq+bZFs1nD+qeK5P
P+AtgcVqz6D1evx/Ld1QhhcacQ/Vg99ymr2TFXaA5wIniA885kva6vaUr9sd3mngZ7oC/M/d8sRJ
6o7/nKXLNPoO4IXOUsV5CVUrS9IWeJgJsqr6Zm//AmpM5Rb/4T/eD33H5f3SQU4w9BwjsdSoAAVu
IikY3ol82Gwgbq4WbbjemfraYX9mIbnfUQBf+69WuEE3odR/vxoC3xSNFQ5LApytL/pqmCk15z2s
vSSG4F4gHibmh0mmtpEUWI366OlJVaCkrx9HPjg4WimnMyGVVfU9MCmNCUYPKnTgOXhsB9xEu+qS
SmqBgGNHNTGxVbBhfME/sV6rmFtefx+vdOPGY1oWviT1w/SjuHq+hz7CzSKiNmODvQQSgFQRPPE8
TdQUriHmVBX/6wtc4MG/Wl/BnLdSjNhnvEST/b4LoYjNnjptWkzOc+Qx/+Z7eCMwndSw7a+IgHs2
o5EfaxQbRUv483O0zpUtkq5BJydVdYNszGRlAG6qOE+7sAamrDrducMUVY4Fv62fs6REmC4BcurE
WT4DUTRejXz61rYjhsMzz0FsCPG/yHRCbehQOq3S07BxN7WD4WY/xhPCDVhFCTGrI5f+PAk18Sw2
Ij61+WGpVmOypXGRfQjeUpcJuJpwhTJDIYiBnL5fa+fTX4vjkw1brcpVzcx2sp+0v6bJbt4Tc1IU
qXxLauFgBL8qYnta+9RvNhQpyCe+z+oF/g5rK/xGiJp8lRkH46BXsxtFg/C+MYXvASwJ23KQfREX
EkM8k/lxfVd3eBjCYHUdJu4ESR0NN7DRSgfG1i/uj0sJinLvOIr/zjIk3mMrPRZfSqyW8oogre64
k22CKFa+aI/S0tu0sfqpSRD3T/I6/9TAVVPtVFwcLt+Q1ngYwiZ38XFgj2CG2vYGkzMxhpxTHXbT
DoiCMQ/jMEopKwGTGiYAY01MN4InG9SPbYjii+fI6O/rIAJsNKE8spt2shoVesegamBBnqAdPsY4
RLwVp8AumRJcW7o4ac8AdL2ACTwewwIanlnQ7NtFixtHsTVuhn1jbIgX1uDOkv+sXulZFWMVZ24W
aOZiPN9UREu0Jys8t0c/qDz67omwmFaSDOTWkg6HO4RBGGq9tfVHXJUapar0Mlxiye4TtfIaEhWa
XTF2SYL6F0oi2oyuhphfZT+KZsUkAWRJraeTuSPq6I5YpcddVo4yDFFpjNMuUhV+c0DV8mHqDsmb
sI8qGY/83jMoj9yX9XfThBB0VJlfEYS5AgrF5d8OugzLEZ8lk2A3KW/dWZS5120T9urZ5VMReqwG
+60dkZnZSRYROo0e7vURrViebDtV1BWE+A6m8i2QIUpLfKbKSIAcGdEsAHHRAWFA10AIHolhA6lA
tybAleW0x6v9d6Kqr8+muR51S7c+WFAA4pWZcGTSZvh8CgO8AvsKdJ9ngWxmKwTyRIkQw/aEMxaO
NcfKCFXZqaXZiYPblnM/xrtxmJls1KNXLO89rGkTVmp6ICzJAUCNttW8K944rHEhgzQqxpvpRfAd
RFpgT9e4Gr9Rys7e4P9k4mhzu9zhp/2cciC2nHMF86Wo25NQlfji1PnOsx1HEqOk7/ju0yOm8GXV
JR0PDCSIllzdO2kZ3WjENnez/xMS3rbxR/tdG8WrzTAStbkj2hfVmvC77aq/uJge0IzWmGX2yPMf
dXKqJZopjIub1HeRTJ7IS3ZwhpJceSI6nzJ89SZFE8pt4eSdYtJ3ftL3UtusjXmph/MBRSdBUKjX
9nIMyZnB8/TewgLfVAmIrGO6Ybx3lbSPZDVuDj5Pw/IccOfapRmlJRADezc+m6eGVafZFTJE3Yp3
rY9nqr1FdGjy5OU5+uRn+RBckmJz1J2oljTC+2vnW+NV6oggIvuabI+Jm0TbH270d8cyyH/qmYIT
Cm5xwJOmvEh/TjhvZ7fO5wU0GDMqwpJY+HfQFAp09LXf5lM94e3fZm+nxYcpdAYQVFdRwYmwXtKt
URXwa18nvpp83uLXyc2GmNJseUQNQ6G1X44wxLM6TfA0nrShqEQbGoCPK9shENhrNfmc2LyhBfBy
WP0UjGWl9YD/6jClfdrNRvu+qP4kjjraExqt3z5XyH5eLQcVALB4Gg0xyRYmM+Zn6yQ5HtjFCiEm
oDZ5aZRn+63JUOvmpuV3PI/Ak4r4pv3NWPlXuOgBX24Vgzg0Zicr2aPnaAXnzdHh4EnjmmDIssd3
BkwuTEorstyrrX3Q1SdxcAgbeHYAp+jb1kS9EbQ7BmQ/e7ngt9z1kXbXBKAIXSJOOn+Vr/rkixos
fyvdloERh6Z5uGPggonE6QM49Po4sKj2N7id0KCo+Wt1uq/9KS7YG/WAvVF9vuQJ755QAp6vvxBv
9700vS37taU+WewzRK4UhxM+kkwCtYDFw8aCfUdy6J0vh+Ff0b/uO1O7Vr2KjNSNclvMoN/0TFXd
Q+IuK1roloT5w5x9pznfFyfNpJDULzj6FW2hzVfUMsSxF9OEExJsE3upZfi51k9skByQqd0GYbIa
urwTvt2AmAkwYh3md0WQurKU1BAk82w0BoDIp5i7CFhwh78ixEvcuXpFExTErhcWHy0eFRWe2qrH
dGAGzfg61jgsuEIF04E0zYscJItSbz3V+ywLGxe2ykN+YWDJBlyG6QKUgenCX9k715QKp7PxvtGq
W6Gn1ddrDdsJvmVsVO64cqTD1KqTkzuqr4/JEBsGHkxeCnJxZ0B2Mme+Vh3seJ0+k8rj7RPVYZfP
p8zIBpohuGhOTAIcvZTKmW0r4w0filHttfyjuot035K/t+LsMT7FZGc3hF30Hguym9MUG+ssze2Q
50P9Jos9c3n0DCHBSA9aYzrgznQ3a+l6DdtrnzVMl2e6lH8dxtS5pwpJsDDJ7NG+FJwmWTX3uSpF
CZtyxzoXAwFjeQ96maFzWznNxVYjulGuyQV8H7wly2odGWZP6lgh0sPSZsJqTDHzS8N1/kR9we18
yY6aEbMEM+62yRAYcm3dYZz5cWL6VLvXhHvuCc2nt7YKcAVkWzlMZkcK2kMtBaCADx5hFPTNu85Z
ugyqe2BBSmPbli8Xh0nre+aDfV4Akiemnyaz3ZsRyiXacecaDfZJ4oAnZldEWzmzRg7DcWK7Z6wp
unHdzgCCEn6TJ2hoQTzLAvrNRuB36w/hDhpGk/rO32CyOLg3Oyk3uBkoRBFB/qjhLLwUMcIZyRRi
lMaNyu5VHoBf9PBZumD73P2r7j+drAwGWxnT426GUlFL0lAa7oBe8eEWv1g87HwPIWNvFIAUyilL
kVc++NpS+j8D8Q+aleWySwmnLzwlSdFNJckggMFxBS53wmmhMtWXgi695NlPoRuFXLQdxw4WyTjT
O3ML+mrcItfAhtHNvhNI91ZNZWixZo9DmtvYoyl6y+7KwJdYBPKpccE7QtnRGQ6z1Fa7nEAuLiUO
eVWUV+QY8Y/CZKMjEVZcmis0mCWsbwBlPWFgzIQg1aTf5yNHk1ZXef6Es+N0FysNFJT3OS9mNf3T
kV9rCKXgcotgWWX+xYl6WlRmfJWJIq3jrncs70hsYZMylkhpg5w7cae1JwT/Tf4K8nL7ufq4JT05
zPvFmUma56hBeiuMhMzvO7WJeU8gPVlTvEC7D60ff65ESxN7UoR9T8YfJ6ZxwN7PSFGbgkWirfiC
PDjTwD7BcfH4/d/kqJQfW3WSkWaLE/Xq4KYZZ/mtM+4TYkjLFn8en7u6sibFirPwy0H8yFM/NjYN
HOl93AONdALNA8I1hbUPAql5MUfyxRn62wRG4bmmJwP2qkVkkOJObreVUUBuNYaDcbB9I7v0n1E1
Xqkdac5Y2MViV7jXCR8UmiePmV++CbVLRy0vpIWiqwxJlwU9RmyjX74SzDguzl45CRFgMDSzyIcK
eSo2Ocq9RKLULudvlyhP62BsgPjD3imee9DxUyAd4LIZk2slLSE6SrFhVAQ2R9Rl3Od20JkdFWQv
m2Ruj31fIVfrA37PqgWUvqqITnObk3goczLbeeaRkR0Hd56CBL/KN18krx+5T7PxIZEuU/XR/svC
t2ZuDAbJNnfAbLWndbil+UgnEQywA5BcqkYFEfcbURk1RKF49dwmxYJK5Gsc91DiRkYVoN+AJG9g
Ud50/1uKPAC45XZkncP0p1BIoGEHYSp6tutqm3PZrI5teVvDOGCnzGPOKecu622Jih0HFPhelqbe
5s8UpKA9upToe3aISAkx+jaAKJUKYf8aUsci7Ytog8BIPJ9/MoDu2Nj8ApLnSo97izir/p97Z/ZU
JyIbFz+Kogv8vGN0hB0IZL5kCRe2Dljhl7nAKjMH9WZSa35039huixDP7a0OjlkNMs5hPSsFeuHb
OgoHS4Iqw3cIP800Zvii6lvyedTqmKfMgI+x+pTxSFDD60xBCBmYAXiFYYOz2ufnKkUlGseTb9UO
imUGwWdDosg60FehOVuE/ufb5wE7hdHSVlhL67gte8nEKlii/D8BG9m+9xOMt8FAjZnKX/pRFfq9
hGUWVSNVmvsNNbGSA9an/VJznnxNwnQmqjZNqlwPLgrkRfR8J81wDXnEI3qOyvM+Cf7W+cYehzPZ
H6G/0S1+pjoIBu4LBbl0GpfjEG33va+uegCom5LP5JBvn4NsW0Tb61t6+KIgHQ6W5t5WINUoFdJ7
MFVEsHBLqNNo9FA8yrwbDmVxABXbzT+SBnpW9WbSHngbR5pLvJCvKonAucr0s5gYInwiXLWyU0n1
eps3wRC1oMtjwOtK9WOUdkVQY9mt7TxMSYbAMx4ZctTfe400Sssk2LOUeKWQpZUGYlWGdgrPT8Y4
F/dAhfLW7zHkZlcMCF71sMVr9bpQlyLsgnUEdadleAnQIxgfBe9YG7ICsEo2AvxANre1cGSB23lq
BFArArNv/vsDqehwf71pkC2QfQniHynKuT1ibdgnunCBCyioS6vbr+NMu7pKCwn0ypDwelAbBNBI
0YhnHC2A8lxZbbUKwIOytirU1ehawBR83DiMg5glmx9QVhDYtQmWn5Ws2jAKuxO8lmHrs8tg98Dd
DIle23o0urFtGbWif4q+df4RmjPN2ghIDILXzktkBRpTiV79oANrkl9e/XBHxaK3hiwOpbwTS9ZQ
6n+Kp0zxCBDMujmDCBz1CavXFQ7xP6VoAY3Nct8La6DalxBdFxArcY2eZvdttcgxBi68Iq0NDSBN
yMpdqMEYDqEmJ7eRGD7DP/lxMWQ8kpdDnkvRSzns9zenZoRnFtGr8AJq1PJlJBRT7GN1KPBGBisn
AhsP2rrtYMzoS7TElga62yyZkDycJGvJxfoAmvLI0bVoWgahWGJ1t9Gsov6W83B53xhyszky1Sjv
HjcTqlyr5KG4LVZn7UmkduuJjONqAqrTcImFPkFaMtqjKIujjH++DEGAvYTh5Ih4IXbNg/3QO8/f
YCjt5qUzTq4+odWsf1NUs/VMuECSu4Q1G+XJPaDUXZHjLIWURWtBgEwYKstd/6e6XfBmwwzY2Ntq
caIJ5qSRJt9vpCPRcYIu46QMFikZ3ZOK9ePbPmI4uDBO++iqZbZDNcV/d8a8NPF/om20w9n1a6VT
nG6luB1i5Ed3YklWY/yIZTk4d656tuOPReppNK2lXP4XolHy7Dg7GUVOqFA97M16cEvI+zObnaKS
W4WxBhTplCboJG6icF0V6MY3Q5yJTHIKsArspUnJcF5rekw5B0YkIaHGkk1+88yIHaUHN17sbNvy
ImaEwFvXB59ELmwl05bpcyW7j6z08fMU7qRo+FsrBbZb8nw6sLDY1BSDUHiac+McmUw7bMPjTbM4
G42BIxPoum7dQBTvKWRU6ABxS1AQGCNx0CDXdy4MCqR7rkuR0k0GlMnIu0wNIjORfiUwBsw85tff
k3iF8MXCkrpOuY2c3Jv6/qZMox0hn9Cf5ECfwWxz+G8pWiJij52orLlyZbL9fbNqwK34ipY7+MbT
BYIRHve7lrnq37OKO2QObHAym6TKrOKFbTPd/bGNjRz8qeB+APnqUiXJNhbkQCLSU0r/GZjWpyav
ws2LRlaV+4QiLP/bsqCGcI02J9DH/9vTcVPuAihUo87owS18EKbTsuVFFlbQaDQfeoGGAl7tGsnC
P5ACtyn3Bba6Wu1yF407GiOheB/l2fwAzpCsYZsRMfSUqeX84rP8LOgWkiBAXcipJvaaJzEt4pQk
8ANmwN4u6KyEshR7hkVQLLxT4Sc6KLh3NvCmpOCyOSN8YRXIHacLzuBFYRWI6CIoIix8AxbzH5v5
x/J6t4mwiCCYPYXkeIvJX938zFVSvo1vu6nDtn1gVijScJQtsj49eaqz6nuEOXkCnnKoxlqIdpcY
2jcqhnszYiCFb2YRfQNQeuO4svqy8A/zcpXsSKRHeMxVfpjEwQhKLqLVk9cgNCaAtGRacN9Jh7DN
F2WKr/aSsIXjaO2PGzrKGSOnO3LNwnjJKopoN/6SJkCbYZ7M24JU/807qLhZReckznRBvFirjlXl
L5cb3WgN3TeXRcmSyrV2tTdoquTsTvZ2xCSi84cbugsGs0yIBVXchF70UaYkJuv4BkbvmI0qezfN
T15wj+wX0lW6GwHb7BC3vg1E0juYl6ivhQ/ypYEBBkMVAqkZJVD1fNI/AI0NgvysB9oMhuNGlDBn
kiEr7MaTECbG7yMsoPMVvejwNGxuwV9MOMm45+LdLWc1K0JdM8MBcWCxCfAW4i/FQJXOW0+fBLNS
tOn8IWjqVtFQ5TLP5fjJ7hyx+CguCq5qofHFm9riSh/mwV2/sq1RQ7eFJHIcyc+e5d8LkABUpS4M
eD4XtKffOBGJZzwOoPYKpiggUbkAYSxsJw0dwtRbTvunPKljHTlufh5GMH7TbbMb7uqiZdoAX+Xt
rmESZY8qrFo0lYj8cl2EP3UzsOL3nTzFzwtjBgLnhM4fDWYbhK3rH+UnjHq/YlZCXcxe7Fu05y60
5fUaqfEdykAEkCqjvw0pGld2N5VEaTWHvb392IbGAkrwV6GX/0TLBQXFJfYf87UdadyjaHx5XZ+t
+klqrEjmnBdgwsdbwN/oJPFHj6gT8mygrcBC3Zj5gShXv9B0xnjFuAugdkvT7MTP8XpL60CE3nyx
Oq6roCJktfQnVm2iTA0fIMb7fC4mcgCWKmrTAdfOb7UtSm2D6b2JNtXTwnfJ74lQTw7AzmjuYpqF
s6YhhVLVJcSfne1ZxOgE5721LSJScJxGlVAyiy/u11+QKlA7S6F17FMCeykadlJ6FFgGKxJi9SeX
HdgtB3tCvBSlojIDFP/nyRbntjwgPecWprUJUkV7mwr3BLVNKR6mYorPcSOcsyQ3aLEj/e2QerQI
nNSsUwaEpqG3T9QsIqweXjLF0VXIDLeX7eiRlyzj0hKeCI3hPD+f7bkanTnzeJYYwUuyn9xdeR11
PVFrETmieFWrRM+nN7l67+cAISqyU87tkyaNHH+b52TXrQrDxOveJWyXE0sq7bnBTXCPUVcfxutv
n45Rd3Me85Dxy3n1X11c6qt9q7Jqi7JRoLtFaeLUTjNyZRZ7e8l4MC7GxNoTTEPSLVGu+c+bOVLi
tpHect1ebmc27w+Vk3uV6HplJ7G8RGmDdPPn58YFHSvNoV5xZZjM9Y55ib5rh0nJV+Agmom2Ozby
F3LjR9tJr8TXiT8lkkgzilgy01CW4js05j8Gx1Z0cwjnx7ebw1ctEZH6OQ4iKY+AosgyMEQ9Bz+z
Z8cOj3T8EsnF5Q7Qa3kH+cl1IJrYyx8yLX4ZPUnTB+xnyeWW7GMa2tfdrnjoIynB61zKV8SUC4bT
nonzzOgUPoYyk4952v/mqclwMlEM74QXmrzshYlxZmUom2VpYlzJsYAftB2vzzbB4YSMGSCGF//c
LSlm3WdcwGqHAIpdpg3Z+UejvzdhbdlH0g33zZwqz5N3jBICRE+0UDsEWkyYid8374jIIVQQG5dz
q390nVGjh7bjcadURjPvRUX1tK+bWmn0pJ4yBFigObHaxsbZXbkkt3Jtj2aHV6NUKzZJDZ8B8OL2
hyRAmBhpssWWTyE1py0qldglMyBrUgHYaomXzSwg7wVgrauQX9TDf7qXnjosRopfCEgGz6IFQptt
Mb6fxftcTmIdzcE6WoJN8khZ/xMRPzBBbTL7C4MiOEjMUSEwvqOPREZHHxrykaIUspcRxN2GMSIb
jpJba22IEke/5x3xOWleMgTNNCoOaVyyek92yGCnVGZgCVkDTh57Da8a8gEH4vsQsaNbBJxLjgAm
4nCRRyE0AUtERg1a9iiP8eVq8z3QpcY+lyZxUymB+skjLeYNghhfq1+7LzgtCaFXCGxrmKiv1Wwp
Ygq0BUQmcmvi4GLBxmL+EgyNh19pMUEGchIGSB8BLrfUC7WE+bsWdrxqYiOVIVjfadw1skmZ2avx
JJj654bSKmnXSnLbPxjCHUSx9aE4tkdzjunSH9YVDs2WO4RUtuw+k+PlfiSTZTLOg0WX79QoWHgE
VoaQU95aecw/bx0BLqaw6kvDhNmTaSBJJItb194ocZKG0+9j3uPi4n3OB6aEz9pDHilma/upCVeK
bSaepNFLk0WrYhpVLTrXqU39pxKsnCfH5Q18Mq00DpBSAL2K6yyH8QJcY+FWQQNUjpW50IKkZNcH
yAL5ZGIpx7/paaN8/GF2sEhaUcSGoQG0XYslY5bpjbQANgUuQfNcdjG9A9E4SdEUWPgqlYHKV9PG
Cdc0s6TkTw7amkWmHuP/4zpFvcpN/i32iMyLeOsx22aeh98eHiVOlOqDyzjD2VxRMrfTd6xvfb2t
vFAuPItqwNU+TAJAfh7L6mSu22ZFxPMCEcmGFCNVRH6Ot+OZpNgU4aGxh0RNEmHeFnnUCl/7Shqp
w/D2LzjaRjVwZSfMhTMswDWoFNBQyzXtQrXRXhz354KjFgNm5AY6CXemjk+MJgfC0d55aI2AszqF
hb3C6W68IrIR9BDdbJriGF2/bpCeShVAfqoZpt4ewPjzu9PfOHJ3DJZHuIOCEZFW9o2vdeKysGUj
UdVuCosrddAC89QifIt3iEjxrkQGKnGvPTHpHDs6nmIRgGwCBvJmACZs/oGTr0RyX6L2g0QuLSsr
WwEP8FGNx/kIPcf5IV4wKtThrmMfby38Z8Y3qPTw2eDFyabyrQ6S/RYBeHWWhYKFUAAZvR9FxKRM
+yiqoLrNpTZSgnu+edFYoCdriTJ2ns+7LcHzPLW9be9f8K+C4NlpZglplJ+Lka4O9HlkmmyQIRm1
2Czx9Cya7GwNk7jhBrL2jKpRjSb5LLXPTDf3FO/kOJlUUX9KC/JdxProQRgERo6VAd3VDPiAM4hp
Kczh0+y+Z+HBEV0XSOExewuy76reykD0dpzKsOriLhMEvj3YMhNQG2Ric21EzW/oBg2ekzUtcA1X
KLzhAzwTGtdI98sUzwuM9oHsf3MvXvcQeHt1MhhleIBnrzlWHumeyzKKaZFxcqWZM+/tpdE07G7J
Ub2ki6cCFw38YUzubY+l0MH9REI612loiZ7le2QXLZBgRyPSfuBbdc4c3u6wWwc8xcsU8wXEIz8u
rzND/5b3dnMPP++PEVQ/A+fs6c3TWA1WhZWUDarxU8DCIpfaaGArCySgW1oQhjR8T1lm+dn9uk5q
muBJlFonJItREHN9j75P4xK8a/7sDR852T5GhT0um/6tno0whrx6aOZLJRMM6Emc9uPHB/gBCAUE
sI3u+2pCr56TAI2jGiHIPa9It1GrcpCv+I9IFiAmqhUCV823ZS2RKdZNTw35W1FAbzEnObzJJRNi
27CA7p8RkUyTPO9l+I43I8yQdCouKwoJxQi9CGXI47ckkAa1wLjjQqfEGVoak8NFf/cN1mS1qEon
fg1zJEAlGn/x7RQPsQUzvTNWdDToIPxvWhCT9CeKPgprOEsaNTFn7RQqWYy4TTRdr2Vs9sjSxYNy
q4JTt0VjkKYu+JuvETVUubabCaA0zTx37z1FK3+fdUM5TVYp7VISWlziejzWI0Oygg4sOc6/KiL0
q1S1GyP0GWTrD6K7dLv4Wpn3wfK6y8WUOaSnFG7Jl00C6Cp9K9Jin7U2vO7lgd16RT2gVGqX/QgX
npFMkhxm85kylXP0rT4X6klA10PM8/nZ7UqTIkWtlbqQpItFUxBJb9XcwgN6eafWjBtTD819rOkY
KcKPAxPQdDfM0hXb2Ul+j7DOQMJ0s4aEYYj+9uSa28AuVDpy3gaSDFz+Mx0zdw6yfZdWJtNf2u6Y
xouIUCM0uyQR5+2UcxMfwvGTNuyGNfAtpDNt8Jrf5Qg2KZjSs5rVlN+mc9Os08EIhmN409cD73dO
CI6sNJ5Mn23GU6XpzbHkH0vRjl37yhZFQSkLTMHFvru6SbE6g5DYRFsPKWQ62iC0Lwcxgrp9SzYP
YFiRCVMen3fTeCKZtOszA1BUd70YRFxQir/fK9eS8bgosNOspP0rtXFKvxe7vrvZddE4RcU6Hvf9
eHVrErEktCR/mpYjy9MCoRxF1QuG8J6TBOYoV+M4WZ6vUdXsUkW0G1nkw0/JHP9yB5EwdxLY8qqZ
PXmKE7Gk3v57Z6m3VYWtZy+m0USwo4Jx1c2lNY36GSoq4klBy5Iyge6A/sJ/UNMpOWa1a2bvaGZh
MDsp81I065WBWUNzFqvrmBn8E4Hjs7opFFBQVaHzWI2PoLAk5K32VBO4EVWKKofqh0vV0KfukPca
H3eml7S24lNo8DMH9YYaJDFsxnDsAyFQPOWyqu0fNyY5f1VuL74vMPdXKf0SFDQctKtSWavGrDkd
MW3ZEZv1aHA+rbTvaoiBoOpOhm7oThhTAb9czkzA5m3oeoMqlxbe8daG15j+zrq7ct4uRzOCaPlP
KrlrbQZCjqqz17M5oA2+1+dPdiQQaqLm5hxK5LhSNhCYczldOaMx5dyccMfldT8JFA4lo4fkTsnf
RsKvmLY+ajRdxvvdR9y/dJz/YDq7fV+3sOnggxypet1IYraUg4UBsSHTG8Ib2Xnsp6476a4efBrB
SyQhUQMTZmR8ZOIat7TltnBHAI2SogwIVmLY8GapgkoUAqoyGAl06o7M0WMTdOuC2XVAQMFUasHI
ZEZHSMvi5XZ2vMmrVu/nRv+qX4xEp+cQKTjY8q7FXJP6VO8D1v8arVQp4Bbu4A4autlLdVboJ638
1A5RWJ7L+pifBewK6Ri3WoDtO0U5WUY4lQHB/bGJ6/nTexbGPYNdHL7CO3jCsF9YALIiX3FTRctd
Jv7gui8NONuxfFACP6L3pgq1rSwzeCQFHxntcTDpLRZ5lJ+gUzZp4NAL9wuVv9a5UhTnyZXHShZV
2kyOptO5mSk+jwH+uxLu3ODZ5hCnqTvdSTudRkGLwH+TJs7i2y7UNrtqSRbO2Em+9u7uTL0W5xVI
kuIkxK/BK72ffXn8NzX+w8NKUdivKDlQDdcyQKjTaKwWCZZC07PWSDU1Gzzeh96zocM+Yk3eC5h9
GEuNU4ys/prmp9RM/khqCjpddib3NO+PkYFKp8K4kpFASWBBJN1agjoQlVEqphHpuijrNVmNmmUf
hqlaGxbJRkdj59ZPsES7pibNkpUMzyD9SMiSRYKR15UYTLpJiJhuoh2J1axQgNOmtLQEBv2wnxgF
rtGdDOE1Uhz1kg+CSTt3K5g6PO66apdBR2TyrXfs+wEYYxFutR/mkyFVe4USItt9OB9yYkJdrp6M
nqNrxE9AzAw015DdxVrqPd33o8wobUUhm5LUt+9wxYgDOMygj0kEC57SxYo0N1KJssLBPMWqcAUe
+MI2eZMjLrg+IPMFA9c5TQkYPg17Bf2fYUi6m+mv1f3u1aBDod0quqWlRMqA0IgytrrddUSzEr04
HsiMGiaU+xYQ385XianF2faoP5gZ8nnMiAfor9TUg55qeFm5oXSLr7AqlJXG7kUKA5/7RyWbOGVQ
dATjSsAmtVWU0flhVSjFBCPw/D6W1y6x2hhWJ/oUjboO+LRJ5vhiH9Sh6ZBbbNoQacR1utIxVsqY
qLZaNTrFQ5jqPqdwAVlZB1XHdLKCBkpwZRh5RItUAq7syELYPShXPbOZFbFxynyi5TEwt3lhHqoM
5FqaAlq5aYVFfLibWZLnVtuQ95eUx9FUVYui4/bKGJFK5u0b/owlenrMnkLjhQdwplF6DJyauUub
CozHwjzhXASzbL1NrANiuU5gZdQlmgsjDylv4o+NMa1PNCIExd3oi744HYVkqVcpTVWKO3lRCtw3
UPKxotCj6Q49HYYaD8bA2dmDbmTf0c4gzRT5PKanJMoShtqdoNVPjAsuw7XnRG+yXz7eyloDh4uG
O+Xb2b2ppcaz+8qqO2EjGTX8H1yuI2WAJQb9JRgqRryNa0AHcQavB0qz5IeVrsh9EZP6okEqcvDw
P5VV4sgWeqknB8QDSQAahtKQkiRd
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr
     port map (
      D(47 downto 0) => D(47 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(47 downto 0) => din(47 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top_11 : entity is "blk_mem_gen_top";
end effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top_11;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top_11 is
begin
\valid.cstr\: entity work.effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr_12
     port map (
      D(47 downto 0) => D(47 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(47 downto 0) => din(47 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top__parameterized0_81\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top__parameterized0_81\ : entity is "blk_mem_gen_top";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top__parameterized0_81\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top__parameterized0_81\ is
begin
\valid.cstr\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr__parameterized0_82\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
ElyYT/ol3zkZvg8fWhrjdf3uK2PZSGD4AAYIENLvkuFzlAmjg53+uTQ5ZNj4bw1WFPviX0FvqGGF
qcjLa4FjMw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ZrYE6qdig7CW0pE14KddIQ+GM8foYz2H9SYt53t7I6wXiUJ4Z6s2rFO0Xo4bVZBoTcaS2qyYn+Hr
rghkO3dxWQULFWPOjVqw5VCla0L28mLl5foiW8aK7TxGQdBe7+u3k3SCU0Ad5NAXs2U+XlqI3qtj
B+vfYiqi/Ihfu01PmWY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sX7FU//KasyXlTTDUQph+6VwZVNCxSFd7rRWscuHSHPkusM38I72SiwvvKy0toTl1NHJOmJgptBX
cLR8qjZoBBJQ9BuNB6jbRbJxVnvrMXr4mwrxIYCnPtSxKs8yPqa/cqcg+RJretiycd/s38ieBWTr
HMmUgOB307twd8UcPNoi77O95lvgjAPCGYlVYhZW0foCuZAGXoZB8LAyNbl8kmJhn5EBfayZrnOd
DopbhcJtr8yzM5U1lVM4EUhC+mQPGz1+7xH5IuFFnIeTPu8hGJ10BRCU0JgbtrH+HgGXYgC28gaY
0lHOi/JUyTNtn5Pu8D2roUO4h4JeIXd7z3nzCQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ncj4kPLDW2tS6/DT3yXuC8NIHwPXCxdhXqUY1Bh+KeEmAagJomU2OnAJyLSLNemU3Y34j9lnD4SD
yFji2ovHe6gnONTd0GNLmeVw1Z7kYPT2+PQrzobs/cgTdM4VGZpX/Ck75XIQkghawfEKOotsd10A
lReQtXayYHjwn/nFi62bteT+Sw64h6marqa1WY1Oj682bMWEDhW5IO3XJs74+zjicERbhRL3OoJh
5PR0rs/mzhjVG8YR4a7E3FfGCNzoMCCuiOpZmaBeA0oXZrzJgHE/DjfrkVePnN9xvgRdgy4MX0JW
AM40L0jyFcHQdRA9d/VqFkmRYGk6gi9LsoFUIQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
frqhZk6zEcvUzrBxPv/3BBHhQxyCZ3nhG4DoP0bVIY/cSzE7+8z6y22bAcH/FNTQ7hpY8BophtBw
4xfPnQrQfnIfzSzdj9iRBzpwJ6wDg99sZ5tfm5w4PU/KDGxvL/3XwsLYt4hly6tep17pwEFtMPmh
0LX5V2PQ+clnEkCyrln8hqEJem08JEH7niEWo0xxIJ+AcWyEnT9YdVT8kcDURKGAxzcvnpIdsO2n
gEhFp9GL9dFb0v6vv/zmmVYA5c0Syo3+3vyuO+8jLPJEiYljJv4e/5Zhu5PaIjXDZgd7gGikO525
PIwh9VOJCmNNXdyc/bn7eCFGLP3kbj4YbEMxBw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
TsCVzzohwrUzgezcupyUHEOHhLR+BnC42BHYvJsj0x6QgQ6ajZLiBzBytTrY5z364ld7PW2P5W81
gdvaLlhAYt7Na83tk/9ShATSqqUUbDT9tf9uT+XiQlcjop+XDLXmzx7zsT9VKHIh5MIq3vMjnXka
OGdHMIT6Ez42XIoZiZk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O/xPh9QANG/pVhUXuBubkh9qT3/3K+yctHu7jFwZsiiV+qeWqSlbgdpi/jz1W6xLrThPeHvdUkub
dG43pbclEUNg7rmdBQResKHizUObqIqkKnVSkHa3y7OcD0V6jh5hA6MX0LR1UzsON5QIErfd7ovN
iTInHraZyp5EiGRCuG8nL/kWZCbvRPRA8ijO67se11atrasqXz7TcGPR3EvC4OazYxycdBKyFeAJ
GvhAH9XgJeV7vKAwb9FlatuSmn9G8qGk1+qd5L9yppXJXU8DJZaYAjqGAyhrQfTVEhbxftPoZESr
lEWHQOwjmT0nzZdUo8QlZ3B/RWRaV2JZFNbvrw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mUIQkZC9MNOHmqYbWU43g/q3VkmTmxzsoZFVioIV++MEOZ+aORwGxNuwfIG6Rl/0lMMZ1ov8B3KN
7W1mJ8QHJxvM7EfydSJ7P1KSlf8gXf2jYBSjpedtDoe7XuEKL1YD9ECiJ81VfzNFXpbLJ4BL2diq
vkEhkIPLGlIvkbycPQQbXDvVm2VZPAN7rvv9Xt20xLlaGACbDesPVkxaBhvQLQWJ+bhy9x7IalT5
xDr3XzKUK45I80BGJ69QGABGeAOKvrV/Hw4/fWXN0extVW1oxRbwmGLk7fFA0vC813mL00t5wfUT
6fvApsRvCHA7OgFV0eqDVXvcb6ZN0QVlPkrXmQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rkybpdP3HCI2BA3w65RW3iD6aNiRQx2mEcthFFZwSbmerp0QQ/3OFkWC+n0nJAzRY0YnJuVu8uRd
ZZ9R/Jdulcvb9F50svK6rAA/DEODGyQG2nDgB506j07oPa3wSvBMYW5pmMPzk/VwAdhWNb4CTKe/
SIUXnRsGo5o9R8qUW8fn53xD4A97J6qucjKEvRkklLGRWAWetd8z//UZmy6Ut/LdNSHSxRm5bBd1
3mIMiJ38lrGt64gTtKbREXPrZBzXdEewx+TdJksAM0meXEMInGCFI+DO3Mlga04BePSWv4ZFN4yt
cVhzjhrZ4a6LKYVQ5C7BRtWPUCA+5KJ088WS5Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 40816)
`protect data_block
Sg3yKcEyBNRB7CMRGcIBtZ+1KLmbjli4UJNNJurHTBkciF40lk6JG8w9I5/SZ+VbXBX6yE5cTgw/
kI43/LE36jXN46tJzftaQziHcWn41cdsepnGlBc2WAKj3yP0YNH0NWq3D5ULgqVF1pylhenxINZt
YxsAPlp11dzfhIdG4DUTQvWoMkgNaTKpHnl2OUTFwPr0uD6F9XRcAW6aHQGMjzOJS7y0P8vYocau
RMPmg4YM2k4uapHoRUb3jH1NKUVPFAJ6FsjcWF8cmfjJ6GefiP7TptRnjTApLdgnxVNDF4wrvEt6
hOz/Hc655c5sjOavirH5+amhzFHs094PBkSULmpcf8ezNfzhixu30/MdcatY4OE07b2mxn0WhA3g
QfTYYJQChfi/RVzM12RX73Z8/+WSpLwqhee3ENL/FA1KP//K7jNfE5iKVm1IfNmmxtFp7Rj2mWXA
TJh+dvK5UW8h3pT/JGMx1qQmET9I2eAWEeG0lIU1PpnrU0bg8XwTVE6tp0IpYKQqu0kw0fHkbQA5
wvjkaW23fMRse3ttMoeVIUyim7MKtXE3FY3B3jiZL/teH9n9hK9zJwB72oSYPHHA1s6S8I/S7LUr
amFy+DtWyTy7KzyVANZnq/IefY0MznwogqJlKrFQV+UxFNz7wOQCL0pdG7lphHK6unpuYfSAgudW
dilXW6B7D7f0ECEFOTx/v3p3280UHi3nhcyN5FAWRwgvOr/aKtPvIHjkFXVM16t0utgV2/eBpCHX
gO08H7MAIHh92z33NNawCHiYfuqKtBoNkO1Mk3O+xh/ieiqBx26Jz5SVloI2XYjUudqR3JMtfzbm
viaJeBvDLvdea1bHnNEVf4r/SGPSDaHfTOn1sbMajb9a1hl9E4uv/+gXsNLkcGbwTQxz/O39JQiT
8yU5PEiBkRdscyzS2rAb8fRwpKXBPDSCRSf3GBoe50FJmwoKYtWhKAkPmdfUYZgG1wY75zyacOpg
RWN3y2SkcmXrQbeGksfiB9efgUUnF+MRvFZbLlgCltmBQaeB9ZkA1Fq1GN8n8IfeW9tMVadjlx+7
2STdPRJs6QOl3LLY9Kpl2AepWn7axNFYFQMO6+X2TzuJ/CxXP0Ga8Z+wFA2UXpnGPpo82YhGmCeW
DuQoXpqazavfRCtaH8AnGBhd1DjjoemXcCricL3v8TwyJbSxhhwoc0Zth1fypIHY7c9ujqkkL7sl
gTF6F4HsJgoqqYlc0G2AgA5DTv77HE6L4BSQzoG631cmzTJyVe5geGJ2SlyaTSBaDhaaxPbGGrHd
y4pFAqHGKqqFuciGb92g5qPsy71fpTjM1lUaiEVOilQ3qwfHnn0yr9dPAcgTLNB9oX6LYiU4mAl0
CaOYKsxcPtjiyhWPYIQNGUz0hr8cOou6yH6K8FheT7XBeps7nOBNUy/Om9OwdlkMOaXpXS2mY4IF
QP/QNQfgzQV8CKCVvdQFKKzol8pk4ofwi0B+wLDlvBnIa4GmmjWPeAgCWqSYiUEA4WMPdXdsdtqL
Xm+OyZIijSTN45M96ksSbIBKSUJdG/rW5FOYDPnffhKCcqv5ZWEUjArpp4Tj75hzOe6EGHQJ/C3O
ifE6KmROglK0jGIaAxxBuQarwc6ga9WFgDi14YJDRIwEPJNIEErXKwfQcWzSXFKfk4IL5z1GbH2Y
Xc+zBbsm8thFUyCdWemSTJAs16afJvUNWfGzWFkxr/LNVElkoR21AIbptaDmy6KxPRiYL6HEjle2
771bE2Uc1BIQN0wIC5ti3IZIKYuABEqE77XgbPOn7oCj2chESedKTjBjV+Tg9j8qeXWDJC+NsJBe
SDcFZLunpH/xekk8/gTs3EV5On+1bRqkInIiWvy9kbuYnAXlIEhTwenkT6BNwwSLk1yCQu6u7cW2
XoH0q3RYy8Nealfn5bUU6f5j2oMd0T8XFTrI2bwkkGqcLCs/OprZuBHAswencnNGGz6WNwUk/Cqq
C/3Orn2lMWUc/TT/HbM7nULd7X9GVklr/NSlRrSp/uos90evxL62ED+HNSmHKpxY39fcbf4VnJs7
E7yJuOvwQP5XWa61oi0fujhEuKF0hdGRhlYSbOHJ8HCli0GrzaIgrl5qIoLAzPLjXXXjKO2X8AYA
CDzVglDB3LR0p1lgP2k/ZPoyoj49KLYAMjq556ZenNR1IwheBJar1DFfOozLyt3ULo9a1tidhtML
hXKXVPN++UbrZJWBO7Ad0jZQbDYN40yy5lKljuXRhfUZoM2UIEENumIjDGlGKDStgup1l+gDiaz7
8q5JBWd4HnKArXUxxgDr8R2xhsCEHPOs/Gbv24gm2jqr+dl25lcrgVPzGM+FSHTtkhaZBPRpDC4o
Go52qO7pISXHY2YjaIdzsifIv+3mZcXtBPOb72RboI7yruueQNKIt3yuYq1qXuj4Bo/ufEtrGjsD
ntnocwf8oHkdE0R6kR6X5LNlzIym9sI2oob0bBiKbM5hw9xbDgCcMpyMrKxW3nP2M447lfbJfw7I
cxmqse3SQlquLBX5dfpNOKYaoottfmwV9Ak6Vo+sJ6Bm8ojPmuetCxyN2A2FYkO0rEdjA6uJtHGq
oVomXGT3hS+IbPYzGeT+WgWvu9A8JLDf+ejoEdXjrGFJn76Uo7bfaM6cS8/sv/zE761KVE4KjjY+
2KbIyrFcidb8EEjiOBK6sr++LpDEm7+XHLqgH+sMtBqReUivw3ujYsfO8GIVVSKZiC7J1yU6qNpe
Mr6ozzeDtRtJStJ6FZ2XpkF9B/fA3/c7fdC+WRKbdViiH5I/d9qO/Nil712ncvIxjjj8LQ4W8L5+
TZKMxBce5n3SfofEVJrviiF8LaUizk5GgxoQVN/gWbSQnWt1/t4ivh1HygpfSVZWc4HOLUw9hiVf
z3iQa2U4gGZ7SYcs+Q5PtXZwPDqwOAK2+ZTJr1aHIWGrbGXzw+r2UDmgrJm4GMeK/k5eO0/m9Fc6
yrCFGUkoJ3zGdY5rQyo+Tz8u+fVXFRvkxgCcJxPRCUwBPe4EVODQnQNvLWCy4kZwszgXAHYybQcu
amjCAvxEWThk90X6t1dnXbt3Yd2ghtLu+oGvpY+nHIZE4/nU3UUO5gTP6euTZ4KaS9QlTG5Lc438
fTKu/SxlkwEF1GzP4QQT+sInbm1V4DNtCXLPsA0i26E/e1O5zAhLH3Tcu6x0fFmfs4vX658wWdJ8
oK9Ln5VKh95jyv1csHCHbpdx+++Ci5NrVIizyTrkwa/cmN9Do4/62cJCOxAmRHalOEohjIPDM35b
8pwyd07x7XXbUI7jWUsj6Zn6SK2bSmuBUxDUlnGQXLVVJAQuDFuACjHImGLvaPzOn9qrARjbwgKr
DiicNIvKAJjqjA+M0Tg5dqutIqfrUDBi3BtWBRDOVwyw/hRdXZ469geCyO284+Gjwl7WHHewAhzX
F9QZwyyZv+gxeo49wYfWff8aXDFsOMPNQxpvu77qFwQRR/ElAWmzR581ITiy0xUfziyBrU+MFWti
zXsH9WK6Wt/di1ZeqGww+zZlehUOTp+VlPkmmYp8bt4gCh4882iXs01XfNr3BmSiq3/mR8yZdDrw
WZrnqiU4qCFTckyqJ67P3A+xaR3kUpl0j2XqQQchZEC7SJ7R6MHxy7+G7nLZPDiMf1rVC2Wg83st
07tlHCabLmQZ21URpQy16yiPiY3OBgwYnNGHArNbMlsec0aJFwWU/Zt1q9Um3OlklRkuJEDCQDDA
ali9VevCB9/nhw7C7x5jntfwTtB9oKH4v9LNL85wYUeerEVzEIrbdvTeD41QDLEvD7YTF5hvlMqF
lw6AYFew91ajEH5gXWhcyB3vI65dfGgRIMHyFOBPdE3NQhwunozlUtpZYjxaNH77Zh8HOxaVcHiY
eKtE0mjm4Y7WohoZb8qGFI1TcAONfDrWsrVpITy/wjycBm2C/eGVICP0HP+0nT7fJzbUMFjn7yWn
Ewvg7rv50VoCFIrY+tlo9ygYqSsnbwemGiLorPkjxWDzej4g4WOWZnBqb4peQXer5nOrDxPEp9PJ
UjPyJPe3uEHXg+ZnPA7v9wvgxY9u1D8F6TK+2ECXX2PgIqqgx/tEOH/iKUA4roh55Wph18TpCaNJ
8Yxjc7worHmB6lTT+mbrVWweiHPubY3rdq3+bXXTk5YBWAgfMVR9ntt85Itn32BE+ZnR9NSCWtI6
7IwoU4Pgcc1bOyIhY5LUCdlUwC4FzQBg3XMTd0lUcWQ1LpyH8NSp6UZH9UWqCTfgBY+1KqUvCVqy
BOqrrHkHMIOlRmxLoY0DbjYlwuofVwIcD6SUwCJcHqkBHZgD1jjf+Lz8uM3f3OsqnBhQNmkQpa2L
XMPSV8H3Cbp+bgCZwHRBeBRhSFOlxSDuiIETb0TVm/vvaflwdLj5dCddrufk/vi+SqtufliRyS4Z
h66LRKTeqWtgw8HBM+s24b2+J5q7gLuxceTezdXd2zKdxg7Y5uJLwHtdL1KfxiIsqSF0q1X7kLVW
SJMg5Xgm8/IBgz7T/2KDmdhNVESA/tTXWzB3AK4y8OHNmVZayHZUDiExFnmU6rY0evohO2oeFuNs
mX9z37mekQsvTWHgrKktsDH45mIoCTWD0YaiKPP4EC4hCVtbopt5x4oBj8MaEcbPS+iJvT+QkKPh
/J6sSxoaXjRU3PKDAkbXGxkjeCXPZqxg/UzOXlZY5j/+fX4VdpmIrNRID0g5n8EGe+1J9uF6a8tP
K1olS06gJLDO6gBak6O35jfDknUTiGX57Hz1xHD5T+aVPWE3LSBzq7Zx5sqyfuekez077n3RGNPI
AllZOCuYCJKX/vioT89r+SEqDICEVysU1RAF2BYoUgtztpjoIJ8dDFfOkFjLUp38wYgfCPmkdB9e
0RMybtE83xEIlIwE0yEwdeiqwilHQgSFonbXR6466uNv1IESFI4oSGOaHEEqRHCeIxJ1a8XaSEPi
S9qxUUpCzr+51qi3nvPlp9xNjPHxyWLjkfzT6T0pHFt2JYCNrUdjuVnvo97ROh/BvSXIyYxBzP98
S1QuI8xxOAQLeDhCyEkUkOyoqVSaMnQVsmquHrJn82E0k0AGgZO7wSRJ6uO3oNZN9kZORN1lrorJ
uTh75e7qw5K3YWVB1c6uSMA2mwo7bQWolT4z0l6GFdGvbAtr4ysfDhZcHMXxS9Z87+6xE3l4i/9d
dbHIyXig7NKIrJnt5bvhEMviwPyMtKW8Pqg56kvk0Gr0ow1bQRA8BhdxE40bjcdzY1bUORYV7L5B
YHCBbT4NvCRRt4Pz+YlJZsj+WAITgp8WAYv9CFl5vBfXxlUIbJ5qKDGFMP7eQO0pd3Yq8GmCx4d/
qVyIi0+sxR8/Q3vxXw3+lNxSD5j9NFbKzhP/GePndSSnzfKDmhe9RI+T9zpACb7U0pXZf+oi7jVE
Dr4yrEtY9cWmuu6mfz0J4itv2u/AATqHWDLTH9w4GZuaBSvVDBQopAsEo9ycft73K9jcwNOjBnEc
cfCd6LMTwHAmUWcPJbr5jm9mgQlxn2Fa7NA+T0m/uprLerHUhFaMzFYTlpK75vQpyK5jYqNLeoBB
gB9/5q2/Ox/jU3Ys1sC9V4UqYGXiUwlIHZaDsF+i0YbAmBJrb4y3PYBjAE3FEWHwruQl86ZZ0x1X
9n6jxElZ6EaxGtJ1Ck2EDIqnjPHY/dK/kDsSPBBWtrWveOjKB2xSPgHzYK1OFcVFn+TLMhra2TxC
Hjw1O4f0OTELLV9Q5cUy4aOe5JZbG2NbG561IBgb418cx0Kv+XRMJlEFM+/c8eQ8at5GmFKex2n2
zoewZq2OoPGLQSeQ5xG9+aVNBSKP6BclEgWWN1PRX3XmU7ja5IEKIEbr4RRQZvL0vGarc8pbahwM
mb7MlUeJLePO8yG290hCGUprSj1SUiUC6gSg/RvzUCH/BF1ZmdNLb2nlsmENN+keSR/qEsp2gW47
6cMatRARDRvzp4sm0dKpgN3qQpjarLURoRuOB3z6bbwHkR2k6JHowUXAi7H6lyJX/qYr/QvDa0ui
wtL4KgsEEqkLZQcilqnl7UI9GBU2FSughxyWp3rSiWszofzeBlvIZ/G5ReQK2tqH8FjBvoNJWImQ
szVWP9d2g+VP0qPBrnFw4Tm8TE4k4Ftyj/AOTaV4VOPI9hRU9gn/ydf1BdLGQMMXRxdOvQ8kMlrz
DaPP0dTEGCmsT28+8tTzojMOSt1iFLl7A52oYwlR67IDgzTSTYPC/Ez4sAsiLuLpPKNhA+bs3x5L
jrSP6iRWmxonivzv5eb+H3PdADnJl/BZ+IJCMwgCsA1w+1tNeUuzsuij/wKgV2aIrBYLu3zVs0WB
crfZk5L+I2z99H0es+4VFIZXm8yNMQbN5jkdbdV0S8+bUmyqxr8sFpQHMmvJheIzcc5VDBaZTp3+
bnoO6Ik5JlLEsfJ/i+tOBaRsNwFkbfPq+nV4iP+ULH/pxhOPY4pkSgW6RfBUyZXuWfOO4iFnEsRW
Wy2eR1bB7+UX3gZ+wX0zM3js6mUxqsiDJ3LmjitIydMwXcDK2Z+cLy9xsPLQncua5g/tuDSwa232
B6a4ONTQblWAk20tG19dy3UM6XRQk3G4NndZLCJeD7Mpi6WIG345XrvGtzUJcL2uHD1w6ifsp9y9
lZ7GjJrSTnrYZk/5i3YGNQyh89CCdUQqd+inP+3JVin5bK/kRP2YyARybi/PRHpfMMUIjDjtm054
F0oH0ea7wz1Yg/sksSyPG3IU4NC9NIaYmras8KjLTw79wAQpluXjlc5mqqrrvR6gmcqAqmZ6luL3
fQadBls3YkuDXXd9fyFTGkgxR4lEVHqvU5aGOACKz+UN4NrqzNm7E3CeftZyJcB1D+HJqv9l+Cxw
yCRz+S9igbAWjDFJRefEruoq/2W9MKjZj0xhcIztP4ffTKA4puwIj8At5NF3Jw3KxV20KBfNBgJ1
B7kT8ECVBPaOOtPSlqCnrEKCqZfYcm/RVk7Irp632LCw1mv9N5V4vk5BUtKaIfkjJqP1uuZB3cUv
wErJsfXbJrKz28aovdIguLR3sP4yBqK2Bwu2Y0XN/UJZqK6MbhSPRJ2xNX1Bd6kfbCuIbi4pAxq9
mdVymfIV4lnli2pL9M+tabtptj6tTATlKXwyZtfUpT4M79R3N5UNrOV3eQ5vwbwm11oH0oMDWNct
97JPychuTxWi2jUH87q8+dP+CpJvpvLiCEpd6BolzEB4HHtQKhExnpso5ObNICEeD+wHawMA0/Np
aF/B5k1p0fPbrADkOcnt4NNJkbe8WptXxf6fuewEAFSeVyke7mAcECedXPA2AbadUnL+KsK2H0Wh
LkVYdNTNcjRpgSeUUx+EMtaLRlnAzzfDE1PUQCgBAHt2qk+RznKGKcux40rwnlmjPvlPo9sl+5zl
L1ZdtmoUclmAcJaVkfLH0ZqcawDdNdyyMXq/GCvp5az8/BOVjsRmQ32B9TpKFD0pp/1wdaEnrKws
qfuqlCGUDjhIjR7IaiamKkeN4EFDj2my4Khl8dI2QgjAdONNgvmmkpUQwESuxGMONua++0e4hfDP
d0XKq7mN3ev5tMp4TJZkCVqR3R7grIpzwyboFbW553CR+Ib+1HEM5HfQUfuJha52Rq1ii/vzEz6D
UKU0PDGPww0sw4YVZKY31dNHkHyDWwmkBLTJuIlLqab0xQTGbavuqc2XqP9T1QJyoRf9k9grWynP
WN1Z68UbHdohmgu7DGvjSk/IONBE/VUMWAoDy2NWkPbo5sn/TYn4m0mtEhzg88IF/LtBcXvG3vCG
N9K2QHhnegSJlb+Wpd2MPOPn13HITlPEWx8m3nkx5G0eHF2K8z3OwDxFd/gXr4QNK4M5x4QlR0Tz
tKMVor8f8RkV9mkV4swBFRBxsiRMmWDVYYgt0rFd3cmj/e1pcoXJeYkT5A9wGkih8vpdlvZVCSqo
8aDAmnXQUB3HrSpgKH6mqNLiP8NlnYcnCPdoA0PEntfDqEuZ9PIheDtv/KySUN2x0v7QsPZYt1Do
hYIiTAIg1AACv7FLaCxlWOG3Qr7QsA4keMvGKMDPD/4vHn4tf8rsVdqVb9Qi46nA+QkvajDvxQhS
IXcyhd32U2I94iERV2t8cdc/wBTgAz/JODIdJUtPSUMNI3lPsTqPnww+lbzg30F48dfFdPosRy9j
reCA08Cp+dyIElBEC7ECMA7KIJNW/tm6+zVZXnKYd6OC2Ib9KvIcoCKTDjpKvKdWdx1YGiHXQLAl
sCnQhBAinsk/0S6YvZ2R5OmjukfXdMc76cOGYIH/jU8nZTP/Tj2jg1dFHFh243eXC/PKQSjvBq0B
K6m23zJshSa0IP4LyiVtPfVwtUiXHcpfKMk1t3B+zQ9Cobs1aFt0uPQ61aSnsT2q9FqTiE+dHi7u
DyrtDcOJJYlNo/2eN04i9Tbr5EJv5nnLrjS8iGlWdSIUCrJLjnaEFsZPt5EXgdK11JSuk2e5Q27p
nXm3OrJFuP4X7oOGnOVQjLyQgeMXEGAYgcGGWlYrzu+5XF1H8Ws+zznDU7afcfHLCRijX4efmxpq
WXxHer0LxmQaYWBOUI9ncZpf5MPg/3QayV5bJ5ny9G0+w9/lSFjFZjC1rBB8nbg682vyWT+H464p
PsxVctnvSeGEdTqaJCr4s/BsyPvtAuKVmGsT7RTBvZsMh1PBnGN0RlkqN9waYPcbx7rYlXyBVVpx
z3NzrUK03Rl0GvEEp6Hg/lUM9wv0syKjOCapHVJ0W4h8RaugHolKGEtYOYgg1eIV5oMhYKX9PKdW
trnKkgsVH8xIe5uAuyHO9LaDZvJgHLmrQxz0pTRp8jDqdVY5Sh7XuYysa/NQP1Wipp6IefrgKRxo
VxV13wna0rrSqatl+hKdYrzgWj7fk1kCBThl/qWfZLd12Zy3tfPQAC6aMIgmDLcFIzoaNOwDuFP6
pK7PtcTT++dGBzsj2LIFXqZ6zKQtWurMqOULBfYBw3WrPY2k6G1SwLUV8TdLfn4LX70Df6bKvWhJ
c7cQTe3sBPZtBCgGdEzicYCGyYb6/YZu4WfdCJ/Grmz8wuojkYdmOsqR36mH9s48kl9JrdTou0sx
+vpIue+Ty87UQTJPS5q/JcS5d50JFyzbkhxlPwjsULjAJE2r6FC2qL0zL3CyJuXgmSMqsckvwE3W
r1ygZSanTaGf7UBauRulKNxkLTk+33rCDXuoFsXQaN+kwnF4eT+GTH3UyySk+mhsNwrFbX+Or/RF
D7cvMpqSZRIf7qIbG+Da5e6/vZR/F3Al0dmtyAAW4Ax9O7fiGqnXoedrxMIWf4oPEmLLhPHpXtv/
oqrPY26Xg9+ZsG8ahLmvzNeYUhdC/i6WuvyHkXH/2ZINOjb4mPFSMHno5gy9eZ9oHa04afKbr+eC
4pH//nu1uWtW+SgLw0cPiq5so8cTwKCplC5nWditb59y9VSE1sU6I+y/86Ij0A+LYX5GIcy4x7Ui
Zq4mCS2rDeY+2nxZTmyPODAlxr0n+5CKBTBX9FiVAJy8vT8hYLqoFr6rvWFTfgTsfgMmGfIuWDGu
59y43hZMIME+bGnao03e2bX1sS92WGA4WELo5MHAp5GEUrdtd5eHzhv+9fwB/btPd58yRIV8hYXd
gGL0hIcU9/fKZxDthr5eN9WfVHkz/qphQFWwa39+wvdaSciyBbHUucUvv3JJTsP1HbdUlnQnY7Wj
nIkAHAi6kEQvLIHo6RodK8n0mS9P5YO+xNO574P3m4pK9BRe57zbsalHLL8l0OI7ZEXKExFwdP4E
hQYMPKPOP1KasxRSLa8QsyCJLX9FRnHCKnn1lEaOrIge7Q9X5yBFcDhnAwrI5bxAmYKiDaMCCPJ8
4OhEAJeq4dHkGH8aqAtYfcVMHnkhxpKO5E4XRVjR1h/2DM7XOtIUXb/xxcjd5hbL4ZUd04UgQf4L
ERYEw3KQrEAsEa2F9C4/zWxRgwZZCgkNtS6diXpCvkf8TiAPXmfvSLBX6gQHvEvFXlivKVf2pzA+
GpeX433y7FwiD5f73pmNF09q60gItfExOoG2I168XMQCMXbdJcvN/QHQU0ZsXw8MiZtp/qAbeCon
ujxETmjNVMEeKKzqYOYGZ8DCqtbm65RdFSCaw8dU8MamDQVLp9AckIokFaDEEeZUeAJTwu0FRFt2
hOQ4b9pNKBOLj7mFeL1ipMdXn4E6ae+fuDnE/N5eS3OEyB3e5McO/uJXyg2H8LFzIcr2F1F7eY2c
g1iDbPMYaOOMaD+bZwpDRgWwfWjlp4ZLWwsIEHq2t4byGqxeFjVuP+FUk9qQnPoy/ublqv9kOluk
7PztmKgVC7MuI3xtjcVCjQwL74LiRmOw7vRf81VSDclQkyDxmrsuNidBGJdYx6gxYRX7WHnaTAeE
Og8cSM5WdtYiQsgM+u7qroimQUysc3VAre/DvEgs/mtT1Qw/vWoVLiGEgX5kKZtHv0IsvzfOxF8z
zDAkcCUalLnPpw/xln5s9jd3yBnfNruo5tYT6nT55vXE3CE2whZt1TDejwyHQ7qJJDXJQHLTXNfv
Ppdlae5VA67Du38zUg8QWhL8FhoZGvac1C5tW6XiWCKwTNaOWqk1h5hpNjMt/z0TJljOWzxn3StB
Y+wMBoO7XFIKkWrVh+3Zp88Kjnz/FwbteC2hcXeFl+65euGIslm81g6g5CZ8p2wJO2kT60jaP++e
soKPXb3TvVjmifBHnrGiLDDxX0NK14YtGUgmC6Za/UkMGo7XzK4b02vxSz2pWwKoDaeNk+LUjggQ
iacu1g6skVM4pL5STipw+AqBuBpdLYeIgn5Wtn5u577wDuvQrGqK8s4iHZIZ6jA+7LsAJI4DMkzH
QaIO00WszT1nJHbu7+SrEm82rz3uMSwF4P8nHpu4op35lbCiIioGlO/s3rq9uJfmf/s5nyT51iE2
piGHRoEWepPH6eC90hsxazR5a8OnU8Kjf8d026sNv+QwNKgxUjTGZWR5Clb3jzuoakODKmkPcxbK
Gvj5dca67UcYaVjWOp4de4dEStFPLLkUoiwNmfqyuhE7+sRrwKdYsullBfPHK0jYUeQBbNNv9ydl
Alkw0ErWmetO5Q6uq46E8gIt7moiEMiMp4WnYk9ptsCmef6nNfmeEZWJ04mKf0MZnRRMaQGSuwH4
pF4yg1+BqYQmYCg53UoFVIFpSI8SuRp/yiF0bNcWxmJSOZiOmobXi9LOGkIlMUxr3ZLvfGjc6JjU
Wa+jucm+M9CLAdfMJ7aoSAq88ExCVKpQg7+bow3BJsysZ9nS6cmu1jQvHYCk6k/08q2c1bkaJUPX
4lzSsqLocRVozaY0kbkoEYqZBZ8F4IQ9O0t7stNDn6dADyOfuT/VGz00zHoDp3VUkwXQI0zp5VH+
zBjOZ05eyunQ8yguKEntUNfW0Gn8vBzfTuaMkymJFAsf1vvuajyGZpP7MM2HAhIb6seLBSNX8QdO
04+vG8AtO9d6/oRCB7IBwPcZ8WWS23L0V6ftHq13suzV5/RjyRIsVHXyTr2kUnX8nbGohizPVEEt
fiWtAXfyXUmBpTPtkvcCLHckGfpCjeKHoPj8w9S9lPUIQLVaqxnNxRQwbl2OmIBTWTG3C9Hjwc8z
y11hxnm2bLVHi7VMLIxuUbOcr/4G0PPPe/qBbcSh6G2v01v4TXwJIFVKUyvEfVQ5nrRd6bmhraRT
XCv2lfxXkFB7GkxPQo5mVf6H3cpr2RR+B3GklLxCKjpeonZqvIT+YMZt1i/SqEyejcnnp8sXqMFn
HynUIh1Z50K7H6J6HPvF7CmS62oci0416PSqv50/j5akA5gh1F1/2Z60FYgub6qQh88UGVxQ1mDR
OTxmUWdTLzp8M2H2SvgcZqhR+QLgwRWkeTyfMgOuhEgy2vV526rPCTz1DpIZo7jYuEduM2LYPla4
XxmyYNxo1n11Xgl7x2yuDWfjjvlL6/ywcY+EYJC0FXcriTliFho5bMRstSMtbcRHfqyA4/Bu4s0q
2FUUaqD7RxQaSCG786wljmmr5Y99OH4zi8lfWW849V7zPT8eBCkKVUyq5zYuq7oYHUBgpO78csN6
iAGlAMod3/VuTeyJRYBnxb0SzmLQUqNU4/rU+LpTmlCMcajIKk3x/0f8kYhMffStXfjj7OPXdiu6
sJwIS9zNOZK2rfan19XEoOeh5FlHcmKS88rUCHUSpbr9MqIvBafqxfQrGHEYCEiJpdlPafuX6tfX
dx/0JyA2g28/uk8xwdFJawR43Fam4EgcN3sq8iR9GFQhxNTAN9SrsjK9i1Vg68dBejrVarMZl3GC
J2hRQGXNrhR0pBCBq2u/l36KPU4UFb1YLvF0VOvcpAFYbSlcU9A91M8Lq5cDIIDkZexuGRDTScA6
zRr6TnZelAl0W5jSyPrc3ZXXTJoXzawVZwIcjCObhHA6l2gUA49eLWiAJlt0SVR7ZI1viVMUnkvS
V3pFOfMJsbu+QOKwFVM4gzoIzZZkkaPgOe5774hBL6XtfIGXrRjSMGtelayJhNcBMkCM/8o8EVPu
baOY/TskC65lgZzBZko0unz/6Uzl3Uh1FzcAakndB7tum0O+udbB5A2+2bviJNA/xs+3Unu/uPWv
hXGiVxhdwJL9GGeRRjGZM2LkFn2pE6mL2mUv/vBmIN3EvZN08WHnnHsGLJe/9VTGs2+oCkEUHlV9
2fXF1tpyu5ns1L6QqbwVeqIQ1XJC/zHtp9EPBKF1D8/r4xcLYg4o0QcddVSV1BvRgpqk/XUgOrsF
YULj/VCN9qRRHFzUomRIzQouzuk7OShNyoswkVYEoLh0CQS8gHzEmXFf3/fYT6SkRqqX8OIXil+X
nN+WAGP7DhhHMd+udybFZ56U6EKStjMd+842hIhJ/fSZ4N0X5VdH9dJjMNS6nZnqvTzQzmz+d/gv
ewyMDf1FlTBDmxPxV7g/oChPASaCRD7tWmyF8oNee0JgihIA2e/fAmYzRCIUFLulj03+Um51RS2M
VHuRu0uf2N2EckzrJCb/jPjMENZw8+4fomN/cUX+DkeNBnuGPMjQIitdRJQkrcuqPCu5V7x8xgxX
/70vksvx3FIp9Ld5ZrMH4/Lr1nBGGP8g9FYmf04ja5CYMBChgZ72d4YTHIvnBIVMQ1DlYgVHyIH/
o6i54rPmSD+sZ+JKGH3UIjh6liPZi6wQVUwpW5bRDIhGfrbjCGjB0p+wK8rl0FYH5yYrBVesrTNH
SnIbHQzQD+Ts403t8xm3YMTx2Z9qKHNE1mj/9PswU2uByHfnZGV+Fo/ZWJZp4VSuTdQRVrJDkPTV
4P3IK3WKEFEKJZDnmr5n190Nvl2dtMuopDLuPTQeJD7ySGb3is+mwSvQVnm6lrVemia8lNCEy6r2
iU47EQg9QcfcSK0Xie6Nuf777+EgC8tcKFOBM7/yKTgJuxeK2FUxmF7aLwBqB47UanFJ1NObC5xS
Tpyk5nn2zuegZuzkyTdmVEC6Gb8cqstHo4ThdLxowazICjZeTy6TzyJWmX/pJxN2PFSWuecnPrSK
8dDz58k0jxLmZJEF9wvE8icMgs4cv8dHNwb580cb+d+4p9n7EvoBXdj9Xzqs6NZjBhqKU3J6juk4
hf4Yd8hWB6G5kRajixKq7Tyh5usY9GvI+EihZOpVA3VdRo/MNBcvNOxIfCkJcXQUrVvIhJIpPHss
7tzlpMoPXdgO9z9Pzz7NkPAFOwG1yS36ysUbYdGzjE3OsoCXZwDMxFLWrzcS02US0K3OnOjnil87
Jl5fbJ8iLFoMcs4+3MNltxCsTXeX/AJopzDljP8qaU/dGPqzdy7YZZe4GPd03qxBbVj3HWL6aYeO
djhq/HKZhV95//oOOYWvmSXSMEB6bHz1OjSFKW0608rhZIXGlw5EDH5FbU/1olRTq1p+ojq1pWT+
FacizU/Wt8XNOszGzvjlzFot5FCZsM51rNFk/Qr+VkG14RqCrTcUkhgIQBxUQFuAxkPvgbrOUx9q
dKr1sHzNOfxdnj4mAC2SX0cZHDEhkIZWekirL1QXysJCtyx75zZsfomiYewBM3qJgA3/r7aGLGlW
euwr4+6XmP9q84woansFavoPyj7arhoihLfMai1TDYmbTeYqmySvKCbAnVGIFmcPkT3Z/WKWcthH
mV1Zc48MAjCwsW2nWju21cQdLnCXPx6ZrdAq9AJyjHW2hVH54/DCjwe12o7unmOyolQF1QTEEeye
UzvUBNeWRPqIT4dPE1tjuf2Z4MqYfajDA1IjnH8gGDUfur/xcjhKenVk++/wzqvKsN5lE4aVkNF9
/nYnRBk5DOrdObsGwoQgZZFqi63ktmy0ELCwUVuakt4UGq0qLY9uB3RNR2ayByXdAZeO6Y3D41m5
yYBdSHkkF0nRz+7BLuh+9po7wjVehWsRKvdcIQM1tXcFwk1gda+/1jJ9JfRX8ZKcgHZTptIztNaw
rEl7+/f9dNM1YiVRgLrNl+yIfDWFV2if7t561BpJSfUH2jXngQTCzugaxjVVwdPHyqozqad3D6P/
y9eZzr4JuvIU24jCSfZfGDynjETvWp7qBnw/Kr/AXS85dFHZX72jKCy14M6XRm4FApF4WDJLfgOV
ylOu1S+Kn/0psO25XO5E3jqVos5/1qFWoRvgvouwvUiZ4Dnaz+/7MZ0YbtKENBTE7P+qHyS5ruQP
9mfJDJsSXKtlZrTyxrysyMHgKG4HYi3JBpT/3fmMLCLAaQQ9tH5EnKOCVuC6ZlV2pYna5wC3HtzG
UKvcT/vzSJ99uydN8Bxq+lW8GX+3oBC2doHadjGpiOIu5YZ1G5QUCGGDc3LyI/kLmlh46BeWkzd8
29couF+9rvrkP3hoHOPgtH8glxJ8lIFfmLV/KZRJDyWY6R7+EnRRYC8SpKdrmZcDiiN8jlBQ3frR
Vqw5yMmjpvFUr7FXToSA1PUBPIC+JIUJjoRC9r39wUuiOmNWudh6pBzxz9J2GdOKqWIzjouV+bZX
wa3Ulc3aYm1eo8MQV41b8B7Pu/2OE2n17ZC384fRk9h8LI75+NfnETb6sDtkMdm0jOO0YoQQsa1S
iKqoUsuD/IJZJhB9xv3f0R0oRp4/0bJqhk8GCWMP07fCNgjIy+E3hcTNBrcKlj83R+j42lJGiYJp
yIVjHVzlc1oKF3It4n92KD3CUtML6doPlwN2ItPcLoP3n+nrY0xL4dTtO06a5aIvXDma5OADhfLj
gyipYmBtioZ4JGD+iVsuDyR76MoLxtYo79NleVlUnaIhzJsMrfVh/sPgy4qTlVJz7J30jdcMnUXZ
5XPQK5puDk6rSss6WpcIv2fl0fPBABqmN5W/oWJNKYPJLRy38J/GXcjliS6Mvmgi3QUQiQUIWBrC
uBERlsrrO0Gcn8gf4YkAGVkXdGQf+yJz8Gidc3thAW50UpWNs9Rp+kgT0Q+OxsbrIaaDEh3NyHL0
85bxZn3BMa76SaUngVn19sKGC8DOs+4hT8aD5HOcykzW3efDYmwqjDp5IfvdavppxVYFqm65aJEe
meeQwjrcEVdP4h2E1qievdZ+RdqNRvwLsfyE9UHWzQJhFsLVGIcbVsy8nMLWpwcOKwrXb0P8myFx
Lz/EHxEz1Wi+Wxl040NNwP4T8whlfcI5iYlemHSHWW9mPz1sW+hX2iWbeyobxkq3aXPQ3g5C0pYO
WRTdtSvPylCT/NaGTGF6hfErnAXwA8EzPgVW66/pSrljFiPAfcWdkMlUVkFnnMi3U1gZ2NE4+Esu
TAe2t8Sh6IYHU7NaJPtN4n4RsoDCFPLDtv93TIx62xvuidJvAAvxGvLESgE3RzP17xHgKZ+4aXKa
qIKe+lxLVZb5j8PVUzojKZMZCLzTL9ppeKGMtyEPR3B8ysKqJd5WDP3vvRuAq4lw9YNmNDVtBae9
dkybG+kW+kEt40nLihSjiwkfxAPWE5hnIi4WELAfcnJPJgLRnRIkIEwbplS6jVitLuMfmvYhWkqi
l+yepoNYGhZyNSod/wICWCnn4xbdcTHdlpFHSzqyOEq1uno0uvztIZMs9Ypg4jsoBkFnG6Ksc6eR
XklWWRhFilp3ZEIMsvOzB7xpNJaxvSJPFu+CLDk/LK+LwBC26LmyFoG39TyMctxLYXlQdWsGdWxR
vIRdbCnDY27F6OW67X/o7dKDerwyZ5HpIGA4B9kNop3oPqS9F079CHZ7M+V0lNNsm8Z2xwqQgL8g
t+s0JMY4FAhSH4hsoHE/FHrXoQW7UKnqtRP90m2D5C/7aoLM0Lsi06+DYGBoN3W02qfbOEcg+JhS
LhEvCRlwK4Y6rp1qDejHjRr4ywNSdkAhNfK4KcS7mY5/52HGJJ8o7W81UbZzGVDSFBCknQFJNfaX
UmzJtsgbHkjwQZsa4oq8YziXVmY7bEE4b5rZi+eGGImDjy6U6hKsWX4W7sa7PkAcV0FDAEGLXj01
7AfbFm8LU331f8+hzIsomIOtTMPjthPEJtXp3b1cq2yxo8R3yeWA7CJbhfbsYEutINPRsVOuJbAA
fME5UG2B/6fEJ6sz4p+da4UaPJNp/3rM7xW1fAfhKAjLRmuRL508QAGQpLmp4aoYHvyI19QxP5zN
mo7geq01jy16Qc8rziaLD0YvkesEImzPcxcCgioCW8vyI9mft5a2J1drIKqA3be/sWu9oaE4TWrw
ncy8XdwXEKBZA1qvnkYYoZkUSv7kgUViW9wNbscyQsdfIkw4fr8nhCQKk4iK8IsQjGLv+GVl6TpW
trPyjxmrlVfEADxI7eBpc2zq6A6WH3CMXjH0nCBjiuTUnEs/Jhi2rzW5xZb58/70RQUw+iLTiRz1
yxg71+1Sq1FIjrtMrPwI77UAqbO1iC9UeHE05Z83E5bAY9AVrqJkgKASlH8rR9g0I92lc7yI+4j4
LpzImnT4BwFRBPboSAg/lxTJ9JZlcWOvN7ztKzRRGMD2QVdt06eMFBsAczL/zeHTylrxk7e2inzG
+XSQsgj6d2MvJiJNA8vfc6aU9VmRoJe0EHH3nqQxq2cRn3RYVriDzdO7CqLOfxVDQLln+1Irw51v
lQMYrn3jkurLTszGzMeqWCyV5J6a2kkOE+jPaJejHpDXk9RqhdmGxMzhhT4IH5LpANzdoanMgxPQ
/x3Q47NP42FfaFSDUHVLf1iz5ywvDCFl8FDlNMUOKE/4p9EtB3/4anpJLsoXy1i2W4mTUFoi/Usj
NmWDwYhwVdvJ3aoDjegtyB6OuryiFLCRmcfYSINCxI6LKpsmo2YUYhWHtTNSZcRRqa9dnkrBnCLH
SKc5HxkpEDz6EUFR8rKO6Ums3ZTI9FvPPh9hPqD1VtCDu8mHmfrAUMWep0UfShl+cxeXaD8cfsCf
nOcX09QLRUMlQrYws+frhVpoFbcyzNyax6LP6Sxuw5ArCf2IfLjFUBdwtv4TkV4kETUZ6bpJYCMR
+DQB6nGeQzvWJ3MoVZM4xX7FbFStAdlYuUhii1qJw5bZF+ovCV1YFKJi3mU9S7xuxOwLv3vREzyG
edT/bLdcGfJwP43DaJbzMv7koyzf5K35AcBC7BQWPA4/rHKajBMihpBN0HKswNKKuFRNDWCg8iJ5
hLQW10kkulmlfv1yYG6CjszlKl7B0FeY6CYtCC8vl0cmUeHzUeJ/VlbQi/pMA5i7i7c+YSKWT9Hx
KoTNX9xt2MK+NquYeXcjcn4AZ3Sr0VqVi4YnYRA9hmBZ5MmBlHa+8xNNxfhAKDCRrSAv0+kYhvWQ
sXGwypv5sPgHPFK0FDA3+iF5PyAvRCObIafaQO8eQysMcSXMIfi96JnGCy85y1WTJlEwlxePn3vp
tK6z8BQBtq9F2//WBgsrl1d0EbFOO0GCP34E5bl3DqQ7l0RwwopGAi19mjdEDs0C/UliHOIiXefF
EU9NXP+xqtuCXnzBSroXSUAlFfP4OBDJfCYOwi067oL/dnKWlPeP3A7L8/BzTqvhi5fOGHPUWVYA
Zna/tnwTIJTGEaU8YsFw+1ia+nyD5d5LLeXFSJj/Z5TrjFM/a6zA67YoN2kD8GI0FS4Xgge6Sc9H
RYA3mFnqs9z6d9fMMW6LbD8k8jge5/7pAGsf/xVldeC6JaeXtn3yuxB2E0COBSgKlLzrH5peBzLO
CcDQBrsIYu+HvpB64bEzDvwM2kgdIjm6EV/7PvtxzUEmyy1o9jiBKKP7n/k00SxMgBOlLal9Dhwb
Njrd3YcrDR1zUY01tNmjY5wKiFPtBzv/xNS6bInpEAGTBR/H4yqszQO/Tr5qKJrtAVXZGd/4x9Ht
FVyQ15zSGlIrOXiNYD+t5YSxutTx/KhlLMS5ESbt4ubhXKmOQjYFkEfcJ3IU5iowksLQg6qmeBFe
IjpK4PIjWA3fSZ0GLUAnX1/t9BhUVQGGdB8j7Rv2EBk7QhKDTSb3r1vQ/9S6BBd9mRW51hT8sKCC
nok2mY+ePYgbtiG9PesrZ1ZYIodmS27IrPjJ4Gautv6OVYILUoZhjUweOYeH+CAa+N0Off3OC+85
0YlW+mwWrmmDSFwWqs/n4hAYP6StfYAbGs/x7w5a4+neOChwz7i3QJwa91HznHflFLYqeUmlAFl2
PqBcUsbGSbeboMfqu5Rc4CR0uiLzUQ8XsdldqxHqneR1xJfXMf53VP6JVqvfvfbuFva3dWh9+TUz
ScpqwIwtViCJ0lUZ7ihzVv1VKpvYt9EanfhZ5oAGBWr1Hmy16RupHkWh/vvUH4hld/4tY44CM6h2
XImYBAjm/4HQqxTTiqy8r8PBEvBdqpXaqzUezOLXoArZoUWJO+rYJaMydRuezB/sIKIEBJeDB7Q3
shJSRgyD2jqOKgR2jLerEpH5xy5Sx2Ty7dJK9DAMLxGpPMAOoYy4zDc7JbnjaAG+daf6USA+crhm
TPW/PJZA5+hv9yQApoejVthPfomPivCeiMEn/kX2oZVVu1VrAvcKMUqZnR/S/mn/81q8Jr9hJvPA
DXWfV8JsFqBmaJ28ZTdqEqr6UWyFr4og9oeM8VjGaz5ljyWZ7ollXZPpR6fvNSxUS2FXMII+f3+r
QaeU0Ou/a7MWpFZdrPgFIVQfcuCtFpCJXue6IC3l9grPAE0PCGD3VouT2X5kVsCMjNTKHy097xnZ
hbQlD1Su+OSFggeJgnj/teelUl1tpJ0pSMoxMthHvPXrpNR5ewa/39F9+8lXORzGk2rDcBYNFYK/
GEvIlgou2XHiKr3qmYLspw0JyDudN+RuH5buaR0pOnS61h9JnrPtJHCNTv9jamX28+0Ll2W54e+d
nQS3IC6tOlhewwXSvn8Md19a4RuzciNEDklJ8vSl+L45RJCvhWsY8N4S2cw0W7RMG+hiMh/Otim2
dDDzDhRxafrhRAW9RvyQooNMZ5ct2ArcJbF1dKrmzCSEA0Yrov2VAKh46aCgQ3g9DHCn2BNbgt++
rAc4arIcP6rbyMIScZ46bL3IPG4Yk8U8ggZ5kk9O4BLxX9dz6Oic2EkMUYLQgAEgYl/cfeqYENm+
Mdt0xLerm3kyTWe7Klc7qMdT6SW3MWYebNvw7ddDsvl122ZpOH1wyUDQrU0D9ZfIubRyfu4WKGcM
1eD8rTAHKPVVQTIswL0FkLXf8R2R5iqFD43/mk6xM12jwI3MdGZj88JXTEoiMF8kWFU5g5P/toIX
7bO/v8Osaw+eofg9gSpkOhom5vvmxVeshp6iHkBWL0Ww/h6VjqlK6UjTWky+fChev2sK87NzlY4y
9vfaS76wmz8LxFgxpCazAk3yjVljV9cKxe5GppDpv3iXh1laEqV6EAJ1UjuIp48tRQiXmqRNc78D
SqpuK/m4gTHniOmJqOhFoWhAlqvksNhFLW6UWog1RWsGQqfDWsiemhh4+auHnmRQAizAC3Nl2cHy
efFcY190aMJoozfIFltCQf/omVcvKd5PVOLRFclA9lx9n4yIVpZ7AJelsxdayrNiBFqvvm7nZtNz
lNH0uAgwsHcWx7JV8CWkv7mo9RXSBGKJuN26UP/bN8G7feukKWN+zUIh5T3Eml7Rqan85PlnIV8S
0MK6o34wZZQWAgWQJYlstxUPFTqrchYv2p0SfAvo5W6BhZ6afcPiMAuiXTpYHC9xsomc9VFkJDqk
nvIwQ2QNMOEKGhydaFFiqnfu8lcIxbK1HZn7btbVZGY1rGhtt09ypZ7t7EnUtp7f5XhUH9VEVCpy
F7kvBnRCsPFZF0KbQjART1h/KC4eLwoi4WbeNJu8sEHjZcmdIpl56SLrMXbby5xtcz5TA7TUZkit
jjHD4CsI3Xm78stxYxbkW+XKXHjtdPDN8NWjaqGoWIKBiiKodIRo87e63sHonbZ1O5GF4FJjW1SU
woRx5IDQmNV4px2/J2hOBBS2g/pjJS++yK9/6ZiiKvao1mgZOrxvvCBiBxE8wIqthxbdETxcfH1/
MOtk6iXKCNJBv8yCvZbE2bUnAgbNaTvssVeJUHrfNlQ/hUV9D5elQpaLPxPWnrRagO6yG5oF2bgA
iMnhPRHAufRDMO5aUJjsW/6og2lpgx/QJswp4NpF8EANbIhW9TTHvqUT+HHG36FAbyxwsaJDuEX+
BOzlYzv3MKckD/e0qkPwHeWSlrKfyVlE/s9aMUdXVyBIlX6cQq6d7RIyQY/YKrYUVXYy+IG5tP8q
Q/wXjkcwAYmikM629mmDPLCc/z2RpNZ/kI2+bKWIl/AWvOabV0GnbF19XoWMWeUbpEYiZq8KDjW1
kHFUI1kTy+V2ev94P7b61D1ma4FmRhTqylq4hO8ClRi5vExWkUwcq14G3N/hlcF3KXmHoZ1OLcNq
3SBeA/2Fta9iH69+cmjKtQk+Ox5gE6YMxJbvq5C/pz0r9m+msjT2jvmHdJarEoUR9Dca5ZaES502
EPECr1Psa0dEqiLQqptO87IhDRssTGQSIr19xVgHMEhuelV+R0SjKt8NEoLyyw2GYVRnqIFpq61O
vrvT5OxsgzMyV0LMOyRxT9YhsDgQ3lqf9IQPTtGfDG2oiKuER/j2NRSYxVr0M4ccnFofr2ERtEol
/LTkIC3/CW8YpUcRcR2DVtENqcjitQA+u0hzgdP91ecUFhWA6gIuyinjdFnpKo9k8kF+ll5eojIh
UrofPeboZaMGetehoMaKS6m4EE5FeVeG99onEAmBgdCiWgEkFbtHOQDMDh+Z97QHwiCFEZC859Xh
MLZGuNfrX0RT3iabc46RO5fb0lIbk58D4uUnSp7+sBm/63TCzVtY6EgwndHHVLRbvLHhONr+oziZ
9fiAY9cYGsFER8t80F9yMmvm1F6Vae3JaWFlywjp6SRW0NiOQAnuoERTpYnYL6uRZn8Ao07MLTEJ
a6RkGt8p4wGwgSHIjIUfJklvBIwP59kSJ3j9wa2ewy3OaQLMn09kXGx42tgJdWr8r2fVJTmePv9x
gzfDpW0skNUf1Fnpip9W8kyvkIkgv8ekpJYFb3Ju6/+Z0D1b5+XAKzL0rgGL0Gj2zY5ye6tp9yAr
dMvTexBC4qFGEB5rbmWAsqkdXfBWzr77CmMnOx8iyT+fpN1DHEO0NmkV4isR9MjBHH0ScKhe5go0
obnyhYfrzWfXSTMN12or4+iZ5Bon7c+yAalqSSES82Ac8q9UcwocCIhl+HAx10qFS0IfeK0+QudT
NOvPsFbhhbklP/CiwBA71NUhFkq/fwcgKq9e5LcSxtxsvetuInbsJwbHfEQgTWqEO/NEWtgpYOn4
HX3QFeIczR8iAyaVi+Yw4xY+2RxRF4RmWvzk9RR1NjTqBFeJKMM8v5jkg99cZJvualpJOP/52DFN
7LR8mSWlm5EIoNPrSlALAN4BAUQe1T+bv8O5W6zYp3JgM53Ohmihndm3HH9NKmt6BCe0a9Jh6J73
ezjnJhbFrDOHTXi22BV7T2j4SoJW7fm9B5Xk/+/hCZrrEyNFUhgZk/MvUzBKRvFaP7q0536gSdz8
HSWqt8oWHo7kHwjmY2YJ1iO/RrAvQuQNjDjHlS8i6nLRa7VAOPXW6GwlV/5eySFIo2l6xDck+RJ+
jolhQDmOLKVM2/uvIU6SDQUhXlmJojls4vWMSKNrfQH+HUo7qBGZ9bATeOYOpwqeFMLfxRJ6A3JL
CQLATzGD4PDWP0qmcGxRJwsP+5U34028gAfclKISjDsu+k6CacXVX/h2cknqx5JDRBW3CbyDgruu
39M0HmNmNHtrQ9TR75wbyDdRWDy+/pGAsrH7neM3qiYpj0OFp7xtjAT71/8l2ya+m5abIdG1q68b
E82qS97nSvUtxrHgUOaVOrjFsPl2A/VRP/9xULsMfHxfjjRp3oqFI4JnD0xOY10JO9WVO7/ydPzW
u9/wVkSFcrmAnZES4gtTVst+hjUcMAgZvkvfnlrqkdQnqWJ4wK0MN0ycJCsWt+uh9OGZeDRERSSq
qs2ggFH7agUXj9zLi2zND4tF/XbfWtxMaZHRjCDljHIrWe4RvnHDFzsvfIdFsi+wHP9aa0REJGDN
3NPgC7yDmbIDMxHI6hORkNUMjD5KUXJrqARZQrh8Eh6dx39kBLq8tBxvht7VnGPckYcoPVIPMJoq
Rg7cu0PxD4Wrz7eDWPg11EMcINSHlFVDIJCcWAuGni9G4mfJQf/8ZSKsEs2eeSEpRaKM29Oah0ff
PtZncNcCCemE+M0pynekJ72EVgLBAQObHX565rYgOnwIRH7oWY1TDc8sCK6YRBP26mnN6Tgfd27Q
wxJhrkUzTwhet1oYRDZWfvUbzwjibXWKBXOoSW5V0ZikWYee/P4IzWN8HTcIEnOeCZ6RE2q/nB4a
9oVsm/4plf1JO148QiY66BHSwnucOlCAqs6Jv+FrXeGvnLRGXa+87nvYW2OFBwamG8wVwCDzCCtY
BJfTcwbvfIsRMJs3JdbRi7sTP9ffl6qUTyAGHpBxSj85sEvPIUrE4KG2W9+jV1fPn16CaN876BOv
h0B3se3f5mZTuxkPjH01XBURrSCxpNuPYtwbh5CLa07vP+umO3RIobMFFGU9OchM/QHMkrvVVvm+
AHfV9H7FwAVzujAxSrVZhf71lSngHu2aOExmhliCxB1uBUoU7JsdXhwO9JIEISTdcJM7q0gO7cGL
gg9X5iBA4UtOvBSJTwpnlwIxTb0pv7V19UfP7Ew8AgU6JOHx7mpIZ1vPv2zzrdYHOZlJMQB+OXYa
ae9m5Zq3Cq6xIBACW67dkJrsvI6Q6YSnLVANxQsO6b3KLoQ4mROMZwhiavtDuHvufVjS4OTU0/41
+yXCZJi4CuYcPHQRtd8FZUhJ02HY/xIaNGpuJdBT2TCiVtPikSrXJOHS6H4wqb8VPw6ghZP7FLY8
DQZRoCGEIy0x5L9b8FcOgseO7S/PXN95l5YypbmdStebqzs834qsiicI6MnAX4DeU6Uc4Iddlcxr
W75Ml/uVS0hdKU1Cvldd/3+Bnqpob0Vkc6f2d4Oe4FpuUw/PxZGnJfCyQQFehsFE47Uj8hEXtKHL
+hOetcubQwmFpWjUskZXaRmsiSbWglIHL4gdj1Y9TEKHeYHdRPl79LiMrDl6ukRZpgxyist+CQBD
YdoMSvuVKPslnlxQDIlB+rGimU4zw/2B80pLK1K8W7EfNrMqNIKHKzzlzg/W2DPt+86b228hvwPw
0oBxMWtLjMpp0lkUjA6I6abVqiP5w3lkaAo4K9n85GvK8qvDq8RTd4C7orFNeqeQsxeXxpqkH2dT
wWrOWwH4ylCWSLiFxfty83bUxMIiD/wE0Wo8+ihyii0yFaOpQi1lR8BkO0M8jqYnNjrEVww24XVz
KQyt7rtpit9G9ZFaBBlXshDs9ecEeyyJPgExNmkRNEWVPYr9vCgz2lRq/HnbINrpPG1yqrVs4+s3
D95xNHv6g+ldHtNg8dHKqbVv9yVcF39TSP4JoEC1+yTQTLVhPOheN505ko/1KYZb10XQ8rFEGAKK
95B2Jz9bUe+zzEOohVc5NDRLUue01+brvjJRcNumlY5Cq5gNDH+Ic+HkN5KsqnYftOhe0eIRUCRW
LOySD2rvlCqcGF4TwJigoIw9W4/PPzwXQ0t1ltGMff0Klsv/EQ/y8iYewr1Q25D1a+QGwVf7XBN+
FDHaPPfkYRMu3ob4/tHPQueNKmxHLvVqU1WWCr9O7LzSbvupLL9mUYXvmqqOjVtWsJC5q2ZXT4dV
nS57pRDPnT+c/K40KNCR0ukiJiXDDP6XhlHWGNIFjzkBQp3ns/FUrsoJXcLis6eEamm1UE5eRTFq
WuCjvwyY7yCX45CD/HlEzUxnqhcsZtYmTGvu7C9LKjxdDFWgaYL//gDdEVx4iKe5tH2V8CpxKa38
xUxQiiFmiZ3g3skUjV/7CPp6Q29duVIIa326uOHHnBcfFEqNSkm7GIByUhNVWuT6dkzjyYc8jkcM
LaGncVr7sSNHVi5xKKC5sNCiIE+P56dYI8/brs/yNHKoQkPcTGHem28LldIbNphS9kHxfo/2fOm9
lU7pekgfNktjBakvOloFWZsYpARumWEyJZMc1rotFIlXO4ASgFhWEWNz5xu0T1ZyJ5sFfGl8rngr
AlSLsjy6b+HTqe/a1f1w9YEk2aJyM6X8ji73Jr036t8L/h6/qaZtsHh8gMHvJznUumIfgt3TW2Yb
tEcsGjguVOBuOU381AefxJBX5HXpX1H8F4lTB1x9/v6fEpkqp7FFwMoK7vWzDdaGa9u4c4wddfzR
S8y7jNSC9CQghm7/CT1uKx6QPCv2YtC99EhTSeUCJJe9LAvOajVmcc0PdraGav1TtZ6Hs+oLJpOf
PklDqE3aIZ39xvW7qefY+mIGoAXBJlOdf6aVaJ62ufngCwUPL9gSmNhtS1671+Pv64uw0XNrajhH
Kr/DmeLh6Doj3Yj5DumiSG4FwbeNprBhawAyX5YsPb9L/hEELWR1uz4ppMGWxkbhFg77/rUq5HfI
hQZpO7SrLlZ2FXF/g9maDgfNCZabB82iRxxoqkyflv0hRhNhjMvIduXvdTq92Ca2WLZ3QOJMVUAK
D+J8S/waL5ULeDlRq1Uizc6HEpoceJ71pqFCnVGgp9+Ig+Y9ZjYS5gu5GGxJwVM4dOKSF8OZwCIA
cOqX1IO4HirHwl/QLmbqN1TkVpW7B8AADOFGTmvlxSYS0FpaT3474E1O60CjNyivp9IYcpe2F+3t
THR7HDJD9XJYWRo0tGT/Xj2/NHUjl5sS1zCaCudqdDhoNZnIdK/rt8ECh3gXdqQeLT9o/0qx7slX
4B5JgttusXBIBGt0yD08vZcT/M73OKCfHK6dgPxNh/LMWvc1TwwInua+DWpyZa7RVm87IfQ+de1P
aotzx7vUWOuE4pPxhfYFQIqtNvJs1SrdzFRp1cZKr9h1t/uaYzVKTLUFXd16Id2pmf50YuE1Rz4V
E1oUmy0AY9QLefm09o6h5IunGkWKwoIJOSWjBTSh/HgIwYBC6FupWv3mzR4xoxvDkdSLqmmCnCi7
rLsuzHZOFz29/MXH4pPFhJGlNyafaLCmr1O8IHpAz93tqIUS/VQd6Ei3jYMQoPImaIdWq06pMC4j
RzUQwfb2/n76+XMk+sTfUOjNOylw8WNK1LwQmeijwmN7WOUKNHEA5+bmvDrgwUxGl+4lHgUWzBEU
/f24LrvANNzWzKnD/VVCadrb8/vTmH34UXTehUsN99L8aen/OAGAsrc5xLFGn6yrLqM43D/ROHR0
uycHad60lHdv2+E26QyXa5f1sv5Y0eDaz56aYpxCw0dtnhAnHsu0sNIwmKiy2RqaebizfJMiY6hd
1B9V95rWr6fxg14c+4WPItNZYnIaWFNfs1hzoyTobZge+3k+pjPePjLBJZAdY8kjiAvD+yMkB3kL
OsdJd2k6xs+yCB0H5b7tnUwR9cp0xErOtfsfcTPWhSg4L/0GHdTs2wyGJnticyvdNKk6ckv1eQVt
5/j8P4Me/dDrKLn7mJN8x/EdCZhkFwrKaDp1P6ScG8uxfjQnxrlAXEUoqhmRve/HhYB/UPFiPQYh
HKb/EQ3o0DSzPWt7P3UyeMvXj27Tbmrcf7v2kL09hervgPC/kahb0NLuFLGU+eIyWEM17Iiqd0bU
widyZB8hhG21nSkyK1WF8TkzzyMFvaYtaf2vOwICEPWIfblgyzMda0Dd+9+m06EoGRPJT5HvspMM
sKT4jX3VHnHL+GwftevThW84g3fzd73A9uR9NUJEj5oGAwsCbd6bMoeAFbSp8QKveWPKsRZKyFcl
KfYpPyMvcRCpndrK8oAuZyIdUHvy/w9VcU8wD5eo7V/U1sfPbHjjcFEYltEvRAzvYsKZjrdKftc1
eYZtHrreVA2pgr/QRjeBr2lVvoI0C2DzeEJmvBB4GZSG9rVWXZOkxp5iCkY7dMvHfz841tb9lj5B
Cc0rdbdMBQ5SKKNo+lwT66tcpmDvPA5JEut3mTR9cyYjpB5MDkPpFxqSoU8/Ivyd2lHyp3OEdhO9
Gb33yvUMtl6u8UtTEqBi8ddavEAkXFHi33JU+v2u3rZ5+43QX0SX+/AdV8YjtFWXLgcZrbhwrCEe
n/6CVcX5+LXJSp5xZJYnaqqWc/C+zM8+dyMaY5PoJ49t2eojdqXaoMjsNrlJ68hdOmhERaKVavXr
xZYSgF9rym+uouiY1HsV7yib3UPRfI0Aa0bZl5DqdiPXVRutXaXd87F9Ba2gPOPDHH8DmcfUmNa1
XWfIYnv7iCByGkafyPB6VvpEgeBDX/qCJa/F4QOiYWtYj8FNJLevlB5TLF8Wx5lAQXE/LiDkERtv
Ql06DuPrflaF9f6NHBka9QFv2KwWUp1wGcfBlNgkrsW9t4ow612yqiDGKGnf1CMj4U/dKzSp8UP4
ceTCvS5/K1BcXIXLxWJNZcwSFTSRjvz+8C4CJIXcTzfTxue/1POehjo/nYqRWnQRlPKPKkVQV4Jg
Svk680pSvrTZUzah30a+sFnen9HgdadPkmRzX1QDnkadB9MRZ1RJJxBhqX3XTUP71Qz1hRcjrNI2
QXodDjbvO38/EkCimUXMnpaKjx6ZHCFXuje+jYh+99cJ2bEpdEIAEtwbw2N2TnEpE/2c/6YZGNZu
weyVw6KA3AC+S8T7SMHsx+sqPsksoG+LeVpuPzu81gbf5SFNU2a9AtPgzTkeW2bvY148tii2e6Hn
loZS9JSTMou4GB4ZlftQvNDQbmqn1BeKEIlzG908BODd0i/czVI68aZYouMjYGnyCwgQN/2vyxO5
uOJm6OvWgtAyGAQhkfi/3x3XRT5EkGWMM4NMzl/tVD0SE8iYwAgQqvBDANrPY8w/e/uKzQUjyQKY
SnKFyN/HoccoiXzB0smFC15yje+g2ZF9dqhrKskags2FdUcXYR3r2HZZ0dUgH3h6H81yfuV2kQdh
ZT0z4Iiv/YdHaOfhK+WlnqhaWN+I5WAIg+prmaZDTDZzR9lF+JaSjAI1VZezrdS/hXKKiunwHR9i
1kOjtAfQQpsyT/L7bSzbtl7k+kXEaWJtHZKo2++JxXnpRGNODy4aLsd5k2JHrZToHR1S/SSC1Zt0
qrueX1B3fp7b6U3i93Jw9Kl3B1kU1mCX/9IGYQNebHC4Y938k5Zh4moiyv+Kre7uHi9xAYVAGeeL
kPBBULKvnWuF/4w+eUVIZJ+Z/YGCD4QxTn3VOOYcE+YudnmmmyE4T6x6N8DwttI7hsRWckrOVc1I
QihkPEjGIhe+jPCMjwqr5yhXh1MWeFTZKyl4ynmMymUBtfBGyT5cRoAuoc1Jf2JHlUu2AHoH8SuL
ik5UhoOA1+BVxm4z4IVUz1xMORnHYU+6o0TPuTD78X3G6q5cjJNOtccSPBBaKWToheUT5xWOtCUG
nqRmAOSSJvqSuFEsYKf7lw9l9CssXrkW/jIJGq4RDczCc30StJVBwPf/jSNFv8R9Cn1XHy/6paTX
jSq7v4E6jeo6fI/MCw/m0qUT/NlABMhvniOB5WcPHmg0jzef9Wqpbz+VNMRxHpdmkbiiOscDmb7Q
RLzlpTyHxDE6P4XU++QgkxkxHp4h+vnAF1HvUSKMV/LP8gddCe/8+4ePgw5fqWIs3i2mZ90fCFsL
6eWr05ipqLLG3gJ4xnZSCAmLOTA4CMfnwhYLvaY7steF9bHwmqVDKF9/iTyub8D6wDPbrFCOtm5f
juLKxtpE/g1JLm9n4pQ6K0XW235e/WHbtUQ2BhwdgdCBWmYqtRLTZhM/qpaRDWPQ9akEoaLiD9lf
fVDKVt5fvzaf5+cGuHOTHCpDWdDXLxvFVL/ipnO6Kf8Y4beVb5DrSztTYb/zOb9NVOWGrNfbYwDo
W6TPaN8VEu9E2xJPgRPXmzmZiVWx0GbI3ltWjaxG0ytfTMWdwHBkMmgY69mGwG5Wo0fRvHgBLrdV
IPCIy6cicHnTjXVkg8RBzHgObZVNmTVl3WPMWnhBKUXDbeHTYS7/WL+x2tEKWlXG7/tgMDPLIKLY
aQqWo7+YHeP4nmK9KRKQBvazFf/fyPVAAGmGRlbqp1rxypR7C4ekxtFtuB0D2FX/GFwj5Ahi8786
7/muHYCfUy3XOrYx618GwjXPLXSui7uOsdIoapHBvTx3js70Udz18WwpsRJTAkA7yGOITXo0Rd4+
5kUIRoQwQKVJrKloX4k8xwtSGetK4+s7EEA7lDLahcpSsH9KpOMCUD/vSuHW4h+LHZ1F0d76ytFn
NRuzYNqrE8H/tbhAGZ+LNGW9+vZmtuwJVlaZKykauC/mhM3YI8wmCLoHn99XDJJ13NB5JoYdT7km
93t2Zya/xT2xnwGUhD6tPq6Oxq5fditunBPX3G6p9sJAB+6gD9rnfDvehNsJsSSdfZYbB8ig6NiB
5YIXsDYyuW22K0ebwLGPmueY6eCUnTuVCfNq8UR8wEE/sCkMEwQUralpwlaWhVQX6yQMDFKDWAQz
jX4Qi/ZC0f28FEGyvcIv6y2HASfe6FVyIhz+OcRw2RPoC/vhjKNFs/AUUOVzlt6WRZdsL3+XmSGv
2vvHjH7HS4yhZDDdeG5t1hc/ucJ12NurRiGyTchC/jdYNrrJfKfLENodKHJ/sG/iomgwNIj/Ob/h
YRH/A47i5nO7lXKtcfiRbRfbxwiAp5s++rlrJWM0OYLUey94uB3ofFNoNfEIjRX8HvyWgt7L6O4d
kkyg5dFRcUvEuwTBctkM6BTHN8r3svvOmOSDQJPHhQE+DsNS5UdssWkKizz2vEnk7wy/tUYm217m
y6G+Bh7DXXWcQLXE4ULup2Tsc9VJweDh4MHsi7rs3nzIf2VeOxelpXyxRJcIThnlLHTm1+n7L0gX
3+ghvQef1vfxoMo2MN9ICKyyZ8aB1vTNaFvKt4kgnYfJYevdJdI2SFXSedi5C6c/TdnWgM/qr22j
/6VO5bTzvqwuxFxdXjC0uTK9knQxhmMXdUmmQNkjAmg6D3Am7D6Ogn4+eG2mTa7zuxvc6t2qP/GK
Y0cGsaRTWiOL1sfybPTVNzHhLhhqtgV5iroKijjoztKp75YpgAlYMPV7lmR37KRTHplwB8pknhnA
xx27ntt8lijM+mg60rYGbJkGIoIVhPjzErc841lpR0VJGve/+bLiM4lO7P+5bcufxKgyaMqieM3e
D/8pYqRFHR8sC+3kbAbQce/QbKSH+V2RTaV7mupRsg4I0IAbVznPT61GQ2YzKk1uPLWeeNAEQUuN
YE71RopGT5YFnPz4OuoHEufp0A3jbkBMBAtPu8LUjdwsW8dlIn+XCrWFqvafXtY7FU84KJgRl9YV
wAzIRqEBVJK+GkhS2IywCHZKf1gMbS9wgmgCBScigu+/oLnw7hmo0wxRO40c6bSk1JN3n/0YdekH
0CwXNzDqgEcVdYSDWxSdleY70JmyhGqTE+X9mGnIABZWthLog94SpYhRgPzIry/ZZAtsQfYvnuaP
SPGFDBu3GskK4yftPOujPYfGApW+jOw3FHJBmIuxOoaWjJ5zYR9OB7TRv5C0R3HzIrMEPzSY2Ik0
qF8QqOWy7AvZRdeFLIB+LbOeRfwzy3xf3ecwlItwWWe2PzHihK67sAsehKqgsRA5qbulRblKc9ji
zLz1UnrHoGGiseZWZHPsEuMDi3Kexzo1zu1QxsmDzoO97yCVKO9aRjFjxZzEe225dcmDReI7kaTb
GGjuvq2QKUZxn/v4WnW4DV4wScgymzOG/A12ZaOinYQ74L1d43KkJZUpoG/EdGJTh2Zt924hqjY2
xbF8cM37JvRTkz1S0jGS4zXsQFFpyS3YkUyI0VZAxu2xLufIc0l63vzd/2H7mka39fJ9GCOjfQ44
W3P/TkrIFEyUcJ00/Fu7laC9xMIQbpTq8qPH7PCjAmO1GTm0jMMbmu1okAZlv13jmRz3KlBhPzrr
A8W4XBIstULHGIDi9yqQir1U8mm0j7BjEgTVVs3Nk2MqFXRfP2ny/3d2SC7X/KexUWyTkK8s95mb
W8nJmNzXrystYYHATqRi0U+fW4QrADVlqRL8TziYX9vLz4XxGMzVbs7mCTlIkolt9YR5dCr5qEZ5
5Av/yaxZeO7NehujI6/svsN1Ale/s4iSRYy/T5SrtgBN1qGhQ3UTXaAHGcwSj8r4Vn+qUP0A27zX
55xaDANeKuAvzszxpNx7e0tL0uooFCvxmrzi9A1JQ9ojRjk+L6nsE1MWjd87Yc+Z31ndC6WxjuMZ
uiKo9TWklSeZoNDPAE3CTwKqzP5TEc2TJmnnDYD9J2Rph3OKorR1B8XqGcyBC9ht6GWZjsx5DKKu
xdU2Njtt1TGoW5Is11sDZulL0Dnm6mD6Fgdznk27pykz0FaHJ6uXIxLYAld9qHrFXZC1esSlPFUh
FvuaZZxA1eip3EAYzS77ZaKEgxfKbuoelp5zZh0/8IX71kCQr+d8Fzz+7ZpcCienUe79K7HH6ISj
JAKXD3H1eCupsu5MDvMEg21BHZDb8h6UjWIj+xvC94WH+S20wCKXAGQLCOQFqPEhdVsBQpUrqvU6
33FXJMm0j/4OmOlbuZQhRfLyb5mf42j8BWR14NRGx6KC3N9w9/vlYCMTyOLFkC7Ob36LlslJUP9q
HheySTN6Gbh7E1p5YeGlU5iZb6F9aSyvUOmPEFE6kxvhlSPspeiJxSWwfdsBoi6slKNKuqvC5ks8
2+/aJ5N92QfO9pBFjzNmlVY/CkC431e5NM23gR9UZxz2CJgVcS3W4as5gUZDvbuU7ZxBQTXolJOh
FH5Z/BZO05AngEB1r7XDsFHIXrDlWqPhj+P0eg38756OF1qNx7QJIJdDJY+AAfp7FBu8ZA326jtU
eQD2bVVXo5DWUjtKVKqibH/0d1ewWEZDw98BJktrviyGlZAPGKlMbxCnm/bJ/jczCkvSOdRjlW+a
rM2EsmZAY476rfuRs6WCBIGNvQ4IgXgVIvvihzqMPGDmSxCxshAC98g56sx9m8SgTLUi+h7H6Bs+
ncf5cHhcgKqcnixoYKfDgA+t8tTM+EFa8XTJ3dZTfaBZJtiNMgrtCv31/B7plx7kkeJd1p0oOIkv
eOsXc0DKJpe2nn5atDoWCvbnM9C00fxIirer0q41w4QCjJcdwRbQT06M9kN2dSsc+W1gJypJtMo6
uOdRD1uqFN9Ae2XqNflq1KgYB1fNhfzzmMlZ/JMaK3XN4KIj3GvnYPYlZmpln6R+FWv7i4RZgwuZ
RADJPGXXya5Xjyha2bRIn7wFrAvDNbWQ6fipIJ6lz/kL8oodxkZ0qrmz50VKyjEnjCBkIFHXzY/2
wzYkBB8tiKWXjmobi3UUFPm0u3SHUNdGVujm3eN7o5Kc8IhpGfDfuMsuXsvqDIy7pN3E7ntvg/lA
Ljh6q2Pm/dM3004VobVyfOvWp9TU5eu4Cuk6h8dQ/E+X6Siri4MaLPwDRYz6lZ2MsV+limQ185M/
AGRUY0REk5vG1gWY2nHNoFnAzNEEtwzYLJzbDZDXv8hTL03GwasqwebcwC2SQtrY1PDlua9m5CiB
lO1j5ChjInR1gs4V8gYJxMc8rQXLQA99Zb1lW7Q5aMwKfAGime5kwwBVfdCgn1LkVDayc0cP+SZA
u3gAgBMSyCUSThKLIpQXbFW+wEIr6b9VYDn3TwcGgk6UUyETgYiXMtBDxwexeLrlKKq60mkWydGw
3QIZjfoFikxovzvtiz01Db1cmo2UbmkpJsaEuGxYHTWkAG9P85vVEpWbHXWdD3XsdNB3wogA/m6d
BaV5ISjlrKRZD7G0+BCCt27QERG0BukBkzX32yclXeRx+b5IpbKoUd77omwoUYHczni3lTaTnASu
KAXmolT2CVnTspkvMGXCU0zpLr2Qp0zrVwYm5s8qxoVCI2xT+AxKvG0chYNvS+AOBWoQXa9iLLFO
0ezvVAu2tCn0K6g7Q2KrtAHcqeJsprq0Bptu1Ir1rt7Yj/Xyt+NZPzVAcleF8sZAvjZkTEi+4lzy
ELfEL+vT+OuzQqQh+dGbfTW0pEBbjpCeZUaOpn4zFZyimbN1FYD6W8TWJn6BBUzpTImJa3CjLTpL
wQqsH9/43GMtNQELA48QKmTZPwtRXgvr5sd6A1/AkXKUJ6y2CgUBPbLW3jzzBMGTROOQYDF9ryfq
lkpUh1ZFZ0KO/gDD1MNArhS3BmSp6CzgYAmg9/qLG1MmtOWwdbzzdeBwqxCgu71lz7JqzI/eJhP9
GJYDSoh84KTVuLKfPrlKDcQesojUeKJXUCYK2x/65BMdnnCRclE1AupUBxXYG55Fjca69eA0y8Jp
PMITiEI9Ef6oTLnbC4djnYnV4L2fV+w1aZhzzy+IZMAAydcZx2wQezUDwaJi0KmJKiS+wsD/QW2O
akF4+8aDCOFeWpzwNghoHdSnwPnsWKGJKLtILjdTx3x0IsAoRl/5LjVxv+maqoMD3Q84ATq9X7pO
Ru2n7irzGmXVHG/4Mk/V9mmJSzaXHjTrDpmzPECjJuRzQFGRfn3ZLhYvYRf4ptb/Mqsx3QcX2g/q
9ozwdIWVHb/q8FLrh1KpW2gmUr/l07ehqChqy1OsAB3zvJjkCf4ztaSho3hFucVgGgPLVIB9fSzS
/BqIhk3bDLJXKI8fcWaxLWFMOG72E/DibyGA9WR5V9jpif+WWxK0ooRUmP0g/1i3Ue4FNDlHF9Pt
e/j84+nuFjIVP/Wwj/PYZm3y+Ok060kxEI8H4pyZisvyICJ3O83FVYuiC3+OR9YW4UxrOuEeRb1q
8e5PuPY0U9YDCKnhn2n4HZDazZnhmpcyPltNL4eGCgzvdlxE/pWS4dNmwqYyIlVbwk2GAua434mb
Ggt3AJugRdhAA5o9vcWFxUxfOIm5Z2gPG7whVI3kOaRKOP17ZruQqMDPgfNWuAB4/74hBYengJ40
zsaQQpaoT+J5stapQSnpWZsnttaHYJogVZrACKFtwfa49kNbc19n6VgNGRk4o0nQ5FT6F7/fxl36
hvPfjqu5W6dYks3Dk2gUU3T5hdEIszRNWCC3g/nfZ6Es4i24gJn31sOsxbbnLB+ZVzO7oI4cGRMa
CUtD9ifnqytaCRABiHunwNV8ELFoJc6hcWwgNEv2qOuDBTLb21ycbK/t5EByhZWlEVY6Y40ytXHc
H8CwIFbzxRtG2X+gLNrT+WPMyJoSgW9Zjmzsw69//UgElZDfK2/FSR0qIOfbBQRiAG/FT/2qGEh5
eiIJ1XBPyvO+j4cfTDC7e8VapAnS9nN+xMzgTUw9BY3zsbLKxLnoRnjO2SdY1NFVtCp6e3H3SxnG
gJgvfR+0zZZKOaI8JqUsBuhu4kBkpJ2uXEXz/Wwea0VZcWOBAdhLP0yKyyoPmBqzTnBgymst6b54
bKhaFRmSVxEqaGAVsp/U0LDpnTr4+tvRTPFgobQ04wOLilDw9+4vWP0LmN1N8r4F7+jbhLdy4jyq
uDxqgoWSozYlSebs8BALLcrGkhVB8ku9jZgw1xhyzUWcgvgyIXcZgByUlAD+U3QCzqB/A2RzgBFz
8C+a78ZXXPHv8sJu4aP1o7AvugdFpa0upaQ/u+XhRLAaeUgnefJogK8GvWmRdxvRzEANlxgvlimM
Np4Nc4i1e/TIE/x8o05Za5LFFxsFi2meK+MAYOyiLUGmcwU3JtBfRWW/vj747/eVqqxxwmGXXyhN
hMdTiKI/L/COjWQ1/D8pX9ez7DImkMqHWlEeSJLllZshasFGRyyAlG0vbyJ00KdxOPYDN0gvA3de
wMBnf9o+D3DfAPlBTgpFk9nA5i4WKZw2mzAvb+164GKn2Y6992J2rc2/VKBubApN4XocA8zfppx7
1iOi877+Lfrrw2wW1VnHruz7Og0aW+jceIRQbu0vwrbv3BDZSly5ORB7xQgztR09y51cC4LXjd6f
RV7ornoPSs4i0WJ0U+c8yJAeMe9TJPa7SWJBw8zR4FvRNxPuE3C8T82az6FEBJ16ZK5BzpBbZRhV
Li7hSngaNFGthRxNidAkWMuTc0cDqfdh+EiWAPYcOJjphkbBIUiagVOkDHOGuMwpbEbUhvp/j1Pm
sby0a20nBq60VJEilf8B2KKjKdx6m8X6bhNTarby3VuQSF61RDC00iOi3NeeZBTpQcV5Bk5UxVeh
bBwfEfQPIzrQFlAJGV1H3OBFgZq0jj/LI3xFO/GPtOJBsuMne1AsQTd0qZ3M2yFjIbyuxzwcyAcd
MOnY9I1md6x+gJ3pK6v85bHWNjz2SnGLVqLKQ21psW9FSQ7P4NBPksJKY7vSAtegw8rj3jcJ6j+K
sUzQR7bC1Z9+hfufLRKpBTKd88fOWeDoFp6UH5Q8B7/cDhtSTLa98gzizmG0C3QvxXzxYhkZrv4i
Fh01/o0SVDoApqjMW7bqf+PLyk4tm1KcfoADw1w+ysMDnNNWSrVMflfykWyqkn7wPnbB5RiueQYy
PJnmGWFWQUq0W9H9c4QReyGydCG7RdRfZlrO+7UzQLENIBP/dHaUq1Qj1paH1X+BBv2Og/n2T8n6
ESbWUoFWlmzKzQOQpTQD7jY729cThCUxdLZYPm9si03UzIMlfVb2HTxQUG8iwF+NRaILl2FI34Xc
CB7f12eX59d67yPhILyS8r7a8Mx1D8MtDIf8IyLI81BqTh0WmrqS+PDMKSMCWeii7K9tVBHSlgi2
hg2Nq2fTos4E0umPrYObU4VacTCnNyTwCy67oiwMhGgc2ttyDXQS4TscFIqEblSsGE1ZXYA3o1b/
NEy9WEL1igONIaSrsRtCZKulhD8db5BFCz/82e8YL9bpdFhhvdYvlge9ELNv6i2Flx+KGI56y7Dm
F+A5gXoIYvuMfnZGmhYYBuaMClBMAWzkZTYJoGjtKIPrOxWeBD3EPpntsPmwujPkXxkXp5V/LXr0
I+IgYDdUcjn/wq2vhHzMKMBBawEmUOFlc2qYuKycHjUBIM+jXHzP0z7c+E/meDcMGdufC1mYsIHG
z6fzsyBJX+VaHSq+/Kqk+QGOghW58/WYgRsI7bfJ6rdEC2V+iBIZhmUpBd5W09GM6wTX3bmWVmT+
qQ/c4UkaEaitfOmaemzU2HhXhr12EKKZQb/UWdJydzdCDZ1EBNfxE1/6YDUnJn1xE6MG1V53/Gc3
SntAFCWe6A8fn+WWst6H5ivxS/3LxUSS2H+I60yEoE3EHvvovv253i7Z+E+l3PD9Rw21ZxBinL11
cYbGVs7gRvXZ7etPFvEXR4rMWPRjZUEReIiQb8uyu6bFIRdzzfhga5c2YARK6RBjdIUtib//ENnR
eWtZvI7ZMI9CNucLtdu1kANAPAab4+FNhAhfn9Z+NXnm2FRoZ48SDXClMMYWiXpmQhiyqGicEnWm
aoFyG1+ZcB1+OsA88yFwqOmqpG1HCe1MKN6FS+G9p2BXRbvoHte4r7CDQwqU/U2Xnnk9W+HwfoQa
3+ZQKaQ4a6/qRnE52Q4YX3Q3e3+rCviiulOtXJbGCfOEmLAFtgo7il/EEwUgJJWHJ5afBS5EcML2
JYb4MPjCLE9R+fZXfjy7N5X+pIRh4OZ8mp1Nl4rSH5DtmX9uWkueG/SFW+G5NHZhUMUGcUXQ3vbw
Lc8Po16RCytyLScQD2XDog9KJvKZEdATtttBh2hfhdXliBDlPFaGDqxmI0L/tNmX2JdUkQwS15lX
PXf/IEj2ekECYZczmkH/1VNG1wqi9ogPtR/eSDxYTaX5YIjAJhzRGcVIewgU/Si7EwPT80oanL2t
GtqnmXJijcpRbDVcCYScQna+ksLcvvjPjOZRsyBK7OrUvWRF4OTymzc+xQPKAhMGCmDJnaKG710D
mCIZSAZaiUbcOanmw40nSZKBTLyFuk6xmBVRVdkVdoveObJW7KS55X75w8cqtpR74YbXxumB74V2
jUgej0xA8kAJfwz1H1f1Ekpf/Fjgnjph43gvnkcM8tR8cwynxqzF7UbYAT1vgBUD3dOSS2c9AkZD
Pw9n2mGPVy4NTOm6Asb8gp3lZ/VXVSlE+CcGDrmIkfW7tYh0NvIm1yfTVlKkQnER4YgW6vt5pNMv
GCKtoeQngSFnKaxlu43HPqPS4LnwhZMkGw6Jg3esEy8eDlfDaEsnlMMpWFSKvGCcvyDT/AJtDHYK
4tf3FdvjUw1wigEUZdd/p5g1mcd15Zc6nQQCP0Rx0tYntwYoOYNaOpZvGvhCTr+NMWb5/pbLcs5g
3qIslUnmPHdenqEqF2sHfoAwmHXRfo1gId0L7JBuv86jChrYbmhntd4XgChHuZewJNhLokxOb/pR
wNdNZHs6QWPZOcpLfVTYBDLXtHH2VpeMeHCkbaQvAUliaLiMB92uZvsGKr5aw3M93qVNXAXrXV7n
DEDnI/hBxbZqGxdSnTy1Nscqzr1boVlGqZXQv13M7ZaUUcFrHF/rPiiWFvlBMrEV0jgXUOBaM+m9
Gn/fu0QCgPuJ3Q0MY3qClIl7qaXFQ5jSBb0zhJn7ILZdWbdKQ0036vLnttj3q/M5ey2aLS5v3CiW
gtQxT+5N1WMsMkMrq0AUo1qco2LqWODcTe2IcYPUyrMtHm/DsfPPjEFu7k3qXD4sgvpMhuy6HxWx
iaRRpJr57rB2jL1q3zU3dOyXpi4QrGHGNcAYfm2cgiAktzChBbHmTMMrarklKMnMKhU4nxK19V2b
q3oukzx7vs16++xOh5B4TAgXZ2EW/YA0n7sgT6jUPMOaBrLlPWs2RRSL70ZowEVwtcMDzfH1YbxC
hKY/PdKFbHq6vYQKjh8RQQmpc/X/Jfor5tCovFjVPDvLgAHad6VtV5oVej1GMVy6OpUeojThtqz/
oLpCANFURCBE1nQjz7DuD3QjUJ2LSKzYemMd+Z1Jmi4UsgJoUBr2RHCXPL76TdYZZQra1ZO23Z3G
F7YufiiuOsqe9c7cFk7pzfKHwbQaSqfzTU+AR9X7FrK2SSWjToIStOB5qUAIj2/roSZPGtSmFZV+
aquBmsGspI8IAhUFC8uRIQJoZ6kkGRQAXRT22755fxgSVRHc03a+/4gCq1vl/nj9N6lcgyfpPsgE
MfVTqNnVVDYtfEytVWv/tASgvOLvXeRAtUc54HkzQdCtbyw5XGYmMd5XTCqEFPhUZS4Np13MRI+r
tFIUxITuRoKl0xVE9YARZ9wBvOCLOfOTk2t+FiRcbt90Ke5Wdglcq1kbqdidk8MPmb12FueHYGrG
o4obfg7HsNexFkxdEoSyo0M3hzBWEge1CJ2LVbRzETAhUxW/nFNVXBOcMF28PWptGLDzpdkKX33b
hwGy41stQKRwK+w8UuhhXwP55cASPW4ysVGW/bQrZC/daQZeCLx3xoRh/kXIzw6DWoAgV1o26HDR
gY0Yri2a+F1soEkGRvBNMq7sZC61a91fmuDPaIYC+QDPz3p4ZCtOOhZt4U8kWhg2mhuHxOTc+Wtc
hPdZz2Z+ydC0htHIiC1GRhG9BrQ9i8Bq4oVbK9R24UvfCwCxUugLWGddeh3aoxWoZ0Cf4C6JeWbh
TpHPKvyuIBTXB02PpnILCrb5wShz1KEJfNaAlGx13Zs4KNY8zCB7pFeFH6LCnGiaBS2e/zjY0c2v
KxynuAsp148co10z8UrbhIhxr7cZivC7DBWv+efog3otgVSd2cS73qf0phOr4GpBY85uqMIu6Cg3
q+uHCcEJHjHMKlFWfQosZRjHeCYplDYYdpIT2DyWzF6dAjJR/20Hpmgh+CFucm1yWFJtrrHTbn+6
UHS4jyzTC+LObCcjj0irG6L3VDm5UsjGfHBTukqtcN37H81XxDdNfJChO5FvLRvmNc6gCf737erl
JOEQm2MmKE2QsZvqnWcJPylFvMrjwJXRykKUm50RL0WQr/qO4HVevHYo7vdePEGN2UuC980XZ5Y0
3loV4AkucBCgAuxZbTHnTv4jlmTU1mm+fWZ4HCruGFNexGtwCxBytipxq4ZmyPlcznCp6szU1AHw
hm5sjmpqxbCTp54EM5uGHk5QbXu/Q2EXO/EDNNdaTlQeQXssd3+1ECz5n+6yjZfjUAX77TZhvSfT
qc2fitd/fMRkbiHYQPxTcaFk4Zy9YZtTZLvZ6AwKjOHU7osmjATiLFgK8Y0caibNhfw6g1vKflRB
OQCS54BgQHnHTwazsU0RB5VV6uNtYIoAu5RlM90qWeK65xWZLILyI6X5kvehIW/QdNGShS3aitsY
B5EnhmUhwtPja+13EEKajkW9mPuEOEFpwGcjUlbAHBHXFrdoLfwRlWhC3sVnEgcnwBpxn4OLm3+o
mF8Tzu/bX4RIu/pTKeaMwZGfw8atx/ivspRzntNfd9PGCqjNG15aMIdyUVZHAQA5aIR5+YEzwOi9
BvwT7yA1KjUiZScCqAOCDWa6J33219gd/9mOzKjsIJ0yQZyXZ5oFGRJxygmECneto1vTaOMuCOjZ
voWd4OTAcfwV43XPL8u1f3xDo/vShhVj7FJHjLLF5eFGN/GgZZQZBzxhyDehYP9Np7/Knm0syyVR
Pf/ryJYovhlRcG8JMi96OOKuronN/s0bY/KololjKUA1CMehGMEtiS7Zv7roCEi/1VaklSaFiTD0
ZVKab08LUkysntxc+SsEeB4sxbemPTfyTTZuiIIXOQLQIjtU0kQ5IP9VH1jiB95i3VcLJuet1L8X
ntx1QGepRQEOUooSOwMP0BjUNz/Yqx3rDFQbGm1PF3LXt4/ioB9d1IuFqH7pj57Z6qRSH296REyG
AlOUmDmsUPnuyxIAfnOJfFCDT32LNk3RxEs+OCEW7ET5nslcLANTHmfKEAgliAGtsEVKZinz39XQ
j3zyp2MS5dh5YwAQC55X698MWgSUhcPZXrF+HtMCZi81nygSFzRWbh/v7itD+3zFkTChVa7bXN5v
GYIZS57aCgSoHg9JgitUMAiZltU1Kdb8AGOm4M3ZF9b7keqHcEEPes1oiCRU8W3UzQEgF+yBfAkB
L6QIa/LdoQGWmgXt8VW2HLUapD/zPp7mnH1k5jJVsTvssWhAJxfHTUJvxJixxYZ3GFwhZrLHlrSU
oj/zz7jaz199fSCqY3/o9N1EAngU2sy+PVkj4Ib25gH2w8M0N+FAIS9VdrMLy9THv/b8xcJpDAC2
dYYFaVdbnLBwTJvNuybUXw1tLmV4dzx9BFPLK5veEb0TXkEHoIe/jIbSudWYFlNV/v/8adIWuuri
9Em+I549uwnOropYvKLip9dVOC4B9yc+wa1gJFkThEgIB34KN02nE+Q+dEmVhIossFcPlmi65PVM
qNT4PnsenKvr8KgwLHWgt2zIDiOsdcTF3ggzNor/cziRsW7a0zBD85u7bzOIc7RH5EUqfBCjkf2p
hNX1FgT0POCjsdIlfm3o4pE5Z0RBfJy8GsF8aLV7OvNwNCZVZxhH3MVNsHiBqoHQx7BV3manBqyQ
BaqfGKUS9Lho5Oz4YvUb3iQlJJZsRA8TASFlKuKn5O/XolI+65BqgmhM8kfRLm5PC4jVrd1myD9T
CEip4ZqaGxX7iedDOazReA5gUqPAo9bXQKgIkUYx0tzjS+I/m8E6wwhM2I+fsoJ8parThKbyh0ik
Ev53jZLcUZw3140b9To9fWuhtTEBXu5I8PmsjkO65YyM12eoUKo9vZU36ji4wL3emlnFS5Tnyt5V
mdrgvRG7nJl00iKkUvq5IbX41zNAB3FSEEy/iOm8SjfYEOHERy5LV5jrAbIBK3Lng+7OVihskPhq
1vak5UFWDOPxuwNHcpdjMZU1EZpimZn95H9CTVlx3RPxlwtPjraBSSewRUe9M1if47lL+0UoMJaJ
Way6zQ7LjbQ1/mgRues2Xw/iwpRYd2J69bcEDGpTgqJtWdGpZmYR3MYkyfauQ2+0ZM1wXUI2mJo5
EdzNPuTJfcckc3u8i3DfvKs/szNwrqAesRjoQk2xfra6Zmcz1zz8pLsxh8eZpTaz2K9/7xhes+Mj
u+Ro8TorfspUaviBlQd41C8OEaOoxhsEBJMm9qt16QPl59WnzV4LS/u4Et01a58546z+qamnAWfT
DRNYLfLbWh+bW/glsOPqVsDyv6mRfFIbHVkmJOzVVaaDHbkmS2TyNo4In/DPnBJzC8GImF2zv4KF
O8xt2UatwUO9XUQdWGLw+xicJnKq+tTGkTAZz900U1mgIqbtvg8rojN5PZ7mY6dOXDl+lVNzraA+
hVEty6h1CoviZWdH3TJNwl+07LVgS1wdSFhn9ir3/ex5ZQL+JYqgppjaVjttQ4ntCz0LuYQvgt8w
3N7AhWSAHzQHwblvVOUX5G7YuntF9/X1v8emv46b7SFZ0Kof+rqGZ2R/Q88nwkdEbnDe7dnQsTaV
PGvpR5AtTUHcGgE8ZSCPOP5oNJT8+32iquYadOk5/o+IPE1qI9U+ggHQi9oSiBQNPJZ3vYrPiAUm
gPigHN5X5OLiSpd7p2Cy6Lj4MypKItgWfb1UvFudsxByDEXGMM57407zasEY0toM4gb7nzLtm2C2
35tOWz3hX0EGDXjDdKuQnKPlZ1/CrvGi2FqgD8IS6jNDdrZqDiuzNgtB/Bqs87Lq3temsltyDSZY
hYy7lBClU/CWyfphcsX1KHoTbGJQjTvLaZIjGv+0cotk9wLs0Pp+4RyokawuGtStG76l6PAfQ+9B
jdrx2PC4r+wG2z1MwBa7PD0uUSOaWvNtj58eleSEKHp7Guzzdz6aJCw+6jMNEYlEdmv00B5I7M/D
ns/VkWPE1lkgfQbr0PK34zzkSGys1LPkUcVIjZJRuFquq4qGmgN7rOf9UHmsRTDNXH8WcJZAh3fk
X/0KvB1vWA2aD+P9pgo0TEsrAMzJIN+VIisnl4VET1STeTWHUXq7Rl93wHCEG1Dz5GhobMRfVBAh
tAbuAcM6Zqs0HJSDLEo68VToa7lxl6cyI58Zo77cMuTBNBgHYe7U/0vaVjo+4f0XoPN5LXn4NWyN
1YijkSnfMGYzk3dJc7z4+msJaLZv7Wh8qGtbWaKJqM9CmD5yPMq6boAA9YsbKKosU/+t50bIWbI8
L7bJ6J4Pky85EX7knnQzWOG4M+SGMfCgpwkiYftuY/53jBniMeSFZLQ662v3+WlXjg7wwQL/laud
aAymqPiONpwLHMuR+oTMIEnpqt13OWVogs0y4udnMOZAIrMJPrzaBXH38fVPoCO3mK1fWUOh4Fie
tmoAq9HxlCNFRyDtlmif2+i0MIZPVn/ggzuk/1yCOqnM/b8NUXxrfEi9fD4ZF7nER5tO4L/f/x6m
Mu8grCjhziw+/MYfV6LpnhUAGpC1wzel3xq+LyLAiIph1PqP3MzveHBa0J32417HvLlGY9fys9MU
kMK0ibdC62Q6Y1mYApDp/K5D/Ip/hNw3AXxK8kjMjHrNtG63qf4qU5necKR1hgwFhCqdxy1kA393
k8mpRX1cqJDWZ2roweT93y00/scO+ceaPkkQDn8bRDENuLjlKuNvBBzHSznGNQa5j0sRLeqmkB4s
4FzO45zWz785yA4HglnqizxoZT37vlqwk8kBe/6jK7tbTGmOrS1w5d6RLTU+gdKr/WAhiAbGZeXX
m/nAnF6qh+/ZjqQMiSyoPwr3XWtPJArkKriSWvwBZRAWwdhMkqcINSldsuEy23DwW10h/cqRTfxG
1U1SuSuXh1EKak/QA6SKWP5KDFi43G0XLa0IDt+aCnylPABqKxSwolf4pX4W5NHRdOSCPrmKc862
x5BPWWHvDh7Yk9GPPZ9pjLaj2ObGGYmuWaJ+8kLCVw71fSWNtJb0Xz2zcnF/l3BtZqlq/TeobLW6
5UqWItQz0u/T5aazeg5NTHVd6aVX/MCOlmdc2QemqIqZPbnF2kKPPxWnJ/R4NT7QxKgfiYrpzPmh
VECV3ifoqrW4k7Q80f4OYeW2uNuhji8EkZM8P58/1vAp2+fYxZaQO2uV4UXaIkQf6FHib4NgGgEk
G8t5oyi+6pdwDnn/qvMmF6mKkcPbJ1MJXNFTVv8vOVl8VCXRMIpauCikpV10eBGk+vBjiHgWeB3a
GDA1bL/QR0InshKv0TkhkfL+YhYb/nGnI3FXj7PveBxUKCHfjQQWiYQwKVlmz/6RnQFwbI17DZ+w
iojJCU5dp2CgtdibgPnic/CSDj9idUL1VW0RRb+mA73bs7XgRaC9j8pkwMGOhnvoQny9sDkmrYfq
ZSerJAU8Kf7cDx5VtaSuFm9rypxGbT2BeNO9ZcQkrsKArTaQsVWDSutRZae+xqKwlXVmzHypum6Y
/OJk9b99DOzLHexl/qwhRRIncLvEPDaxjRxg6hxuc/rZttpGBqkxrh+2quo01yV8xUuCbLm0ijd5
sJcLuDdbDQA0PYKQkS43DcpbFDb+s9ZZsxTRvhsgpna1AhtWCH0PLN80h9VspfRwe0CC0X/80WwD
CdiDUbP14grcbCqw6CSKqtpsrT7ezrHEraHBTFcogCvoWV30mgJe+kPgRrOuLQSCPfSexDCzTtFM
iqbF8zr75BQ38VuW6ukWqjSh3DpJXijYNgh92P/Yr/jGrlGFSXJu+bIH1bAyaGVDVx/MD0CJMRtU
RgHMubaSPqSfLyGAn83OmEN8jKb9RAOtySWD3XmToRy4lodggJ4QMTWsVIsxCsNbUhg1GjyDi0Li
eMzAYrVsb9QeKfYglPfqhqlnRYlVKURTRV9HMRUcx96lJgbAxxx5TRlGuqL4p03b/O0R3gLGNuD1
nVz/1ttPsyfuTu5IvgZt7y9UQNiOZzphYzyI4oqGBQwRUjOQ5XO5OvqC3yly+ETCSslsOdl+ZLna
8j+DVTqmzy/K7v71raPybcQdVaa4bqSggRENpqtEWZFhaej29PTpgfdZYNz+vcCxvsrmuMby9mSV
IBxGV7z1+4BQMDRRJbA7i0wdKyZbxEVxnwpsaY9h+GPoVNZYMwPV9WJ+G/xhsdikLo/wxviT9CTe
QN1Ylm7PoGTW/9ysjS6X4ZH6Rixcc7IRTArIihlsuzWNd4vhjRLpjy7Hby3O+7W7knkEy2Lb3vfU
P7B4UsiHjX3hjKpmk/n1Wu2vJLW6oIbCG87xdqMoT01cDkYSSCEVJSudpCb/hEghyYMPx2/adA4u
bQIu72aCb1yddK/WYHpAQiiN2CrbMsqSrV6VhrVs3cXse7uJHwkbO5pb+VmehB4x6sE30yrMU0S/
afLAY/QdgSbkNPWvAT9X27vNDVIS0MB/bN2129qQD6EmNArk20qyyWC++hqlahe1rWhjVj9ss8x1
2mDPjESRloUveQKE3IfAG9HXWdjpht4IM8ZkZ+lPKEDatbN8hkWWC9ZX0zxYTf9TlkD/Y+aF8uon
HdTX4OFw4voOOrJpNsx2/COBl1a0nsEyl5XYvoskW7PuAS8qjUiXtHyYISSx84nvBx6uQzZlOv9c
GpGucXS5NhfNy7HiTrk9js+R+4aS/JOJ1iUGAzj3vquElDuKpyIZFe9wLbd0E0l8P/ZzQ5MXJSbp
HR8cdE/YDpFnKMJtKlnEIc3YN1pRRzr/ZXHcvkCN4Nb4gOylPqt09G889gtnnV/aRXd2U7vLruqN
8DrZayX/hHHNaSzNE1SB36bk5vpPySahHUhjwPoTtCyFef5iVtFU2xYgEvbZ2WzFeSQc8fv2OPtK
95FigTQ1YNYSUR8/6Mx5ezSh2btHoo3si36rGMXy1ENpTjcAntSs1BhxytOAgljzNQ5jyf1wn6cL
i1+qjMRaw0KpQ64eJKaXpy9IoNtBT7j3PRxL+em5iq6tq97Vt+m2lerZydzqHoctKJavh9jtJdei
NYm+45sz6wp+xkPB28FEStZjcvdZ82fMREl4sVQxq4JrgzQUooV2vG+c9wH4nJkrVLDGEXgDld6U
eaYbCYxMG9SUlQhz5fkKLbQU5AXyw/ohsYSgDTEDOIqiVa4S+gEgoS33/+5X6KAIoGpjNOUUZafr
ogzeD5dUgxCc9qd5EgfH03j2i3GzgBuDLS0v+gSpWiSXJOcIt0tGp+Qfk/fFAfCE+4wicakgNLyP
apg2RXBvvn0FzEIeSAdVyF2e9Ir9ACeAGpEASC7YLFe/xS1fUFjx7Qej7iHNc0XLyCAMtf4fsI/m
HuCuH9dIjxz54B604YuQe+i2wyrT1r2UsvovmpemwAgzUMic/RorzDgqVCC9QxElxeNTj2ZF7QYQ
fUFNm3D4VfdNKVI5eCYIwkwwBVfTa63UXs5Po1SS26BcWks71P9a6sqq8OeYsDcRYZDNlV4MUVtM
YFI+j3yT3RQiTpPIQu2r3EAnX3Ju2cFbkuIveVA5S8w3vU+7nLXRMGR9vlhTwSsuwiByVpwuvZmB
L+i9PYwjtoSnYW7M8BYEeLggr6rH4r1lu15uqUNmJpICGOdEc8+L3IN9zv/jT8tn5UJaq+f33XWt
TY8CqNY1vIGnUkIr8V3KYZtGXC2WaDvdQB8/oquK8bgaO2MP9SH30/VB/oP4zkUr3AGYqgkKZ7kT
qqjwoL4tZbD/Khb9L54sc/BW6oLt2+Y2PjzP7Er8Ck8+0TZoGEcg2d5MWx+9Gy9ykvO/nvkq3803
oos5+kIJJY3BS0M8Ux1UkgBsYl8xDDW9eSHic51h5RLR8Rv5hgVJkgzCpqYJN1ONmFHQGOf9kqW/
gpuJTREFiG3FdnMz3WufqHL9ZIz4u5U+NuR7e11RGy245ZpGzySytR89xsjaedOaOOH8v2+EpBA2
NJZWAWc524m+cYV1ZGXYTeG37G1FBaRzj69jyRBkg9IbNuJ+xzsniySiA04V1USO0WkI2YR78w26
w7NaYYiVRtHWNSH40GOVPxMt3GzgFqD41Vy245h6HmArVuDU0wrwq//zNTdPxSPOynaPFHsQJwiq
4CUUX/mT7xGVkgVueF/VBbrbVVNunU8a1mjUZhEn1KDfwmsV54PTyuUEtAVu6RbZL+TTGlV1G98j
63om9XO6nt/+0iNgyaCuRQA7HKkqIX4SnfKulISkTcv0Kr+oNtfBap89kSgj82shEliIEmyVuvp0
Rmh+PVavWlcO8irMlwFazHZ/n3RgRbUVgNMzGWE1dZ+sUViLO1mccN060VbATk353NxOFHf43qt/
zgaYBRmjiHrCjktbsaag9V8PHvVCGMkMFyN+dqh8KLxKVSPIu0Lsonkf77qedOhECHpxvPo0LwfM
Ezfkwn9Ybv+omdTJ+2aoKn7mPfTOAf9bz5j+Vh+uiubhe3H3iH5Gfg5rrBk6l+Jn7Vi1B/YTqPAV
VIRDgdy11g/HH3wG/y+tYvfAUaIfd9tScA6SH3k27+egd4Tqzrq8W4xjAqEFv1GZGcNQyr59rxfn
87Sl/j0r29B0EN8cevQ5jQGux+2D2vtvZ1Zg4WlYiGQownq//IjyCqnSLjGRTD04j2dqygflP2q0
FUTx3QRI+2AMwhQHG6tfE84aPg0qdjq4+YcsVs0Hj0zpgQoUATIQl0WMTgr+iGjLsprWLGShyiPp
5/PFhOPgTTBxHcivVQdoi3FckQ9LRzXe+/i9A1rYPNILXQFUywhiIrMJSnvUuISDNnM3OOTUkSPZ
RdhSZEk+HxoK9Z2IcM+wV+rkI4157JdUA8p9CfJRWpp59k+EO1QTz6uYgUn0sTcsY0r9EvVfrLyA
6qAMGglFWYar9iJBXYV7A3ebX8KQnK3zAI7s24RB0FWK7JpaBbd00/yJW9ljx1GCn+46yR6KIiK+
tNVKCcyKdnVobaiOF7GAjDwjYQgbbxsVZcAU3iOMn4zjYjuphnz+FnpfAc3JgzAM5IBOLPpetS2e
J30ZyKP4F2/fq8PI66Y+VFK8qeOsBpbt0DEfMPmctSTsp36TL2532IjOuhkdhZWrrVoAPZhSqipU
mgULjTRnjlOPVRPVj6XXf83eIgcBniNS8se9PJt9hbc2eE/0ajYe3Qd4q91n5AZqcGMM3XUSG52/
hMk5I20RcyRHwqmlmLoMG+ZqUc3Xv+6tifXUMKeaNvn8RVaPrABe2B/nLiLwfhct7ObJs9aXPwcB
Eyg1S3GnmNsoXHLed3VYR6IWAl78PCe8DAnPtYFrkVnVR62qVVuwd8HzUFTQkoMe1mZRaZxM9Mx3
lmGAZCXwP+HUZpwt/QIX6MBKtN9Umf65YUyKxDdzp5ZroMJFDuERizjQ9ymFem2SiE6KjNJ94Ioy
wxXjr6Mp7a68gj6DWNH6Xb/JxDZJtqqi8RbugQtSyUJ5TboYKpkXEuuPC/kDxeBtlc6LBQBH/fXH
fQRYgYCGz2Low1oSZiq9N1a2iRuRQqplZhLH9FrrAftvOkCpBIITUconkRyLFrdJ2ShXzRxeRnU3
xohRzsDHqTa14HACMIaPrEKnEJFujplXMHjrADHAG4QOzv+IRAZLiSU0yYzDkiEk9Tj1gAcKztmg
CiBJEVZJ+4WEvNvqgPQX6NiFY32+5QTmgvUNNN0Q+VI4ntC5LyfD1vDzCTIdIxo96egkh5iqoZ+h
XsfzPxqjlXIrWpWCOcodDT95xV34ZHXFFPPc4t1xo6SLF/ZTao8SCM6H6882c5WYNTD04NKuSLh9
BUqQndwdH2o8eX5HzMfgi1DzacuGRgJouFwMufdSQ/bjTOJ6VqHLHlTHA+uy6rIVL1EUdD5WhTkP
xN6XLXT/9T6qQCTzAJuH3LnuiGinUFip+whsyyZeePnhdmgEsucqm6FGUv+q57BqshaMA6N0sN/b
s5xCkRr/RHLiFpyA5gq2QymSKdC2hXMbzFg29IMEX0JjSmoU7wav9FOmSoKJu0QrYsJ7XD+38gXg
xWv5LRxds0NiJ170BQ1py7Tl7EE2X5qfRiC9Ia4c3f48Nl01UlI3dHLb1R8L/VRA2d7rPHYOySf7
VyLjlzXwyBH1kFUu6ji1qbdCXWCyvOab+QGq3kbQcmepV/bz3PcfNlQcaXYGAsj+GOx3pAxoci3+
aLTM7Se1QRG9Y92EIMI3DtLulXsQW4+FEojssbwDzNHGkxgX1doFgA+cdsyyLqSuoCFFe1hYuLYh
WSA05KowrRlSkkhPepvZsm7fkH97OSy7dtQ3hyR66mXSaDWuDwljkWrMv4MtMFc/PAKOp8ckcS+k
t5wXm89t9j3UtS1DpEOcf04lgG6jr+uB3qLmKuBco7RpDvmK3wbzqPzVZzA8p5zNoJNkQB1TOFIK
u/wX4gEy6GhXMztgjQU0poXVEbfNB/nzBrIpFVOciLvkkIAs0QKpmvySoXbVbgtAHbH1TDgI4Pjo
tAeJH6EZaxobMuhRdDH2ols+dvvTYbl9SuPqYWa/aFVnQ9ECAeLx+ss4QAxmCz0lAGaWZ+XCWVqM
7zkTsK7C2Z2WK9KagEZlFmF7MSIuD3WYIEbnJJo0B7H+DfndTAoom1prGPa7GWkXpPqFz4ORYtQh
DTklwgxEk/DXJfuFxQGHDJCWcvJM+xw8xBwxVaOnVXY4uysZLzF61CvGc8+UeIFN5aH4IxeUgMtm
Mz9T868kljmkIt5T9pU4XJO3fRJkI4uXgfl/nU+t5USrpwkE0DZw1lPmTJkhGTNo/RwQUjUIHcDA
o5mjN1H9BTV2HOpw9OpCeKLeKgeElG/56D9KyAe79LYhzvDruyWsjiQzp1slojLDPPkQvaLZ1/V6
Z1THtrNW2ELXqxcnFhDtYo56krkHq7dYiHQ57jtBURxOdNlDm0J4HX9NgM2d1BgU89HmRvd5flpK
GTPgHVRDj7y0zfEZVf7PDJjmUEOtbmrqdReFfk1TSBgDUdRrw4i0tFjuHBPu63gJNZGi0CRanQcA
bzCj+Eqkn3nhxgE88G6DAh5d3I8pnAjfMCHoNxc9di5UIx5eZZ2ZfSW0dI6FW73F+IAufiVJzcmQ
8wtezB5di/gsI6U8F1NmTNkL3bS4U9tZ62GHOtR5fHhutbG58i6r2y+nR44SQKEmfZafD55zsypc
WvYthskH/4+w6fccQuqMtHKRGdPs2Vf95LRExQkDiLD+xOXmLSFCCHJnb8pZ2/AGh9uE7ZlA/0HA
3aXQfj1A/YQ+VixyGavoJU0lCkFKUqlBSEDFxtwH6n7WuSus9sz2J775Rpv9cJWqEPjUWTV93znK
rhnolcAIWROKeebNzjPbMJpuLlFTZu0ybcCD7YQNMitgRale+W6C4vC9mugqDkixd32gaUoVlUZ4
yzouN83LrMoxp+qktWhCTnfPYVKKJPN+WfrZ/De+ongyjX0dXz2P86Cosmq1I3Bm+Le7fa2k1HRA
MU7AEkdewgKAk35Cqky06UTuutyFNeE6kSTXHS75djdoRRaTxPIsGZn2T+5ONa4ZaJXKPCEetPs0
F7J1mw+DJAyvLBTXVfjxDOwdLKpkyW3u32QCHt/LDJnfEulQJQjQiif7W4ElyepuXj5AejSkMuOR
m+2wvHerylY7Ga7Te3qOjgyAvTdSVbFiQ7bAyqgVAU6eWa5cUJRdOylyaThWZhlBJNcXSEpYrNrA
dlXBboczz4Umae7AGrDHnCcyXYqP/XYNyKlDPpiP7usrU1BcuIilUcHoWqi9ctm9EWv40MzmeGkh
JdyFp9rcTQ+RvPSRzbn/OHLpfJPDlWk2/xGRE4lebwrTfT4wdLnErdebM48CpWnJgrwWrxIO379Z
evd25nMCO/Us+PMuGmiYFn1Y4mXsNCpQdSDHm7ViQY1X+DB3NefKUPheMtkfvmMrd11Yt+vXB+Ey
2sCzCHUeg1NHkp8fR+fgRBdNNu5LC6xBczjGKejaqx6sUC7GEFxkFCaPldqXkhpcIWeitLw37+Rl
aipnGNn2W3gWtDmpQVk0065zkdrHbfrnX+MwIto95QB9dUHSQpV4pIq2/3ghnDuAG6DjC4XkvsAD
ID9SPhHNvkiGeS+BGaqhhkepczElvLyIKALx0acscJBGSetZSAuXtpYuZ4QqXlwHz7/LApsqgxOi
WyZ0uwVijvDmsnpd63SnvUNpe2XrbyUo6YoC8U6Bxr+bIRNMI/alqRBYbp6DsOWrosyaujGmtzLL
c74yfFi4t0LUL2kaxSuiiIP56VGc2E8iNLQp7IuzlyulY/8nNZ0a0BohhffimYKfdpCOr0iq2KWc
umI3iblk+AaglDieFqoQ++IWShvWyDqRfJjz9kW27DjUiIVkOb9K86Zn9e9mmG/w/7DFKgBhL/ZO
+76QYRZjen8jxlJVZF55Byz24+6fAynh4mE6v4TBHBqX7ZRgAX3/wFTF9AGP0O+plER1dfk8+9rT
NF8WEBF522L8al9yjH6z4gcEozWwmU/R7UA00YPcDj98jlnBSflyzxmRfJbusxglJM+P/DcbPpx7
4JcvMGN0wBbQIQC1gpHffTGDm/6kYcAJdKM1IPJhtUNgTLwcp+zxHtS9/zgb2Y+705FBn2BQQLiG
3FGjuYWij++UtD2WrjyNFnwUrrFNjiIMznA8bkcSGYRhDi/C4vVkGIrcZo9CI9PLaCpxWyDWC5l4
6l0ovCSoz025MTwa1AuqdNsybBJ8GYTmRwL7gLml9oD1j/JofIghaayKfOoeVtU+WKyO3QlGTIaf
27/dVzcnND0w23YsMrYSxPcp6I6VUjJ3YrDi+PwwCNVUOUTltV7SchJbD6sgO7XdTrY13TjhQcR/
vxWLMzzNJsmYG+PjSQmXNo5wpA2HpWlcm4AaCXik71cjLUH+DGYDeugpZ7WFl4az9ZGM9MOAJFbE
4l+ustC5V+CEpZPx2vhHTij/UJ3ln7uqvxQ2BEsl4qXF//oVcoDTJTLM6COl2LVXx+E1lewFWbin
hIzLnNbZZb9rQy0WBz03CjbnhmzSQFv4lrEQAe2Z4k5E6VZZYtvYKDg3UbBmSMimBq+6fM3BOPXF
WnA6jEslYJzGYO/MSklpO/MAw2pfqtu5pKR4b7OFqEfwolwRCd4TpjQV4kK2AfQURxmqnAk10SA8
d/6XITXDHd8wwaUEfvUH7jtQY0WhRLmH/oQPe5tPw0WkqG3Zmzr335Rmp2tlVaLUlkM+K+6l6KE1
C0MwPk7iWMN7r2BK8ioQ8Fpegc3gSud8HPudSk0j0bI1qzoAehCGhKZWGPF4MhqRv6OeOowLDUF3
003Bc10SSzD5yfiJlacMO3neDRw+JR5iMNRLD2zKw27eFLx6qD0n/MeSpQgOYK1IcjKKJ0h3NPlI
qujeZI4+RYHo7BB3hq9XUpVshA2zgwxIl4KGf+aSq8k5JiBnQpPKyiWmlaHeUEMvtfxMHuPxtLMT
AqmKLKRpOklMeFRORbBF3gqFMatCmWVJyl/tiRdGEj+B+xqRamLLag/JcqjivYhRMPpXCEaITQUz
qNd9g9rWhrbXZUlvRmEWQ5nM4CAHyMqHv/6jBHNuPBvMF8qELhfYY5Q8BQqcij6DrqaRCj2XBWV2
42uUOfQ9z+wmcTMmudS8eR4v8mKYlFNIJznV9k1RgJ+oawcx8bP4hEe3SQi/kwBPYpSapyvTCgw2
zacMuQGd5ShsijCX8u95RQJ2CQxCuI0sQ7pBsx8cSbP7L4uLubMCT7H7Hf68D+/pnZeLiTG+ileG
Q6F1so8VCZwGIn6SW7GGix/cZWg376WMBFPj2TY5U4CBpvvbuT4oVEKmepnAntswMl6OFX8rpfJs
Ps1tQSYyrrTbCjCKnVgJS3uAx5eJ3bqT3Ongy102qFUJP1NvrcaP/ABWh/ljGy6qFBZ/bWOHLZjS
G7URHnQi4Qp1nnzZZhcynm+mmrkikzGMdP2rsEtKWwA12AlpHXcoDSBZ0Zuj9zXf0RuEgZHyx51M
azw90fwvShR1+JfqeKSsNh+J0MZnSqUC2PNVe71mbJR9r5O2mljH8+VAus1wD/zEaCcZ0JDnGpq1
Q1pB1ZTpMZ8xOsr4hN3BPB/A8vokDJm6YA93VWWAVzCaXZofZwp1Uo7DWK7i6qLqFZt+fjyzTEKe
rWAO5gqgMUTkYEyUEM6LoG3r6HIazPYhEt6mIzL1j7H1/W7D5C2eRLj3nNMru/eEYH/4HtDb9nkt
LKyVYkFqE/eeznxtoA8os2HGklRCNZKSvcN9llMpK85xKKIsZ9cokP6ZmHM/j87am6QL8+vxBcdg
WTkm2sdBFuuaADuMPNvbjfLpFuYIJi9Dy8Jy624FoGXybVLq7/cLZgl9ijxPJGO9+Hzo+EGvFnbD
ENrZk0VOj5St+31GI0EVpQjPaTg/vkx6iGjnr/GPX3SFzC7dEaiM0sENBMdrqlhMpOO13BI8G6hc
a6IN3UOeqHTuvzSCb5o9NbUPDfl7b0Uu4pnyvJwiMSd1oICvWy+Vgq0Zo1JvpT6PAlRh6X4ev71f
SNswB+t/0vBgE3JyoIDll4+3OCfxYisKu2qAV8Lwv2kiWeV+wvov//p43RHuOXNQg7QK8g2jkgdi
yLkCARmdoxqU8cSXmQadBtE47r7SHjSAuvOmM+AuS994r2MKHJjlwoJ2rlv7hDN4+fmCbT98TmVf
AXM1JiqMMfZCNjll7aVkrysAonQ52eU7hyOawu13kYbmhXP7U0B9dkesG6g1z7OPJFOEYnlLQBnP
jxttd6V0rwKb2LnucphsXRrqbKLPsitNsy8+9yVonCQvfjLqwXolsCExyAKBC6oqkiF+LaBhNmr2
PyeHKRv0+AsvplVaouwPkLqeyCu6BWgOruNTkZztxi+FvnQPBIeUnxXDTWS4vyufi2KaSaZl9rs5
wx8lLVink8JauEPSLEoE6xXCnOWm2Ly6fM4KVBSPHafTg9bg6dg+HDk2b+jbCkTgzMtfIViE/7uC
VHHlxRZQaKz3+/aadVvK6JcnPOq4uhIOcepCd3S8Plus4+jNXpG6M8tn1Twu9lITb/z6S6UqsTYy
oOXmegvl247nsCmiSmmaqk03kpgTt0J5E+aesNgCbkZj2Eu039R7j+ep0ybgY9ThGtmCBK3CuGuz
dQ6aDb6sukCMaUMCZ1lodwuTGQEdJxNjaMbnfQEA0f03kngMLbdJmLgYIxdScT871KOsKFYgFA8S
wqgU5y2znNskcK9S8bi5VEOJTxAfVlSAuXoGrXnki8IsuZpN8Tn01WEovAAIkmcI2SsIg+2E7MOY
fv/1iRACUV+38kgqRCp/KvZ2ZLboCsKFdz8gFsJQyyh/1fsJGH7YpWUFPPpOIQxPsbY/nqCrCv9k
/Iy6z5rCN11LIQ48d9GUcOp1YySUmy3MPpNSGjZZgtuzovMnNkWRBq8PXX1M6GAHGo+Em2vlRg+a
zhW6yHtrpbHTkDWddeR2fGodz8dPmdL1k2LV6xM1ODdJm9OQrxdOmXS/7e9G6wgbOiDzne2TZ2Yp
Lr7XfqSvDA5J5kSV38NwJ85P/HAD+9DzyB0o9ncYi5JGaINBrJtHYptuTzsuBSnPLJHhTSQz74yY
HmCDTpU45oazuWKV2EPWEYer+Q2xPUrTMldp3XFEwOB750RKiEeRe1ckY1rj/8qoDRoAeir6Jt+O
2StL9Ncmyzfeulet4oHQ4irtVTQOz4VM4lKX3kB3t/8CU516PZ6Hzm2F0mORSBM/oIukAhFUsYyZ
icB9lfUrL7uqgMdGPlyn21EK3izqIPFzYGx8FKrM5nqwmYv/NEcazNc3qoNsoLgww2E5+8pxydaQ
i33mKuz+FV/SAyeVFMtZu1USBCsFURVysJZx6S88h8c4Qk1mHmQOEMfj1Hyf5s12czXDlipLTN3f
RgyhfUJCL79wooLZSsbjbGqE+Uz94bJJF+aiRXYUQosA4TSE0t4J8APJgPNxWsqQXtHP+jD2TIFK
KXGp4jYDLupGaGZwMI7vKLe2F+lOkSo+2MiSY9jDDTi/n1+RbyzejaIlLquzHK4rdP6oFzsx3FCF
FYECfD+qhZS3Ea6JuL9qmkKOooi+tb3bdVQtJ9npaqCHVPSyhwLkUitmqyz5q9bp4RQ9oecJa2iC
D/eemJT+zMyXqWOQZ2vqNWKTXFD9T/4o8Xm9zUX6k0xmAu799U/VyHYqYee+6N8KIxYQGFne3TQG
7aWBncnwIOS/L6tpPKE0KzYeOA+TDTKZUCmKVjfqKUFK2uke/JB3vA92XYKbNO53kaZxusfy/aSU
USMAAStWevSlPHsKW0FH54yQvkoWIWLuJdrpDOMvpfM/nEm5NjFNrFRuAJyZYkmg+QRMv5fiY+WQ
b6aOjjnESP0Hmv4cf4Cg3jJxWTMJMeaqcOR+lNfoxVTpT4xnZDd1Rju5zsyO0dYNOmTFQIgMZfHb
Pnk0euriScWrvAIaizVNxdxR0glQvLMsJLTtBU1B/wl7Rk8UAYFEDSWyoGCHPkSnNJL6HFB60ZTu
XB6vG56APXwTGYnWoHDxIlBS1Fr3/oiHvrWZZl3p/XKNfnBVP3SYsOrYPWyxREtGB11NhfcfKIPH
tW2zhtXTEwEXEeIIJL8GfyaqntZIIhty1849T7KvM2F7Z7WMhx8noCJOMi8ZLW2kD3LQn2SoUB1r
cFF9FwlgdIB146gziVNXTxIumKmc82ktfyJVpd9C5jRswtE/vb2wUtN4rF/QBoSDch20hx3XXp0z
4Au6b6DiKT/4anzoaqEu1NoAs8AlJybd2x1846SbtoqjoQ2Mz0/Ux6x2Oz8bqMKkewq4lM3bQcRW
4Ehv5HCiIHvp9vu4KBM/k7yssjp7E8XK/GfXaP0fkGV1IVDnN6Mwequ4ej6oYfel2VFZ4gjhtdD0
l/x7udUXJZd+BEdun+36vD3EFOSxKkWJ5bLopPnOuw7KNfZ7vINPrDrySlAgCJx22iHEMoUmVxOo
LmCWDc/tQV6OEAuUFxfNAeKkB2ZzVHwpwPTEgZTA+XumbKi5UX491hRGHff4hTAdE4EfUyH+qpAm
ojTIHBqwLo1hJSSN5vdYqloiJ7d69rFVnpnkAS+d2aaJmWsle2oXsyHQ2tRb7VCiRyMzfRfE8KrM
EXcyXNmmLKilGudQo+ywiJ6bdDIAjGqwB7YFubgt7ncrQNCX036jHP17K9PGOxFsnklU8mAa1W31
uKF5E5AdBAbaNP960Qy4WNgRLA4a8BfLWP/JMWq+dqsaxjSJZu2uvFRfpmZMOX44mlr1jALdRLuO
/QinuNXbQB0SaT0LnkbPYvGybe3zNNMX9YJKXVZ8+AMayz1/3NCQ2+fUc6NmXhAZ/SmQGvtnDstT
3eDQdBZ11HLpqipEw1+U5X7dP4llHJs/KgkfL2B9jIfbfP7TAxEUiDCQzcXl4ezieo6zKTVAcEzy
ve/4Xc7hhgiExc8NLd+l1GYncF6z1lCXCaxfjzah8+rymWrqInSkHp7OUntQUg/udM9JDVf42c4X
c2BFaRpl9Lyxem++RAVpa0NE0IEGwfEiU994DHzP5VmmuP0PSK0Lcu0tI3d5IAe0dXFLjljRO18X
I4iMGw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth : entity is "blk_mem_gen_v8_4_3_synth";
end effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top
     port map (
      D(47 downto 0) => D(47 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(47 downto 0) => din(47 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth_10 : entity is "blk_mem_gen_v8_4_3_synth";
end effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth_10;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth_10 is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top_11
     port map (
      D(47 downto 0) => D(47 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(47 downto 0) => din(47 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth__parameterized0\ : entity is "blk_mem_gen_v8_4_3_synth";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top__parameterized0\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth__parameterized0_80\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth__parameterized0_80\ : entity is "blk_mem_gen_v8_4_3_synth";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth__parameterized0_80\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth__parameterized0_80\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top__parameterized0_81\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
ElyYT/ol3zkZvg8fWhrjdf3uK2PZSGD4AAYIENLvkuFzlAmjg53+uTQ5ZNj4bw1WFPviX0FvqGGF
qcjLa4FjMw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ZrYE6qdig7CW0pE14KddIQ+GM8foYz2H9SYt53t7I6wXiUJ4Z6s2rFO0Xo4bVZBoTcaS2qyYn+Hr
rghkO3dxWQULFWPOjVqw5VCla0L28mLl5foiW8aK7TxGQdBe7+u3k3SCU0Ad5NAXs2U+XlqI3qtj
B+vfYiqi/Ihfu01PmWY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sX7FU//KasyXlTTDUQph+6VwZVNCxSFd7rRWscuHSHPkusM38I72SiwvvKy0toTl1NHJOmJgptBX
cLR8qjZoBBJQ9BuNB6jbRbJxVnvrMXr4mwrxIYCnPtSxKs8yPqa/cqcg+RJretiycd/s38ieBWTr
HMmUgOB307twd8UcPNoi77O95lvgjAPCGYlVYhZW0foCuZAGXoZB8LAyNbl8kmJhn5EBfayZrnOd
DopbhcJtr8yzM5U1lVM4EUhC+mQPGz1+7xH5IuFFnIeTPu8hGJ10BRCU0JgbtrH+HgGXYgC28gaY
0lHOi/JUyTNtn5Pu8D2roUO4h4JeIXd7z3nzCQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ncj4kPLDW2tS6/DT3yXuC8NIHwPXCxdhXqUY1Bh+KeEmAagJomU2OnAJyLSLNemU3Y34j9lnD4SD
yFji2ovHe6gnONTd0GNLmeVw1Z7kYPT2+PQrzobs/cgTdM4VGZpX/Ck75XIQkghawfEKOotsd10A
lReQtXayYHjwn/nFi62bteT+Sw64h6marqa1WY1Oj682bMWEDhW5IO3XJs74+zjicERbhRL3OoJh
5PR0rs/mzhjVG8YR4a7E3FfGCNzoMCCuiOpZmaBeA0oXZrzJgHE/DjfrkVePnN9xvgRdgy4MX0JW
AM40L0jyFcHQdRA9d/VqFkmRYGk6gi9LsoFUIQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
frqhZk6zEcvUzrBxPv/3BBHhQxyCZ3nhG4DoP0bVIY/cSzE7+8z6y22bAcH/FNTQ7hpY8BophtBw
4xfPnQrQfnIfzSzdj9iRBzpwJ6wDg99sZ5tfm5w4PU/KDGxvL/3XwsLYt4hly6tep17pwEFtMPmh
0LX5V2PQ+clnEkCyrln8hqEJem08JEH7niEWo0xxIJ+AcWyEnT9YdVT8kcDURKGAxzcvnpIdsO2n
gEhFp9GL9dFb0v6vv/zmmVYA5c0Syo3+3vyuO+8jLPJEiYljJv4e/5Zhu5PaIjXDZgd7gGikO525
PIwh9VOJCmNNXdyc/bn7eCFGLP3kbj4YbEMxBw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
TsCVzzohwrUzgezcupyUHEOHhLR+BnC42BHYvJsj0x6QgQ6ajZLiBzBytTrY5z364ld7PW2P5W81
gdvaLlhAYt7Na83tk/9ShATSqqUUbDT9tf9uT+XiQlcjop+XDLXmzx7zsT9VKHIh5MIq3vMjnXka
OGdHMIT6Ez42XIoZiZk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O/xPh9QANG/pVhUXuBubkh9qT3/3K+yctHu7jFwZsiiV+qeWqSlbgdpi/jz1W6xLrThPeHvdUkub
dG43pbclEUNg7rmdBQResKHizUObqIqkKnVSkHa3y7OcD0V6jh5hA6MX0LR1UzsON5QIErfd7ovN
iTInHraZyp5EiGRCuG8nL/kWZCbvRPRA8ijO67se11atrasqXz7TcGPR3EvC4OazYxycdBKyFeAJ
GvhAH9XgJeV7vKAwb9FlatuSmn9G8qGk1+qd5L9yppXJXU8DJZaYAjqGAyhrQfTVEhbxftPoZESr
lEWHQOwjmT0nzZdUo8QlZ3B/RWRaV2JZFNbvrw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YouTIW8uNU6OlE3K2z4aCITRaQF9J5YtAr1mxq63Oz530DEIt+3or1zvSgn12X7bS+0Qzz3C2X3l
48D60A+i/6+szdSBK+Iy6VZQ2p0WFzlMZI7ydE6GCq+ljnNakYn22Nt9qOROqRFeXpIsjio2ebDo
WOqVIOExi3k+Qzrri1haEcTK89Ly0mmSO2PXhqp2cHIY19Jl/mdGYybRlxbcQDy24xYV7NYnimtp
6dKYvNZ3hLTmwY5ivGLDsYHAu4CVQoCcXL0CIk+1qf5XWOe1lr2NYN8ne8gYEc+tTRtThKUFXtqj
2DlXeD+YLpiJOhgblZu+LEopXjuvrJrdcxXbSA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Tseltnd0p/ybMMp+5eZGyH38bRzCH9NwZFj14SS7yjv/oO3thcsnbFJdPIIe2j9hTi3DaNCqs0/E
Mtj4pw9Lo/vZ0LS7yZNzZ1ug81TaeRBfcS5oDF9t1vl3nEtryfZaNXqKGaqPXuo2P5ecmNgBQUef
Ocwslgp60V/1Z6L1KIT0H0/TyTO1J0Ibi9mj11+qA3HiWLj3jWvKziasA1F9bTu75c91NS9crwyW
FAJbNa2I1gDKgwjHIP+S1z+9Gxa7dCZcKfV97HAR9tuiD6NnGcUbSnOu8Av1HhHj34UhtuS03NkQ
G/k9kAXUc2pHJ78WNWu5s+9nhmsyeGCSIgZQ9A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 31104)
`protect data_block
Sg3yKcEyBNRB7CMRGcIBtZ+1KLmbjli4UJNNJurHTBkciF40lk6JG8w9I5/SZ+VbXBX6yE5cTgw/
kI43/LE36jXN46tJzftaQziHcWn41cdsepnGlBc2WAKj3yP0YNH0NWq3D5ULgqVF1pylhenxINZt
YxsAPlp11dzfhIdG4DUTQvWoMkgNaTKpHnl2OUTFGpkGWWe/s2TyXVEbkSMUhjvmKGX8W+QHp6vs
U4fNPysbOLmN3KFsN1tO4xfGBvDc1UhdsWNH5Wm2SSBehKiCdNtf2h9cDDi0ZfJvHymCLB6AQUTa
t3NlfFrfTJQ8a/7DTB/qO1EIMJYR6QYILBpiT5+cxZltKVhMLU/Y3yxhGJOLmcOwFPVlC9GuKvX6
PcpuetnO+Y7nmmY6B81d7fJPoY8XsvvFPa4yKQfsEqwhdq++GFcocKF4ETKDjqDIEKkGtQ2Ts60K
8qEYOTM0WQP68egPsoAauOYmhL8UwIUlZcrzziMa7OkMPV+VGtzIjl7APYTiuPcJYvswjcSaeh8s
+OlZH6QnP5EfNDZVPVL0ngWjHtFki81HrVJLN/CNG9b9fPNHEFg2tF8KjKrd6m+UOHEQiS5WpgRK
LwAYoNX+XlUS9BljPpAqGtOvk5nxBuqgySe+NX7Q2NbLGhMKIhhvDKjA6gADfTSbPV57TPppLTmP
vi3zMd/UFKOVzdNPaFM6YhTv7U0NpoTEUQyY0wmfHm25jn8Ow8Rrv/2WT+FCTcIs7ZsVj7IAR8Aq
9YURXrL9lsIHrdlyh1j5DBsDe6Gj/wb7O9UstGoly2SlvDh4i/O0fS4m6XRrdr2cTejHwP2VaFiJ
dExpvGB+cjzodH3k1n5dfjEwoL5pXskBj01CjA9bHGDH1uHNJ0skdYKpYYnS8BcQd97ckOZT8SuB
A1bu6P1eDS3BrK6Fgl9/OcvANBxd81D5wIH12ddAjWVK6A6QY7zKq8JtpLkYAFBmj4AjqBk3OCZz
fhtC9Nj2OolOXbaSMDb7v9bmBkLXOIZdi7wB135lhjMxvyKxK7kYUS4DrnjZy0nPgm93s3TsC31s
FiZPvnDWQEVh4Ymv5E5jKH7wB75gUjoW3BUDZ76cjct0lstgNVDxGYBh/bs7IubQTlWEFdzIV34T
1eefW/rWuVkRjAXYmnIJgmYTsHMF7hU1I7q1XHIHZphe1eIwd4frW5PFDC8XXRTtdiOM5y6TOaf3
Qeq75L8244o5G7g50Q8HABmn63IshyKPpQz1dPiY3kH7++OFFzpRjEwBqDZ+2IqwKp0npV2lKGKZ
0ji4PgYlgyyDwVpH7FxSV6485OoDq4fvOEQoTLvc57UYFxuC/BGe5VH6kpRT1fdEo59J1l9oMnr7
1N3KudM5ENcn+ZRhcs+1S5gJAzD5Tp5dfLwgZhVeVchWxOlNqInjWSWG4X0VkEFnRgQDIh9YgvCM
RZKZ1Ie8BEqn1so3cLo6c4Xkhikw/6rwBYuaZRtcJzPfig9+0PZEv4mKouTznnfG2K5W1HHrVfr9
ldDKYkay11zFfLDC15892zAPCrFcB9inloGZVjzi0q0Qe8kfle7wbvT90XdrWB/M0DA/YboIleU8
mzrXVbrIq5v8jCGsdcEpCOpXClZPxZY0k/TK9AvARgLf3lD9HWg62mDu89b8UXeIKJBXPLSvrn4R
fv15KUGuGCj1XW1aKuyPLAxqbLdJExhYJ1ZvDBlXnrmHIBGpws4veuxeNFBL+dY9YMRfVWQhgmqM
jrFV6eUSkJgjzOYBya+sPJPOVXeA4Ql/PY8e9+CHtk5X3355vKwXCdabK9t4NWKF0fQDGf/C1oLc
kke4NCOzYzJAP5TmkuDFAwsjjyVBNEEoC4JP6nbtYOylr0thUxFeh2NjeywrhbBfNYSmSMGO+Kg1
hsjHGSgA4MFJU+rE7tTE1540EUQ611i9TpqootdHM89LmIzndwDwcSu7mYJgAyp2U5tECM7u+tS7
oSf45BflQAVo/7778Mt82wAGB3Hbt3ymTD6Qc7eaAdea1pEJTAM2J6RKDSP3hR9HExX+kUjLp4QP
FwNV62YrEwRdXOvpMFES970dy9iL59EsNpXWeXjT0EyffjHIDIlSglof7GNEynyll3qGYUJiSkm4
FGCSJZ31QhS0h2sdPNIUK/Se29Td+1+v2OfawVWkWPQLG4p08cQhEdsFPd8n/YAuqVN6E5NQkwRL
oPgLvB0ZhgagbYJ2cdI2vV0M1cdQQbixplSlf/tBR1gXUIxnB3tszJHn/AaOuNATAbcyINEgHKra
CG3eI7q2J9uuZC3t3ZptUhR2/1xZe0Y8SfXpEY3F2HSZsBfZppfP0vabkpFn1n4xM2fiLoBBTDWy
TBw/yRcCofzFMitfShgP+FAFS2nlfUaiwvAJa9TPnwj/Fwy3TKdiHZ23xufyZqbRtaJ0QIR3s8t1
T3Tj8640t+5TiPtae5BrHD3cjsn6b1gOAp6+xD3WEYOeCksN/N836P4w+sqFCMynyZ8KswLgqyF8
2/XUHm+NJ9ZAEcskcb30yDFbmVqNED3EJyGBkUpmRPOyJZNPtha4PhTuVqFrsXhpI/cteVQyYNl+
gRYq2FLdvFfMuEAYDX82oqMr1cg9JQXffpHc3MKPQb0Y+txcfOjkaW8yW1eJ+c+XluN2nGWqI2hl
vxAXIj4uDDlcQ4/qsXftqI45o467P5slkeAG/UEPL3AEPU2KMHdPOvTj6ddZ1VzRPFbj0o1Tg2q8
DC/Cx2P0qr8GRx893wsGAmn2hK7ZjQ3kbxmBRED18N9bENLMRiQofEB0KLtuKcO4QOMMHLtArgAC
bmB3x7HhGC22zJt83PU3rtXbFN0SxRspQngiySC7a3SbrkWdFKCoWmINbl+cPpZQKcqkJOB7hAsj
ONaLiKd8A6BZdJP/h6lQwyDTvXKZQBjiIinKvFA4bRDBxUGkYcmeeFnz1BGfASmjqvEQZPblPwQN
JISPLnxc83W5nz7En5Ajo5D+qpGrtBIxWGQiLRfegl+Korw/0YCcPGAA33uWGUfgEEWym6OczYcO
m/JU9laBwWQ6JEB3j9V9GmMJ/cQsfPyywrczbQ1nS5RPlUzCOeksOZPZFLJiGQQ0bVgt4V74jCkO
vqx1Pb34LSzPh+ij/L+cTSngorcCKBzwtkiVBQBHLPbeNLN3YToOj2C/CHyB9i8Qy+bBINd06lpf
HcYy3tGvdCUCd6+oQcJ0jZtEky4EHdkj2/9D6XnAhQxXP+8/J8Mq1CEvXuR2SjA6yt8QIZrHuMK9
QtZ3jINwg1QyOhc29CJU030nkB6nyhtT13lBfePzCAf8X5zF5vA1aBg6ngICvwHabYfbjUu2rnsa
NFeOhvwl7cN1xSDt/0SxqkuSaBWqBinVUpnBNlInM1fnDZP47aXI9tiGNyPnz8HUBZej9dcdDFh5
1/BiqQaBN2+1XNRcibXMTXJ/RJhIlF7fd6+KNE/cS2OvSkJCgWuij5kBBJ2F1+AHvEUdgdtFotMa
qB8ddml9dg6t1frbykK7BcoW93u+g4s33FdrNv3tudbTPUg1d1tZfSOWnrg2mgpF8KktoKTPCFC8
3FyPZVIAc1oF7+Zub+Xa8ZGlTkPaZYdia0NJn2rCYxFjGBTGJEA4sapPdcEyoomwQbnoWAnWQgy3
MUUtFGwggZMSHlqqBVDQKDZmGIy0N4QZshPuVIQK6ONFakLNzZRqcMaJZMbstFuS+Ryo9iCe6zyl
PkjYEmkmLTRViL4sCMei3UxJQX5CFpDxFQK/ct+qSopCjn9KiuIEu7+1ynNMDQQxPzP2Scem0q+f
FKkKAFjdOWfnEMkHX0PGlARwxhRzRYF6Jzrn8ADeDOkufyZrF4DyZjCyuiFn5iJNjQ0YoD3yo5wL
qJ9VHCOSzxq9KvLkMDzMB8SOS5ExlBXwbhJ8hfOrsbY27TRBWT1afrc55vYhhSZbEgqKhJjNe+pc
jTKD8SQ4dgdpgYrcnhOp9XNiXBHk6d8F/OAOxjMbgUY0WmFyjp0l6BBzV8BqWXeCiZ9i4Y5xiw/U
IFVDFLTZvcxAxJEXP3aqwIeyKDMwOpEQWLgrX8188zdHKdcfnHCv212S1lr5JG54nIVJmFmXRPKD
a2dSiT52EAr8CKAWHOQg9MDJC8pZosuJcCNFJ9UAVI0EuKyyqMTcpLRaR5r5wvh2dgmMmDadxWeR
I2bzKOTkbOA4+DLvb7SerPfEYTWkAcoG+oyU/yL47eWO5PLvtDZuzfgK96O9ALvFEMo/knMLv+bj
h77goJM2QFRn4agQekTioOxN9Jb3uoRKhJH6fkjbnz3BhO0NWJJ3rIl5pIymFTYMUIyQ7cYxLpAR
aPdl3C6mBj3fC+YjkL8sBKj/Z2ijwOply+UWkMVR0PxslImf21q5AD4vFkR8Y7aQsCxdh6UZnc2a
ymnsMkV+XrXwvcgwPN0TrjwMUzawm6bHK9EadUDaAr4twykJfnclOuo+2TdHR4StMgUr+V4I+SGd
A3RUaRMLjZQj0cNvLwjZdvEzCokbs+RbJqIWEtTtOgIyBMD+yQ5K6YPYy1oZy9FrqFoFp7KXsvzq
7LOR6cytnLDWJIGhZTilwPLVNnIArOuPrA/EEPsHT7HZx3LpmmNHA0FcoT/0PFvE2QSIQLmc+/4g
SrPguoatl6f5V+R4dY9OehcfOzVCuc8u0nL12x0z0hL5fgywXowoxpmZvbX+cWnAfVYAJ+9ZSZMJ
4D4N+0uZZBW9uxZci77UAM+sPO/Ur46sXrA4qrSR8Oy6MdeTflaGVmf3sJ5yZRbz8tRv8cK84zXP
wqfVwHYx0CaB8LLrQDt7PZDoqpksXqj88XxH6t+0GG3552kjaWjoEK4H+OLYpK+931+qlZDI3nl6
OrAUm4eKc0tYBksW3eqcuEeiMpQYbnE8g18kXkuy/XAlccZkhyfSF+tYFoqBJoOncG6RwPWTriLf
brF/eQuMfLR08n82tcMNxhRiN1nENNU3NKgLL/w0egARRA//6GZwHmDX2OVXTrZNc+OftrwwDtz4
1MYFQHBU2NudndCVUcnWPGLI6xEFmxUyiXpNigutoUE+U/jh1QYu9rhyPdVNzThUqKKjC7cUxM5d
3GElX36ba3iWYStMWj+cgS6zo22+slzb3v+pjblBBCny/tvqIC3dgNDqvBjZkjK9jX18WSE7KzuR
dm83M0RZtWrMn4VSllXvB2g1vJigLWzixTXFuFzomj7qdHW3I/bdE3S/Y5BK0FVC8AfNNeEivh5n
fYCcKIpKqYdHg5HWInihJNpxZM5/zkjPMDkR68rIBTuDb02ZLMs+SA3OvrsloEOKNPxTD/yGvGsH
EunIKqdBAt7jaXzP+vzcIWzhs/g0qI2Ux1slj46AQxqr9GD3gyK/KUJqwp+dP//uzyvuPegyBLjO
J9byPEHwOD1zxYFy43zFnORuD4FkY1fdMqPKRUyjJFztWiRr2MAEt4CbJN71YEv/A9DLiYlSqeNl
ai8+cG/CokIv+4lyMUmvojdp8N3XjIHKBkhvvzao8wbeD/bkxX0BrPnitdJmozM8Sa78+6J4wwhq
EWB6k2nUc5fsAeFs5zMGPWl+m8Q8Gbj/KLuHCHPRB/85sH1QYk4SQR/vVBp6iSIlBPqHA0YNrSKS
3zRz08UM5rXSc4sShRLFXOfidv631I0YvaPpL5O7xvajuZotrtOrk4lOkUFEJvMwPe5Z2/moyUs5
E2UCw8Lbmcy5YX2URWrS5o7DljKQdC4M48+ZV6EymoKRCAoMrQ/luPwKYottaUlm1M5L7FYQvW4N
JxHDbrZUVmK6RQmgKETC3H8OiJEjcfhI1HLo57iFg9UyN8Hu/PyPgvhKwQF3UYzvbvSrcBvNWPDY
OLv/U6cab9uimRfQ1JMKUHUsSsL+D1ZdTsXO1LJn9QScBJO5fAAv4NIBw+30l3taYSiWBqsa5KCE
qyLa5ozNV2Nh9vGkOVFhzXNErmbh8KdtBGY8VcjLtf71lY5GRkXbKxGOtk2CY/Ht9Gq3lvwBepnh
/RExU4wOyPXD+tpIxyZZNLHxEMhyyjueAltBUCgP+hZ6aGrJn0UeQDb/nS6SdPUEFMcPbcWqCSFm
3nEih72oWMq9JaOPiLjvIS1hfDsvYjwv/p2FK511XwUO+3aMkDdoCINegk2w2n7w6FCSMHUfAVio
tPsWXDIceAuZy3luY/XUpm3aHZW1/yqc7M9IqhQW+NOLls4pIZoJoX9M5Z1VwETrs8T6YhYYqI4d
LeNOXYlUeEpUT2XT2cf3kmPCQSWz6F0/MvYFiETEmTqGiFYnFH86zds3+B/YvfIzPI32PDwSXFZ4
brMpkcRGqT416aioeg8ES9vzNCoy+ez4rESffhjWr060xvEtQhBE/TJ3hgjkearHbFWZWcI8OslU
LwJNzuF8MDxKrqqpaCqnXjjYZxUI2cyZcuyOnq2+AFyIvGto5RI4MRPgIoLL6DGYfYkO2XwwcNXn
rWgmqG6CVlYfJ22yZXvLp8kBcNy4nlb4Oup6Cttwy1wId/a30iFTKj73uDMw7WZyOahU39RMzATo
OUb8IscGdLgh/GZk2RXZdK/PPXMvsEEcrsAjk1PlLGpcCIKGmF2k5HgB6SanYDWeswZ/05kDjyVl
Hd20iTurqDGm3ocuJNDE1KryuRKZnF3engfDPDmMXOH5DqpOzjzCywq5RpCjWQRUWzP46Pk5VX05
Lb1febe0RBiroJkoTrEgzCF5h2qVL/ZuBk1gRu1mZvONxHQSQDJeiP2p1gow26NLL9Ytz8VV6oDp
9hQTe/ML8++QyX6f6jbiwYq53w0l8QRowNwpWY6kZbkLk0+g8dPfg4W66+flztewazeE079MXadd
mvLWBCQmy69cydWS22DEI92mgWvOyvhshSCSMXPVKNKBZPlpuYdlUWvsj94mU0uXuI+mAv/nMQ9e
g9iF7iyT6JkiF0vT3F5Qa1SAPMEmjXN3L6dSiGos0u2LEDMLxkKCvLudkweeA3bLkRMRwmcGe1ul
9LfApd2S7ffboSk9D1E/pnd3B7PFOk3iIWcG65ydevbSqDSE8cl/pl9z/7d41Qce1IEdgzDoLKmF
7seKHrqBO16B32Y/XGyZ9w+uyEpNiR08d4hTCaHcZamJ/PHhiGUqodkZtunHKpHWY8KLDhjIi68U
/hZZzwIdzK4nIvDgt/ca+vM4qs4vZQxkrFcFSUG3u4Jt3UydDlsddRZWC8foVHCyJx6xK4d5JX6y
6UdYcGF6wqMdRyCjuEsf+plSDUi+yvPoQKg56sMpWOUA2dExi4P6828pB2JOF69nAetD9+NsUnR6
RbPQYIolbCMc/sMxrb8gXa5xVPUDBkP2+MHgL44Bq/puWWHLNIOOH3kOv7LhZ/kl6VQbJV33qpOz
8ioCGE2q9SM/+x2zzkTQ8jQpMaxM2D9T1+r3FekrGQF8mTeAFnJK4hXoK81yX+e1JRVZru9ZFMxX
CdOUJq+ynf4FVFhI3U6WY0eX7UonrRwHsltQ6Yo4iSc5Lx1XF1938M11IBSZzkEKX7PPKGI4imyO
31QgyGC+lTZFHjRttOBXw8ManC1XYLipHQ1NDSZAo7QQbDhV3hPXHVajvJ1rWhEQas0BnMhf1RRF
ctxLTaW3uqU3B159L2OgLUZE5WOoxf2uq1uDvkRXHDoAXGFdI4U0/VXp7JFhd2PEw9cienjHfoTA
DhqzbYB4rRlNpxQZqYjrkNgEr/v4VkVM9l1lr178IMFJMolhFI73zK78VcjzGIQielA0Bg+X4/Ox
ctjnznrYrJ55owAN2rmvt6XgRz5d91lfYPUjdzXYu1M/lgautcWbP0S5+iOA9z4/b8DNvbTKfUv7
mxRAVXxsdXSfNGXzRkFGBJXu1qtXf+HmWLsvqc1HMMc0iQw1bnFn94Q0b95P1fjEF0zmR2dqvkvp
0/3ogvnwkJcKOvHnkbTbJc73V0tKoK5HxitVtVGTBuCGtHYy7qNaXAawoR8uiutRBBUvsmAHuI+4
fRgUUmKaFTfWOIiBPzf38N2QFPXCkgZGKnHVwK/FqfA4dXnJyD/dx16POPLZf4focdqD9aCEym2K
3mevNRqiJgdlyeSM6Pd7K3a4GzFOcu56k5zoreP1xo4mV6325MnECSGYtn1NufT/mfXFUq39Zgs4
3v6hkOSebswamqokydPik6/BbvVMUyyEj2DLNxE3fM1adVRSwV7SF3K4zJ2tOmtGbKUgi8LyJX9a
qpISp1nSWF2nO6B1skD1X/rpUPs+KalUS08uI47YSpgvuwIFU2Y10+Vsqi7pObZeW0R7BkImGTbA
sc65kLBM3qe2Jqed5ysKG5Le6+Img6P4wPjzLyOcj41G0e6vdyB1H/EQ1b+orfDAy2zganHAvqQh
UhHXI3g5Q4LxWS0a5cbeivpC3BACKv6fe5WAOSRXUFBZx5b1x+gUVmH6QpuGolD0pS2RsWH8rkeO
5tVCD1f/L0rayipkn2QE7F+pco4HiumuU8m8GOuEUSUGeNfjw/Ul+O1zaBhXn1S4zj2akMQlATX4
QRVIfIyiupLXBSF3VdYG+wjYwpVhthfxFrXrU7IZQShTX9agziCyCfk5PQoZjBlM8p9k2C0Ez/Jv
NVirGN4I8po2BnHeSyJ5rDjHY8VNorejBPspQehOTvzmpJaSCFXY7V0+0xiPGUJ75NzK2nOvSOw+
CSDcNuSFyYAQnb3leL9vFlIiSVRYXUM1TEUBvlbz3kasqYDCehsBazXq/y2lwcjFKGHUkvVba5K/
MM9pxeKtv4ltBwZAx0due2s43idlpKIkn/XHTWjSsqwm178oNLwpDheamuARIE5Rlx5LLgY/c/2c
iMYfaTUs1A/3YZlY3G1pKgnxI68UQ1zkwHTf7kGfGMywi+lz3deYvcWge6pgMGGndYuiohjGkSRV
ygJKjLwH815jniRJXZXwuTfeyYdOfJYRduaV4JdOkFMa0fH76bI6m6yh7QR5UpyIp3bdL/+VJW3p
WRlcCSJl6tBHCAtpA19OmbtsAQKosfoDzVQ2E5g7lVblxtoA/VV0miGjCG1/3cNpm/Ln86w/M5LD
xDzrHgGGxTIkgnk6TYD2sQhObK4BmwFKx9WE0xnwrESRj8MBckunTMrnCkLFB4gtU6p1HlhazsgK
9gGr1Hj+iZ9FN8JGVQyQG5pXoGVI/bXnKfUl+klM098pCYJjyCRbkwjYWKoGC387yN946FLO5kXi
zAWfpxcnq7TWDTsxd1h5/vy8XTNU2MjcMeFblTc9F+R02TYfuovHBVyf1Vg/KmUQjuaqpzViFnIx
53QEXBR/Ut8vgwtRQ5JHT0BMO4QMRLbYEaK4eX6Exlr3I8IEauud8Cv6+8CjZ3HrlZUF+1FQZsE3
Jw+kIIQDAsNAxLmqaM6iLkYLTgOWlxbQZmMbzCjKk6uYfYHaJA5MJUg5/BnUAKYbIKkecEnwJ63y
YBZtHrpB/rNKAjWerPUbNUxEM28MTIKJXvYBZWFpmS4kH/ctj004fdzn+6Zde0Cmd4t43cm8M2mA
LAOSQfvzf+bDwuWZakj7k+q+m6Yzpyf+yu03PWmayXzuP8JwNvrQpR4A+JoKi4WA4f4GT1o6n4zY
+7IP6cfCE1Oy2UmUlFyhCJ+37Jv6E0MS/5YAcYV6yx9iqdUwcrLU8aW8fFTu8UfUZhxURE5caHNU
xRig7zVEKkXLsavmo+sltnalNAm1xiiSJHj+5CaKJg+K1Qdm9MUn+ZYZ/dNwI6Xzeh/ugz21QrmQ
xN/0+XZPu9k/YaEkF2qkUA2GMpq8AidsYLGZroYmXSBR7IKOCHxwRqU863f2XI/YXVwkwYKsgqVu
oPJT4w61WNSFtBInp8VKUBoYEWO5AWASMT+9+I3+5WLjPgL3Rc8L2kE55ebd6d9GUzQuDB+RB7uA
VrDmeWsvTxyU1XiFO5R3vVb6LEifo3MzZ4fG8PFsSk2t25gK9o1/lMnSDQI8Txlq0oc8eKWJv5Ev
b2WE5pn8GS2Xn9Yvx0OuC37F6vme9c/iZJ6WGtCGkEfQHoN2K781f2pEd9xHndAkH9AKmKKUCjTy
t9iqVFkA9V3buDZgpfXkDiRtBlZZAhRGy33SsMBrJmKtfePb8iw+ooI872Ou4kansJcF52ZTJaSe
jXq9I3ZVJwBal/R48KG1j+fFtzvlFC+ipuWi9ZdkMlnw7Zmdrsjam0vf7yh+n9aoNl8rIjxpDjyI
QXD46NxU27LehLSrgdXRSJw3P1eR+VhXi1jdGm8nkJyGc6zs6NTwoZKcSTkhN+6UgxEr7g7hgHYe
qGTbUBuUsTR1ioFpjsbu3g2RpbEOch5iHh+aO10c9Pu3Ic34izjD8gSk0B1EkDj3pC2LbdyeKbuJ
a51aHlQ9fBO8ep+n7UWaks9qX0XmcCvw5xHrhX9NUls5hsa2kVXI7SJtT5iuVAph/18Wp5dLSIRR
5F3v+IjVSGsxrWcg+trAdtm/z64hKuuwSz+xpOMdI1c5qixE6nmDFXgbOMh8y27tKkijpBZhvww2
+6gpdbdUHBjHloLUHTPMNVP7N2K0EXXsEX+fCeeOytaqnHySXPfELR1J2x9SuLokHdi7BtdeHZuj
JK2BIh3meuUsyfETxG2c73+Cm3S+AkkKZz3/DtRmgT3y/qQY2PTpwKLTkIs/Z4LbZqbM5SJ3eB/R
avp6BSL/GzQUXf0TfXYZkmBKyhtBkP3NbdMQ/yVw6TADD4D2Uk/Kd9xQouwwK7hRJ/UZKa2x/gn1
szoOp4tCP8CusSTcRf07Ajs8P5O3vimfDVOMzBMy9WP0ejZRbcW6aazskxDq5UvmQ4H8lh8buLZ8
FCoymCjPlqU2BSjnyLwZlpXbCy3cHkIckY2lyJqsnCKRoODa63kkH/WCZnjvw736dJdwIpvx9htq
nxKZAjLOUyYKPr71vSOq8e+4fQdGKUaizZIYsnvDxLQ4+bqgbf8TlErJsBGxVaiFSAOWkz7OLod7
SRSE7pIROHk4Fos69lgIaUJCl/Q8lWGziXXvU0rtIzdY+oLjgQ6fsaIqO6wywHy8udWqDGBAQ6qo
o72CvOGe0iWqLn0OtA7amAm1kpQxNjyICCP1cXBXTIaRAIiQurNICwe+WuSglc/7bzofa9QnvjbS
r6VqCeU5/5O6D1Bw4YgW2iWanU668BPkPrM3cTdyCWlF1OEIJV5PkF1xS9HrMTjPNt7O9vqU8UG7
wtghzdLrJKFfjB+5KiSKSkB8m1oolkhGkbRQJwi3nViJmirdiT0opA+eukS+SB8cneYREcgL8lC0
N8wzLsFjp/B6cD1eCXrIKRPdZg7vJGvCobzNDxt7AJrVMkmfBahmJik24ia5okB6BMZopQGsaByH
yRf0nqW5kMM/ytUo7UFDjjU2wdpDeWwlM/0kO0osCY50fv4yDJuiOyd4vNPP8N2cIKyZu7nFOh7g
qJ1uCNZAhiCv7zHWVndU46/2DCO+Tb/l4gXPMmzVeDmtgHZDVWYohC9xmdSps6gtjzujQFoqNy47
qfTzw67TqQCWr1zoVVRasJKgQ1ULpOxR/n4rtlOVQahEVW39PdLlrw/QHEn+bBAxaN4pL/+jgfyY
xk6rx4jSEX8zHBP3QNV4nNT2fpwT/JkjrnS4f4DjISa68lI6H2CmDHObLLWleSwc3NB3OXGf60jr
8dbeeBSwJaGe4HSBq4dmmki6GiUa9r/FA6uIuKUQEq8zBbWYpPiFMs137EWWJJzLojlzhAZOk/aP
cFyV2f1/9aLKkhggT/j5uOKC05oapZiydV8ipZOpwJGizUdyzTngKjoijwZgVWnsDfwTe9gEuj6e
9O3gA7wUAzjyE5qjw6009OmlQhD1HBf7LJqmaYmiqu7S/mfQEqorISR+ob+lB0/EVlaJWN/O+gmG
QX/vT8C5znK7bsLs3ribv+KVlMklb7sIZfLuSu41qll3KYmdjdOlLK5qXIyXNUguuKhjd7tDtrzy
g2lHZruhTd1beeisdMClm1Y717T0GpcV/BJrk1iH/1i9n7DRepD3knGiilwtXjeRWO8HR9uAKsTU
rVq9ZhFL8qEDHEciwUVRjKpljg0rHKrM/7FknhXLYla0/IRr6wC0GnILHeLZu1PN/OSYnl2ePgNx
QteM4Y1VXQwqCQiFoh2OekYDUtJH4z1G2lD1ahdS7kZLrcSVB8m65OsrHGrYC+zbcb2I2KSz8YVG
poeLdxRwbsk6O1bKCaMx6uhHguSVHcopyjJS6gAyBtoffgbR64TNL6b4bCQ+UpT0ydUqI5MYWfW1
MwLuAXJjpCX6lwKPFrryPlCJLME8XKwl2lDmSt3Kq6AFBM9zGYIKH/wbSXFVeETUZRPJxlylhAER
sizjrerc3Aw37gR4fCEgQ5e+/qAk9rxghp4PAyk/xJB/mAJVDqjSA2HWoUSALci2+cjbRgKeGxMh
6vp2+Bx3yg4aAx+qSo8LuQkGVgVuJG37c/Yzp/+5EU5q1y/EgUOPnSm7oWhUb1yMWycAnDRubIpm
Lbzj0QjNs81SMPnQ3Wnk5u4UuhrEI6KyeGYuquQdogQXvH/4+KwwAfGoH3ufT9id1ufLg2IqbmjM
xF3JwJDsEffGu7rjvyc5mYJmVGRKC1dRoMLiDIcSHNLGTB+8SSCHJRJMLe9pm/uh7auJOyGRXqPY
U8/OUdyvviube2TnGGi6Q6CVoeNiUe9V46DRiSgReVNRRuIq5gy9X6wnI+Z4cxtFNm2IM9DZCh30
c749+KgXNBrd4gJbzMzSwi7QqYCr+xzMX3WMucwbUpQrbTUA+yCwBRso4opEZabjE+HIZREWgZIY
Ih/z0BAhDqfZU0k4fL0uxgUM+cgOBCGUmDvW3rijc6keGcC6MRbwlXDhngtAy3RLyVyj5v9Dvlht
DbJC1JRxozii45ylQKYYYnvNyOSg3rLd1wdYFbdlFDF38OSIHAPnKt8xV/i93gNIOcSDJq+EUgO+
4KjJxWeT4WjlRK7dtHsr0g1m13bpBMY1yQV37png8e1Yfegk3Ir/1NsR/pJd2+KLD3+mIt7/FF7T
+bohF/tToz2GDGbHeBQABjsWqgFz3+SemT6K2jP8HLYps3KLPFsvL32rpr79lznZziH6XMBGGH76
RMygeDvYTZviF7T/JD4zLQnToGyZgQoFGpl2LS7tXtg0YHRkFbRRCLj51INZ+p4z4RIVICvmvth1
hgQcZmh+GZnICicQpeJrgfDCE+BcEclbwuSqCctXDe5ccbUfcZgXqwgPnOIufFz/N/Y/RwhOxS6E
5hGkLyGeIQLsBSTeJAVAfg1mznOjSPIOrgqQ8p5neVXbKZiAM+PZvum/bQa0TyYEzr7NFufxYNuA
u6i+zwvh31Pi1Vd2lvp6c0wJjqqy6A9jEN83zS+p18/ApPNxVNGlhFBhJB8tJ2mAjV4qMBOx6HCQ
cqMtGGpj7xbSSpPl+tZXGXnLduP3qb4an7kgpC/UOmM/un3nYQLkc1TiA7154KqSvxgxrtS5StS8
dAqjyLQ2LLCqOCqAcjkmWeJhpT2nog1YrQQcDNy44qMeFpn2Yrc+TmVq4mbWwUncRCuUz6M/V3Ad
gxscQBga2U49UGkMz/G20YQVfoWU4kArg+qxozZW31GmA9mZMvRewMm6owChKII6NbhGPx7ih5q4
S+qpc5dOJW3H1XggVkdOkcOeevj4FtDBx6DCPpD34KNUyH49ooG7DaeZ+3JskMvEIRGqnd9XfyN1
l2xLvm1wDpHjHuXvcW9qPjR305oBSHwQrJiwbXGhTlSqe2DclEjPtxtmKXKGmp8THZ8ILHtAvN9b
HMRTZeCyNj47NkhfS2yNVoTmmSYNj9jBYTvZ2WeqgctVWMvZISt7P5APj6k2xh2l+nIC6rigc0bw
cSqm+nN8IMGpjIVNOvjPE1nsr/l3yv2+HOqYBOcMLc9cyAyxvrLBb+UULYexb8xHBkq4o1ckbOIA
0LxP0zYbvX7q6qxBG3Pkr6AETec9xXYzuWFjUWAmjWhyoNquD/WxKHobW8ZGXpBZcLv5liILQuvx
Q8HomMMX2cRlr4iU099JF/bWqfzJ0hqDxrJOEwQ6wMYxQx0zbPiy7e6ljx+eHZp3qbDHhpXufK6D
y+NZ0xMawsWsLQzgWpqUGa4jIAPYIZtTKykrzsAgWRXUmIQVzslhPd6wIyHZs/F8xOCS3W7g1ICY
PFpdwjLkkB1zAXfwoC4kjkwUdo/s7STH0SAQcYxkpH2fWGkmuFX3Vv5VVyB8fO8hQqK2yvcsHnu3
Ep99QiIii88+evSQCHqpfjYxctyqKYHKT8XN5418g3Oygw5tTpCqcoyJ9siGC0GDxju8+CyapRds
gD+HByxkRrFLkRRJEv148Zdg6qp+BBG5WsRx17hxmF+EUWXhv8ldZo3HePNsKrJzfPaL8rdgWC6U
nkxchB6hHNeST0nuWNRjpGWwTKpwLcOZHoJDwFlSgTRCf+tq8Aqn/Q3zrKoPBpfQXprNhNq/7ClO
XlkqiectdPNeZiY1z3b+KJY8L9DL7FqwsA27UK/QkdEjavtSRk2zkcCRKcrD5966zQi5ZLjxz7V7
EDMrb5XwVQIwY1JwJ12pn/ct4+lWf9sUbL7cn1IF4IEYJwSyQyy7m0HPZi0hatMWhQW+BliSM8lA
yAWEHA4zhcrPypIc7pZBa1alQOBlez2JOU+YQux09nhDk64H2hC/k7AMUrZpgXgoUWD1RZogyyY2
IAkMGS5Jl8JxKQa+qaOOJ2Wreu3H9pqTEr29vIhF8QZqjc8KgtUTZZBdOkuqRXOmYN95Atu1bvj3
T+l09h3CXLfEIJaGjI+MYhR7COhNc1+lnCek6Za1y7UYqegBG12If9MAPtYCJPUaRDp0Hy4+qRm+
1bzv0G3Z6Yv7Ypeh9tphoxStXCuKJv+W4gY4TWgyMUuZiL2jO/YX9GrJwug0u7HH/v5J9Sla+W9F
a3+IkVnS1qmjyEACO+qmoCqFsgQsNBXQMs8ehd1wd62LpMyiGJUIny0uAsIVJBsO3jwNOOWrb8kD
+ZAz6miyqAJkv36TBQd9ke1lWeKcqWMkeIWP1EX/jdrTaeRcZWB+2kX7k1Bghucjp0X3cgzn65cw
FT0vLJQU7QLyctEXk+a6pSxK3k7Ld9LVeMnxnzvHKEeT8AXdQH6MwGgBLcuaxpD2TDdgElq6xIiM
N6jgpDzftti/nWUP86jj5SkY5gQA/zPGmkvUaKaFRH3GKeV7T046BrAniHvAtvyvRGzwXlv756Wk
JWfC6dP1kQdG1Ao6zvU+1v9qvih7dpDKHlfPh+EjSnXRISGHg2nmo9vJpIqJSwdb5CeftIwyEHOA
ck9ComNnDJ+/hflwcNhN1kWRnsiXoOKEIT+bIokviZtGxhF3RuRTDpQiiFImtjwxj1iZUNOd78iR
Zgi4N9ZTQUaW6vrfpiCEmepf3pYI78iHb47Rg9E23OCsUuq8Yk4HNYl6Pctk7sx6ET4UKdTjzuyC
znBaM0TFiohcZDMU4NfcjAVD3n7Mik5jN6m/JXCjtQxkKo6f4n3DEu1wZ5bw080tFRdILU9kkQjJ
93LMXp2N+XPPXympZQurNSZvqZ4KRHABygGPREHgdgSe5tSMkALyZIas1Gi8jMEXr44yBVal396F
ecvwv9lm1/z3vecsDbjkbtIp7RPsmHdcOL7eXNiGRxKsKDRTAatzrPpYXZVuGnAOataunu/r/eZ3
gCjxkNKf5e81QkDw4l/9X9qmqSm+RwWu30gCaxiGnjS8nZIt6Hs9S954WQAXaDHaC/2HWHRkeiuP
JstUPkc5tMqCInOUGnQg6bDVO5ol/1AefsSw10xKt4g0iF5gb4zdl7gTtf5G/1PW8LitSt5Yzumx
GPBlRwSghqp5Mqqn93QqHtvmd3G+4azHSN1qffGfbEaRNIQivFwwagV5Euxm2x5ahnDuHZqKiXN8
QpvbWcXDFzu8dERtUP0/VtTm+5lvG+WWvXlQpMvNkErzDwtlWokGQcaF/LxgEC3X38JpL0hfg1oS
wq22H++4QJoqhqtpCBgT8cs3iV2h1ORexx16TRQcFNP8RwuKuJIMgUKwaU3KEb+koC6xxG5wX3Nh
eOr7LS2dfgQNIPW3bqMVLG+j3iE3VVoiLnqGtJcODnq42ly6Yr7mGoQo2Z0zbWlMlMu00a4/BfBQ
PdVlk3K0kDlhRXg7ZWqmXO48bT8utDNkXZvAtGVvZucCRU/4ZVUplxbws4BYj7PmG1beOvKoKFH+
46YVWwF9SIenj9xGKq2ALt8TYtrpe66a2K7XpJ9AOpO+8sQXPjOY45BRZQAfDJHJ/ZSnv3qE69l1
QaM+FDjMe9JW16JDBgoMhVroUaaJe1kdpZgAp1+PLVYNTITGePSEcEsLWWqSZTmCZftPC3VnWzE5
a6D7UTZtkFxpvldfRO3gyPNdwf6TRmPu4Rr9bHC8E8KDxa1pcuuZJxWrbICZPe7WOsmSN5YLuXRO
5HPns+biSv6n106PpCZ7CstAl5iBRJROWo4tcHahrBDCBRpa8xpAMUc0ERxLWhFF1ntIu9zfRbiu
wofYXy/eLZVGLt3lyCdFlerNgNrtm4PSQLwzqsMlPPCJ5Fz1qGmPKjmszuzBZfxyabOJ9S140vXF
wXWgaAJyGzntORaieSkCLbmGMdT7F5aR0+g/w0GW5Q9cbp2gEGLE3XLt2n3WOoM2sOv52eDjEekZ
5mgpADWSHWQ97TUwuRBRAYP5oSdaRAS5CV/URtwVFgpM6qNCqZbVYHNvoqO32WlVqTud1jpMbyle
ZaR8A8h7FHZD3dwUMTpqRgp5pAAbA8V0vjp19r6z5N0YQOH6TtICFBttXyvpK7E9d0ncqfvgGDxB
h4TQC3olrZiDSzBbWe2VjDi+7VOHnsmJNgQOQYAy5ImA/g02+ZM1aljkrrPkXKlZC3mnwF9N3ere
T/LFapTMrC9KCx9LSe0a6HdtsYuodxj8jhF14mMWVSCYdagALXFEDoTjhBjwMu+4dSXIxd6cbahT
S140tM4RtIGV+iADTUw7E7Xx0npq2KCX2YofmVz5uYlboFrRmlGvLRYUl8pa2aTOHiLgLtyyJS+t
X3W4e9w45pfKTCQ2/1tlPyGy6ZRH6CMCNu9lJSVuQIkPjQZWtNvrv7wxkCPsugpgHmgT/8xeu+6V
s2CylkLLv8vmfxJnlp6CpiAmcd30DN/8PsUok1LUFAKtm9miZ5QjjrhEvVt8ZlE6foc4CpRhFzja
qLUKXdw7oUhwCYfLVDZJHjLDFK063N6yRg9RIviKEZsiRcCDlMuZC6YkKy+2EfkrtM7vX0bvL7xM
tiT2eGMRLPvoWZW/fApdf70AFcCRG0BuN9M7ezSwEhK8MSZAjJV5x7we/g4/49tMvJg0R4svw5JE
Lo0BI8c+TvEz0kdK9vGPQxSMkijexNE+yXE/hM3POikdIyiwstm0daH8qSIwmvOFk3NqNEEFrDh8
tI5CyPeT5i3kcjkXOH01Q2dfwr5M9jDAN3nY0RBfPSMGmCoVvrM/OATCuvFYKX5svVtTwl0BKGpC
ngbUPFlRHG7wy6PR0+sBykQaBzUaq1CuBwTxoH5W8PFoMC+sqBjwV65rU8zEnPl3fQqwer1Zqwry
UO9vBAgB/pDX9V08oVOaTalW8bAkEEXzSakuuAK8QveodZCWE33xie97qBPvgEDsfc8kSUfwAMaP
lQtlPqWRt3JpKPZhbeRU8L1xFR3tHvIHsL8Hp3KBSA9YL294k/NV98aNWj08PYP54fHdoPxkj6PT
zyDb3b2JUraee3JQNHUB816n8QESO6ffwltS5qjT1niDsn227OiIXo2cqIcXzx/Gerbnt7Tk6ZaX
lV/+iZ8uH638roXf8zfmFSUediGZxFJzTqdXidmVPy0bWSersvKgbnrZqusQd8lAWVyxNwWYQcy9
MwD/pa0WlaZY5FJ5fOdXkC3OyI63TvJojb+Acqfk5AP5rXC4cOeFN+21qFf8nQceUd++iiAHVZ1Y
vdpeCGDWB+njQqujehIpz6gdmJ5/uBjxqxobIAqqb7XgImD/Dhl5FVAC1KiTo9AC3+nb8mwIFba2
UhdGldGn0k4XSSYhg2DxkDNZW6QOTHLA/e0pVJ68AfaHkIlQ7kcYPvaSHb4CyzHrqku4bS65RiRL
nrvB51nWt2dPYVaLRDCQqEwnbVWKKTcYp8oslz4I4qinOuuBo/hEVQ8By0/+XgptBoqZVgGEPJEu
C4OyxnJMT2/tClev9SG6alJCfn6g+cA/xicYBdlJZ61WNrEybU3fp991WwagZCks3x1g4uKuZX0M
SGHwcJlWf8Wgs3Dw+Y6jXgIM8L2usIBUJhqUnlEuLQqNiLwoc01u/U42m8m4r8SVus8hP16JqmLw
FstOPhmOX/MrUvWZE8zWdj8EC+l656EWCxizgsjKkkVNr8DxLWlHc3qwmRU6mwogud+X1oQeY9hA
INPp7sfmAlRyxeiMiSF7GhXftkz5dly6aapHwFgqUhEIwAbkqEd9fpojfbiKKIK7ghR5LjK0zPPW
cVV77ZSToAuXJN8nH9BgBLY8EaFsMEpTPnaHm+MdwVHPNHV/PLZIZkXfnOlIiTxh2H9vSNBVi/Ry
zjPjFH+8hyTiNGkwkpvpnqZv/RAtFmmw5jV3PQNfVHZ3ixWm9Rtf+642gs+rJGMJ4x6vPIjrO+gy
NKi+O1Y+VQHn3aK2QzvYsuesWfFjNyIUsXBNQMlLOtzitvlJKuIdkW0b6f2FMVe3JOK6kQueQ0LO
wWnk0G473gJjK8DOpt0JerzUKZg/Pha+DR+wQOaHiG+2Jovgw0u+sNjGAWgF2E1lhmgyetLbDTq0
Ka673CCw76VWkyHUEkLObyCpgVKSLmnzpi9lN3EHlbb6JTVaiE1TSLnbK05ht7t4ERUMELYrm1S1
VOi5yrsrjtJJ3KQNMZZax7Ht9sihq3BEzl6bN4hrXjFz5fFKK66uM8DApZcAcM1zt8icBfaCfnys
NQCtfdS/z8Q91bhRyszCcKDzFlP5UIj9DNiiNFhiVWmxcGXXtc2SH2Wg3UhVv42P14yqsSGyZxn1
8Wl4S8VorFK7yXZt3YqYU/1maerTfOvtLCwsNt6hwQ+mx9yagkpmIZQnLvCcQfQaSBmIHymbP0R9
/LEvRTjIH+T3y5gEkPPtYW3rbuMK+YqSQF6yjPY2WijNdE1vu/B5M1YBEmduVoHwpHS9K/SAbvK0
kSxSxS4virpitC1At5xQ98Ozzk8U1c/RhObN9jnb5uVHeQMrjgEhRfLKljO1nh5D6TsZNMWZxn34
Ee/YAL7SORRws0VsA7qD9xbM2Pv1CbTj2sOopOTWvAJn+uy6cdle/TT/cvwZMWr0ytI50qZACk35
/rveBxUDYlIPWLXKYmAqEKDFzEVwmIoLIBPWUImZeREeAccwHsJKil6QYdCxf0Q83kO2bmNhkw7T
gcbhgoowfP7UiR1dgOggqTVpuuxlwW3rJ+bQp9kriSsa5xhWOf+pKNrX9KNMKZPG1F6mmox8HBUq
NYba0M/FKVwU0ZylfVTPBhzhcfWYcZm81pYnouHLMrPyttKx/Izo0n448Gw6LHHq1P+G2TAskmTd
SkGAS5MK4ifOhW6YcTANbOQT+Za5Ow7IawS3gF5v+7bQMF+tRQZ7GGy0kgjfN9FQb+6RMw0YmVQz
lGlYjVGL1CqGet8I5wzUfwbiGiRvq4X31JgEG8gE0yOpSUz0UzBuZVzVRZbT1rY0UChhdSEuv5/E
24atuXLlguHWeZ+JOsYLUG3buyJnn5+3eumxxGY4MQPyj5jvxUdphfYSssxVphgpJGYVr5btgykJ
VkjAbyrWueAjiCaB5l4W7vh81HPh6Eg3wXxGprr1aPx+xxE9Hgp1pypvCadKaCVpS0Tgqmm9FMvB
44w3YfMDZcuDhNbXnRkuvoQM4uNha9R6s1797RlxWAzupLq6IhRy2tj8EMhwM5PRm8ZCHEdE8KYP
qKC6CZkbNzGtvxg7T0pFr+CBdLHpFPYDciIEp6Wwu1SSXjjhsozb/rTU2jy7rGTtRLU6cuRVYr6y
MrNFGnb9ZjocGU3MoO6GxN+U6n1E+/c4aU3O6rmrP6sfxZRBj9/tI/4CNDIws8KkeB6wb4pOmxR2
UM3jqf8Omy1lSyz433YbXJW51DhDIQO6SYPonrN1PCdkexwgosYgtdHRElNj3QFifcBasJJcDrbj
86xoZH5q4tEFIPJYEHV/8KrKHn6IIGt0StAfOA8WLedzfa14BxafrVSVd3pxgO8Ej5iqKRv7rmAr
frUncrYDUwnuid/ZgP5rlbltJssNpbwQ35qi2CxZXwP1VIwza4pmFpS+zwRU4q6uJS021Y/z9/dl
gamYITVUeZVnJToL6rOzj4lorGYT0K34FwHVx2X6TCWayHGaI6O7L18WLC3Gv9AK5SotGhLksAWB
w87JDu/4fNlVPxHgvkKcqRERmZQNod648xrrM324C7/1q1UyK5b8YxHAIku7+W8hSeQJ+S9cthNw
tmy+u0fWBJ88lVPSz/pL6DVFO3MDVQRIhiSsEpp6dJK4oNOBCyOMKxsjooMNtO8p2oQt2DaTDfc0
vaZIzsDbuBti1MUC0IOE/OIlVUBehnpQBcWv5ctsoYdPwDREj7SMaGJaHV8s4k5NwR0dKGiVR7Wt
lOJNtlaKE2oyuznZ7SEuMCq69ju49lk1uxcbiyLUiPFrShYHPwFeFtR0z1HxvRzCyw4LfWyvoNo6
jLq+in2+Ef5Ry8eVs4uwUoVsMX1UwhpHbtTjmVe2srpg4Mj9vja3U3E67axsQGfWU6B6FNeivggP
PorN/KnWwKCO2qte+LKGe+WfdONlm5TfrwJXKosz3eCwx3K2oQV+yw9UZxmrWk5H3L0dpIH1np5N
E3MpHA0S2g8lcYGB60aGUXUmE2rF6n0biMrzKE9l6Nf7V4QtQOTbJqxuBBIUeXdHJSIyQLOx1x9s
uObPpSlgCTv2i5vt2k/T+3TdLZzTZJp8Cqu1S6Zcc1ubzv2o+qsXMX97sSjExIqKkny3QTTby/aY
DECxsIofdMLXeVH8nkweQoBwoF3UcPvw40/0zu5FtFZWV67CzmmuH+yTV9LAYOsVtzKlHvgScNYv
D5QguTDV6Yz7FLuL4ISZ+FVBobb7MdvHKkWdRmz0NlM4SSn3p4yXd/9lUjreoSS24nhzWUmBLwqC
lCFdRo5NkHnzfS0v+6GHmDEYwus00b3CvSX6Bvh7IkHikGLsxtRbN9ClIDukxqGifQdAkeOw3tib
/+i+0Ciu+bx4xuG5DXvu0bjk6GkaVwz3aoNDpPhgc/rQmpVwcBlu57mSDJplR+9835ISDpy88pOB
bu7xSeHzyS5DBXWZJWKcAFe5r/uP59d6pbHB0cmLcmH0ILMtxDF3b3o4B3enllP5gpFYfOrp6f8a
+eyBG9U2FE+uvTw5Ku+qLpWX7HndDkTqmx+4o88Jo5ISVd5ecR1so7OAvxlnJzf3lJDpKpsk3ZOM
/OOYnSalbwUNzHBBCISKa8IeW0rQUlYhdE4uI2RYJ3NBNkRmG6GHB0Ry04ltSI7expVE54F5VOeR
hJoh8Q6JdskzXYMCDVLPNQhNJe4rj3mB0S14lJUx9f9dixuX4z1A8Ocn9BhN74sxwg3/bcqDDwQp
p2ynkOkq3+bi7qWPu5JfmwY7KB5huH3kebHYvW5HBkRAsgrk5RAOfyvbZNiTb0chZ6OqskEy/FCc
/e/0wdmXCUfFUbj/WzKg3AZaVTSr2g/hlwNpDjrwEDblahxX+ab6Fj/1REqYZrl5l6aODB6q/QEi
M5i0HbF67Ksc1HLJjWS7tLrZmrJ2ZBo53fqvHnqkaM1ghlhZdfFJTKn1Nw6wBdnpdB1eWEkeQwQe
xfYR37XFZN9K/og3hE4i0yHapcdfAM1dguPcdv3KKDAyB5kyPJTiwDHFuzmu9JI+zz2rVC+9uDVo
oGtt1okrSz4CsDJyLaaRggTmLkjGeRUCp5Q7frLYvUGMyU1h9EDivQw49aj6hdb7BdgW1qd+AJ4A
bHC4TEQtH76yToqKBFo61+J7mbC8G21TRD2/yITiTBild+UT1YfCXHHB3yyb/Ci9YYwK7HcW8ojx
wAVBpV982LIccfuKeehxXN9Ykf/J6PM5ZyIN1B5eNWRr8sCdSrTjBY31YTEQntMTt3ba6G/gpZ4l
GsCvd13puFvZI+wY2gI0K6ilKGNWiegv/t3iubm2j13X6PZSKTxNW9gYJqmDJkDrAfC+yw3OB98O
1bTEZi9tzWb1rBzYyVShIAtZ5mf0iKtbTO3g1vtdaEC/kqDnw4FIDjH3ZRTcKT3cKHEPwYldEq+X
hqqb/fqzS7jNYyOk6b210bGnCNYwUN+JE8/wjeottjJXJ263Z8iGoWdA6cQwLx4LqMNOHM1iDSja
QstNctH2aMTiGwJeVnty9a1CBL63XMGuqWOs6S9I35vrtA0mNrxroQ+fxHcw3zzgQv/L08nm8zFg
r7MbLp16m9Z2OLclBOLT7YM4etPNMMnfA6WbEaRM45DKm0FyqQNSLQBPYOBwMZj4o3gqNHjGttY2
J0Eonff0k/aOxbgvurQOlW/lR4txO2qS61mqpvbV+PHokBlHO7rMBjwdrPe2XNDmZ165XovMYfuz
EdGgGAC9RLi72J/jLKBYIluCrnOTKYHpNojZy9Fjlv3/QdNWzsYZotyj8cHt4fCVvo0W05BouKu1
SrSExOXpERAHV9JRzzOK/8Gv3ZOg3YVCqN/YTdQyLrNJTlb+23QjcqHUKDzaPzO0pBPNFL/bDipj
cZKRSYem9C3AjEylBDKCtZluttA5YjRzP4SnoK03IDY1NFLy8B9UPLU3jDepGjcaligHMszUDG81
rahOXa1ziusqM+e8FPbslb7sebXfGOhAG2Vzphyp0Aotw/nK3jERrcLK7IQDImY/rvbRR0k3sxIS
eJ2rZW0+ucARHVXibY0WOAE40tnkRcSufJ+70HjCMcU7+7teomHOvhRjHAPsptRZS10of8qHsvJq
fKcg/Ho2EIYutir+6kcp0lYobhOLn8FSPG5cKC3T72hVU+fmDr7Ry0nGFumfQKT5tGxw0WQ11Zal
iPihOslReFE/u76uJfaKXvE3KU1OfJ7FVX3sPrdXWzeDBwNckDlcz3eucZCwaRIzchEGu3oiQTLL
oPNUNyPNskHBjxE2Aj5dJ/kcXeqBL6Qc+a4D2VRs2tqDP5Dl/VA14CLRY+Y7uBxbFaxMaMfYN2+R
kOkjdU/QAK9wSRICks+Pec7JiJA9g0eP5rUCl6SaHgtTq7sRrQmKmdX69VpGAlb/P93oGjyP1+4f
ogwrNC7QFHf0zqXkJ5p4sZjcGP7T+tODJVn1NeaKW5tQhfD5T3T/ov3ySioPqTwZ20bfv3ncsKGe
7A4MpdYN0/UXAZ8Qieu/hoCwk0DB/CpIbtFbTNYyV5Kod6JuKLNBff3+yoPzO5feCq/Kt6qnrn1E
9epBw7sS6ffGEIVCe+gN4Z5vVE0rmwQgupLPR8ercwu25cteXTkcsr5E4sYcEv0GX+i28hZjYLR1
U62NSqAb6nMq+YcDL8ah9GnG/azrbiXcmTJHLHJ53eohEbvUtqssOsyS1UmKmr4Cd74hNV8WB5/2
DBnGAlDkKSujIV8U3iPKMYfkfIRo5k4Gbsu5OYufhQK1OJ32fONn2joYIK+prZ1T4j0tzGfYFN7m
5xP8j7uWF8azQTiQAoDLNwvpGbAuUVHKc2OLMEc1NKo+bjNga7alGTybWyQpRIdr+wgnjxNY81wZ
3pqgR66Q0hVNwUM6SBszKkr9EbGPwgLywKcgC2dzUz2IIDqWbewy69VKgaCnrIRi3RVfkGsHRavz
FQlHo6EvUp0S9Bq0LQfhZkEAXrGVgvXxAtJ8Hiy8ranuKyWjPGH2iCgAI9qFG8W24FXlS2mBI/ql
vfv8gG1qlvc/7NojUrZDKkm6M1N5iXa5dKg1AbXG0Oos99Kv1VY7zjg/ej6YNi3p9HKlAtmMyKLp
jM/iwiRJ8Qi+D2qQ/eyplEYA0Zu9KTcMLgmTgcpkoW2lBPY63sKic5SWkJRM0M7uacZxq9F0sNWn
gPS3ottV4xzLz7n5EctB+geaU+09jdvwnZw5ICsBZ7O4XwGHbM+p6XVI7wxita/CmVogPTrzeq7O
66SGYe+lZFPGtLrezAUZusUGIU4kQ4m6L9mC9INRbGZ1NcZh1uuJNzWxDXvM7OP9EFsDAI7lC2ok
Cy3BDsnuTlVnJvdMA55P7dB/Zim6vXhPGIp6RG7Hq3Rb2Npsg7mVwOgAVRIq1cTJaDHq+4ZYxuGF
sR4WysEN8Fm+e22zgfLO8t92fcg985h3VF7lXD+Sm9ua9ZBW6e2oki3INoxDz+lbt9/qvEv4vFBH
Fr3hwQFb5RexQGPRvDbUfstlvIK15ExoMKOWwqwR3UAHj/RpwF9uNk5DsI02FVKmhXecu113WlYw
HXu02Pslw/LBDLxzv2twlFtnjbNlOeKdD2B0csQnprlL16JyTQ0vDoX/RB7sEzYf5Y+n+S1cg4SO
uwKrTohqAzFdZbxb/i3KccNzEFbiya7tNsLHjNbZ8PujC9yOY7w4apyshRTmkw8OmzxrOYNofSh4
o1BUhBhgHHSstNd4uAAi07skWbbdE+GlAJ1tBc+83T1E9R0v/YN7dvm7kWQRKusV5E9OKHyLqfnd
b+Lp0f0BtxRfAG83Wvvh6DrVzOGDP57rqUiHa4dp8wL52xGs7DLykKDcH6sPcuMeF/IlZgAi1gWs
16eCxFEAsqf6zCQeMdKaOzA+sL+kLQasG13409nmSINFjXoIPi5dAGlFpSaD/FqSLuRbggu2CwbI
qPvDPDmMU8m6pTng0E6MAG10BfhXIJmWOBzzh0Xrz967VPFOrp9RevFmpueDOQTU5AZbKpi4vM50
phVzmSZQ2HLJOmi1I3SmaXXFlK21HUhW/zhNson1suqQtUxWS+R7XauAhot4Ukp73YSvTZZFOOuD
rwnMJXo9qTSl19v1+/2ctSYzBL7eq03wnsNeEFYCuL7fknMfN6XhF1HBzm6X/hXqzGy0x3KBQe/c
saeXUMfB47uRZNuYuP2qFvq5WhPWZq9qQkgo1fpGUu/17SGIJD7JqSKowZOWhxrN8d2W4XeVWanO
bbVvmoTvhJTTxqSeoxjXhTx9Komq40eEMtFAXuqMWClI4hX/gZONxslgICd0Ii1K0kmC2VAme66f
3vBlhh/cs8l0jYfGTlcfwPpKg7/+qpeKK/ezjn9heJTun2lUHqNNXr/0HyyLJGY4jg/y4Zyc2Ec3
fLh5Vp+cvrR8FtlsEkKpTjuAA0yh+P93mQ5Q6mxICljEV8IGdHX/LPOhCzkhZsCZrud3EBkwPbxR
ZSxAEfPS60y56a518jSRr4jPWoHAkA+cwuAU2YLYFGPg3NJPPfFeVr7PyAyAiH26xF4US0zOlSie
O2t9cm1sdTDfwwp6cMniAXgcCHOCNJ2xNnuQG7BO03/ofhihLPDv7Uya0WvyCF+Sly4i4mzbiGcr
EUeuQVr/saENsVF+JhzHmH3u+ftJ1oKFZZXnQq2I8ipjfY+s8Kes5tv7dAaCpA8Yvk+GZ0NJXDsW
pPma7kbNkTn21hqgjS7yc757az4BhviKfpAMmj1KPf42WI7Q9SUsCvMVYrWOfYc23hbXDeOeVlU8
ZOwV1X88nxGmwkjoe81uwybjHTFCFw9/hDT1qzQwZ9XI1KwGd+GSMkwxVnEzckd5QkN1Ug7nlfFW
gPjSGGZrOHdpGK6fiLr/2f/n39Yp/x4h3p+TW+crNplvJdJa5dczsfodUYF84bqTQXxKO8lYTdXJ
neVLMBTbPR7mUKFcw5aQqE9/anr/g94Yxeq/lDSiYt7ZL4nJLVVe8NdJxF16g8oVVEkLcFdu4jXF
XtGmlIoQAGCYAxLVZs48q9z9T5wJaq/mUrRyLF5ra6M6Lnw9qIO3SVHjvpbNR+kqCdjsEbKdfooc
ekGp0etEnu3DXnpWpFy21qO4SdF+FHEE7nY9L+aQYbwKdUWYHx1tZkmtcvripmvP7f8wELb7IrrG
XY0QZTev1sFoKAKme7nzP4xUHIjzsD+44m8/Ao7VAXt5+EJKpHJWwh2mP4GfrclZPMOuGPF+CcIP
NBYJPW4gO6H3yyPISL2glEu+21l1j7Z+CI+wolOvr8De6njgie4oPYPbK8e/kI1fvhE4D5SOKkAv
K83ZJ6X7E0cJFiOunSsqnpyox5Ts7CEr2+HK8ySd4NHNx4dS3ezTEhvEKUIVAQxdT2IBmo+nAnGZ
M9OSY4d0dIooixSmuvsNT03pX9BBG1iIxmW6MBYUOPYfNyE5iVheqmiX8agLTfTUjfnMaAmMKsjS
Y0XDfbwmlMyKMzDVKnK9qjN3cU/YQT/IqP61YY7JHd24Yn5V/D8xVcfzPQxiWGCVmo4v8t/JaUOS
sF0oXFF/fiN9bAF9hMydrwtTGhKo/H6DHUyjkR8J2bgi6qMxUPVoQwTWyS/Sn7ED1TEOY5zEZXgo
BKGIN2bQGzLd+Gq/hg60sOib9ZXSA+VVJ7A8V9Ba/uCHGjiTc5zMwkyRHttKR038lBlENNbGdUs4
Frej8WLWGSM0sZ6E3HXKKE6QbogLNCYmXOykJupaWLq3x4QlB85y3US8ODpFXS/MiGpvUNu71P5a
XFNeCL1eC4KoG6pdpYkcFsOSuHmbQs2e+E+PGzk3ZanezQzw3nAqfOm5YIOzIxyMu0cyreqq5uhZ
pMJTXjDTnKV/fc92zZF6D+yRqj/BKAtO4fLgG+WeW0vKzCxL+iC5dyvJIhKCrq52mzYVQyQYAavg
bdQbyfpyNv2Dy5vouVorRxuILyAlPdCUuKmhE9kZlsV5rm2QOGzppJ5Po6gnNtlqeAUPmya3BGAK
komJkJQnFpyQbTMJd9da9NCEiq+XQcWH6y29Jw/SgcEV1vg2/3UoBgkmzzmp8Wzy1GD8ag5utnj6
uNQI1V96nlui4aRzNtBRJQOkD+zNLuIWL4/cH/4Jwmj+di2Km4aoJHK3SM6Tt/S9SWu4wmxi//eW
De1N08hXIO7S3YwHkYSHOPmbF4GS3yc4ns3I1SX1jUIhMrTZmYIc6RUcRhX6jOOMG9IG0cQ/rHk6
MmfMZQzV7hwv9Fdu8uQXNUu3AGZOqkVH65+tMtwwmxdntgH8yPvyDHRSl7hZn9uDIN+Pyzuu+iAk
g5oD6MIV/F1iP+TWx99sR876AkhFO1/kdNSzau0JdDbroXAFKdh6SGjcrXwk50zNZbLZj47Zkzwf
1c4ZxIq/EmwIvYE7g6hiMK35bUmV9Yi6vkyqFjnvKtbc3sTsGBggax36EdzwxGRPoKWggV3uhnvO
bBm0HlEGcWQ28SrlTONdnnqatPoxLKefIzE5OyE1PqOWptbkRwwX+++q7Nq79FgRzxPJn2BBm5/P
F+PPNDyJxH9u8KYGyg1s52CQyxGM0maytf9+N373VRuUunSn3qqFdtA3cHjTfx2cPDP0krLaZMBR
mKG41cqlXuuJ4GSQo5f1e+oMC6AvxpHxcQil5/cNMkQ4hV2o3bxR4gPznrncGjT6sAw/BncS0DD1
WUmvcnEFBmeJYuPDswCl052b7M0SI/klw3FG7U+dOdJr+W0f+Pmcx/od9HwlTviSPKWC3LK2p8MU
0HN+NrGWCZPvckMxrUQh6UJKqviZkzNVC5js10bDaaUDvOZyiB4F4hQzydJWPDp683hn5CrnFJ8V
9HthX2tz8f4EXTHrUdZZ3seKySHo6KFtNZjbx5X5KVS6VNKt1EXGrQJZlZPncCmP3hTEfq3AH32s
UnRVx5Q6EzRnFvH2Sz/UdvZvHe+LqzUWA+woPd+nCsyJcsyjPti0Owmq3RhDGNkat3D6BMURumAV
PETCS5h6tTJNfQTMFLM3zf8yXGz+pq8BLpjevc0T/xU4O5U3s5rgMCy8ngjljmICCdK/vcbB0nsS
wSThPmnVQFJsup+6XCRsSxatEM79ZnD1ooSrwJ73GmNxtYovDSrMovq8FZE9jl5y+AZbSxA04h8f
1YUb/vCU+j+p55jgHDiZPHBZqo47iITWKruy7EMyYwzmaw3fla1eXC0ZztFRVdGuX3TGrPqRJyoi
UD2AgY5NkIdH4SslbHwZrirse9O/keMRLMtuP8sFXhkkXFkOfPH1M1i0HZkwUaTWXG7feEudb/Pl
iP3kEi51kJzDOlVCiBy1D2ezdVCW2Hesx/vOl1OUM27fjdBLE0Jk/zTsjQRitqOLFw71aKcMiRyh
S6eX93j17zFFdSJ2MtczIw50VadyHssX6V1yjfBgUxa3xZnZ93uli9xPDD33XkoHTXyOurcC8bX6
Rdn2c1JU7IhfhUwZqL6CQy9UeEt+ME/TpgXV6d8npRaB4otnQnoaQfIdsh3nbNXjnEM5Zx/0lDBV
WGllWo0l/J/6N39rzevChy/UCnfPF1RwRDpdklH604pDnjmLTFzFcc3dUEoExQwEeP1eGC5+GSne
Xi31CFpi/pradI+SwlpNcAv4Zl75y9a7uZ291rYTVsaukS37gwg5HzL131ZqjEvr+HAubtOzgjBy
wAQlkpO+zeydEcQKUj0Ypaw2GsU9fMJu6kyUbtcXSYjriXf/HLjD2oDea/HwQAdOZM4dnutxPGYW
/nPbOFJofoipgsCpyUN/P5gSPv8S9TuXa94y5UMe4+nD/gXVRe8XtsLiAwrvkgS7hgR0HllXTy/S
/nWkPzxmXH4rZnlvs8G1z3gZX06QcRpd7A6gEatrNBFvZHGld2YfuEwTKDWZ+xTiikosQfSYCOvo
5uvFGLEdkaCgWQmp1r4Mp3Z4OSsXMUGDji/p2GflEZiPdUur4HB2g95Zdz9dG9TSeovOUEMHVgqp
ZT2aoi8agQXgBIQYrwb6QzHMHB7WVwGXK9FQbaGIx8lCda9kCqZR4CJ3OjuOVmUQeMPsPpaA0JYX
/upqokYtymUF1wgXxqNbYTj9M3BMiq4fRRP6k9dJ8i0cA0x97wlFgxQA1Hjr61YRpG/7xGnTOxRV
W1VklFR0Bn8JWjB5NSH/dhYN04w2PIjN/b4R5ytRij4/sLoKZkVghO7ejfB/yUXG5LhYPPTLWJ8c
jeNl6TbxkqsCmtDhYj/pqJqLNszAHOjTDyq2J5FlTVZ5otwk9nYyP1ZhMgcwBFupRHHJXS5EfMpg
qnZ7xLmJQhv2Me+WcpVDS2MrQtPyj1tW0aESp08kUYcCzIS7lCGhXA7aaHCIrToSh4pnh8zhnorj
sloYapr9F3CU1UVINdtZp0ACqIu5Vkb97AR3/KHgtdXOaS9igMq9oSer3AuoFbR/hGVLE0SvcPIl
Pz6vHTaUTHrTpXbIbn+mVBm0iR6s93YNRHa37UBYxY0jOArTD1LjkJh7p5x1ZUFD8w1XKU25as+b
vjQ387j+Gs6cuXq5V069Z1G7yVTMN6XLktTOu6IyW7WuMp84KbA8rWdooWCTY3NNzT4qcu0/z8z3
X6iiGtotGQ4I4FEKAH0B68GbwMZlvLAoxyK4wRTbxgo6PAlEoATnQzVXAqxHpjUWOsQzgdeLD9l+
JS7PWuiSifjoZEAvK2Z10XSNs2PvuGKJfd1hp890uFd+slcki+GiF3V6AyZbBCwvsCq0jqkdGn4f
aCVQ7m645Ho8iv3ISvoCnj37xLjToTid5yjDG2QClOD8Nq3DKmA5Es/WG1wRdMDsCJnJKRmGSwdq
pep55X9QFGj5xUE5L4qE6zv3yeENwqGFLpzqMgSGhR3TWjN7bS9C8UyUMHgyqE/v2N9aJEpiD/jG
ddDMAH440JiaOqVCwNhXh8b+LQfqbvBWMA6l4g+wW6zb9SK99Pa36NRw8taUcEvS4X8J8+G8Y4Qu
FtdQqKsSuIG8Ytm5/i0ViXtR0Nz9WfOxbShVQibsle9CqH3UtLOm55e+d3+05OACeGTe2g15Pz/a
QKrLftscoZdKOcF9NWKykEGUBpZU0Whtua51asvXb8E/F+6KoP2cAVI1aKKpwGuBzXgVXXKk803m
NOMycdGAQhH9LJlTY9VsC7LAyZHE6DPc6hI6RqCzCwkTbYm6c737pG7e1YhjrX1hmLv0vQmF5or5
NK353+wWUuzt+N5Rf2Qi+ry9paROmaQQieb1wf3sRNadVHR/Wgt1HpdVwrPQr4e7vqVzI1rhoDdi
KJ+D+iEMHHLD/BXnreaVpoRwAU1kMOpOlWctwe6m3k1cd7yM9R8IzT2DcfEGJUFsBFo0+HlZAM4G
XHPQUI87qsBO/Qf8ML1FvdOv3Txh5yIM/Hu7WhccHUwQPX4d991CZ9k5ePryRxHBjIi39ujIrYnJ
hzhsvj3TaHUQv49tl1J8tlMAIDNW81c7HAdceDQ2xb5TdyFJiZw6MgP0W1NWyKuZNiXDXuGra3j3
VO93jdeuibOGdCvWAXrmPr//kCC6iZnhZnSqKvaukYwmFgbr87XuKotg0igdgIXr2+P5UAXfXaPe
dbxhXxKa/ZTAcjXnotSZI/adW+HPza2BR1GWTAm/AdcecPcIEjrQEzpt5SK/DdeBke0XjZHAikUs
Ts1LROQIrrDq0UBChoKDpMF9n1+8uOp2XdjxHU67qiPPTWsKgxt1a76iDud/WHXETStTAOOWjGJ5
YSnXh/LxGA7csFywANcvIge5O23Rf0dk3kYTqyMO+zLV40TjM9U7yG4U8FVGBX23SWUdILt4eNsM
wCv1cLQTBlrEMZ64hfYC7D7YMbE8YA1Rmo8an5wZVG9mFtFSxlQz1GpBTn0mIRe83izNqBXK8ODv
xbD13R+tdET9u1og5Mh4snvh7FykeNuH+cnd8nRIZ39iLXM+ciy6de7nsGExNXu7rzOuF9gtxmrm
JYZnkcakTLif9P0l1owdm/nFWd7XZ3Dpl0MCShAbdINKqM6jCFB0eeldp/S1zQf5eIDtURXv5Upj
gfku/MKhdR2tFowRpBJAMBjLuSIiPzmyN9DOBsIdMviSysOUmTbHsPr/FUtm9Xk7pJxnToFSQJVZ
TFUnrjbbCmnDROjzyBdI2Bgebl2X8ocI5PsSy/VhVrGwID+qLlg0I0cjENjsgvRqkT03Hdy+nJ25
RciVWOQOAO/80EkgfGPGF66pgXyE0GX928ylEEGJCUbdUaB+iPxC98YMe8rpbj87oD1DV9ZD+/RR
2Nxu5Xvg7pFlM3GTWvgx8xtnYHq0VAbxkM3oWYfHDRQtLBAydp4SZqMFlFYvX5m0dTwxZGEY9OXr
cn9jzZcuBGj/nhDqh85tvPIweOWCgc31fw8KMXAIU4893SnfeNAXjHWQi75UuAZxnDnxKfQ/kP0r
2xjnooymbP5XyUddNjA6R5lcqa4/7fY32iikohQEYZSuj/0suafZTlYrS3OwY9umaM6opFMPOZsq
+6rtfUcos5rX4pkMK9UDnRAHvTZZz8m6skNnkuhYRShpgPQdVEzqE9VQ7CYZ4BSMjxx5FlsvKBgP
P9XL5cqEH0R+DX/FPENUAbeHeL9NiOqLUebsX+okik+aqAB7OvabBrq3QGQR1y/tixAqNjWIePc/
imNkWpd2elK5QZv19kBhaeBNUrwoQom2LXiurAKWZL/fWuUWubruHDnT/jDe/9Zmo/fB15yAQaqd
hX8vzO4MXw7HB6lIu+x1YT9Em1IrrQ9ZddFWwndEmU3jx9JggGDxYHKGFKb36mjifqA6rjDoQj/Y
MwrrkfdkQAsfAGQ6XFKUofW192JZw0H4k/dI5gvsruW8RCgotNwjwq05/TsWD4GfxoAXVErhk7uq
Jc/6XTWdD53eslkcHRrBeXMjGivSiqpGMosSp+55hF8i1eeGmqlL3Gqno2gDS02coS1YKyEZys35
GJxU80KQqrtdrsEHHSnhRlN43qFi3FliuuuTzpnNdP/K0fzWJOOq44ehyNYHb8gOXM8ClrKCdmnd
2XozIpgRmZ/zNfyt1yr2NOUbRZMQnEYCeIYsz1F3Do6ucbQfMm4Ng1PhHtavkoazlkly9BS3Gbdq
s0BubYioA+5vWvJnEwKbDVJfDL3HhKUbGvYJjM3rMk4ugsXLuCnY2EwbU/BK0aiaTzOBdYMZY9uC
Zv2d2semyFsX6LhA6+3Tf9BYxJ0l7+2TIOpurGJdjrZU6y3n8FGGl+KnSVGtxqf2knBGmsonJnb7
WT4ZDFZ2dUYpxQlPVKwTX5s0ekgMDq7xgmG7tM6SosNYc1pd07NcmiiwjJ7mgMCQMxFykjAkfa46
SSE+lCsxRvN595sYHcqKef7dTpc91sPzZKMqgzqLOcsWkwuBmuVG4kuG7KsZt/kUT2SiBp8bMC1S
+X2GdLx/yeivl94dARM23VFC17fz4SXNP421sXap3KeVpD9ZbhljFp5n6x3F+T8S+QP20nYDRRdU
zt87qygI+bbMKvsWYPh6n/5Mx+FOHSU2XMD0lvWuwVrVzODo7RdNBykwGZ5EXm1QVch2R4K6bdhf
JJ1DOAUd95z3+zg9DM6tUGQCvvxC6zA2JeCLcA4FweRp023rd5ulA2x6aqzdANoYjF4CqS0+shG/
TCZrAx4prVoqw2wQlcXluCXbZ7KGmPjUibuaGB9qdSSEiLMaVwCbv7PHFA8LaSdqd8Eqm3fLlLdi
/CRuf0wcFdPy8MSxwAub7pncQt1c6S+2H3jqCrgwYj+ArdZ2g3U1VNq0ka14C+phRa20ilsfn36E
sRclPGhgEtJWo4S8Kv/r1PnRclL8DOes5RM5zMZ2xHd0ZFpoL+CpXikrG1cSowgZ9hI48UhtBEHv
1flZBDdBSeJUtloyocmsWRVddmvQ4ysJmtZFX25rZmGOSa0gQlDXjrM1SL4lO3R3KiTSrjjU1Erx
oQLDwvd53CBOUaTNobS8c/BIFlsEMeWDEPUCgYSPUWgtRehDSTvVdVCru2soeS70K3dJM/D+PXV7
5JsozKshNtDXNWJ3ggPqn7GustCTcGbtY3DNnaHI1yJS9JwIw4BI4xc3H6RTwOz7YY+F5XDD/rnu
N8oxwKsrDNP2Xc8Uv+kV2REo+g8EJvyE7G8wZrs7QYDQmvQXTR3R0LqQUjUdwk8sKNoAs/TxZijM
NDcdzhrv0UCTLtTCB6mtwk0VLt1OjIj9J1bEyS6aYyjJrjXwQY12oKL0cpmxuklhx3xV9Mkw5PdU
0YDMs056cTCrRg83EumCny7D1bH6Bn/lk7iM44y4yYXlNBPM8n6IFFeyecuIGkbEI3f8wmsybvYI
kVDGjU2JVsMBw1fnk7wi8zPFUeaFNw81CRdEnje5kvVBwCmrgO02v04z+O8wKrt8MocjceqO3Cb6
fNKQlVJXUA4aoNaDjN2WABo4f3bAIjebPJg7jQ1pYHMPZxlHS833ycsLoQL4eDtDbHRNIBEIX9Ek
2IuzpMOb1hNe5fY2YI7zqNskx8OJ3Hvtij/IbP8ruiXBg1g75J+zh/xRmkgKDJWpwNwJoUxM9hf1
DEiFXAks6DVmTTmLC8uuqhnRZ9YLgxjc89NVcKoOiLPzhxbrhb9J9GKksa78nCc3MlBSkuiR9HES
hkawTlCZ9/PiwUN39xYb01TxoaLiJwRfrvkQDMLgEerlMnTvomDZDHpCsnJYnD5lBkGM9ITZzS7j
uZ+VSR9TEokvk+ubs184wMBxujdDOhoKLDXE8YwlFYWIIf53sn/xyKXeNVj9MlKb6Udc6+6Nfitq
xKAVUJWZrz7oLErapb3Om6mbYBSw11Tf09yQ1Z/0lYpJpViI8EHyIeu+gm2QmMjitvjIbsD7U1eh
hAnkdbXfiJ84rDgrycHB2OXGCNnHwlLQ5I1UoYBDjZU+W/YhM+MgduX5FxjCL+XDahdNRXBhufdl
/G8txFYLAZrOb9boHx1zmHNM2CLuEkRpayMXHL4M3Sob6qGYNTkhGmD5XfW905fmpyt+HXbsYbaI
uAotSeToCzuFdl2HitZxjn6bmcPWO8yDlO/R6B9ADhfHTSRTGKvtEXWKk+Mlocx/YPd3JMGtUznK
GktBNsrpop6wEdExCiu+KEBJ2YlrBJZ1cg3SBX1gEKXghybBafkcojk3n8AqUUWE7BAqm6XVbClr
bDnTAeuqpx3JTzcg52bsemigc2gWDH1RPV8GHNcDrRGjV4Q6oSySKV3F4J3wWlROwixIIqcso6bU
dpwo3IaQ1XFqob4yreDNMuLxgeFIKKyXZSZWnaPHSZ9ny68Kq9xoPJzd5g692xj2JQqoFEXqBFZt
ikzV8aHn0IpLFrLNM3yitssojkTQ9aElaqD+tH5aG1BvgVflprDBCswRqKi2jrLHQOGlRzo75oL1
Qu7xq8PwUmI5Qg3zrKM1l2F7hBI06agm5CEyffdyCR/LvgyhwZ/HyiMsjnChGoHKA7DISjz6KZsz
fQCCr9Nro4zCy01XDgX32ATeAiSCHb+AjNdSsfSIkek6kSxRfm7GgJAsJowfU24zRhWrOrp7KxyW
4j6gnsXVWGeTQotoeNQUCABZX/YUgfA2O6hBJWGnOsh9dD7zRBbAkbPfHEZ3w7KVC979jDMo0ZG/
JZcBL4m3fPL7D97O9wkBND0unaC/uAH43hEltMQChWYsU4WDv0VkR5AdrFaGB5awEOa3qKcvP5ps
rwIsr/3QHCgdnWsYqUfljnJvgw3f8z0vh+eCjY3uUdJdGKDX8glMfJvf4yrWboov53WN9rE/TTGp
+L778X9beotrIirdR6g0U8c9FutlZK4L6ydv4Qw8RdooOnaRxB4SsEMJWIg/Filntd+rsoKV5Sfd
VQsI818K+9j6OQpmk8URMvWkc9LIff09QgnstjY5WDdSlhNoIc5EetUdLokiCc9zfa+0qc8UDr+M
TN6r+QCgHxfORciWFakOZAt7BceucBvQnLHjgi/Wow+z55uIGTMeO46clpQsHEI2spcr1KQ8uoVZ
8O8zrSqtz1bToNh9c8AkqRv/pmF713XtUeB7PcyB8uUF9RMc3jcujRyDe/TqLrUe3z/wE8mxDrW+
4Xb/L+J203Jn1SxKV0DHNmbdZ5yej/5uDir/25r0vK58fLDH8NJPsTb0su+83lJtaoTRzDsvP0hE
qPQ10r4dyeepUg3XqmZq/Xcp+Vw6Io91ETyks2Lkp5t6LRrXN1jLxt6SCp4vedS0c++msp8DAqqf
9NsUu/M5ndOjs94INjycmYNSM+9t1eueEPqNBWkE+vomUkSt2pu9fvM5TIDQE95Oct4MjkobiiEV
dAbhfIvmvB4TSSEUG2JQzQaQVCEs8cz0KHYKJdivh35H6KfQldPloN1AAXHmBGLoT8Sza7rEpHP6
wdntuKuCbxN7nSDQrh0DVrij9UqttWQJEObJ1qegdXNsppSHgJ1bMdcthmAlYX7U4lA4iG73MXqW
a8IBU0OZybR8uylJS7ASFoqvJYWtsWgdhnqT6kG9U8IOkMNN4k8DwqfSsx79T78NeQPkzQvKcfHN
r+j6zLJyiWathN9xWt/U3mS69F/XV3z4FSvuN6F12rbYlSjFNirvrvzynbvUzmg2k0uwZnc21/Ru
nIzWhaU9dFWeIuI/qpwS3kmrweepWZxlxfBAOBfPIathBAWryWqYtciJBTy54DVxXHmnRFrbQ0FK
dgZlh//cjzhfZDVTuRgsoeFqcadfcqSOVh1NMXy/9bYy493omFjTtu2XgNkpcnCI9MblrlL157hD
6mT7SO8ugMnvT1QgBYBXzyc5XidYTE66vCRxsYKBs+/yMvetnp3Q9RgQMnzuxwgFp6NMuNHq2iNg
h4lm6EqZsy6rqYZQC6qO7bwxOnminD2zF71TrnMzWaDG55/d/zalUO2ZB1z44hqRgREMAiAE/xeB
ljSvK0W69DBLlvN0QIelZQrxxAz6Nz3+ETls9+KHc8jdEGBs4RmB6o53aYDIS3oHsBSHuTrMAItA
wxqiIpvh3Y4s/ea/0iMsUlIw7/IOtwSAON4YX4kTbgU5SlGMpA+pQ/3p4qiWVqdJ7Um4fgy1Bitn
JyaChr6Qhmo124png0FR2H+oBBVDOt5Gd2hW2sHkSXdDuyrCGnQeQB3gQts9Lm+UdOLZl69UXE3R
XI5tUh4mStdwNA6CXFwGpZO3lgWPzd5Ja5PRL6mHCxB5LBiGU1qbU0hBTgh8CGwwxnVi9fDM02iA
y7Iy8cfDSfyVvPp+20MEpW4EfO0epBYeiJVvozY1kETD6nFhPx8Re4lu4S7Ygu5eqHcERN3pjosl
r2OZkbs+ow6zoczWpOrQ0b0ZKVlFSCYb8r73HV1mihzwRccZKGN4AgD6VmucojNC3MM+o+Oh2cCQ
u0W6z7UB/febxAyCCGrYtGPebRgjt5qy8kCbiRHHAWy7D+N5QN0apZVOpolCwSemE648mCTERy4i
x3gvgJv5/mDojzveRjTQ3Qefyrj4xWM8KafUScrgPmeT2W6quXyGAfyECmzfVeMgJ0z+MtTVrLwC
W92hE4UdEQZk209VYNomGByDvq/EfqzkP4CGEyRxkMxJw3AWZq/m8RNWYVnZBgnZTEyJeGi0N0+o
CVOD/POmVVFTxtCeKPj55rR8mOS5fHehwPaxWwli/J2ycTYlqq9yaLrAyRf7AFReAKZJo29SBvku
ZpWxOF1CklJAzcbJsUB1lgUO3lBwdOWnN357BHannHNqLoypNF27uXYSZSkmqmP+xjd/ajb+dvRl
3ufb0YMYygMopnW8fN9vJHWTOYrgYw676JnltFD/9WYljae0I594jAm3hlsNWaki+Fsp78l2VcxP
y2nHMuc3lm9UskKX8ia55G2c/wruEOZ7J9KCLviaxHNUxYf43uHi+H2+U+rfbfrDanhRLuIqXK2n
MMpIuS/SuYRzSadC5WHRg6q9FWnG+3jgk2ny6K+3Z4DfqQGVZnT6PBcgN0bBCNfrFIJdtFHfHLK7
SL6DMahkDKam4Tl5JKz/t2D7E1bNroSqjZAbFo5BXhcO4m/42+YW5qkiK756YdsH/tscNYwBFmQR
WFXuHVQBW88jJimRupJpDR0Ip/IVXeUZWwvpDvn+tq9TQe0NBC8Lzem87T7YZ3w/nu5O99sE7qYc
xXmZulh8WPP6h+aoFUlOFEt0Iq4HJOsDRKD54E3cOaOU19ciEEFxfWbbIGJiEMDlN2R/GX0zheFK
IcY0mIjIX6JYxCnIAg/D506xJVz4+j1w96OkX2sO/BV4w6GQEylm0ttbmC2cOCHHUTcN2xJVDZiI
3hRQIc2Vsyl80OFYAL3NXT2jUasHH/ZPpmqnO2GgDeNydrLxEJY02LwknlPANF2dengJxarDi5gt
huRlFRg3DKnwXNdpqIY+jGp/H9lD2exahhwu0p+0vbzUiwwy56Jq0L4W+11PwWdtX5N15KetcQ7n
kR53u74x0TCl0I7C8Gxew8PeleyYAgljj20KkBkuwY3zbDRqNSRBdrtDxfR0FH99GM0eeUd5E4MW
krENjN3bG2wse1as8t4BejxziZmOhWdxqecRsQMHV+MWaXaJfH3vdT/0zkQzpxE2vua2zyUyPN30
zaWtoYI0+zAnovikYt5hz21w+fFpFHHSsQodn77HrYcxC0yRFTDvkTkiAmirF7QUQe7gUMvYh5qo
Cuyob6WKs00cVXUY5xa1vXMdJdNvFK6vvlustfDqHxJn2uuy+S+xXKfLJdG5uuprTPwhX2Vcam/M
arurZq/6zjWCXEW905k3eDZP72yiJ9YJQ0bIvsq+QK+0mKJl9a8H+cJNlZAqe/x+iP6JaJVr64+2
ywvvgJOfm8OIQbrGTO28MVrIbQrh+ZmVSYGjhD9/u+KSl8itkuy9jrpkSTGHCFlEDy3k+gxA3avA
KMyusJ3hqqqCWpTQASCjKlHV9mNVRTZbQiR2dLh78pZc3dx+NJxOn5kXlId3qkMW7lqEcWNUKTyv
1AQNmHoLGw2nctZJwkQbZKka1o77e1C9OAEAdlKkRQU6FCKi7bJk7odMb48aM+gUzN5XNStwQLgp
FLi2EU+m5S1rUxGzTrPyqMw2e6awEpKi3BdgRPxqPwtJbywQx21VY2dclSbgZN6QmtdUwsZt4nZV
AdtnFTQ217euUk6wY6EJQxNbSF+r3MAIr5gOhVZegFQ2LCHm+xqvV+iEwUNc5I+8pv68Oz68QV/g
WP9HT6EkGTfovKMSLNU09bJrSUQEcDPP1PtWBCa0lSzIw+8xIKoT37Z0fbPSp8TwjX7OhYOWT8aY
6zfT2Ln44zFCet88yW0gGLdwN35MbT0XICXOJ9TkffCxkyoIQQr6jLPmBRNM0PoHw95VRiT1m9u4
OsDp84gCiNpF0YEegyGCo65G5CYCXLfjYC2Q6Iyvu/xTZp6vOVC5lkLwS6aZmbPyJCPMSQJO4a7t
k+lkfFjl7OTIdPlYcz5uglWe5nAjR3j8b0XcGZ4QX0bmiNg5b3Wrq9gvMeVJpj7CGd8NLHZ/K+10
6VUJrbvJP06VPLbxkPX2rMhinUE9uxYp+yQM/idNb9x0KgIUjef95ZPFuQgL5rwGM+GtRUq4WwTM
SBpUFXm5CnDdeqpK+Jp+C32jGaFfetyQg805Cbr8hKp7uTSPesJkakBJacAIIoIDljAQ+G67dCAj
mtOUjtO7XsP18VZp9ZwSZePz3UUDXa30tL1skm4YoYc+MrgYIsrasKnIoaQPuv2f4DwnHUv9ta3n
AfyQ6dDp5u8PTsyt9Vl3VH2K7XIVkvFT8BCd2UNKSzUvG8OyIzgl76dD1iXrXp+U/u5OzhMlZqrm
6rf/LiCg7qvB/UO3VNFSyUA/jgfnGTFYYLpVMVBNDOaKmFRZIVNQjH/3fgh4Abyxxa6tnsrRc+3s
vgIeSU48rLH+PfEH4xWj7WDbupxWHJ6Oo3soMtThFfGtJatBI/FYVbO4/3yOLecbGyqYIOt256Xc
TuuvY/7SwV2hBPC28ru6zkyxWlc227mUz1V0YatSLfcybSI3Z1WSvNVzz/kK32cGp0g62BUlYYRR
pCXchRK/7tJgF1ClPYPDqgqJgaEJbIu2FQz4JHlRM8tSb2Cj+39J4Nk2j+2/7jFBfckkdRelFj60
YlU0VwV8KDxquHTcG4fSfiVqYRfnxx2kZaSzlYbzADQVzSc6w4yvwDeY36+H68rMuK0uSHXSbNFk
vRbYHtwVrUqWGrK6b35qp5JnvAM/hw7x/NASF70yiGHqkCZM8UWbZrhcMANV2pTtitPZqCC9C0ro
w5tGF3ash07RYbOHilOvY9FswGLxHvcJLCD299CHrOHJNI8Cp07SogbwpKh3sR1jIuyXNOpeBXO9
5ocOl20Uyr9Uij+5/qplffVJ0K02km00lhq3rqKnFPjNuvItX/POGnL0hswayO9Z28m+uloYSwv1
67py7GvNol+4RgdJacT5pjmaevyzfPfulmqzHOiGfrnV7aQX4tZj/HkhzhxkmRmg8YwPs8Zsan7d
Z4/SrQEHlmgp1jPgAAA9aJxwSQ3M2/z26B8Sf9sollVWlIw4XXl/wKevCqYjVvxj/drlpFvggWKa
RX5QaWlfpyWZRJaTXGXWaPZ7q+0xJPv2zgJNd0RNrVmEWiy/0OfCJXL30ApZhGPU5jZffyDGyoOZ
/fciez2WteMg6L82bmPZq8/8IykxiS8VlqQeq2IwKMmKdjnkLUwiY+MIAmUUXNgexNZahnTkQmUj
ax4Ev0okhSdV54AEFYj/KMIfjZHS50YiAWK/8CMmTrEAYAH766AaPxbGbWEwPyCdhBH6C6qrjAUq
OlhBpe1z+4M9vcFRKnTq29Py7ghXa1pafPDDsYvqV1wRNk6TgHJ/7EsSfFwZRSPaUvEbz/eG5yKy
idmL0g6uo1K8ueTiDm50WonbJfWf9RUjvwmy4amq6jkDb/iilSj7mF+54pNxJlARCtKCMDDtVT2w
zfagBagqFxxlIQjE0QgAgt607IIBeauO9VuwQm9lZnp4si6hPElQItawcJWIZ+NK6SoIqolaHL9N
Y9e6JPUISx5LgBhYcKVil80JY4m3St1WWECjyxn59WLjDb5zhfGl8/2YSTvKcEjH0/VKjsLauGSg
jnYJPibgjPom1B02EOg00/nGfR2FITbQ6V3ggrwMFNkxsWQkkpAakz83Nq8aAa6tj6WKF4tRxzRn
tZR1wMApTWdOMw6Qn+RcIfgGitr6uqQdFS08vguq8O4gawWwlQi8uWhvK9NA/pEdBP4DJJd+XxBn
YyR05AvdIysUondDr3TwJf6/QHXR/A4WObYukYKVIlJJmcdUHnscWlgMEDYMKV4rON5z0aY5DT4K
MgCAx6I0YPGbZiLgqOLiZzL1QUwCkTiQ1wOI8zOet9WX7DQhl8eybv8euwvurkhQ9a7nTZlsJdy5
pYSQhBVk3wRdee0AN+Ipo1GsCBLPzXSDChQAtkAQtVW+dnIM2TkOjhA5RZ3enRTehduKrqAk40HR
2twTIfp0trgN5vi4C1UsrugIr+/l7YfJO12SP2Squ6lpnfONyEZ95/s02xLeqH7PrlKW/8z/n80v
JNWLEd6UMEwBI4Kxy9BSkDA5Nilm67duQM6H7IumHXeyKQpCKQBADNAhKxhfmjEwaYsg+XpNyLTr
QAYKXX6xk3h+0Qx7c5rmOMAybHKrRBDiMI1ACQpI1ABPFmbfCjZFNbGnNZ/58KRn6WIs66EhNL1K
XRAPCQD0fq2hnAJmAmVlPByfX/hBD3oNcCuiNZl1/f1dGlF1UofO6BZaiUMocb41fck/d1u2A1Eb
2BTenCjuhW8K8ngOQNLuPKdbLYFBhSLe3WRhCdKgP4FkdjIAzconYDQRnyq2Yjo8mvEaNOdfOiGJ
XhrA0VsrzL0kntGN5G7SUCfEVhUu54c6IZSiQOHmtIc3IOgOB0gZ7jSXP9gku89bWEcev73Y+utl
NHo2JaxxnQmRID+lu5IK48w0X/j0hMYmNTBUd2vCDKiAMHdkcDXuZCGYcnIGHl1iUqbO3d2v1yu6
vcsxzDAUyM8YpFxjS8cv5vfRpwyHsB//lSrK6oAntdDEgLlvgsvq+XwGUm8piS3xKNPlOF2M+com
yiSrJK9H4IbTqNbhvc9G3F+vIuL5IzRgrKny2jns7i00ddxoIgAs5i6UEVm86EDAUtSYccof2cM+
KLAz1DylP2QG52/xeB/kUzeg5VuT7U2T0NfyzhuW3/YXQx5V9rkmwy6TAMulorfrlTAtTnYCrw1Y
ZrmsMmwsSYcR0OaAI8OMxB2xB5VSWrviB+JHkStBmVq+OQRXtEbJcF6dbg2yd+g2hoX+wc4I4Asu
ZFnKLZX4iXSHoOwYoP1c8tcULQvx2uIlY72VEE4aoKGuC7k9hCzomZNE3FjhriMVWUIFs0s+/jIW
PJCNbTEz9B/8g0a56iA00V9BeMzQXIcBEwi7QbaI57b3dSZK5XmDxQ2bMgUWfJBzauXMLH9GQ4d9
TBKJCqumR6nVZ0HQFcZDRmCEwx/BVyilKGuyf4XUOari17OERtXTXTDndVmxt1rKbbrqRPBZjy8E
nTFLoKhlo3xVsn/A5GsxuZ8vcI/qe0TCvRYLP7Hy2kbcWB3m3Nq+qToZyrTtvpXNllDlVJ5bhpgG
0JZl+8e8DefOmbc6cqqEPtAiG0nVcQL53KZ7yq8KIiGC40RqfJ28
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_v8_4_3";
end effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3 is
begin
inst_blk_mem_gen: entity work.effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth
     port map (
      D(47 downto 0) => D(47 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(47 downto 0) => din(47 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_9 : entity is "blk_mem_gen_v8_4_3";
end effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_9;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_9 is
begin
inst_blk_mem_gen: entity work.effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth_10
     port map (
      D(47 downto 0) => D(47 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(47 downto 0) => din(47 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "blk_mem_gen_v8_4_3";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3__parameterized1\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth__parameterized0\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3__parameterized1_79\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3__parameterized1_79\ : entity is "blk_mem_gen_v8_4_3";
end \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3__parameterized1_79\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3__parameterized1_79\ is
begin
inst_blk_mem_gen: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth__parameterized0_80\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_A : integer;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_A of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_S : integer;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_S of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 1;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ADD : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ADD of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_SUB : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_SUB of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 7;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 1;
  attribute C_RATE : integer;
  attribute C_RATE of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 23;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 24;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 24;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 4;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 : entity is "floating_point_v7_1_8";
end effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_synth_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_i_synth_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_i_synth_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_i_synth_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_i_synth_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB of i_synth : label is 32;
  attribute C_ACCUM_LSB of i_synth : label is -31;
  attribute C_ACCUM_MSB of i_synth : label is 32;
  attribute C_A_FRACTION_WIDTH of i_synth : label is 24;
  attribute C_A_TDATA_WIDTH of i_synth : label is 32;
  attribute C_A_TUSER_WIDTH of i_synth : label is 1;
  attribute C_A_WIDTH of i_synth : label is 32;
  attribute C_BRAM_USAGE of i_synth : label is 0;
  attribute C_B_FRACTION_WIDTH of i_synth : label is 24;
  attribute C_B_TDATA_WIDTH of i_synth : label is 32;
  attribute C_B_TUSER_WIDTH of i_synth : label is 1;
  attribute C_B_WIDTH of i_synth : label is 32;
  attribute C_COMPARE_OPERATION of i_synth : label is 8;
  attribute C_C_FRACTION_WIDTH of i_synth : label is 24;
  attribute C_C_TDATA_WIDTH of i_synth : label is 32;
  attribute C_C_TUSER_WIDTH of i_synth : label is 1;
  attribute C_C_WIDTH of i_synth : label is 32;
  attribute C_FIXED_DATA_UNSIGNED of i_synth : label is 0;
  attribute C_HAS_ABSOLUTE of i_synth : label is 0;
  attribute C_HAS_ACCUMULATOR_A of i_synth : label is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_A of i_synth : label is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_S of i_synth : label is 0;
  attribute C_HAS_ACCUMULATOR_S of i_synth : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of i_synth : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW of i_synth : label is 0;
  attribute C_HAS_ACLKEN of i_synth : label is 0;
  attribute C_HAS_ADD of i_synth : label is 0;
  attribute C_HAS_ARESETN of i_synth : label is 0;
  attribute C_HAS_A_TLAST of i_synth : label is 0;
  attribute C_HAS_A_TUSER of i_synth : label is 0;
  attribute C_HAS_B of i_synth : label is 0;
  attribute C_HAS_B_TLAST of i_synth : label is 0;
  attribute C_HAS_B_TUSER of i_synth : label is 0;
  attribute C_HAS_C of i_synth : label is 0;
  attribute C_HAS_COMPARE of i_synth : label is 0;
  attribute C_HAS_C_TLAST of i_synth : label is 0;
  attribute C_HAS_C_TUSER of i_synth : label is 0;
  attribute C_HAS_DIVIDE of i_synth : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO of i_synth : label is 0;
  attribute C_HAS_EXPONENTIAL of i_synth : label is 0;
  attribute C_HAS_FIX_TO_FLT of i_synth : label is 0;
  attribute C_HAS_FLT_TO_FIX of i_synth : label is 1;
  attribute C_HAS_FLT_TO_FLT of i_synth : label is 0;
  attribute C_HAS_FMA of i_synth : label is 0;
  attribute C_HAS_FMS of i_synth : label is 0;
  attribute C_HAS_INVALID_OP of i_synth : label is 0;
  attribute C_HAS_LOGARITHM of i_synth : label is 0;
  attribute C_HAS_MULTIPLY of i_synth : label is 0;
  attribute C_HAS_OPERATION of i_synth : label is 0;
  attribute C_HAS_OPERATION_TLAST of i_synth : label is 0;
  attribute C_HAS_OPERATION_TUSER of i_synth : label is 0;
  attribute C_HAS_OVERFLOW of i_synth : label is 0;
  attribute C_HAS_RECIP of i_synth : label is 0;
  attribute C_HAS_RECIP_SQRT of i_synth : label is 0;
  attribute C_HAS_RESULT_TLAST of i_synth : label is 0;
  attribute C_HAS_RESULT_TUSER of i_synth : label is 0;
  attribute C_HAS_SQRT of i_synth : label is 0;
  attribute C_HAS_SUBTRACT of i_synth : label is 0;
  attribute C_HAS_UNDERFLOW of i_synth : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A of i_synth : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S of i_synth : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ADD of i_synth : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_SUB of i_synth : label is 0;
  attribute C_LATENCY of i_synth : label is 7;
  attribute C_MULT_USAGE of i_synth : label is 0;
  attribute C_OPERATION_TDATA_WIDTH of i_synth : label is 8;
  attribute C_OPERATION_TUSER_WIDTH of i_synth : label is 1;
  attribute C_OPTIMIZATION of i_synth : label is 1;
  attribute C_RATE of i_synth : label is 1;
  attribute C_RESULT_FRACTION_WIDTH of i_synth : label is 23;
  attribute C_RESULT_TDATA_WIDTH of i_synth : label is 24;
  attribute C_RESULT_TUSER_WIDTH of i_synth : label is 1;
  attribute C_RESULT_WIDTH of i_synth : label is 24;
  attribute C_THROTTLE_SCHEME of i_synth : label is 4;
  attribute C_TLAST_RESOLUTION of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
  m_axis_result_tlast <= \<const0>\;
  m_axis_result_tuser(0) <= \<const0>\;
  s_axis_b_tready <= \<const0>\;
  s_axis_c_tready <= \<const0>\;
  s_axis_operation_tready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_synth: entity work.effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8_viv
     port map (
      aclk => aclk,
      aclken => '0',
      aresetn => '0',
      m_axis_result_tdata(23 downto 0) => m_axis_result_tdata(23 downto 0),
      m_axis_result_tlast => NLW_i_synth_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_i_synth_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => m_axis_result_tvalid,
      s_axis_a_tdata(31 downto 0) => s_axis_a_tdata(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => s_axis_a_tready,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => s_axis_a_tvalid,
      s_axis_b_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_i_synth_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '0',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_i_synth_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_i_synth_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
ElyYT/ol3zkZvg8fWhrjdf3uK2PZSGD4AAYIENLvkuFzlAmjg53+uTQ5ZNj4bw1WFPviX0FvqGGF
qcjLa4FjMw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ZrYE6qdig7CW0pE14KddIQ+GM8foYz2H9SYt53t7I6wXiUJ4Z6s2rFO0Xo4bVZBoTcaS2qyYn+Hr
rghkO3dxWQULFWPOjVqw5VCla0L28mLl5foiW8aK7TxGQdBe7+u3k3SCU0Ad5NAXs2U+XlqI3qtj
B+vfYiqi/Ihfu01PmWY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sX7FU//KasyXlTTDUQph+6VwZVNCxSFd7rRWscuHSHPkusM38I72SiwvvKy0toTl1NHJOmJgptBX
cLR8qjZoBBJQ9BuNB6jbRbJxVnvrMXr4mwrxIYCnPtSxKs8yPqa/cqcg+RJretiycd/s38ieBWTr
HMmUgOB307twd8UcPNoi77O95lvgjAPCGYlVYhZW0foCuZAGXoZB8LAyNbl8kmJhn5EBfayZrnOd
DopbhcJtr8yzM5U1lVM4EUhC+mQPGz1+7xH5IuFFnIeTPu8hGJ10BRCU0JgbtrH+HgGXYgC28gaY
0lHOi/JUyTNtn5Pu8D2roUO4h4JeIXd7z3nzCQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ncj4kPLDW2tS6/DT3yXuC8NIHwPXCxdhXqUY1Bh+KeEmAagJomU2OnAJyLSLNemU3Y34j9lnD4SD
yFji2ovHe6gnONTd0GNLmeVw1Z7kYPT2+PQrzobs/cgTdM4VGZpX/Ck75XIQkghawfEKOotsd10A
lReQtXayYHjwn/nFi62bteT+Sw64h6marqa1WY1Oj682bMWEDhW5IO3XJs74+zjicERbhRL3OoJh
5PR0rs/mzhjVG8YR4a7E3FfGCNzoMCCuiOpZmaBeA0oXZrzJgHE/DjfrkVePnN9xvgRdgy4MX0JW
AM40L0jyFcHQdRA9d/VqFkmRYGk6gi9LsoFUIQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
frqhZk6zEcvUzrBxPv/3BBHhQxyCZ3nhG4DoP0bVIY/cSzE7+8z6y22bAcH/FNTQ7hpY8BophtBw
4xfPnQrQfnIfzSzdj9iRBzpwJ6wDg99sZ5tfm5w4PU/KDGxvL/3XwsLYt4hly6tep17pwEFtMPmh
0LX5V2PQ+clnEkCyrln8hqEJem08JEH7niEWo0xxIJ+AcWyEnT9YdVT8kcDURKGAxzcvnpIdsO2n
gEhFp9GL9dFb0v6vv/zmmVYA5c0Syo3+3vyuO+8jLPJEiYljJv4e/5Zhu5PaIjXDZgd7gGikO525
PIwh9VOJCmNNXdyc/bn7eCFGLP3kbj4YbEMxBw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
TsCVzzohwrUzgezcupyUHEOHhLR+BnC42BHYvJsj0x6QgQ6ajZLiBzBytTrY5z364ld7PW2P5W81
gdvaLlhAYt7Na83tk/9ShATSqqUUbDT9tf9uT+XiQlcjop+XDLXmzx7zsT9VKHIh5MIq3vMjnXka
OGdHMIT6Ez42XIoZiZk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O/xPh9QANG/pVhUXuBubkh9qT3/3K+yctHu7jFwZsiiV+qeWqSlbgdpi/jz1W6xLrThPeHvdUkub
dG43pbclEUNg7rmdBQResKHizUObqIqkKnVSkHa3y7OcD0V6jh5hA6MX0LR1UzsON5QIErfd7ovN
iTInHraZyp5EiGRCuG8nL/kWZCbvRPRA8ijO67se11atrasqXz7TcGPR3EvC4OazYxycdBKyFeAJ
GvhAH9XgJeV7vKAwb9FlatuSmn9G8qGk1+qd5L9yppXJXU8DJZaYAjqGAyhrQfTVEhbxftPoZESr
lEWHQOwjmT0nzZdUo8QlZ3B/RWRaV2JZFNbvrw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mvqMk9W057oahMc3bHXrCbrJiLVLfjQ1goNVWCJu3eXgOS9DBr8SMZYBZz675sLQVSLR+fETZ9fx
hyS33s8qLGIqeHc9ivY+1VT3laSv2ViBJxe4OMJ2EOczgNCioM10y1GM8k146p/nAV1lRYmfpR4e
w1VUdHVHRZ++FBlJXbhO1auV3NRTRI+dju47NquVGiFeM12eZIocszFoyr2kKurYqZChi3HKG+A7
ewpC+xKIgJ6EZ4qGbclQX1tGNXsK5WPsplMxr0udno3eYaG1mzOZjI02Fl7ZWq74yojb7/Yc2Hs2
AUx9QreNUrIKw74uS8pM6J9nv4oAVzKRikMOEA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
nYS6bWY71zOmNZF82lVkl7vTL4pgoerFXv2xIkILxL3ADyQBek7FeY+iOBooljotJeQg0Eq9kk2T
Jdf9od6UhYHrSsj3Yy7TRdyze7RB5L1fZSogVBgbSmcCaryhiN52JfyZlFhu1CP5LuFesLWGkjHE
PeWdUCDq4/Jr4q06BCKSCw1nkfIj5dSjNZ7yHJzK1KXIIfuZyDPaxcwU4GoabKhLfF9yHtQLvwGF
CYtaUM0X9TU1Yc0M8aYwCMEaSJxkNOM79GKdSsAY9PF1kAriIdu/6Fbb1Ct5HhsMFygUIsJ5gLaI
LbwBFA2YMZgTb18daMTTIg1NyyV2MSDinQ86rw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 16672)
`protect data_block
Sg3yKcEyBNRB7CMRGcIBtZ+1KLmbjli4UJNNJurHTBkciF40lk6JG8w9I5/SZ+VbXBX6yE5cTgw/
kI43/LE36jXN46tJzftaQziHcWn41cdsepnGlBc2WAKj3yP0YNH0l2Kez6afMDhOX7CZOSPzNy8O
SkxvxEKb126pRCTWONPeuF/21R1LJThXTnertj7VEyvMD6SVv2Bdgss0foj+UiSN/jgwbq4HGESg
2dUz21xgEAubPDGFCJGf1Z6Ayf5kej+RMotKmrfgWq2FVLyFF12JpKd4s79b9hbC8KZcfx79ipK2
Hgk5fJPVcV1T4gBvlQtvr1nt4xA9kGpoQ59Xn6GgaWQKCAxa/FhbTPou+lWQrc57N72zTjNSvoxx
9kqAe0I2qF7zCadDfWmwnnBY9DsCyYbWJJZxdw7yXI5EgFHIJWOOCypXG1VDAeLjblUpre5vj39g
qmiAU+Mqpre2p4f9lN5s5Vq4J9Ew6hegkUcpLuFECNBSyj4+uxTzbH9HqGRuwgWiRJwUmca3WliM
+ZOT3lxonvCR0//YhXHKXTFwtNIDXEySMuEz/oa68+s84FXhK3LSIcIUPI/52j7Wf6InMSWRtsLM
0F1q4JiyzssJXC+AGGX2RDxv6O+ygfbxoRmI4qcGtOd9BF9DWGpnKuqp+MrsQaeFDjFSknqxe2Tj
aE+DqCcD2HZX1XOOpwyDm21b04nXklP5691KmicLkp9iQCDhJBgb/Hd5cPWkB45RNs9mUL2hEGph
aVc7LzWK20roBbnfzzjKp8c2zmypkS0Tygcvmfq74fQ+LbMDYsabe/VgLSObMV9JmJIHpGdaVu2W
pQD190hrcv8SIB1jXXnglzjnw7dGo2s0yweqnY0vhyJBJkd3sHiO7Dv06nQb27OHoMyW8O64xjaQ
R/WAYURawFfRugQ8pWHiMMxqYw2bM0XwEBOucMemiO2tK9TYbyD20Y0Pw/ESY2CtyoVLfashgSjN
OPiDlrqgLHiE8WRYFecza07VVntXBvSkbZpR8n2EGwpkylDmM0s10yBPFu/lLOL/q/TVKI0vYRZi
4FqM5ODK1/DbFh1Q4q29yV2+MnMit8sTgVeoXgr2J65rtHWvnmNojTPiqxt9j3dZdpd9XgSLNa5g
vbUSLE2ohskJrV+8wks/dJx6Fc+p57QK0xpUXQu+TcKBzk71Q5aEUeQQD8uzNDRjQx8PpTF9wBon
yciVO0ycxFCm6ZcZDVatAMrSmg0iy8Ynj1i8HVXMo5BhRb0FMCMaWxKPiubEfxXGuFmpSCQgJlWf
o/MtQP9MOrCLlr5dSs4W4Vxv7sEfjSzOoJ8paSoHWxoKXyY4lvcGOmJK94QLkJm8lRv6jHFmdbhC
K4orYgjgCP6fdKZIZfGQxLUlfYIxOPu4/+j1KWpAVE72Xqm7rqrvjH4hjll5HnTjBOi4GoZuPq6/
mmnfdd+hyE1ju0FLDeL7LPvK5IlIVx9jYZfxDaeKKHc11jP3oqnq446lSY0oE3LWg5eC2aU9KS1F
p+XXwDjtnmO/DGzhVBQiISKo1u0BO2Bs5OcNmBMx4JdsmZ3rvvF9AyXS7jDIw3BWF+T0OhdSxRM3
fuZdkwHjO68BFN7qyBDLhxLxe7zTXhpzBTF52xxUSrc21xRAgcQpAQd72ZvRU6g8dGoFg2l95xTJ
4id3OlYaoTcOXENEfKyMRj2z2kv/OQC3XCAGCzV+G/wH0LC/8GoJtblxrzWkxEVgNqD8/MqR97zc
XCUl90uD90rQGgOI5PeOcIVcQZius2ZzcOpe4vdCoeCNuOrwbzZmVaOqQu4HTyQNMn8rkgwOIOfl
P3EayO7vpoU5TZFXMwNWMjD5cQo5iSMv4JIq4J0Kv2gwsiFTPeGFmaBSALNynrNqOdsCbPc1GAs/
UMC4szEUStskoR9hjrGHf1PcU2Z6njcLvH4G5191jPNBXKVuLIBtGROtI6ABuklNDs5opBpIJ55g
gPvZeHlXZi9PHODNWncmb4Amxp7P0omkFPsth1ym+vMbhdudIOm/UVyNhWZDyD6l3dzfNeSQ+Zld
/PAjNMmbvepP0/WTuZkffofFfRkqdP/RHBSKYt2mEk8JG0sgCelt78NUT5q7b9wlA3LQMEXBdHP2
xX9XTUUwxqORO3Qcxr8UYHe4+RvxxkhFg9GfrGHNzNbP93EO0tE/6B6ITnug0hhWxbLmfyXoUg1U
MgYND6eH4j1vkbGxpyASeK/9whgyJtPpXx9MqlQucQZzLnJV0paiS3hBVVfuiNTnPKMsL1C6BwQH
lualsqahty5x+is89PvD4v/ukskQ4VTBAmCE85Hqq6FglXFKX6VFPY6Fjm/tn8ry8MfqI1fM5FQI
gFSyyU8xn6iFFvDnn2hq4wCPQOjujJQc+Us/lzAdbpahuLE7icjEkVKjUoTDs9YEyoW87y5gEjCE
KVgvMgwz6KRqSEYUAUr1vB5s5LWb0xFtDfC8wi68Rfc2UrI8ik1SFRJn8NCp2ymO8mxvdYjJSChM
9uANcRy8KU+133vjR8tDgVwapn0judFxP3/eZ9uPuQnFW9Eh7v+uDmfFA7bzJ7g8EkMIvXZzTZWS
bX5jGMB5yYSSvyoa7hTB3mqiTGl19Rb32aOstIpGcy3z6pkG/D4NhoCIoq6PglPn5QyaGaKeN9XW
hM5fEhMXQv7sK4o+8US4w9+KunjHXsfJcuhgZA+wZp9WfIDPhENbKIh78KNJ5YJHCSfyfPaGqzx1
49vhwrifAb89g90pcUgczKn8BdlUIRuSYNEgIEB2oUPgAd10oVCh7cLB0PVgEIcqOj+V193IXF9z
54t+3TiP0WKYMVFHpDG5Blh/kCW90f87/Z0C0bDJxLGSIJlYOTcsJx4zkSsdbJIqoQh4q9Vdz4xe
MmwEt5VqHRBGNwCfbjFcVlukHU9fWC/uPcMDI6PrZsLvYfZxv5xU6jyHxUdtv0u0DjPvSPEpxPtk
/ReSKpopm/5v8wW1Q6TMBrcsgJSQFEuOdeiHGilLOmuRjH4CjvYimZ/hpfEEbT+LEbIzYZi0/Sw0
7VM1OoWjbMGyn9ZG9230uLaHUZ+PaqyRhytMLCcPImbIhUahTFwd2Qt40jzIJFgs9POFdsMEaQiK
MqIO2LWxJMKMpOmyyULv1OHJx1kNQCzJcO4bKcnTHvGBmx26WZhRAicOSruOnmOLrR0XTaeHT7H6
hUd7V5rZPoJ87uJd5MuJ/U8ksO8LoXGSn+g97WGWB9Bd6+LmiqWDrSVonLd4peMbXHCniACHXs0c
xkKFvqTVft1jx/uESStZiBDQnrRs3tZCtQHf7Jm4stXvQ/QWahtyiY4ASqCas2KrfJNnplzf6qdo
z8zXKAtjWwxF9mO4NH6X6LjNxaHgCCHjHOZ28DHLhavuABFIv+d6rpp/YadMotzJU+QSa8XXyRQT
LzUg/fRscOyz/WBhdT9BzEp2LiJzEiXjW4baMKBjJCNIAELUdBiLgSVuAhnPqH/gH9rZH790qVoy
CBNAEvpNd+ch1be0R7O704idhn1NZgl38S/xYDBfL6imF2Pk9KLX01KBwxzV0quuHWlFFbybdzRN
H5eTVch5oevhb6K2ajZi3S1YOkQwhFZWJabmd4q8wMErBp7MLuOKAZPzA/JzljS0DICawdMFabse
WzsblJcLAAnI+bXaavcuxxnl9uxQAMEy8JCNuLN4PZ6pIusjEnzfZy+HYDpUgvOZzYrtEaRj65BI
+ABVIDXcohnWXlTKfTRJxUpJe4cDQhe2hpiH4iiCTqZs7eoUJNqaJ9e4VkZt4EGXKk/ixXMOJDlN
OhudMW4wiwgNYF5V4TqqbxBiRONeEgqz1Z5axfrIeiV8hhGloQ2fuIzjt01MDaC7RVR68talcMah
UuHodrMx68eI2PhvccMAPCdSNYqI2KKE/quHb9VyYgmyp1yhmrsnszQ5Ctts6k5YN/k1DIRocRmT
u6icUSkj+W/wyhM3+ChVjfrNshP6G7bCtBU2QnWkEEBAvSkDwvyT+80QifMB5IZkMD6sap6jco6h
wpn6MVPDVlS24o6CMORDO02LKYwFtqBNBwKUQ+aHe/UoCfCMVFTBnqEmf8iSm6v5b2Ag3AJqC7Y3
TGr2ztTInkpJDDH/89IDojaJH63rKO3VA3lZLM6kqjvnTeEbXbD6Y98+rsiae1zWAXb8diRwhHFW
azqPWx0JXnxfO3tHpGb4la3unznJRO2PcZIO+9NBlqoY4CAUj/jo897simOJPayC/sPjwf/acLbV
8teUn5nDoUuA5cLVYg4q7GjoV9fV3ZDR6UKLr3YBYZvzm9k6IbdTNmm2b5pPePJKTWrePunbyzE0
HTLFpH9ThOz4nTZtgcXKKQc7CMfwc3YuDg269j7zt022x5cUbg5JppUwhcfZFWAMzFdtlF0OzsMi
4iMv2Yq7XNd2zOMhm3II62KWGFFK1qzsTqIBE9c69VlCATs5r+yJwBfRyjQpAJggkhQ0wb8EgclQ
QnK0ai49FuMPdhvDERWA58+7W4P343kgdWkYzV+GdZGtRTVpJyOg8rLRM9F2LduuTnOqkATihuMq
LukCGq4+W+iyzDUBeFbYSrVB/S1VMReqwEVVYUzW2VxQMD6us34YyjZshWK976weA247cOpiCGOL
AHPw0+v4mPp5PcfnZ2/RLGzI5/6eR1uF5ouEQUJfsxXpLDNoyvusMoFDM8QRUgEuHbQfCgyyUE0p
VJvPsDLPOtSjfbRYxXiYOebaEZeDc1+rqpBQ24ETYQSh2Q4iJypTJDWhw1crTWmO/ek6Y69AJXNy
qroKYuN0iLaes01qXV2DnvNQT1DSnGUhNTXH9cB2XGu8xHZL9OXUNDM/vJTLvEEmqxixg+7er4II
8yp4HKhAYnnO8OGDxjtudTqP2nQlVSa7JAZ0tIKOo8W35p8wrhiuqdQJvTxyYcfw00esoWwetr33
6+jjp7TZg3VbugvpwcUyW+puNsGdwMh7p+UEEvuynkxSAbqZ0aJG1Ohtopv0ppHKR3ZxLSD71Gl6
YmjgfzV2RkJe83J/YfhCCRDP2Pb19C+LMhTsiQVMYKZUS5n+7LzhP0/r24qiFUoCWS+1ltB4F32M
+oGvQwASgmCY2lTmNwZXjpsKwPz2PUKkCbJ1ebTBIBShOLyYWfQBgO7g5qcgaLVpmAL/qJgbciRB
NAvxCeYnwiNN4ZijSh4iaik7gFaE3AAueBjgQAdgjvYMu+k+mkyowbxxqiRZArmZOR+sN7amrPwK
LvYeu8xjS7TbYhTkQUW9F49/lKj7qHr8c8LovXm1lDfV7QP3D2IvuJZ/ZUSwfAxDQ59Uh25qe5K7
RqzbDIx3Oeex85FonU7c/FlyfDImiDfdln15xDZFuqsuFMrakCnaQDS43kvNU+dXwWNEDDyL6kvq
Ue0+mswFH6zipckKGBsUDgBwN6t62mGtOWdNMGelUzGng+rYnr+EeP5FiK7DFstpopC6RCziwAYP
Cvb33BEUtFSsYG+W7XlRGMIjFvWabqJtO3b+0frCwafEU9RZD4c5Ww7qaRgw+m2m2NyCxgQios4f
OhYHLh/3Aroo3JGrhP8F9Sq7ii7+XM7l4zCCAjvppP5R2Sf+ldnuP1faE9+FW/18wiKZNPxryj2M
mKsq7RUcFeSh0Hd0gJgjEgWdAsS+Fx11LIQ78ReAv9A9oYksPkODeH8d0S1VoM4QWjM0T2aymFSW
syH4cqMI0EGhrxi40oDN/nbBvGSCsESAl4X7lWGjnrp2B9kEMZ2v7PsExUMCJOAkv10xRFZXerWX
u4tQ90FMZ4uU3tepcm6A07RXVeq255//nRlQKVnTmd3eTbNtcYOOtwDPzbQxKLWRUFY3tOasF8sT
EXdhifDvlM7z+y8nePcWREoImY0E+TPB18OOuiLmSncVy0ICpyEvvgfPVHxWnOr9nrxxaQV9V0Mc
U9OxuNJhXk8/H6xe+PrJfW5r4iXBlXbMSadbZ4wNPRVDIndCMdrKN4mo/5UG3mSvMkH1Z6MF43B5
oD3ZYojk6H6s04CaxshHRldIMs+ceDltjp6ZVBszi0NzlGMULvgPVmU/QsROrPXwgsUTwzUbqlu3
/lxsj6TOpX1bgSBeZIloAHhIfGwBpkPrJPQrh6DP4nqJ/6aCClrRet34S/8cSdhPCqfr7TzZq703
fr1yzgZmVyC5N1Ku6YGl6QzL+h70l7+qd0PeTQ0FvAD/X5itcqsDCSU5LmY6nWjB50YGdMQYmnlE
BqNZx5x8SzCjyFwHPYsbUI4eDcLgXAi/4j+o58ACgRYArwrPMhHpKvIGOeIp+MCfizrRpnJv5Iri
U2rGWbILv+jPdkbJC3AXZCRxUqz7iAUmBH0NXam+PVObYKIN6ceji7F5pgKUH3OXkDuwnVUqK+B7
iYapZceTUgy/53qsewGQErxYq9U4IjpKa9/SgIwXcMmHCzb9lEzwT5fJHAdLMJANOlOBndbV24YW
tOAAVk5uzAdQwg5IZEtUeyCO4cjkwQYs/v4EVeGZlSD6OmJVQlNOnxIbpeD6yoG1J9PwIuDb7CSq
gnkhpSJAfxLi5torPqET423nhCehoh/DsGel/TeVCqMQVWd4xR6he5ZF/2dqnKLK+T5XBBvWH61e
+4kN/LQL87L1UvjzwginQ4+lCf4T3oSCxXzLPo4aJmSa/Ufc4yddSkBLxQxJczbHGz8ZfWkGsXZU
KS2E+x2zrOugfitP27CdgQ5phJGhjT6ENJJQJzeqzUIBjvHQJ3cOk4BpUl1pV7LoYUrMQH5V7hW0
AgTNYDG9odCzgYnSEH8qS7gk+zmX446d/qi55M3gL7lCNraiWa1yBjFU5KmmEIGONIrxn4/rfr/F
dTdE3hpiOHenYekdWa/K6WUOcY6mGNdyfvUgNqNZpQRPmEiQ7r6qK1jtjotonHrMNpHVkr7iuDXh
9/fXCLPOW4/XTQkIpHpVs1fsICVrVl2nBvpVvlSYs85hvAViS3SzhzpjAHZMpNyq6shsVhSdWQWu
7k23PbNI8rBBofJXRDiRaMU46HtqMGLZUdFUUOyTM88qdgFS66vwUXCyKXmNza//u2ohMGRTW6n6
Y8w83dPvLXinYDAB1r2n8gbiskQ/1nfljZpK2PBxfDiJPWz14rkzKD4Y3RjznCuCQn6bq/+7xhPK
KM8CUba27k8q3HK3NkoHwJl3fzJMM1Dp50O3vMQKqMWdFZFG2CjID1U8Eu9jyYiBg/hZ7PEVRopl
REwpjLsecRkJqP90L4KEWxvQkvF9+VL0MtDeo1jxZCo25Vx5gmW85zdYuYfnxb27OV3XsOj3flDd
3zhZs4xdp0K3YKE0R1eV2DKxbii7mGbdu3g+NkL4cC8q8heu+e7+LkI51/i5091xbMCHR2ffKmkF
aeQypj9sBMBsrnR1uOq1CM681HXa6yAiillE9d9nVH/NZBgAhj1q1hcEyp9X2dkYNqXTCbYtx7gN
FVH1Laxz09x4GUYCxJDbwxIK5+Ll4jj46jFtKuVo0Z1OKX0AxmfoPVb06nri/ZIJK8A+CvdzX8cy
FFRUfTmPAmzYSWicSv/CYZ/oFJ0QM8iDk25Yuzskjy/mgmz89EFhGQ7CP+ldV+d5Rg+i/50H5eFm
kU/jl7ilYl1BGLbCqbXff3SOPiOpTZ6CX4Rbk6TawpNmquo13+4R909/eRQZxcYRT3//hqZzsEfU
qNogD8G8vWIV88TTDTETqlewTQp+q8bHVC6dbBCbqrf0LuTnDUfhNl93d27Fpz3dTua/HcMT8seI
HTFGwG8v2so70XuBckfSCRcdpMkO7nIYCU18HsrdBVmznwxgoscaDZkaUThwOzAAyIz+RuJQtcSD
Fa/N3B3ZQAYLg3wWwA38hFQDl3qDJEKTDO0jsBzh5ICbijs2m3rJ0giV/jpn52KXPLThNLsBNCO+
1zeodnNXWDMWUy5acd2zJE+kd2yjUVej/1p9CCGarK06dEfc8H0gCwyyNTA+0qW3zpa3wrnVmI2k
QblMf6J+2+3KZroHuJtcFccy3eNehHWklJvFmU0IwA9Q1Qo+5ZqjCv0i/7il04UAJkWg1FZQQSDN
LceepA6jYIST0zeICaD5fu3jrhHk9uZGJPnoTrBduDhIwvHFhtm5kDJ0gwiRpA/0MmuycVpPOmGe
P9iZQAhuTiA+qShgQ2NrocqonqiwcJQcHd4O+DyL8KlTIqveyGcr5Kbb7KD/7Xavzi7NfbhHyZ1m
20MlkNXBn8Sx698Hw+grRIjaCRQ/p9/WWLd27J6cJzZfAWvfGI7og5BOEi9ewiPRC51SyZoJk81L
fop3Ze/XvOUnXy/DjF497pNfMQNS71svFKpNVNWx9zVllYQ4tbgt3+AYDvUT2N4Yt4IYgjeA+oWF
4jeL1nCdUwgUfzWjWouanAoM+auF7NSp/M+/Y21ZQ4qlwCOadKblTEcVYdlNZt3TuUaijre1+1f1
lMNygk765QI25f+Wneio3RGvtgZiPhk3uHNfsJQDlOhllOq/4oaasDBWnjpSTPREJCgScJ7/AkTC
/QmoTgqBkBciYaFZ9Dzdk1RsqXBP9w+SAvXHra0ms4FuuN9Cl1LWNa9hLOuM85z8QHq/osaniakq
IyLZh4cqi5E6lATq6I++9HAmPCGsUvHYYibOkUmxTkYx0rLlx/0pUdwjml+XHhLC7KJnIujPgWGr
8V57X78EROkEUSk5VkjexwLN+tu01LtSg2SefYCCzfZelA3DjuYZhCT5C3Os2JSjVK8oASzyj6c0
aRsTv+IW2OVlNsQiWZckNGm/R96mKIbzP3YbHNWL0mYUliKQf38jwGJ5mNpKVVDRtmyBP7qontLW
7yCl1IF7PLyyJZz0emOSPSAhs4qUO4KG8Wt7reQ2+opb85kWBn59GHKR1Yopen74uaKlxu1YOb0R
7DIBvGdLMnE0vhXo9DqzKBcbIAES4lSEqgCp8TKbtBReoniEe+a4if90cKSYA+4FId91o+PY47+Z
olSGHQ8eLKRM6ycyzvv4ge2cCyj63beEOKkZ72wqpNPJGvaZjROKiJF5/vjRbXCetbeFcnVVwuj+
vnChGgRwgvHLd+sBFkH/Xt0RHDjIngp+ibuyosB3yGNS09udwamHo6PhYKlN/uSOIieOXmD/B4YG
30rKvqD7ThU26pzWOK+Cst/zhF4Q4TFKfucULnnX/d4onc2vXEadjynkhd2qgBstb2cin1tMoA9E
kwhKWOVHPbzAC9kDnjgdDWiHooiiJLdw71Q5Y/nxa05USyFngltrvrhh/O6cP8My93y0WLgnO+r3
rahK3PQAcyvIeuQRbbtzh5AjKTt0dw8ukN7hyU+PnQmJpACKHU0p2YiWibUHQUdb+l2aUSUTnCBy
6cUlW4WxIgea+bTVCj3P+dNyD6dZDVETc54xFJ1hmkJurLZAneg+6KSnTTXFac8PDMpIMzGvelB5
mS1O2002gX8f8V3fV7be0waCGOoGvx4s0fo6AGSF0fbX2xq/1JE3YQWYdZEGRnG/gEQVXs4gVPFG
lTdNPMKIT+wRVihENIq+96QDQ8OEe5Ey3MQPOhTSbZROy97DAVIAxCamRXV0bB4LkjNgT7dpOYnn
ALE8cVa2vL7NZ0JMNFxM5/GXJKVZZ5ezrMhVKRjKfUonLCjEPYecNYSo8UfEy/CWDCG7uQhl5562
9LqtXMc94NGCslYuipJuT/VdpJa/oQswt7SA0Tpt3+erZbryh31SqkSa2pTVF87SezDRaXlY+ZBM
LHvUQ3NggMRUvzsJO0GZOxAIAzywtgXwKRe+bcDIfrC78y+oDMeMdX9fch70CoIEz7xyyZcKGBlc
QInRVdnXhk7IFWceEDYvWn8kZ0sn+PHDEFB4QU/XKYdwyIc5jEA7vLoq+bWxxeWtyN9atWEuTdWF
gHkfbC6srNFHrLXxHYupt/lqQSNI5A4ZC6BA4nptQeYuRd8kUOwFJnqwxEEf+7KKJIll25v8mLhR
R+rJJM2qMxc7dGMPzTqfF2bdOIi735iXHXkVezs//1Ep/Yo39HtQFvlhm+gF47w31gmiaITDH9RI
TKBZKgP8DabsGh9BsnS9WVRwewvqfil+1JtEiViz8X2kmTe0ec+TKtvdut3D2kkGUdQW5g3LOokJ
FoqQ1YDsV5JAEnuTkf1ktqZTvHYXnFjALXu5QcDFQ54/kH548Px5mn5QDriYUEodID7T5SlJaCjH
OBocfwxaCx/vgaDHZbIS9nGSjgU9MihfTrtt2WcApCFY4CeNkUFuhT22pVFQIcN7Gxg6F6OxrE/e
2+MiS8S/72Q2nSCXhaV1P7PCmyAokOsoGq1hPcx/HCitn4jaHiYLJXLPTmvvWVMT5NKz1O7/fEyK
8r4PV+ZVuv6bV7xHCTakc9J01l64q+24WAP37UW1puScsaJT52OG6OOXHqJlslCaDbVt6Typ1M3v
eET8Uz4HOXHyHGfJYWR6lFfdXXIz8goztOPeuS+S0dsHfNURLhcVxOtXK33hpOE/Xw0J1jLxkGbg
3WDyHQDl19coZJ/N3quGfv/bd9cDJJFm3YpqmtnDx58H4ejRB/mvUFPZs3SCD95jU4xWazEyB8k4
hL+8YvZKY++it3RL7DiQlHvrwJbybuUKhZgVRbPzVCayems1TQ+I0/ZkqTE1l41hxp+5ubPZeO3Q
S/2Tn8GylYcAR//cq11fqUYVNALINm1u3gFj/MO5g/dXIgQ9Vdu/RPB/D8E6khw+zGpxZShuSe3D
Wfu3iLgQ2aUasl3mRLXyV95CYa96kAbvRhxDRGp339qjirkl4+W5R1rjfoSGZLhgYFZa7DMZuZWk
iW5e0wY5XI9+WFVntuauKtu4iegwhYVujwP1HaCuoTwB8xPoO705SJdxAzzILO4tBM9yK7CpqfIW
vVXr2iYMxEPvynbi3fJXWILA5cEtLzd2cozaSETH9zviDihbyZ3Ny1rAvuT3xkZGSvmlp0x/X/sV
2hep32NBqn0hC4lwzytEC2xOSbAVRQkL54B9T8NpXuyz7tB6C1LirZfweFevfGjWNv7W18jQUSMB
c9EBi4cxijEX40GShLoiieTJHRou0LaYgjUX4s3d/3MY6V/5UfaZsU3dWQsZHTnPwMnfpnsIZ8lD
5KHv5hsPrtYkAQtQgs3EnegM8gQH5CWmimF4c8/p0GwONrOgmr7GwSsrp1uNHFQRtTRC58kklXtL
adWSBUYgMDByP3z/hV8f3Ke+ISH22OLEeAWrS6NxdmWokfMoxqPDhtwdGDdmscbJdMgzWGvkMXUf
WgclTB7GpDSvlh4HLGxzmfw2bMYoVWLjqCDoo259CrYyQ29LG1qEhbqVrpNPPIJS4ELyvX+jw5Np
EJwdctkq3Uv8GwZQ2uQSvcTw/aNZ8Y4ei2+C3517F1L1L9HU3Nx15DA1C2AgaaY9JzazwpvZz4R+
wnYHKUp8207pZMMfbY+I8JbuwgrA0deU6lRBuaGlGjKIXP0iMJ10+TKK+S9vislkxZ56Nu6i3A+d
F+Qc5A+fd/sUWSm9zeD+jkXqT0AzWGhEXrjPCcT3OAdeG3oQoS0WZqJ5VQ3iYgXMDj+B5Ssn6pJe
I6gBA2r9GmqnCQrA7VN7BXgLOGxFgpSwGiKqZoOHtyP3zv5DXleq6w1QBZVrWv7Xs2mMf+w8qZZP
nXQ1Oy/XMIyke5LIV2wcMkdAzzI5a4SjNBjwYOmXvHukdrhwc5riEfZJjP+75FDp93Y7hksarvoJ
Q8SfAwpq2IkyTEgvzD11fqUHOIENwjLIlXDZptVVQQEqUK9hdA6ASPvq/QWEqcdB+ehPjbQDPBAJ
axGlx12FrT2jR+pboa+nSm18vb/3L3jejCp2iOnOeKNBqsnAoY3wTkKoBlDA/K4UwFWzMBOVn1R1
SKPSXQz5w3uTiTzO2pKV9mJbWqwpn0UiR+IU5zMlkMn7Dt4o6vQ5gmCz3+2KSKWTNiFJz1tHlxmJ
g8Z8ys1juG5HLbK8kqqXQWYaLAOmZECT3Q2hqUkPbaacrdWo9EIDk05OSIAF80ZQMy/GgVN6UWcJ
2Wx5pRtMzEHZKEBgqBEWwxTx1VGjFM+0T1c2RD9TmAYjAIHjXV+y34wIVMmqizC7BZe7qFKTLHs3
LWa69GcnFe2MvXSD9wF/abo+2keL3KcMcMnLbLn9ufRgoWHR9czce52USt/pvqO9LbVcK9xx7d2b
6N0/ob7jMnZFCb6pmfxBx1EKp/s91zCaZYRTymEvhtOagHlrwKxvV205eyzVeJlbZQENtSlIUwpC
qogMxS9FaoUmnX/Nez6rrHeMAK3Gp6z1UIackIKmaenbBe/pAyXLXLhI0sUvTJyle+EXGGXOE9Ai
aqDfct9BtW2iBqMg2vejQ35I0qW/MWC1ShkzK0yddd9RjisyJRyC9k77A3Ih0WMKkfponbuFJoMx
VYgEzTgBbV+snWubHAEkLs18wjc+DY4bGKwQQgja9Mc7rFmafbHE7v1Fp9YDZCsuE2v2ajPs5SBB
TFrjPWQ0FwbOpFS9Da5rbIqm6b7TC6R+i7qQYw+yzie0BvniScbIBHmc/DehRUR32kPM0lDRpKP2
EO+13Htk9fcrqjMurSnu62JYYiLTfUcWs+aQUu1cKsWApXcuvqzaeDeZyuRiLRxiFvHvqYtBduYC
GZqfkk/QnsfS0Yny7CWU89Z/3NB7GMbTSo2ULaFhU5ud86yI/qZupF0AKvWBLnfoCqvtsYxw6vVn
8hLrP0zk3TvtKlsdnCV5yFxF4rOxPyFG8NR0YGm1PhegY+RTgpcQSAhuU7rA3i1vAKOf//o2BS+n
MsDlTzajCcd9lzTMPEPSKmIeI2mwZb+5GPAqcrdvnlrLW/OVpNzpifam/s/YrAd/MUcJJZuz7lpl
gkMoiliSN1nmzyOPxKDpTZu3V2As1EXkr3e4Xq5FqZHK2tbldRrH3RwV/RCHh6SnQI1fAYjWw1kp
ZxVR1R8xNPv9PyTjs3qBaeqa2CTLkfAZiFnI4AiCC0PTIMyU7i76JYdZ26gg0WjT6d2nz7/EeqQQ
VfZPbfXzx23u+iVpcrNjUut9Y+gmQvGB6NumUngaGQQjj6HGRxb7kafqW3oasgR5yuq7mtLni2KG
mbSZkmhnKnaGi/EOaZ/DTF8w4eQ1JSKYl6GZGFROvhluy1r8+jNSdaPTsRFeX3fuuSLxManttlFR
R/z6v357HUqawCDagk1bF+ko97KZHRIwcckZ6Q+rW8lpfKbZUpCLcv+twoM6ULFH8Px89Fr+Xx3V
1j/QghYz2ms6dNb2sQ25FCuxSPnNjCwrPheldHNIWAstRpB4VXHMwPvHodi5AVcrzOAZc8ug7oCw
vsjzanfzUo94ovsiZe945XvzgUp2qhp3lYG6pV1V6NOejQAztdhwl+bfNXDEkGqdtKOdig7fNWnB
cWkmWT3InDidBwAI/5tkycf9GRZwRAa60cHQf5/QJq9kLuWvMNmGrhbk1PLYdz9i1WL3vXRDeOPI
OaLBKPTleX/e9QcGyIEUVjQLEVe8WcgjqlA+6ZTcvMleN3qv585zhbQXukD/TqrsMPChE+VS8d10
D1jqZfUIb0JpmH77UURbUXBvDFmgU7ffV0ttmLJyJo71qMNDR1h8+7PYmPx9dR/No6oIOC3tPHfM
U58Ay+hjTLfbcX4St6bfSNuuo/Y3N4dWVSBaDCdjTjUdiIO6NEAlRkezh40I9O4Me43/588pP4Xi
ndSC8d3ZuVXXR0wazkQ1ckxEK4tSi4cC5R9UgwZLmMrJ34nhg94Ky7qqh0kAjxYbEUm5eH/zeowj
z0dvblm3LFJjvYw3hgN/S/T5tFrcnhU8dKrmECiSUlQGFH5vURSd4Xtw6qK0ueQfm/MaZgKW/sCk
aj7GQBSTQmRxHUCOXxiwAf7pRYMJVQfVChXhQC55vkkzY+28E7WF1j5Jd3+qUxsm3hfyGMI5L0P+
vwCih1kwpzrJUnHw5o+IwnzURRqkBQy2Nb1SgkDJOOM8jzDkLZiZfp+c8bnNMLomwL1OVi4NpCOk
Y6YhwspH82KiKeIaRr2IjcDGPEgXYhqEYnPwIxI6CPQlzAmJrNth1/t0RA24aNNGpiYYzU1htf2T
Pr+Q0f5M8L4MCN/nr/79w1sSNTu2RbzhEoZFABohPRHXIX9v8y2ndOgEu0PNAXwVHSkXpEDO5Urb
6hKpQ81ku244PXK7cFhZYuQC3y6KDuDNpusGGPyJNN6SKxYQBmMbBnSsvfT7jlu9bFQZPDF0R6UB
38ctSaUZUB7vVHBjaXdtGsTTberc5pNRMcx2WyBcIUzCvl8sUtMRUttIFZjziRSA9Otp0t1dRz8Y
qVbJLy6Klk+o/M+4ECylyZ/tyoy4pucvFzkc0FN6vRs9JgrhBCpuSvDuSuSEDH6KAsCOtpxWK1az
HD42lrGURLU0atcpHLJxIOxMWCyoW0iX+57i89HSMaLAQfj8roGRZsZodaBv2vBm86R9HVTcBw1c
ysM8wbFvxycoC04lPCvDDi5qg1OTBVNsM2pvKXVmwnY1N82pt68G1gpQ5fkdUJ8dga38QewyUtW7
SsSWzak6f98SAs1toJmsr1QIhNW8IWJSvFtjlT/GbprJP9RXDphr3H9EyPjPPz/QFJH0pQ3vyLZw
ZNfIyIMFYlkUrNvRDcnm3xMQIy5WHVs2nNKhoz29ewBc6HA0dZHQv5Fl6+DFPlNxepsHOIsOq36i
lxWHqwUyYkBhQf8l6wdVFKHcC204gsPzq0Fu8Lb1BBy9puWvlqB7RaOlaa9nccsY2o79Euj2gv4t
ZD6dX7eTapz0YmDoW23IplGevTwl6U2REiivPFOBMX9VrOOHs8IjG7D7REUlp+TgDaL2TIRZP/Ju
LpeHZilXAmNL5yItZL6gD2Tcn+VtQWIGltPf+IhHQ5iMy1yJkY+xZg6m7hzPQwMQZO1/s5cNOlEU
xGZr5RXvQtIOGqzDRT3uEozwBHBN9Ar49dWcpY3uGPXnBCb4axVYTGQgErHg0lg45XYcE+L6alS4
LKRKbIMXcrSU+kcPqIkPZYdIc7B5JttA/lT3/yCI9GQLOksBNVQxqHi27bT1HI47m7oaBe3BmrZU
RT559e7XxJ98dPW4diDfbUerD3pTc1EDQdwDVAWKEjnopMfKqEcCGTzotTPwHDxD0dVImtZ14NcD
p29BzLJecGFWG/b/ybCe4zZ7yHR/zEWGTGcQRrUDMhPtDSdCRpoBirbFDyCn+5bTHvoUJu2146vL
OrNKZSsC2KDzz/MS+YlVKv6GwaeeOEuBY5seicHwC7is+h1tfsW6HpXpUtiJyXoYh8E8UcDL++X0
S3YS+bTPRjSC0H6cdLwQ0oM6+3qsMJI9LASeZe5xfEmtjg5qh2EEM1292Xj6ihakLBw58hgJqzi5
nDT8SWTAcD3BVLVCXM4qJionIaLbM6mplu8WsQkphIKGHhUFnFwXXj4Qn806IWUmH51Ctz6FPeu8
YQ6xj2DIbhTFRAZNclZ4+nfgWC/FW/zfCTy2iI5gUB+ZHc46y4SwzHpjsXRGGe1DH4OEI5BJXmG+
t9LcWx1l63uHDXsiwjsvpe82JmnSCBQHm9RBio4hW/rTdBOzDqEdLDwVQRiNhNHvwux3ldvrY7I2
0eNylvmB0y/ygtRqGvDR8jNkjOLpyTAMHvO04vQnQ8uCDKbuHCkLYoty55JLbZJBgUg9qWPW0vu9
4DEuS/kFCPwLWuXSado4FntAthpIao/tcO7DYdve4QfMr+J2VbQPtiW67cMLUeYnm2u4GvlHUDqJ
Y8NpMjl2p54y2qEY16o+fuNRHzst3DOrNLSU8pshWd1lUumUqlzpZkEwyafKQvGNrjn6j2+Z3UER
MicsmtJofSaW9HWigVkmGRGnSBHFqp/19GcH5jazfcFUfOsKyd3TjeezcXep4icJRFYFTHIiFp0v
oNOixh4Ze3pSTEv7mlC1yG0B7xqZw7VwEG6em5QetZQlRKfrkwIJUV3CK4OiQ5X+UCqRXF8264Qt
Oez4VnbrZFmn94CFN8fhyARbNouooDyHUOQ4pYGtBTcfzpOfxUTA7vMA3Cm/jOlfSZlGb9nVd1QE
AQ8LFO+Hgl8Y7Mpd6zUrOakrSjSt2orcqsKhN8i2+kwKwAd515dXNsIza0sH9MdMEdPmB7LnvUxm
Q8VAxTzfkLXL/ynnseMD/Wb2GHYpbzKEfFEcttJjmr8GfmnGVs2mIrZyQEMarRw97XeLAkSOk3gS
nVg7mpXQLYYbSNMnl6hLFzVQ5uIOxD31c1cMSnVsK+lZWrYooAWyHqN0n0q8LVefvZwUj9W1Fd8L
nCGacB9uXWbXS48K/j5nniugc5ddze3jjOMWgDdnXhq0HflpHlutZ9YMhVDn32l4kMC9D+NRNLl0
7GaN1FsxnpzWsIByLcZWJoRdzhhPSY8QTrdFSR+R2eXPW7tDv7xckqiOV5Bvnx4nuU9Ye0I8MvmJ
/vH+Aptz/g03Bx/VlTsy9oCGXYxMzEx7cD/lbtQpZqIYdPm7F1+HuQbJT920c/Q6wd9diXHYMhvG
0uodULVbsIQFXjoSQagEkSj4gfSsxRXW3SE3E8rEbeWbnWFEj86ASIXde3rri2fAh/sCJLpx/udz
W1+u78EztK8vem2KZvtZqe7IWt0QZgWs/MH6efYZ7O4turyAWVh8cpOWmM5owqOOBVVtTWDC6/A4
+v6LIMRtkJb8DbRYZJpaUVdFxAllEb6ZqohMRYA9rWwetoPYlSlzQHxLLsTgLT+lJzFVLrLRO3Rg
lwmZ34tMU/DHiRYNTR5uZsnLhjBA3NOZJpvganYa7iXQcwv1QBgSFq8FvpRSEclJZTqWzMMNOJHc
O1qBXQjBiYA/xaOqpJAP11rba4GLtSj5E7+drHr9n4DVVr67Mmc3L8h38RCQ5e6t2ULbT1QeT/NK
bGuhuk6tSDeO923I5yLE04D8D0fM/5X4QerpgaUm9JWSV4hQR281vCf7hGHKWVrrq1EJKnPxREGZ
ZkPI8MZkDx1UUNBH0rZGHkSaHFTpAiUKEqgNLlM70486QwWYFoU42bRK38jFvcoO29yAjbgN5fih
BkUWkhEe7Gns03LWMSbUytUBu2hRt16CjnSg0FWi8cJTe8I8HDySpRGKfnvIAec1H1fS5jLEIqaF
ghOAB5jgR7khnxclBeAUtrSGeUNdjnkQoEjh/59ZGlFsSq80235WcpPVtZT3HEAKDWRYrZmbEhIu
qJ5C8pjkwTq5+ACBo5wRjl6WpoL7n+R1HH408jMDLs/YFniIKdUcecNADcA5vV3ltT6cb4EcMirr
AXddW5Ml3eI7GOcbqUnnoA9UtD1aw5wd8YdsELJuroz1GcDJeZfw3FK0izMz7czJkVdUjo0dCGo4
j3Ij0lBcTbxDUOmnrxHwcEPce9iO4pOdWaWzgvTFmA5NYaZTNTNLTz0k9YZz4XDf79pPRLUG29zj
FFnD1QB2sDE9Awa1mXHpV0N6z/nnFcck29dsAEDsTImZNiQ8ABi7E6+NFcEetE0s9rwvgziwt1sr
iSRzeZCbSvH6aQu2xGmKDa13bLnL+mrTZGFAh2BQqmRWPgJ5fQ4xRKA0nwGs6O6pFZGwkTRwQPd0
6SxX7iyTj3qN7AZ++Vqdcp2pptBt250rUOgNE5jYBjv3eDDTE8AN8FS0UMBuoqUJxBwiXQkcsQ2J
arFI7EhzJS49Q7i0ss3ULqGQSyQ2HxAYOCvX3okdlNX1vDTYhhZc6DiiITJZ1RkmhX5vwi6ai/Rn
FNILYu+ZmyGnwf7OQGcmR8DCqS9oKFbrxnIlA9rMgwb5+5Hwy+c2F69ixn/GuflNQ8B4iw0jSKSb
AD243I0Yz/YZoZvwwFsGthqYY9iWsoiOvyoUreYH8E3TRUqz1zyaJJOXCkCwwkXbWnHp8HhtX1nT
u5OYmNuLn4P6ElaUI/ERzpQ4JshCMBIyMNTuYQ8DAlK+rmETZS3gzBzvKLjO8Wh277gV9MYxU6bR
488EvnGudxkyd6NjghdUHHv497PpGckiNj0WRFEIv0UAUG7PhOv+MTk1lcvzN4cZzziUFT1NIEcX
wwzurDhnaeaKMktpuyVjJFjwvKQiSs9fklTURmMlo0uKGS411pNEKFNgj5UkxQAacO5nbldlylX6
hQ9HM7EaJQ1Osf0DxgHNrcRissJ8huks2nTZBAH2CfWjcS4+3AJDmapRDDnWBOZDdLyOzp1b2Ovm
+k+nVSv2d6WIEWZx2RtFVjEthPDo2G+5+8a/UoWJWh+jnojo7ww7K9yafmC7IohkY2qy+pDZegz9
sAONZ0ezHLKrmnWLCwHOhNQYkqY07T8xglQxfbVSwRWLCpRJDqNt1WOD3dgWfJw9ZoxRi3u73Rjc
zhM4WsM5E6gVTxLwll0JM3PFsgr/TRAOW0emsVGoM94RqooPg9ivtd2emdplgbx9Gncuk1ASXufb
/sKDxa9X0/ECcw/WtYnyw68u7UAno0w5rxufjbXQq50gzzWW+vrRmXbedru9H4CeI1it9YowQS0T
zYL/70niDlHGd9DDMG/VlUA2/iBvQ6Mw/U07pjOo02yIApWfifhNDZmzhY/9Vcf6WOnJjQbi6lNQ
xg/KotK21kqf/K9Kn3QJsKqlxa5oZdJ86jJUIh7C0uq0mZRBLG1uT6adfKp9obfQV+4ExqO2nAo+
xzk1v94SUeLAXckOZgKDnNC5VvpXh3dLhSeY1pCk4f1PsfLPgTXOTc6qW5MrM00Z2UQSJGf9O9P6
oamLGxmHegOjHsXVkvYdSRxECX+KKM+3KvQ1HORyyYdGeqdkJH23iCFpIFfSqLXTlV3IPaisGpVQ
FlINp4maluKb8VjG5HkJznv1umhuZA6aGVB8EoeR36DKUOSCNI0LHpuZK7OkuQUfSfFuGXdjM9f0
V0tVM+2Bk9xdxkduIweBtgN5bXT0JDWFg4TLTt6cBd8xepU2AZWAIPO3lxNrSVohPy+exBdL5jH8
HMOMelW9WYJKS/iMncrchK0bomjwjY76QPAhT2dTQm7afMyqNa9DZ5wrhgr+iyTH6OEaXzsQuAD4
6Aw+dligm5hBJ7+lov0UWqtkPgIlBUaQxXrTQ9pRtyBS0t+KgJt8aCgRLErG0unZkQpXJ+7LIekO
TtVMYUKXLfmmRUR50Ja3gZspVoiG6A7bc7h079NT9QGgqVRHPwt9cjd32GgCFHUiI/LxaOiAW8Ma
tRMxqQL4wzVUM7KE8hNhifv+/pPbMy1hdYwURQJouc132I+ZLZhHpOf+OdD7IQwFaeRNPf4zYw9t
/X10pUZY1sXXikYiMAhHGZzvDKLuhOjSGQrm5DYy3ZSDjYbWhtT3mN/iL6++AEWLWyX9E5jlJFOd
WJ5SbumfGmmid7miwhrx/Iuo8pcQUbPzOlsjRBnKMXaMNOBaENGtKfDL2OaUTsdZCuYldonqclUP
IH4ChGVO5PEGPf0SSjib+Q2yTJQXMVbj9/8+02G65/eWPFWXKDhJGQoU+LJjRsHsmtgPUAJCJ1D0
fTjV6FB35f1h3WCwBIr8H3tMu7DFv2werMZ+O41YJ5TnN/r6ai9NigZyydiDnHlcGNJAOGybs7Nq
LUsWgeFBmImhyStYPOR7NLiThDM8BuS+9Z7OVnHRqkGdNAMg4VESnroPyjtRrU1uwPx27bdv9gIP
qqxWrbICO4cVr6B+CbPdLkMTr15w7rfydBMhW02Ajd9cuOluH0A9dS8FZPncxJ2ItMjHX2ubslXG
rZfT8rBN8rFUQHrfDsPDNZyUxmPY/JBgixC7lmbaYFcDNrmNPkdh24gQCuBGTRUjc4jNJKVaBqaa
bBKe/bxTYsk5GLcxTwn2E+JPtjq9uW0WkJi9VAHOlJR9nSk0dugGSzsw+dktnfkTFy6oK+2XtoEQ
13zean5nRYBLPu1Ohhuzdj1aZm+UhENxTq4glrDcfi0XFlUB4EJeAOzVuqQYvAtMs7IdzvoOcD3O
njKRNj+DaFSsRMnN6Z6u/v9GQ6aLKXUGx7nsR6LS/GoKQHmG7zpyrmsvE99b8YtguyF791AMs5Te
kpMjTYUq8HcnT+DL1tAOq8/aBgJwwQ24Zq2L+AI8hR8Sxpg/YjxZzM7AySLJycwvfMMojY45UHvA
keg9jnz9ZG5zpgAQ1q9HEUebSR33Kadm8biM1bQTZlC/LNTW0CjXOIukG78mqM4nHW9x/TwdH1Re
jVB/XnQ39o/O6zQ5ge6mDVE+ZkCk3OtfEwhIjrTLascSA+66b9232WFC+sfT0+xQEVoqqsOGeZuf
epdkrnhaDCy5YYehq1sP3+8mazNKTOXRXXQCkibN49vrdZ2q3USyEx0eh7NeMSMfKXVXdxodQ1/Y
iq79tUYm+PPxmcCbXnpZ9X24E23rWYW6q7upILMZGqu51an712xEUuDh6VFm15aH014asOaghYJ2
/lgTba1dSde/PM3yguHVCauKfn8IKS07G4NH76T2TZwUx8oQWCyLXeAa6dSV0FJazqO2Jpo432b2
pzDU7wKR2AfObP2IUAeBgaFVVl/X7YNF8sFB1/xiSSGe/qf+8M7+FNWpIydLYhRjsiEdA4EE8gFs
ac8Xhd+faTfW0IN5uVnIp+SASTWL/A7LQDQ1HRDzTKLXI4DUAYkUPsH9nrmIYsjeOGCKWU6GipO+
RFMKy/3Z1ERvOZ4/fvdQ2I5DrzFSP6GfIBsjtGj4iOVaF7ohmuj+SNzlFiP6iwk2YUgdXi+pCUXi
a/p25dPSjcm8r5NuFE0lJH7yX18BPZImsT3X9B1Kn59/hdwYWe3az+xVAkT7XUpCAs8PSBAKQZGc
4mPVM1zpS5quBxRYI1T4kokmVc+Z69qVSeXrspkbX/C/dW9OlLAl6oXmWiLrBhaDZir1PV55RpgE
NGxvDnuILF4yU3Bnk3zbmZVNt4YIHDxKxzDbbabEc+H1wqNuDcTv5JTt6wkpcRNxd51VrQgz//T9
G/hz11CP5k40Cjcbz/GsXyWIiVfjjsykUx9P1efFNpCb51GDQmxO/MT+TX3Vqwk4w06gE9Fqe7wk
3fZnqwLr9kWg/UtSVEJSdOu3mb2eZnMHxvI9QKwDANXIZvdzHBRbRIV3jiqLmX1Cj3GlGYhyDa4Q
4KL37ckAFHbR03aAcnKklu98tNDxPNTmhVmiL0/+FTeiFooZKTvok119e6T09M9CFlZ5CZnYyvIZ
6Vszy4OKdU8kdAdQ2LjV8zzlWhWQOrWxLRLsBMfgx88UKKYg/ha3UyJisEmyfXzcNbYQIL5mKkpi
1EfzukyWdq6eF0cjvT5T8G0CgtPAJ+3L/wVs4V4IJ9FD+SpAXUndWUZXRZG0AEE/iaoVRrTgPCVF
Xr9Oxn7H/iUD2alkzfn2u7oQwUqUJMXzXqKNFhHtyD5oMliPOImkr3vdTO/YXR+/J69FC0MBjNQH
IH4ker3Ih433xtJKOhqosrVLwITt0KOHuvdfx5Mw0ohnKZ5eQjnXTImkOTMj8a6T/dKkltzWaqKC
F6ZQj/+22XCOxp18hEcK1AG/jJAQIU4zoonqss0XSpkx4SSQPlhxs6xgP+vXU26OzFDuJOvpGcyh
t24ooocgPo5dU8+ZP11V2L/q4w7O6OeSa6/bzNzFfHU3EaHRBlAVhhq3NPBbYUt5t5IygyPzZg06
+oX+nDq/GPhwyVcSSIXJwPi9jQ9eCYlbw80I/6NbI3M5NWgMfrZcOAv14GMQsL2WARu5o4w63Rbt
uyGuvEDv02PpZhQe7xuKIcgnPD3CfsSbetNaYmxkP5VTmx0MTbmkhr8PpaJR14z/L+IpSrlHEZpB
5DsltRPbeCEI2OZsF+R5aTorHSBwgkzuDjPz8YyeDJrYbGu7JXBGqmAfhJtl+0Jt7OTPiIJEIttA
/1+pmOHZEo1m/7ZWNh3i44hOUzWDWzq2cv01lNmA8i72f4ktaZbO+Elb6Em/Bvc6NgiEqvCFHgVT
icsQVfjShT0vWcUIJoP0E82txWvZe+zgrfUXviFnfshroRn2tZD/33zni1PO3rGMwv2VNl0M7akI
/dVGI7ZUv6y1oZfcB3LdQLRP1lwynyb+Oosg/J0k4j3Mj6CaBo4ugxssJGe6xw+eDeQQd01Qa6Ly
2GniO5+0u6CvQH3+aKlK35hJOC9cLweWNQwZ/V9W7+r1NKXqfJOfykBHDON+gxiMQVxQztjXtRGP
FoiUekw+G+SkgR5hdkhuK4CPZbOxFOjxDRynGkinH3l8RN1ezNtQMqk0WxWEiCpW8RnMoOEyLFHR
lWlSrdSfrnGbfDaTdw5iAzYn67T7OdBPt0WQOQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_float_to_b24 is
  port (
    aclk : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of effects_loop_audio_fifo2stream_v2_0_0_float_to_b24 : entity is "float_to_b24,floating_point_v7_1_8,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of effects_loop_audio_fifo2stream_v2_0_0_float_to_b24 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_float_to_b24 : entity is "float_to_b24";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of effects_loop_audio_fifo2stream_v2_0_0_float_to_b24 : entity is "floating_point_v7_1_8,Vivado 2019.1";
end effects_loop_audio_fifo2stream_v2_0_0_float_to_b24;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_float_to_b24 is
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_A : integer;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_S : integer;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_S of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 0;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 0;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 1;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ADD : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ADD of U0 : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_SUB : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_SUB of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 7;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 0;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 23;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 24;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 24;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 4;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk_intf CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF S_AXIS_OPERATION:M_AXIS_RESULT:S_AXIS_C:S_AXIS_B:S_AXIS_A, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_result_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TVALID";
  attribute X_INTERFACE_PARAMETER of m_axis_result_tvalid : signal is "XIL_INTERFACENAME M_AXIS_RESULT, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_a_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_A TREADY";
  attribute X_INTERFACE_INFO of s_axis_a_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_A TVALID";
  attribute X_INTERFACE_PARAMETER of s_axis_a_tvalid : signal is "XIL_INTERFACENAME S_AXIS_A, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_result_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TDATA";
  attribute X_INTERFACE_INFO of s_axis_a_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_A TDATA";
begin
U0: entity work.effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8
     port map (
      aclk => aclk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(23 downto 0) => m_axis_result_tdata(23 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => m_axis_result_tvalid,
      s_axis_a_tdata(31 downto 0) => s_axis_a_tdata(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => s_axis_a_tready,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => s_axis_a_tvalid,
      s_axis_b_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '0',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is -21;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 23;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 24;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 24;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 23;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 24;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 24;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 23;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 24;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 24;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_A : integer;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_A of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_S : integer;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_S of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 1;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ADD : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ADD of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_SUB : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_SUB of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 7;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 1;
  attribute C_RATE : integer;
  attribute C_RATE of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 4;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ : entity is "floating_point_v7_1_8";
end \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_synth_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_i_synth_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_i_synth_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_i_synth_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_i_synth_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB of i_synth : label is 0;
  attribute C_ACCUM_LSB of i_synth : label is -21;
  attribute C_ACCUM_MSB of i_synth : label is 32;
  attribute C_A_FRACTION_WIDTH of i_synth : label is 23;
  attribute C_A_TDATA_WIDTH of i_synth : label is 24;
  attribute C_A_TUSER_WIDTH of i_synth : label is 1;
  attribute C_A_WIDTH of i_synth : label is 24;
  attribute C_BRAM_USAGE of i_synth : label is 0;
  attribute C_B_FRACTION_WIDTH of i_synth : label is 23;
  attribute C_B_TDATA_WIDTH of i_synth : label is 24;
  attribute C_B_TUSER_WIDTH of i_synth : label is 1;
  attribute C_B_WIDTH of i_synth : label is 24;
  attribute C_COMPARE_OPERATION of i_synth : label is 8;
  attribute C_C_FRACTION_WIDTH of i_synth : label is 23;
  attribute C_C_TDATA_WIDTH of i_synth : label is 24;
  attribute C_C_TUSER_WIDTH of i_synth : label is 1;
  attribute C_C_WIDTH of i_synth : label is 24;
  attribute C_FIXED_DATA_UNSIGNED of i_synth : label is 0;
  attribute C_HAS_ABSOLUTE of i_synth : label is 0;
  attribute C_HAS_ACCUMULATOR_A of i_synth : label is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_A of i_synth : label is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_S of i_synth : label is 0;
  attribute C_HAS_ACCUMULATOR_S of i_synth : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of i_synth : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW of i_synth : label is 0;
  attribute C_HAS_ACLKEN of i_synth : label is 0;
  attribute C_HAS_ADD of i_synth : label is 0;
  attribute C_HAS_ARESETN of i_synth : label is 0;
  attribute C_HAS_A_TLAST of i_synth : label is 0;
  attribute C_HAS_A_TUSER of i_synth : label is 0;
  attribute C_HAS_B of i_synth : label is 0;
  attribute C_HAS_B_TLAST of i_synth : label is 0;
  attribute C_HAS_B_TUSER of i_synth : label is 0;
  attribute C_HAS_C of i_synth : label is 0;
  attribute C_HAS_COMPARE of i_synth : label is 0;
  attribute C_HAS_C_TLAST of i_synth : label is 0;
  attribute C_HAS_C_TUSER of i_synth : label is 0;
  attribute C_HAS_DIVIDE of i_synth : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO of i_synth : label is 0;
  attribute C_HAS_EXPONENTIAL of i_synth : label is 0;
  attribute C_HAS_FIX_TO_FLT of i_synth : label is 1;
  attribute C_HAS_FLT_TO_FIX of i_synth : label is 0;
  attribute C_HAS_FLT_TO_FLT of i_synth : label is 0;
  attribute C_HAS_FMA of i_synth : label is 0;
  attribute C_HAS_FMS of i_synth : label is 0;
  attribute C_HAS_INVALID_OP of i_synth : label is 0;
  attribute C_HAS_LOGARITHM of i_synth : label is 0;
  attribute C_HAS_MULTIPLY of i_synth : label is 0;
  attribute C_HAS_OPERATION of i_synth : label is 0;
  attribute C_HAS_OPERATION_TLAST of i_synth : label is 0;
  attribute C_HAS_OPERATION_TUSER of i_synth : label is 0;
  attribute C_HAS_OVERFLOW of i_synth : label is 0;
  attribute C_HAS_RECIP of i_synth : label is 0;
  attribute C_HAS_RECIP_SQRT of i_synth : label is 0;
  attribute C_HAS_RESULT_TLAST of i_synth : label is 0;
  attribute C_HAS_RESULT_TUSER of i_synth : label is 0;
  attribute C_HAS_SQRT of i_synth : label is 0;
  attribute C_HAS_SUBTRACT of i_synth : label is 0;
  attribute C_HAS_UNDERFLOW of i_synth : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A of i_synth : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S of i_synth : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ADD of i_synth : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_SUB of i_synth : label is 0;
  attribute C_LATENCY of i_synth : label is 7;
  attribute C_MULT_USAGE of i_synth : label is 0;
  attribute C_OPERATION_TDATA_WIDTH of i_synth : label is 8;
  attribute C_OPERATION_TUSER_WIDTH of i_synth : label is 1;
  attribute C_OPTIMIZATION of i_synth : label is 1;
  attribute C_RATE of i_synth : label is 1;
  attribute C_RESULT_FRACTION_WIDTH of i_synth : label is 24;
  attribute C_RESULT_TDATA_WIDTH of i_synth : label is 32;
  attribute C_RESULT_TUSER_WIDTH of i_synth : label is 1;
  attribute C_RESULT_WIDTH of i_synth : label is 32;
  attribute C_THROTTLE_SCHEME of i_synth : label is 4;
  attribute C_TLAST_RESOLUTION of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
  m_axis_result_tlast <= \<const0>\;
  m_axis_result_tuser(0) <= \<const0>\;
  s_axis_b_tready <= \<const0>\;
  s_axis_c_tready <= \<const0>\;
  s_axis_operation_tready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_synth: entity work.\effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8_viv__parameterized1\
     port map (
      aclk => aclk,
      aclken => '0',
      aresetn => '0',
      m_axis_result_tdata(31 downto 0) => m_axis_result_tdata(31 downto 0),
      m_axis_result_tlast => NLW_i_synth_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_i_synth_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => m_axis_result_tvalid,
      s_axis_a_tdata(23 downto 0) => s_axis_a_tdata(23 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => s_axis_a_tready,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => s_axis_a_tvalid,
      s_axis_b_tdata(23 downto 0) => B"000000000000000000000000",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_i_synth_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '0',
      s_axis_c_tdata(23 downto 0) => B"000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_i_synth_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_i_synth_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_memory is
  port (
    sel_pipe : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_memory : entity is "memory";
end effects_loop_audio_fifo2stream_v2_0_0_memory;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_memory is
  signal dout_mem : STD_LOGIC_VECTOR ( 47 downto 4 );
  signal \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3
     port map (
      D(47 downto 4) => dout_mem(47 downto 4),
      D(3 downto 0) => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(47 downto 0) => din(47 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => sel_pipe,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      srst => srst
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(0),
      Q => dout(0),
      R => srst
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(10),
      Q => dout(10),
      R => srst
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(11),
      Q => dout(11),
      R => srst
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(12),
      Q => dout(12),
      R => srst
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(13),
      Q => dout(13),
      R => srst
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(14),
      Q => dout(14),
      R => srst
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(15),
      Q => dout(15),
      R => srst
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(16),
      Q => dout(16),
      R => srst
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(17),
      Q => dout(17),
      R => srst
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(18),
      Q => dout(18),
      R => srst
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(19),
      Q => dout(19),
      R => srst
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(1),
      Q => dout(1),
      R => srst
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(20),
      Q => dout(20),
      R => srst
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(21),
      Q => dout(21),
      R => srst
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(22),
      Q => dout(22),
      R => srst
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(23),
      Q => dout(23),
      R => srst
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(24),
      Q => dout(24),
      R => srst
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(25),
      Q => dout(25),
      R => srst
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(26),
      Q => dout(26),
      R => srst
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(27),
      Q => dout(27),
      R => srst
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(28),
      Q => dout(28),
      R => srst
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(29),
      Q => dout(29),
      R => srst
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(2),
      Q => dout(2),
      R => srst
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(30),
      Q => dout(30),
      R => srst
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(31),
      Q => dout(31),
      R => srst
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(32),
      Q => dout(32),
      R => srst
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(33),
      Q => dout(33),
      R => srst
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(34),
      Q => dout(34),
      R => srst
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(35),
      Q => dout(35),
      R => srst
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(36),
      Q => dout(36),
      R => srst
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(37),
      Q => dout(37),
      R => srst
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(38),
      Q => dout(38),
      R => srst
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(39),
      Q => dout(39),
      R => srst
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(3),
      Q => dout(3),
      R => srst
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(40),
      Q => dout(40),
      R => srst
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(41),
      Q => dout(41),
      R => srst
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(42),
      Q => dout(42),
      R => srst
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(43),
      Q => dout(43),
      R => srst
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(44),
      Q => dout(44),
      R => srst
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(45),
      Q => dout(45),
      R => srst
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(46),
      Q => dout(46),
      R => srst
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(47),
      Q => dout(47),
      R => srst
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(4),
      Q => dout(4),
      R => srst
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(5),
      Q => dout(5),
      R => srst
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(6),
      Q => dout(6),
      R => srst
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(7),
      Q => dout(7),
      R => srst
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(8),
      Q => dout(8),
      R => srst
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(9),
      Q => dout(9),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_memory_8 is
  port (
    sel_pipe : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_memory_8 : entity is "memory";
end effects_loop_audio_fifo2stream_v2_0_0_memory_8;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_memory_8 is
  signal dout_mem : STD_LOGIC_VECTOR ( 47 downto 4 );
  signal \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_9
     port map (
      D(47 downto 4) => dout_mem(47 downto 4),
      D(3 downto 0) => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(47 downto 0) => din(47 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => sel_pipe,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      srst => srst
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(0),
      Q => dout(0),
      R => srst
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(10),
      Q => dout(10),
      R => srst
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(11),
      Q => dout(11),
      R => srst
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(12),
      Q => dout(12),
      R => srst
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(13),
      Q => dout(13),
      R => srst
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(14),
      Q => dout(14),
      R => srst
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(15),
      Q => dout(15),
      R => srst
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(16),
      Q => dout(16),
      R => srst
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(17),
      Q => dout(17),
      R => srst
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(18),
      Q => dout(18),
      R => srst
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(19),
      Q => dout(19),
      R => srst
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(1),
      Q => dout(1),
      R => srst
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(20),
      Q => dout(20),
      R => srst
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(21),
      Q => dout(21),
      R => srst
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(22),
      Q => dout(22),
      R => srst
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(23),
      Q => dout(23),
      R => srst
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(24),
      Q => dout(24),
      R => srst
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(25),
      Q => dout(25),
      R => srst
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(26),
      Q => dout(26),
      R => srst
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(27),
      Q => dout(27),
      R => srst
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(28),
      Q => dout(28),
      R => srst
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(29),
      Q => dout(29),
      R => srst
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(2),
      Q => dout(2),
      R => srst
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(30),
      Q => dout(30),
      R => srst
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(31),
      Q => dout(31),
      R => srst
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(32),
      Q => dout(32),
      R => srst
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(33),
      Q => dout(33),
      R => srst
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(34),
      Q => dout(34),
      R => srst
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(35),
      Q => dout(35),
      R => srst
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(36),
      Q => dout(36),
      R => srst
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(37),
      Q => dout(37),
      R => srst
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(38),
      Q => dout(38),
      R => srst
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(39),
      Q => dout(39),
      R => srst
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(3),
      Q => dout(3),
      R => srst
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(40),
      Q => dout(40),
      R => srst
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(41),
      Q => dout(41),
      R => srst
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(42),
      Q => dout(42),
      R => srst
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(43),
      Q => dout(43),
      R => srst
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(44),
      Q => dout(44),
      R => srst
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(45),
      Q => dout(45),
      R => srst
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(46),
      Q => dout(46),
      R => srst
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(47),
      Q => dout(47),
      R => srst
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(4),
      Q => dout(4),
      R => srst
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(5),
      Q => dout(5),
      R => srst
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(6),
      Q => dout(6),
      R => srst
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(7),
      Q => dout(7),
      R => srst
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(8),
      Q => dout(8),
      R => srst
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(9),
      Q => dout(9),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_memory__parameterized0\ is
  port (
    sel_pipe : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_memory__parameterized0\ : entity is "memory";
end \effects_loop_audio_fifo2stream_v2_0_0_memory__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_memory__parameterized0\ is
  signal dout_mem : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3__parameterized1\
     port map (
      D(63 downto 2) => dout_mem(63 downto 2),
      D(1 downto 0) => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => sel_pipe,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(0),
      Q => dout(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(10),
      Q => dout(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(11),
      Q => dout(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(12),
      Q => dout(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(13),
      Q => dout(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(14),
      Q => dout(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(15),
      Q => dout(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(16),
      Q => dout(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(17),
      Q => dout(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(18),
      Q => dout(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(19),
      Q => dout(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(1),
      Q => dout(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(20),
      Q => dout(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(21),
      Q => dout(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(22),
      Q => dout(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(23),
      Q => dout(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(24),
      Q => dout(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(25),
      Q => dout(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(26),
      Q => dout(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(27),
      Q => dout(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(28),
      Q => dout(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(29),
      Q => dout(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(2),
      Q => dout(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(30),
      Q => dout(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(31),
      Q => dout(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(32),
      Q => dout(32),
      R => '0'
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(33),
      Q => dout(33),
      R => '0'
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(34),
      Q => dout(34),
      R => '0'
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(35),
      Q => dout(35),
      R => '0'
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(36),
      Q => dout(36),
      R => '0'
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(37),
      Q => dout(37),
      R => '0'
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(38),
      Q => dout(38),
      R => '0'
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(39),
      Q => dout(39),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(3),
      Q => dout(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(40),
      Q => dout(40),
      R => '0'
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(41),
      Q => dout(41),
      R => '0'
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(42),
      Q => dout(42),
      R => '0'
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(43),
      Q => dout(43),
      R => '0'
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(44),
      Q => dout(44),
      R => '0'
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(45),
      Q => dout(45),
      R => '0'
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(46),
      Q => dout(46),
      R => '0'
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(47),
      Q => dout(47),
      R => '0'
    );
\goreg_bm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(48),
      Q => dout(48),
      R => '0'
    );
\goreg_bm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(49),
      Q => dout(49),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(4),
      Q => dout(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(50),
      Q => dout(50),
      R => '0'
    );
\goreg_bm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(51),
      Q => dout(51),
      R => '0'
    );
\goreg_bm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(52),
      Q => dout(52),
      R => '0'
    );
\goreg_bm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(53),
      Q => dout(53),
      R => '0'
    );
\goreg_bm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(54),
      Q => dout(54),
      R => '0'
    );
\goreg_bm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(55),
      Q => dout(55),
      R => '0'
    );
\goreg_bm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(56),
      Q => dout(56),
      R => '0'
    );
\goreg_bm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(57),
      Q => dout(57),
      R => '0'
    );
\goreg_bm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(58),
      Q => dout(58),
      R => '0'
    );
\goreg_bm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(59),
      Q => dout(59),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(5),
      Q => dout(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(60),
      Q => dout(60),
      R => '0'
    );
\goreg_bm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(61),
      Q => dout(61),
      R => '0'
    );
\goreg_bm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(62),
      Q => dout(62),
      R => '0'
    );
\goreg_bm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(63),
      Q => dout(63),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(6),
      Q => dout(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(7),
      Q => dout(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(8),
      Q => dout(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_memory__parameterized0_78\ is
  port (
    sel_pipe : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_memory__parameterized0_78\ : entity is "memory";
end \effects_loop_audio_fifo2stream_v2_0_0_memory__parameterized0_78\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_memory__parameterized0_78\ is
  signal dout_mem : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3__parameterized1_79\
     port map (
      D(63 downto 2) => dout_mem(63 downto 2),
      D(1 downto 0) => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      Q(12 downto 0) => Q(12 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      ena_array(1 downto 0) => ena_array(1 downto 0),
      enb_array(1 downto 0) => enb_array(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => sel_pipe,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0\ => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(0),
      Q => dout(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(10),
      Q => dout(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(11),
      Q => dout(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(12),
      Q => dout(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(13),
      Q => dout(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(14),
      Q => dout(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(15),
      Q => dout(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(16),
      Q => dout(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(17),
      Q => dout(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(18),
      Q => dout(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(19),
      Q => dout(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\(1),
      Q => dout(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(20),
      Q => dout(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(21),
      Q => dout(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(22),
      Q => dout(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(23),
      Q => dout(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(24),
      Q => dout(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(25),
      Q => dout(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(26),
      Q => dout(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(27),
      Q => dout(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(28),
      Q => dout(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(29),
      Q => dout(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(2),
      Q => dout(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(30),
      Q => dout(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(31),
      Q => dout(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(32),
      Q => dout(32),
      R => '0'
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(33),
      Q => dout(33),
      R => '0'
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(34),
      Q => dout(34),
      R => '0'
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(35),
      Q => dout(35),
      R => '0'
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(36),
      Q => dout(36),
      R => '0'
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(37),
      Q => dout(37),
      R => '0'
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(38),
      Q => dout(38),
      R => '0'
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(39),
      Q => dout(39),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(3),
      Q => dout(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(40),
      Q => dout(40),
      R => '0'
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(41),
      Q => dout(41),
      R => '0'
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(42),
      Q => dout(42),
      R => '0'
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(43),
      Q => dout(43),
      R => '0'
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(44),
      Q => dout(44),
      R => '0'
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(45),
      Q => dout(45),
      R => '0'
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(46),
      Q => dout(46),
      R => '0'
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(47),
      Q => dout(47),
      R => '0'
    );
\goreg_bm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(48),
      Q => dout(48),
      R => '0'
    );
\goreg_bm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(49),
      Q => dout(49),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(4),
      Q => dout(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(50),
      Q => dout(50),
      R => '0'
    );
\goreg_bm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(51),
      Q => dout(51),
      R => '0'
    );
\goreg_bm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(52),
      Q => dout(52),
      R => '0'
    );
\goreg_bm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(53),
      Q => dout(53),
      R => '0'
    );
\goreg_bm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(54),
      Q => dout(54),
      R => '0'
    );
\goreg_bm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(55),
      Q => dout(55),
      R => '0'
    );
\goreg_bm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(56),
      Q => dout(56),
      R => '0'
    );
\goreg_bm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(57),
      Q => dout(57),
      R => '0'
    );
\goreg_bm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(58),
      Q => dout(58),
      R => '0'
    );
\goreg_bm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(59),
      Q => dout(59),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(5),
      Q => dout(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(60),
      Q => dout(60),
      R => '0'
    );
\goreg_bm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(61),
      Q => dout(61),
      R => '0'
    );
\goreg_bm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(62),
      Q => dout(62),
      R => '0'
    );
\goreg_bm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(63),
      Q => dout(63),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(6),
      Q => dout(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(7),
      Q => dout(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(8),
      Q => dout(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mem(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_b24_to_float is
  port (
    aclk : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of effects_loop_audio_fifo2stream_v2_0_0_b24_to_float : entity is "b24_to_float,floating_point_v7_1_8,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of effects_loop_audio_fifo2stream_v2_0_0_b24_to_float : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_b24_to_float : entity is "b24_to_float";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of effects_loop_audio_fifo2stream_v2_0_0_b24_to_float : entity is "floating_point_v7_1_8,Vivado 2019.1";
end effects_loop_audio_fifo2stream_v2_0_0_b24_to_float;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_b24_to_float is
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 0;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -21;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 23;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 24;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 24;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 23;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 24;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 24;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 23;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 24;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 24;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_A : integer;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_S : integer;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_S of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 0;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 0;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 1;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ADD : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ADD of U0 : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_SUB : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_SUB of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 7;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 0;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 4;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk_intf CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF S_AXIS_OPERATION:M_AXIS_RESULT:S_AXIS_C:S_AXIS_B:S_AXIS_A, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_result_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TVALID";
  attribute X_INTERFACE_PARAMETER of m_axis_result_tvalid : signal is "XIL_INTERFACENAME M_AXIS_RESULT, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_a_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_A TREADY";
  attribute X_INTERFACE_INFO of s_axis_a_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_A TVALID";
  attribute X_INTERFACE_PARAMETER of s_axis_a_tvalid : signal is "XIL_INTERFACENAME S_AXIS_A, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_result_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TDATA";
  attribute X_INTERFACE_INFO of s_axis_a_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_A TDATA";
begin
U0: entity work.\effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1\
     port map (
      aclk => aclk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => m_axis_result_tdata(31 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => m_axis_result_tvalid,
      s_axis_a_tdata(23 downto 0) => s_axis_a_tdata(23 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => s_axis_a_tready,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => s_axis_a_tvalid,
      s_axis_b_tdata(23 downto 0) => B"000000000000000000000000",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '0',
      s_axis_c_tdata(23 downto 0) => B"000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    underflow : out STD_LOGIC;
    overflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo is
  signal \^valid\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd_n_47\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_48\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_38\ : STD_LOGIC;
  signal \gr1.gdcf.dc/cntr_en__0\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal sel_pipe : STD_LOGIC;
begin
  VALID <= \^valid\;
\gntv_or_sync_fifo.gl0.rd\: entity work.effects_loop_audio_fifo2stream_v2_0_0_rd_logic
     port map (
      D(0) => rd_pntr_plus1(12),
      E(0) => p_5_out,
      Q(12 downto 0) => p_0_out(12 downto 0),
      VALID => \^valid\,
      clk => clk,
      \cntr_en__0\ => \gr1.gdcf.dc/cntr_en__0\,
      data_count(13 downto 0) => data_count(13 downto 0),
      empty => empty,
      enb_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\(1 downto 0),
      \gc0.count_d1_reg[12]\ => \gntv_or_sync_fifo.gl0.rd_n_48\,
      \gmux.gm[5].gms.ms\(11 downto 0) => p_11_out(11 downto 0),
      \gmux.gm[5].gms.ms_0\(11 downto 0) => p_12_out(11 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      p_7_out => p_7_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_47\,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_33\,
      ram_empty_i_reg_0(0) => \grss.rsts/c2/v1_reg\(6),
      rd_en => rd_en,
      sel_pipe => sel_pipe,
      srst => srst,
      underflow => underflow,
      v1_reg(5 downto 0) => \gwss.wsts/c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \gwss.wsts/c1/v1_reg\(5 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.effects_loop_audio_fifo2stream_v2_0_0_wr_logic
     port map (
      D(11 downto 0) => p_12_out(11 downto 0),
      FIFOTX_WR_EN_reg => \gntv_or_sync_fifo.gl0.wr_n_32\,
      FIFOTX_WR_EN_reg_0(1) => \gntv_or_sync_fifo.gl0.wr_n_36\,
      FIFOTX_WR_EN_reg_0(0) => \gntv_or_sync_fifo.gl0.wr_n_37\,
      FIFOTX_WR_EN_reg_1(0) => \gntv_or_sync_fifo.gl0.wr_n_38\,
      Q(12 downto 0) => p_11_out(12 downto 0),
      VALID => \^valid\,
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_34\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_35\,
      clk => clk,
      \cntr_en__0\ => \gr1.gdcf.dc/cntr_en__0\,
      ena_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\(1 downto 0),
      full => full,
      \gcc0.gc0.count_d1_reg[12]\(0) => \grss.rsts/c2/v1_reg\(6),
      \gcc0.gc0.count_d1_reg[12]_0\ => \gntv_or_sync_fifo.gl0.wr_n_33\,
      \gmux.gm[6].gms.ms\(5 downto 0) => \gwss.wsts/c0/v1_reg\(5 downto 0),
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gwss.wsts/c1/v1_reg\(5 downto 0),
      \gmux.gm[6].gms.ms_1\(0) => p_0_out(12),
      \gmux.gm[6].gms.ms_2\(0) => rd_pntr_plus1(12),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      overflow => overflow,
      p_7_out => p_7_out,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.effects_loop_audio_fifo2stream_v2_0_0_memory
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \gntv_or_sync_fifo.gl0.rd_n_47\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0) => p_0_out(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1) => \gntv_or_sync_fifo.gl0.wr_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \gntv_or_sync_fifo.gl0.wr_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \gntv_or_sync_fifo.gl0.wr_n_38\,
      E(0) => p_5_out,
      Q(12 downto 0) => p_11_out(12 downto 0),
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_34\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_35\,
      clk => clk,
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      ena_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\(1 downto 0),
      enb_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_48\,
      sel_pipe => sel_pipe,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo_5 is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    underflow : out STD_LOGIC;
    overflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo_5 : entity is "fifo_generator_ramfifo";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo_5;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo_5 is
  signal \^valid\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd_n_47\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_48\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_38\ : STD_LOGIC;
  signal \gr1.gdcf.dc/cntr_en__0\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal sel_pipe : STD_LOGIC;
begin
  VALID <= \^valid\;
\gntv_or_sync_fifo.gl0.rd\: entity work.effects_loop_audio_fifo2stream_v2_0_0_rd_logic_6
     port map (
      D(0) => rd_pntr_plus1(12),
      E(0) => p_5_out,
      Q(12 downto 0) => p_0_out(12 downto 0),
      VALID => \^valid\,
      clk => clk,
      \cntr_en__0\ => \gr1.gdcf.dc/cntr_en__0\,
      data_count(13 downto 0) => data_count(13 downto 0),
      empty => empty,
      enb_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\(1 downto 0),
      \gc0.count_d1_reg[12]\ => \gntv_or_sync_fifo.gl0.rd_n_48\,
      \gmux.gm[5].gms.ms\(11 downto 0) => p_11_out(11 downto 0),
      \gmux.gm[5].gms.ms_0\(11 downto 0) => p_12_out(11 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      p_7_out => p_7_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_47\,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_33\,
      ram_empty_i_reg_0(0) => \grss.rsts/c2/v1_reg\(6),
      rd_en => rd_en,
      sel_pipe => sel_pipe,
      srst => srst,
      underflow => underflow,
      v1_reg(5 downto 0) => \gwss.wsts/c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \gwss.wsts/c1/v1_reg\(5 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.effects_loop_audio_fifo2stream_v2_0_0_wr_logic_7
     port map (
      D(11 downto 0) => p_12_out(11 downto 0),
      Q(12 downto 0) => p_11_out(12 downto 0),
      VALID => \^valid\,
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_34\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_35\,
      clk => clk,
      \cntr_en__0\ => \gr1.gdcf.dc/cntr_en__0\,
      ena_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\(1 downto 0),
      full => full,
      \gcc0.gc0.count_d1_reg[12]\(0) => \grss.rsts/c2/v1_reg\(6),
      \gcc0.gc0.count_d1_reg[12]_0\ => \gntv_or_sync_fifo.gl0.wr_n_33\,
      \gmux.gm[6].gms.ms\(5 downto 0) => \gwss.wsts/c0/v1_reg\(5 downto 0),
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gwss.wsts/c1/v1_reg\(5 downto 0),
      \gmux.gm[6].gms.ms_1\(0) => p_0_out(12),
      \gmux.gm[6].gms.ms_2\(0) => rd_pntr_plus1(12),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      overflow => overflow,
      p_7_out => p_7_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_32\,
      ram_full_fb_i_reg_0(1) => \gntv_or_sync_fifo.gl0.wr_n_36\,
      ram_full_fb_i_reg_0(0) => \gntv_or_sync_fifo.gl0.wr_n_37\,
      ram_full_fb_i_reg_1(0) => \gntv_or_sync_fifo.gl0.wr_n_38\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.effects_loop_audio_fifo2stream_v2_0_0_memory_8
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \gntv_or_sync_fifo.gl0.rd_n_47\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(12 downto 0) => p_0_out(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1) => \gntv_or_sync_fifo.gl0.wr_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \gntv_or_sync_fifo.gl0.wr_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \gntv_or_sync_fifo.gl0.wr_n_38\,
      E(0) => p_5_out,
      Q(12 downto 0) => p_11_out(12 downto 0),
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_34\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_35\,
      clk => clk,
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      ena_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\(1 downto 0),
      enb_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_48\,
      sel_pipe => sel_pipe,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo__parameterized0\ is
  signal \^valid\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd_n_46\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_47\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_38\ : STD_LOGIC;
  signal \gr1.gdcf.dc/cntr_en__0\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal sel_pipe : STD_LOGIC;
begin
  VALID <= \^valid\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_rd_logic__parameterized0\
     port map (
      D(0) => rd_pntr_plus1(12),
      E(0) => p_5_out,
      Q(12 downto 0) => p_0_out(12 downto 0),
      VALID => \^valid\,
      clk => clk,
      \cntr_en__0\ => \gr1.gdcf.dc/cntr_en__0\,
      data_count(13 downto 0) => data_count(13 downto 0),
      empty => empty,
      enb_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\(1 downto 0),
      \gc0.count_d1_reg[12]\ => \gntv_or_sync_fifo.gl0.rd_n_47\,
      \gmux.gm[5].gms.ms\(11 downto 0) => p_11_out(11 downto 0),
      \gmux.gm[5].gms.ms_0\(11 downto 0) => p_12_out(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_46\,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      p_7_out => p_7_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_32\,
      ram_empty_i_reg_0(0) => \grss.rsts/c2/v1_reg\(6),
      rd_en => rd_en,
      sel_pipe => sel_pipe,
      v1_reg(5 downto 0) => \gwss.wsts/c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \gwss.wsts/c1/v1_reg\(5 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_wr_logic__parameterized0\
     port map (
      D(11 downto 0) => p_12_out(11 downto 0),
      Q(12 downto 0) => p_11_out(12 downto 0),
      VALID => \^valid\,
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_33\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_34\,
      clk => clk,
      \cntr_en__0\ => \gr1.gdcf.dc/cntr_en__0\,
      ena_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\(1 downto 0),
      full => full,
      \gcc0.gc0.count_d1_reg[12]\(0) => \grss.rsts/c2/v1_reg\(6),
      \gcc0.gc0.count_d1_reg[12]_0\ => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \gmux.gm[6].gms.ms\(5 downto 0) => \gwss.wsts/c0/v1_reg\(5 downto 0),
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gwss.wsts/c1/v1_reg\(5 downto 0),
      \gmux.gm[6].gms.ms_1\(0) => p_0_out(12),
      \gmux.gm[6].gms.ms_2\(0) => rd_pntr_plus1(12),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      p_7_out => p_7_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_31\,
      ram_full_fb_i_reg_0(0) => \gntv_or_sync_fifo.gl0.wr_n_35\,
      ram_full_fb_i_reg_1(1) => \gntv_or_sync_fifo.gl0.wr_n_36\,
      ram_full_fb_i_reg_1(0) => \gntv_or_sync_fifo.gl0.wr_n_37\,
      ram_full_fb_i_reg_2(0) => \gntv_or_sync_fifo.gl0.wr_n_38\,
      rd_en => rd_en,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_memory__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \gntv_or_sync_fifo.gl0.rd_n_46\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0) => p_0_out(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \gntv_or_sync_fifo.gl0.wr_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1) => \gntv_or_sync_fifo.gl0.wr_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \gntv_or_sync_fifo.gl0.wr_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \gntv_or_sync_fifo.gl0.wr_n_38\,
      E(0) => p_5_out,
      Q(12 downto 0) => p_11_out(12 downto 0),
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_33\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_34\,
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      ena_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\(1 downto 0),
      enb_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_47\,
      sel_pipe => sel_pipe
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo__parameterized0_75\ is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo__parameterized0_75\ : entity is "fifo_generator_ramfifo";
end \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo__parameterized0_75\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo__parameterized0_75\ is
  signal \^valid\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd_n_46\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_47\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_38\ : STD_LOGIC;
  signal \gr1.gdcf.dc/cntr_en__0\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal sel_pipe : STD_LOGIC;
begin
  VALID <= \^valid\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_rd_logic__parameterized0_76\
     port map (
      D(0) => rd_pntr_plus1(12),
      E(0) => p_5_out,
      Q(12 downto 0) => p_0_out(12 downto 0),
      VALID => \^valid\,
      clk => clk,
      \cntr_en__0\ => \gr1.gdcf.dc/cntr_en__0\,
      data_count(13 downto 0) => data_count(13 downto 0),
      empty => empty,
      enb_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\(1 downto 0),
      \gc0.count_d1_reg[12]\ => \gntv_or_sync_fifo.gl0.rd_n_47\,
      \gmux.gm[5].gms.ms\(11 downto 0) => p_11_out(11 downto 0),
      \gmux.gm[5].gms.ms_0\(11 downto 0) => p_12_out(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_46\,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      p_7_out => p_7_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_32\,
      ram_empty_i_reg_0(0) => \grss.rsts/c2/v1_reg\(6),
      rd_en => rd_en,
      sel_pipe => sel_pipe,
      v1_reg(5 downto 0) => \gwss.wsts/c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \gwss.wsts/c1/v1_reg\(5 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_wr_logic__parameterized0_77\
     port map (
      D(11 downto 0) => p_12_out(11 downto 0),
      Q(12 downto 0) => p_11_out(12 downto 0),
      VALID => \^valid\,
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_33\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_34\,
      clk => clk,
      \cntr_en__0\ => \gr1.gdcf.dc/cntr_en__0\,
      ena_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\(1 downto 0),
      full => full,
      \gcc0.gc0.count_d1_reg[12]\(0) => \grss.rsts/c2/v1_reg\(6),
      \gcc0.gc0.count_d1_reg[12]_0\ => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \gmux.gm[6].gms.ms\(5 downto 0) => \gwss.wsts/c0/v1_reg\(5 downto 0),
      \gmux.gm[6].gms.ms_0\(5 downto 0) => \gwss.wsts/c1/v1_reg\(5 downto 0),
      \gmux.gm[6].gms.ms_1\(0) => p_0_out(12),
      \gmux.gm[6].gms.ms_2\(0) => rd_pntr_plus1(12),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      p_7_out => p_7_out,
      rd_en => rd_en,
      rx_l_r_float_wr_en_reg => \gntv_or_sync_fifo.gl0.wr_n_31\,
      rx_l_r_float_wr_en_reg_0(0) => \gntv_or_sync_fifo.gl0.wr_n_35\,
      rx_l_r_float_wr_en_reg_1(1) => \gntv_or_sync_fifo.gl0.wr_n_36\,
      rx_l_r_float_wr_en_reg_1(0) => \gntv_or_sync_fifo.gl0.wr_n_37\,
      rx_l_r_float_wr_en_reg_2(0) => \gntv_or_sync_fifo.gl0.wr_n_38\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_memory__parameterized0_78\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \gntv_or_sync_fifo.gl0.rd_n_46\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\(12 downto 0) => p_0_out(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \gntv_or_sync_fifo.gl0.wr_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1) => \gntv_or_sync_fifo.gl0.wr_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \gntv_or_sync_fifo.gl0.wr_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \gntv_or_sync_fifo.gl0.wr_n_38\,
      E(0) => p_5_out,
      Q(12 downto 0) => p_11_out(12 downto 0),
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_33\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_34\,
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      ena_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\(1 downto 0),
      enb_array(1 downto 0) => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_47\,
      sel_pipe => sel_pipe
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    underflow : out STD_LOGIC;
    overflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top : entity is "fifo_generator_top";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top is
begin
\grf.rf\: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo
     port map (
      VALID => VALID,
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      empty => empty,
      full => full,
      overflow => overflow,
      rd_en => rd_en,
      srst => srst,
      underflow => underflow,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top_4 is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    underflow : out STD_LOGIC;
    overflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top_4 : entity is "fifo_generator_top";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top_4;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top_4 is
begin
\grf.rf\: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo_5
     port map (
      VALID => VALID,
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      empty => empty,
      full => full,
      overflow => overflow,
      rd_en => rd_en,
      srst => srst,
      underflow => underflow,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo__parameterized0\
     port map (
      VALID => VALID,
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top__parameterized0_74\ is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top__parameterized0_74\ : entity is "fifo_generator_top";
end \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top__parameterized0_74\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top__parameterized0_74\ is
begin
\grf.rf\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo__parameterized0_75\
     port map (
      VALID => VALID,
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    underflow : out STD_LOGIC;
    overflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth : entity is "fifo_generator_v13_2_4_synth";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth is
begin
\gconvfifo.rf\: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top
     port map (
      VALID => VALID,
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      empty => empty,
      full => full,
      overflow => overflow,
      rd_en => rd_en,
      srst => srst,
      underflow => underflow,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth_3 is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    underflow : out STD_LOGIC;
    overflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth_3 : entity is "fifo_generator_v13_2_4_synth";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth_3;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth_3 is
begin
\gconvfifo.rf\: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top_4
     port map (
      VALID => VALID,
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      empty => empty,
      full => full,
      overflow => overflow,
      rd_en => rd_en,
      srst => srst,
      underflow => underflow,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth__parameterized0\ : entity is "fifo_generator_v13_2_4_synth";
end \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth__parameterized0\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top__parameterized0\
     port map (
      VALID => VALID,
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth__parameterized0_73\ is
  port (
    empty : out STD_LOGIC;
    VALID : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth__parameterized0_73\ : entity is "fifo_generator_v13_2_4_synth";
end \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth__parameterized0_73\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth__parameterized0_73\ is
begin
\gconvfifo.rf\: entity work.\effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top__parameterized0_74\
     port map (
      VALID => VALID,
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 12 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 14;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 48;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 48;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is "8kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 8191;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 8190;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 14;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 8192;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 13;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 14;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 8192;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 13;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 : entity is "fifo_generator_v13_2_4";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(13) <= \<const0>\;
  rd_data_count(12) <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(13) <= \<const0>\;
  wr_data_count(12) <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth
     port map (
      VALID => valid,
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      empty => empty,
      full => full,
      overflow => overflow,
      rd_en => rd_en,
      srst => srst,
      underflow => underflow,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 12 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 14;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 48;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 48;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is "8kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 8191;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 8190;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 14;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 8192;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 13;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 14;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 8192;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 13;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ : entity is "fifo_generator_v13_2_4";
end \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(13) <= \<const0>\;
  rd_data_count(12) <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(13) <= \<const0>\;
  wr_data_count(12) <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth_3
     port map (
      VALID => valid,
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      empty => empty,
      full => full,
      overflow => overflow,
      rd_en => rd_en,
      srst => srst,
      underflow => underflow,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 12 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 14;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is "8kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 8191;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 8190;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 14;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 8192;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 13;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 14;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 8192;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 13;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ : entity is "fifo_generator_v13_2_4";
end \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(13) <= \<const0>\;
  rd_data_count(12) <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(13) <= \<const0>\;
  wr_data_count(12) <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth__parameterized0_73\
     port map (
      VALID => valid,
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 12 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 13 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 14;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is "8kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 8191;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 8190;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 14;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 8192;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 13;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 14;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 8192;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 13;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ : entity is "fifo_generator_v13_2_4";
end \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(13) <= \<const0>\;
  rd_data_count(12) <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(13) <= \<const0>\;
  wr_data_count(12) <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth__parameterized0\
     port map (
      VALID => valid,
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    full : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R : entity is "fifo_L_R,fifo_generator_v13_2_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R : entity is "fifo_L_R";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R : entity is "fifo_generator_v13_2_4,Vivado 2019.1";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 14;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 48;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 48;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 1;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "8kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 8191;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 8190;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 14;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 8192;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 13;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 14;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 8192;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 13;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => overflow,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(12 downto 0) => B"0000000000000",
      prog_empty_thresh_assert(12 downto 0) => B"0000000000000",
      prog_empty_thresh_negate(12 downto 0) => B"0000000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(12 downto 0) => B"0000000000000",
      prog_full_thresh_assert(12 downto 0) => B"0000000000000",
      prog_full_thresh_negate(12 downto 0) => B"0000000000000",
      rd_clk => '0',
      rd_data_count(13 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(13 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => valid,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(13 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(13 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R__xdcDup__1\ is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    full : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R__xdcDup__1\ : entity is "fifo_L_R,fifo_generator_v13_2_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R__xdcDup__1\ : entity is "fifo_L_R";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R__xdcDup__1\ : entity is "fifo_generator_v13_2_4,Vivado 2019.1";
end \effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R__xdcDup__1\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R__xdcDup__1\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 14;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 48;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 48;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 1;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "8kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 8191;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 8190;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 14;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 8192;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 13;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 14;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 8192;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 13;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => overflow,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(12 downto 0) => B"0000000000000",
      prog_empty_thresh_assert(12 downto 0) => B"0000000000000",
      prog_empty_thresh_negate(12 downto 0) => B"0000000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(12 downto 0) => B"0000000000000",
      prog_full_thresh_assert(12 downto 0) => B"0000000000000",
      prog_full_thresh_negate(12 downto 0) => B"0000000000000",
      rd_clk => '0',
      rd_data_count(13 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(13 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => valid,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(13 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(13 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float is
  port (
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float : entity is "fifo_L_R_float,fifo_generator_v13_2_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float : entity is "fifo_L_R_float";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float : entity is "fifo_generator_v13_2_4,Vivado 2019.1";
end effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 14;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "8kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 8191;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 8190;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 14;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 8192;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 13;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 14;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 8192;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 13;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(12 downto 0) => B"0000000000000",
      prog_empty_thresh_assert(12 downto 0) => B"0000000000000",
      prog_empty_thresh_negate(12 downto 0) => B"0000000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(12 downto 0) => B"0000000000000",
      prog_full_thresh_assert(12 downto 0) => B"0000000000000",
      prog_full_thresh_negate(12 downto 0) => B"0000000000000",
      rd_clk => '0',
      rd_data_count(13 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(13 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => valid,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(13 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(13 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float__xdcDup__1\ is
  port (
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float__xdcDup__1\ : entity is "fifo_L_R_float,fifo_generator_v13_2_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float__xdcDup__1\ : entity is "fifo_L_R_float";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float__xdcDup__1\ : entity is "fifo_generator_v13_2_4,Vivado 2019.1";
end \effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float__xdcDup__1\;

architecture STRUCTURE of \effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float__xdcDup__1\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 14;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "8kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 8191;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 8190;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 14;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 8192;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 13;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 14;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 8192;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 13;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(13 downto 0) => data_count(13 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(12 downto 0) => B"0000000000000",
      prog_empty_thresh_assert(12 downto 0) => B"0000000000000",
      prog_empty_thresh_negate(12 downto 0) => B"0000000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(12 downto 0) => B"0000000000000",
      prog_full_thresh_assert(12 downto 0) => B"0000000000000",
      prog_full_thresh_negate(12 downto 0) => B"0000000000000",
      rd_clk => '0',
      rd_data_count(13 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(13 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => valid,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(13 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(13 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_M00_AXIS is
  port (
    s_axis_a_tvalid : out STD_LOGIC;
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m00_axis_aclk : in STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m00_axis_aresetn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_M00_AXIS : entity is "audio_fifo2stream_v1_0_M00_AXIS";
end effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_M00_AXIS;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_M00_AXIS is
  signal EOL_OUT_i_1_n_0 : STD_LOGIC;
  signal EOL_OUT_i_2_n_0 : STD_LOGIC;
  signal EOL_OUT_i_3_n_0 : STD_LOGIC;
  signal EOL_OUT_i_4_n_0 : STD_LOGIC;
  signal EOL_OUT_i_5_n_0 : STD_LOGIC;
  signal FSM_sequential_b24tofloat_state_i_1_n_0 : STD_LOGIC;
  signal \b24tofloat_input_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \b24tofloat_input_data_reg_n_0_[9]\ : STD_LOGIC;
  signal b24tofloat_output_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal b24tofloat_output_valid : STD_LOGIC;
  signal b24tofloat_rdy : STD_LOGIC;
  signal b24tofloat_state : STD_LOGIC;
  signal b24tofloat_valid : STD_LOGIC;
  signal curr_out_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_out_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \curr_out_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \^m00_axis_tlast\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \read_pointer[9]_i_1_n_0\ : STD_LOGIC;
  signal \read_pointer[9]_i_3_n_0\ : STD_LOGIC;
  signal read_pointer_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rx_l_r_float_indata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[16]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[17]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[20]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[21]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[22]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[23]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[24]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[25]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[26]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[27]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[28]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[29]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[30]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[31]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[3]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[4]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[5]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[6]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[7]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[8]\ : STD_LOGIC;
  signal \rx_l_r_float_indata_reg_n_0_[9]\ : STD_LOGIC;
  signal rx_l_r_float_outdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal rx_l_r_float_rd_en : STD_LOGIC;
  signal rx_l_r_float_valid : STD_LOGIC;
  signal rx_l_r_float_wr_en : STD_LOGIC;
  signal rx_l_r_float_wr_en_reg_n_0 : STD_LOGIC;
  signal \^s_axis_a_tvalid\ : STD_LOGIC;
  signal NLW_rxfifo_float_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_rxfifo_float_full_UNCONNECTED : STD_LOGIC;
  signal NLW_rxfifo_float_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of EOL_OUT_i_4 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of FSM_sequential_b24tofloat_state_i_1 : label is "soft_lutpair44";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_b24tofloat_state_reg : label is "iSTATE:0,iSTATE0:1";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of b24_to_float_inst : label is "b24_to_float,floating_point_v7_1_8,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of b24_to_float_inst : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of b24_to_float_inst : label is "floating_point_v7_1_8,Vivado 2019.1";
  attribute SOFT_HLUTNM of b24tofloat_valid_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \curr_out_state[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \curr_out_state[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \m00_axis_tdata[0]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \m00_axis_tdata[2]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of m00_axis_tvalid_INST_0 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \read_pointer[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \read_pointer[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \read_pointer[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \read_pointer[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \read_pointer[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \read_pointer[7]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \read_pointer[8]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \read_pointer[9]_i_3\ : label is "soft_lutpair43";
  attribute CHECK_LICENSE_TYPE of rxfifo_float : label is "fifo_L_R_float,fifo_generator_v13_2_4,{}";
  attribute downgradeipidentifiedwarnings of rxfifo_float : label is "yes";
  attribute x_core_info of rxfifo_float : label is "fifo_generator_v13_2_4,Vivado 2019.1";
begin
  m00_axis_tlast <= \^m00_axis_tlast\;
  s_axis_a_tvalid <= \^s_axis_a_tvalid\;
EOL_OUT_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m00_axis_aresetn,
      O => EOL_OUT_i_1_n_0
    );
EOL_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22332C2C2233ECEC"
    )
        port map (
      I0 => \^m00_axis_tlast\,
      I1 => curr_out_state(1),
      I2 => rx_l_r_float_valid,
      I3 => EOL_OUT_i_3_n_0,
      I4 => curr_out_state(0),
      I5 => m00_axis_tready,
      O => EOL_OUT_i_2_n_0
    );
EOL_OUT_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => EOL_OUT_i_4_n_0,
      I1 => EOL_OUT_i_5_n_0,
      I2 => read_pointer_reg(4),
      I3 => read_pointer_reg(1),
      I4 => read_pointer_reg(9),
      I5 => read_pointer_reg(7),
      O => EOL_OUT_i_3_n_0
    );
EOL_OUT_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FFF"
    )
        port map (
      I0 => curr_out_state(1),
      I1 => curr_out_state(0),
      I2 => rx_l_r_float_valid,
      I3 => m00_axis_tready,
      O => EOL_OUT_i_4_n_0
    );
EOL_OUT_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => read_pointer_reg(6),
      I1 => read_pointer_reg(5),
      I2 => read_pointer_reg(0),
      I3 => read_pointer_reg(8),
      I4 => read_pointer_reg(2),
      I5 => read_pointer_reg(3),
      O => EOL_OUT_i_5_n_0
    );
EOL_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => '1',
      D => EOL_OUT_i_2_n_0,
      Q => \^m00_axis_tlast\,
      R => EOL_OUT_i_1_n_0
    );
FSM_sequential_b24tofloat_state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => valid,
      I1 => b24tofloat_rdy,
      I2 => b24tofloat_state,
      I3 => b24tofloat_output_valid,
      O => FSM_sequential_b24tofloat_state_i_1_n_0
    );
FSM_sequential_b24tofloat_state_reg: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => '1',
      D => FSM_sequential_b24tofloat_state_i_1_n_0,
      Q => b24tofloat_state,
      R => EOL_OUT_i_1_n_0
    );
b24_to_float_inst: entity work.effects_loop_audio_fifo2stream_v2_0_0_b24_to_float
     port map (
      aclk => m00_axis_aclk,
      m_axis_result_tdata(31 downto 0) => b24tofloat_output_data(31 downto 0),
      m_axis_result_tvalid => b24tofloat_output_valid,
      s_axis_a_tdata(23) => \b24tofloat_input_data_reg_n_0_[23]\,
      s_axis_a_tdata(22) => \b24tofloat_input_data_reg_n_0_[22]\,
      s_axis_a_tdata(21) => \b24tofloat_input_data_reg_n_0_[21]\,
      s_axis_a_tdata(20) => \b24tofloat_input_data_reg_n_0_[20]\,
      s_axis_a_tdata(19) => \b24tofloat_input_data_reg_n_0_[19]\,
      s_axis_a_tdata(18) => \b24tofloat_input_data_reg_n_0_[18]\,
      s_axis_a_tdata(17) => \b24tofloat_input_data_reg_n_0_[17]\,
      s_axis_a_tdata(16) => \b24tofloat_input_data_reg_n_0_[16]\,
      s_axis_a_tdata(15) => \b24tofloat_input_data_reg_n_0_[15]\,
      s_axis_a_tdata(14) => \b24tofloat_input_data_reg_n_0_[14]\,
      s_axis_a_tdata(13) => \b24tofloat_input_data_reg_n_0_[13]\,
      s_axis_a_tdata(12) => \b24tofloat_input_data_reg_n_0_[12]\,
      s_axis_a_tdata(11) => \b24tofloat_input_data_reg_n_0_[11]\,
      s_axis_a_tdata(10) => \b24tofloat_input_data_reg_n_0_[10]\,
      s_axis_a_tdata(9) => \b24tofloat_input_data_reg_n_0_[9]\,
      s_axis_a_tdata(8) => \b24tofloat_input_data_reg_n_0_[8]\,
      s_axis_a_tdata(7) => \b24tofloat_input_data_reg_n_0_[7]\,
      s_axis_a_tdata(6) => \b24tofloat_input_data_reg_n_0_[6]\,
      s_axis_a_tdata(5) => \b24tofloat_input_data_reg_n_0_[5]\,
      s_axis_a_tdata(4) => \b24tofloat_input_data_reg_n_0_[4]\,
      s_axis_a_tdata(3) => \b24tofloat_input_data_reg_n_0_[3]\,
      s_axis_a_tdata(2) => \b24tofloat_input_data_reg_n_0_[2]\,
      s_axis_a_tdata(1) => \b24tofloat_input_data_reg_n_0_[1]\,
      s_axis_a_tdata(0) => \b24tofloat_input_data_reg_n_0_[0]\,
      s_axis_a_tready => b24tofloat_rdy,
      s_axis_a_tvalid => \^s_axis_a_tvalid\
    );
\b24tofloat_input_data[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => m00_axis_aresetn,
      I1 => valid,
      I2 => b24tofloat_state,
      I3 => b24tofloat_rdy,
      O => \b24tofloat_input_data[23]_i_1_n_0\
    );
\b24tofloat_input_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(0),
      Q => \b24tofloat_input_data_reg_n_0_[0]\,
      R => '0'
    );
\b24tofloat_input_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(10),
      Q => \b24tofloat_input_data_reg_n_0_[10]\,
      R => '0'
    );
\b24tofloat_input_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(11),
      Q => \b24tofloat_input_data_reg_n_0_[11]\,
      R => '0'
    );
\b24tofloat_input_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(12),
      Q => \b24tofloat_input_data_reg_n_0_[12]\,
      R => '0'
    );
\b24tofloat_input_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(13),
      Q => \b24tofloat_input_data_reg_n_0_[13]\,
      R => '0'
    );
\b24tofloat_input_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(14),
      Q => \b24tofloat_input_data_reg_n_0_[14]\,
      R => '0'
    );
\b24tofloat_input_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(15),
      Q => \b24tofloat_input_data_reg_n_0_[15]\,
      R => '0'
    );
\b24tofloat_input_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(16),
      Q => \b24tofloat_input_data_reg_n_0_[16]\,
      R => '0'
    );
\b24tofloat_input_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(17),
      Q => \b24tofloat_input_data_reg_n_0_[17]\,
      R => '0'
    );
\b24tofloat_input_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(18),
      Q => \b24tofloat_input_data_reg_n_0_[18]\,
      R => '0'
    );
\b24tofloat_input_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(19),
      Q => \b24tofloat_input_data_reg_n_0_[19]\,
      R => '0'
    );
\b24tofloat_input_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(1),
      Q => \b24tofloat_input_data_reg_n_0_[1]\,
      R => '0'
    );
\b24tofloat_input_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(20),
      Q => \b24tofloat_input_data_reg_n_0_[20]\,
      R => '0'
    );
\b24tofloat_input_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(21),
      Q => \b24tofloat_input_data_reg_n_0_[21]\,
      R => '0'
    );
\b24tofloat_input_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(22),
      Q => \b24tofloat_input_data_reg_n_0_[22]\,
      R => '0'
    );
\b24tofloat_input_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(23),
      Q => \b24tofloat_input_data_reg_n_0_[23]\,
      R => '0'
    );
\b24tofloat_input_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(2),
      Q => \b24tofloat_input_data_reg_n_0_[2]\,
      R => '0'
    );
\b24tofloat_input_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(3),
      Q => \b24tofloat_input_data_reg_n_0_[3]\,
      R => '0'
    );
\b24tofloat_input_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(4),
      Q => \b24tofloat_input_data_reg_n_0_[4]\,
      R => '0'
    );
\b24tofloat_input_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(5),
      Q => \b24tofloat_input_data_reg_n_0_[5]\,
      R => '0'
    );
\b24tofloat_input_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(6),
      Q => \b24tofloat_input_data_reg_n_0_[6]\,
      R => '0'
    );
\b24tofloat_input_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(7),
      Q => \b24tofloat_input_data_reg_n_0_[7]\,
      R => '0'
    );
\b24tofloat_input_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(8),
      Q => \b24tofloat_input_data_reg_n_0_[8]\,
      R => '0'
    );
\b24tofloat_input_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \b24tofloat_input_data[23]_i_1_n_0\,
      D => D(9),
      Q => \b24tofloat_input_data_reg_n_0_[9]\,
      R => '0'
    );
b24tofloat_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => valid,
      I1 => b24tofloat_state,
      I2 => b24tofloat_rdy,
      O => b24tofloat_valid
    );
b24tofloat_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => '1',
      D => b24tofloat_valid,
      Q => \^s_axis_a_tvalid\,
      R => EOL_OUT_i_1_n_0
    );
\curr_out_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => curr_out_state(1),
      I1 => rx_l_r_float_valid,
      I2 => EOL_OUT_i_3_n_0,
      I3 => curr_out_state(0),
      O => \curr_out_state[0]_i_1_n_0\
    );
\curr_out_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04343434"
    )
        port map (
      I0 => EOL_OUT_i_3_n_0,
      I1 => curr_out_state(0),
      I2 => curr_out_state(1),
      I3 => rx_l_r_float_valid,
      I4 => m00_axis_tready,
      O => \curr_out_state[1]_i_1_n_0\
    );
\curr_out_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => '1',
      D => \curr_out_state[0]_i_1_n_0\,
      Q => curr_out_state(0),
      R => EOL_OUT_i_1_n_0
    );
\curr_out_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => '1',
      D => \curr_out_state[1]_i_1_n_0\,
      Q => curr_out_state(1),
      R => EOL_OUT_i_1_n_0
    );
\m00_axis_tdata[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(0),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(0)
    );
\m00_axis_tdata[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(10),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(10)
    );
\m00_axis_tdata[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(11),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(11)
    );
\m00_axis_tdata[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(12),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(12)
    );
\m00_axis_tdata[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(13),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(13)
    );
\m00_axis_tdata[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(14),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(14)
    );
\m00_axis_tdata[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(15),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(15)
    );
\m00_axis_tdata[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(16),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(16)
    );
\m00_axis_tdata[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(17),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(17)
    );
\m00_axis_tdata[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(18),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(18)
    );
\m00_axis_tdata[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(19),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(19)
    );
\m00_axis_tdata[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(1),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(1)
    );
\m00_axis_tdata[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(20),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(20)
    );
\m00_axis_tdata[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(21),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(21)
    );
\m00_axis_tdata[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(22),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(22)
    );
\m00_axis_tdata[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(23),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(23)
    );
\m00_axis_tdata[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(24),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(24)
    );
\m00_axis_tdata[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(25),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(25)
    );
\m00_axis_tdata[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(26),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(26)
    );
\m00_axis_tdata[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(27),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(27)
    );
\m00_axis_tdata[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(28),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(28)
    );
\m00_axis_tdata[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(29),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(29)
    );
\m00_axis_tdata[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(2),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(2)
    );
\m00_axis_tdata[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(30),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(30)
    );
\m00_axis_tdata[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(31),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(31)
    );
\m00_axis_tdata[32]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(32),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(32)
    );
\m00_axis_tdata[33]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(33),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(33)
    );
\m00_axis_tdata[34]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(34),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(34)
    );
\m00_axis_tdata[35]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(35),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(35)
    );
\m00_axis_tdata[36]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(36),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(36)
    );
\m00_axis_tdata[37]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(37),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(37)
    );
\m00_axis_tdata[38]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(38),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(38)
    );
\m00_axis_tdata[39]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(39),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(39)
    );
\m00_axis_tdata[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(3),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(3)
    );
\m00_axis_tdata[40]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(40),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(40)
    );
\m00_axis_tdata[41]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(41),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(41)
    );
\m00_axis_tdata[42]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(42),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(42)
    );
\m00_axis_tdata[43]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(43),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(43)
    );
\m00_axis_tdata[44]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(44),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(44)
    );
\m00_axis_tdata[45]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(45),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(45)
    );
\m00_axis_tdata[46]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(46),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(46)
    );
\m00_axis_tdata[47]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(47),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(47)
    );
\m00_axis_tdata[48]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(48),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(48)
    );
\m00_axis_tdata[49]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(49),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(49)
    );
\m00_axis_tdata[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(4),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(4)
    );
\m00_axis_tdata[50]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(50),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(50)
    );
\m00_axis_tdata[51]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(51),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(51)
    );
\m00_axis_tdata[52]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(52),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(52)
    );
\m00_axis_tdata[53]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(53),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(53)
    );
\m00_axis_tdata[54]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(54),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(54)
    );
\m00_axis_tdata[55]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(55),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(55)
    );
\m00_axis_tdata[56]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(56),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(56)
    );
\m00_axis_tdata[57]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(57),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(57)
    );
\m00_axis_tdata[58]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(58),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(58)
    );
\m00_axis_tdata[59]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(59),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(59)
    );
\m00_axis_tdata[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(5),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(5)
    );
\m00_axis_tdata[60]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(60),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(60)
    );
\m00_axis_tdata[61]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(61),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(61)
    );
\m00_axis_tdata[62]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(62),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(62)
    );
\m00_axis_tdata[63]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(63),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(63)
    );
\m00_axis_tdata[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(6),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(6)
    );
\m00_axis_tdata[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(7),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(7)
    );
\m00_axis_tdata[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(8),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(8)
    );
\m00_axis_tdata[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => rx_l_r_float_outdata(9),
      I1 => m00_axis_tready,
      I2 => rx_l_r_float_valid,
      I3 => curr_out_state(0),
      I4 => curr_out_state(1),
      O => m00_axis_tdata(9)
    );
m00_axis_tvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => curr_out_state(1),
      I1 => curr_out_state(0),
      I2 => rx_l_r_float_valid,
      O => m00_axis_tvalid
    );
\read_pointer[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => read_pointer_reg(0),
      O => \p_0_in__2\(0)
    );
\read_pointer[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => read_pointer_reg(0),
      I1 => read_pointer_reg(1),
      O => \p_0_in__2\(1)
    );
\read_pointer[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => read_pointer_reg(0),
      I1 => read_pointer_reg(1),
      I2 => read_pointer_reg(2),
      O => \p_0_in__2\(2)
    );
\read_pointer[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => read_pointer_reg(3),
      I1 => read_pointer_reg(0),
      I2 => read_pointer_reg(1),
      I3 => read_pointer_reg(2),
      O => \p_0_in__2\(3)
    );
\read_pointer[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => read_pointer_reg(4),
      I1 => read_pointer_reg(0),
      I2 => read_pointer_reg(1),
      I3 => read_pointer_reg(2),
      I4 => read_pointer_reg(3),
      O => \p_0_in__2\(4)
    );
\read_pointer[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => read_pointer_reg(4),
      I1 => read_pointer_reg(0),
      I2 => read_pointer_reg(1),
      I3 => read_pointer_reg(2),
      I4 => read_pointer_reg(3),
      I5 => read_pointer_reg(5),
      O => \p_0_in__2\(5)
    );
\read_pointer[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => read_pointer_reg(6),
      I1 => \read_pointer[9]_i_3_n_0\,
      I2 => read_pointer_reg(5),
      O => \p_0_in__2\(6)
    );
\read_pointer[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => read_pointer_reg(6),
      I1 => read_pointer_reg(5),
      I2 => \read_pointer[9]_i_3_n_0\,
      I3 => read_pointer_reg(7),
      O => \p_0_in__2\(7)
    );
\read_pointer[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => read_pointer_reg(8),
      I1 => read_pointer_reg(6),
      I2 => read_pointer_reg(5),
      I3 => \read_pointer[9]_i_3_n_0\,
      I4 => read_pointer_reg(7),
      O => \p_0_in__2\(8)
    );
\read_pointer[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60000000FFFFFFFF"
    )
        port map (
      I0 => curr_out_state(1),
      I1 => curr_out_state(0),
      I2 => rx_l_r_float_valid,
      I3 => m00_axis_tready,
      I4 => \^m00_axis_tlast\,
      I5 => m00_axis_aresetn,
      O => \read_pointer[9]_i_1_n_0\
    );
\read_pointer[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => read_pointer_reg(9),
      I1 => read_pointer_reg(7),
      I2 => \read_pointer[9]_i_3_n_0\,
      I3 => read_pointer_reg(5),
      I4 => read_pointer_reg(6),
      I5 => read_pointer_reg(8),
      O => \p_0_in__2\(9)
    );
\read_pointer[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => read_pointer_reg(4),
      I1 => read_pointer_reg(0),
      I2 => read_pointer_reg(1),
      I3 => read_pointer_reg(2),
      I4 => read_pointer_reg(3),
      O => \read_pointer[9]_i_3_n_0\
    );
\read_pointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => rx_l_r_float_rd_en,
      D => \p_0_in__2\(0),
      Q => read_pointer_reg(0),
      R => \read_pointer[9]_i_1_n_0\
    );
\read_pointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => rx_l_r_float_rd_en,
      D => \p_0_in__2\(1),
      Q => read_pointer_reg(1),
      R => \read_pointer[9]_i_1_n_0\
    );
\read_pointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => rx_l_r_float_rd_en,
      D => \p_0_in__2\(2),
      Q => read_pointer_reg(2),
      R => \read_pointer[9]_i_1_n_0\
    );
\read_pointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => rx_l_r_float_rd_en,
      D => \p_0_in__2\(3),
      Q => read_pointer_reg(3),
      R => \read_pointer[9]_i_1_n_0\
    );
\read_pointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => rx_l_r_float_rd_en,
      D => \p_0_in__2\(4),
      Q => read_pointer_reg(4),
      R => \read_pointer[9]_i_1_n_0\
    );
\read_pointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => rx_l_r_float_rd_en,
      D => \p_0_in__2\(5),
      Q => read_pointer_reg(5),
      R => \read_pointer[9]_i_1_n_0\
    );
\read_pointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => rx_l_r_float_rd_en,
      D => \p_0_in__2\(6),
      Q => read_pointer_reg(6),
      R => \read_pointer[9]_i_1_n_0\
    );
\read_pointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => rx_l_r_float_rd_en,
      D => \p_0_in__2\(7),
      Q => read_pointer_reg(7),
      R => \read_pointer[9]_i_1_n_0\
    );
\read_pointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => rx_l_r_float_rd_en,
      D => \p_0_in__2\(8),
      Q => read_pointer_reg(8),
      R => \read_pointer[9]_i_1_n_0\
    );
\read_pointer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => rx_l_r_float_rd_en,
      D => \p_0_in__2\(9),
      Q => read_pointer_reg(9),
      R => \read_pointer[9]_i_1_n_0\
    );
\rx_l_r_float_indata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => b24tofloat_output_valid,
      I1 => b24tofloat_state,
      I2 => m00_axis_aresetn,
      O => \rx_l_r_float_indata[31]_i_1_n_0\
    );
\rx_l_r_float_indata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(0),
      Q => \rx_l_r_float_indata_reg_n_0_[0]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(10),
      Q => \rx_l_r_float_indata_reg_n_0_[10]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(11),
      Q => \rx_l_r_float_indata_reg_n_0_[11]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(12),
      Q => \rx_l_r_float_indata_reg_n_0_[12]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(13),
      Q => \rx_l_r_float_indata_reg_n_0_[13]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(14),
      Q => \rx_l_r_float_indata_reg_n_0_[14]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(15),
      Q => \rx_l_r_float_indata_reg_n_0_[15]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(16),
      Q => \rx_l_r_float_indata_reg_n_0_[16]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(17),
      Q => \rx_l_r_float_indata_reg_n_0_[17]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(18),
      Q => \rx_l_r_float_indata_reg_n_0_[18]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(19),
      Q => \rx_l_r_float_indata_reg_n_0_[19]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(1),
      Q => \rx_l_r_float_indata_reg_n_0_[1]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(20),
      Q => \rx_l_r_float_indata_reg_n_0_[20]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(21),
      Q => \rx_l_r_float_indata_reg_n_0_[21]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(22),
      Q => \rx_l_r_float_indata_reg_n_0_[22]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(23),
      Q => \rx_l_r_float_indata_reg_n_0_[23]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(24),
      Q => \rx_l_r_float_indata_reg_n_0_[24]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(25),
      Q => \rx_l_r_float_indata_reg_n_0_[25]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(26),
      Q => \rx_l_r_float_indata_reg_n_0_[26]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(27),
      Q => \rx_l_r_float_indata_reg_n_0_[27]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(28),
      Q => \rx_l_r_float_indata_reg_n_0_[28]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(29),
      Q => \rx_l_r_float_indata_reg_n_0_[29]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(2),
      Q => \rx_l_r_float_indata_reg_n_0_[2]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(30),
      Q => \rx_l_r_float_indata_reg_n_0_[30]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(31),
      Q => \rx_l_r_float_indata_reg_n_0_[31]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(3),
      Q => \rx_l_r_float_indata_reg_n_0_[3]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(4),
      Q => \rx_l_r_float_indata_reg_n_0_[4]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(5),
      Q => \rx_l_r_float_indata_reg_n_0_[5]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(6),
      Q => \rx_l_r_float_indata_reg_n_0_[6]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(7),
      Q => \rx_l_r_float_indata_reg_n_0_[7]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(8),
      Q => \rx_l_r_float_indata_reg_n_0_[8]\,
      R => '0'
    );
\rx_l_r_float_indata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => \rx_l_r_float_indata[31]_i_1_n_0\,
      D => b24tofloat_output_data(9),
      Q => \rx_l_r_float_indata_reg_n_0_[9]\,
      R => '0'
    );
rx_l_r_float_wr_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b24tofloat_state,
      I1 => b24tofloat_output_valid,
      O => rx_l_r_float_wr_en
    );
rx_l_r_float_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => m00_axis_aclk,
      CE => '1',
      D => rx_l_r_float_wr_en,
      Q => rx_l_r_float_wr_en_reg_n_0,
      R => EOL_OUT_i_1_n_0
    );
rxfifo_float: entity work.\effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float__xdcDup__1\
     port map (
      clk => m00_axis_aclk,
      data_count(13 downto 0) => NLW_rxfifo_float_data_count_UNCONNECTED(13 downto 0),
      din(63 downto 32) => B"00000000000000000000000000000000",
      din(31) => \rx_l_r_float_indata_reg_n_0_[31]\,
      din(30) => \rx_l_r_float_indata_reg_n_0_[30]\,
      din(29) => \rx_l_r_float_indata_reg_n_0_[29]\,
      din(28) => \rx_l_r_float_indata_reg_n_0_[28]\,
      din(27) => \rx_l_r_float_indata_reg_n_0_[27]\,
      din(26) => \rx_l_r_float_indata_reg_n_0_[26]\,
      din(25) => \rx_l_r_float_indata_reg_n_0_[25]\,
      din(24) => \rx_l_r_float_indata_reg_n_0_[24]\,
      din(23) => \rx_l_r_float_indata_reg_n_0_[23]\,
      din(22) => \rx_l_r_float_indata_reg_n_0_[22]\,
      din(21) => \rx_l_r_float_indata_reg_n_0_[21]\,
      din(20) => \rx_l_r_float_indata_reg_n_0_[20]\,
      din(19) => \rx_l_r_float_indata_reg_n_0_[19]\,
      din(18) => \rx_l_r_float_indata_reg_n_0_[18]\,
      din(17) => \rx_l_r_float_indata_reg_n_0_[17]\,
      din(16) => \rx_l_r_float_indata_reg_n_0_[16]\,
      din(15) => \rx_l_r_float_indata_reg_n_0_[15]\,
      din(14) => \rx_l_r_float_indata_reg_n_0_[14]\,
      din(13) => \rx_l_r_float_indata_reg_n_0_[13]\,
      din(12) => \rx_l_r_float_indata_reg_n_0_[12]\,
      din(11) => \rx_l_r_float_indata_reg_n_0_[11]\,
      din(10) => \rx_l_r_float_indata_reg_n_0_[10]\,
      din(9) => \rx_l_r_float_indata_reg_n_0_[9]\,
      din(8) => \rx_l_r_float_indata_reg_n_0_[8]\,
      din(7) => \rx_l_r_float_indata_reg_n_0_[7]\,
      din(6) => \rx_l_r_float_indata_reg_n_0_[6]\,
      din(5) => \rx_l_r_float_indata_reg_n_0_[5]\,
      din(4) => \rx_l_r_float_indata_reg_n_0_[4]\,
      din(3) => \rx_l_r_float_indata_reg_n_0_[3]\,
      din(2) => \rx_l_r_float_indata_reg_n_0_[2]\,
      din(1) => \rx_l_r_float_indata_reg_n_0_[1]\,
      din(0) => \rx_l_r_float_indata_reg_n_0_[0]\,
      dout(63 downto 0) => rx_l_r_float_outdata(63 downto 0),
      empty => NLW_rxfifo_float_empty_UNCONNECTED,
      full => NLW_rxfifo_float_full_UNCONNECTED,
      rd_en => rx_l_r_float_rd_en,
      valid => rx_l_r_float_valid,
      wr_en => rx_l_r_float_wr_en_reg_n_0
    );
rxfifo_float_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => m00_axis_tready,
      I1 => rx_l_r_float_valid,
      I2 => curr_out_state(0),
      I3 => curr_out_state(1),
      O => rx_l_r_float_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_S00_AXIS is
  port (
    wr_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s00_axis_tready : out STD_LOGIC;
    s00_axis_aclk : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_aresetn : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_S00_AXIS : entity is "audio_fifo2stream_v1_0_S00_AXIS";
end effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_S00_AXIS;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_S00_AXIS is
  signal \FIFOTX_DATA[23]_i_1_n_0\ : STD_LOGIC;
  signal FIFOTX_WR_EN_i_1_n_0 : STD_LOGIC;
  signal \FSM_sequential_aclk_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_aclk_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_aclk_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_aclk_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_aclk_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_aclk_state[1]_i_5_n_0\ : STD_LOGIC;
  signal FSM_sequential_float2b24_state_i_1_n_0 : STD_LOGIC;
  signal aclk_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \float2b24_input_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[29]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[30]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[31]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \float2b24_input_data_reg_n_0_[9]\ : STD_LOGIC;
  signal float2b24_output_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal float2b24_output_valid : STD_LOGIC;
  signal float2b24_rdy : STD_LOGIC;
  signal float2b24_state : STD_LOGIC;
  signal float2b24_valid : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_4_in : STD_LOGIC;
  signal tx_l_r_float_full : STD_LOGIC;
  signal tx_l_r_float_indata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal tx_l_r_float_outdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tx_l_r_float_rd_en : STD_LOGIC;
  signal tx_l_r_float_valid : STD_LOGIC;
  signal txfifo_float_i_65_n_0 : STD_LOGIC;
  signal \write_pointer[9]_i_1_n_0\ : STD_LOGIC;
  signal \write_pointer[9]_i_4_n_0\ : STD_LOGIC;
  signal write_pointer_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_txfifo_float_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_txfifo_float_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_txfifo_float_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_aclk_state[1]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \FSM_sequential_aclk_state[1]_i_5\ : label is "soft_lutpair103";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_aclk_state_reg[0]\ : label is "C_STATE_ERROR:0011,C_STATE_IDLE:00,C_STATE_A0:01,C_STATE_A0_LAST:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_aclk_state_reg[1]\ : label is "C_STATE_ERROR:0011,C_STATE_IDLE:00,C_STATE_A0:01,C_STATE_A0_LAST:10";
  attribute SOFT_HLUTNM of FSM_sequential_float2b24_state_i_1 : label is "soft_lutpair104";
  attribute FSM_ENCODED_STATES of FSM_sequential_float2b24_state_reg : label is "iSTATE:0,iSTATE0:1";
  attribute SOFT_HLUTNM of float2b24_valid_i_1 : label is "soft_lutpair104";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of float_to_b24_inst : label is "float_to_b24,floating_point_v7_1_8,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of float_to_b24_inst : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of float_to_b24_inst : label is "floating_point_v7_1_8,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of txfifo_float : label is "fifo_L_R_float,fifo_generator_v13_2_4,{}";
  attribute downgradeipidentifiedwarnings of txfifo_float : label is "yes";
  attribute x_core_info of txfifo_float : label is "fifo_generator_v13_2_4,Vivado 2019.1";
  attribute SOFT_HLUTNM of txfifo_float_i_65 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \write_pointer[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \write_pointer[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \write_pointer[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \write_pointer[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \write_pointer[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \write_pointer[8]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \write_pointer[9]_i_4\ : label is "soft_lutpair102";
begin
\FIFOTX_DATA[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => float2b24_output_valid,
      I1 => float2b24_state,
      I2 => s00_axis_aresetn,
      O => \FIFOTX_DATA[23]_i_1_n_0\
    );
\FIFOTX_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(0),
      Q => Q(0),
      R => '0'
    );
\FIFOTX_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(10),
      Q => Q(10),
      R => '0'
    );
\FIFOTX_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(11),
      Q => Q(11),
      R => '0'
    );
\FIFOTX_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(12),
      Q => Q(12),
      R => '0'
    );
\FIFOTX_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(13),
      Q => Q(13),
      R => '0'
    );
\FIFOTX_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(14),
      Q => Q(14),
      R => '0'
    );
\FIFOTX_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(15),
      Q => Q(15),
      R => '0'
    );
\FIFOTX_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(16),
      Q => Q(16),
      R => '0'
    );
\FIFOTX_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(17),
      Q => Q(17),
      R => '0'
    );
\FIFOTX_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(18),
      Q => Q(18),
      R => '0'
    );
\FIFOTX_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(19),
      Q => Q(19),
      R => '0'
    );
\FIFOTX_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(1),
      Q => Q(1),
      R => '0'
    );
\FIFOTX_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(20),
      Q => Q(20),
      R => '0'
    );
\FIFOTX_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(21),
      Q => Q(21),
      R => '0'
    );
\FIFOTX_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(22),
      Q => Q(22),
      R => '0'
    );
\FIFOTX_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(23),
      Q => Q(23),
      R => '0'
    );
\FIFOTX_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(2),
      Q => Q(2),
      R => '0'
    );
\FIFOTX_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(3),
      Q => Q(3),
      R => '0'
    );
\FIFOTX_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(4),
      Q => Q(4),
      R => '0'
    );
\FIFOTX_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(5),
      Q => Q(5),
      R => '0'
    );
\FIFOTX_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(6),
      Q => Q(6),
      R => '0'
    );
\FIFOTX_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(7),
      Q => Q(7),
      R => '0'
    );
\FIFOTX_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(8),
      Q => Q(8),
      R => '0'
    );
\FIFOTX_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \FIFOTX_DATA[23]_i_1_n_0\,
      D => float2b24_output_data(9),
      Q => Q(9),
      R => '0'
    );
FIFOTX_WR_EN_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => float2b24_state,
      I1 => float2b24_output_valid,
      O => FIFOTX_WR_EN_i_1_n_0
    );
FIFOTX_WR_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => '1',
      D => FIFOTX_WR_EN_i_1_n_0,
      Q => wr_en,
      R => \FSM_sequential_aclk_state[1]_i_1_n_0\
    );
\FSM_sequential_aclk_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5141515151515151"
    )
        port map (
      I0 => aclk_state(1),
      I1 => \FSM_sequential_aclk_state[1]_i_3_n_0\,
      I2 => aclk_state(0),
      I3 => \FSM_sequential_aclk_state[1]_i_4_n_0\,
      I4 => write_pointer_reg(9),
      I5 => write_pointer_reg(8),
      O => \FSM_sequential_aclk_state[0]_i_1_n_0\
    );
\FSM_sequential_aclk_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axis_aresetn,
      O => \FSM_sequential_aclk_state[1]_i_1_n_0\
    );
\FSM_sequential_aclk_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => aclk_state(1),
      I1 => aclk_state(0),
      I2 => \FSM_sequential_aclk_state[1]_i_3_n_0\,
      I3 => write_pointer_reg(8),
      I4 => write_pointer_reg(9),
      I5 => \FSM_sequential_aclk_state[1]_i_4_n_0\,
      O => \FSM_sequential_aclk_state[1]_i_2_n_0\
    );
\FSM_sequential_aclk_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tx_l_r_float_full,
      I1 => s00_axis_tvalid,
      O => \FSM_sequential_aclk_state[1]_i_3_n_0\
    );
\FSM_sequential_aclk_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_aclk_state[1]_i_5_n_0\,
      I1 => write_pointer_reg(6),
      I2 => write_pointer_reg(7),
      I3 => write_pointer_reg(4),
      I4 => write_pointer_reg(5),
      O => \FSM_sequential_aclk_state[1]_i_4_n_0\
    );
\FSM_sequential_aclk_state[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => write_pointer_reg(1),
      I1 => write_pointer_reg(0),
      I2 => write_pointer_reg(3),
      I3 => write_pointer_reg(2),
      O => \FSM_sequential_aclk_state[1]_i_5_n_0\
    );
\FSM_sequential_aclk_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => '1',
      D => \FSM_sequential_aclk_state[0]_i_1_n_0\,
      Q => aclk_state(0),
      R => \FSM_sequential_aclk_state[1]_i_1_n_0\
    );
\FSM_sequential_aclk_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => '1',
      D => \FSM_sequential_aclk_state[1]_i_2_n_0\,
      Q => aclk_state(1),
      R => \FSM_sequential_aclk_state[1]_i_1_n_0\
    );
FSM_sequential_float2b24_state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => tx_l_r_float_valid,
      I1 => float2b24_rdy,
      I2 => float2b24_state,
      I3 => float2b24_output_valid,
      O => FSM_sequential_float2b24_state_i_1_n_0
    );
FSM_sequential_float2b24_state_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => '1',
      D => FSM_sequential_float2b24_state_i_1_n_0,
      Q => float2b24_state,
      R => \FSM_sequential_aclk_state[1]_i_1_n_0\
    );
\float2b24_input_data[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axis_aresetn,
      I1 => tx_l_r_float_valid,
      I2 => float2b24_state,
      I3 => float2b24_rdy,
      O => \float2b24_input_data[31]_i_1_n_0\
    );
\float2b24_input_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(0),
      Q => \float2b24_input_data_reg_n_0_[0]\,
      R => '0'
    );
\float2b24_input_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(10),
      Q => \float2b24_input_data_reg_n_0_[10]\,
      R => '0'
    );
\float2b24_input_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(11),
      Q => \float2b24_input_data_reg_n_0_[11]\,
      R => '0'
    );
\float2b24_input_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(12),
      Q => \float2b24_input_data_reg_n_0_[12]\,
      R => '0'
    );
\float2b24_input_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(13),
      Q => \float2b24_input_data_reg_n_0_[13]\,
      R => '0'
    );
\float2b24_input_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(14),
      Q => \float2b24_input_data_reg_n_0_[14]\,
      R => '0'
    );
\float2b24_input_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(15),
      Q => \float2b24_input_data_reg_n_0_[15]\,
      R => '0'
    );
\float2b24_input_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(16),
      Q => \float2b24_input_data_reg_n_0_[16]\,
      R => '0'
    );
\float2b24_input_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(17),
      Q => \float2b24_input_data_reg_n_0_[17]\,
      R => '0'
    );
\float2b24_input_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(18),
      Q => \float2b24_input_data_reg_n_0_[18]\,
      R => '0'
    );
\float2b24_input_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(19),
      Q => \float2b24_input_data_reg_n_0_[19]\,
      R => '0'
    );
\float2b24_input_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(1),
      Q => \float2b24_input_data_reg_n_0_[1]\,
      R => '0'
    );
\float2b24_input_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(20),
      Q => \float2b24_input_data_reg_n_0_[20]\,
      R => '0'
    );
\float2b24_input_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(21),
      Q => \float2b24_input_data_reg_n_0_[21]\,
      R => '0'
    );
\float2b24_input_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(22),
      Q => \float2b24_input_data_reg_n_0_[22]\,
      R => '0'
    );
\float2b24_input_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(23),
      Q => \float2b24_input_data_reg_n_0_[23]\,
      R => '0'
    );
\float2b24_input_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(24),
      Q => \float2b24_input_data_reg_n_0_[24]\,
      R => '0'
    );
\float2b24_input_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(25),
      Q => \float2b24_input_data_reg_n_0_[25]\,
      R => '0'
    );
\float2b24_input_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(26),
      Q => \float2b24_input_data_reg_n_0_[26]\,
      R => '0'
    );
\float2b24_input_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(27),
      Q => \float2b24_input_data_reg_n_0_[27]\,
      R => '0'
    );
\float2b24_input_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(28),
      Q => \float2b24_input_data_reg_n_0_[28]\,
      R => '0'
    );
\float2b24_input_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(29),
      Q => \float2b24_input_data_reg_n_0_[29]\,
      R => '0'
    );
\float2b24_input_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(2),
      Q => \float2b24_input_data_reg_n_0_[2]\,
      R => '0'
    );
\float2b24_input_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(30),
      Q => \float2b24_input_data_reg_n_0_[30]\,
      R => '0'
    );
\float2b24_input_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(31),
      Q => \float2b24_input_data_reg_n_0_[31]\,
      R => '0'
    );
\float2b24_input_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(3),
      Q => \float2b24_input_data_reg_n_0_[3]\,
      R => '0'
    );
\float2b24_input_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(4),
      Q => \float2b24_input_data_reg_n_0_[4]\,
      R => '0'
    );
\float2b24_input_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(5),
      Q => \float2b24_input_data_reg_n_0_[5]\,
      R => '0'
    );
\float2b24_input_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(6),
      Q => \float2b24_input_data_reg_n_0_[6]\,
      R => '0'
    );
\float2b24_input_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(7),
      Q => \float2b24_input_data_reg_n_0_[7]\,
      R => '0'
    );
\float2b24_input_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(8),
      Q => \float2b24_input_data_reg_n_0_[8]\,
      R => '0'
    );
\float2b24_input_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => \float2b24_input_data[31]_i_1_n_0\,
      D => tx_l_r_float_outdata(9),
      Q => \float2b24_input_data_reg_n_0_[9]\,
      R => '0'
    );
float2b24_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => tx_l_r_float_valid,
      I1 => float2b24_state,
      I2 => float2b24_rdy,
      O => float2b24_valid
    );
float2b24_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => '1',
      D => float2b24_valid,
      Q => tx_l_r_float_rd_en,
      R => \FSM_sequential_aclk_state[1]_i_1_n_0\
    );
float_to_b24_inst: entity work.effects_loop_audio_fifo2stream_v2_0_0_float_to_b24
     port map (
      aclk => s00_axis_aclk,
      m_axis_result_tdata(23 downto 0) => float2b24_output_data(23 downto 0),
      m_axis_result_tvalid => float2b24_output_valid,
      s_axis_a_tdata(31) => \float2b24_input_data_reg_n_0_[31]\,
      s_axis_a_tdata(30) => \float2b24_input_data_reg_n_0_[30]\,
      s_axis_a_tdata(29) => \float2b24_input_data_reg_n_0_[29]\,
      s_axis_a_tdata(28) => \float2b24_input_data_reg_n_0_[28]\,
      s_axis_a_tdata(27) => \float2b24_input_data_reg_n_0_[27]\,
      s_axis_a_tdata(26) => \float2b24_input_data_reg_n_0_[26]\,
      s_axis_a_tdata(25) => \float2b24_input_data_reg_n_0_[25]\,
      s_axis_a_tdata(24) => \float2b24_input_data_reg_n_0_[24]\,
      s_axis_a_tdata(23) => \float2b24_input_data_reg_n_0_[23]\,
      s_axis_a_tdata(22) => \float2b24_input_data_reg_n_0_[22]\,
      s_axis_a_tdata(21) => \float2b24_input_data_reg_n_0_[21]\,
      s_axis_a_tdata(20) => \float2b24_input_data_reg_n_0_[20]\,
      s_axis_a_tdata(19) => \float2b24_input_data_reg_n_0_[19]\,
      s_axis_a_tdata(18) => \float2b24_input_data_reg_n_0_[18]\,
      s_axis_a_tdata(17) => \float2b24_input_data_reg_n_0_[17]\,
      s_axis_a_tdata(16) => \float2b24_input_data_reg_n_0_[16]\,
      s_axis_a_tdata(15) => \float2b24_input_data_reg_n_0_[15]\,
      s_axis_a_tdata(14) => \float2b24_input_data_reg_n_0_[14]\,
      s_axis_a_tdata(13) => \float2b24_input_data_reg_n_0_[13]\,
      s_axis_a_tdata(12) => \float2b24_input_data_reg_n_0_[12]\,
      s_axis_a_tdata(11) => \float2b24_input_data_reg_n_0_[11]\,
      s_axis_a_tdata(10) => \float2b24_input_data_reg_n_0_[10]\,
      s_axis_a_tdata(9) => \float2b24_input_data_reg_n_0_[9]\,
      s_axis_a_tdata(8) => \float2b24_input_data_reg_n_0_[8]\,
      s_axis_a_tdata(7) => \float2b24_input_data_reg_n_0_[7]\,
      s_axis_a_tdata(6) => \float2b24_input_data_reg_n_0_[6]\,
      s_axis_a_tdata(5) => \float2b24_input_data_reg_n_0_[5]\,
      s_axis_a_tdata(4) => \float2b24_input_data_reg_n_0_[4]\,
      s_axis_a_tdata(3) => \float2b24_input_data_reg_n_0_[3]\,
      s_axis_a_tdata(2) => \float2b24_input_data_reg_n_0_[2]\,
      s_axis_a_tdata(1) => \float2b24_input_data_reg_n_0_[1]\,
      s_axis_a_tdata(0) => \float2b24_input_data_reg_n_0_[0]\,
      s_axis_a_tready => float2b24_rdy,
      s_axis_a_tvalid => tx_l_r_float_rd_en
    );
s00_axis_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_l_r_float_full,
      O => s00_axis_tready
    );
txfifo_float: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float
     port map (
      clk => s00_axis_aclk,
      data_count(13 downto 0) => NLW_txfifo_float_data_count_UNCONNECTED(13 downto 0),
      din(63 downto 0) => tx_l_r_float_indata(63 downto 0),
      dout(63 downto 32) => NLW_txfifo_float_dout_UNCONNECTED(63 downto 32),
      dout(31 downto 0) => tx_l_r_float_outdata(31 downto 0),
      empty => NLW_txfifo_float_empty_UNCONNECTED,
      full => tx_l_r_float_full,
      rd_en => tx_l_r_float_rd_en,
      valid => tx_l_r_float_valid,
      wr_en => txfifo_float_i_65_n_0
    );
txfifo_float_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(63),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(63)
    );
txfifo_float_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(54),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(54)
    );
txfifo_float_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(53),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(53)
    );
txfifo_float_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(52),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(52)
    );
txfifo_float_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(51),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(51)
    );
txfifo_float_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(50),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(50)
    );
txfifo_float_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(49),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(49)
    );
txfifo_float_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(48),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(48)
    );
txfifo_float_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(47),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(47)
    );
txfifo_float_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(46),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(46)
    );
txfifo_float_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(45),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(45)
    );
txfifo_float_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(62),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(62)
    );
txfifo_float_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(44),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(44)
    );
txfifo_float_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(43),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(43)
    );
txfifo_float_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(42),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(42)
    );
txfifo_float_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(41),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(41)
    );
txfifo_float_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(40),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(40)
    );
txfifo_float_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(39),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(39)
    );
txfifo_float_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(38),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(38)
    );
txfifo_float_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(37),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(37)
    );
txfifo_float_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(36),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(36)
    );
txfifo_float_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(35),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(35)
    );
txfifo_float_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(61),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(61)
    );
txfifo_float_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(34),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(34)
    );
txfifo_float_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(33),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(33)
    );
txfifo_float_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(32),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(32)
    );
txfifo_float_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(31),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(31)
    );
txfifo_float_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(30),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(30)
    );
txfifo_float_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(29),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(29)
    );
txfifo_float_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(28),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(28)
    );
txfifo_float_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(27),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(27)
    );
txfifo_float_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(26),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(26)
    );
txfifo_float_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(25),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(25)
    );
txfifo_float_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(60),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(60)
    );
txfifo_float_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(24),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(24)
    );
txfifo_float_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(23),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(23)
    );
txfifo_float_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(22),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(22)
    );
txfifo_float_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(21),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(21)
    );
txfifo_float_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(20),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(20)
    );
txfifo_float_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(19),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(19)
    );
txfifo_float_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(18),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(18)
    );
txfifo_float_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(17),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(17)
    );
txfifo_float_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(16),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(16)
    );
txfifo_float_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(15),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(15)
    );
txfifo_float_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(59),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(59)
    );
txfifo_float_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(14),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(14)
    );
txfifo_float_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(13),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(13)
    );
txfifo_float_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(12),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(12)
    );
txfifo_float_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(11),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(11)
    );
txfifo_float_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(10),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(10)
    );
txfifo_float_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(9),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(9)
    );
txfifo_float_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(8),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(8)
    );
txfifo_float_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(7),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(7)
    );
txfifo_float_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(6),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(6)
    );
txfifo_float_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(5),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(5)
    );
txfifo_float_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(58),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(58)
    );
txfifo_float_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(4),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(4)
    );
txfifo_float_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(3),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(3)
    );
txfifo_float_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(2),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(2)
    );
txfifo_float_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(1),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(1)
    );
txfifo_float_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(0),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(0)
    );
txfifo_float_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s00_axis_tvalid,
      I1 => tx_l_r_float_full,
      I2 => aclk_state(1),
      O => txfifo_float_i_65_n_0
    );
txfifo_float_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(57),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(57)
    );
txfifo_float_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(56),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(56)
    );
txfifo_float_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axis_tdata(55),
      I1 => aclk_state(1),
      I2 => tx_l_r_float_full,
      I3 => s00_axis_tvalid,
      O => tx_l_r_float_indata(55)
    );
\write_pointer[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_pointer_reg(0),
      O => \p_0_in__1\(0)
    );
\write_pointer[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_pointer_reg(0),
      I1 => write_pointer_reg(1),
      O => \p_0_in__1\(1)
    );
\write_pointer[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_pointer_reg(0),
      I1 => write_pointer_reg(1),
      I2 => write_pointer_reg(2),
      O => \p_0_in__1\(2)
    );
\write_pointer[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => write_pointer_reg(3),
      I1 => write_pointer_reg(0),
      I2 => write_pointer_reg(1),
      I3 => write_pointer_reg(2),
      O => \p_0_in__1\(3)
    );
\write_pointer[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => write_pointer_reg(4),
      I1 => write_pointer_reg(1),
      I2 => write_pointer_reg(0),
      I3 => write_pointer_reg(3),
      I4 => write_pointer_reg(2),
      O => \p_0_in__1\(4)
    );
\write_pointer[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => write_pointer_reg(5),
      I1 => write_pointer_reg(1),
      I2 => write_pointer_reg(0),
      I3 => write_pointer_reg(3),
      I4 => write_pointer_reg(2),
      I5 => write_pointer_reg(4),
      O => \p_0_in__1\(5)
    );
\write_pointer[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => write_pointer_reg(6),
      I1 => \write_pointer[9]_i_4_n_0\,
      I2 => write_pointer_reg(5),
      O => \p_0_in__1\(6)
    );
\write_pointer[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => write_pointer_reg(7),
      I1 => write_pointer_reg(5),
      I2 => \write_pointer[9]_i_4_n_0\,
      I3 => write_pointer_reg(6),
      O => \p_0_in__1\(7)
    );
\write_pointer[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => write_pointer_reg(8),
      I1 => write_pointer_reg(6),
      I2 => \write_pointer[9]_i_4_n_0\,
      I3 => write_pointer_reg(5),
      I4 => write_pointer_reg(7),
      O => \p_0_in__1\(8)
    );
\write_pointer[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => tx_l_r_float_full,
      I1 => s00_axis_tvalid,
      I2 => s00_axis_tlast,
      I3 => s00_axis_aresetn,
      O => \write_pointer[9]_i_1_n_0\
    );
\write_pointer[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axis_tvalid,
      I1 => tx_l_r_float_full,
      O => p_4_in
    );
\write_pointer[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => write_pointer_reg(9),
      I1 => write_pointer_reg(6),
      I2 => \write_pointer[9]_i_4_n_0\,
      I3 => write_pointer_reg(5),
      I4 => write_pointer_reg(7),
      I5 => write_pointer_reg(8),
      O => \p_0_in__1\(9)
    );
\write_pointer[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => write_pointer_reg(4),
      I1 => write_pointer_reg(2),
      I2 => write_pointer_reg(3),
      I3 => write_pointer_reg(0),
      I4 => write_pointer_reg(1),
      O => \write_pointer[9]_i_4_n_0\
    );
\write_pointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => p_4_in,
      D => \p_0_in__1\(0),
      Q => write_pointer_reg(0),
      R => \write_pointer[9]_i_1_n_0\
    );
\write_pointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => p_4_in,
      D => \p_0_in__1\(1),
      Q => write_pointer_reg(1),
      R => \write_pointer[9]_i_1_n_0\
    );
\write_pointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => p_4_in,
      D => \p_0_in__1\(2),
      Q => write_pointer_reg(2),
      R => \write_pointer[9]_i_1_n_0\
    );
\write_pointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => p_4_in,
      D => \p_0_in__1\(3),
      Q => write_pointer_reg(3),
      R => \write_pointer[9]_i_1_n_0\
    );
\write_pointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => p_4_in,
      D => \p_0_in__1\(4),
      Q => write_pointer_reg(4),
      R => \write_pointer[9]_i_1_n_0\
    );
\write_pointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => p_4_in,
      D => \p_0_in__1\(5),
      Q => write_pointer_reg(5),
      R => \write_pointer[9]_i_1_n_0\
    );
\write_pointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => p_4_in,
      D => \p_0_in__1\(6),
      Q => write_pointer_reg(6),
      R => \write_pointer[9]_i_1_n_0\
    );
\write_pointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => p_4_in,
      D => \p_0_in__1\(7),
      Q => write_pointer_reg(7),
      R => \write_pointer[9]_i_1_n_0\
    );
\write_pointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => p_4_in,
      D => \p_0_in__1\(8),
      Q => write_pointer_reg(8),
      R => \write_pointer[9]_i_1_n_0\
    );
\write_pointer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axis_aclk,
      CE => p_4_in,
      D => \p_0_in__1\(9),
      Q => write_pointer_reg(9),
      R => \write_pointer[9]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_i2s_fifo is
  port (
    VALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \^valid\ : out STD_LOGIC;
    SDATA_O : out STD_LOGIC;
    clk_100mhz : in STD_LOGIC;
    SDATA_I : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \count_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_i2s_fifo : entity is "i2s_fifo";
end effects_loop_audio_fifo2stream_v2_0_0_i2s_fifo;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_i2s_fifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clear : STD_LOGIC;
  signal \clk_cntr[10]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[9]\ : STD_LOGIC;
  signal fiforx_data : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal fiforx_empty : STD_LOGIC;
  signal fiforx_full : STD_LOGIC;
  signal fifotx_empty : STD_LOGIC;
  signal fifotx_full : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rd_en0 : STD_LOGIC;
  signal rx_ldata : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of rx_ldata : signal is std.standard.true;
  signal rx_rdata : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute MARK_DEBUG of rx_rdata : signal is std.standard.true;
  signal rxfifo_n_49 : STD_LOGIC;
  signal rxfifo_n_52 : STD_LOGIC;
  signal rxfifo_n_53 : STD_LOGIC;
  signal rxfifo_n_54 : STD_LOGIC;
  signal rxfifo_n_55 : STD_LOGIC;
  signal rxfifo_n_56 : STD_LOGIC;
  signal rxfifo_n_57 : STD_LOGIC;
  signal rxfifo_n_58 : STD_LOGIC;
  signal rxfifo_n_59 : STD_LOGIC;
  signal rxfifo_n_60 : STD_LOGIC;
  signal rxfifo_n_61 : STD_LOGIC;
  signal rxfifo_n_62 : STD_LOGIC;
  signal rxfifo_n_63 : STD_LOGIC;
  signal rxfifo_n_64 : STD_LOGIC;
  signal rxfifo_n_65 : STD_LOGIC;
  signal rxfifo_n_66 : STD_LOGIC;
  signal tx_l_r_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal txfifo_n_49 : STD_LOGIC;
  signal txfifo_n_52 : STD_LOGIC;
  signal txfifo_n_53 : STD_LOGIC;
  signal txfifo_n_54 : STD_LOGIC;
  signal txfifo_n_55 : STD_LOGIC;
  signal txfifo_n_56 : STD_LOGIC;
  signal txfifo_n_57 : STD_LOGIC;
  signal txfifo_n_58 : STD_LOGIC;
  signal txfifo_n_59 : STD_LOGIC;
  signal txfifo_n_60 : STD_LOGIC;
  signal txfifo_n_61 : STD_LOGIC;
  signal txfifo_n_62 : STD_LOGIC;
  signal txfifo_n_63 : STD_LOGIC;
  signal txfifo_n_64 : STD_LOGIC;
  signal txfifo_n_65 : STD_LOGIC;
  signal txfifo_n_66 : STD_LOGIC;
  signal NLW_txfifo_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_txfifo_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_cntr[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \clk_cntr[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \clk_cntr[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \clk_cntr[4]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \clk_cntr[6]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \clk_cntr[7]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \clk_cntr[8]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \clk_cntr[9]_i_1\ : label is "soft_lutpair162";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rxfifo : label is "fifo_L_R,fifo_generator_v13_2_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rxfifo : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rxfifo : label is "fifo_generator_v13_2_4,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of txfifo : label is "fifo_L_R,fifo_generator_v13_2_4,{}";
  attribute downgradeipidentifiedwarnings of txfifo : label is "yes";
  attribute x_core_info of txfifo : label is "fifo_generator_v13_2_4,Vivado 2019.1";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\clk_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\clk_cntr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \clk_cntr_reg_n_0_[8]\,
      I2 => \clk_cntr_reg_n_0_[6]\,
      I3 => \clk_cntr[10]_i_2_n_0\,
      I4 => \clk_cntr_reg_n_0_[7]\,
      I5 => \clk_cntr_reg_n_0_[9]\,
      O => \p_0_in__0\(10)
    );
\clk_cntr[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[5]\,
      I1 => \^q\(0),
      I2 => \clk_cntr_reg_n_0_[2]\,
      I3 => \clk_cntr_reg_n_0_[0]\,
      I4 => \clk_cntr_reg_n_0_[1]\,
      I5 => \clk_cntr_reg_n_0_[3]\,
      O => \clk_cntr[10]_i_2_n_0\
    );
\clk_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[0]\,
      I1 => \clk_cntr_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\clk_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[2]\,
      I1 => \clk_cntr_reg_n_0_[0]\,
      I2 => \clk_cntr_reg_n_0_[1]\,
      O => \p_0_in__0\(2)
    );
\clk_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[3]\,
      I1 => \clk_cntr_reg_n_0_[1]\,
      I2 => \clk_cntr_reg_n_0_[0]\,
      I3 => \clk_cntr_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\clk_cntr[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => clear
    );
\clk_cntr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \clk_cntr_reg_n_0_[2]\,
      I2 => \clk_cntr_reg_n_0_[0]\,
      I3 => \clk_cntr_reg_n_0_[1]\,
      I4 => \clk_cntr_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\clk_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[3]\,
      I1 => \clk_cntr_reg_n_0_[1]\,
      I2 => \clk_cntr_reg_n_0_[0]\,
      I3 => \clk_cntr_reg_n_0_[2]\,
      I4 => \^q\(0),
      I5 => \clk_cntr_reg_n_0_[5]\,
      O => \p_0_in__0\(5)
    );
\clk_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[6]\,
      I1 => \clk_cntr[10]_i_2_n_0\,
      O => \p_0_in__0\(6)
    );
\clk_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[7]\,
      I1 => \clk_cntr[10]_i_2_n_0\,
      I2 => \clk_cntr_reg_n_0_[6]\,
      O => \p_0_in__0\(7)
    );
\clk_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[8]\,
      I1 => \clk_cntr_reg_n_0_[6]\,
      I2 => \clk_cntr[10]_i_2_n_0\,
      I3 => \clk_cntr_reg_n_0_[7]\,
      O => \p_0_in__0\(8)
    );
\clk_cntr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[9]\,
      I1 => \clk_cntr_reg_n_0_[7]\,
      I2 => \clk_cntr[10]_i_2_n_0\,
      I3 => \clk_cntr_reg_n_0_[6]\,
      I4 => \clk_cntr_reg_n_0_[8]\,
      O => \p_0_in__0\(9)
    );
\clk_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_100mhz,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \clk_cntr_reg_n_0_[0]\,
      R => clear
    );
\clk_cntr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_100mhz,
      CE => '1',
      D => \p_0_in__0\(10),
      Q => \^q\(1),
      R => clear
    );
\clk_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_100mhz,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \clk_cntr_reg_n_0_[1]\,
      R => clear
    );
\clk_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_100mhz,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \clk_cntr_reg_n_0_[2]\,
      R => clear
    );
\clk_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_100mhz,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \clk_cntr_reg_n_0_[3]\,
      R => clear
    );
\clk_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_100mhz,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \^q\(0),
      R => clear
    );
\clk_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_100mhz,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \clk_cntr_reg_n_0_[5]\,
      R => clear
    );
\clk_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_100mhz,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \clk_cntr_reg_n_0_[6]\,
      R => clear
    );
\clk_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_100mhz,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \clk_cntr_reg_n_0_[7]\,
      R => clear
    );
\clk_cntr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_100mhz,
      CE => '1',
      D => \p_0_in__0\(8),
      Q => \clk_cntr_reg_n_0_[8]\,
      R => clear
    );
\clk_cntr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_100mhz,
      CE => '1',
      D => \p_0_in__0\(9),
      Q => \clk_cntr_reg_n_0_[9]\,
      R => clear
    );
iis_rx_inst: entity work.effects_loop_audio_fifo2stream_v2_0_0_iis_deser
     port map (
      CLK_100MHZ => clk_100mhz,
      EN => '1',
      LDATA(23 downto 0) => rx_ldata(23 downto 0),
      LRCLK => \^q\(1),
      RDATA(23 downto 0) => rx_rdata(23 downto 0),
      SCLK => \^q\(0),
      SDATA => SDATA_I,
      VALID => VALID
    );
iis_tx_inst: entity work.effects_loop_audio_fifo2stream_v2_0_0_iis_ser
     port map (
      Q(1 downto 0) => \^q\(1 downto 0),
      SDATA_O => SDATA_O,
      clk_100mhz => clk_100mhz,
      \count_reg[13]\(0) => \count_reg[13]\(0),
      dout(23 downto 0) => tx_l_r_data(23 downto 0),
      rd_en => rd_en0
    );
rxfifo: entity work.\effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R__xdcDup__1\
     port map (
      clk => clk_100mhz,
      data_count(13) => rxfifo_n_53,
      data_count(12) => rxfifo_n_54,
      data_count(11) => rxfifo_n_55,
      data_count(10) => rxfifo_n_56,
      data_count(9) => rxfifo_n_57,
      data_count(8) => rxfifo_n_58,
      data_count(7) => rxfifo_n_59,
      data_count(6) => rxfifo_n_60,
      data_count(5) => rxfifo_n_61,
      data_count(4) => rxfifo_n_62,
      data_count(3) => rxfifo_n_63,
      data_count(2) => rxfifo_n_64,
      data_count(1) => rxfifo_n_65,
      data_count(0) => rxfifo_n_66,
      din(47 downto 24) => B"000000000000000000000000",
      din(23 downto 0) => rx_rdata(23 downto 0),
      dout(47 downto 24) => fiforx_data(47 downto 24),
      dout(23 downto 0) => dout(23 downto 0),
      empty => fiforx_empty,
      full => fiforx_full,
      overflow => rxfifo_n_49,
      rd_en => s_axis_a_tvalid,
      srst => clear,
      underflow => rxfifo_n_52,
      valid => \^valid\,
      wr_en => wr_en
    );
txfifo: entity work.effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R
     port map (
      clk => clk_100mhz,
      data_count(13) => txfifo_n_53,
      data_count(12) => txfifo_n_54,
      data_count(11) => txfifo_n_55,
      data_count(10) => txfifo_n_56,
      data_count(9) => txfifo_n_57,
      data_count(8) => txfifo_n_58,
      data_count(7) => txfifo_n_59,
      data_count(6) => txfifo_n_60,
      data_count(5) => txfifo_n_61,
      data_count(4) => txfifo_n_62,
      data_count(3) => txfifo_n_63,
      data_count(2) => txfifo_n_64,
      data_count(1) => txfifo_n_65,
      data_count(0) => txfifo_n_66,
      din(47 downto 24) => B"000000000000000000000000",
      din(23 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(23 downto 0),
      dout(47 downto 24) => NLW_txfifo_dout_UNCONNECTED(47 downto 24),
      dout(23 downto 0) => tx_l_r_data(23 downto 0),
      empty => fifotx_empty,
      full => fifotx_full,
      overflow => txfifo_n_49,
      rd_en => rd_en0,
      srst => clear,
      underflow => txfifo_n_52,
      valid => NLW_txfifo_valid_UNCONNECTED,
      wr_en => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0 is
  port (
    m00_axis_tlast : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_config_awready : out STD_LOGIC;
    s_axi_config_wready : out STD_LOGIC;
    s_axi_config_arready : out STD_LOGIC;
    s_axi_config_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_config_rvalid : out STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SDATA_O : out STD_LOGIC;
    s_axi_config_bvalid : out STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_aresetn : in STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m00_axis_aresetn : in STD_LOGIC;
    clk_100mhz : in STD_LOGIC;
    SDATA_I : in STD_LOGIC;
    s00_axis_aclk : in STD_LOGIC;
    m00_axis_aclk : in STD_LOGIC;
    s_axi_config_aclk : in STD_LOGIC;
    s_axi_config_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_config_wvalid : in STD_LOGIC;
    s_axi_config_awvalid : in STD_LOGIC;
    s_axi_config_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_config_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_config_arvalid : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_config_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_config_aresetn : in STD_LOGIC;
    s_axi_config_bready : in STD_LOGIC;
    s_axi_config_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0 : entity is "audio_fifo2stream_v1_0";
end effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0 is
  signal fiforx_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal fiforx_rden : STD_LOGIC;
  signal fiforx_valid : STD_LOGIC;
  signal fifotx_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal fifotx_wren : STD_LOGIC;
  signal rx_valid : STD_LOGIC;
  signal txfifo_en : STD_LOGIC;
  signal wr_en0 : STD_LOGIC;
begin
audio_fifo2stream_v1_0_M00_AXIS_inst: entity work.effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_M00_AXIS
     port map (
      D(23 downto 0) => fiforx_data(23 downto 0),
      m00_axis_aclk => m00_axis_aclk,
      m00_axis_aresetn => m00_axis_aresetn,
      m00_axis_tdata(63 downto 0) => m00_axis_tdata(63 downto 0),
      m00_axis_tlast => m00_axis_tlast,
      m00_axis_tready => m00_axis_tready,
      m00_axis_tvalid => m00_axis_tvalid,
      s_axis_a_tvalid => fiforx_rden,
      valid => fiforx_valid
    );
audio_fifo2stream_v1_0_S00_AXIS_inst: entity work.effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_S00_AXIS
     port map (
      Q(23 downto 0) => fifotx_data(23 downto 0),
      s00_axis_aclk => s00_axis_aclk,
      s00_axis_aresetn => s00_axis_aresetn,
      s00_axis_tdata(63 downto 0) => s00_axis_tdata(63 downto 0),
      s00_axis_tlast => s00_axis_tlast,
      s00_axis_tready => s00_axis_tready,
      s00_axis_tvalid => s00_axis_tvalid,
      wr_en => fifotx_wren
    );
audio_fifo2stream_v1_0_S_AXI_CONFIG_inst: entity work.effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_S_AXI_CONFIG
     port map (
      Q(0) => txfifo_en,
      VALID => rx_valid,
      axi_arready_reg_0 => s_axi_config_arready,
      axi_awready_reg_0 => s_axi_config_awready,
      axi_wready_reg_0 => s_axi_config_wready,
      s_axi_config_aclk => s_axi_config_aclk,
      s_axi_config_araddr(2 downto 0) => s_axi_config_araddr(2 downto 0),
      s_axi_config_aresetn => s_axi_config_aresetn,
      s_axi_config_arvalid => s_axi_config_arvalid,
      s_axi_config_awaddr(2 downto 0) => s_axi_config_awaddr(2 downto 0),
      s_axi_config_awvalid => s_axi_config_awvalid,
      s_axi_config_bready => s_axi_config_bready,
      s_axi_config_bvalid => s_axi_config_bvalid,
      s_axi_config_rdata(31 downto 0) => s_axi_config_rdata(31 downto 0),
      s_axi_config_rready => s_axi_config_rready,
      s_axi_config_rvalid => s_axi_config_rvalid,
      s_axi_config_wdata(31 downto 0) => s_axi_config_wdata(31 downto 0),
      s_axi_config_wstrb(3 downto 0) => s_axi_config_wstrb(3 downto 0),
      s_axi_config_wvalid => s_axi_config_wvalid,
      wr_en => wr_en0
    );
i2s_fifo_inst: entity work.effects_loop_audio_fifo2stream_v2_0_0_i2s_fifo
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(23 downto 0) => fifotx_data(23 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => fifotx_wren,
      Q(1 downto 0) => \out\(1 downto 0),
      SDATA_I => SDATA_I,
      SDATA_O => SDATA_O,
      VALID => rx_valid,
      aresetn => aresetn,
      clk_100mhz => clk_100mhz,
      \count_reg[13]\(0) => txfifo_en,
      dout(23 downto 0) => fiforx_data(23 downto 0),
      s_axis_a_tvalid => fiforx_rden,
      \^valid\ => fiforx_valid,
      wr_en => wr_en0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity effects_loop_audio_fifo2stream_v2_0_0 is
  port (
    clk_100mhz : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    BCLK : out STD_LOGIC;
    LRCLK : out STD_LOGIC;
    SDATA_I : in STD_LOGIC;
    SDATA_O : out STD_LOGIC;
    s_axi_config_aclk : in STD_LOGIC;
    s_axi_config_aresetn : in STD_LOGIC;
    s_axi_config_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_config_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_config_awvalid : in STD_LOGIC;
    s_axi_config_awready : out STD_LOGIC;
    s_axi_config_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_config_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_config_wvalid : in STD_LOGIC;
    s_axi_config_wready : out STD_LOGIC;
    s_axi_config_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_config_bvalid : out STD_LOGIC;
    s_axi_config_bready : in STD_LOGIC;
    s_axi_config_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_config_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_config_arvalid : in STD_LOGIC;
    s_axi_config_arready : out STD_LOGIC;
    s_axi_config_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_config_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_config_rvalid : out STD_LOGIC;
    s_axi_config_rready : in STD_LOGIC;
    s00_axis_aclk : in STD_LOGIC;
    s00_axis_aresetn : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    m00_axis_aclk : in STD_LOGIC;
    m00_axis_aresetn : in STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of effects_loop_audio_fifo2stream_v2_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of effects_loop_audio_fifo2stream_v2_0_0 : entity is "effects_loop_audio_fifo2stream_v2_0_0,audio_fifo2stream_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of effects_loop_audio_fifo2stream_v2_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of effects_loop_audio_fifo2stream_v2_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of effects_loop_audio_fifo2stream_v2_0_0 : entity is "audio_fifo2stream_v1_0,Vivado 2019.1";
end effects_loop_audio_fifo2stream_v2_0_0;

architecture STRUCTURE of effects_loop_audio_fifo2stream_v2_0_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m00_axis_aclk : signal is "xilinx.com:signal:clock:1.0 m00_axis_aclk CLK";
  attribute X_INTERFACE_PARAMETER of m00_axis_aclk : signal is "XIL_INTERFACENAME m00_axis_aclk, ASSOCIATED_BUSIF m00_axis, ASSOCIATED_RESET m00_axis_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN effects_loop_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m00_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 m00_axis_aresetn RST";
  attribute X_INTERFACE_PARAMETER of m00_axis_aresetn : signal is "XIL_INTERFACENAME m00_axis_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m00_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m00_axis TLAST";
  attribute X_INTERFACE_INFO of m00_axis_tready : signal is "xilinx.com:interface:axis:1.0 m00_axis TREADY";
  attribute X_INTERFACE_PARAMETER of m00_axis_tready : signal is "XIL_INTERFACENAME m00_axis, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN effects_loop_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m00_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m00_axis TVALID";
  attribute X_INTERFACE_INFO of s00_axis_aclk : signal is "xilinx.com:signal:clock:1.0 s00_axis_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s00_axis_aclk : signal is "XIL_INTERFACENAME s00_axis_aclk, ASSOCIATED_BUSIF s00_axis, ASSOCIATED_RESET s00_axis_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN effects_loop_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 s00_axis_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s00_axis_aresetn : signal is "XIL_INTERFACENAME s00_axis_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axis_tlast : signal is "xilinx.com:interface:axis:1.0 s00_axis TLAST";
  attribute X_INTERFACE_INFO of s00_axis_tready : signal is "xilinx.com:interface:axis:1.0 s00_axis TREADY";
  attribute X_INTERFACE_INFO of s00_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s00_axis TVALID";
  attribute X_INTERFACE_PARAMETER of s00_axis_tvalid : signal is "XIL_INTERFACENAME s00_axis, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN effects_loop_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_config_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_config_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_config_aclk : signal is "XIL_INTERFACENAME s_axi_config_aclk, ASSOCIATED_BUSIF s_axi_config, ASSOCIATED_RESET s_axi_config_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN effects_loop_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_config_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_config_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_config_aresetn : signal is "XIL_INTERFACENAME s_axi_config_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_config_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi_config ARREADY";
  attribute X_INTERFACE_INFO of s_axi_config_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_config ARVALID";
  attribute X_INTERFACE_INFO of s_axi_config_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi_config AWREADY";
  attribute X_INTERFACE_INFO of s_axi_config_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_config AWVALID";
  attribute X_INTERFACE_INFO of s_axi_config_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi_config BREADY";
  attribute X_INTERFACE_INFO of s_axi_config_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_config BVALID";
  attribute X_INTERFACE_INFO of s_axi_config_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi_config RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_config_rready : signal is "XIL_INTERFACENAME s_axi_config, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN effects_loop_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_config_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_config RVALID";
  attribute X_INTERFACE_INFO of s_axi_config_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi_config WREADY";
  attribute X_INTERFACE_INFO of s_axi_config_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_config WVALID";
  attribute X_INTERFACE_INFO of m00_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m00_axis TDATA";
  attribute X_INTERFACE_INFO of s00_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s00_axis TDATA";
  attribute X_INTERFACE_INFO of s_axi_config_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_config ARADDR";
  attribute X_INTERFACE_INFO of s_axi_config_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_config ARPROT";
  attribute X_INTERFACE_INFO of s_axi_config_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_config AWADDR";
  attribute X_INTERFACE_INFO of s_axi_config_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_config AWPROT";
  attribute X_INTERFACE_INFO of s_axi_config_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_config BRESP";
  attribute X_INTERFACE_INFO of s_axi_config_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_config RDATA";
  attribute X_INTERFACE_INFO of s_axi_config_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_config RRESP";
  attribute X_INTERFACE_INFO of s_axi_config_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_config WDATA";
  attribute X_INTERFACE_INFO of s_axi_config_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi_config WSTRB";
begin
  s_axi_config_bresp(1) <= \<const0>\;
  s_axi_config_bresp(0) <= \<const0>\;
  s_axi_config_rresp(1) <= \<const0>\;
  s_axi_config_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0
     port map (
      SDATA_I => SDATA_I,
      SDATA_O => SDATA_O,
      aresetn => aresetn,
      clk_100mhz => clk_100mhz,
      m00_axis_aclk => m00_axis_aclk,
      m00_axis_aresetn => m00_axis_aresetn,
      m00_axis_tdata(63 downto 0) => m00_axis_tdata(63 downto 0),
      m00_axis_tlast => m00_axis_tlast,
      m00_axis_tready => m00_axis_tready,
      m00_axis_tvalid => m00_axis_tvalid,
      \out\(1) => LRCLK,
      \out\(0) => BCLK,
      s00_axis_aclk => s00_axis_aclk,
      s00_axis_aresetn => s00_axis_aresetn,
      s00_axis_tdata(63 downto 0) => s00_axis_tdata(63 downto 0),
      s00_axis_tlast => s00_axis_tlast,
      s00_axis_tready => s00_axis_tready,
      s00_axis_tvalid => s00_axis_tvalid,
      s_axi_config_aclk => s_axi_config_aclk,
      s_axi_config_araddr(2 downto 0) => s_axi_config_araddr(4 downto 2),
      s_axi_config_aresetn => s_axi_config_aresetn,
      s_axi_config_arready => s_axi_config_arready,
      s_axi_config_arvalid => s_axi_config_arvalid,
      s_axi_config_awaddr(2 downto 0) => s_axi_config_awaddr(4 downto 2),
      s_axi_config_awready => s_axi_config_awready,
      s_axi_config_awvalid => s_axi_config_awvalid,
      s_axi_config_bready => s_axi_config_bready,
      s_axi_config_bvalid => s_axi_config_bvalid,
      s_axi_config_rdata(31 downto 0) => s_axi_config_rdata(31 downto 0),
      s_axi_config_rready => s_axi_config_rready,
      s_axi_config_rvalid => s_axi_config_rvalid,
      s_axi_config_wdata(31 downto 0) => s_axi_config_wdata(31 downto 0),
      s_axi_config_wready => s_axi_config_wready,
      s_axi_config_wstrb(3 downto 0) => s_axi_config_wstrb(3 downto 0),
      s_axi_config_wvalid => s_axi_config_wvalid
    );
end STRUCTURE;
